
Nucleo-Serial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000076d4  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004dc  080078d8  080078d8  000088d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007db4  08007db4  000091d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007db4  08007db4  00008db4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007dbc  08007dbc  000091d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007dbc  08007dbc  00008dbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007dc0  08007dc0  00008dc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08007dc4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000308  200001d8  08007f9c  000091d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004e0  08007f9c  000094e0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000091d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e668  00000000  00000000  00009206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000257b  00000000  00000000  0001786e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a68  00000000  00000000  00019df0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007eb  00000000  00000000  0001a858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028922  00000000  00000000  0001b043  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ccaa  00000000  00000000  00043965  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f6709  00000000  00000000  0005060f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00146d18  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000038c4  00000000  00000000  00146d5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  0014a620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d8 	.word	0x200001d8
 800021c:	00000000 	.word	0x00000000
 8000220:	080078bc 	.word	0x080078bc

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001dc 	.word	0x200001dc
 800023c:	080078bc 	.word	0x080078bc

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <requestCurrentReadings>:
 */

#include "PDP.h"

void requestCurrentReadings(PDP *pdp)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
	sendCANMessage(pdp->hcan, 0x8041640 | pdp->identifier, "\x00\x00\x00\x00\x20\x00", 6);
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	6818      	ldr	r0, [r3, #0]
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	685b      	ldr	r3, [r3, #4]
 800062c:	4904      	ldr	r1, [pc, #16]	@ (8000640 <requestCurrentReadings+0x24>)
 800062e:	4319      	orrs	r1, r3
 8000630:	2306      	movs	r3, #6
 8000632:	4a04      	ldr	r2, [pc, #16]	@ (8000644 <requestCurrentReadings+0x28>)
 8000634:	f001 f9a8 	bl	8001988 <sendCANMessage>
}
 8000638:	bf00      	nop
 800063a:	3708      	adds	r7, #8
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	08041640 	.word	0x08041640
 8000644:	080078d8 	.word	0x080078d8

08000648 <getSixParam>:


void getSixParam(PDP* pdp, int arbID) {
 8000648:	b5b0      	push	{r4, r5, r7, lr}
 800064a:	b098      	sub	sp, #96	@ 0x60
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	6039      	str	r1, [r7, #0]
	requestCurrentReadings(pdp);
 8000652:	6878      	ldr	r0, [r7, #4]
 8000654:	f7ff ffe2 	bl	800061c <requestCurrentReadings>
	CANPacket packet;
	// TODO: break out after waiting; has potential to make code hang indefinitely
	// 3/13 testing: code hangs here. according to debugger, only one CAN packet was received. The next one
	// is NULL.
	for (int i = 0; i < 10; i++)
 8000658:	2300      	movs	r3, #0
 800065a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800065c:	e012      	b.n	8000684 <getSixParam+0x3c>
	{
		packet = receiveCAN(arbID | pdp->identifier);
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	685a      	ldr	r2, [r3, #4]
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	431a      	orrs	r2, r3
 8000666:	f107 030c 	add.w	r3, r7, #12
 800066a:	4611      	mov	r1, r2
 800066c:	4618      	mov	r0, r3
 800066e:	f000 fea7 	bl	80013c0 <receiveCAN>
		if (packet.data != NULL)
 8000672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000674:	2b00      	cmp	r3, #0
 8000676:	d109      	bne.n	800068c <getSixParam+0x44>
			break;

		HAL_Delay(10);
 8000678:	200a      	movs	r0, #10
 800067a:	f001 fa51 	bl	8001b20 <HAL_Delay>
	for (int i = 0; i < 10; i++)
 800067e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000680:	3301      	adds	r3, #1
 8000682:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000684:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000686:	2b09      	cmp	r3, #9
 8000688:	dde9      	ble.n	800065e <getSixParam+0x16>
 800068a:	e000      	b.n	800068e <getSixParam+0x46>
			break;
 800068c:	bf00      	nop
	}

	if (packet.data == NULL)
 800068e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000690:	2b00      	cmp	r3, #0
 8000692:	f000 8136 	beq.w	8000902 <getSixParam+0x2ba>
		return;

	writeDebugFormat("??? %hd, %hd, %hd\r\n", packet.data[5], packet.data[6], packet.data[7]);
 8000696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000698:	3305      	adds	r3, #5
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	4619      	mov	r1, r3
 800069e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006a0:	3306      	adds	r3, #6
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	461a      	mov	r2, r3
 80006a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006a8:	3307      	adds	r3, #7
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	4897      	ldr	r0, [pc, #604]	@ (800090c <getSixParam+0x2c4>)
 80006ae:	f000 fc7e 	bl	8000fae <writeDebugFormat>

	pdp->cache = *((long *) packet.data);
 80006b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	17da      	asrs	r2, r3, #31
 80006b8:	461c      	mov	r4, r3
 80006ba:	4615      	mov	r5, r2
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	e9c3 4502 	strd	r4, r5, [r3, #8]
	pdp->cacheWords[0] = (uint8_t) pdp->cache;
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80006c8:	b2d3      	uxtb	r3, r2
 80006ca:	b21a      	sxth	r2, r3
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	821a      	strh	r2, [r3, #16]

	short* numPtr1 = pdp->cacheWords;
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	3310      	adds	r3, #16
 80006d4:	65bb      	str	r3, [r7, #88]	@ 0x58
	numPtr1[0] = (short) (numPtr1[0] << 2);
 80006d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80006d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80006dc:	009b      	lsls	r3, r3, #2
 80006de:	b21a      	sxth	r2, r3
 80006e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80006e2:	801a      	strh	r2, [r3, #0]

	short* numPtr2 = pdp->cacheWords;
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	3310      	adds	r3, #16
 80006e8:	657b      	str	r3, [r7, #84]	@ 0x54
	numPtr2[0] = (short) (numPtr2[0] | ((short) ((pdp->cache >> 14) & ((unsigned long) 3))));
 80006ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80006ec:	f9b3 4000 	ldrsh.w	r4, [r3]
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80006f6:	f04f 0200 	mov.w	r2, #0
 80006fa:	f04f 0300 	mov.w	r3, #0
 80006fe:	0b82      	lsrs	r2, r0, #14
 8000700:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 8000704:	0b8b      	lsrs	r3, r1, #14
 8000706:	b213      	sxth	r3, r2
 8000708:	f003 0303 	and.w	r3, r3, #3
 800070c:	b21b      	sxth	r3, r3
 800070e:	4323      	orrs	r3, r4
 8000710:	b21a      	sxth	r2, r3
 8000712:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000714:	801a      	strh	r2, [r3, #0]
	pdp->cacheWords[1] = (short) ((pdp->cache >> 8) & 0x3f);
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800071c:	f04f 0200 	mov.w	r2, #0
 8000720:	f04f 0300 	mov.w	r3, #0
 8000724:	0a02      	lsrs	r2, r0, #8
 8000726:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800072a:	0a0b      	lsrs	r3, r1, #8
 800072c:	b213      	sxth	r3, r2
 800072e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000732:	b21a      	sxth	r2, r3
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	825a      	strh	r2, [r3, #18]

	short* numPtr3 = &(pdp->cacheWords[1]);
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	3312      	adds	r3, #18
 800073c:	653b      	str	r3, [r7, #80]	@ 0x50
	numPtr3[0] = (short) (numPtr3[0] << 4);
 800073e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000740:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000744:	011b      	lsls	r3, r3, #4
 8000746:	b21a      	sxth	r2, r3
 8000748:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800074a:	801a      	strh	r2, [r3, #0]

	short* numPtr4 = &(pdp->cacheWords[1]);
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	3312      	adds	r3, #18
 8000750:	64fb      	str	r3, [r7, #76]	@ 0x4c
	numPtr4[0] = (short) (numPtr4[0] | ((short) ((pdp->cache >> 20) & 15)));
 8000752:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000754:	f9b3 4000 	ldrsh.w	r4, [r3]
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800075e:	f04f 0200 	mov.w	r2, #0
 8000762:	f04f 0300 	mov.w	r3, #0
 8000766:	0d02      	lsrs	r2, r0, #20
 8000768:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 800076c:	0d0b      	lsrs	r3, r1, #20
 800076e:	b213      	sxth	r3, r2
 8000770:	f003 030f 	and.w	r3, r3, #15
 8000774:	b21b      	sxth	r3, r3
 8000776:	4323      	orrs	r3, r4
 8000778:	b21a      	sxth	r2, r3
 800077a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800077c:	801a      	strh	r2, [r3, #0]
	pdp->cacheWords[2] = (short) ((pdp->cache >> 0x10) & 15);
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8000784:	f04f 0200 	mov.w	r2, #0
 8000788:	f04f 0300 	mov.w	r3, #0
 800078c:	0c02      	lsrs	r2, r0, #16
 800078e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000792:	0c0b      	lsrs	r3, r1, #16
 8000794:	b213      	sxth	r3, r2
 8000796:	f003 030f 	and.w	r3, r3, #15
 800079a:	b21a      	sxth	r2, r3
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	829a      	strh	r2, [r3, #20]

	short* numPtr5 = &(pdp->cacheWords[2]);
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	3314      	adds	r3, #20
 80007a4:	64bb      	str	r3, [r7, #72]	@ 0x48
	numPtr5[0] = (short) (numPtr5[0] << 6);
 80007a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80007a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80007ac:	019b      	lsls	r3, r3, #6
 80007ae:	b21a      	sxth	r2, r3
 80007b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80007b2:	801a      	strh	r2, [r3, #0]

	short* numPtr6 = &(pdp->cacheWords[2]);
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	3314      	adds	r3, #20
 80007b8:	647b      	str	r3, [r7, #68]	@ 0x44
	numPtr6[0] = (short) (numPtr6[0] | ((short) ((pdp->cache >> 0x1a) & 0x3f)));
 80007ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80007bc:	f9b3 4000 	ldrsh.w	r4, [r3]
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80007c6:	f04f 0200 	mov.w	r2, #0
 80007ca:	f04f 0300 	mov.w	r3, #0
 80007ce:	0e82      	lsrs	r2, r0, #26
 80007d0:	ea42 1281 	orr.w	r2, r2, r1, lsl #6
 80007d4:	0e8b      	lsrs	r3, r1, #26
 80007d6:	b213      	sxth	r3, r2
 80007d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80007dc:	b21b      	sxth	r3, r3
 80007de:	4323      	orrs	r3, r4
 80007e0:	b21a      	sxth	r2, r3
 80007e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80007e4:	801a      	strh	r2, [r3, #0]
	pdp->cacheWords[3] = (short) ((pdp->cache >> 0x18) & ((unsigned long) 3));
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80007ec:	f04f 0200 	mov.w	r2, #0
 80007f0:	f04f 0300 	mov.w	r3, #0
 80007f4:	0e02      	lsrs	r2, r0, #24
 80007f6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80007fa:	0e0b      	lsrs	r3, r1, #24
 80007fc:	b213      	sxth	r3, r2
 80007fe:	f003 0303 	and.w	r3, r3, #3
 8000802:	b21a      	sxth	r2, r3
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	82da      	strh	r2, [r3, #22]

	short* numPtr7 = &(pdp->cacheWords[3]);
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	3316      	adds	r3, #22
 800080c:	643b      	str	r3, [r7, #64]	@ 0x40
	numPtr7[0] = (short) (numPtr7[0] << 8);
 800080e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000810:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000814:	021b      	lsls	r3, r3, #8
 8000816:	b21a      	sxth	r2, r3
 8000818:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800081a:	801a      	strh	r2, [r3, #0]

	short* numPtr8 = &(pdp->cacheWords[3]);
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	3316      	adds	r3, #22
 8000820:	63fb      	str	r3, [r7, #60]	@ 0x3c
	numPtr8[0] = (short) (numPtr8[0] | ((uint8_t) (pdp->cache >> 0x20)));
 8000822:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000824:	f9b3 4000 	ldrsh.w	r4, [r3]
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800082e:	f04f 0200 	mov.w	r2, #0
 8000832:	f04f 0300 	mov.w	r3, #0
 8000836:	000a      	movs	r2, r1
 8000838:	2300      	movs	r3, #0
 800083a:	b2d3      	uxtb	r3, r2
 800083c:	b21b      	sxth	r3, r3
 800083e:	4323      	orrs	r3, r4
 8000840:	b21a      	sxth	r2, r3
 8000842:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000844:	801a      	strh	r2, [r3, #0]
	pdp->cacheWords[4] = (pdp->cache >> 40);
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800084c:	f04f 0200 	mov.w	r2, #0
 8000850:	f04f 0300 	mov.w	r3, #0
 8000854:	0a0a      	lsrs	r2, r1, #8
 8000856:	2300      	movs	r3, #0
 8000858:	b212      	sxth	r2, r2
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	831a      	strh	r2, [r3, #24]

	short* numPtr9 = &(pdp->cacheWords[4]);
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	3318      	adds	r3, #24
 8000862:	63bb      	str	r3, [r7, #56]	@ 0x38
	numPtr9[0] = (short) (numPtr9[0] << 2);
 8000864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000866:	f9b3 3000 	ldrsh.w	r3, [r3]
 800086a:	009b      	lsls	r3, r3, #2
 800086c:	b21a      	sxth	r2, r3
 800086e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000870:	801a      	strh	r2, [r3, #0]

	short* numPtr10 = &(pdp->cacheWords[4]);
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	3318      	adds	r3, #24
 8000876:	637b      	str	r3, [r7, #52]	@ 0x34
	numPtr10[0] = (short) (numPtr10[0] | ((short) ((pdp->cache >> 0x36) & ((unsigned long) 3))));
 8000878:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800087a:	f9b3 4000 	ldrsh.w	r4, [r3]
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8000884:	f04f 0200 	mov.w	r2, #0
 8000888:	f04f 0300 	mov.w	r3, #0
 800088c:	0d8a      	lsrs	r2, r1, #22
 800088e:	2300      	movs	r3, #0
 8000890:	b213      	sxth	r3, r2
 8000892:	f003 0303 	and.w	r3, r3, #3
 8000896:	b21b      	sxth	r3, r3
 8000898:	4323      	orrs	r3, r4
 800089a:	b21a      	sxth	r2, r3
 800089c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800089e:	801a      	strh	r2, [r3, #0]
	pdp->cacheWords[5] = (short) ((pdp->cache >> 0x30) & 0x3f);
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80008a6:	f04f 0200 	mov.w	r2, #0
 80008aa:	f04f 0300 	mov.w	r3, #0
 80008ae:	0c0a      	lsrs	r2, r1, #16
 80008b0:	2300      	movs	r3, #0
 80008b2:	b213      	sxth	r3, r2
 80008b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80008b8:	b21a      	sxth	r2, r3
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	835a      	strh	r2, [r3, #26]

	short* numPtr11 = &(pdp->cacheWords[5]);
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	331a      	adds	r3, #26
 80008c2:	633b      	str	r3, [r7, #48]	@ 0x30
	numPtr11[0] = (short) (numPtr11[0] << 4);
 80008c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80008c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008ca:	011b      	lsls	r3, r3, #4
 80008cc:	b21a      	sxth	r2, r3
 80008ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80008d0:	801a      	strh	r2, [r3, #0]

	short* numPtr12 = &(pdp->cacheWords[5]);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	331a      	adds	r3, #26
 80008d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	numPtr12[0] = (short) (numPtr12[0] | ((short) ((pdp->cache >> 60) & 15)));
 80008d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008da:	f9b3 4000 	ldrsh.w	r4, [r3]
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80008e4:	f04f 0200 	mov.w	r2, #0
 80008e8:	f04f 0300 	mov.w	r3, #0
 80008ec:	0f0a      	lsrs	r2, r1, #28
 80008ee:	2300      	movs	r3, #0
 80008f0:	b213      	sxth	r3, r2
 80008f2:	f003 030f 	and.w	r3, r3, #15
 80008f6:	b21b      	sxth	r3, r3
 80008f8:	4323      	orrs	r3, r4
 80008fa:	b21a      	sxth	r2, r3
 80008fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008fe:	801a      	strh	r2, [r3, #0]
 8000900:	e000      	b.n	8000904 <getSixParam+0x2bc>
		return;
 8000902:	bf00      	nop
}
 8000904:	3760      	adds	r7, #96	@ 0x60
 8000906:	46bd      	mov	sp, r7
 8000908:	bdb0      	pop	{r4, r5, r7, pc}
 800090a:	bf00      	nop
 800090c:	080078e0 	.word	0x080078e0

08000910 <getChannelCurrent>:

// given PDP channel ID, returns the current in Amps at the channel
float getChannelCurrent(PDP* pdp, int channelID)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b084      	sub	sp, #16
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
 8000918:	6039      	str	r1, [r7, #0]
	float num = 0;
 800091a:	f04f 0300 	mov.w	r3, #0
 800091e:	60fb      	str	r3, [r7, #12]
	if (channelID >= 0 && channelID <= 5) {
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	2b00      	cmp	r3, #0
 8000924:	db18      	blt.n	8000958 <getChannelCurrent+0x48>
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	2b05      	cmp	r3, #5
 800092a:	dc15      	bgt.n	8000958 <getChannelCurrent+0x48>
		getSixParam(pdp, 0x8041400);
 800092c:	4928      	ldr	r1, [pc, #160]	@ (80009d0 <getChannelCurrent+0xc0>)
 800092e:	6878      	ldr	r0, [r7, #4]
 8000930:	f7ff fe8a 	bl	8000648 <getSixParam>
		num = pdp->cacheWords[channelID] * 0.125;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	683a      	ldr	r2, [r7, #0]
 8000938:	3208      	adds	r2, #8
 800093a:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800093e:	ee07 3a90 	vmov	s15, r3
 8000942:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000946:	eeb4 6b00 	vmov.f64	d6, #64	@ 0x3e000000  0.125
 800094a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800094e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000952:	edc7 7a03 	vstr	s15, [r7, #12]
 8000956:	e033      	b.n	80009c0 <getChannelCurrent+0xb0>
	} else if (channelID >= 6 && channelID <= 11) {
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	2b05      	cmp	r3, #5
 800095c:	dd19      	ble.n	8000992 <getChannelCurrent+0x82>
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	2b0b      	cmp	r3, #11
 8000962:	dc16      	bgt.n	8000992 <getChannelCurrent+0x82>
		getSixParam(pdp, 0x8041440);
 8000964:	491b      	ldr	r1, [pc, #108]	@ (80009d4 <getChannelCurrent+0xc4>)
 8000966:	6878      	ldr	r0, [r7, #4]
 8000968:	f7ff fe6e 	bl	8000648 <getSixParam>
		num = pdp->cacheWords[channelID - 6] * 0.125;
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	1f9a      	subs	r2, r3, #6
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	3208      	adds	r2, #8
 8000974:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8000978:	ee07 3a90 	vmov	s15, r3
 800097c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000980:	eeb4 6b00 	vmov.f64	d6, #64	@ 0x3e000000  0.125
 8000984:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000988:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800098c:	edc7 7a03 	vstr	s15, [r7, #12]
 8000990:	e016      	b.n	80009c0 <getChannelCurrent+0xb0>
	} else {
		getSixParam(pdp, 0x8041480);
 8000992:	4911      	ldr	r1, [pc, #68]	@ (80009d8 <getChannelCurrent+0xc8>)
 8000994:	6878      	ldr	r0, [r7, #4]
 8000996:	f7ff fe57 	bl	8000648 <getSixParam>
		num = pdp->cacheWords[channelID - 12] * 0.125;
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	f1a3 020c 	sub.w	r2, r3, #12
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	3208      	adds	r2, #8
 80009a4:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80009a8:	ee07 3a90 	vmov	s15, r3
 80009ac:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80009b0:	eeb4 6b00 	vmov.f64	d6, #64	@ 0x3e000000  0.125
 80009b4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80009b8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80009bc:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	return num;
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	ee07 3a90 	vmov	s15, r3
}
 80009c6:	eeb0 0a67 	vmov.f32	s0, s15
 80009ca:	3710      	adds	r7, #16
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	08041400 	.word	0x08041400
 80009d4:	08041440 	.word	0x08041440
 80009d8:	08041480 	.word	0x08041480

080009dc <PDPInit>:

PDP PDPInit(CAN_HandleTypeDef *hcan, int32_t identifier)
{
 80009dc:	b5b0      	push	{r4, r5, r7, lr}
 80009de:	b08e      	sub	sp, #56	@ 0x38
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	60f8      	str	r0, [r7, #12]
 80009e4:	60b9      	str	r1, [r7, #8]
 80009e6:	607a      	str	r2, [r7, #4]
	PDP pdp = {
 80009e8:	f107 0310 	add.w	r3, r7, #16
 80009ec:	2228      	movs	r2, #40	@ 0x28
 80009ee:	2100      	movs	r1, #0
 80009f0:	4618      	mov	r0, r3
 80009f2:	f004 ffbd 	bl	8005970 <memset>
 80009f6:	68bb      	ldr	r3, [r7, #8]
 80009f8:	613b      	str	r3, [r7, #16]
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	617b      	str	r3, [r7, #20]
 80009fe:	4b0b      	ldr	r3, [pc, #44]	@ (8000a2c <PDPInit+0x50>)
 8000a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000a02:	4b0b      	ldr	r3, [pc, #44]	@ (8000a30 <PDPInit+0x54>)
 8000a04:	633b      	str	r3, [r7, #48]	@ 0x30
 8000a06:	4b0b      	ldr	r3, [pc, #44]	@ (8000a34 <PDPInit+0x58>)
 8000a08:	637b      	str	r3, [r7, #52]	@ 0x34
		.cacheWords = {0},
		.getChannelCurrent = getChannelCurrent,
		.getSixParam = getSixParam,
		.requestCurrentReadings = requestCurrentReadings};

	return pdp;
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	461d      	mov	r5, r3
 8000a0e:	f107 0410 	add.w	r4, r7, #16
 8000a12:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a14:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a16:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a18:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a1a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000a1e:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8000a22:	68f8      	ldr	r0, [r7, #12]
 8000a24:	3738      	adds	r7, #56	@ 0x38
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bdb0      	pop	{r4, r5, r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	08000911 	.word	0x08000911
 8000a30:	08000649 	.word	0x08000649
 8000a34:	0800061d 	.word	0x0800061d

08000a38 <sendFXCANMessage>:
#include "TalonFX.h"
#include "util.h"
#include <math.h>

void sendFXCANMessage(TalonFX *talonFX, int identifier, char *message, uint8_t length)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b084      	sub	sp, #16
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	60f8      	str	r0, [r7, #12]
 8000a40:	60b9      	str	r1, [r7, #8]
 8000a42:	607a      	str	r2, [r7, #4]
 8000a44:	70fb      	strb	r3, [r7, #3]
	sendCANMessage(talonFX->hcan, talonFX->identifier | identifier, message, length);
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	6818      	ldr	r0, [r3, #0]
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	685a      	ldr	r2, [r3, #4]
 8000a4e:	68bb      	ldr	r3, [r7, #8]
 8000a50:	ea42 0103 	orr.w	r1, r2, r3
 8000a54:	78fb      	ldrb	r3, [r7, #3]
 8000a56:	687a      	ldr	r2, [r7, #4]
 8000a58:	f000 ff96 	bl	8001988 <sendCANMessage>
}
 8000a5c:	bf00      	nop
 8000a5e:	3710      	adds	r7, #16
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	0000      	movs	r0, r0
	...

08000a68 <setFX>:

void setFX(TalonFX *talonFX, double speed)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b088      	sub	sp, #32
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	60f8      	str	r0, [r7, #12]
 8000a70:	ed87 0b00 	vstr	d0, [r7]
	short valueInt = (short)(speed * 1024);
 8000a74:	ed97 7b00 	vldr	d7, [r7]
 8000a78:	ed9f 6b1b 	vldr	d6, [pc, #108]	@ 8000ae8 <setFX+0x80>
 8000a7c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000a80:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000a84:	ee17 3a90 	vmov	r3, s15
 8000a88:	83fb      	strh	r3, [r7, #30]
	if (valueInt < 0)
 8000a8a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	da04      	bge.n	8000a9c <setFX+0x34>
	{
		valueInt = 0xfff - (-1 * valueInt);
 8000a92:	8bfb      	ldrh	r3, [r7, #30]
 8000a94:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8000a98:	b29b      	uxth	r3, r3
 8000a9a:	83fb      	strh	r3, [r7, #30]
	}

	sendFXCANMessage(talonFX, 0x204b540, (char[]){0, 1, 0, 0, 0, 0, valueInt & 255, (valueInt >> 8) & 255}, 8);
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	753b      	strb	r3, [r7, #20]
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	757b      	strb	r3, [r7, #21]
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	75bb      	strb	r3, [r7, #22]
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	75fb      	strb	r3, [r7, #23]
 8000aac:	2300      	movs	r3, #0
 8000aae:	763b      	strb	r3, [r7, #24]
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	767b      	strb	r3, [r7, #25]
 8000ab4:	8bfb      	ldrh	r3, [r7, #30]
 8000ab6:	b2db      	uxtb	r3, r3
 8000ab8:	76bb      	strb	r3, [r7, #26]
 8000aba:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000abe:	121b      	asrs	r3, r3, #8
 8000ac0:	b21b      	sxth	r3, r3
 8000ac2:	b2db      	uxtb	r3, r3
 8000ac4:	76fb      	strb	r3, [r7, #27]
 8000ac6:	f107 0214 	add.w	r2, r7, #20
 8000aca:	2308      	movs	r3, #8
 8000acc:	4908      	ldr	r1, [pc, #32]	@ (8000af0 <setFX+0x88>)
 8000ace:	68f8      	ldr	r0, [r7, #12]
 8000ad0:	f7ff ffb2 	bl	8000a38 <sendFXCANMessage>
	HAL_Delay(1);
 8000ad4:	2001      	movs	r0, #1
 8000ad6:	f001 f823 	bl	8001b20 <HAL_Delay>
}
 8000ada:	bf00      	nop
 8000adc:	3720      	adds	r7, #32
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	f3af 8000 	nop.w
 8000ae8:	00000000 	.word	0x00000000
 8000aec:	40900000 	.word	0x40900000
 8000af0:	0204b540 	.word	0x0204b540

08000af4 <setNeutralModeFX>:

void setNeutralModeFX(TalonFX *talonFX, NeutralModeValue neutralModeValue)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b086      	sub	sp, #24
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
 8000afc:	460b      	mov	r3, r1
 8000afe:	70fb      	strb	r3, [r7, #3]
	char mode[] = {0x21, 0x6E, 0x08, (neutralModeValue == COAST ? 0 : 1), 0, 0, 0, 0xAA};
 8000b00:	2321      	movs	r3, #33	@ 0x21
 8000b02:	733b      	strb	r3, [r7, #12]
 8000b04:	236e      	movs	r3, #110	@ 0x6e
 8000b06:	737b      	strb	r3, [r7, #13]
 8000b08:	2308      	movs	r3, #8
 8000b0a:	73bb      	strb	r3, [r7, #14]
 8000b0c:	78fb      	ldrb	r3, [r7, #3]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	bf14      	ite	ne
 8000b12:	2301      	movne	r3, #1
 8000b14:	2300      	moveq	r3, #0
 8000b16:	b2db      	uxtb	r3, r3
 8000b18:	73fb      	strb	r3, [r7, #15]
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	743b      	strb	r3, [r7, #16]
 8000b1e:	2300      	movs	r3, #0
 8000b20:	747b      	strb	r3, [r7, #17]
 8000b22:	2300      	movs	r3, #0
 8000b24:	74bb      	strb	r3, [r7, #18]
 8000b26:	23aa      	movs	r3, #170	@ 0xaa
 8000b28:	74fb      	strb	r3, [r7, #19]
	for (int pair = 0; pair < (neutralModeValue == COAST ? 2 : 1); pair++)
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	617b      	str	r3, [r7, #20]
 8000b2e:	e00c      	b.n	8000b4a <setNeutralModeFX+0x56>
	{
		sendFXCANMessage(talonFX, 0x2047c00, mode, 8);
 8000b30:	f107 020c 	add.w	r2, r7, #12
 8000b34:	2308      	movs	r3, #8
 8000b36:	490e      	ldr	r1, [pc, #56]	@ (8000b70 <setNeutralModeFX+0x7c>)
 8000b38:	6878      	ldr	r0, [r7, #4]
 8000b3a:	f7ff ff7d 	bl	8000a38 <sendFXCANMessage>
		HAL_Delay(1);
 8000b3e:	2001      	movs	r0, #1
 8000b40:	f000 ffee 	bl	8001b20 <HAL_Delay>
	for (int pair = 0; pair < (neutralModeValue == COAST ? 2 : 1); pair++)
 8000b44:	697b      	ldr	r3, [r7, #20]
 8000b46:	3301      	adds	r3, #1
 8000b48:	617b      	str	r3, [r7, #20]
 8000b4a:	78fb      	ldrb	r3, [r7, #3]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d101      	bne.n	8000b54 <setNeutralModeFX+0x60>
 8000b50:	2202      	movs	r2, #2
 8000b52:	e000      	b.n	8000b56 <setNeutralModeFX+0x62>
 8000b54:	2201      	movs	r2, #1
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	dce9      	bgt.n	8000b30 <setNeutralModeFX+0x3c>
	}
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000b5c:	2308      	movs	r3, #8
 8000b5e:	4a05      	ldr	r2, [pc, #20]	@ (8000b74 <setNeutralModeFX+0x80>)
 8000b60:	4903      	ldr	r1, [pc, #12]	@ (8000b70 <setNeutralModeFX+0x7c>)
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	f7ff ff68 	bl	8000a38 <sendFXCANMessage>
}
 8000b68:	bf00      	nop
 8000b6a:	3718      	adds	r7, #24
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	02047c00 	.word	0x02047c00
 8000b74:	080078f4 	.word	0x080078f4

08000b78 <applySupplyCurrentLimitFX>:

void applySupplyCurrentLimitFX(TalonFX *talonFX, float current)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b084      	sub	sp, #16
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	ed87 0a00 	vstr	s0, [r7]
	char x[] = {0x21, 0x70, 0x08, 0, 0, 0, 0, 0xaa};
 8000b84:	4a11      	ldr	r2, [pc, #68]	@ (8000bcc <applySupplyCurrentLimitFX+0x54>)
 8000b86:	f107 0308 	add.w	r3, r7, #8
 8000b8a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b8e:	e883 0003 	stmia.w	r3, {r0, r1}
	floatToByteArray(current, &x[3]);
 8000b92:	f107 0308 	add.w	r3, r7, #8
 8000b96:	3303      	adds	r3, #3
 8000b98:	4618      	mov	r0, r3
 8000b9a:	ed97 0a00 	vldr	s0, [r7]
 8000b9e:	f000 ff16 	bl	80019ce <floatToByteArray>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000ba2:	f107 0208 	add.w	r2, r7, #8
 8000ba6:	2308      	movs	r3, #8
 8000ba8:	4909      	ldr	r1, [pc, #36]	@ (8000bd0 <applySupplyCurrentLimitFX+0x58>)
 8000baa:	6878      	ldr	r0, [r7, #4]
 8000bac:	f7ff ff44 	bl	8000a38 <sendFXCANMessage>
	HAL_Delay(1);
 8000bb0:	2001      	movs	r0, #1
 8000bb2:	f000 ffb5 	bl	8001b20 <HAL_Delay>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000bb6:	2308      	movs	r3, #8
 8000bb8:	4a06      	ldr	r2, [pc, #24]	@ (8000bd4 <applySupplyCurrentLimitFX+0x5c>)
 8000bba:	4905      	ldr	r1, [pc, #20]	@ (8000bd0 <applySupplyCurrentLimitFX+0x58>)
 8000bbc:	6878      	ldr	r0, [r7, #4]
 8000bbe:	f7ff ff3b 	bl	8000a38 <sendFXCANMessage>
}
 8000bc2:	bf00      	nop
 8000bc4:	3710      	adds	r7, #16
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	08007900 	.word	0x08007900
 8000bd0:	02047c00 	.word	0x02047c00
 8000bd4:	080078f4 	.word	0x080078f4

08000bd8 <applyConfigFX>:

void applyConfigFX(TalonFX *talonFX, Slot0Configs *config)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b08c      	sub	sp, #48	@ 0x30
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
 8000be0:	6039      	str	r1, [r7, #0]
	double *configs[] = {
		&(config->kP),
 8000be2:	683b      	ldr	r3, [r7, #0]
	double *configs[] = {
 8000be4:	613b      	str	r3, [r7, #16]
		&(config->kI),
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	3308      	adds	r3, #8
	double *configs[] = {
 8000bea:	617b      	str	r3, [r7, #20]
		&(config->kD),
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	3310      	adds	r3, #16
	double *configs[] = {
 8000bf0:	61bb      	str	r3, [r7, #24]
		&(config->kS),
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	3318      	adds	r3, #24
	double *configs[] = {
 8000bf6:	61fb      	str	r3, [r7, #28]
		&(config->kV),
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	3320      	adds	r3, #32
	double *configs[] = {
 8000bfc:	623b      	str	r3, [r7, #32]
		&(config->kA),
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	3328      	adds	r3, #40	@ 0x28
	double *configs[] = {
 8000c02:	627b      	str	r3, [r7, #36]	@ 0x24
		&(config->kG)};
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	3330      	adds	r3, #48	@ 0x30
	double *configs[] = {
 8000c08:	62bb      	str	r3, [r7, #40]	@ 0x28

	for (int i = 0; i < 7; i++)
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c0e:	e037      	b.n	8000c80 <applyConfigFX+0xa8>
	{
		char x[] = {0x21, 0x53 + i, 0x08, 0, 0, 0, 0, 0xaa};
 8000c10:	2321      	movs	r3, #33	@ 0x21
 8000c12:	723b      	strb	r3, [r7, #8]
 8000c14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c16:	b2db      	uxtb	r3, r3
 8000c18:	3353      	adds	r3, #83	@ 0x53
 8000c1a:	b2db      	uxtb	r3, r3
 8000c1c:	727b      	strb	r3, [r7, #9]
 8000c1e:	2308      	movs	r3, #8
 8000c20:	72bb      	strb	r3, [r7, #10]
 8000c22:	2300      	movs	r3, #0
 8000c24:	72fb      	strb	r3, [r7, #11]
 8000c26:	2300      	movs	r3, #0
 8000c28:	733b      	strb	r3, [r7, #12]
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	737b      	strb	r3, [r7, #13]
 8000c2e:	2300      	movs	r3, #0
 8000c30:	73bb      	strb	r3, [r7, #14]
 8000c32:	23aa      	movs	r3, #170	@ 0xaa
 8000c34:	73fb      	strb	r3, [r7, #15]
		floatToByteArray(*configs[i], &x[3]);
 8000c36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c38:	009b      	lsls	r3, r3, #2
 8000c3a:	3330      	adds	r3, #48	@ 0x30
 8000c3c:	443b      	add	r3, r7
 8000c3e:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8000c42:	ed93 7b00 	vldr	d7, [r3]
 8000c46:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000c4a:	f107 0308 	add.w	r3, r7, #8
 8000c4e:	3303      	adds	r3, #3
 8000c50:	4618      	mov	r0, r3
 8000c52:	eeb0 0a67 	vmov.f32	s0, s15
 8000c56:	f000 feba 	bl	80019ce <floatToByteArray>
		sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000c5a:	f107 0208 	add.w	r2, r7, #8
 8000c5e:	2308      	movs	r3, #8
 8000c60:	490b      	ldr	r1, [pc, #44]	@ (8000c90 <applyConfigFX+0xb8>)
 8000c62:	6878      	ldr	r0, [r7, #4]
 8000c64:	f7ff fee8 	bl	8000a38 <sendFXCANMessage>
		sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000c68:	2308      	movs	r3, #8
 8000c6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c94 <applyConfigFX+0xbc>)
 8000c6c:	4908      	ldr	r1, [pc, #32]	@ (8000c90 <applyConfigFX+0xb8>)
 8000c6e:	6878      	ldr	r0, [r7, #4]
 8000c70:	f7ff fee2 	bl	8000a38 <sendFXCANMessage>
		HAL_Delay(1);
 8000c74:	2001      	movs	r0, #1
 8000c76:	f000 ff53 	bl	8001b20 <HAL_Delay>
	for (int i = 0; i < 7; i++)
 8000c7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c7c:	3301      	adds	r3, #1
 8000c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c82:	2b06      	cmp	r3, #6
 8000c84:	ddc4      	ble.n	8000c10 <applyConfigFX+0x38>
	//	y[4] = 0x00;
	//	y[5] = 0x00;
	//	sendFXCANMessage(talonFX, 0x2047c00, y, 8);
	//	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
	//
}
 8000c86:	bf00      	nop
 8000c88:	bf00      	nop
 8000c8a:	3730      	adds	r7, #48	@ 0x30
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	02047c00 	.word	0x02047c00
 8000c94:	080078f4 	.word	0x080078f4

08000c98 <setControlFX>:

void setControlFX(TalonFX *talonFX, int velocity, double feedforward)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b088      	sub	sp, #32
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	60f8      	str	r0, [r7, #12]
 8000ca0:	60b9      	str	r1, [r7, #8]
 8000ca2:	ed87 0b00 	vstr	d0, [r7]
	// Get velocity value (3 bytes)
	if (velocity >= 0) {
 8000ca6:	68bb      	ldr	r3, [r7, #8]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	db03      	blt.n	8000cb4 <setControlFX+0x1c>
		velocity *= 16;
 8000cac:	68bb      	ldr	r3, [r7, #8]
 8000cae:	011b      	lsls	r3, r3, #4
 8000cb0:	60bb      	str	r3, [r7, #8]
 8000cb2:	e007      	b.n	8000cc4 <setControlFX+0x2c>
	}
	else {
		velocity = 0x40000 - (-16 * velocity);
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	4a22      	ldr	r2, [pc, #136]	@ (8000d40 <setControlFX+0xa8>)
 8000cb8:	1ad2      	subs	r2, r2, r3
 8000cba:	4613      	mov	r3, r2
 8000cbc:	071b      	lsls	r3, r3, #28
 8000cbe:	1a9b      	subs	r3, r3, r2
 8000cc0:	011b      	lsls	r3, r3, #4
 8000cc2:	60bb      	str	r3, [r7, #8]
	}
	// Get feedforward value
	int feedforwardInt = feedforward * 100;
 8000cc4:	ed97 7b00 	vldr	d7, [r7]
 8000cc8:	ed9f 6b1b 	vldr	d6, [pc, #108]	@ 8000d38 <setControlFX+0xa0>
 8000ccc:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000cd0:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000cd4:	ee17 3a90 	vmov	r3, s15
 8000cd8:	61fb      	str	r3, [r7, #28]
	if (feedforward < 0)
 8000cda:	ed97 7b00 	vldr	d7, [r7]
 8000cde:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		feedforwardInt = (~(feedforwardInt * -1)) + 1;


	char x[] = {0, 1, velocity & 0xff, (velocity >> 8) & 0xff, velocity >> 16 & 0xff, 0, feedforwardInt & 0xff, (feedforwardInt >> 8) & 0xff};
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	753b      	strb	r3, [r7, #20]
 8000cea:	2301      	movs	r3, #1
 8000cec:	757b      	strb	r3, [r7, #21]
 8000cee:	68bb      	ldr	r3, [r7, #8]
 8000cf0:	b2db      	uxtb	r3, r3
 8000cf2:	75bb      	strb	r3, [r7, #22]
 8000cf4:	68bb      	ldr	r3, [r7, #8]
 8000cf6:	121b      	asrs	r3, r3, #8
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	75fb      	strb	r3, [r7, #23]
 8000cfc:	68bb      	ldr	r3, [r7, #8]
 8000cfe:	141b      	asrs	r3, r3, #16
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	763b      	strb	r3, [r7, #24]
 8000d04:	2300      	movs	r3, #0
 8000d06:	767b      	strb	r3, [r7, #25]
 8000d08:	69fb      	ldr	r3, [r7, #28]
 8000d0a:	b2db      	uxtb	r3, r3
 8000d0c:	76bb      	strb	r3, [r7, #26]
 8000d0e:	69fb      	ldr	r3, [r7, #28]
 8000d10:	121b      	asrs	r3, r3, #8
 8000d12:	b2db      	uxtb	r3, r3
 8000d14:	76fb      	strb	r3, [r7, #27]
	sendFXCANMessage(talonFX, 0x2043700, x, 8);
 8000d16:	f107 0214 	add.w	r2, r7, #20
 8000d1a:	2308      	movs	r3, #8
 8000d1c:	4909      	ldr	r1, [pc, #36]	@ (8000d44 <setControlFX+0xac>)
 8000d1e:	68f8      	ldr	r0, [r7, #12]
 8000d20:	f7ff fe8a 	bl	8000a38 <sendFXCANMessage>
	HAL_Delay(1);
 8000d24:	2001      	movs	r0, #1
 8000d26:	f000 fefb 	bl	8001b20 <HAL_Delay>
}
 8000d2a:	bf00      	nop
 8000d2c:	3720      	adds	r7, #32
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	f3af 8000 	nop.w
 8000d38:	00000000 	.word	0x00000000
 8000d3c:	40590000 	.word	0x40590000
 8000d40:	ffffc000 	.word	0xffffc000
 8000d44:	02043700 	.word	0x02043700

08000d48 <voltageCycleClosedLoopRampPeriodFX>:

void voltageCycleClosedLoopRampPeriodFX(TalonFX *talonFX, float period)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b084      	sub	sp, #16
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
 8000d50:	ed87 0a00 	vstr	s0, [r7]
	char x[] = {0x21, 0x84, 0x08, 0x00, 0x00, 0x00, 0x00, 0xaa};
 8000d54:	4a19      	ldr	r2, [pc, #100]	@ (8000dbc <voltageCycleClosedLoopRampPeriodFX+0x74>)
 8000d56:	f107 0308 	add.w	r3, r7, #8
 8000d5a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d5e:	e883 0003 	stmia.w	r3, {r0, r1}
	floatToByteArray(period, &x[3]);
 8000d62:	f107 0308 	add.w	r3, r7, #8
 8000d66:	3303      	adds	r3, #3
 8000d68:	4618      	mov	r0, r3
 8000d6a:	ed97 0a00 	vldr	s0, [r7]
 8000d6e:	f000 fe2e 	bl	80019ce <floatToByteArray>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000d72:	f107 0208 	add.w	r2, r7, #8
 8000d76:	2308      	movs	r3, #8
 8000d78:	4911      	ldr	r1, [pc, #68]	@ (8000dc0 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000d7a:	6878      	ldr	r0, [r7, #4]
 8000d7c:	f7ff fe5c 	bl	8000a38 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000d80:	2308      	movs	r3, #8
 8000d82:	4a10      	ldr	r2, [pc, #64]	@ (8000dc4 <voltageCycleClosedLoopRampPeriodFX+0x7c>)
 8000d84:	490e      	ldr	r1, [pc, #56]	@ (8000dc0 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f7ff fe56 	bl	8000a38 <sendFXCANMessage>
	HAL_Delay(1);
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	f000 fec7 	bl	8001b20 <HAL_Delay>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000d92:	f107 0208 	add.w	r2, r7, #8
 8000d96:	2308      	movs	r3, #8
 8000d98:	4909      	ldr	r1, [pc, #36]	@ (8000dc0 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000d9a:	6878      	ldr	r0, [r7, #4]
 8000d9c:	f7ff fe4c 	bl	8000a38 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000da0:	2308      	movs	r3, #8
 8000da2:	4a08      	ldr	r2, [pc, #32]	@ (8000dc4 <voltageCycleClosedLoopRampPeriodFX+0x7c>)
 8000da4:	4906      	ldr	r1, [pc, #24]	@ (8000dc0 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000da6:	6878      	ldr	r0, [r7, #4]
 8000da8:	f7ff fe46 	bl	8000a38 <sendFXCANMessage>
	HAL_Delay(1);
 8000dac:	2001      	movs	r0, #1
 8000dae:	f000 feb7 	bl	8001b20 <HAL_Delay>
}
 8000db2:	bf00      	nop
 8000db4:	3710      	adds	r7, #16
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	08007908 	.word	0x08007908
 8000dc0:	02047c00 	.word	0x02047c00
 8000dc4:	080078f4 	.word	0x080078f4

08000dc8 <TalonFXInit>:

TalonFX TalonFXInit(CAN_HandleTypeDef *hcan, int32_t identifier)
{
 8000dc8:	b5b0      	push	{r4, r5, r7, lr}
 8000dca:	b08c      	sub	sp, #48	@ 0x30
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	60f8      	str	r0, [r7, #12]
 8000dd0:	60b9      	str	r1, [r7, #8]
 8000dd2:	607a      	str	r2, [r7, #4]
	TalonFX talonFX = {
 8000dd4:	68bb      	ldr	r3, [r7, #8]
 8000dd6:	613b      	str	r3, [r7, #16]
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	617b      	str	r3, [r7, #20]
 8000ddc:	4b10      	ldr	r3, [pc, #64]	@ (8000e20 <TalonFXInit+0x58>)
 8000dde:	61bb      	str	r3, [r7, #24]
 8000de0:	4b10      	ldr	r3, [pc, #64]	@ (8000e24 <TalonFXInit+0x5c>)
 8000de2:	61fb      	str	r3, [r7, #28]
 8000de4:	4b10      	ldr	r3, [pc, #64]	@ (8000e28 <TalonFXInit+0x60>)
 8000de6:	623b      	str	r3, [r7, #32]
 8000de8:	4b10      	ldr	r3, [pc, #64]	@ (8000e2c <TalonFXInit+0x64>)
 8000dea:	627b      	str	r3, [r7, #36]	@ 0x24
 8000dec:	4b10      	ldr	r3, [pc, #64]	@ (8000e30 <TalonFXInit+0x68>)
 8000dee:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000df0:	4b10      	ldr	r3, [pc, #64]	@ (8000e34 <TalonFXInit+0x6c>)
 8000df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
		.identifier = identifier,
		.applyConfig = applyConfigFX,
		.voltageCycleClosedLoopRampPeriod = voltageCycleClosedLoopRampPeriodFX,
		.setControl = setControlFX};

	sendFXCANMessage(&talonFX, 0x2040080, "\x00\x00\x00\x00\x00\x00\x00\x00", 8);
 8000df4:	f107 0010 	add.w	r0, r7, #16
 8000df8:	2308      	movs	r3, #8
 8000dfa:	4a0f      	ldr	r2, [pc, #60]	@ (8000e38 <TalonFXInit+0x70>)
 8000dfc:	490f      	ldr	r1, [pc, #60]	@ (8000e3c <TalonFXInit+0x74>)
 8000dfe:	f7ff fe1b 	bl	8000a38 <sendFXCANMessage>

	return talonFX;
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	461d      	mov	r5, r3
 8000e06:	f107 0410 	add.w	r4, r7, #16
 8000e0a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e0c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e0e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000e12:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8000e16:	68f8      	ldr	r0, [r7, #12]
 8000e18:	3730      	adds	r7, #48	@ 0x30
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bdb0      	pop	{r4, r5, r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	08000a69 	.word	0x08000a69
 8000e24:	08000af5 	.word	0x08000af5
 8000e28:	08000b79 	.word	0x08000b79
 8000e2c:	08000bd9 	.word	0x08000bd9
 8000e30:	08000c99 	.word	0x08000c99
 8000e34:	08000d49 	.word	0x08000d49
 8000e38:	08007910 	.word	0x08007910
 8000e3c:	02040080 	.word	0x02040080

08000e40 <sendSRXCANMessage>:
#include "TalonSRX.h"
#include "util.h"

void sendSRXCANMessage(TalonSRX *talonSRX, int identifier, char *message, uint8_t length)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b084      	sub	sp, #16
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	60f8      	str	r0, [r7, #12]
 8000e48:	60b9      	str	r1, [r7, #8]
 8000e4a:	607a      	str	r2, [r7, #4]
 8000e4c:	70fb      	strb	r3, [r7, #3]
	sendCANMessage(talonSRX->hcan, talonSRX->identifier | identifier, message, length);
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	6818      	ldr	r0, [r3, #0]
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	685a      	ldr	r2, [r3, #4]
 8000e56:	68bb      	ldr	r3, [r7, #8]
 8000e58:	ea42 0103 	orr.w	r1, r2, r3
 8000e5c:	78fb      	ldrb	r3, [r7, #3]
 8000e5e:	687a      	ldr	r2, [r7, #4]
 8000e60:	f000 fd92 	bl	8001988 <sendCANMessage>
}
 8000e64:	bf00      	nop
 8000e66:	3710      	adds	r7, #16
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}

08000e6c <setInvertedSRX>:

void setInvertedSRX(TalonSRX *talonSRX, bool invert)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	b083      	sub	sp, #12
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
 8000e74:	460b      	mov	r3, r1
 8000e76:	70fb      	strb	r3, [r7, #3]
  talonSRX->inverted = invert;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	78fa      	ldrb	r2, [r7, #3]
 8000e7c:	721a      	strb	r2, [r3, #8]
}
 8000e7e:	bf00      	nop
 8000e80:	370c      	adds	r7, #12
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr
 8000e8a:	0000      	movs	r0, r0
 8000e8c:	0000      	movs	r0, r0
	...

08000e90 <setSRX>:

void setSRX(TalonSRX *talonSRX, double value)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b088      	sub	sp, #32
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	60f8      	str	r0, [r7, #12]
 8000e98:	ed87 0b00 	vstr	d0, [r7]
	int valueInt = (int) (value * 1023);
 8000e9c:	ed97 7b00 	vldr	d7, [r7]
 8000ea0:	ed9f 6b17 	vldr	d6, [pc, #92]	@ 8000f00 <setSRX+0x70>
 8000ea4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000ea8:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000eac:	ee17 3a90 	vmov	r3, s15
 8000eb0:	61fb      	str	r3, [r7, #28]

	sendSRXCANMessage(talonSRX, 0x2040200, (char[]){(valueInt >> 16) & 255, (valueInt >> 8) & 255, valueInt & 255, 0, 0, 0, 0x0b, talonSRX->inverted ? 0x40 : 0x00}, 8);
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	141b      	asrs	r3, r3, #16
 8000eb6:	b2db      	uxtb	r3, r3
 8000eb8:	753b      	strb	r3, [r7, #20]
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	121b      	asrs	r3, r3, #8
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	757b      	strb	r3, [r7, #21]
 8000ec2:	69fb      	ldr	r3, [r7, #28]
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	75bb      	strb	r3, [r7, #22]
 8000ec8:	2300      	movs	r3, #0
 8000eca:	75fb      	strb	r3, [r7, #23]
 8000ecc:	2300      	movs	r3, #0
 8000ece:	763b      	strb	r3, [r7, #24]
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	767b      	strb	r3, [r7, #25]
 8000ed4:	230b      	movs	r3, #11
 8000ed6:	76bb      	strb	r3, [r7, #26]
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	7a1b      	ldrb	r3, [r3, #8]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d001      	beq.n	8000ee4 <setSRX+0x54>
 8000ee0:	2340      	movs	r3, #64	@ 0x40
 8000ee2:	e000      	b.n	8000ee6 <setSRX+0x56>
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	76fb      	strb	r3, [r7, #27]
 8000ee8:	f107 0214 	add.w	r2, r7, #20
 8000eec:	2308      	movs	r3, #8
 8000eee:	4906      	ldr	r1, [pc, #24]	@ (8000f08 <setSRX+0x78>)
 8000ef0:	68f8      	ldr	r0, [r7, #12]
 8000ef2:	f7ff ffa5 	bl	8000e40 <sendSRXCANMessage>
}
 8000ef6:	bf00      	nop
 8000ef8:	3720      	adds	r7, #32
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	00000000 	.word	0x00000000
 8000f04:	408ff800 	.word	0x408ff800
 8000f08:	02040200 	.word	0x02040200

08000f0c <TalonSRXInit>:

TalonSRX TalonSRXInit(CAN_HandleTypeDef *hcan, int32_t identifier)
{
 8000f0c:	b5b0      	push	{r4, r5, r7, lr}
 8000f0e:	b08a      	sub	sp, #40	@ 0x28
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	60f8      	str	r0, [r7, #12]
 8000f14:	60b9      	str	r1, [r7, #8]
 8000f16:	607a      	str	r2, [r7, #4]
	TalonSRX talonSRX = {
 8000f18:	68bb      	ldr	r3, [r7, #8]
 8000f1a:	617b      	str	r3, [r7, #20]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	61bb      	str	r3, [r7, #24]
 8000f20:	2300      	movs	r3, #0
 8000f22:	773b      	strb	r3, [r7, #28]
 8000f24:	4b0b      	ldr	r3, [pc, #44]	@ (8000f54 <TalonSRXInit+0x48>)
 8000f26:	623b      	str	r3, [r7, #32]
 8000f28:	4b0b      	ldr	r3, [pc, #44]	@ (8000f58 <TalonSRXInit+0x4c>)
 8000f2a:	627b      	str	r3, [r7, #36]	@ 0x24
			.set = setSRX,
			.identifier = identifier,
			.inverted = false
	};

    sendSRXCANMessage(&talonSRX, 0x2040080, "\x00\x00\x00\x00\x00\x00\x00\x00", 8);
 8000f2c:	f107 0014 	add.w	r0, r7, #20
 8000f30:	2308      	movs	r3, #8
 8000f32:	4a0a      	ldr	r2, [pc, #40]	@ (8000f5c <TalonSRXInit+0x50>)
 8000f34:	490a      	ldr	r1, [pc, #40]	@ (8000f60 <TalonSRXInit+0x54>)
 8000f36:	f7ff ff83 	bl	8000e40 <sendSRXCANMessage>

	return talonSRX;
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	461d      	mov	r5, r3
 8000f3e:	f107 0414 	add.w	r4, r7, #20
 8000f42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f46:	6823      	ldr	r3, [r4, #0]
 8000f48:	602b      	str	r3, [r5, #0]
}
 8000f4a:	68f8      	ldr	r0, [r7, #12]
 8000f4c:	3728      	adds	r7, #40	@ 0x28
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bdb0      	pop	{r4, r5, r7, pc}
 8000f52:	bf00      	nop
 8000f54:	08000e6d 	.word	0x08000e6d
 8000f58:	08000e91 	.word	0x08000e91
 8000f5c:	0800791c 	.word	0x0800791c
 8000f60:	02040080 	.word	0x02040080

08000f64 <writeDebug>:
		checksum += buffer[i];
	return checksum;
}

void writeDebug(const char *buffer, uint8_t length)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	460b      	mov	r3, r1
 8000f6e:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&huart3, (uint8_t *) buffer, length, HAL_MAX_DELAY);
 8000f70:	78fb      	ldrb	r3, [r7, #3]
 8000f72:	b29a      	uxth	r2, r3
 8000f74:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f78:	6879      	ldr	r1, [r7, #4]
 8000f7a:	4803      	ldr	r0, [pc, #12]	@ (8000f88 <writeDebug+0x24>)
 8000f7c:	f003 f9ba 	bl	80042f4 <HAL_UART_Transmit>
}
 8000f80:	bf00      	nop
 8000f82:	3708      	adds	r7, #8
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	200002e0 	.word	0x200002e0

08000f8c <writeDebugString>:

void writeDebugString(const char *buffer)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
	writeDebug(buffer, strlen(buffer));
 8000f94:	6878      	ldr	r0, [r7, #4]
 8000f96:	f7ff f9a3 	bl	80002e0 <strlen>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f7ff ffdf 	bl	8000f64 <writeDebug>
}
 8000fa6:	bf00      	nop
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}

08000fae <writeDebugFormat>:

void writeDebugFormat(const char *format, ...)
{
 8000fae:	b40f      	push	{r0, r1, r2, r3}
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
	va_list args;
	va_start(args, format);
 8000fb6:	f107 031c 	add.w	r3, r7, #28
 8000fba:	607b      	str	r3, [r7, #4]

	va_list args_copy;
	va_copy(args_copy, args);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	603b      	str	r3, [r7, #0]
	int buff_size = vsnprintf(NULL, 0, format, args_copy);
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	69ba      	ldr	r2, [r7, #24]
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	2000      	movs	r0, #0
 8000fc8:	f004 fcc4 	bl	8005954 <vsniprintf>
 8000fcc:	60f8      	str	r0, [r7, #12]
	va_end(args_copy);

	char *buff = malloc(buff_size + 1);
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f003 fe98 	bl	8004d08 <malloc>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	60bb      	str	r3, [r7, #8]

	if (buff == NULL)
 8000fdc:	68bb      	ldr	r3, [r7, #8]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d011      	beq.n	8001006 <writeDebugFormat+0x58>
	{
		va_end(args);
		return;
	}

	vsnprintf(buff, buff_size + 1, format, args);
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	69ba      	ldr	r2, [r7, #24]
 8000fec:	68b8      	ldr	r0, [r7, #8]
 8000fee:	f004 fcb1 	bl	8005954 <vsniprintf>
	writeDebug(buff, buff_size);
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	68b8      	ldr	r0, [r7, #8]
 8000ffa:	f7ff ffb3 	bl	8000f64 <writeDebug>
	free(buff);
 8000ffe:	68b8      	ldr	r0, [r7, #8]
 8001000:	f003 fe8a 	bl	8004d18 <free>
 8001004:	e000      	b.n	8001008 <writeDebugFormat+0x5a>
		return;
 8001006:	bf00      	nop

	va_end(args);
}
 8001008:	3710      	adds	r7, #16
 800100a:	46bd      	mov	sp, r7
 800100c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001010:	b004      	add	sp, #16
 8001012:	4770      	bx	lr

08001014 <sendGlobalEnableFrame>:

	free(encoded);
}

void sendGlobalEnableFrame()
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b088      	sub	sp, #32
 8001018:	af00      	add	r7, sp, #0
	  uint32_t mb;
	  CAN_TxHeaderTypeDef hdr;

	  hdr.ExtId = 0x401bf;
 800101a:	4b0d      	ldr	r3, [pc, #52]	@ (8001050 <sendGlobalEnableFrame+0x3c>)
 800101c:	60bb      	str	r3, [r7, #8]
	  hdr.IDE = CAN_ID_EXT;
 800101e:	2304      	movs	r3, #4
 8001020:	60fb      	str	r3, [r7, #12]
	  hdr.RTR = CAN_RTR_DATA;
 8001022:	2300      	movs	r3, #0
 8001024:	613b      	str	r3, [r7, #16]
	  hdr.DLC = 2;
 8001026:	2302      	movs	r3, #2
 8001028:	617b      	str	r3, [r7, #20]
	  hdr.TransmitGlobalTime = DISABLE;
 800102a:	2300      	movs	r3, #0
 800102c:	763b      	strb	r3, [r7, #24]

	  if (HAL_CAN_AddTxMessage(&hcan1, &hdr, (unsigned char *) "\x01\x00", &mb) != HAL_OK)
 800102e:	f107 031c 	add.w	r3, r7, #28
 8001032:	1d39      	adds	r1, r7, #4
 8001034:	4a07      	ldr	r2, [pc, #28]	@ (8001054 <sendGlobalEnableFrame+0x40>)
 8001036:	4808      	ldr	r0, [pc, #32]	@ (8001058 <sendGlobalEnableFrame+0x44>)
 8001038:	f001 f8bc 	bl	80021b4 <HAL_CAN_AddTxMessage>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <sendGlobalEnableFrame+0x32>
		Error_Handler();
 8001042:	f000 fa65 	bl	8001510 <Error_Handler>
}
 8001046:	bf00      	nop
 8001048:	3720      	adds	r7, #32
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	000401bf 	.word	0x000401bf
 8001054:	080079d0 	.word	0x080079d0
 8001058:	200001f4 	.word	0x200001f4

0800105c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800105c:	b5b0      	push	{r4, r5, r7, lr}
 800105e:	b0a8      	sub	sp, #160	@ 0xa0
 8001060:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001062:	f000 fa29 	bl	80014b8 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001066:	f000 fcfe 	bl	8001a66 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800106a:	f000 f85b 	bl	8001124 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800106e:	f000 f983 	bl	8001378 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001072:	f000 f951 	bl	8001318 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8001076:	f000 f91f 	bl	80012b8 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 800107a:	f000 f8af 	bl	80011dc <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */

  writeDebugString("started\r\n");
 800107e:	4825      	ldr	r0, [pc, #148]	@ (8001114 <main+0xb8>)
 8001080:	f7ff ff84 	bl	8000f8c <writeDebugString>
  TalonSRX talonSRX = TalonSRXInit(&hcan1, 1);
 8001084:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001088:	2201      	movs	r2, #1
 800108a:	4923      	ldr	r1, [pc, #140]	@ (8001118 <main+0xbc>)
 800108c:	4618      	mov	r0, r3
 800108e:	f7ff ff3d 	bl	8000f0c <TalonSRXInit>
  TalonFX talonFX = TalonFXInit(&hcan1, 25);
 8001092:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001096:	2219      	movs	r2, #25
 8001098:	491f      	ldr	r1, [pc, #124]	@ (8001118 <main+0xbc>)
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff fe94 	bl	8000dc8 <TalonFXInit>
  PDP pdp = PDPInit(&hcan1, 62);
 80010a0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010a4:	223e      	movs	r2, #62	@ 0x3e
 80010a6:	491c      	ldr	r1, [pc, #112]	@ (8001118 <main+0xbc>)
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff fc97 	bl	80009dc <PDPInit>

//  sendGlobalEnableFrame();
//  talonSRX.setInverted(&talonSRX, true);
  Slot0Configs c = {
 80010ae:	4b1b      	ldr	r3, [pc, #108]	@ (800111c <main+0xc0>)
 80010b0:	463c      	mov	r4, r7
 80010b2:	461d      	mov	r5, r3
 80010b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010c0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80010c4:	e884 0003 	stmia.w	r4, {r0, r1}
  /* USER CODE BEGIN WHILE */
//  talonFX.applyConfig(&talonFX, &c);
//  talonFX.setNeutralMode(&talonFX, BRAKE);
//  sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);

  int tick = 0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  sendGlobalEnableFrame();
 80010ce:	f7ff ffa1 	bl	8001014 <sendGlobalEnableFrame>
//	  writeDebugString("Running\r\n");
	  HAL_Delay(1);
 80010d2:	2001      	movs	r0, #1
 80010d4:	f000 fd24 	bl	8001b20 <HAL_Delay>

//	  writeDebugString("here\r\n");
//	  talonFX.applyConfig(&talonFX, &c);
	  talonFX.set(&talonFX, 0.75);
 80010d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80010da:	f107 0264 	add.w	r2, r7, #100	@ 0x64
 80010de:	eeb6 0b08 	vmov.f64	d0, #104	@ 0x3f400000  0.750
 80010e2:	4610      	mov	r0, r2
 80010e4:	4798      	blx	r3
//	  talonFX.setControl(&talonFX, 125, 1);
//	  talonFX.setControl(&talonFX, 1, 1);
	  float current = pdp.getChannelCurrent(&pdp, 14); // get channel current for Kraken
 80010e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80010e8:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 80010ec:	210e      	movs	r1, #14
 80010ee:	4610      	mov	r0, r2
 80010f0:	4798      	blx	r3
 80010f2:	ed87 0a26 	vstr	s0, [r7, #152]	@ 0x98
	  writeDebugFormat("Current: %f.\r\n", current);
 80010f6:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 80010fa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80010fe:	ec53 2b17 	vmov	r2, r3, d7
 8001102:	4807      	ldr	r0, [pc, #28]	@ (8001120 <main+0xc4>)
 8001104:	f7ff ff53 	bl	8000fae <writeDebugFormat>
	  HAL_Delay(1);
 8001108:	2001      	movs	r0, #1
 800110a:	f000 fd09 	bl	8001b20 <HAL_Delay>
  {
 800110e:	bf00      	nop
 8001110:	e7dd      	b.n	80010ce <main+0x72>
 8001112:	bf00      	nop
 8001114:	080079d4 	.word	0x080079d4
 8001118:	200001f4 	.word	0x200001f4
 800111c:	080079f0 	.word	0x080079f0
 8001120:	080079e0 	.word	0x080079e0

08001124 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b094      	sub	sp, #80	@ 0x50
 8001128:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800112a:	f107 031c 	add.w	r3, r7, #28
 800112e:	2234      	movs	r2, #52	@ 0x34
 8001130:	2100      	movs	r1, #0
 8001132:	4618      	mov	r0, r3
 8001134:	f004 fc1c 	bl	8005970 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001138:	f107 0308 	add.w	r3, r7, #8
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	605a      	str	r2, [r3, #4]
 8001142:	609a      	str	r2, [r3, #8]
 8001144:	60da      	str	r2, [r3, #12]
 8001146:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001148:	4b22      	ldr	r3, [pc, #136]	@ (80011d4 <SystemClock_Config+0xb0>)
 800114a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800114c:	4a21      	ldr	r2, [pc, #132]	@ (80011d4 <SystemClock_Config+0xb0>)
 800114e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001152:	6413      	str	r3, [r2, #64]	@ 0x40
 8001154:	4b1f      	ldr	r3, [pc, #124]	@ (80011d4 <SystemClock_Config+0xb0>)
 8001156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001158:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800115c:	607b      	str	r3, [r7, #4]
 800115e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001160:	4b1d      	ldr	r3, [pc, #116]	@ (80011d8 <SystemClock_Config+0xb4>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001168:	4a1b      	ldr	r2, [pc, #108]	@ (80011d8 <SystemClock_Config+0xb4>)
 800116a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800116e:	6013      	str	r3, [r2, #0]
 8001170:	4b19      	ldr	r3, [pc, #100]	@ (80011d8 <SystemClock_Config+0xb4>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001178:	603b      	str	r3, [r7, #0]
 800117a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800117c:	2302      	movs	r3, #2
 800117e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001180:	2301      	movs	r3, #1
 8001182:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001184:	2310      	movs	r3, #16
 8001186:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001188:	2300      	movs	r3, #0
 800118a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800118c:	f107 031c 	add.w	r3, r7, #28
 8001190:	4618      	mov	r0, r3
 8001192:	f001 ffa5 	bl	80030e0 <HAL_RCC_OscConfig>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 800119c:	f000 f9b8 	bl	8001510 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011a0:	230f      	movs	r3, #15
 80011a2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80011a4:	2300      	movs	r3, #0
 80011a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011a8:	2300      	movs	r3, #0
 80011aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011ac:	2300      	movs	r3, #0
 80011ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011b0:	2300      	movs	r3, #0
 80011b2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011b4:	f107 0308 	add.w	r3, r7, #8
 80011b8:	2100      	movs	r1, #0
 80011ba:	4618      	mov	r0, r3
 80011bc:	f002 fa3e 	bl	800363c <HAL_RCC_ClockConfig>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80011c6:	f000 f9a3 	bl	8001510 <Error_Handler>
  }
}
 80011ca:	bf00      	nop
 80011cc:	3750      	adds	r7, #80	@ 0x50
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40023800 	.word	0x40023800
 80011d8:	40007000 	.word	0x40007000

080011dc <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b08a      	sub	sp, #40	@ 0x28
 80011e0:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80011e2:	4b32      	ldr	r3, [pc, #200]	@ (80012ac <MX_CAN1_Init+0xd0>)
 80011e4:	4a32      	ldr	r2, [pc, #200]	@ (80012b0 <MX_CAN1_Init+0xd4>)
 80011e6:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 80011e8:	4b30      	ldr	r3, [pc, #192]	@ (80012ac <MX_CAN1_Init+0xd0>)
 80011ea:	2202      	movs	r2, #2
 80011ec:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80011ee:	4b2f      	ldr	r3, [pc, #188]	@ (80012ac <MX_CAN1_Init+0xd0>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80011f4:	4b2d      	ldr	r3, [pc, #180]	@ (80012ac <MX_CAN1_Init+0xd0>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 80011fa:	4b2c      	ldr	r3, [pc, #176]	@ (80012ac <MX_CAN1_Init+0xd0>)
 80011fc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001200:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001202:	4b2a      	ldr	r3, [pc, #168]	@ (80012ac <MX_CAN1_Init+0xd0>)
 8001204:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001208:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800120a:	4b28      	ldr	r3, [pc, #160]	@ (80012ac <MX_CAN1_Init+0xd0>)
 800120c:	2200      	movs	r2, #0
 800120e:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001210:	4b26      	ldr	r3, [pc, #152]	@ (80012ac <MX_CAN1_Init+0xd0>)
 8001212:	2200      	movs	r2, #0
 8001214:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001216:	4b25      	ldr	r3, [pc, #148]	@ (80012ac <MX_CAN1_Init+0xd0>)
 8001218:	2200      	movs	r2, #0
 800121a:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800121c:	4b23      	ldr	r3, [pc, #140]	@ (80012ac <MX_CAN1_Init+0xd0>)
 800121e:	2200      	movs	r2, #0
 8001220:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001222:	4b22      	ldr	r3, [pc, #136]	@ (80012ac <MX_CAN1_Init+0xd0>)
 8001224:	2200      	movs	r2, #0
 8001226:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001228:	4b20      	ldr	r3, [pc, #128]	@ (80012ac <MX_CAN1_Init+0xd0>)
 800122a:	2200      	movs	r2, #0
 800122c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800122e:	481f      	ldr	r0, [pc, #124]	@ (80012ac <MX_CAN1_Init+0xd0>)
 8001230:	f000 fc9a 	bl	8001b68 <HAL_CAN_Init>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 800123a:	f000 f969 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef sf;
  sf.FilterMaskIdHigh = 0x0000;
 800123e:	2300      	movs	r3, #0
 8001240:	60bb      	str	r3, [r7, #8]
  sf.FilterMaskIdLow = 0x0000;
 8001242:	2300      	movs	r3, #0
 8001244:	60fb      	str	r3, [r7, #12]
  sf.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001246:	2300      	movs	r3, #0
 8001248:	613b      	str	r3, [r7, #16]
  sf.FilterBank = 0;
 800124a:	2300      	movs	r3, #0
 800124c:	617b      	str	r3, [r7, #20]
  sf.FilterMode = CAN_FILTERMODE_IDMASK;
 800124e:	2300      	movs	r3, #0
 8001250:	61bb      	str	r3, [r7, #24]
  sf.FilterScale = CAN_FILTERSCALE_32BIT;
 8001252:	2301      	movs	r3, #1
 8001254:	61fb      	str	r3, [r7, #28]
  sf.FilterActivation = CAN_FILTER_ENABLE;
 8001256:	2301      	movs	r3, #1
 8001258:	623b      	str	r3, [r7, #32]
  if (HAL_CAN_ConfigFilter(&hcan1, &sf) != HAL_OK)
 800125a:	463b      	mov	r3, r7
 800125c:	4619      	mov	r1, r3
 800125e:	4813      	ldr	r0, [pc, #76]	@ (80012ac <MX_CAN1_Init+0xd0>)
 8001260:	f000 fe78 	bl	8001f54 <HAL_CAN_ConfigFilter>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <MX_CAN1_Init+0x92>
	Error_Handler();
 800126a:	f000 f951 	bl	8001510 <Error_Handler>

  if (HAL_CAN_RegisterCallback(&hcan1, HAL_CAN_RX_FIFO0_MSG_PENDING_CB_ID, can_irq))
 800126e:	4a11      	ldr	r2, [pc, #68]	@ (80012b4 <MX_CAN1_Init+0xd8>)
 8001270:	2106      	movs	r1, #6
 8001272:	480e      	ldr	r0, [pc, #56]	@ (80012ac <MX_CAN1_Init+0xd0>)
 8001274:	f000 fdbe 	bl	8001df4 <HAL_CAN_RegisterCallback>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <MX_CAN1_Init+0xa6>
	Error_Handler();
 800127e:	f000 f947 	bl	8001510 <Error_Handler>

  if (HAL_CAN_Start(&hcan1) != HAL_OK)
 8001282:	480a      	ldr	r0, [pc, #40]	@ (80012ac <MX_CAN1_Init+0xd0>)
 8001284:	f000 ff52 	bl	800212c <HAL_CAN_Start>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <MX_CAN1_Init+0xb6>
	Error_Handler();
 800128e:	f000 f93f 	bl	8001510 <Error_Handler>

  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8001292:	2102      	movs	r1, #2
 8001294:	4805      	ldr	r0, [pc, #20]	@ (80012ac <MX_CAN1_Init+0xd0>)
 8001296:	f001 f97f 	bl	8002598 <HAL_CAN_ActivateNotification>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_CAN1_Init+0xc8>
	Error_Handler();
 80012a0:	f000 f936 	bl	8001510 <Error_Handler>
  /* USER CODE END CAN1_Init 2 */

}
 80012a4:	bf00      	nop
 80012a6:	3728      	adds	r7, #40	@ 0x28
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	200001f4 	.word	0x200001f4
 80012b0:	40006400 	.word	0x40006400
 80012b4:	08001441 	.word	0x08001441

080012b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012bc:	4b14      	ldr	r3, [pc, #80]	@ (8001310 <MX_USART2_UART_Init+0x58>)
 80012be:	4a15      	ldr	r2, [pc, #84]	@ (8001314 <MX_USART2_UART_Init+0x5c>)
 80012c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012c2:	4b13      	ldr	r3, [pc, #76]	@ (8001310 <MX_USART2_UART_Init+0x58>)
 80012c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012ca:	4b11      	ldr	r3, [pc, #68]	@ (8001310 <MX_USART2_UART_Init+0x58>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001310 <MX_USART2_UART_Init+0x58>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001310 <MX_USART2_UART_Init+0x58>)
 80012d8:	2200      	movs	r2, #0
 80012da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001310 <MX_USART2_UART_Init+0x58>)
 80012de:	220c      	movs	r2, #12
 80012e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001310 <MX_USART2_UART_Init+0x58>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012e8:	4b09      	ldr	r3, [pc, #36]	@ (8001310 <MX_USART2_UART_Init+0x58>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012ee:	4b08      	ldr	r3, [pc, #32]	@ (8001310 <MX_USART2_UART_Init+0x58>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012f4:	4b06      	ldr	r3, [pc, #24]	@ (8001310 <MX_USART2_UART_Init+0x58>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012fa:	4805      	ldr	r0, [pc, #20]	@ (8001310 <MX_USART2_UART_Init+0x58>)
 80012fc:	f002 ffac 	bl	8004258 <HAL_UART_Init>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001306:	f000 f903 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800130a:	bf00      	nop
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	20000258 	.word	0x20000258
 8001314:	40004400 	.word	0x40004400

08001318 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800131c:	4b14      	ldr	r3, [pc, #80]	@ (8001370 <MX_USART3_UART_Init+0x58>)
 800131e:	4a15      	ldr	r2, [pc, #84]	@ (8001374 <MX_USART3_UART_Init+0x5c>)
 8001320:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001322:	4b13      	ldr	r3, [pc, #76]	@ (8001370 <MX_USART3_UART_Init+0x58>)
 8001324:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001328:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800132a:	4b11      	ldr	r3, [pc, #68]	@ (8001370 <MX_USART3_UART_Init+0x58>)
 800132c:	2200      	movs	r2, #0
 800132e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001330:	4b0f      	ldr	r3, [pc, #60]	@ (8001370 <MX_USART3_UART_Init+0x58>)
 8001332:	2200      	movs	r2, #0
 8001334:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001336:	4b0e      	ldr	r3, [pc, #56]	@ (8001370 <MX_USART3_UART_Init+0x58>)
 8001338:	2200      	movs	r2, #0
 800133a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800133c:	4b0c      	ldr	r3, [pc, #48]	@ (8001370 <MX_USART3_UART_Init+0x58>)
 800133e:	220c      	movs	r2, #12
 8001340:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001342:	4b0b      	ldr	r3, [pc, #44]	@ (8001370 <MX_USART3_UART_Init+0x58>)
 8001344:	2200      	movs	r2, #0
 8001346:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001348:	4b09      	ldr	r3, [pc, #36]	@ (8001370 <MX_USART3_UART_Init+0x58>)
 800134a:	2200      	movs	r2, #0
 800134c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800134e:	4b08      	ldr	r3, [pc, #32]	@ (8001370 <MX_USART3_UART_Init+0x58>)
 8001350:	2200      	movs	r2, #0
 8001352:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001354:	4b06      	ldr	r3, [pc, #24]	@ (8001370 <MX_USART3_UART_Init+0x58>)
 8001356:	2200      	movs	r2, #0
 8001358:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800135a:	4805      	ldr	r0, [pc, #20]	@ (8001370 <MX_USART3_UART_Init+0x58>)
 800135c:	f002 ff7c 	bl	8004258 <HAL_UART_Init>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001366:	f000 f8d3 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800136a:	bf00      	nop
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	200002e0 	.word	0x200002e0
 8001374:	40004800 	.word	0x40004800

08001378 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800137e:	4b0f      	ldr	r3, [pc, #60]	@ (80013bc <MX_GPIO_Init+0x44>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	4a0e      	ldr	r2, [pc, #56]	@ (80013bc <MX_GPIO_Init+0x44>)
 8001384:	f043 0301 	orr.w	r3, r3, #1
 8001388:	6313      	str	r3, [r2, #48]	@ 0x30
 800138a:	4b0c      	ldr	r3, [pc, #48]	@ (80013bc <MX_GPIO_Init+0x44>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138e:	f003 0301 	and.w	r3, r3, #1
 8001392:	607b      	str	r3, [r7, #4]
 8001394:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001396:	4b09      	ldr	r3, [pc, #36]	@ (80013bc <MX_GPIO_Init+0x44>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139a:	4a08      	ldr	r2, [pc, #32]	@ (80013bc <MX_GPIO_Init+0x44>)
 800139c:	f043 0308 	orr.w	r3, r3, #8
 80013a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013a2:	4b06      	ldr	r3, [pc, #24]	@ (80013bc <MX_GPIO_Init+0x44>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a6:	f003 0308 	and.w	r3, r3, #8
 80013aa:	603b      	str	r3, [r7, #0]
 80013ac:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80013ae:	bf00      	nop
 80013b0:	370c      	adds	r7, #12
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	40023800 	.word	0x40023800

080013c0 <receiveCAN>:
/* USER CODE BEGIN 4 */
ListNode msgs = {};
ListNode *lastMsg = &msgs;

CANPacket receiveCAN(int id)
{
 80013c0:	b5b0      	push	{r4, r5, r7, lr}
 80013c2:	b094      	sub	sp, #80	@ 0x50
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	6039      	str	r1, [r7, #0]
	ListNode *ptr = &msgs;
 80013ca:	4b1c      	ldr	r3, [pc, #112]	@ (800143c <receiveCAN+0x7c>)
 80013cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
	while (ptr->next != NULL)
 80013ce:	e025      	b.n	800141c <receiveCAN+0x5c>
	{
		ListNode *nextPtr = ptr->next;
 80013d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80013d2:	6a1b      	ldr	r3, [r3, #32]
 80013d4:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (nextPtr->data.header.ExtId == id)
 80013d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80013d8:	685a      	ldr	r2, [r3, #4]
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	429a      	cmp	r2, r3
 80013de:	d11b      	bne.n	8001418 <receiveCAN+0x58>
		{
			ptr->next = nextPtr->next;
 80013e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80013e2:	6a1a      	ldr	r2, [r3, #32]
 80013e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80013e6:	621a      	str	r2, [r3, #32]
			CANPacket packet = nextPtr->data;
 80013e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80013ea:	f107 0408 	add.w	r4, r7, #8
 80013ee:	461d      	mov	r5, r3
 80013f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013f4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80013f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			free(nextPtr);
 80013fc:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80013fe:	f003 fc8b 	bl	8004d18 <free>
			return packet;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	461d      	mov	r5, r3
 8001406:	f107 0408 	add.w	r4, r7, #8
 800140a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800140c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800140e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001412:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	}

	return (CANPacket) {
		.data = NULL
	};
}
 8001416:	e00c      	b.n	8001432 <receiveCAN+0x72>
		ptr = nextPtr;
 8001418:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800141a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	while (ptr->next != NULL)
 800141c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800141e:	6a1b      	ldr	r3, [r3, #32]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d1d5      	bne.n	80013d0 <receiveCAN+0x10>
	return (CANPacket) {
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	4618      	mov	r0, r3
 8001428:	2320      	movs	r3, #32
 800142a:	461a      	mov	r2, r3
 800142c:	2100      	movs	r1, #0
 800142e:	f004 fa9f 	bl	8005970 <memset>
}
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	3750      	adds	r7, #80	@ 0x50
 8001436:	46bd      	mov	sp, r7
 8001438:	bdb0      	pop	{r4, r5, r7, pc}
 800143a:	bf00      	nop
 800143c:	20000368 	.word	0x20000368

08001440 <can_irq>:

void can_irq(CAN_HandleTypeDef *pcan)
{
 8001440:	b5b0      	push	{r4, r5, r7, lr}
 8001442:	b094      	sub	sp, #80	@ 0x50
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  CAN_RxHeaderTypeDef msg;
  uint8_t *data = malloc(8);
 8001448:	2008      	movs	r0, #8
 800144a:	f003 fc5d 	bl	8004d08 <malloc>
 800144e:	4603      	mov	r3, r0
 8001450:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_CAN_GetRxMessage(pcan, CAN_RX_FIFO0, &msg, data);
 8001452:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8001456:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001458:	2100      	movs	r1, #0
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f000 ff7a 	bl	8002354 <HAL_CAN_GetRxMessage>
  CANPacket packet = {
 8001460:	f107 040c 	add.w	r4, r7, #12
 8001464:	f107 052c 	add.w	r5, r7, #44	@ 0x2c
 8001468:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800146a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800146c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001470:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001474:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001476:	62bb      	str	r3, [r7, #40]	@ 0x28
		  .header = msg,
		  .data = data
  };
  ListNode *nextNode = malloc(sizeof(ListNode));
 8001478:	2024      	movs	r0, #36	@ 0x24
 800147a:	f003 fc45 	bl	8004d08 <malloc>
 800147e:	4603      	mov	r3, r0
 8001480:	64bb      	str	r3, [r7, #72]	@ 0x48
  nextNode->data = packet;
 8001482:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001484:	461d      	mov	r5, r3
 8001486:	f107 040c 	add.w	r4, r7, #12
 800148a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800148c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800148e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001492:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
  nextNode->next = NULL;
 8001496:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001498:	2200      	movs	r2, #0
 800149a:	621a      	str	r2, [r3, #32]
  lastMsg->next = nextNode;
 800149c:	4b05      	ldr	r3, [pc, #20]	@ (80014b4 <can_irq+0x74>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80014a2:	621a      	str	r2, [r3, #32]
  lastMsg = nextNode;
 80014a4:	4a03      	ldr	r2, [pc, #12]	@ (80014b4 <can_irq+0x74>)
 80014a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80014a8:	6013      	str	r3, [r2, #0]
}
 80014aa:	bf00      	nop
 80014ac:	3750      	adds	r7, #80	@ 0x50
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bdb0      	pop	{r4, r5, r7, pc}
 80014b2:	bf00      	nop
 80014b4:	20000000 	.word	0x20000000

080014b8 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80014be:	463b      	mov	r3, r7
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
 80014c4:	605a      	str	r2, [r3, #4]
 80014c6:	609a      	str	r2, [r3, #8]
 80014c8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80014ca:	f001 fbe5 	bl	8002c98 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80014ce:	2301      	movs	r3, #1
 80014d0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80014d2:	2300      	movs	r3, #0
 80014d4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80014d6:	2300      	movs	r3, #0
 80014d8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80014da:	231f      	movs	r3, #31
 80014dc:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80014de:	2387      	movs	r3, #135	@ 0x87
 80014e0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80014e2:	2300      	movs	r3, #0
 80014e4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80014e6:	2300      	movs	r3, #0
 80014e8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80014ea:	2301      	movs	r3, #1
 80014ec:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80014ee:	2301      	movs	r3, #1
 80014f0:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80014f2:	2300      	movs	r3, #0
 80014f4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80014f6:	2300      	movs	r3, #0
 80014f8:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80014fa:	463b      	mov	r3, r7
 80014fc:	4618      	mov	r0, r3
 80014fe:	f001 fc03 	bl	8002d08 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001502:	2004      	movs	r0, #4
 8001504:	f001 fbe0 	bl	8002cc8 <HAL_MPU_Enable>

}
 8001508:	bf00      	nop
 800150a:	3710      	adds	r7, #16
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}

08001510 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001514:	b672      	cpsid	i
}
 8001516:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001518:	bf00      	nop
 800151a:	e7fd      	b.n	8001518 <Error_Handler+0x8>

0800151c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800151c:	b480      	push	{r7}
 800151e:	b083      	sub	sp, #12
 8001520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001522:	4b0f      	ldr	r3, [pc, #60]	@ (8001560 <HAL_MspInit+0x44>)
 8001524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001526:	4a0e      	ldr	r2, [pc, #56]	@ (8001560 <HAL_MspInit+0x44>)
 8001528:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800152c:	6413      	str	r3, [r2, #64]	@ 0x40
 800152e:	4b0c      	ldr	r3, [pc, #48]	@ (8001560 <HAL_MspInit+0x44>)
 8001530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001532:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001536:	607b      	str	r3, [r7, #4]
 8001538:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800153a:	4b09      	ldr	r3, [pc, #36]	@ (8001560 <HAL_MspInit+0x44>)
 800153c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800153e:	4a08      	ldr	r2, [pc, #32]	@ (8001560 <HAL_MspInit+0x44>)
 8001540:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001544:	6453      	str	r3, [r2, #68]	@ 0x44
 8001546:	4b06      	ldr	r3, [pc, #24]	@ (8001560 <HAL_MspInit+0x44>)
 8001548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800154a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800154e:	603b      	str	r3, [r7, #0]
 8001550:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001552:	bf00      	nop
 8001554:	370c      	adds	r7, #12
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	40023800 	.word	0x40023800

08001564 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b08a      	sub	sp, #40	@ 0x28
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800156c:	f107 0314 	add.w	r3, r7, #20
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	605a      	str	r2, [r3, #4]
 8001576:	609a      	str	r2, [r3, #8]
 8001578:	60da      	str	r2, [r3, #12]
 800157a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a23      	ldr	r2, [pc, #140]	@ (8001610 <HAL_CAN_MspInit+0xac>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d13f      	bne.n	8001606 <HAL_CAN_MspInit+0xa2>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001586:	4b23      	ldr	r3, [pc, #140]	@ (8001614 <HAL_CAN_MspInit+0xb0>)
 8001588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800158a:	4a22      	ldr	r2, [pc, #136]	@ (8001614 <HAL_CAN_MspInit+0xb0>)
 800158c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001590:	6413      	str	r3, [r2, #64]	@ 0x40
 8001592:	4b20      	ldr	r3, [pc, #128]	@ (8001614 <HAL_CAN_MspInit+0xb0>)
 8001594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001596:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800159a:	613b      	str	r3, [r7, #16]
 800159c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800159e:	4b1d      	ldr	r3, [pc, #116]	@ (8001614 <HAL_CAN_MspInit+0xb0>)
 80015a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a2:	4a1c      	ldr	r2, [pc, #112]	@ (8001614 <HAL_CAN_MspInit+0xb0>)
 80015a4:	f043 0308 	orr.w	r3, r3, #8
 80015a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001614 <HAL_CAN_MspInit+0xb0>)
 80015ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ae:	f003 0308 	and.w	r3, r3, #8
 80015b2:	60fb      	str	r3, [r7, #12]
 80015b4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015b6:	2301      	movs	r3, #1
 80015b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ba:	2302      	movs	r3, #2
 80015bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015be:	2301      	movs	r3, #1
 80015c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015c2:	2303      	movs	r3, #3
 80015c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80015c6:	2309      	movs	r3, #9
 80015c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015ca:	f107 0314 	add.w	r3, r7, #20
 80015ce:	4619      	mov	r1, r3
 80015d0:	4811      	ldr	r0, [pc, #68]	@ (8001618 <HAL_CAN_MspInit+0xb4>)
 80015d2:	f001 fbd9 	bl	8002d88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80015d6:	2302      	movs	r3, #2
 80015d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015da:	2302      	movs	r3, #2
 80015dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	2300      	movs	r3, #0
 80015e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015e2:	2303      	movs	r3, #3
 80015e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80015e6:	2309      	movs	r3, #9
 80015e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015ea:	f107 0314 	add.w	r3, r7, #20
 80015ee:	4619      	mov	r1, r3
 80015f0:	4809      	ldr	r0, [pc, #36]	@ (8001618 <HAL_CAN_MspInit+0xb4>)
 80015f2:	f001 fbc9 	bl	8002d88 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80015f6:	2200      	movs	r2, #0
 80015f8:	2100      	movs	r1, #0
 80015fa:	2014      	movs	r0, #20
 80015fc:	f001 fb15 	bl	8002c2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001600:	2014      	movs	r0, #20
 8001602:	f001 fb2e 	bl	8002c62 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001606:	bf00      	nop
 8001608:	3728      	adds	r7, #40	@ 0x28
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	40006400 	.word	0x40006400
 8001614:	40023800 	.word	0x40023800
 8001618:	40020c00 	.word	0x40020c00

0800161c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b0b0      	sub	sp, #192	@ 0xc0
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001624:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	609a      	str	r2, [r3, #8]
 8001630:	60da      	str	r2, [r3, #12]
 8001632:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001634:	f107 031c 	add.w	r3, r7, #28
 8001638:	2290      	movs	r2, #144	@ 0x90
 800163a:	2100      	movs	r1, #0
 800163c:	4618      	mov	r0, r3
 800163e:	f004 f997 	bl	8005970 <memset>
  if(huart->Instance==USART2)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a42      	ldr	r2, [pc, #264]	@ (8001750 <HAL_UART_MspInit+0x134>)
 8001648:	4293      	cmp	r3, r2
 800164a:	d13b      	bne.n	80016c4 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800164c:	2380      	movs	r3, #128	@ 0x80
 800164e:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001650:	2300      	movs	r3, #0
 8001652:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001654:	f107 031c 	add.w	r3, r7, #28
 8001658:	4618      	mov	r0, r3
 800165a:	f002 f9d5 	bl	8003a08 <HAL_RCCEx_PeriphCLKConfig>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001664:	f7ff ff54 	bl	8001510 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001668:	4b3a      	ldr	r3, [pc, #232]	@ (8001754 <HAL_UART_MspInit+0x138>)
 800166a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800166c:	4a39      	ldr	r2, [pc, #228]	@ (8001754 <HAL_UART_MspInit+0x138>)
 800166e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001672:	6413      	str	r3, [r2, #64]	@ 0x40
 8001674:	4b37      	ldr	r3, [pc, #220]	@ (8001754 <HAL_UART_MspInit+0x138>)
 8001676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001678:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800167c:	61bb      	str	r3, [r7, #24]
 800167e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001680:	4b34      	ldr	r3, [pc, #208]	@ (8001754 <HAL_UART_MspInit+0x138>)
 8001682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001684:	4a33      	ldr	r2, [pc, #204]	@ (8001754 <HAL_UART_MspInit+0x138>)
 8001686:	f043 0301 	orr.w	r3, r3, #1
 800168a:	6313      	str	r3, [r2, #48]	@ 0x30
 800168c:	4b31      	ldr	r3, [pc, #196]	@ (8001754 <HAL_UART_MspInit+0x138>)
 800168e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001690:	f003 0301 	and.w	r3, r3, #1
 8001694:	617b      	str	r3, [r7, #20]
 8001696:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001698:	230c      	movs	r3, #12
 800169a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800169e:	2302      	movs	r3, #2
 80016a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a4:	2300      	movs	r3, #0
 80016a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016aa:	2303      	movs	r3, #3
 80016ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016b0:	2307      	movs	r3, #7
 80016b2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b6:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80016ba:	4619      	mov	r1, r3
 80016bc:	4826      	ldr	r0, [pc, #152]	@ (8001758 <HAL_UART_MspInit+0x13c>)
 80016be:	f001 fb63 	bl	8002d88 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80016c2:	e041      	b.n	8001748 <HAL_UART_MspInit+0x12c>
  else if(huart->Instance==USART3)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a24      	ldr	r2, [pc, #144]	@ (800175c <HAL_UART_MspInit+0x140>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d13c      	bne.n	8001748 <HAL_UART_MspInit+0x12c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80016ce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016d2:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80016d4:	2300      	movs	r3, #0
 80016d6:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016d8:	f107 031c 	add.w	r3, r7, #28
 80016dc:	4618      	mov	r0, r3
 80016de:	f002 f993 	bl	8003a08 <HAL_RCCEx_PeriphCLKConfig>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <HAL_UART_MspInit+0xd0>
      Error_Handler();
 80016e8:	f7ff ff12 	bl	8001510 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80016ec:	4b19      	ldr	r3, [pc, #100]	@ (8001754 <HAL_UART_MspInit+0x138>)
 80016ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f0:	4a18      	ldr	r2, [pc, #96]	@ (8001754 <HAL_UART_MspInit+0x138>)
 80016f2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80016f8:	4b16      	ldr	r3, [pc, #88]	@ (8001754 <HAL_UART_MspInit+0x138>)
 80016fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001700:	613b      	str	r3, [r7, #16]
 8001702:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001704:	4b13      	ldr	r3, [pc, #76]	@ (8001754 <HAL_UART_MspInit+0x138>)
 8001706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001708:	4a12      	ldr	r2, [pc, #72]	@ (8001754 <HAL_UART_MspInit+0x138>)
 800170a:	f043 0308 	orr.w	r3, r3, #8
 800170e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001710:	4b10      	ldr	r3, [pc, #64]	@ (8001754 <HAL_UART_MspInit+0x138>)
 8001712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001714:	f003 0308 	and.w	r3, r3, #8
 8001718:	60fb      	str	r3, [r7, #12]
 800171a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800171c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001720:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001724:	2302      	movs	r3, #2
 8001726:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172a:	2300      	movs	r3, #0
 800172c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001730:	2303      	movs	r3, #3
 8001732:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001736:	2307      	movs	r3, #7
 8001738:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800173c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001740:	4619      	mov	r1, r3
 8001742:	4807      	ldr	r0, [pc, #28]	@ (8001760 <HAL_UART_MspInit+0x144>)
 8001744:	f001 fb20 	bl	8002d88 <HAL_GPIO_Init>
}
 8001748:	bf00      	nop
 800174a:	37c0      	adds	r7, #192	@ 0xc0
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	40004400 	.word	0x40004400
 8001754:	40023800 	.word	0x40023800
 8001758:	40020000 	.word	0x40020000
 800175c:	40004800 	.word	0x40004800
 8001760:	40020c00 	.word	0x40020c00

08001764 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001768:	bf00      	nop
 800176a:	e7fd      	b.n	8001768 <NMI_Handler+0x4>

0800176c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001770:	bf00      	nop
 8001772:	e7fd      	b.n	8001770 <HardFault_Handler+0x4>

08001774 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001778:	bf00      	nop
 800177a:	e7fd      	b.n	8001778 <MemManage_Handler+0x4>

0800177c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001780:	bf00      	nop
 8001782:	e7fd      	b.n	8001780 <BusFault_Handler+0x4>

08001784 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001788:	bf00      	nop
 800178a:	e7fd      	b.n	8001788 <UsageFault_Handler+0x4>

0800178c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001790:	bf00      	nop
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr

0800179a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800179a:	b480      	push	{r7}
 800179c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800179e:	bf00      	nop
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr

080017a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017ac:	bf00      	nop
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr

080017b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017b6:	b580      	push	{r7, lr}
 80017b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017ba:	f000 f991 	bl	8001ae0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}
	...

080017c4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80017c8:	4802      	ldr	r0, [pc, #8]	@ (80017d4 <CAN1_RX0_IRQHandler+0x10>)
 80017ca:	f000 ff0b 	bl	80025e4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	200001f4 	.word	0x200001f4

080017d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  return 1;
 80017dc:	2301      	movs	r3, #1
}
 80017de:	4618      	mov	r0, r3
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <_kill>:

int _kill(int pid, int sig)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017f2:	f004 f91f 	bl	8005a34 <__errno>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2216      	movs	r2, #22
 80017fa:	601a      	str	r2, [r3, #0]
  return -1;
 80017fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001800:	4618      	mov	r0, r3
 8001802:	3708      	adds	r7, #8
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <_exit>:

void _exit (int status)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001810:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f7ff ffe7 	bl	80017e8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800181a:	bf00      	nop
 800181c:	e7fd      	b.n	800181a <_exit+0x12>

0800181e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800181e:	b580      	push	{r7, lr}
 8001820:	b086      	sub	sp, #24
 8001822:	af00      	add	r7, sp, #0
 8001824:	60f8      	str	r0, [r7, #12]
 8001826:	60b9      	str	r1, [r7, #8]
 8001828:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800182a:	2300      	movs	r3, #0
 800182c:	617b      	str	r3, [r7, #20]
 800182e:	e00a      	b.n	8001846 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001830:	f3af 8000 	nop.w
 8001834:	4601      	mov	r1, r0
 8001836:	68bb      	ldr	r3, [r7, #8]
 8001838:	1c5a      	adds	r2, r3, #1
 800183a:	60ba      	str	r2, [r7, #8]
 800183c:	b2ca      	uxtb	r2, r1
 800183e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	3301      	adds	r3, #1
 8001844:	617b      	str	r3, [r7, #20]
 8001846:	697a      	ldr	r2, [r7, #20]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	429a      	cmp	r2, r3
 800184c:	dbf0      	blt.n	8001830 <_read+0x12>
  }

  return len;
 800184e:	687b      	ldr	r3, [r7, #4]
}
 8001850:	4618      	mov	r0, r3
 8001852:	3718      	adds	r7, #24
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}

08001858 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b086      	sub	sp, #24
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001864:	2300      	movs	r3, #0
 8001866:	617b      	str	r3, [r7, #20]
 8001868:	e009      	b.n	800187e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	1c5a      	adds	r2, r3, #1
 800186e:	60ba      	str	r2, [r7, #8]
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	4618      	mov	r0, r3
 8001874:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	3301      	adds	r3, #1
 800187c:	617b      	str	r3, [r7, #20]
 800187e:	697a      	ldr	r2, [r7, #20]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	429a      	cmp	r2, r3
 8001884:	dbf1      	blt.n	800186a <_write+0x12>
  }
  return len;
 8001886:	687b      	ldr	r3, [r7, #4]
}
 8001888:	4618      	mov	r0, r3
 800188a:	3718      	adds	r7, #24
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}

08001890 <_close>:

int _close(int file)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001898:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800189c:	4618      	mov	r0, r3
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr

080018a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018b8:	605a      	str	r2, [r3, #4]
  return 0;
 80018ba:	2300      	movs	r3, #0
}
 80018bc:	4618      	mov	r0, r3
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr

080018c8 <_isatty>:

int _isatty(int file)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018d0:	2301      	movs	r3, #1
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr

080018de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018de:	b480      	push	{r7}
 80018e0:	b085      	sub	sp, #20
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	60f8      	str	r0, [r7, #12]
 80018e6:	60b9      	str	r1, [r7, #8]
 80018e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018ea:	2300      	movs	r3, #0
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3714      	adds	r7, #20
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b086      	sub	sp, #24
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001900:	4a14      	ldr	r2, [pc, #80]	@ (8001954 <_sbrk+0x5c>)
 8001902:	4b15      	ldr	r3, [pc, #84]	@ (8001958 <_sbrk+0x60>)
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800190c:	4b13      	ldr	r3, [pc, #76]	@ (800195c <_sbrk+0x64>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d102      	bne.n	800191a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001914:	4b11      	ldr	r3, [pc, #68]	@ (800195c <_sbrk+0x64>)
 8001916:	4a12      	ldr	r2, [pc, #72]	@ (8001960 <_sbrk+0x68>)
 8001918:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800191a:	4b10      	ldr	r3, [pc, #64]	@ (800195c <_sbrk+0x64>)
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	4413      	add	r3, r2
 8001922:	693a      	ldr	r2, [r7, #16]
 8001924:	429a      	cmp	r2, r3
 8001926:	d207      	bcs.n	8001938 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001928:	f004 f884 	bl	8005a34 <__errno>
 800192c:	4603      	mov	r3, r0
 800192e:	220c      	movs	r2, #12
 8001930:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001932:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001936:	e009      	b.n	800194c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001938:	4b08      	ldr	r3, [pc, #32]	@ (800195c <_sbrk+0x64>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800193e:	4b07      	ldr	r3, [pc, #28]	@ (800195c <_sbrk+0x64>)
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4413      	add	r3, r2
 8001946:	4a05      	ldr	r2, [pc, #20]	@ (800195c <_sbrk+0x64>)
 8001948:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800194a:	68fb      	ldr	r3, [r7, #12]
}
 800194c:	4618      	mov	r0, r3
 800194e:	3718      	adds	r7, #24
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	20080000 	.word	0x20080000
 8001958:	00000400 	.word	0x00000400
 800195c:	2000038c 	.word	0x2000038c
 8001960:	200004e0 	.word	0x200004e0

08001964 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001968:	4b06      	ldr	r3, [pc, #24]	@ (8001984 <SystemInit+0x20>)
 800196a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800196e:	4a05      	ldr	r2, [pc, #20]	@ (8001984 <SystemInit+0x20>)
 8001970:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001974:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001978:	bf00      	nop
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	e000ed00 	.word	0xe000ed00

08001988 <sendCANMessage>:
 *      Author: diana
 */
#include "util.h"

void sendCANMessage(CAN_HandleTypeDef *hcan, int identifier, char *message, uint8_t length)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08c      	sub	sp, #48	@ 0x30
 800198c:	af00      	add	r7, sp, #0
 800198e:	60f8      	str	r0, [r7, #12]
 8001990:	60b9      	str	r1, [r7, #8]
 8001992:	607a      	str	r2, [r7, #4]
 8001994:	70fb      	strb	r3, [r7, #3]
	  uint32_t mb;
	  CAN_TxHeaderTypeDef hdr;

	  hdr.ExtId = identifier;
 8001996:	68bb      	ldr	r3, [r7, #8]
 8001998:	61bb      	str	r3, [r7, #24]
	  hdr.IDE = CAN_ID_EXT;
 800199a:	2304      	movs	r3, #4
 800199c:	61fb      	str	r3, [r7, #28]
	  hdr.RTR = CAN_RTR_DATA;
 800199e:	2300      	movs	r3, #0
 80019a0:	623b      	str	r3, [r7, #32]
	  hdr.DLC = length;
 80019a2:	78fb      	ldrb	r3, [r7, #3]
 80019a4:	627b      	str	r3, [r7, #36]	@ 0x24
	  hdr.TransmitGlobalTime = DISABLE;
 80019a6:	2300      	movs	r3, #0
 80019a8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28

	  if (HAL_CAN_AddTxMessage(hcan, &hdr, (unsigned char *) message, &mb) != HAL_OK)
 80019ac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019b0:	f107 0114 	add.w	r1, r7, #20
 80019b4:	687a      	ldr	r2, [r7, #4]
 80019b6:	68f8      	ldr	r0, [r7, #12]
 80019b8:	f000 fbfc 	bl	80021b4 <HAL_CAN_AddTxMessage>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <sendCANMessage+0x3e>
		Error_Handler();
 80019c2:	f7ff fda5 	bl	8001510 <Error_Handler>
}
 80019c6:	bf00      	nop
 80019c8:	3730      	adds	r7, #48	@ 0x30
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}

080019ce <floatToByteArray>:

void floatToByteArray(float f, char *arr)
{
 80019ce:	b480      	push	{r7}
 80019d0:	b085      	sub	sp, #20
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	ed87 0a01 	vstr	s0, [r7, #4]
 80019d8:	6038      	str	r0, [r7, #0]
    unsigned int asInt = *((int*) &f);
 80019da:	1d3b      	adds	r3, r7, #4
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < 4; i++)
 80019e0:	2300      	movs	r3, #0
 80019e2:	60fb      	str	r3, [r7, #12]
 80019e4:	e00c      	b.n	8001a00 <floatToByteArray+0x32>
        arr[i] = (asInt >> 8 * i) & 0xFF;
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	00db      	lsls	r3, r3, #3
 80019ea:	68ba      	ldr	r2, [r7, #8]
 80019ec:	fa22 f103 	lsr.w	r1, r2, r3
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	683a      	ldr	r2, [r7, #0]
 80019f4:	4413      	add	r3, r2
 80019f6:	b2ca      	uxtb	r2, r1
 80019f8:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++)
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	3301      	adds	r3, #1
 80019fe:	60fb      	str	r3, [r7, #12]
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2b03      	cmp	r3, #3
 8001a04:	ddef      	ble.n	80019e6 <floatToByteArray+0x18>
}
 8001a06:	bf00      	nop
 8001a08:	bf00      	nop
 8001a0a:	3714      	adds	r7, #20
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr

08001a14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001a14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a4c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a18:	f7ff ffa4 	bl	8001964 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a1c:	480c      	ldr	r0, [pc, #48]	@ (8001a50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a1e:	490d      	ldr	r1, [pc, #52]	@ (8001a54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a20:	4a0d      	ldr	r2, [pc, #52]	@ (8001a58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a24:	e002      	b.n	8001a2c <LoopCopyDataInit>

08001a26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a2a:	3304      	adds	r3, #4

08001a2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a30:	d3f9      	bcc.n	8001a26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a32:	4a0a      	ldr	r2, [pc, #40]	@ (8001a5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a34:	4c0a      	ldr	r4, [pc, #40]	@ (8001a60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a38:	e001      	b.n	8001a3e <LoopFillZerobss>

08001a3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a3c:	3204      	adds	r2, #4

08001a3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a40:	d3fb      	bcc.n	8001a3a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001a42:	f003 fffd 	bl	8005a40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a46:	f7ff fb09 	bl	800105c <main>
  bx  lr    
 8001a4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001a4c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001a50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a54:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001a58:	08007dc4 	.word	0x08007dc4
  ldr r2, =_sbss
 8001a5c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001a60:	200004e0 	.word	0x200004e0

08001a64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a64:	e7fe      	b.n	8001a64 <ADC_IRQHandler>

08001a66 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a66:	b580      	push	{r7, lr}
 8001a68:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a6a:	2003      	movs	r0, #3
 8001a6c:	f001 f8d2 	bl	8002c14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a70:	200f      	movs	r0, #15
 8001a72:	f000 f805 	bl	8001a80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a76:	f7ff fd51 	bl	800151c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a7a:	2300      	movs	r3, #0
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a88:	4b12      	ldr	r3, [pc, #72]	@ (8001ad4 <HAL_InitTick+0x54>)
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	4b12      	ldr	r3, [pc, #72]	@ (8001ad8 <HAL_InitTick+0x58>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	4619      	mov	r1, r3
 8001a92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a96:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f001 f8ed 	bl	8002c7e <HAL_SYSTICK_Config>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e00e      	b.n	8001acc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2b0f      	cmp	r3, #15
 8001ab2:	d80a      	bhi.n	8001aca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	6879      	ldr	r1, [r7, #4]
 8001ab8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001abc:	f001 f8b5 	bl	8002c2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ac0:	4a06      	ldr	r2, [pc, #24]	@ (8001adc <HAL_InitTick+0x5c>)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	e000      	b.n	8001acc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3708      	adds	r7, #8
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	20000004 	.word	0x20000004
 8001ad8:	2000000c 	.word	0x2000000c
 8001adc:	20000008 	.word	0x20000008

08001ae0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ae4:	4b06      	ldr	r3, [pc, #24]	@ (8001b00 <HAL_IncTick+0x20>)
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	461a      	mov	r2, r3
 8001aea:	4b06      	ldr	r3, [pc, #24]	@ (8001b04 <HAL_IncTick+0x24>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4413      	add	r3, r2
 8001af0:	4a04      	ldr	r2, [pc, #16]	@ (8001b04 <HAL_IncTick+0x24>)
 8001af2:	6013      	str	r3, [r2, #0]
}
 8001af4:	bf00      	nop
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	2000000c 	.word	0x2000000c
 8001b04:	20000390 	.word	0x20000390

08001b08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b0c:	4b03      	ldr	r3, [pc, #12]	@ (8001b1c <HAL_GetTick+0x14>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop
 8001b1c:	20000390 	.word	0x20000390

08001b20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b28:	f7ff ffee 	bl	8001b08 <HAL_GetTick>
 8001b2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001b38:	d005      	beq.n	8001b46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b3a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b64 <HAL_Delay+0x44>)
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	461a      	mov	r2, r3
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	4413      	add	r3, r2
 8001b44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b46:	bf00      	nop
 8001b48:	f7ff ffde 	bl	8001b08 <HAL_GetTick>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	68fa      	ldr	r2, [r7, #12]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d8f7      	bhi.n	8001b48 <HAL_Delay+0x28>
  {
  }
}
 8001b58:	bf00      	nop
 8001b5a:	bf00      	nop
 8001b5c:	3710      	adds	r7, #16
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	2000000c 	.word	0x2000000c

08001b68 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d101      	bne.n	8001b7a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e11c      	b.n	8001db4 <HAL_CAN_Init+0x24c>
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d131      	bne.n	8001bea <HAL_CAN_Init+0x82>
  {
    /* Reset callbacks to legacy functions */
    hcan->RxFifo0MsgPendingCallback  =  HAL_CAN_RxFifo0MsgPendingCallback;  /* Legacy weak RxFifo0MsgPendingCallback  */
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4a8c      	ldr	r2, [pc, #560]	@ (8001dbc <HAL_CAN_Init+0x254>)
 8001b8a:	641a      	str	r2, [r3, #64]	@ 0x40
    hcan->RxFifo0FullCallback        =  HAL_CAN_RxFifo0FullCallback;        /* Legacy weak RxFifo0FullCallback        */
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	4a8c      	ldr	r2, [pc, #560]	@ (8001dc0 <HAL_CAN_Init+0x258>)
 8001b90:	645a      	str	r2, [r3, #68]	@ 0x44
    hcan->RxFifo1MsgPendingCallback  =  HAL_CAN_RxFifo1MsgPendingCallback;  /* Legacy weak RxFifo1MsgPendingCallback  */
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4a8b      	ldr	r2, [pc, #556]	@ (8001dc4 <HAL_CAN_Init+0x25c>)
 8001b96:	649a      	str	r2, [r3, #72]	@ 0x48
    hcan->RxFifo1FullCallback        =  HAL_CAN_RxFifo1FullCallback;        /* Legacy weak RxFifo1FullCallback        */
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	4a8b      	ldr	r2, [pc, #556]	@ (8001dc8 <HAL_CAN_Init+0x260>)
 8001b9c:	64da      	str	r2, [r3, #76]	@ 0x4c
    hcan->TxMailbox0CompleteCallback =  HAL_CAN_TxMailbox0CompleteCallback; /* Legacy weak TxMailbox0CompleteCallback */
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4a8a      	ldr	r2, [pc, #552]	@ (8001dcc <HAL_CAN_Init+0x264>)
 8001ba2:	629a      	str	r2, [r3, #40]	@ 0x28
    hcan->TxMailbox1CompleteCallback =  HAL_CAN_TxMailbox1CompleteCallback; /* Legacy weak TxMailbox1CompleteCallback */
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	4a8a      	ldr	r2, [pc, #552]	@ (8001dd0 <HAL_CAN_Init+0x268>)
 8001ba8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hcan->TxMailbox2CompleteCallback =  HAL_CAN_TxMailbox2CompleteCallback; /* Legacy weak TxMailbox2CompleteCallback */
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4a89      	ldr	r2, [pc, #548]	@ (8001dd4 <HAL_CAN_Init+0x26c>)
 8001bae:	631a      	str	r2, [r3, #48]	@ 0x30
    hcan->TxMailbox0AbortCallback    =  HAL_CAN_TxMailbox0AbortCallback;    /* Legacy weak TxMailbox0AbortCallback    */
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	4a89      	ldr	r2, [pc, #548]	@ (8001dd8 <HAL_CAN_Init+0x270>)
 8001bb4:	635a      	str	r2, [r3, #52]	@ 0x34
    hcan->TxMailbox1AbortCallback    =  HAL_CAN_TxMailbox1AbortCallback;    /* Legacy weak TxMailbox1AbortCallback    */
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a88      	ldr	r2, [pc, #544]	@ (8001ddc <HAL_CAN_Init+0x274>)
 8001bba:	639a      	str	r2, [r3, #56]	@ 0x38
    hcan->TxMailbox2AbortCallback    =  HAL_CAN_TxMailbox2AbortCallback;    /* Legacy weak TxMailbox2AbortCallback    */
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	4a88      	ldr	r2, [pc, #544]	@ (8001de0 <HAL_CAN_Init+0x278>)
 8001bc0:	63da      	str	r2, [r3, #60]	@ 0x3c
    hcan->SleepCallback              =  HAL_CAN_SleepCallback;              /* Legacy weak SleepCallback              */
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4a87      	ldr	r2, [pc, #540]	@ (8001de4 <HAL_CAN_Init+0x27c>)
 8001bc6:	651a      	str	r2, [r3, #80]	@ 0x50
    hcan->WakeUpFromRxMsgCallback    =  HAL_CAN_WakeUpFromRxMsgCallback;    /* Legacy weak WakeUpFromRxMsgCallback    */
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	4a87      	ldr	r2, [pc, #540]	@ (8001de8 <HAL_CAN_Init+0x280>)
 8001bcc:	655a      	str	r2, [r3, #84]	@ 0x54
    hcan->ErrorCallback              =  HAL_CAN_ErrorCallback;              /* Legacy weak ErrorCallback              */
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4a86      	ldr	r2, [pc, #536]	@ (8001dec <HAL_CAN_Init+0x284>)
 8001bd2:	659a      	str	r2, [r3, #88]	@ 0x58

    if (hcan->MspInitCallback == NULL)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d102      	bne.n	8001be2 <HAL_CAN_Init+0x7a>
    {
      hcan->MspInitCallback = HAL_CAN_MspInit; /* Legacy weak MspInit */
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	4a84      	ldr	r2, [pc, #528]	@ (8001df0 <HAL_CAN_Init+0x288>)
 8001be0:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	4798      	blx	r3
    HAL_CAN_MspInit(hcan);
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f042 0201 	orr.w	r2, r2, #1
 8001bf8:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001bfa:	f7ff ff85 	bl	8001b08 <HAL_GetTick>
 8001bfe:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c00:	e012      	b.n	8001c28 <HAL_CAN_Init+0xc0>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c02:	f7ff ff81 	bl	8001b08 <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	2b0a      	cmp	r3, #10
 8001c0e:	d90b      	bls.n	8001c28 <HAL_CAN_Init+0xc0>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c14:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2205      	movs	r2, #5
 8001c20:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001c24:	2301      	movs	r3, #1
 8001c26:	e0c5      	b.n	8001db4 <HAL_CAN_Init+0x24c>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	f003 0301 	and.w	r3, r3, #1
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d0e5      	beq.n	8001c02 <HAL_CAN_Init+0x9a>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f022 0202 	bic.w	r2, r2, #2
 8001c44:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c46:	f7ff ff5f 	bl	8001b08 <HAL_GetTick>
 8001c4a:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001c4c:	e012      	b.n	8001c74 <HAL_CAN_Init+0x10c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c4e:	f7ff ff5b 	bl	8001b08 <HAL_GetTick>
 8001c52:	4602      	mov	r2, r0
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	1ad3      	subs	r3, r2, r3
 8001c58:	2b0a      	cmp	r3, #10
 8001c5a:	d90b      	bls.n	8001c74 <HAL_CAN_Init+0x10c>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c60:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2205      	movs	r2, #5
 8001c6c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	e09f      	b.n	8001db4 <HAL_CAN_Init+0x24c>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f003 0302 	and.w	r3, r3, #2
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d1e5      	bne.n	8001c4e <HAL_CAN_Init+0xe6>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	7e1b      	ldrb	r3, [r3, #24]
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d108      	bne.n	8001c9c <HAL_CAN_Init+0x134>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001c98:	601a      	str	r2, [r3, #0]
 8001c9a:	e007      	b.n	8001cac <HAL_CAN_Init+0x144>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001caa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	7e5b      	ldrb	r3, [r3, #25]
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d108      	bne.n	8001cc6 <HAL_CAN_Init+0x15e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	e007      	b.n	8001cd6 <HAL_CAN_Init+0x16e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001cd4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	7e9b      	ldrb	r3, [r3, #26]
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d108      	bne.n	8001cf0 <HAL_CAN_Init+0x188>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f042 0220 	orr.w	r2, r2, #32
 8001cec:	601a      	str	r2, [r3, #0]
 8001cee:	e007      	b.n	8001d00 <HAL_CAN_Init+0x198>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f022 0220 	bic.w	r2, r2, #32
 8001cfe:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	7edb      	ldrb	r3, [r3, #27]
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d108      	bne.n	8001d1a <HAL_CAN_Init+0x1b2>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f022 0210 	bic.w	r2, r2, #16
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	e007      	b.n	8001d2a <HAL_CAN_Init+0x1c2>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f042 0210 	orr.w	r2, r2, #16
 8001d28:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	7f1b      	ldrb	r3, [r3, #28]
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d108      	bne.n	8001d44 <HAL_CAN_Init+0x1dc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f042 0208 	orr.w	r2, r2, #8
 8001d40:	601a      	str	r2, [r3, #0]
 8001d42:	e007      	b.n	8001d54 <HAL_CAN_Init+0x1ec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f022 0208 	bic.w	r2, r2, #8
 8001d52:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	7f5b      	ldrb	r3, [r3, #29]
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d108      	bne.n	8001d6e <HAL_CAN_Init+0x206>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f042 0204 	orr.w	r2, r2, #4
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	e007      	b.n	8001d7e <HAL_CAN_Init+0x216>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f022 0204 	bic.w	r2, r2, #4
 8001d7c:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	689a      	ldr	r2, [r3, #8]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	431a      	orrs	r2, r3
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	691b      	ldr	r3, [r3, #16]
 8001d8c:	431a      	orrs	r2, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	695b      	ldr	r3, [r3, #20]
 8001d92:	ea42 0103 	orr.w	r1, r2, r3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	1e5a      	subs	r2, r3, #1
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	430a      	orrs	r2, r1
 8001da2:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2200      	movs	r2, #0
 8001da8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2201      	movs	r2, #1
 8001dae:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001db2:	2300      	movs	r3, #0
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3710      	adds	r7, #16
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	080029e7 	.word	0x080029e7
 8001dc0:	080029fb 	.word	0x080029fb
 8001dc4:	08002a0f 	.word	0x08002a0f
 8001dc8:	08002a23 	.word	0x08002a23
 8001dcc:	0800296f 	.word	0x0800296f
 8001dd0:	08002983 	.word	0x08002983
 8001dd4:	08002997 	.word	0x08002997
 8001dd8:	080029ab 	.word	0x080029ab
 8001ddc:	080029bf 	.word	0x080029bf
 8001de0:	080029d3 	.word	0x080029d3
 8001de4:	08002a37 	.word	0x08002a37
 8001de8:	08002a4b 	.word	0x08002a4b
 8001dec:	08002a5f 	.word	0x08002a5f
 8001df0:	08001565 	.word	0x08001565

08001df4 <HAL_CAN_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_RegisterCallback(CAN_HandleTypeDef *hcan, HAL_CAN_CallbackIDTypeDef CallbackID,
                                           void (* pCallback)(CAN_HandleTypeDef *_hcan))
{
 8001df4:	b480      	push	{r7}
 8001df6:	b087      	sub	sp, #28
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	60f8      	str	r0, [r7, #12]
 8001dfc:	460b      	mov	r3, r1
 8001dfe:	607a      	str	r2, [r7, #4]
 8001e00:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001e02:	2300      	movs	r3, #0
 8001e04:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d107      	bne.n	8001e1c <HAL_CAN_RegisterCallback+0x28>
  {
    /* Update the error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_INVALID_CALLBACK;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e10:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	e094      	b.n	8001f46 <HAL_CAN_RegisterCallback+0x152>
  }

  if (hcan->State == HAL_CAN_STATE_READY)
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d168      	bne.n	8001efa <HAL_CAN_RegisterCallback+0x106>
  {
    switch (CallbackID)
 8001e28:	7afb      	ldrb	r3, [r7, #11]
 8001e2a:	2b0e      	cmp	r3, #14
 8001e2c:	d85c      	bhi.n	8001ee8 <HAL_CAN_RegisterCallback+0xf4>
 8001e2e:	a201      	add	r2, pc, #4	@ (adr r2, 8001e34 <HAL_CAN_RegisterCallback+0x40>)
 8001e30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e34:	08001e71 	.word	0x08001e71
 8001e38:	08001e79 	.word	0x08001e79
 8001e3c:	08001e81 	.word	0x08001e81
 8001e40:	08001e89 	.word	0x08001e89
 8001e44:	08001e91 	.word	0x08001e91
 8001e48:	08001e99 	.word	0x08001e99
 8001e4c:	08001ea1 	.word	0x08001ea1
 8001e50:	08001ea9 	.word	0x08001ea9
 8001e54:	08001eb1 	.word	0x08001eb1
 8001e58:	08001eb9 	.word	0x08001eb9
 8001e5c:	08001ec1 	.word	0x08001ec1
 8001e60:	08001ec9 	.word	0x08001ec9
 8001e64:	08001ed1 	.word	0x08001ed1
 8001e68:	08001ed9 	.word	0x08001ed9
 8001e6c:	08001ee1 	.word	0x08001ee1
    {
      case HAL_CAN_TX_MAILBOX0_COMPLETE_CB_ID :
        hcan->TxMailbox0CompleteCallback = pCallback;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	629a      	str	r2, [r3, #40]	@ 0x28
        break;
 8001e76:	e065      	b.n	8001f44 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_TX_MAILBOX1_COMPLETE_CB_ID :
        hcan->TxMailbox1CompleteCallback = pCallback;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	62da      	str	r2, [r3, #44]	@ 0x2c
        break;
 8001e7e:	e061      	b.n	8001f44 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_TX_MAILBOX2_COMPLETE_CB_ID :
        hcan->TxMailbox2CompleteCallback = pCallback;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	687a      	ldr	r2, [r7, #4]
 8001e84:	631a      	str	r2, [r3, #48]	@ 0x30
        break;
 8001e86:	e05d      	b.n	8001f44 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_TX_MAILBOX0_ABORT_CB_ID :
        hcan->TxMailbox0AbortCallback = pCallback;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	635a      	str	r2, [r3, #52]	@ 0x34
        break;
 8001e8e:	e059      	b.n	8001f44 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_TX_MAILBOX1_ABORT_CB_ID :
        hcan->TxMailbox1AbortCallback = pCallback;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	639a      	str	r2, [r3, #56]	@ 0x38
        break;
 8001e96:	e055      	b.n	8001f44 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_TX_MAILBOX2_ABORT_CB_ID :
        hcan->TxMailbox2AbortCallback = pCallback;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	63da      	str	r2, [r3, #60]	@ 0x3c
        break;
 8001e9e:	e051      	b.n	8001f44 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_RX_FIFO0_MSG_PENDING_CB_ID :
        hcan->RxFifo0MsgPendingCallback = pCallback;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	687a      	ldr	r2, [r7, #4]
 8001ea4:	641a      	str	r2, [r3, #64]	@ 0x40
        break;
 8001ea6:	e04d      	b.n	8001f44 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_RX_FIFO0_FULL_CB_ID :
        hcan->RxFifo0FullCallback = pCallback;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	687a      	ldr	r2, [r7, #4]
 8001eac:	645a      	str	r2, [r3, #68]	@ 0x44
        break;
 8001eae:	e049      	b.n	8001f44 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_RX_FIFO1_MSG_PENDING_CB_ID :
        hcan->RxFifo1MsgPendingCallback = pCallback;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	687a      	ldr	r2, [r7, #4]
 8001eb4:	649a      	str	r2, [r3, #72]	@ 0x48
        break;
 8001eb6:	e045      	b.n	8001f44 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_RX_FIFO1_FULL_CB_ID :
        hcan->RxFifo1FullCallback = pCallback;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	687a      	ldr	r2, [r7, #4]
 8001ebc:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8001ebe:	e041      	b.n	8001f44 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_SLEEP_CB_ID :
        hcan->SleepCallback = pCallback;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8001ec6:	e03d      	b.n	8001f44 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_WAKEUP_FROM_RX_MSG_CB_ID :
        hcan->WakeUpFromRxMsgCallback = pCallback;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	687a      	ldr	r2, [r7, #4]
 8001ecc:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8001ece:	e039      	b.n	8001f44 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_ERROR_CB_ID :
        hcan->ErrorCallback = pCallback;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8001ed6:	e035      	b.n	8001f44 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_MSPINIT_CB_ID :
        hcan->MspInitCallback = pCallback;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	687a      	ldr	r2, [r7, #4]
 8001edc:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8001ede:	e031      	b.n	8001f44 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_MSPDEINIT_CB_ID :
        hcan->MspDeInitCallback = pCallback;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8001ee6:	e02d      	b.n	8001f44 <HAL_CAN_RegisterCallback+0x150>

      default :
        /* Update the error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INVALID_CALLBACK;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eec:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Return error status */
        status =  HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	75fb      	strb	r3, [r7, #23]
        break;
 8001ef8:	e024      	b.n	8001f44 <HAL_CAN_RegisterCallback+0x150>
    }
  }
  else if (hcan->State == HAL_CAN_STATE_RESET)
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d116      	bne.n	8001f34 <HAL_CAN_RegisterCallback+0x140>
  {
    switch (CallbackID)
 8001f06:	7afb      	ldrb	r3, [r7, #11]
 8001f08:	2b0d      	cmp	r3, #13
 8001f0a:	d002      	beq.n	8001f12 <HAL_CAN_RegisterCallback+0x11e>
 8001f0c:	2b0e      	cmp	r3, #14
 8001f0e:	d004      	beq.n	8001f1a <HAL_CAN_RegisterCallback+0x126>
 8001f10:	e007      	b.n	8001f22 <HAL_CAN_RegisterCallback+0x12e>
    {
      case HAL_CAN_MSPINIT_CB_ID :
        hcan->MspInitCallback = pCallback;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	687a      	ldr	r2, [r7, #4]
 8001f16:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8001f18:	e014      	b.n	8001f44 <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_MSPDEINIT_CB_ID :
        hcan->MspDeInitCallback = pCallback;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	687a      	ldr	r2, [r7, #4]
 8001f1e:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8001f20:	e010      	b.n	8001f44 <HAL_CAN_RegisterCallback+0x150>

      default :
        /* Update the error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INVALID_CALLBACK;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f26:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Return error status */
        status =  HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	75fb      	strb	r3, [r7, #23]
        break;
 8001f32:	e007      	b.n	8001f44 <HAL_CAN_RegisterCallback+0x150>
    }
  }
  else
  {
    /* Update the error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_INVALID_CALLBACK;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f38:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status =  HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001f44:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	371c      	adds	r7, #28
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop

08001f54 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b087      	sub	sp, #28
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f6a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001f6c:	7cfb      	ldrb	r3, [r7, #19]
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d003      	beq.n	8001f7a <HAL_CAN_ConfigFilter+0x26>
 8001f72:	7cfb      	ldrb	r3, [r7, #19]
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	f040 80c7 	bne.w	8002108 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a69      	ldr	r2, [pc, #420]	@ (8002124 <HAL_CAN_ConfigFilter+0x1d0>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d001      	beq.n	8001f88 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8001f84:	4b68      	ldr	r3, [pc, #416]	@ (8002128 <HAL_CAN_ConfigFilter+0x1d4>)
 8001f86:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001f8e:	f043 0201 	orr.w	r2, r3, #1
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	4a63      	ldr	r2, [pc, #396]	@ (8002128 <HAL_CAN_ConfigFilter+0x1d4>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d111      	bne.n	8001fc4 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001fa6:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fba:	021b      	lsls	r3, r3, #8
 8001fbc:	431a      	orrs	r2, r3
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	695b      	ldr	r3, [r3, #20]
 8001fc8:	f003 031f 	and.w	r3, r3, #31
 8001fcc:	2201      	movs	r2, #1
 8001fce:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	43db      	mvns	r3, r3
 8001fde:	401a      	ands	r2, r3
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	69db      	ldr	r3, [r3, #28]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d123      	bne.n	8002036 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	43db      	mvns	r3, r3
 8001ff8:	401a      	ands	r2, r3
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800200c:	683a      	ldr	r2, [r7, #0]
 800200e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002010:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	3248      	adds	r2, #72	@ 0x48
 8002016:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800202a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800202c:	6979      	ldr	r1, [r7, #20]
 800202e:	3348      	adds	r3, #72	@ 0x48
 8002030:	00db      	lsls	r3, r3, #3
 8002032:	440b      	add	r3, r1
 8002034:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	69db      	ldr	r3, [r3, #28]
 800203a:	2b01      	cmp	r3, #1
 800203c:	d122      	bne.n	8002084 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	431a      	orrs	r2, r3
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800205a:	683a      	ldr	r2, [r7, #0]
 800205c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800205e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	3248      	adds	r2, #72	@ 0x48
 8002064:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002078:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800207a:	6979      	ldr	r1, [r7, #20]
 800207c:	3348      	adds	r3, #72	@ 0x48
 800207e:	00db      	lsls	r3, r3, #3
 8002080:	440b      	add	r3, r1
 8002082:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	699b      	ldr	r3, [r3, #24]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d109      	bne.n	80020a0 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	43db      	mvns	r3, r3
 8002096:	401a      	ands	r2, r3
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800209e:	e007      	b.n	80020b0 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	431a      	orrs	r2, r3
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	691b      	ldr	r3, [r3, #16]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d109      	bne.n	80020cc <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	43db      	mvns	r3, r3
 80020c2:	401a      	ands	r2, r3
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80020ca:	e007      	b.n	80020dc <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	431a      	orrs	r2, r3
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	6a1b      	ldr	r3, [r3, #32]
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d107      	bne.n	80020f4 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	431a      	orrs	r2, r3
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80020fa:	f023 0201 	bic.w	r2, r3, #1
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002104:	2300      	movs	r3, #0
 8002106:	e006      	b.n	8002116 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800210c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002114:	2301      	movs	r3, #1
  }
}
 8002116:	4618      	mov	r0, r3
 8002118:	371c      	adds	r7, #28
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	40003400 	.word	0x40003400
 8002128:	40006400 	.word	0x40006400

0800212c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b084      	sub	sp, #16
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	f893 3020 	ldrb.w	r3, [r3, #32]
 800213a:	b2db      	uxtb	r3, r3
 800213c:	2b01      	cmp	r3, #1
 800213e:	d12e      	bne.n	800219e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2202      	movs	r2, #2
 8002144:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	681a      	ldr	r2, [r3, #0]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f022 0201 	bic.w	r2, r2, #1
 8002156:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002158:	f7ff fcd6 	bl	8001b08 <HAL_GetTick>
 800215c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800215e:	e012      	b.n	8002186 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002160:	f7ff fcd2 	bl	8001b08 <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	2b0a      	cmp	r3, #10
 800216c:	d90b      	bls.n	8002186 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002172:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2205      	movs	r2, #5
 800217e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e012      	b.n	80021ac <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f003 0301 	and.w	r3, r3, #1
 8002190:	2b00      	cmp	r3, #0
 8002192:	d1e5      	bne.n	8002160 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2200      	movs	r2, #0
 8002198:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800219a:	2300      	movs	r3, #0
 800219c:	e006      	b.n	80021ac <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a2:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
  }
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3710      	adds	r7, #16
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b089      	sub	sp, #36	@ 0x24
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]
 80021c0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021c8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80021d2:	7ffb      	ldrb	r3, [r7, #31]
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	d003      	beq.n	80021e0 <HAL_CAN_AddTxMessage+0x2c>
 80021d8:	7ffb      	ldrb	r3, [r7, #31]
 80021da:	2b02      	cmp	r3, #2
 80021dc:	f040 80ad 	bne.w	800233a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80021e0:	69bb      	ldr	r3, [r7, #24]
 80021e2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d10a      	bne.n	8002200 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80021ea:	69bb      	ldr	r3, [r7, #24]
 80021ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d105      	bne.n	8002200 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80021f4:	69bb      	ldr	r3, [r7, #24]
 80021f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	f000 8095 	beq.w	800232a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002200:	69bb      	ldr	r3, [r7, #24]
 8002202:	0e1b      	lsrs	r3, r3, #24
 8002204:	f003 0303 	and.w	r3, r3, #3
 8002208:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800220a:	2201      	movs	r2, #1
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	409a      	lsls	r2, r3
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d10d      	bne.n	8002238 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002226:	68f9      	ldr	r1, [r7, #12]
 8002228:	6809      	ldr	r1, [r1, #0]
 800222a:	431a      	orrs	r2, r3
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	3318      	adds	r3, #24
 8002230:	011b      	lsls	r3, r3, #4
 8002232:	440b      	add	r3, r1
 8002234:	601a      	str	r2, [r3, #0]
 8002236:	e00f      	b.n	8002258 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002238:	68bb      	ldr	r3, [r7, #8]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002242:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002248:	68f9      	ldr	r1, [r7, #12]
 800224a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800224c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	3318      	adds	r3, #24
 8002252:	011b      	lsls	r3, r3, #4
 8002254:	440b      	add	r3, r1
 8002256:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	6819      	ldr	r1, [r3, #0]
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	691a      	ldr	r2, [r3, #16]
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	3318      	adds	r3, #24
 8002264:	011b      	lsls	r3, r3, #4
 8002266:	440b      	add	r3, r1
 8002268:	3304      	adds	r3, #4
 800226a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	7d1b      	ldrb	r3, [r3, #20]
 8002270:	2b01      	cmp	r3, #1
 8002272:	d111      	bne.n	8002298 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	3318      	adds	r3, #24
 800227c:	011b      	lsls	r3, r3, #4
 800227e:	4413      	add	r3, r2
 8002280:	3304      	adds	r3, #4
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	68fa      	ldr	r2, [r7, #12]
 8002286:	6811      	ldr	r1, [r2, #0]
 8002288:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	3318      	adds	r3, #24
 8002290:	011b      	lsls	r3, r3, #4
 8002292:	440b      	add	r3, r1
 8002294:	3304      	adds	r3, #4
 8002296:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	3307      	adds	r3, #7
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	061a      	lsls	r2, r3, #24
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	3306      	adds	r3, #6
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	041b      	lsls	r3, r3, #16
 80022a8:	431a      	orrs	r2, r3
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	3305      	adds	r3, #5
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	021b      	lsls	r3, r3, #8
 80022b2:	4313      	orrs	r3, r2
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	3204      	adds	r2, #4
 80022b8:	7812      	ldrb	r2, [r2, #0]
 80022ba:	4610      	mov	r0, r2
 80022bc:	68fa      	ldr	r2, [r7, #12]
 80022be:	6811      	ldr	r1, [r2, #0]
 80022c0:	ea43 0200 	orr.w	r2, r3, r0
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	011b      	lsls	r3, r3, #4
 80022c8:	440b      	add	r3, r1
 80022ca:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80022ce:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	3303      	adds	r3, #3
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	061a      	lsls	r2, r3, #24
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	3302      	adds	r3, #2
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	041b      	lsls	r3, r3, #16
 80022e0:	431a      	orrs	r2, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	3301      	adds	r3, #1
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	021b      	lsls	r3, r3, #8
 80022ea:	4313      	orrs	r3, r2
 80022ec:	687a      	ldr	r2, [r7, #4]
 80022ee:	7812      	ldrb	r2, [r2, #0]
 80022f0:	4610      	mov	r0, r2
 80022f2:	68fa      	ldr	r2, [r7, #12]
 80022f4:	6811      	ldr	r1, [r2, #0]
 80022f6:	ea43 0200 	orr.w	r2, r3, r0
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	011b      	lsls	r3, r3, #4
 80022fe:	440b      	add	r3, r1
 8002300:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002304:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	3318      	adds	r3, #24
 800230e:	011b      	lsls	r3, r3, #4
 8002310:	4413      	add	r3, r2
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	68fa      	ldr	r2, [r7, #12]
 8002316:	6811      	ldr	r1, [r2, #0]
 8002318:	f043 0201 	orr.w	r2, r3, #1
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	3318      	adds	r3, #24
 8002320:	011b      	lsls	r3, r3, #4
 8002322:	440b      	add	r3, r1
 8002324:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002326:	2300      	movs	r3, #0
 8002328:	e00e      	b.n	8002348 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800232e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e006      	b.n	8002348 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800233e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
  }
}
 8002348:	4618      	mov	r0, r3
 800234a:	3724      	adds	r7, #36	@ 0x24
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002354:	b480      	push	{r7}
 8002356:	b087      	sub	sp, #28
 8002358:	af00      	add	r7, sp, #0
 800235a:	60f8      	str	r0, [r7, #12]
 800235c:	60b9      	str	r1, [r7, #8]
 800235e:	607a      	str	r2, [r7, #4]
 8002360:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002368:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800236a:	7dfb      	ldrb	r3, [r7, #23]
 800236c:	2b01      	cmp	r3, #1
 800236e:	d003      	beq.n	8002378 <HAL_CAN_GetRxMessage+0x24>
 8002370:	7dfb      	ldrb	r3, [r7, #23]
 8002372:	2b02      	cmp	r3, #2
 8002374:	f040 8103 	bne.w	800257e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d10e      	bne.n	800239c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	f003 0303 	and.w	r3, r3, #3
 8002388:	2b00      	cmp	r3, #0
 800238a:	d116      	bne.n	80023ba <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002390:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e0f7      	b.n	800258c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	691b      	ldr	r3, [r3, #16]
 80023a2:	f003 0303 	and.w	r3, r3, #3
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d107      	bne.n	80023ba <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ae:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e0e8      	b.n	800258c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	331b      	adds	r3, #27
 80023c2:	011b      	lsls	r3, r3, #4
 80023c4:	4413      	add	r3, r2
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 0204 	and.w	r2, r3, #4
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d10c      	bne.n	80023f2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	331b      	adds	r3, #27
 80023e0:	011b      	lsls	r3, r3, #4
 80023e2:	4413      	add	r3, r2
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	0d5b      	lsrs	r3, r3, #21
 80023e8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	601a      	str	r2, [r3, #0]
 80023f0:	e00b      	b.n	800240a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	331b      	adds	r3, #27
 80023fa:	011b      	lsls	r3, r3, #4
 80023fc:	4413      	add	r3, r2
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	08db      	lsrs	r3, r3, #3
 8002402:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	331b      	adds	r3, #27
 8002412:	011b      	lsls	r3, r3, #4
 8002414:	4413      	add	r3, r2
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f003 0202 	and.w	r2, r3, #2
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	331b      	adds	r3, #27
 8002428:	011b      	lsls	r3, r3, #4
 800242a:	4413      	add	r3, r2
 800242c:	3304      	adds	r3, #4
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 0308 	and.w	r3, r3, #8
 8002434:	2b00      	cmp	r3, #0
 8002436:	d003      	beq.n	8002440 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2208      	movs	r2, #8
 800243c:	611a      	str	r2, [r3, #16]
 800243e:	e00b      	b.n	8002458 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	331b      	adds	r3, #27
 8002448:	011b      	lsls	r3, r3, #4
 800244a:	4413      	add	r3, r2
 800244c:	3304      	adds	r3, #4
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 020f 	and.w	r2, r3, #15
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	331b      	adds	r3, #27
 8002460:	011b      	lsls	r3, r3, #4
 8002462:	4413      	add	r3, r2
 8002464:	3304      	adds	r3, #4
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	0a1b      	lsrs	r3, r3, #8
 800246a:	b2da      	uxtb	r2, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	331b      	adds	r3, #27
 8002478:	011b      	lsls	r3, r3, #4
 800247a:	4413      	add	r3, r2
 800247c:	3304      	adds	r3, #4
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	0c1b      	lsrs	r3, r3, #16
 8002482:	b29a      	uxth	r2, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	011b      	lsls	r3, r3, #4
 8002490:	4413      	add	r3, r2
 8002492:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	b2da      	uxtb	r2, r3
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	011b      	lsls	r3, r3, #4
 80024a6:	4413      	add	r3, r2
 80024a8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	0a1a      	lsrs	r2, r3, #8
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	3301      	adds	r3, #1
 80024b4:	b2d2      	uxtb	r2, r2
 80024b6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	011b      	lsls	r3, r3, #4
 80024c0:	4413      	add	r3, r2
 80024c2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	0c1a      	lsrs	r2, r3, #16
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	3302      	adds	r3, #2
 80024ce:	b2d2      	uxtb	r2, r2
 80024d0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	011b      	lsls	r3, r3, #4
 80024da:	4413      	add	r3, r2
 80024dc:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	0e1a      	lsrs	r2, r3, #24
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	3303      	adds	r3, #3
 80024e8:	b2d2      	uxtb	r2, r2
 80024ea:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	011b      	lsls	r3, r3, #4
 80024f4:	4413      	add	r3, r2
 80024f6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	3304      	adds	r3, #4
 8002500:	b2d2      	uxtb	r2, r2
 8002502:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	011b      	lsls	r3, r3, #4
 800250c:	4413      	add	r3, r2
 800250e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	0a1a      	lsrs	r2, r3, #8
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	3305      	adds	r3, #5
 800251a:	b2d2      	uxtb	r2, r2
 800251c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	011b      	lsls	r3, r3, #4
 8002526:	4413      	add	r3, r2
 8002528:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	0c1a      	lsrs	r2, r3, #16
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	3306      	adds	r3, #6
 8002534:	b2d2      	uxtb	r2, r2
 8002536:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	011b      	lsls	r3, r3, #4
 8002540:	4413      	add	r3, r2
 8002542:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	0e1a      	lsrs	r2, r3, #24
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	3307      	adds	r3, #7
 800254e:	b2d2      	uxtb	r2, r2
 8002550:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d108      	bne.n	800256a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	68da      	ldr	r2, [r3, #12]
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f042 0220 	orr.w	r2, r2, #32
 8002566:	60da      	str	r2, [r3, #12]
 8002568:	e007      	b.n	800257a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	691a      	ldr	r2, [r3, #16]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f042 0220 	orr.w	r2, r2, #32
 8002578:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800257a:	2300      	movs	r3, #0
 800257c:	e006      	b.n	800258c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002582:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
  }
}
 800258c:	4618      	mov	r0, r3
 800258e:	371c      	adds	r7, #28
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002598:	b480      	push	{r7}
 800259a:	b085      	sub	sp, #20
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025a8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80025aa:	7bfb      	ldrb	r3, [r7, #15]
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d002      	beq.n	80025b6 <HAL_CAN_ActivateNotification+0x1e>
 80025b0:	7bfb      	ldrb	r3, [r7, #15]
 80025b2:	2b02      	cmp	r3, #2
 80025b4:	d109      	bne.n	80025ca <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	6959      	ldr	r1, [r3, #20]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	683a      	ldr	r2, [r7, #0]
 80025c2:	430a      	orrs	r2, r1
 80025c4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80025c6:	2300      	movs	r3, #0
 80025c8:	e006      	b.n	80025d8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ce:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
  }
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3714      	adds	r7, #20
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr

080025e4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b08a      	sub	sp, #40	@ 0x28
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80025ec:	2300      	movs	r3, #0
 80025ee:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	695b      	ldr	r3, [r3, #20]
 80025f6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	68db      	ldr	r3, [r3, #12]
 800260e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	691b      	ldr	r3, [r3, #16]
 8002616:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002620:	6a3b      	ldr	r3, [r7, #32]
 8002622:	f003 0301 	and.w	r3, r3, #1
 8002626:	2b00      	cmp	r3, #0
 8002628:	f000 8083 	beq.w	8002732 <HAL_CAN_IRQHandler+0x14e>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800262c:	69bb      	ldr	r3, [r7, #24]
 800262e:	f003 0301 	and.w	r3, r3, #1
 8002632:	2b00      	cmp	r3, #0
 8002634:	d025      	beq.n	8002682 <HAL_CAN_IRQHandler+0x9e>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	2201      	movs	r2, #1
 800263c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800263e:	69bb      	ldr	r3, [r7, #24]
 8002640:	f003 0302 	and.w	r3, r3, #2
 8002644:	2b00      	cmp	r3, #0
 8002646:	d004      	beq.n	8002652 <HAL_CAN_IRQHandler+0x6e>
      {
        /* Transmission Mailbox 0 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800264c:	6878      	ldr	r0, [r7, #4]
 800264e:	4798      	blx	r3
 8002650:	e017      	b.n	8002682 <HAL_CAN_IRQHandler+0x9e>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002652:	69bb      	ldr	r3, [r7, #24]
 8002654:	f003 0304 	and.w	r3, r3, #4
 8002658:	2b00      	cmp	r3, #0
 800265a:	d004      	beq.n	8002666 <HAL_CAN_IRQHandler+0x82>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800265c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800265e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002662:	627b      	str	r3, [r7, #36]	@ 0x24
 8002664:	e00d      	b.n	8002682 <HAL_CAN_IRQHandler+0x9e>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002666:	69bb      	ldr	r3, [r7, #24]
 8002668:	f003 0308 	and.w	r3, r3, #8
 800266c:	2b00      	cmp	r3, #0
 800266e:	d004      	beq.n	800267a <HAL_CAN_IRQHandler+0x96>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002672:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002676:	627b      	str	r3, [r7, #36]	@ 0x24
 8002678:	e003      	b.n	8002682 <HAL_CAN_IRQHandler+0x9e>
        else
        {
          /* Transmission Mailbox 0 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	4798      	blx	r3
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002688:	2b00      	cmp	r3, #0
 800268a:	d026      	beq.n	80026da <HAL_CAN_IRQHandler+0xf6>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002694:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002696:	69bb      	ldr	r3, [r7, #24]
 8002698:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800269c:	2b00      	cmp	r3, #0
 800269e:	d004      	beq.n	80026aa <HAL_CAN_IRQHandler+0xc6>
      {
        /* Transmission Mailbox 1 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	4798      	blx	r3
 80026a8:	e017      	b.n	80026da <HAL_CAN_IRQHandler+0xf6>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80026aa:	69bb      	ldr	r3, [r7, #24]
 80026ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d004      	beq.n	80026be <HAL_CAN_IRQHandler+0xda>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80026b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80026ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80026bc:	e00d      	b.n	80026da <HAL_CAN_IRQHandler+0xf6>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80026be:	69bb      	ldr	r3, [r7, #24]
 80026c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d004      	beq.n	80026d2 <HAL_CAN_IRQHandler+0xee>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80026c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80026d0:	e003      	b.n	80026da <HAL_CAN_IRQHandler+0xf6>
        else
        {
          /* Transmission Mailbox 1 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	4798      	blx	r3
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80026da:	69bb      	ldr	r3, [r7, #24]
 80026dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d026      	beq.n	8002732 <HAL_CAN_IRQHandler+0x14e>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80026ec:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80026ee:	69bb      	ldr	r3, [r7, #24]
 80026f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d004      	beq.n	8002702 <HAL_CAN_IRQHandler+0x11e>
      {
        /* Transmission Mailbox 2 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	4798      	blx	r3
 8002700:	e017      	b.n	8002732 <HAL_CAN_IRQHandler+0x14e>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002708:	2b00      	cmp	r3, #0
 800270a:	d004      	beq.n	8002716 <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800270c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800270e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002712:	627b      	str	r3, [r7, #36]	@ 0x24
 8002714:	e00d      	b.n	8002732 <HAL_CAN_IRQHandler+0x14e>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002716:	69bb      	ldr	r3, [r7, #24]
 8002718:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800271c:	2b00      	cmp	r3, #0
 800271e:	d004      	beq.n	800272a <HAL_CAN_IRQHandler+0x146>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002722:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002726:	627b      	str	r3, [r7, #36]	@ 0x24
 8002728:	e003      	b.n	8002732 <HAL_CAN_IRQHandler+0x14e>
        else
        {
          /* Transmission Mailbox 2 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	4798      	blx	r3
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002732:	6a3b      	ldr	r3, [r7, #32]
 8002734:	f003 0308 	and.w	r3, r3, #8
 8002738:	2b00      	cmp	r3, #0
 800273a:	d00c      	beq.n	8002756 <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	f003 0310 	and.w	r3, r3, #16
 8002742:	2b00      	cmp	r3, #0
 8002744:	d007      	beq.n	8002756 <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002748:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800274c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	2210      	movs	r2, #16
 8002754:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002756:	6a3b      	ldr	r3, [r7, #32]
 8002758:	f003 0304 	and.w	r3, r3, #4
 800275c:	2b00      	cmp	r3, #0
 800275e:	d00c      	beq.n	800277a <HAL_CAN_IRQHandler+0x196>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	f003 0308 	and.w	r3, r3, #8
 8002766:	2b00      	cmp	r3, #0
 8002768:	d007      	beq.n	800277a <HAL_CAN_IRQHandler+0x196>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2208      	movs	r2, #8
 8002770:	60da      	str	r2, [r3, #12]

      /* Receive FIFO 0 full Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800277a:	6a3b      	ldr	r3, [r7, #32]
 800277c:	f003 0302 	and.w	r3, r3, #2
 8002780:	2b00      	cmp	r3, #0
 8002782:	d00a      	beq.n	800279a <HAL_CAN_IRQHandler+0x1b6>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	68db      	ldr	r3, [r3, #12]
 800278a:	f003 0303 	and.w	r3, r3, #3
 800278e:	2b00      	cmp	r3, #0
 8002790:	d003      	beq.n	800279a <HAL_CAN_IRQHandler+0x1b6>
    {
      /* Receive FIFO 0 message pending Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800279a:	6a3b      	ldr	r3, [r7, #32]
 800279c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d00c      	beq.n	80027be <HAL_CAN_IRQHandler+0x1da>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	f003 0310 	and.w	r3, r3, #16
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d007      	beq.n	80027be <HAL_CAN_IRQHandler+0x1da>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80027ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80027b4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2210      	movs	r2, #16
 80027bc:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80027be:	6a3b      	ldr	r3, [r7, #32]
 80027c0:	f003 0320 	and.w	r3, r3, #32
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d00c      	beq.n	80027e2 <HAL_CAN_IRQHandler+0x1fe>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	f003 0308 	and.w	r3, r3, #8
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d007      	beq.n	80027e2 <HAL_CAN_IRQHandler+0x1fe>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	2208      	movs	r2, #8
 80027d8:	611a      	str	r2, [r3, #16]

      /* Receive FIFO 1 full Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80027e2:	6a3b      	ldr	r3, [r7, #32]
 80027e4:	f003 0310 	and.w	r3, r3, #16
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d00a      	beq.n	8002802 <HAL_CAN_IRQHandler+0x21e>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	691b      	ldr	r3, [r3, #16]
 80027f2:	f003 0303 	and.w	r3, r3, #3
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d003      	beq.n	8002802 <HAL_CAN_IRQHandler+0x21e>
    {
      /* Receive FIFO 1 message pending Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002802:	6a3b      	ldr	r3, [r7, #32]
 8002804:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002808:	2b00      	cmp	r3, #0
 800280a:	d00c      	beq.n	8002826 <HAL_CAN_IRQHandler+0x242>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	f003 0310 	and.w	r3, r3, #16
 8002812:	2b00      	cmp	r3, #0
 8002814:	d007      	beq.n	8002826 <HAL_CAN_IRQHandler+0x242>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	2210      	movs	r2, #16
 800281c:	605a      	str	r2, [r3, #4]

      /* Sleep Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002822:	6878      	ldr	r0, [r7, #4]
 8002824:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002826:	6a3b      	ldr	r3, [r7, #32]
 8002828:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800282c:	2b00      	cmp	r3, #0
 800282e:	d00c      	beq.n	800284a <HAL_CAN_IRQHandler+0x266>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002830:	69fb      	ldr	r3, [r7, #28]
 8002832:	f003 0308 	and.w	r3, r3, #8
 8002836:	2b00      	cmp	r3, #0
 8002838:	d007      	beq.n	800284a <HAL_CAN_IRQHandler+0x266>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	2208      	movs	r2, #8
 8002840:	605a      	str	r2, [r3, #4]

      /* WakeUp Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800284a:	6a3b      	ldr	r3, [r7, #32]
 800284c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002850:	2b00      	cmp	r3, #0
 8002852:	d07b      	beq.n	800294c <HAL_CAN_IRQHandler+0x368>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	f003 0304 	and.w	r3, r3, #4
 800285a:	2b00      	cmp	r3, #0
 800285c:	d072      	beq.n	8002944 <HAL_CAN_IRQHandler+0x360>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800285e:	6a3b      	ldr	r3, [r7, #32]
 8002860:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002864:	2b00      	cmp	r3, #0
 8002866:	d008      	beq.n	800287a <HAL_CAN_IRQHandler+0x296>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800286e:	2b00      	cmp	r3, #0
 8002870:	d003      	beq.n	800287a <HAL_CAN_IRQHandler+0x296>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002874:	f043 0301 	orr.w	r3, r3, #1
 8002878:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800287a:	6a3b      	ldr	r3, [r7, #32]
 800287c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002880:	2b00      	cmp	r3, #0
 8002882:	d008      	beq.n	8002896 <HAL_CAN_IRQHandler+0x2b2>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800288a:	2b00      	cmp	r3, #0
 800288c:	d003      	beq.n	8002896 <HAL_CAN_IRQHandler+0x2b2>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800288e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002890:	f043 0302 	orr.w	r3, r3, #2
 8002894:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002896:	6a3b      	ldr	r3, [r7, #32]
 8002898:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800289c:	2b00      	cmp	r3, #0
 800289e:	d008      	beq.n	80028b2 <HAL_CAN_IRQHandler+0x2ce>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d003      	beq.n	80028b2 <HAL_CAN_IRQHandler+0x2ce>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80028aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ac:	f043 0304 	orr.w	r3, r3, #4
 80028b0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80028b2:	6a3b      	ldr	r3, [r7, #32]
 80028b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d043      	beq.n	8002944 <HAL_CAN_IRQHandler+0x360>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d03e      	beq.n	8002944 <HAL_CAN_IRQHandler+0x360>
      {
        switch (esrflags & CAN_ESR_LEC)
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80028cc:	2b60      	cmp	r3, #96	@ 0x60
 80028ce:	d02b      	beq.n	8002928 <HAL_CAN_IRQHandler+0x344>
 80028d0:	2b60      	cmp	r3, #96	@ 0x60
 80028d2:	d82e      	bhi.n	8002932 <HAL_CAN_IRQHandler+0x34e>
 80028d4:	2b50      	cmp	r3, #80	@ 0x50
 80028d6:	d022      	beq.n	800291e <HAL_CAN_IRQHandler+0x33a>
 80028d8:	2b50      	cmp	r3, #80	@ 0x50
 80028da:	d82a      	bhi.n	8002932 <HAL_CAN_IRQHandler+0x34e>
 80028dc:	2b40      	cmp	r3, #64	@ 0x40
 80028de:	d019      	beq.n	8002914 <HAL_CAN_IRQHandler+0x330>
 80028e0:	2b40      	cmp	r3, #64	@ 0x40
 80028e2:	d826      	bhi.n	8002932 <HAL_CAN_IRQHandler+0x34e>
 80028e4:	2b30      	cmp	r3, #48	@ 0x30
 80028e6:	d010      	beq.n	800290a <HAL_CAN_IRQHandler+0x326>
 80028e8:	2b30      	cmp	r3, #48	@ 0x30
 80028ea:	d822      	bhi.n	8002932 <HAL_CAN_IRQHandler+0x34e>
 80028ec:	2b10      	cmp	r3, #16
 80028ee:	d002      	beq.n	80028f6 <HAL_CAN_IRQHandler+0x312>
 80028f0:	2b20      	cmp	r3, #32
 80028f2:	d005      	beq.n	8002900 <HAL_CAN_IRQHandler+0x31c>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80028f4:	e01d      	b.n	8002932 <HAL_CAN_IRQHandler+0x34e>
            errorcode |= HAL_CAN_ERROR_STF;
 80028f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f8:	f043 0308 	orr.w	r3, r3, #8
 80028fc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80028fe:	e019      	b.n	8002934 <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002902:	f043 0310 	orr.w	r3, r3, #16
 8002906:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002908:	e014      	b.n	8002934 <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_ACK;
 800290a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800290c:	f043 0320 	orr.w	r3, r3, #32
 8002910:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002912:	e00f      	b.n	8002934 <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_BR;
 8002914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002916:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800291a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800291c:	e00a      	b.n	8002934 <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_BD;
 800291e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002920:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002924:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002926:	e005      	b.n	8002934 <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800292a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800292e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002930:	e000      	b.n	8002934 <HAL_CAN_IRQHandler+0x350>
            break;
 8002932:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	699a      	ldr	r2, [r3, #24]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002942:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2204      	movs	r2, #4
 800294a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800294c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800294e:	2b00      	cmp	r3, #0
 8002950:	d009      	beq.n	8002966 <HAL_CAN_IRQHandler+0x382>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002958:	431a      	orrs	r2, r3
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call Error callback function */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	4798      	blx	r3
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002966:	bf00      	nop
 8002968:	3728      	adds	r7, #40	@ 0x28
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}

0800296e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800296e:	b480      	push	{r7}
 8002970:	b083      	sub	sp, #12
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002976:	bf00      	nop
 8002978:	370c      	adds	r7, #12
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr

08002982 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002982:	b480      	push	{r7}
 8002984:	b083      	sub	sp, #12
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800298a:	bf00      	nop
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr

08002996 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002996:	b480      	push	{r7}
 8002998:	b083      	sub	sp, #12
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800299e:	bf00      	nop
 80029a0:	370c      	adds	r7, #12
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr

080029aa <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80029aa:	b480      	push	{r7}
 80029ac:	b083      	sub	sp, #12
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80029b2:	bf00      	nop
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr

080029be <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80029be:	b480      	push	{r7}
 80029c0:	b083      	sub	sp, #12
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80029c6:	bf00      	nop
 80029c8:	370c      	adds	r7, #12
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr

080029d2 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80029d2:	b480      	push	{r7}
 80029d4:	b083      	sub	sp, #12
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80029da:	bf00      	nop
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr

080029e6 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80029e6:	b480      	push	{r7}
 80029e8:	b083      	sub	sp, #12
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 80029ee:	bf00      	nop
 80029f0:	370c      	adds	r7, #12
 80029f2:	46bd      	mov	sp, r7
 80029f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f8:	4770      	bx	lr

080029fa <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80029fa:	b480      	push	{r7}
 80029fc:	b083      	sub	sp, #12
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002a02:	bf00      	nop
 8002a04:	370c      	adds	r7, #12
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr

08002a0e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002a0e:	b480      	push	{r7}
 8002a10:	b083      	sub	sp, #12
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002a16:	bf00      	nop
 8002a18:	370c      	adds	r7, #12
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr

08002a22 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002a22:	b480      	push	{r7}
 8002a24:	b083      	sub	sp, #12
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002a2a:	bf00      	nop
 8002a2c:	370c      	adds	r7, #12
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr

08002a36 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002a36:	b480      	push	{r7}
 8002a38:	b083      	sub	sp, #12
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002a3e:	bf00      	nop
 8002a40:	370c      	adds	r7, #12
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr

08002a4a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002a4a:	b480      	push	{r7}
 8002a4c:	b083      	sub	sp, #12
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002a52:	bf00      	nop
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr

08002a5e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002a5e:	b480      	push	{r7}
 8002a60:	b083      	sub	sp, #12
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002a66:	bf00      	nop
 8002a68:	370c      	adds	r7, #12
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
	...

08002a74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b085      	sub	sp, #20
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f003 0307 	and.w	r3, r3, #7
 8002a82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a84:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab4 <__NVIC_SetPriorityGrouping+0x40>)
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a8a:	68ba      	ldr	r2, [r7, #8]
 8002a8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a90:	4013      	ands	r3, r2
 8002a92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002a9c:	4b06      	ldr	r3, [pc, #24]	@ (8002ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002aa2:	4a04      	ldr	r2, [pc, #16]	@ (8002ab4 <__NVIC_SetPriorityGrouping+0x40>)
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	60d3      	str	r3, [r2, #12]
}
 8002aa8:	bf00      	nop
 8002aaa:	3714      	adds	r7, #20
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr
 8002ab4:	e000ed00 	.word	0xe000ed00
 8002ab8:	05fa0000 	.word	0x05fa0000

08002abc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002abc:	b480      	push	{r7}
 8002abe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ac0:	4b04      	ldr	r3, [pc, #16]	@ (8002ad4 <__NVIC_GetPriorityGrouping+0x18>)
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	0a1b      	lsrs	r3, r3, #8
 8002ac6:	f003 0307 	and.w	r3, r3, #7
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr
 8002ad4:	e000ed00 	.word	0xe000ed00

08002ad8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	4603      	mov	r3, r0
 8002ae0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	db0b      	blt.n	8002b02 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002aea:	79fb      	ldrb	r3, [r7, #7]
 8002aec:	f003 021f 	and.w	r2, r3, #31
 8002af0:	4907      	ldr	r1, [pc, #28]	@ (8002b10 <__NVIC_EnableIRQ+0x38>)
 8002af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af6:	095b      	lsrs	r3, r3, #5
 8002af8:	2001      	movs	r0, #1
 8002afa:	fa00 f202 	lsl.w	r2, r0, r2
 8002afe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b02:	bf00      	nop
 8002b04:	370c      	adds	r7, #12
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	e000e100 	.word	0xe000e100

08002b14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	6039      	str	r1, [r7, #0]
 8002b1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	db0a      	blt.n	8002b3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	b2da      	uxtb	r2, r3
 8002b2c:	490c      	ldr	r1, [pc, #48]	@ (8002b60 <__NVIC_SetPriority+0x4c>)
 8002b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b32:	0112      	lsls	r2, r2, #4
 8002b34:	b2d2      	uxtb	r2, r2
 8002b36:	440b      	add	r3, r1
 8002b38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b3c:	e00a      	b.n	8002b54 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	b2da      	uxtb	r2, r3
 8002b42:	4908      	ldr	r1, [pc, #32]	@ (8002b64 <__NVIC_SetPriority+0x50>)
 8002b44:	79fb      	ldrb	r3, [r7, #7]
 8002b46:	f003 030f 	and.w	r3, r3, #15
 8002b4a:	3b04      	subs	r3, #4
 8002b4c:	0112      	lsls	r2, r2, #4
 8002b4e:	b2d2      	uxtb	r2, r2
 8002b50:	440b      	add	r3, r1
 8002b52:	761a      	strb	r2, [r3, #24]
}
 8002b54:	bf00      	nop
 8002b56:	370c      	adds	r7, #12
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr
 8002b60:	e000e100 	.word	0xe000e100
 8002b64:	e000ed00 	.word	0xe000ed00

08002b68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b089      	sub	sp, #36	@ 0x24
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	f003 0307 	and.w	r3, r3, #7
 8002b7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	f1c3 0307 	rsb	r3, r3, #7
 8002b82:	2b04      	cmp	r3, #4
 8002b84:	bf28      	it	cs
 8002b86:	2304      	movcs	r3, #4
 8002b88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	3304      	adds	r3, #4
 8002b8e:	2b06      	cmp	r3, #6
 8002b90:	d902      	bls.n	8002b98 <NVIC_EncodePriority+0x30>
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	3b03      	subs	r3, #3
 8002b96:	e000      	b.n	8002b9a <NVIC_EncodePriority+0x32>
 8002b98:	2300      	movs	r3, #0
 8002b9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b9c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002ba0:	69bb      	ldr	r3, [r7, #24]
 8002ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba6:	43da      	mvns	r2, r3
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	401a      	ands	r2, r3
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bb0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bba:	43d9      	mvns	r1, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bc0:	4313      	orrs	r3, r2
         );
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3724      	adds	r7, #36	@ 0x24
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
	...

08002bd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	3b01      	subs	r3, #1
 8002bdc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002be0:	d301      	bcc.n	8002be6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002be2:	2301      	movs	r3, #1
 8002be4:	e00f      	b.n	8002c06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002be6:	4a0a      	ldr	r2, [pc, #40]	@ (8002c10 <SysTick_Config+0x40>)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	3b01      	subs	r3, #1
 8002bec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bee:	210f      	movs	r1, #15
 8002bf0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002bf4:	f7ff ff8e 	bl	8002b14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bf8:	4b05      	ldr	r3, [pc, #20]	@ (8002c10 <SysTick_Config+0x40>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bfe:	4b04      	ldr	r3, [pc, #16]	@ (8002c10 <SysTick_Config+0x40>)
 8002c00:	2207      	movs	r2, #7
 8002c02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c04:	2300      	movs	r3, #0
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3708      	adds	r7, #8
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	e000e010 	.word	0xe000e010

08002c14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b082      	sub	sp, #8
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f7ff ff29 	bl	8002a74 <__NVIC_SetPriorityGrouping>
}
 8002c22:	bf00      	nop
 8002c24:	3708      	adds	r7, #8
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}

08002c2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c2a:	b580      	push	{r7, lr}
 8002c2c:	b086      	sub	sp, #24
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	4603      	mov	r3, r0
 8002c32:	60b9      	str	r1, [r7, #8]
 8002c34:	607a      	str	r2, [r7, #4]
 8002c36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c3c:	f7ff ff3e 	bl	8002abc <__NVIC_GetPriorityGrouping>
 8002c40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	68b9      	ldr	r1, [r7, #8]
 8002c46:	6978      	ldr	r0, [r7, #20]
 8002c48:	f7ff ff8e 	bl	8002b68 <NVIC_EncodePriority>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c52:	4611      	mov	r1, r2
 8002c54:	4618      	mov	r0, r3
 8002c56:	f7ff ff5d 	bl	8002b14 <__NVIC_SetPriority>
}
 8002c5a:	bf00      	nop
 8002c5c:	3718      	adds	r7, #24
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}

08002c62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c62:	b580      	push	{r7, lr}
 8002c64:	b082      	sub	sp, #8
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	4603      	mov	r3, r0
 8002c6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7ff ff31 	bl	8002ad8 <__NVIC_EnableIRQ>
}
 8002c76:	bf00      	nop
 8002c78:	3708      	adds	r7, #8
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}

08002c7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c7e:	b580      	push	{r7, lr}
 8002c80:	b082      	sub	sp, #8
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f7ff ffa2 	bl	8002bd0 <SysTick_Config>
 8002c8c:	4603      	mov	r3, r0
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3708      	adds	r7, #8
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
	...

08002c98 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002c9c:	f3bf 8f5f 	dmb	sy
}
 8002ca0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002ca2:	4b07      	ldr	r3, [pc, #28]	@ (8002cc0 <HAL_MPU_Disable+0x28>)
 8002ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca6:	4a06      	ldr	r2, [pc, #24]	@ (8002cc0 <HAL_MPU_Disable+0x28>)
 8002ca8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002cac:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002cae:	4b05      	ldr	r3, [pc, #20]	@ (8002cc4 <HAL_MPU_Disable+0x2c>)
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	605a      	str	r2, [r3, #4]
}
 8002cb4:	bf00      	nop
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
 8002cbe:	bf00      	nop
 8002cc0:	e000ed00 	.word	0xe000ed00
 8002cc4:	e000ed90 	.word	0xe000ed90

08002cc8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002cd0:	4a0b      	ldr	r2, [pc, #44]	@ (8002d00 <HAL_MPU_Enable+0x38>)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	f043 0301 	orr.w	r3, r3, #1
 8002cd8:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002cda:	4b0a      	ldr	r3, [pc, #40]	@ (8002d04 <HAL_MPU_Enable+0x3c>)
 8002cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cde:	4a09      	ldr	r2, [pc, #36]	@ (8002d04 <HAL_MPU_Enable+0x3c>)
 8002ce0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ce4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002ce6:	f3bf 8f4f 	dsb	sy
}
 8002cea:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002cec:	f3bf 8f6f 	isb	sy
}
 8002cf0:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002cf2:	bf00      	nop
 8002cf4:	370c      	adds	r7, #12
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	e000ed90 	.word	0xe000ed90
 8002d04:	e000ed00 	.word	0xe000ed00

08002d08 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	785a      	ldrb	r2, [r3, #1]
 8002d14:	4b1b      	ldr	r3, [pc, #108]	@ (8002d84 <HAL_MPU_ConfigRegion+0x7c>)
 8002d16:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002d18:	4b1a      	ldr	r3, [pc, #104]	@ (8002d84 <HAL_MPU_ConfigRegion+0x7c>)
 8002d1a:	691b      	ldr	r3, [r3, #16]
 8002d1c:	4a19      	ldr	r2, [pc, #100]	@ (8002d84 <HAL_MPU_ConfigRegion+0x7c>)
 8002d1e:	f023 0301 	bic.w	r3, r3, #1
 8002d22:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002d24:	4a17      	ldr	r2, [pc, #92]	@ (8002d84 <HAL_MPU_ConfigRegion+0x7c>)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	7b1b      	ldrb	r3, [r3, #12]
 8002d30:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	7adb      	ldrb	r3, [r3, #11]
 8002d36:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002d38:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	7a9b      	ldrb	r3, [r3, #10]
 8002d3e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002d40:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	7b5b      	ldrb	r3, [r3, #13]
 8002d46:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002d48:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	7b9b      	ldrb	r3, [r3, #14]
 8002d4e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002d50:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	7bdb      	ldrb	r3, [r3, #15]
 8002d56:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002d58:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	7a5b      	ldrb	r3, [r3, #9]
 8002d5e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002d60:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	7a1b      	ldrb	r3, [r3, #8]
 8002d66:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002d68:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	7812      	ldrb	r2, [r2, #0]
 8002d6e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002d70:	4a04      	ldr	r2, [pc, #16]	@ (8002d84 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002d72:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002d74:	6113      	str	r3, [r2, #16]
}
 8002d76:	bf00      	nop
 8002d78:	370c      	adds	r7, #12
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr
 8002d82:	bf00      	nop
 8002d84:	e000ed90 	.word	0xe000ed90

08002d88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b089      	sub	sp, #36	@ 0x24
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002d92:	2300      	movs	r3, #0
 8002d94:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002d96:	2300      	movs	r3, #0
 8002d98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002da2:	2300      	movs	r3, #0
 8002da4:	61fb      	str	r3, [r7, #28]
 8002da6:	e175      	b.n	8003094 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002da8:	2201      	movs	r2, #1
 8002daa:	69fb      	ldr	r3, [r7, #28]
 8002dac:	fa02 f303 	lsl.w	r3, r2, r3
 8002db0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	697a      	ldr	r2, [r7, #20]
 8002db8:	4013      	ands	r3, r2
 8002dba:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002dbc:	693a      	ldr	r2, [r7, #16]
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	f040 8164 	bne.w	800308e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	f003 0303 	and.w	r3, r3, #3
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d005      	beq.n	8002dde <HAL_GPIO_Init+0x56>
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	f003 0303 	and.w	r3, r3, #3
 8002dda:	2b02      	cmp	r3, #2
 8002ddc:	d130      	bne.n	8002e40 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002de4:	69fb      	ldr	r3, [r7, #28]
 8002de6:	005b      	lsls	r3, r3, #1
 8002de8:	2203      	movs	r2, #3
 8002dea:	fa02 f303 	lsl.w	r3, r2, r3
 8002dee:	43db      	mvns	r3, r3
 8002df0:	69ba      	ldr	r2, [r7, #24]
 8002df2:	4013      	ands	r3, r2
 8002df4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	68da      	ldr	r2, [r3, #12]
 8002dfa:	69fb      	ldr	r3, [r7, #28]
 8002dfc:	005b      	lsls	r3, r3, #1
 8002dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002e02:	69ba      	ldr	r2, [r7, #24]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	69ba      	ldr	r2, [r7, #24]
 8002e0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e14:	2201      	movs	r2, #1
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1c:	43db      	mvns	r3, r3
 8002e1e:	69ba      	ldr	r2, [r7, #24]
 8002e20:	4013      	ands	r3, r2
 8002e22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	091b      	lsrs	r3, r3, #4
 8002e2a:	f003 0201 	and.w	r2, r3, #1
 8002e2e:	69fb      	ldr	r3, [r7, #28]
 8002e30:	fa02 f303 	lsl.w	r3, r2, r3
 8002e34:	69ba      	ldr	r2, [r7, #24]
 8002e36:	4313      	orrs	r3, r2
 8002e38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	69ba      	ldr	r2, [r7, #24]
 8002e3e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f003 0303 	and.w	r3, r3, #3
 8002e48:	2b03      	cmp	r3, #3
 8002e4a:	d017      	beq.n	8002e7c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	2203      	movs	r2, #3
 8002e58:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5c:	43db      	mvns	r3, r3
 8002e5e:	69ba      	ldr	r2, [r7, #24]
 8002e60:	4013      	ands	r3, r2
 8002e62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	689a      	ldr	r2, [r3, #8]
 8002e68:	69fb      	ldr	r3, [r7, #28]
 8002e6a:	005b      	lsls	r3, r3, #1
 8002e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e70:	69ba      	ldr	r2, [r7, #24]
 8002e72:	4313      	orrs	r3, r2
 8002e74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	69ba      	ldr	r2, [r7, #24]
 8002e7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f003 0303 	and.w	r3, r3, #3
 8002e84:	2b02      	cmp	r3, #2
 8002e86:	d123      	bne.n	8002ed0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002e88:	69fb      	ldr	r3, [r7, #28]
 8002e8a:	08da      	lsrs	r2, r3, #3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	3208      	adds	r2, #8
 8002e90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002e96:	69fb      	ldr	r3, [r7, #28]
 8002e98:	f003 0307 	and.w	r3, r3, #7
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	220f      	movs	r2, #15
 8002ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea4:	43db      	mvns	r3, r3
 8002ea6:	69ba      	ldr	r2, [r7, #24]
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	691a      	ldr	r2, [r3, #16]
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	f003 0307 	and.w	r3, r3, #7
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebc:	69ba      	ldr	r2, [r7, #24]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	08da      	lsrs	r2, r3, #3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	3208      	adds	r2, #8
 8002eca:	69b9      	ldr	r1, [r7, #24]
 8002ecc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	005b      	lsls	r3, r3, #1
 8002eda:	2203      	movs	r2, #3
 8002edc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee0:	43db      	mvns	r3, r3
 8002ee2:	69ba      	ldr	r2, [r7, #24]
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f003 0203 	and.w	r2, r3, #3
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	005b      	lsls	r3, r3, #1
 8002ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef8:	69ba      	ldr	r2, [r7, #24]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	69ba      	ldr	r2, [r7, #24]
 8002f02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	f000 80be 	beq.w	800308e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f12:	4b66      	ldr	r3, [pc, #408]	@ (80030ac <HAL_GPIO_Init+0x324>)
 8002f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f16:	4a65      	ldr	r2, [pc, #404]	@ (80030ac <HAL_GPIO_Init+0x324>)
 8002f18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f1e:	4b63      	ldr	r3, [pc, #396]	@ (80030ac <HAL_GPIO_Init+0x324>)
 8002f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f26:	60fb      	str	r3, [r7, #12]
 8002f28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002f2a:	4a61      	ldr	r2, [pc, #388]	@ (80030b0 <HAL_GPIO_Init+0x328>)
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	089b      	lsrs	r3, r3, #2
 8002f30:	3302      	adds	r3, #2
 8002f32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f36:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	f003 0303 	and.w	r3, r3, #3
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	220f      	movs	r2, #15
 8002f42:	fa02 f303 	lsl.w	r3, r2, r3
 8002f46:	43db      	mvns	r3, r3
 8002f48:	69ba      	ldr	r2, [r7, #24]
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4a58      	ldr	r2, [pc, #352]	@ (80030b4 <HAL_GPIO_Init+0x32c>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d037      	beq.n	8002fc6 <HAL_GPIO_Init+0x23e>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a57      	ldr	r2, [pc, #348]	@ (80030b8 <HAL_GPIO_Init+0x330>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d031      	beq.n	8002fc2 <HAL_GPIO_Init+0x23a>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	4a56      	ldr	r2, [pc, #344]	@ (80030bc <HAL_GPIO_Init+0x334>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d02b      	beq.n	8002fbe <HAL_GPIO_Init+0x236>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4a55      	ldr	r2, [pc, #340]	@ (80030c0 <HAL_GPIO_Init+0x338>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d025      	beq.n	8002fba <HAL_GPIO_Init+0x232>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4a54      	ldr	r2, [pc, #336]	@ (80030c4 <HAL_GPIO_Init+0x33c>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d01f      	beq.n	8002fb6 <HAL_GPIO_Init+0x22e>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a53      	ldr	r2, [pc, #332]	@ (80030c8 <HAL_GPIO_Init+0x340>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d019      	beq.n	8002fb2 <HAL_GPIO_Init+0x22a>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	4a52      	ldr	r2, [pc, #328]	@ (80030cc <HAL_GPIO_Init+0x344>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d013      	beq.n	8002fae <HAL_GPIO_Init+0x226>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	4a51      	ldr	r2, [pc, #324]	@ (80030d0 <HAL_GPIO_Init+0x348>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d00d      	beq.n	8002faa <HAL_GPIO_Init+0x222>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a50      	ldr	r2, [pc, #320]	@ (80030d4 <HAL_GPIO_Init+0x34c>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d007      	beq.n	8002fa6 <HAL_GPIO_Init+0x21e>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a4f      	ldr	r2, [pc, #316]	@ (80030d8 <HAL_GPIO_Init+0x350>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d101      	bne.n	8002fa2 <HAL_GPIO_Init+0x21a>
 8002f9e:	2309      	movs	r3, #9
 8002fa0:	e012      	b.n	8002fc8 <HAL_GPIO_Init+0x240>
 8002fa2:	230a      	movs	r3, #10
 8002fa4:	e010      	b.n	8002fc8 <HAL_GPIO_Init+0x240>
 8002fa6:	2308      	movs	r3, #8
 8002fa8:	e00e      	b.n	8002fc8 <HAL_GPIO_Init+0x240>
 8002faa:	2307      	movs	r3, #7
 8002fac:	e00c      	b.n	8002fc8 <HAL_GPIO_Init+0x240>
 8002fae:	2306      	movs	r3, #6
 8002fb0:	e00a      	b.n	8002fc8 <HAL_GPIO_Init+0x240>
 8002fb2:	2305      	movs	r3, #5
 8002fb4:	e008      	b.n	8002fc8 <HAL_GPIO_Init+0x240>
 8002fb6:	2304      	movs	r3, #4
 8002fb8:	e006      	b.n	8002fc8 <HAL_GPIO_Init+0x240>
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e004      	b.n	8002fc8 <HAL_GPIO_Init+0x240>
 8002fbe:	2302      	movs	r3, #2
 8002fc0:	e002      	b.n	8002fc8 <HAL_GPIO_Init+0x240>
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e000      	b.n	8002fc8 <HAL_GPIO_Init+0x240>
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	69fa      	ldr	r2, [r7, #28]
 8002fca:	f002 0203 	and.w	r2, r2, #3
 8002fce:	0092      	lsls	r2, r2, #2
 8002fd0:	4093      	lsls	r3, r2
 8002fd2:	69ba      	ldr	r2, [r7, #24]
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002fd8:	4935      	ldr	r1, [pc, #212]	@ (80030b0 <HAL_GPIO_Init+0x328>)
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	089b      	lsrs	r3, r3, #2
 8002fde:	3302      	adds	r3, #2
 8002fe0:	69ba      	ldr	r2, [r7, #24]
 8002fe2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002fe6:	4b3d      	ldr	r3, [pc, #244]	@ (80030dc <HAL_GPIO_Init+0x354>)
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	43db      	mvns	r3, r3
 8002ff0:	69ba      	ldr	r2, [r7, #24]
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d003      	beq.n	800300a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003002:	69ba      	ldr	r2, [r7, #24]
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	4313      	orrs	r3, r2
 8003008:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800300a:	4a34      	ldr	r2, [pc, #208]	@ (80030dc <HAL_GPIO_Init+0x354>)
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003010:	4b32      	ldr	r3, [pc, #200]	@ (80030dc <HAL_GPIO_Init+0x354>)
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	43db      	mvns	r3, r3
 800301a:	69ba      	ldr	r2, [r7, #24]
 800301c:	4013      	ands	r3, r2
 800301e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003028:	2b00      	cmp	r3, #0
 800302a:	d003      	beq.n	8003034 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800302c:	69ba      	ldr	r2, [r7, #24]
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	4313      	orrs	r3, r2
 8003032:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003034:	4a29      	ldr	r2, [pc, #164]	@ (80030dc <HAL_GPIO_Init+0x354>)
 8003036:	69bb      	ldr	r3, [r7, #24]
 8003038:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800303a:	4b28      	ldr	r3, [pc, #160]	@ (80030dc <HAL_GPIO_Init+0x354>)
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	43db      	mvns	r3, r3
 8003044:	69ba      	ldr	r2, [r7, #24]
 8003046:	4013      	ands	r3, r2
 8003048:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d003      	beq.n	800305e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003056:	69ba      	ldr	r2, [r7, #24]
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	4313      	orrs	r3, r2
 800305c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800305e:	4a1f      	ldr	r2, [pc, #124]	@ (80030dc <HAL_GPIO_Init+0x354>)
 8003060:	69bb      	ldr	r3, [r7, #24]
 8003062:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003064:	4b1d      	ldr	r3, [pc, #116]	@ (80030dc <HAL_GPIO_Init+0x354>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	43db      	mvns	r3, r3
 800306e:	69ba      	ldr	r2, [r7, #24]
 8003070:	4013      	ands	r3, r2
 8003072:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800307c:	2b00      	cmp	r3, #0
 800307e:	d003      	beq.n	8003088 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003080:	69ba      	ldr	r2, [r7, #24]
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	4313      	orrs	r3, r2
 8003086:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003088:	4a14      	ldr	r2, [pc, #80]	@ (80030dc <HAL_GPIO_Init+0x354>)
 800308a:	69bb      	ldr	r3, [r7, #24]
 800308c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	3301      	adds	r3, #1
 8003092:	61fb      	str	r3, [r7, #28]
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	2b0f      	cmp	r3, #15
 8003098:	f67f ae86 	bls.w	8002da8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800309c:	bf00      	nop
 800309e:	bf00      	nop
 80030a0:	3724      	adds	r7, #36	@ 0x24
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	40023800 	.word	0x40023800
 80030b0:	40013800 	.word	0x40013800
 80030b4:	40020000 	.word	0x40020000
 80030b8:	40020400 	.word	0x40020400
 80030bc:	40020800 	.word	0x40020800
 80030c0:	40020c00 	.word	0x40020c00
 80030c4:	40021000 	.word	0x40021000
 80030c8:	40021400 	.word	0x40021400
 80030cc:	40021800 	.word	0x40021800
 80030d0:	40021c00 	.word	0x40021c00
 80030d4:	40022000 	.word	0x40022000
 80030d8:	40022400 	.word	0x40022400
 80030dc:	40013c00 	.word	0x40013c00

080030e0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b086      	sub	sp, #24
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80030e8:	2300      	movs	r3, #0
 80030ea:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d101      	bne.n	80030f6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e29b      	b.n	800362e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0301 	and.w	r3, r3, #1
 80030fe:	2b00      	cmp	r3, #0
 8003100:	f000 8087 	beq.w	8003212 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003104:	4b96      	ldr	r3, [pc, #600]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f003 030c 	and.w	r3, r3, #12
 800310c:	2b04      	cmp	r3, #4
 800310e:	d00c      	beq.n	800312a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003110:	4b93      	ldr	r3, [pc, #588]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	f003 030c 	and.w	r3, r3, #12
 8003118:	2b08      	cmp	r3, #8
 800311a:	d112      	bne.n	8003142 <HAL_RCC_OscConfig+0x62>
 800311c:	4b90      	ldr	r3, [pc, #576]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003124:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003128:	d10b      	bne.n	8003142 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800312a:	4b8d      	ldr	r3, [pc, #564]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d06c      	beq.n	8003210 <HAL_RCC_OscConfig+0x130>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d168      	bne.n	8003210 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e275      	b.n	800362e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800314a:	d106      	bne.n	800315a <HAL_RCC_OscConfig+0x7a>
 800314c:	4b84      	ldr	r3, [pc, #528]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a83      	ldr	r2, [pc, #524]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 8003152:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003156:	6013      	str	r3, [r2, #0]
 8003158:	e02e      	b.n	80031b8 <HAL_RCC_OscConfig+0xd8>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d10c      	bne.n	800317c <HAL_RCC_OscConfig+0x9c>
 8003162:	4b7f      	ldr	r3, [pc, #508]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a7e      	ldr	r2, [pc, #504]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 8003168:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800316c:	6013      	str	r3, [r2, #0]
 800316e:	4b7c      	ldr	r3, [pc, #496]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a7b      	ldr	r2, [pc, #492]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 8003174:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003178:	6013      	str	r3, [r2, #0]
 800317a:	e01d      	b.n	80031b8 <HAL_RCC_OscConfig+0xd8>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003184:	d10c      	bne.n	80031a0 <HAL_RCC_OscConfig+0xc0>
 8003186:	4b76      	ldr	r3, [pc, #472]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a75      	ldr	r2, [pc, #468]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 800318c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003190:	6013      	str	r3, [r2, #0]
 8003192:	4b73      	ldr	r3, [pc, #460]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a72      	ldr	r2, [pc, #456]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 8003198:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800319c:	6013      	str	r3, [r2, #0]
 800319e:	e00b      	b.n	80031b8 <HAL_RCC_OscConfig+0xd8>
 80031a0:	4b6f      	ldr	r3, [pc, #444]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a6e      	ldr	r2, [pc, #440]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 80031a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031aa:	6013      	str	r3, [r2, #0]
 80031ac:	4b6c      	ldr	r3, [pc, #432]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a6b      	ldr	r2, [pc, #428]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 80031b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d013      	beq.n	80031e8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c0:	f7fe fca2 	bl	8001b08 <HAL_GetTick>
 80031c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031c6:	e008      	b.n	80031da <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031c8:	f7fe fc9e 	bl	8001b08 <HAL_GetTick>
 80031cc:	4602      	mov	r2, r0
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	2b64      	cmp	r3, #100	@ 0x64
 80031d4:	d901      	bls.n	80031da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e229      	b.n	800362e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031da:	4b61      	ldr	r3, [pc, #388]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d0f0      	beq.n	80031c8 <HAL_RCC_OscConfig+0xe8>
 80031e6:	e014      	b.n	8003212 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031e8:	f7fe fc8e 	bl	8001b08 <HAL_GetTick>
 80031ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031ee:	e008      	b.n	8003202 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031f0:	f7fe fc8a 	bl	8001b08 <HAL_GetTick>
 80031f4:	4602      	mov	r2, r0
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	1ad3      	subs	r3, r2, r3
 80031fa:	2b64      	cmp	r3, #100	@ 0x64
 80031fc:	d901      	bls.n	8003202 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80031fe:	2303      	movs	r3, #3
 8003200:	e215      	b.n	800362e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003202:	4b57      	ldr	r3, [pc, #348]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d1f0      	bne.n	80031f0 <HAL_RCC_OscConfig+0x110>
 800320e:	e000      	b.n	8003212 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003210:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0302 	and.w	r3, r3, #2
 800321a:	2b00      	cmp	r3, #0
 800321c:	d069      	beq.n	80032f2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800321e:	4b50      	ldr	r3, [pc, #320]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	f003 030c 	and.w	r3, r3, #12
 8003226:	2b00      	cmp	r3, #0
 8003228:	d00b      	beq.n	8003242 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800322a:	4b4d      	ldr	r3, [pc, #308]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	f003 030c 	and.w	r3, r3, #12
 8003232:	2b08      	cmp	r3, #8
 8003234:	d11c      	bne.n	8003270 <HAL_RCC_OscConfig+0x190>
 8003236:	4b4a      	ldr	r3, [pc, #296]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d116      	bne.n	8003270 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003242:	4b47      	ldr	r3, [pc, #284]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0302 	and.w	r3, r3, #2
 800324a:	2b00      	cmp	r3, #0
 800324c:	d005      	beq.n	800325a <HAL_RCC_OscConfig+0x17a>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	68db      	ldr	r3, [r3, #12]
 8003252:	2b01      	cmp	r3, #1
 8003254:	d001      	beq.n	800325a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e1e9      	b.n	800362e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800325a:	4b41      	ldr	r3, [pc, #260]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	691b      	ldr	r3, [r3, #16]
 8003266:	00db      	lsls	r3, r3, #3
 8003268:	493d      	ldr	r1, [pc, #244]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 800326a:	4313      	orrs	r3, r2
 800326c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800326e:	e040      	b.n	80032f2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d023      	beq.n	80032c0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003278:	4b39      	ldr	r3, [pc, #228]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a38      	ldr	r2, [pc, #224]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 800327e:	f043 0301 	orr.w	r3, r3, #1
 8003282:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003284:	f7fe fc40 	bl	8001b08 <HAL_GetTick>
 8003288:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800328a:	e008      	b.n	800329e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800328c:	f7fe fc3c 	bl	8001b08 <HAL_GetTick>
 8003290:	4602      	mov	r2, r0
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	2b02      	cmp	r3, #2
 8003298:	d901      	bls.n	800329e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e1c7      	b.n	800362e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800329e:	4b30      	ldr	r3, [pc, #192]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0302 	and.w	r3, r3, #2
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d0f0      	beq.n	800328c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032aa:	4b2d      	ldr	r3, [pc, #180]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	691b      	ldr	r3, [r3, #16]
 80032b6:	00db      	lsls	r3, r3, #3
 80032b8:	4929      	ldr	r1, [pc, #164]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 80032ba:	4313      	orrs	r3, r2
 80032bc:	600b      	str	r3, [r1, #0]
 80032be:	e018      	b.n	80032f2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032c0:	4b27      	ldr	r3, [pc, #156]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a26      	ldr	r2, [pc, #152]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 80032c6:	f023 0301 	bic.w	r3, r3, #1
 80032ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032cc:	f7fe fc1c 	bl	8001b08 <HAL_GetTick>
 80032d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032d2:	e008      	b.n	80032e6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032d4:	f7fe fc18 	bl	8001b08 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d901      	bls.n	80032e6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e1a3      	b.n	800362e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032e6:	4b1e      	ldr	r3, [pc, #120]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0302 	and.w	r3, r3, #2
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d1f0      	bne.n	80032d4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0308 	and.w	r3, r3, #8
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d038      	beq.n	8003370 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	695b      	ldr	r3, [r3, #20]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d019      	beq.n	800333a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003306:	4b16      	ldr	r3, [pc, #88]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 8003308:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800330a:	4a15      	ldr	r2, [pc, #84]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 800330c:	f043 0301 	orr.w	r3, r3, #1
 8003310:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003312:	f7fe fbf9 	bl	8001b08 <HAL_GetTick>
 8003316:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003318:	e008      	b.n	800332c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800331a:	f7fe fbf5 	bl	8001b08 <HAL_GetTick>
 800331e:	4602      	mov	r2, r0
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	2b02      	cmp	r3, #2
 8003326:	d901      	bls.n	800332c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	e180      	b.n	800362e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800332c:	4b0c      	ldr	r3, [pc, #48]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 800332e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003330:	f003 0302 	and.w	r3, r3, #2
 8003334:	2b00      	cmp	r3, #0
 8003336:	d0f0      	beq.n	800331a <HAL_RCC_OscConfig+0x23a>
 8003338:	e01a      	b.n	8003370 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800333a:	4b09      	ldr	r3, [pc, #36]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 800333c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800333e:	4a08      	ldr	r2, [pc, #32]	@ (8003360 <HAL_RCC_OscConfig+0x280>)
 8003340:	f023 0301 	bic.w	r3, r3, #1
 8003344:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003346:	f7fe fbdf 	bl	8001b08 <HAL_GetTick>
 800334a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800334c:	e00a      	b.n	8003364 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800334e:	f7fe fbdb 	bl	8001b08 <HAL_GetTick>
 8003352:	4602      	mov	r2, r0
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	2b02      	cmp	r3, #2
 800335a:	d903      	bls.n	8003364 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800335c:	2303      	movs	r3, #3
 800335e:	e166      	b.n	800362e <HAL_RCC_OscConfig+0x54e>
 8003360:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003364:	4b92      	ldr	r3, [pc, #584]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 8003366:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003368:	f003 0302 	and.w	r3, r3, #2
 800336c:	2b00      	cmp	r3, #0
 800336e:	d1ee      	bne.n	800334e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f003 0304 	and.w	r3, r3, #4
 8003378:	2b00      	cmp	r3, #0
 800337a:	f000 80a4 	beq.w	80034c6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800337e:	4b8c      	ldr	r3, [pc, #560]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 8003380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003382:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d10d      	bne.n	80033a6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800338a:	4b89      	ldr	r3, [pc, #548]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 800338c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800338e:	4a88      	ldr	r2, [pc, #544]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 8003390:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003394:	6413      	str	r3, [r2, #64]	@ 0x40
 8003396:	4b86      	ldr	r3, [pc, #536]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 8003398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800339a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800339e:	60bb      	str	r3, [r7, #8]
 80033a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033a2:	2301      	movs	r3, #1
 80033a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033a6:	4b83      	ldr	r3, [pc, #524]	@ (80035b4 <HAL_RCC_OscConfig+0x4d4>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d118      	bne.n	80033e4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80033b2:	4b80      	ldr	r3, [pc, #512]	@ (80035b4 <HAL_RCC_OscConfig+0x4d4>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a7f      	ldr	r2, [pc, #508]	@ (80035b4 <HAL_RCC_OscConfig+0x4d4>)
 80033b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033be:	f7fe fba3 	bl	8001b08 <HAL_GetTick>
 80033c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033c4:	e008      	b.n	80033d8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033c6:	f7fe fb9f 	bl	8001b08 <HAL_GetTick>
 80033ca:	4602      	mov	r2, r0
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	1ad3      	subs	r3, r2, r3
 80033d0:	2b64      	cmp	r3, #100	@ 0x64
 80033d2:	d901      	bls.n	80033d8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80033d4:	2303      	movs	r3, #3
 80033d6:	e12a      	b.n	800362e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033d8:	4b76      	ldr	r3, [pc, #472]	@ (80035b4 <HAL_RCC_OscConfig+0x4d4>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d0f0      	beq.n	80033c6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d106      	bne.n	80033fa <HAL_RCC_OscConfig+0x31a>
 80033ec:	4b70      	ldr	r3, [pc, #448]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 80033ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033f0:	4a6f      	ldr	r2, [pc, #444]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 80033f2:	f043 0301 	orr.w	r3, r3, #1
 80033f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80033f8:	e02d      	b.n	8003456 <HAL_RCC_OscConfig+0x376>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d10c      	bne.n	800341c <HAL_RCC_OscConfig+0x33c>
 8003402:	4b6b      	ldr	r3, [pc, #428]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 8003404:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003406:	4a6a      	ldr	r2, [pc, #424]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 8003408:	f023 0301 	bic.w	r3, r3, #1
 800340c:	6713      	str	r3, [r2, #112]	@ 0x70
 800340e:	4b68      	ldr	r3, [pc, #416]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 8003410:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003412:	4a67      	ldr	r2, [pc, #412]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 8003414:	f023 0304 	bic.w	r3, r3, #4
 8003418:	6713      	str	r3, [r2, #112]	@ 0x70
 800341a:	e01c      	b.n	8003456 <HAL_RCC_OscConfig+0x376>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	2b05      	cmp	r3, #5
 8003422:	d10c      	bne.n	800343e <HAL_RCC_OscConfig+0x35e>
 8003424:	4b62      	ldr	r3, [pc, #392]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 8003426:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003428:	4a61      	ldr	r2, [pc, #388]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 800342a:	f043 0304 	orr.w	r3, r3, #4
 800342e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003430:	4b5f      	ldr	r3, [pc, #380]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 8003432:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003434:	4a5e      	ldr	r2, [pc, #376]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 8003436:	f043 0301 	orr.w	r3, r3, #1
 800343a:	6713      	str	r3, [r2, #112]	@ 0x70
 800343c:	e00b      	b.n	8003456 <HAL_RCC_OscConfig+0x376>
 800343e:	4b5c      	ldr	r3, [pc, #368]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 8003440:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003442:	4a5b      	ldr	r2, [pc, #364]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 8003444:	f023 0301 	bic.w	r3, r3, #1
 8003448:	6713      	str	r3, [r2, #112]	@ 0x70
 800344a:	4b59      	ldr	r3, [pc, #356]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 800344c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800344e:	4a58      	ldr	r2, [pc, #352]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 8003450:	f023 0304 	bic.w	r3, r3, #4
 8003454:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d015      	beq.n	800348a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800345e:	f7fe fb53 	bl	8001b08 <HAL_GetTick>
 8003462:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003464:	e00a      	b.n	800347c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003466:	f7fe fb4f 	bl	8001b08 <HAL_GetTick>
 800346a:	4602      	mov	r2, r0
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003474:	4293      	cmp	r3, r2
 8003476:	d901      	bls.n	800347c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003478:	2303      	movs	r3, #3
 800347a:	e0d8      	b.n	800362e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800347c:	4b4c      	ldr	r3, [pc, #304]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 800347e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003480:	f003 0302 	and.w	r3, r3, #2
 8003484:	2b00      	cmp	r3, #0
 8003486:	d0ee      	beq.n	8003466 <HAL_RCC_OscConfig+0x386>
 8003488:	e014      	b.n	80034b4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800348a:	f7fe fb3d 	bl	8001b08 <HAL_GetTick>
 800348e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003490:	e00a      	b.n	80034a8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003492:	f7fe fb39 	bl	8001b08 <HAL_GetTick>
 8003496:	4602      	mov	r2, r0
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d901      	bls.n	80034a8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e0c2      	b.n	800362e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034a8:	4b41      	ldr	r3, [pc, #260]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 80034aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034ac:	f003 0302 	and.w	r3, r3, #2
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d1ee      	bne.n	8003492 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80034b4:	7dfb      	ldrb	r3, [r7, #23]
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d105      	bne.n	80034c6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034ba:	4b3d      	ldr	r3, [pc, #244]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 80034bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034be:	4a3c      	ldr	r2, [pc, #240]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 80034c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034c4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	699b      	ldr	r3, [r3, #24]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	f000 80ae 	beq.w	800362c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034d0:	4b37      	ldr	r3, [pc, #220]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	f003 030c 	and.w	r3, r3, #12
 80034d8:	2b08      	cmp	r3, #8
 80034da:	d06d      	beq.n	80035b8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	699b      	ldr	r3, [r3, #24]
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	d14b      	bne.n	800357c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034e4:	4b32      	ldr	r3, [pc, #200]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a31      	ldr	r2, [pc, #196]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 80034ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80034ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034f0:	f7fe fb0a 	bl	8001b08 <HAL_GetTick>
 80034f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034f6:	e008      	b.n	800350a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034f8:	f7fe fb06 	bl	8001b08 <HAL_GetTick>
 80034fc:	4602      	mov	r2, r0
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	2b02      	cmp	r3, #2
 8003504:	d901      	bls.n	800350a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	e091      	b.n	800362e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800350a:	4b29      	ldr	r3, [pc, #164]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d1f0      	bne.n	80034f8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	69da      	ldr	r2, [r3, #28]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6a1b      	ldr	r3, [r3, #32]
 800351e:	431a      	orrs	r2, r3
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003524:	019b      	lsls	r3, r3, #6
 8003526:	431a      	orrs	r2, r3
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800352c:	085b      	lsrs	r3, r3, #1
 800352e:	3b01      	subs	r3, #1
 8003530:	041b      	lsls	r3, r3, #16
 8003532:	431a      	orrs	r2, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003538:	061b      	lsls	r3, r3, #24
 800353a:	431a      	orrs	r2, r3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003540:	071b      	lsls	r3, r3, #28
 8003542:	491b      	ldr	r1, [pc, #108]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 8003544:	4313      	orrs	r3, r2
 8003546:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003548:	4b19      	ldr	r3, [pc, #100]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a18      	ldr	r2, [pc, #96]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 800354e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003552:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003554:	f7fe fad8 	bl	8001b08 <HAL_GetTick>
 8003558:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800355a:	e008      	b.n	800356e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800355c:	f7fe fad4 	bl	8001b08 <HAL_GetTick>
 8003560:	4602      	mov	r2, r0
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	1ad3      	subs	r3, r2, r3
 8003566:	2b02      	cmp	r3, #2
 8003568:	d901      	bls.n	800356e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800356a:	2303      	movs	r3, #3
 800356c:	e05f      	b.n	800362e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800356e:	4b10      	ldr	r3, [pc, #64]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003576:	2b00      	cmp	r3, #0
 8003578:	d0f0      	beq.n	800355c <HAL_RCC_OscConfig+0x47c>
 800357a:	e057      	b.n	800362c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800357c:	4b0c      	ldr	r3, [pc, #48]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a0b      	ldr	r2, [pc, #44]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 8003582:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003586:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003588:	f7fe fabe 	bl	8001b08 <HAL_GetTick>
 800358c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800358e:	e008      	b.n	80035a2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003590:	f7fe faba 	bl	8001b08 <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	2b02      	cmp	r3, #2
 800359c:	d901      	bls.n	80035a2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800359e:	2303      	movs	r3, #3
 80035a0:	e045      	b.n	800362e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035a2:	4b03      	ldr	r3, [pc, #12]	@ (80035b0 <HAL_RCC_OscConfig+0x4d0>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d1f0      	bne.n	8003590 <HAL_RCC_OscConfig+0x4b0>
 80035ae:	e03d      	b.n	800362c <HAL_RCC_OscConfig+0x54c>
 80035b0:	40023800 	.word	0x40023800
 80035b4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80035b8:	4b1f      	ldr	r3, [pc, #124]	@ (8003638 <HAL_RCC_OscConfig+0x558>)
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	699b      	ldr	r3, [r3, #24]
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d030      	beq.n	8003628 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d129      	bne.n	8003628 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035de:	429a      	cmp	r2, r3
 80035e0:	d122      	bne.n	8003628 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035e2:	68fa      	ldr	r2, [r7, #12]
 80035e4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80035e8:	4013      	ands	r3, r2
 80035ea:	687a      	ldr	r2, [r7, #4]
 80035ec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80035ee:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d119      	bne.n	8003628 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035fe:	085b      	lsrs	r3, r3, #1
 8003600:	3b01      	subs	r3, #1
 8003602:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003604:	429a      	cmp	r2, r3
 8003606:	d10f      	bne.n	8003628 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003612:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003614:	429a      	cmp	r2, r3
 8003616:	d107      	bne.n	8003628 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003622:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003624:	429a      	cmp	r2, r3
 8003626:	d001      	beq.n	800362c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e000      	b.n	800362e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	3718      	adds	r7, #24
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	40023800 	.word	0x40023800

0800363c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003646:	2300      	movs	r3, #0
 8003648:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d101      	bne.n	8003654 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	e0d0      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003654:	4b6a      	ldr	r3, [pc, #424]	@ (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 030f 	and.w	r3, r3, #15
 800365c:	683a      	ldr	r2, [r7, #0]
 800365e:	429a      	cmp	r2, r3
 8003660:	d910      	bls.n	8003684 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003662:	4b67      	ldr	r3, [pc, #412]	@ (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f023 020f 	bic.w	r2, r3, #15
 800366a:	4965      	ldr	r1, [pc, #404]	@ (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	4313      	orrs	r3, r2
 8003670:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003672:	4b63      	ldr	r3, [pc, #396]	@ (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 030f 	and.w	r3, r3, #15
 800367a:	683a      	ldr	r2, [r7, #0]
 800367c:	429a      	cmp	r2, r3
 800367e:	d001      	beq.n	8003684 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e0b8      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0302 	and.w	r3, r3, #2
 800368c:	2b00      	cmp	r3, #0
 800368e:	d020      	beq.n	80036d2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0304 	and.w	r3, r3, #4
 8003698:	2b00      	cmp	r3, #0
 800369a:	d005      	beq.n	80036a8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800369c:	4b59      	ldr	r3, [pc, #356]	@ (8003804 <HAL_RCC_ClockConfig+0x1c8>)
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	4a58      	ldr	r2, [pc, #352]	@ (8003804 <HAL_RCC_ClockConfig+0x1c8>)
 80036a2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80036a6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0308 	and.w	r3, r3, #8
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d005      	beq.n	80036c0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036b4:	4b53      	ldr	r3, [pc, #332]	@ (8003804 <HAL_RCC_ClockConfig+0x1c8>)
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	4a52      	ldr	r2, [pc, #328]	@ (8003804 <HAL_RCC_ClockConfig+0x1c8>)
 80036ba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80036be:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036c0:	4b50      	ldr	r3, [pc, #320]	@ (8003804 <HAL_RCC_ClockConfig+0x1c8>)
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	494d      	ldr	r1, [pc, #308]	@ (8003804 <HAL_RCC_ClockConfig+0x1c8>)
 80036ce:	4313      	orrs	r3, r2
 80036d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 0301 	and.w	r3, r3, #1
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d040      	beq.n	8003760 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d107      	bne.n	80036f6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036e6:	4b47      	ldr	r3, [pc, #284]	@ (8003804 <HAL_RCC_ClockConfig+0x1c8>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d115      	bne.n	800371e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e07f      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d107      	bne.n	800370e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036fe:	4b41      	ldr	r3, [pc, #260]	@ (8003804 <HAL_RCC_ClockConfig+0x1c8>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d109      	bne.n	800371e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	e073      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800370e:	4b3d      	ldr	r3, [pc, #244]	@ (8003804 <HAL_RCC_ClockConfig+0x1c8>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0302 	and.w	r3, r3, #2
 8003716:	2b00      	cmp	r3, #0
 8003718:	d101      	bne.n	800371e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e06b      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800371e:	4b39      	ldr	r3, [pc, #228]	@ (8003804 <HAL_RCC_ClockConfig+0x1c8>)
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	f023 0203 	bic.w	r2, r3, #3
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	4936      	ldr	r1, [pc, #216]	@ (8003804 <HAL_RCC_ClockConfig+0x1c8>)
 800372c:	4313      	orrs	r3, r2
 800372e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003730:	f7fe f9ea 	bl	8001b08 <HAL_GetTick>
 8003734:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003736:	e00a      	b.n	800374e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003738:	f7fe f9e6 	bl	8001b08 <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003746:	4293      	cmp	r3, r2
 8003748:	d901      	bls.n	800374e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e053      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800374e:	4b2d      	ldr	r3, [pc, #180]	@ (8003804 <HAL_RCC_ClockConfig+0x1c8>)
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f003 020c 	and.w	r2, r3, #12
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	429a      	cmp	r2, r3
 800375e:	d1eb      	bne.n	8003738 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003760:	4b27      	ldr	r3, [pc, #156]	@ (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 030f 	and.w	r3, r3, #15
 8003768:	683a      	ldr	r2, [r7, #0]
 800376a:	429a      	cmp	r2, r3
 800376c:	d210      	bcs.n	8003790 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800376e:	4b24      	ldr	r3, [pc, #144]	@ (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f023 020f 	bic.w	r2, r3, #15
 8003776:	4922      	ldr	r1, [pc, #136]	@ (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	4313      	orrs	r3, r2
 800377c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800377e:	4b20      	ldr	r3, [pc, #128]	@ (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 030f 	and.w	r3, r3, #15
 8003786:	683a      	ldr	r2, [r7, #0]
 8003788:	429a      	cmp	r2, r3
 800378a:	d001      	beq.n	8003790 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e032      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f003 0304 	and.w	r3, r3, #4
 8003798:	2b00      	cmp	r3, #0
 800379a:	d008      	beq.n	80037ae <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800379c:	4b19      	ldr	r3, [pc, #100]	@ (8003804 <HAL_RCC_ClockConfig+0x1c8>)
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	4916      	ldr	r1, [pc, #88]	@ (8003804 <HAL_RCC_ClockConfig+0x1c8>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0308 	and.w	r3, r3, #8
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d009      	beq.n	80037ce <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80037ba:	4b12      	ldr	r3, [pc, #72]	@ (8003804 <HAL_RCC_ClockConfig+0x1c8>)
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	691b      	ldr	r3, [r3, #16]
 80037c6:	00db      	lsls	r3, r3, #3
 80037c8:	490e      	ldr	r1, [pc, #56]	@ (8003804 <HAL_RCC_ClockConfig+0x1c8>)
 80037ca:	4313      	orrs	r3, r2
 80037cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80037ce:	f000 f821 	bl	8003814 <HAL_RCC_GetSysClockFreq>
 80037d2:	4602      	mov	r2, r0
 80037d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003804 <HAL_RCC_ClockConfig+0x1c8>)
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	091b      	lsrs	r3, r3, #4
 80037da:	f003 030f 	and.w	r3, r3, #15
 80037de:	490a      	ldr	r1, [pc, #40]	@ (8003808 <HAL_RCC_ClockConfig+0x1cc>)
 80037e0:	5ccb      	ldrb	r3, [r1, r3]
 80037e2:	fa22 f303 	lsr.w	r3, r2, r3
 80037e6:	4a09      	ldr	r2, [pc, #36]	@ (800380c <HAL_RCC_ClockConfig+0x1d0>)
 80037e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80037ea:	4b09      	ldr	r3, [pc, #36]	@ (8003810 <HAL_RCC_ClockConfig+0x1d4>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4618      	mov	r0, r3
 80037f0:	f7fe f946 	bl	8001a80 <HAL_InitTick>

  return HAL_OK;
 80037f4:	2300      	movs	r3, #0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3710      	adds	r7, #16
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	40023c00 	.word	0x40023c00
 8003804:	40023800 	.word	0x40023800
 8003808:	08007a28 	.word	0x08007a28
 800380c:	20000004 	.word	0x20000004
 8003810:	20000008 	.word	0x20000008

08003814 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003814:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003818:	b090      	sub	sp, #64	@ 0x40
 800381a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800381c:	2300      	movs	r3, #0
 800381e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003820:	2300      	movs	r3, #0
 8003822:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003824:	2300      	movs	r3, #0
 8003826:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8003828:	2300      	movs	r3, #0
 800382a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800382c:	4b59      	ldr	r3, [pc, #356]	@ (8003994 <HAL_RCC_GetSysClockFreq+0x180>)
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	f003 030c 	and.w	r3, r3, #12
 8003834:	2b08      	cmp	r3, #8
 8003836:	d00d      	beq.n	8003854 <HAL_RCC_GetSysClockFreq+0x40>
 8003838:	2b08      	cmp	r3, #8
 800383a:	f200 80a1 	bhi.w	8003980 <HAL_RCC_GetSysClockFreq+0x16c>
 800383e:	2b00      	cmp	r3, #0
 8003840:	d002      	beq.n	8003848 <HAL_RCC_GetSysClockFreq+0x34>
 8003842:	2b04      	cmp	r3, #4
 8003844:	d003      	beq.n	800384e <HAL_RCC_GetSysClockFreq+0x3a>
 8003846:	e09b      	b.n	8003980 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003848:	4b53      	ldr	r3, [pc, #332]	@ (8003998 <HAL_RCC_GetSysClockFreq+0x184>)
 800384a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800384c:	e09b      	b.n	8003986 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800384e:	4b53      	ldr	r3, [pc, #332]	@ (800399c <HAL_RCC_GetSysClockFreq+0x188>)
 8003850:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003852:	e098      	b.n	8003986 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003854:	4b4f      	ldr	r3, [pc, #316]	@ (8003994 <HAL_RCC_GetSysClockFreq+0x180>)
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800385c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800385e:	4b4d      	ldr	r3, [pc, #308]	@ (8003994 <HAL_RCC_GetSysClockFreq+0x180>)
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d028      	beq.n	80038bc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800386a:	4b4a      	ldr	r3, [pc, #296]	@ (8003994 <HAL_RCC_GetSysClockFreq+0x180>)
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	099b      	lsrs	r3, r3, #6
 8003870:	2200      	movs	r2, #0
 8003872:	623b      	str	r3, [r7, #32]
 8003874:	627a      	str	r2, [r7, #36]	@ 0x24
 8003876:	6a3b      	ldr	r3, [r7, #32]
 8003878:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800387c:	2100      	movs	r1, #0
 800387e:	4b47      	ldr	r3, [pc, #284]	@ (800399c <HAL_RCC_GetSysClockFreq+0x188>)
 8003880:	fb03 f201 	mul.w	r2, r3, r1
 8003884:	2300      	movs	r3, #0
 8003886:	fb00 f303 	mul.w	r3, r0, r3
 800388a:	4413      	add	r3, r2
 800388c:	4a43      	ldr	r2, [pc, #268]	@ (800399c <HAL_RCC_GetSysClockFreq+0x188>)
 800388e:	fba0 1202 	umull	r1, r2, r0, r2
 8003892:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003894:	460a      	mov	r2, r1
 8003896:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003898:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800389a:	4413      	add	r3, r2
 800389c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800389e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038a0:	2200      	movs	r2, #0
 80038a2:	61bb      	str	r3, [r7, #24]
 80038a4:	61fa      	str	r2, [r7, #28]
 80038a6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80038aa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80038ae:	f7fc fd1f 	bl	80002f0 <__aeabi_uldivmod>
 80038b2:	4602      	mov	r2, r0
 80038b4:	460b      	mov	r3, r1
 80038b6:	4613      	mov	r3, r2
 80038b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80038ba:	e053      	b.n	8003964 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038bc:	4b35      	ldr	r3, [pc, #212]	@ (8003994 <HAL_RCC_GetSysClockFreq+0x180>)
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	099b      	lsrs	r3, r3, #6
 80038c2:	2200      	movs	r2, #0
 80038c4:	613b      	str	r3, [r7, #16]
 80038c6:	617a      	str	r2, [r7, #20]
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80038ce:	f04f 0b00 	mov.w	fp, #0
 80038d2:	4652      	mov	r2, sl
 80038d4:	465b      	mov	r3, fp
 80038d6:	f04f 0000 	mov.w	r0, #0
 80038da:	f04f 0100 	mov.w	r1, #0
 80038de:	0159      	lsls	r1, r3, #5
 80038e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038e4:	0150      	lsls	r0, r2, #5
 80038e6:	4602      	mov	r2, r0
 80038e8:	460b      	mov	r3, r1
 80038ea:	ebb2 080a 	subs.w	r8, r2, sl
 80038ee:	eb63 090b 	sbc.w	r9, r3, fp
 80038f2:	f04f 0200 	mov.w	r2, #0
 80038f6:	f04f 0300 	mov.w	r3, #0
 80038fa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80038fe:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003902:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003906:	ebb2 0408 	subs.w	r4, r2, r8
 800390a:	eb63 0509 	sbc.w	r5, r3, r9
 800390e:	f04f 0200 	mov.w	r2, #0
 8003912:	f04f 0300 	mov.w	r3, #0
 8003916:	00eb      	lsls	r3, r5, #3
 8003918:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800391c:	00e2      	lsls	r2, r4, #3
 800391e:	4614      	mov	r4, r2
 8003920:	461d      	mov	r5, r3
 8003922:	eb14 030a 	adds.w	r3, r4, sl
 8003926:	603b      	str	r3, [r7, #0]
 8003928:	eb45 030b 	adc.w	r3, r5, fp
 800392c:	607b      	str	r3, [r7, #4]
 800392e:	f04f 0200 	mov.w	r2, #0
 8003932:	f04f 0300 	mov.w	r3, #0
 8003936:	e9d7 4500 	ldrd	r4, r5, [r7]
 800393a:	4629      	mov	r1, r5
 800393c:	028b      	lsls	r3, r1, #10
 800393e:	4621      	mov	r1, r4
 8003940:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003944:	4621      	mov	r1, r4
 8003946:	028a      	lsls	r2, r1, #10
 8003948:	4610      	mov	r0, r2
 800394a:	4619      	mov	r1, r3
 800394c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800394e:	2200      	movs	r2, #0
 8003950:	60bb      	str	r3, [r7, #8]
 8003952:	60fa      	str	r2, [r7, #12]
 8003954:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003958:	f7fc fcca 	bl	80002f0 <__aeabi_uldivmod>
 800395c:	4602      	mov	r2, r0
 800395e:	460b      	mov	r3, r1
 8003960:	4613      	mov	r3, r2
 8003962:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003964:	4b0b      	ldr	r3, [pc, #44]	@ (8003994 <HAL_RCC_GetSysClockFreq+0x180>)
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	0c1b      	lsrs	r3, r3, #16
 800396a:	f003 0303 	and.w	r3, r3, #3
 800396e:	3301      	adds	r3, #1
 8003970:	005b      	lsls	r3, r3, #1
 8003972:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003974:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003978:	fbb2 f3f3 	udiv	r3, r2, r3
 800397c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800397e:	e002      	b.n	8003986 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003980:	4b05      	ldr	r3, [pc, #20]	@ (8003998 <HAL_RCC_GetSysClockFreq+0x184>)
 8003982:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003984:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003988:	4618      	mov	r0, r3
 800398a:	3740      	adds	r7, #64	@ 0x40
 800398c:	46bd      	mov	sp, r7
 800398e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003992:	bf00      	nop
 8003994:	40023800 	.word	0x40023800
 8003998:	00f42400 	.word	0x00f42400
 800399c:	017d7840 	.word	0x017d7840

080039a0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039a0:	b480      	push	{r7}
 80039a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039a4:	4b03      	ldr	r3, [pc, #12]	@ (80039b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80039a6:	681b      	ldr	r3, [r3, #0]
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	20000004 	.word	0x20000004

080039b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80039bc:	f7ff fff0 	bl	80039a0 <HAL_RCC_GetHCLKFreq>
 80039c0:	4602      	mov	r2, r0
 80039c2:	4b05      	ldr	r3, [pc, #20]	@ (80039d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	0a9b      	lsrs	r3, r3, #10
 80039c8:	f003 0307 	and.w	r3, r3, #7
 80039cc:	4903      	ldr	r1, [pc, #12]	@ (80039dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80039ce:	5ccb      	ldrb	r3, [r1, r3]
 80039d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	bd80      	pop	{r7, pc}
 80039d8:	40023800 	.word	0x40023800
 80039dc:	08007a38 	.word	0x08007a38

080039e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039e4:	f7ff ffdc 	bl	80039a0 <HAL_RCC_GetHCLKFreq>
 80039e8:	4602      	mov	r2, r0
 80039ea:	4b05      	ldr	r3, [pc, #20]	@ (8003a00 <HAL_RCC_GetPCLK2Freq+0x20>)
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	0b5b      	lsrs	r3, r3, #13
 80039f0:	f003 0307 	and.w	r3, r3, #7
 80039f4:	4903      	ldr	r1, [pc, #12]	@ (8003a04 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039f6:	5ccb      	ldrb	r3, [r1, r3]
 80039f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	bd80      	pop	{r7, pc}
 8003a00:	40023800 	.word	0x40023800
 8003a04:	08007a38 	.word	0x08007a38

08003a08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b088      	sub	sp, #32
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003a10:	2300      	movs	r3, #0
 8003a12:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003a14:	2300      	movs	r3, #0
 8003a16:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003a20:	2300      	movs	r3, #0
 8003a22:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0301 	and.w	r3, r3, #1
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d012      	beq.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003a30:	4b69      	ldr	r3, [pc, #420]	@ (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	4a68      	ldr	r2, [pc, #416]	@ (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a36:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003a3a:	6093      	str	r3, [r2, #8]
 8003a3c:	4b66      	ldr	r3, [pc, #408]	@ (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a3e:	689a      	ldr	r2, [r3, #8]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a44:	4964      	ldr	r1, [pc, #400]	@ (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a46:	4313      	orrs	r3, r2
 8003a48:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d101      	bne.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003a52:	2301      	movs	r3, #1
 8003a54:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d017      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003a62:	4b5d      	ldr	r3, [pc, #372]	@ (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a68:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a70:	4959      	ldr	r1, [pc, #356]	@ (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a72:	4313      	orrs	r3, r2
 8003a74:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a7c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a80:	d101      	bne.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003a82:	2301      	movs	r3, #1
 8003a84:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d101      	bne.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d017      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003a9e:	4b4e      	ldr	r3, [pc, #312]	@ (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003aa4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aac:	494a      	ldr	r1, [pc, #296]	@ (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003abc:	d101      	bne.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d101      	bne.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003aca:	2301      	movs	r3, #1
 8003acc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d001      	beq.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003ada:	2301      	movs	r3, #1
 8003adc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0320 	and.w	r3, r3, #32
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	f000 808b 	beq.w	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003aec:	4b3a      	ldr	r3, [pc, #232]	@ (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af0:	4a39      	ldr	r2, [pc, #228]	@ (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003af2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003af6:	6413      	str	r3, [r2, #64]	@ 0x40
 8003af8:	4b37      	ldr	r3, [pc, #220]	@ (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003afc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b00:	60bb      	str	r3, [r7, #8]
 8003b02:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003b04:	4b35      	ldr	r3, [pc, #212]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a34      	ldr	r2, [pc, #208]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003b0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b0e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b10:	f7fd fffa 	bl	8001b08 <HAL_GetTick>
 8003b14:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003b16:	e008      	b.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b18:	f7fd fff6 	bl	8001b08 <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	2b64      	cmp	r3, #100	@ 0x64
 8003b24:	d901      	bls.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e38f      	b.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003b2a:	4b2c      	ldr	r3, [pc, #176]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d0f0      	beq.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b36:	4b28      	ldr	r3, [pc, #160]	@ (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b3e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d035      	beq.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b4e:	693a      	ldr	r2, [r7, #16]
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d02e      	beq.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b54:	4b20      	ldr	r3, [pc, #128]	@ (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b5c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b5e:	4b1e      	ldr	r3, [pc, #120]	@ (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b62:	4a1d      	ldr	r2, [pc, #116]	@ (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b68:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b6a:	4b1b      	ldr	r3, [pc, #108]	@ (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b6e:	4a1a      	ldr	r2, [pc, #104]	@ (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b74:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003b76:	4a18      	ldr	r2, [pc, #96]	@ (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003b7c:	4b16      	ldr	r3, [pc, #88]	@ (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b80:	f003 0301 	and.w	r3, r3, #1
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	d114      	bne.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b88:	f7fd ffbe 	bl	8001b08 <HAL_GetTick>
 8003b8c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b8e:	e00a      	b.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b90:	f7fd ffba 	bl	8001b08 <HAL_GetTick>
 8003b94:	4602      	mov	r2, r0
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d901      	bls.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e351      	b.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ba6:	4b0c      	ldr	r3, [pc, #48]	@ (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ba8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003baa:	f003 0302 	and.w	r3, r3, #2
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d0ee      	beq.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003bbe:	d111      	bne.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003bc0:	4b05      	ldr	r3, [pc, #20]	@ (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003bcc:	4b04      	ldr	r3, [pc, #16]	@ (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003bce:	400b      	ands	r3, r1
 8003bd0:	4901      	ldr	r1, [pc, #4]	@ (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	608b      	str	r3, [r1, #8]
 8003bd6:	e00b      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003bd8:	40023800 	.word	0x40023800
 8003bdc:	40007000 	.word	0x40007000
 8003be0:	0ffffcff 	.word	0x0ffffcff
 8003be4:	4bac      	ldr	r3, [pc, #688]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	4aab      	ldr	r2, [pc, #684]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003bea:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003bee:	6093      	str	r3, [r2, #8]
 8003bf0:	4ba9      	ldr	r3, [pc, #676]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003bf2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bf8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bfc:	49a6      	ldr	r1, [pc, #664]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 0310 	and.w	r3, r3, #16
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d010      	beq.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003c0e:	4ba2      	ldr	r3, [pc, #648]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003c14:	4aa0      	ldr	r2, [pc, #640]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c1a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003c1e:	4b9e      	ldr	r3, [pc, #632]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c20:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c28:	499b      	ldr	r1, [pc, #620]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d00a      	beq.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c3c:	4b96      	ldr	r3, [pc, #600]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c42:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c4a:	4993      	ldr	r1, [pc, #588]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d00a      	beq.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003c5e:	4b8e      	ldr	r3, [pc, #568]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c64:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c6c:	498a      	ldr	r1, [pc, #552]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d00a      	beq.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c80:	4b85      	ldr	r3, [pc, #532]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c86:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c8e:	4982      	ldr	r1, [pc, #520]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c90:	4313      	orrs	r3, r2
 8003c92:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d00a      	beq.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003ca2:	4b7d      	ldr	r3, [pc, #500]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ca8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cb0:	4979      	ldr	r1, [pc, #484]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d00a      	beq.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003cc4:	4b74      	ldr	r3, [pc, #464]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cca:	f023 0203 	bic.w	r2, r3, #3
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cd2:	4971      	ldr	r1, [pc, #452]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d00a      	beq.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003ce6:	4b6c      	ldr	r3, [pc, #432]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ce8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cec:	f023 020c 	bic.w	r2, r3, #12
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cf4:	4968      	ldr	r1, [pc, #416]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d00a      	beq.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003d08:	4b63      	ldr	r3, [pc, #396]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d0e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d16:	4960      	ldr	r1, [pc, #384]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d00a      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003d2a:	4b5b      	ldr	r3, [pc, #364]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d30:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d38:	4957      	ldr	r1, [pc, #348]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d00a      	beq.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003d4c:	4b52      	ldr	r3, [pc, #328]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d52:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d5a:	494f      	ldr	r1, [pc, #316]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d00a      	beq.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003d6e:	4b4a      	ldr	r3, [pc, #296]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d74:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d7c:	4946      	ldr	r1, [pc, #280]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d00a      	beq.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003d90:	4b41      	ldr	r3, [pc, #260]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d96:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d9e:	493e      	ldr	r1, [pc, #248]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003da0:	4313      	orrs	r3, r2
 8003da2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d00a      	beq.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003db2:	4b39      	ldr	r3, [pc, #228]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003db4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003db8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dc0:	4935      	ldr	r1, [pc, #212]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d00a      	beq.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003dd4:	4b30      	ldr	r3, [pc, #192]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dda:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003de2:	492d      	ldr	r1, [pc, #180]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003de4:	4313      	orrs	r3, r2
 8003de6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d011      	beq.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003df6:	4b28      	ldr	r3, [pc, #160]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003df8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dfc:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e04:	4924      	ldr	r1, [pc, #144]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e14:	d101      	bne.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003e16:	2301      	movs	r3, #1
 8003e18:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0308 	and.w	r3, r3, #8
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d001      	beq.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003e26:	2301      	movs	r3, #1
 8003e28:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d00a      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e36:	4b18      	ldr	r3, [pc, #96]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e3c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e44:	4914      	ldr	r1, [pc, #80]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e46:	4313      	orrs	r3, r2
 8003e48:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d00b      	beq.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003e58:	4b0f      	ldr	r3, [pc, #60]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e5e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e68:	490b      	ldr	r1, [pc, #44]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d00f      	beq.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003e7c:	4b06      	ldr	r3, [pc, #24]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e82:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e8c:	4902      	ldr	r1, [pc, #8]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003e94:	e002      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8003e96:	bf00      	nop
 8003e98:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d00b      	beq.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003ea8:	4b8a      	ldr	r3, [pc, #552]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003eaa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003eae:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eb8:	4986      	ldr	r1, [pc, #536]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d00b      	beq.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003ecc:	4b81      	ldr	r3, [pc, #516]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ece:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ed2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003edc:	497d      	ldr	r1, [pc, #500]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d006      	beq.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	f000 80d6 	beq.w	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003ef8:	4b76      	ldr	r3, [pc, #472]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a75      	ldr	r2, [pc, #468]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003efe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003f02:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f04:	f7fd fe00 	bl	8001b08 <HAL_GetTick>
 8003f08:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003f0a:	e008      	b.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003f0c:	f7fd fdfc 	bl	8001b08 <HAL_GetTick>
 8003f10:	4602      	mov	r2, r0
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	2b64      	cmp	r3, #100	@ 0x64
 8003f18:	d901      	bls.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	e195      	b.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003f1e:	4b6d      	ldr	r3, [pc, #436]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d1f0      	bne.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0301 	and.w	r3, r3, #1
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d021      	beq.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d11d      	bne.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003f3e:	4b65      	ldr	r3, [pc, #404]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f44:	0c1b      	lsrs	r3, r3, #16
 8003f46:	f003 0303 	and.w	r3, r3, #3
 8003f4a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003f4c:	4b61      	ldr	r3, [pc, #388]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f52:	0e1b      	lsrs	r3, r3, #24
 8003f54:	f003 030f 	and.w	r3, r3, #15
 8003f58:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	019a      	lsls	r2, r3, #6
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	041b      	lsls	r3, r3, #16
 8003f64:	431a      	orrs	r2, r3
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	061b      	lsls	r3, r3, #24
 8003f6a:	431a      	orrs	r2, r3
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	071b      	lsls	r3, r3, #28
 8003f72:	4958      	ldr	r1, [pc, #352]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f74:	4313      	orrs	r3, r2
 8003f76:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d004      	beq.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f8e:	d00a      	beq.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d02e      	beq.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fa4:	d129      	bne.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003fa6:	4b4b      	ldr	r3, [pc, #300]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fa8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003fac:	0c1b      	lsrs	r3, r3, #16
 8003fae:	f003 0303 	and.w	r3, r3, #3
 8003fb2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003fb4:	4b47      	ldr	r3, [pc, #284]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003fba:	0f1b      	lsrs	r3, r3, #28
 8003fbc:	f003 0307 	and.w	r3, r3, #7
 8003fc0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	019a      	lsls	r2, r3, #6
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	041b      	lsls	r3, r3, #16
 8003fcc:	431a      	orrs	r2, r3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	68db      	ldr	r3, [r3, #12]
 8003fd2:	061b      	lsls	r3, r3, #24
 8003fd4:	431a      	orrs	r2, r3
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	071b      	lsls	r3, r3, #28
 8003fda:	493e      	ldr	r1, [pc, #248]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003fe2:	4b3c      	ldr	r3, [pc, #240]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fe4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003fe8:	f023 021f 	bic.w	r2, r3, #31
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff0:	3b01      	subs	r3, #1
 8003ff2:	4938      	ldr	r1, [pc, #224]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004002:	2b00      	cmp	r3, #0
 8004004:	d01d      	beq.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004006:	4b33      	ldr	r3, [pc, #204]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004008:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800400c:	0e1b      	lsrs	r3, r3, #24
 800400e:	f003 030f 	and.w	r3, r3, #15
 8004012:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004014:	4b2f      	ldr	r3, [pc, #188]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004016:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800401a:	0f1b      	lsrs	r3, r3, #28
 800401c:	f003 0307 	and.w	r3, r3, #7
 8004020:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	019a      	lsls	r2, r3, #6
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	691b      	ldr	r3, [r3, #16]
 800402c:	041b      	lsls	r3, r3, #16
 800402e:	431a      	orrs	r2, r3
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	061b      	lsls	r3, r3, #24
 8004034:	431a      	orrs	r2, r3
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	071b      	lsls	r3, r3, #28
 800403a:	4926      	ldr	r1, [pc, #152]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800403c:	4313      	orrs	r3, r2
 800403e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d011      	beq.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	019a      	lsls	r2, r3, #6
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	691b      	ldr	r3, [r3, #16]
 8004058:	041b      	lsls	r3, r3, #16
 800405a:	431a      	orrs	r2, r3
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	061b      	lsls	r3, r3, #24
 8004062:	431a      	orrs	r2, r3
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	071b      	lsls	r3, r3, #28
 800406a:	491a      	ldr	r1, [pc, #104]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800406c:	4313      	orrs	r3, r2
 800406e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004072:	4b18      	ldr	r3, [pc, #96]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a17      	ldr	r2, [pc, #92]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004078:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800407c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800407e:	f7fd fd43 	bl	8001b08 <HAL_GetTick>
 8004082:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004084:	e008      	b.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004086:	f7fd fd3f 	bl	8001b08 <HAL_GetTick>
 800408a:	4602      	mov	r2, r0
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	1ad3      	subs	r3, r2, r3
 8004090:	2b64      	cmp	r3, #100	@ 0x64
 8004092:	d901      	bls.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004094:	2303      	movs	r3, #3
 8004096:	e0d8      	b.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004098:	4b0e      	ldr	r3, [pc, #56]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d0f0      	beq.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80040a4:	69bb      	ldr	r3, [r7, #24]
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	f040 80ce 	bne.w	8004248 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80040ac:	4b09      	ldr	r3, [pc, #36]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a08      	ldr	r2, [pc, #32]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80040b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040b8:	f7fd fd26 	bl	8001b08 <HAL_GetTick>
 80040bc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80040be:	e00b      	b.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80040c0:	f7fd fd22 	bl	8001b08 <HAL_GetTick>
 80040c4:	4602      	mov	r2, r0
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	1ad3      	subs	r3, r2, r3
 80040ca:	2b64      	cmp	r3, #100	@ 0x64
 80040cc:	d904      	bls.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80040ce:	2303      	movs	r3, #3
 80040d0:	e0bb      	b.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x842>
 80040d2:	bf00      	nop
 80040d4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80040d8:	4b5e      	ldr	r3, [pc, #376]	@ (8004254 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80040e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80040e4:	d0ec      	beq.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d003      	beq.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d009      	beq.n	800410e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004102:	2b00      	cmp	r3, #0
 8004104:	d02e      	beq.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800410a:	2b00      	cmp	r3, #0
 800410c:	d12a      	bne.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800410e:	4b51      	ldr	r3, [pc, #324]	@ (8004254 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004110:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004114:	0c1b      	lsrs	r3, r3, #16
 8004116:	f003 0303 	and.w	r3, r3, #3
 800411a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800411c:	4b4d      	ldr	r3, [pc, #308]	@ (8004254 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800411e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004122:	0f1b      	lsrs	r3, r3, #28
 8004124:	f003 0307 	and.w	r3, r3, #7
 8004128:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	695b      	ldr	r3, [r3, #20]
 800412e:	019a      	lsls	r2, r3, #6
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	041b      	lsls	r3, r3, #16
 8004134:	431a      	orrs	r2, r3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	699b      	ldr	r3, [r3, #24]
 800413a:	061b      	lsls	r3, r3, #24
 800413c:	431a      	orrs	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	071b      	lsls	r3, r3, #28
 8004142:	4944      	ldr	r1, [pc, #272]	@ (8004254 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004144:	4313      	orrs	r3, r2
 8004146:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800414a:	4b42      	ldr	r3, [pc, #264]	@ (8004254 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800414c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004150:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004158:	3b01      	subs	r3, #1
 800415a:	021b      	lsls	r3, r3, #8
 800415c:	493d      	ldr	r1, [pc, #244]	@ (8004254 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800415e:	4313      	orrs	r3, r2
 8004160:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d022      	beq.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004174:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004178:	d11d      	bne.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800417a:	4b36      	ldr	r3, [pc, #216]	@ (8004254 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800417c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004180:	0e1b      	lsrs	r3, r3, #24
 8004182:	f003 030f 	and.w	r3, r3, #15
 8004186:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004188:	4b32      	ldr	r3, [pc, #200]	@ (8004254 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800418a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800418e:	0f1b      	lsrs	r3, r3, #28
 8004190:	f003 0307 	and.w	r3, r3, #7
 8004194:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	695b      	ldr	r3, [r3, #20]
 800419a:	019a      	lsls	r2, r3, #6
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6a1b      	ldr	r3, [r3, #32]
 80041a0:	041b      	lsls	r3, r3, #16
 80041a2:	431a      	orrs	r2, r3
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	061b      	lsls	r3, r3, #24
 80041a8:	431a      	orrs	r2, r3
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	071b      	lsls	r3, r3, #28
 80041ae:	4929      	ldr	r1, [pc, #164]	@ (8004254 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80041b0:	4313      	orrs	r3, r2
 80041b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0308 	and.w	r3, r3, #8
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d028      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80041c2:	4b24      	ldr	r3, [pc, #144]	@ (8004254 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80041c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041c8:	0e1b      	lsrs	r3, r3, #24
 80041ca:	f003 030f 	and.w	r3, r3, #15
 80041ce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80041d0:	4b20      	ldr	r3, [pc, #128]	@ (8004254 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80041d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041d6:	0c1b      	lsrs	r3, r3, #16
 80041d8:	f003 0303 	and.w	r3, r3, #3
 80041dc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	695b      	ldr	r3, [r3, #20]
 80041e2:	019a      	lsls	r2, r3, #6
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	041b      	lsls	r3, r3, #16
 80041e8:	431a      	orrs	r2, r3
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	061b      	lsls	r3, r3, #24
 80041ee:	431a      	orrs	r2, r3
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	69db      	ldr	r3, [r3, #28]
 80041f4:	071b      	lsls	r3, r3, #28
 80041f6:	4917      	ldr	r1, [pc, #92]	@ (8004254 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80041f8:	4313      	orrs	r3, r2
 80041fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80041fe:	4b15      	ldr	r3, [pc, #84]	@ (8004254 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004200:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004204:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800420c:	4911      	ldr	r1, [pc, #68]	@ (8004254 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800420e:	4313      	orrs	r3, r2
 8004210:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004214:	4b0f      	ldr	r3, [pc, #60]	@ (8004254 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a0e      	ldr	r2, [pc, #56]	@ (8004254 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800421a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800421e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004220:	f7fd fc72 	bl	8001b08 <HAL_GetTick>
 8004224:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004226:	e008      	b.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004228:	f7fd fc6e 	bl	8001b08 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	2b64      	cmp	r3, #100	@ 0x64
 8004234:	d901      	bls.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	e007      	b.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800423a:	4b06      	ldr	r3, [pc, #24]	@ (8004254 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004242:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004246:	d1ef      	bne.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004248:	2300      	movs	r3, #0
}
 800424a:	4618      	mov	r0, r3
 800424c:	3720      	adds	r7, #32
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
 8004252:	bf00      	nop
 8004254:	40023800 	.word	0x40023800

08004258 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b082      	sub	sp, #8
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d101      	bne.n	800426a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e040      	b.n	80042ec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800426e:	2b00      	cmp	r3, #0
 8004270:	d106      	bne.n	8004280 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f7fd f9ce 	bl	800161c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2224      	movs	r2, #36	@ 0x24
 8004284:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f022 0201 	bic.w	r2, r2, #1
 8004294:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800429a:	2b00      	cmp	r3, #0
 800429c:	d002      	beq.n	80042a4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f000 fb16 	bl	80048d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f000 f8af 	bl	8004408 <UART_SetConfig>
 80042aa:	4603      	mov	r3, r0
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	d101      	bne.n	80042b4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80042b0:	2301      	movs	r3, #1
 80042b2:	e01b      	b.n	80042ec <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	685a      	ldr	r2, [r3, #4]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80042c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	689a      	ldr	r2, [r3, #8]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80042d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f042 0201 	orr.w	r2, r2, #1
 80042e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f000 fb95 	bl	8004a14 <UART_CheckIdleState>
 80042ea:	4603      	mov	r3, r0
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3708      	adds	r7, #8
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}

080042f4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b08a      	sub	sp, #40	@ 0x28
 80042f8:	af02      	add	r7, sp, #8
 80042fa:	60f8      	str	r0, [r7, #12]
 80042fc:	60b9      	str	r1, [r7, #8]
 80042fe:	603b      	str	r3, [r7, #0]
 8004300:	4613      	mov	r3, r2
 8004302:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004308:	2b20      	cmp	r3, #32
 800430a:	d177      	bne.n	80043fc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d002      	beq.n	8004318 <HAL_UART_Transmit+0x24>
 8004312:	88fb      	ldrh	r3, [r7, #6]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d101      	bne.n	800431c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e070      	b.n	80043fe <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2200      	movs	r2, #0
 8004320:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2221      	movs	r2, #33	@ 0x21
 8004328:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800432a:	f7fd fbed 	bl	8001b08 <HAL_GetTick>
 800432e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	88fa      	ldrh	r2, [r7, #6]
 8004334:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	88fa      	ldrh	r2, [r7, #6]
 800433c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004348:	d108      	bne.n	800435c <HAL_UART_Transmit+0x68>
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	691b      	ldr	r3, [r3, #16]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d104      	bne.n	800435c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004352:	2300      	movs	r3, #0
 8004354:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	61bb      	str	r3, [r7, #24]
 800435a:	e003      	b.n	8004364 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004360:	2300      	movs	r3, #0
 8004362:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004364:	e02f      	b.n	80043c6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	9300      	str	r3, [sp, #0]
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	2200      	movs	r2, #0
 800436e:	2180      	movs	r1, #128	@ 0x80
 8004370:	68f8      	ldr	r0, [r7, #12]
 8004372:	f000 fbf7 	bl	8004b64 <UART_WaitOnFlagUntilTimeout>
 8004376:	4603      	mov	r3, r0
 8004378:	2b00      	cmp	r3, #0
 800437a:	d004      	beq.n	8004386 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2220      	movs	r2, #32
 8004380:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004382:	2303      	movs	r3, #3
 8004384:	e03b      	b.n	80043fe <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004386:	69fb      	ldr	r3, [r7, #28]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d10b      	bne.n	80043a4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800438c:	69bb      	ldr	r3, [r7, #24]
 800438e:	881b      	ldrh	r3, [r3, #0]
 8004390:	461a      	mov	r2, r3
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800439a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800439c:	69bb      	ldr	r3, [r7, #24]
 800439e:	3302      	adds	r3, #2
 80043a0:	61bb      	str	r3, [r7, #24]
 80043a2:	e007      	b.n	80043b4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80043a4:	69fb      	ldr	r3, [r7, #28]
 80043a6:	781a      	ldrb	r2, [r3, #0]
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80043ae:	69fb      	ldr	r3, [r7, #28]
 80043b0:	3301      	adds	r3, #1
 80043b2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80043ba:	b29b      	uxth	r3, r3
 80043bc:	3b01      	subs	r3, #1
 80043be:	b29a      	uxth	r2, r3
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80043cc:	b29b      	uxth	r3, r3
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d1c9      	bne.n	8004366 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	9300      	str	r3, [sp, #0]
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	2200      	movs	r2, #0
 80043da:	2140      	movs	r1, #64	@ 0x40
 80043dc:	68f8      	ldr	r0, [r7, #12]
 80043de:	f000 fbc1 	bl	8004b64 <UART_WaitOnFlagUntilTimeout>
 80043e2:	4603      	mov	r3, r0
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d004      	beq.n	80043f2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2220      	movs	r2, #32
 80043ec:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80043ee:	2303      	movs	r3, #3
 80043f0:	e005      	b.n	80043fe <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2220      	movs	r2, #32
 80043f6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80043f8:	2300      	movs	r3, #0
 80043fa:	e000      	b.n	80043fe <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80043fc:	2302      	movs	r3, #2
  }
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3720      	adds	r7, #32
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
	...

08004408 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b088      	sub	sp, #32
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004410:	2300      	movs	r3, #0
 8004412:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	689a      	ldr	r2, [r3, #8]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	691b      	ldr	r3, [r3, #16]
 800441c:	431a      	orrs	r2, r3
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	695b      	ldr	r3, [r3, #20]
 8004422:	431a      	orrs	r2, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	69db      	ldr	r3, [r3, #28]
 8004428:	4313      	orrs	r3, r2
 800442a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	4ba6      	ldr	r3, [pc, #664]	@ (80046cc <UART_SetConfig+0x2c4>)
 8004434:	4013      	ands	r3, r2
 8004436:	687a      	ldr	r2, [r7, #4]
 8004438:	6812      	ldr	r2, [r2, #0]
 800443a:	6979      	ldr	r1, [r7, #20]
 800443c:	430b      	orrs	r3, r1
 800443e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	68da      	ldr	r2, [r3, #12]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	430a      	orrs	r2, r1
 8004454:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	699b      	ldr	r3, [r3, #24]
 800445a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6a1b      	ldr	r3, [r3, #32]
 8004460:	697a      	ldr	r2, [r7, #20]
 8004462:	4313      	orrs	r3, r2
 8004464:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	697a      	ldr	r2, [r7, #20]
 8004476:	430a      	orrs	r2, r1
 8004478:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a94      	ldr	r2, [pc, #592]	@ (80046d0 <UART_SetConfig+0x2c8>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d120      	bne.n	80044c6 <UART_SetConfig+0xbe>
 8004484:	4b93      	ldr	r3, [pc, #588]	@ (80046d4 <UART_SetConfig+0x2cc>)
 8004486:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800448a:	f003 0303 	and.w	r3, r3, #3
 800448e:	2b03      	cmp	r3, #3
 8004490:	d816      	bhi.n	80044c0 <UART_SetConfig+0xb8>
 8004492:	a201      	add	r2, pc, #4	@ (adr r2, 8004498 <UART_SetConfig+0x90>)
 8004494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004498:	080044a9 	.word	0x080044a9
 800449c:	080044b5 	.word	0x080044b5
 80044a0:	080044af 	.word	0x080044af
 80044a4:	080044bb 	.word	0x080044bb
 80044a8:	2301      	movs	r3, #1
 80044aa:	77fb      	strb	r3, [r7, #31]
 80044ac:	e150      	b.n	8004750 <UART_SetConfig+0x348>
 80044ae:	2302      	movs	r3, #2
 80044b0:	77fb      	strb	r3, [r7, #31]
 80044b2:	e14d      	b.n	8004750 <UART_SetConfig+0x348>
 80044b4:	2304      	movs	r3, #4
 80044b6:	77fb      	strb	r3, [r7, #31]
 80044b8:	e14a      	b.n	8004750 <UART_SetConfig+0x348>
 80044ba:	2308      	movs	r3, #8
 80044bc:	77fb      	strb	r3, [r7, #31]
 80044be:	e147      	b.n	8004750 <UART_SetConfig+0x348>
 80044c0:	2310      	movs	r3, #16
 80044c2:	77fb      	strb	r3, [r7, #31]
 80044c4:	e144      	b.n	8004750 <UART_SetConfig+0x348>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a83      	ldr	r2, [pc, #524]	@ (80046d8 <UART_SetConfig+0x2d0>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d132      	bne.n	8004536 <UART_SetConfig+0x12e>
 80044d0:	4b80      	ldr	r3, [pc, #512]	@ (80046d4 <UART_SetConfig+0x2cc>)
 80044d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044d6:	f003 030c 	and.w	r3, r3, #12
 80044da:	2b0c      	cmp	r3, #12
 80044dc:	d828      	bhi.n	8004530 <UART_SetConfig+0x128>
 80044de:	a201      	add	r2, pc, #4	@ (adr r2, 80044e4 <UART_SetConfig+0xdc>)
 80044e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044e4:	08004519 	.word	0x08004519
 80044e8:	08004531 	.word	0x08004531
 80044ec:	08004531 	.word	0x08004531
 80044f0:	08004531 	.word	0x08004531
 80044f4:	08004525 	.word	0x08004525
 80044f8:	08004531 	.word	0x08004531
 80044fc:	08004531 	.word	0x08004531
 8004500:	08004531 	.word	0x08004531
 8004504:	0800451f 	.word	0x0800451f
 8004508:	08004531 	.word	0x08004531
 800450c:	08004531 	.word	0x08004531
 8004510:	08004531 	.word	0x08004531
 8004514:	0800452b 	.word	0x0800452b
 8004518:	2300      	movs	r3, #0
 800451a:	77fb      	strb	r3, [r7, #31]
 800451c:	e118      	b.n	8004750 <UART_SetConfig+0x348>
 800451e:	2302      	movs	r3, #2
 8004520:	77fb      	strb	r3, [r7, #31]
 8004522:	e115      	b.n	8004750 <UART_SetConfig+0x348>
 8004524:	2304      	movs	r3, #4
 8004526:	77fb      	strb	r3, [r7, #31]
 8004528:	e112      	b.n	8004750 <UART_SetConfig+0x348>
 800452a:	2308      	movs	r3, #8
 800452c:	77fb      	strb	r3, [r7, #31]
 800452e:	e10f      	b.n	8004750 <UART_SetConfig+0x348>
 8004530:	2310      	movs	r3, #16
 8004532:	77fb      	strb	r3, [r7, #31]
 8004534:	e10c      	b.n	8004750 <UART_SetConfig+0x348>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a68      	ldr	r2, [pc, #416]	@ (80046dc <UART_SetConfig+0x2d4>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d120      	bne.n	8004582 <UART_SetConfig+0x17a>
 8004540:	4b64      	ldr	r3, [pc, #400]	@ (80046d4 <UART_SetConfig+0x2cc>)
 8004542:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004546:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800454a:	2b30      	cmp	r3, #48	@ 0x30
 800454c:	d013      	beq.n	8004576 <UART_SetConfig+0x16e>
 800454e:	2b30      	cmp	r3, #48	@ 0x30
 8004550:	d814      	bhi.n	800457c <UART_SetConfig+0x174>
 8004552:	2b20      	cmp	r3, #32
 8004554:	d009      	beq.n	800456a <UART_SetConfig+0x162>
 8004556:	2b20      	cmp	r3, #32
 8004558:	d810      	bhi.n	800457c <UART_SetConfig+0x174>
 800455a:	2b00      	cmp	r3, #0
 800455c:	d002      	beq.n	8004564 <UART_SetConfig+0x15c>
 800455e:	2b10      	cmp	r3, #16
 8004560:	d006      	beq.n	8004570 <UART_SetConfig+0x168>
 8004562:	e00b      	b.n	800457c <UART_SetConfig+0x174>
 8004564:	2300      	movs	r3, #0
 8004566:	77fb      	strb	r3, [r7, #31]
 8004568:	e0f2      	b.n	8004750 <UART_SetConfig+0x348>
 800456a:	2302      	movs	r3, #2
 800456c:	77fb      	strb	r3, [r7, #31]
 800456e:	e0ef      	b.n	8004750 <UART_SetConfig+0x348>
 8004570:	2304      	movs	r3, #4
 8004572:	77fb      	strb	r3, [r7, #31]
 8004574:	e0ec      	b.n	8004750 <UART_SetConfig+0x348>
 8004576:	2308      	movs	r3, #8
 8004578:	77fb      	strb	r3, [r7, #31]
 800457a:	e0e9      	b.n	8004750 <UART_SetConfig+0x348>
 800457c:	2310      	movs	r3, #16
 800457e:	77fb      	strb	r3, [r7, #31]
 8004580:	e0e6      	b.n	8004750 <UART_SetConfig+0x348>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a56      	ldr	r2, [pc, #344]	@ (80046e0 <UART_SetConfig+0x2d8>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d120      	bne.n	80045ce <UART_SetConfig+0x1c6>
 800458c:	4b51      	ldr	r3, [pc, #324]	@ (80046d4 <UART_SetConfig+0x2cc>)
 800458e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004592:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004596:	2bc0      	cmp	r3, #192	@ 0xc0
 8004598:	d013      	beq.n	80045c2 <UART_SetConfig+0x1ba>
 800459a:	2bc0      	cmp	r3, #192	@ 0xc0
 800459c:	d814      	bhi.n	80045c8 <UART_SetConfig+0x1c0>
 800459e:	2b80      	cmp	r3, #128	@ 0x80
 80045a0:	d009      	beq.n	80045b6 <UART_SetConfig+0x1ae>
 80045a2:	2b80      	cmp	r3, #128	@ 0x80
 80045a4:	d810      	bhi.n	80045c8 <UART_SetConfig+0x1c0>
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d002      	beq.n	80045b0 <UART_SetConfig+0x1a8>
 80045aa:	2b40      	cmp	r3, #64	@ 0x40
 80045ac:	d006      	beq.n	80045bc <UART_SetConfig+0x1b4>
 80045ae:	e00b      	b.n	80045c8 <UART_SetConfig+0x1c0>
 80045b0:	2300      	movs	r3, #0
 80045b2:	77fb      	strb	r3, [r7, #31]
 80045b4:	e0cc      	b.n	8004750 <UART_SetConfig+0x348>
 80045b6:	2302      	movs	r3, #2
 80045b8:	77fb      	strb	r3, [r7, #31]
 80045ba:	e0c9      	b.n	8004750 <UART_SetConfig+0x348>
 80045bc:	2304      	movs	r3, #4
 80045be:	77fb      	strb	r3, [r7, #31]
 80045c0:	e0c6      	b.n	8004750 <UART_SetConfig+0x348>
 80045c2:	2308      	movs	r3, #8
 80045c4:	77fb      	strb	r3, [r7, #31]
 80045c6:	e0c3      	b.n	8004750 <UART_SetConfig+0x348>
 80045c8:	2310      	movs	r3, #16
 80045ca:	77fb      	strb	r3, [r7, #31]
 80045cc:	e0c0      	b.n	8004750 <UART_SetConfig+0x348>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a44      	ldr	r2, [pc, #272]	@ (80046e4 <UART_SetConfig+0x2dc>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d125      	bne.n	8004624 <UART_SetConfig+0x21c>
 80045d8:	4b3e      	ldr	r3, [pc, #248]	@ (80046d4 <UART_SetConfig+0x2cc>)
 80045da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80045e6:	d017      	beq.n	8004618 <UART_SetConfig+0x210>
 80045e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80045ec:	d817      	bhi.n	800461e <UART_SetConfig+0x216>
 80045ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045f2:	d00b      	beq.n	800460c <UART_SetConfig+0x204>
 80045f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045f8:	d811      	bhi.n	800461e <UART_SetConfig+0x216>
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d003      	beq.n	8004606 <UART_SetConfig+0x1fe>
 80045fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004602:	d006      	beq.n	8004612 <UART_SetConfig+0x20a>
 8004604:	e00b      	b.n	800461e <UART_SetConfig+0x216>
 8004606:	2300      	movs	r3, #0
 8004608:	77fb      	strb	r3, [r7, #31]
 800460a:	e0a1      	b.n	8004750 <UART_SetConfig+0x348>
 800460c:	2302      	movs	r3, #2
 800460e:	77fb      	strb	r3, [r7, #31]
 8004610:	e09e      	b.n	8004750 <UART_SetConfig+0x348>
 8004612:	2304      	movs	r3, #4
 8004614:	77fb      	strb	r3, [r7, #31]
 8004616:	e09b      	b.n	8004750 <UART_SetConfig+0x348>
 8004618:	2308      	movs	r3, #8
 800461a:	77fb      	strb	r3, [r7, #31]
 800461c:	e098      	b.n	8004750 <UART_SetConfig+0x348>
 800461e:	2310      	movs	r3, #16
 8004620:	77fb      	strb	r3, [r7, #31]
 8004622:	e095      	b.n	8004750 <UART_SetConfig+0x348>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a2f      	ldr	r2, [pc, #188]	@ (80046e8 <UART_SetConfig+0x2e0>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d125      	bne.n	800467a <UART_SetConfig+0x272>
 800462e:	4b29      	ldr	r3, [pc, #164]	@ (80046d4 <UART_SetConfig+0x2cc>)
 8004630:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004634:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004638:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800463c:	d017      	beq.n	800466e <UART_SetConfig+0x266>
 800463e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004642:	d817      	bhi.n	8004674 <UART_SetConfig+0x26c>
 8004644:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004648:	d00b      	beq.n	8004662 <UART_SetConfig+0x25a>
 800464a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800464e:	d811      	bhi.n	8004674 <UART_SetConfig+0x26c>
 8004650:	2b00      	cmp	r3, #0
 8004652:	d003      	beq.n	800465c <UART_SetConfig+0x254>
 8004654:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004658:	d006      	beq.n	8004668 <UART_SetConfig+0x260>
 800465a:	e00b      	b.n	8004674 <UART_SetConfig+0x26c>
 800465c:	2301      	movs	r3, #1
 800465e:	77fb      	strb	r3, [r7, #31]
 8004660:	e076      	b.n	8004750 <UART_SetConfig+0x348>
 8004662:	2302      	movs	r3, #2
 8004664:	77fb      	strb	r3, [r7, #31]
 8004666:	e073      	b.n	8004750 <UART_SetConfig+0x348>
 8004668:	2304      	movs	r3, #4
 800466a:	77fb      	strb	r3, [r7, #31]
 800466c:	e070      	b.n	8004750 <UART_SetConfig+0x348>
 800466e:	2308      	movs	r3, #8
 8004670:	77fb      	strb	r3, [r7, #31]
 8004672:	e06d      	b.n	8004750 <UART_SetConfig+0x348>
 8004674:	2310      	movs	r3, #16
 8004676:	77fb      	strb	r3, [r7, #31]
 8004678:	e06a      	b.n	8004750 <UART_SetConfig+0x348>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a1b      	ldr	r2, [pc, #108]	@ (80046ec <UART_SetConfig+0x2e4>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d138      	bne.n	80046f6 <UART_SetConfig+0x2ee>
 8004684:	4b13      	ldr	r3, [pc, #76]	@ (80046d4 <UART_SetConfig+0x2cc>)
 8004686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800468a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800468e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004692:	d017      	beq.n	80046c4 <UART_SetConfig+0x2bc>
 8004694:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004698:	d82a      	bhi.n	80046f0 <UART_SetConfig+0x2e8>
 800469a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800469e:	d00b      	beq.n	80046b8 <UART_SetConfig+0x2b0>
 80046a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046a4:	d824      	bhi.n	80046f0 <UART_SetConfig+0x2e8>
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d003      	beq.n	80046b2 <UART_SetConfig+0x2aa>
 80046aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046ae:	d006      	beq.n	80046be <UART_SetConfig+0x2b6>
 80046b0:	e01e      	b.n	80046f0 <UART_SetConfig+0x2e8>
 80046b2:	2300      	movs	r3, #0
 80046b4:	77fb      	strb	r3, [r7, #31]
 80046b6:	e04b      	b.n	8004750 <UART_SetConfig+0x348>
 80046b8:	2302      	movs	r3, #2
 80046ba:	77fb      	strb	r3, [r7, #31]
 80046bc:	e048      	b.n	8004750 <UART_SetConfig+0x348>
 80046be:	2304      	movs	r3, #4
 80046c0:	77fb      	strb	r3, [r7, #31]
 80046c2:	e045      	b.n	8004750 <UART_SetConfig+0x348>
 80046c4:	2308      	movs	r3, #8
 80046c6:	77fb      	strb	r3, [r7, #31]
 80046c8:	e042      	b.n	8004750 <UART_SetConfig+0x348>
 80046ca:	bf00      	nop
 80046cc:	efff69f3 	.word	0xefff69f3
 80046d0:	40011000 	.word	0x40011000
 80046d4:	40023800 	.word	0x40023800
 80046d8:	40004400 	.word	0x40004400
 80046dc:	40004800 	.word	0x40004800
 80046e0:	40004c00 	.word	0x40004c00
 80046e4:	40005000 	.word	0x40005000
 80046e8:	40011400 	.word	0x40011400
 80046ec:	40007800 	.word	0x40007800
 80046f0:	2310      	movs	r3, #16
 80046f2:	77fb      	strb	r3, [r7, #31]
 80046f4:	e02c      	b.n	8004750 <UART_SetConfig+0x348>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a72      	ldr	r2, [pc, #456]	@ (80048c4 <UART_SetConfig+0x4bc>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d125      	bne.n	800474c <UART_SetConfig+0x344>
 8004700:	4b71      	ldr	r3, [pc, #452]	@ (80048c8 <UART_SetConfig+0x4c0>)
 8004702:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004706:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800470a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800470e:	d017      	beq.n	8004740 <UART_SetConfig+0x338>
 8004710:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004714:	d817      	bhi.n	8004746 <UART_SetConfig+0x33e>
 8004716:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800471a:	d00b      	beq.n	8004734 <UART_SetConfig+0x32c>
 800471c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004720:	d811      	bhi.n	8004746 <UART_SetConfig+0x33e>
 8004722:	2b00      	cmp	r3, #0
 8004724:	d003      	beq.n	800472e <UART_SetConfig+0x326>
 8004726:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800472a:	d006      	beq.n	800473a <UART_SetConfig+0x332>
 800472c:	e00b      	b.n	8004746 <UART_SetConfig+0x33e>
 800472e:	2300      	movs	r3, #0
 8004730:	77fb      	strb	r3, [r7, #31]
 8004732:	e00d      	b.n	8004750 <UART_SetConfig+0x348>
 8004734:	2302      	movs	r3, #2
 8004736:	77fb      	strb	r3, [r7, #31]
 8004738:	e00a      	b.n	8004750 <UART_SetConfig+0x348>
 800473a:	2304      	movs	r3, #4
 800473c:	77fb      	strb	r3, [r7, #31]
 800473e:	e007      	b.n	8004750 <UART_SetConfig+0x348>
 8004740:	2308      	movs	r3, #8
 8004742:	77fb      	strb	r3, [r7, #31]
 8004744:	e004      	b.n	8004750 <UART_SetConfig+0x348>
 8004746:	2310      	movs	r3, #16
 8004748:	77fb      	strb	r3, [r7, #31]
 800474a:	e001      	b.n	8004750 <UART_SetConfig+0x348>
 800474c:	2310      	movs	r3, #16
 800474e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	69db      	ldr	r3, [r3, #28]
 8004754:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004758:	d15b      	bne.n	8004812 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800475a:	7ffb      	ldrb	r3, [r7, #31]
 800475c:	2b08      	cmp	r3, #8
 800475e:	d828      	bhi.n	80047b2 <UART_SetConfig+0x3aa>
 8004760:	a201      	add	r2, pc, #4	@ (adr r2, 8004768 <UART_SetConfig+0x360>)
 8004762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004766:	bf00      	nop
 8004768:	0800478d 	.word	0x0800478d
 800476c:	08004795 	.word	0x08004795
 8004770:	0800479d 	.word	0x0800479d
 8004774:	080047b3 	.word	0x080047b3
 8004778:	080047a3 	.word	0x080047a3
 800477c:	080047b3 	.word	0x080047b3
 8004780:	080047b3 	.word	0x080047b3
 8004784:	080047b3 	.word	0x080047b3
 8004788:	080047ab 	.word	0x080047ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800478c:	f7ff f914 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 8004790:	61b8      	str	r0, [r7, #24]
        break;
 8004792:	e013      	b.n	80047bc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004794:	f7ff f924 	bl	80039e0 <HAL_RCC_GetPCLK2Freq>
 8004798:	61b8      	str	r0, [r7, #24]
        break;
 800479a:	e00f      	b.n	80047bc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800479c:	4b4b      	ldr	r3, [pc, #300]	@ (80048cc <UART_SetConfig+0x4c4>)
 800479e:	61bb      	str	r3, [r7, #24]
        break;
 80047a0:	e00c      	b.n	80047bc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047a2:	f7ff f837 	bl	8003814 <HAL_RCC_GetSysClockFreq>
 80047a6:	61b8      	str	r0, [r7, #24]
        break;
 80047a8:	e008      	b.n	80047bc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047ae:	61bb      	str	r3, [r7, #24]
        break;
 80047b0:	e004      	b.n	80047bc <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80047b2:	2300      	movs	r3, #0
 80047b4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	77bb      	strb	r3, [r7, #30]
        break;
 80047ba:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80047bc:	69bb      	ldr	r3, [r7, #24]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d074      	beq.n	80048ac <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80047c2:	69bb      	ldr	r3, [r7, #24]
 80047c4:	005a      	lsls	r2, r3, #1
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	085b      	lsrs	r3, r3, #1
 80047cc:	441a      	add	r2, r3
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80047d6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	2b0f      	cmp	r3, #15
 80047dc:	d916      	bls.n	800480c <UART_SetConfig+0x404>
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047e4:	d212      	bcs.n	800480c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	f023 030f 	bic.w	r3, r3, #15
 80047ee:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	085b      	lsrs	r3, r3, #1
 80047f4:	b29b      	uxth	r3, r3
 80047f6:	f003 0307 	and.w	r3, r3, #7
 80047fa:	b29a      	uxth	r2, r3
 80047fc:	89fb      	ldrh	r3, [r7, #14]
 80047fe:	4313      	orrs	r3, r2
 8004800:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	89fa      	ldrh	r2, [r7, #14]
 8004808:	60da      	str	r2, [r3, #12]
 800480a:	e04f      	b.n	80048ac <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	77bb      	strb	r3, [r7, #30]
 8004810:	e04c      	b.n	80048ac <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004812:	7ffb      	ldrb	r3, [r7, #31]
 8004814:	2b08      	cmp	r3, #8
 8004816:	d828      	bhi.n	800486a <UART_SetConfig+0x462>
 8004818:	a201      	add	r2, pc, #4	@ (adr r2, 8004820 <UART_SetConfig+0x418>)
 800481a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800481e:	bf00      	nop
 8004820:	08004845 	.word	0x08004845
 8004824:	0800484d 	.word	0x0800484d
 8004828:	08004855 	.word	0x08004855
 800482c:	0800486b 	.word	0x0800486b
 8004830:	0800485b 	.word	0x0800485b
 8004834:	0800486b 	.word	0x0800486b
 8004838:	0800486b 	.word	0x0800486b
 800483c:	0800486b 	.word	0x0800486b
 8004840:	08004863 	.word	0x08004863
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004844:	f7ff f8b8 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 8004848:	61b8      	str	r0, [r7, #24]
        break;
 800484a:	e013      	b.n	8004874 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800484c:	f7ff f8c8 	bl	80039e0 <HAL_RCC_GetPCLK2Freq>
 8004850:	61b8      	str	r0, [r7, #24]
        break;
 8004852:	e00f      	b.n	8004874 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004854:	4b1d      	ldr	r3, [pc, #116]	@ (80048cc <UART_SetConfig+0x4c4>)
 8004856:	61bb      	str	r3, [r7, #24]
        break;
 8004858:	e00c      	b.n	8004874 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800485a:	f7fe ffdb 	bl	8003814 <HAL_RCC_GetSysClockFreq>
 800485e:	61b8      	str	r0, [r7, #24]
        break;
 8004860:	e008      	b.n	8004874 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004862:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004866:	61bb      	str	r3, [r7, #24]
        break;
 8004868:	e004      	b.n	8004874 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800486a:	2300      	movs	r3, #0
 800486c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	77bb      	strb	r3, [r7, #30]
        break;
 8004872:	bf00      	nop
    }

    if (pclk != 0U)
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d018      	beq.n	80048ac <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	085a      	lsrs	r2, r3, #1
 8004880:	69bb      	ldr	r3, [r7, #24]
 8004882:	441a      	add	r2, r3
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	fbb2 f3f3 	udiv	r3, r2, r3
 800488c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	2b0f      	cmp	r3, #15
 8004892:	d909      	bls.n	80048a8 <UART_SetConfig+0x4a0>
 8004894:	693b      	ldr	r3, [r7, #16]
 8004896:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800489a:	d205      	bcs.n	80048a8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	b29a      	uxth	r2, r3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	60da      	str	r2, [r3, #12]
 80048a6:	e001      	b.n	80048ac <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2200      	movs	r2, #0
 80048b0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80048b8:	7fbb      	ldrb	r3, [r7, #30]
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3720      	adds	r7, #32
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	40007c00 	.word	0x40007c00
 80048c8:	40023800 	.word	0x40023800
 80048cc:	00f42400 	.word	0x00f42400

080048d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b083      	sub	sp, #12
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048dc:	f003 0308 	and.w	r3, r3, #8
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d00a      	beq.n	80048fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	430a      	orrs	r2, r1
 80048f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048fe:	f003 0301 	and.w	r3, r3, #1
 8004902:	2b00      	cmp	r3, #0
 8004904:	d00a      	beq.n	800491c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	430a      	orrs	r2, r1
 800491a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004920:	f003 0302 	and.w	r3, r3, #2
 8004924:	2b00      	cmp	r3, #0
 8004926:	d00a      	beq.n	800493e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	430a      	orrs	r2, r1
 800493c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004942:	f003 0304 	and.w	r3, r3, #4
 8004946:	2b00      	cmp	r3, #0
 8004948:	d00a      	beq.n	8004960 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	430a      	orrs	r2, r1
 800495e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004964:	f003 0310 	and.w	r3, r3, #16
 8004968:	2b00      	cmp	r3, #0
 800496a:	d00a      	beq.n	8004982 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	430a      	orrs	r2, r1
 8004980:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004986:	f003 0320 	and.w	r3, r3, #32
 800498a:	2b00      	cmp	r3, #0
 800498c:	d00a      	beq.n	80049a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	430a      	orrs	r2, r1
 80049a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d01a      	beq.n	80049e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	430a      	orrs	r2, r1
 80049c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80049ce:	d10a      	bne.n	80049e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	430a      	orrs	r2, r1
 80049e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d00a      	beq.n	8004a08 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	430a      	orrs	r2, r1
 8004a06:	605a      	str	r2, [r3, #4]
  }
}
 8004a08:	bf00      	nop
 8004a0a:	370c      	adds	r7, #12
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a12:	4770      	bx	lr

08004a14 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b098      	sub	sp, #96	@ 0x60
 8004a18:	af02      	add	r7, sp, #8
 8004a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004a24:	f7fd f870 	bl	8001b08 <HAL_GetTick>
 8004a28:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f003 0308 	and.w	r3, r3, #8
 8004a34:	2b08      	cmp	r3, #8
 8004a36:	d12e      	bne.n	8004a96 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a38:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004a3c:	9300      	str	r3, [sp, #0]
 8004a3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a40:	2200      	movs	r2, #0
 8004a42:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f000 f88c 	bl	8004b64 <UART_WaitOnFlagUntilTimeout>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d021      	beq.n	8004a96 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a5a:	e853 3f00 	ldrex	r3, [r3]
 8004a5e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004a60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a66:	653b      	str	r3, [r7, #80]	@ 0x50
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a70:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a72:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a74:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004a76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a78:	e841 2300 	strex	r3, r2, [r1]
 8004a7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004a7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d1e6      	bne.n	8004a52 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2220      	movs	r2, #32
 8004a88:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a92:	2303      	movs	r3, #3
 8004a94:	e062      	b.n	8004b5c <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 0304 	and.w	r3, r3, #4
 8004aa0:	2b04      	cmp	r3, #4
 8004aa2:	d149      	bne.n	8004b38 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004aa4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004aa8:	9300      	str	r3, [sp, #0]
 8004aaa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004aac:	2200      	movs	r2, #0
 8004aae:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f000 f856 	bl	8004b64 <UART_WaitOnFlagUntilTimeout>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d03c      	beq.n	8004b38 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac6:	e853 3f00 	ldrex	r3, [r3]
 8004aca:	623b      	str	r3, [r7, #32]
   return(result);
 8004acc:	6a3b      	ldr	r3, [r7, #32]
 8004ace:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ad2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	461a      	mov	r2, r3
 8004ada:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004adc:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ade:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ae0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ae2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ae4:	e841 2300 	strex	r3, r2, [r1]
 8004ae8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d1e6      	bne.n	8004abe <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	3308      	adds	r3, #8
 8004af6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	e853 3f00 	ldrex	r3, [r3]
 8004afe:	60fb      	str	r3, [r7, #12]
   return(result);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f023 0301 	bic.w	r3, r3, #1
 8004b06:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	3308      	adds	r3, #8
 8004b0e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b10:	61fa      	str	r2, [r7, #28]
 8004b12:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b14:	69b9      	ldr	r1, [r7, #24]
 8004b16:	69fa      	ldr	r2, [r7, #28]
 8004b18:	e841 2300 	strex	r3, r2, [r1]
 8004b1c:	617b      	str	r3, [r7, #20]
   return(result);
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d1e5      	bne.n	8004af0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2220      	movs	r2, #32
 8004b28:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b34:	2303      	movs	r3, #3
 8004b36:	e011      	b.n	8004b5c <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2220      	movs	r2, #32
 8004b3c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2220      	movs	r2, #32
 8004b42:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004b5a:	2300      	movs	r3, #0
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3758      	adds	r7, #88	@ 0x58
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}

08004b64 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b084      	sub	sp, #16
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	60f8      	str	r0, [r7, #12]
 8004b6c:	60b9      	str	r1, [r7, #8]
 8004b6e:	603b      	str	r3, [r7, #0]
 8004b70:	4613      	mov	r3, r2
 8004b72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b74:	e04f      	b.n	8004c16 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b76:	69bb      	ldr	r3, [r7, #24]
 8004b78:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b7c:	d04b      	beq.n	8004c16 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b7e:	f7fc ffc3 	bl	8001b08 <HAL_GetTick>
 8004b82:	4602      	mov	r2, r0
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	1ad3      	subs	r3, r2, r3
 8004b88:	69ba      	ldr	r2, [r7, #24]
 8004b8a:	429a      	cmp	r2, r3
 8004b8c:	d302      	bcc.n	8004b94 <UART_WaitOnFlagUntilTimeout+0x30>
 8004b8e:	69bb      	ldr	r3, [r7, #24]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d101      	bne.n	8004b98 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004b94:	2303      	movs	r3, #3
 8004b96:	e04e      	b.n	8004c36 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f003 0304 	and.w	r3, r3, #4
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d037      	beq.n	8004c16 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	2b80      	cmp	r3, #128	@ 0x80
 8004baa:	d034      	beq.n	8004c16 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	2b40      	cmp	r3, #64	@ 0x40
 8004bb0:	d031      	beq.n	8004c16 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	69db      	ldr	r3, [r3, #28]
 8004bb8:	f003 0308 	and.w	r3, r3, #8
 8004bbc:	2b08      	cmp	r3, #8
 8004bbe:	d110      	bne.n	8004be2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	2208      	movs	r2, #8
 8004bc6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004bc8:	68f8      	ldr	r0, [r7, #12]
 8004bca:	f000 f838 	bl	8004c3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2208      	movs	r2, #8
 8004bd2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	e029      	b.n	8004c36 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	69db      	ldr	r3, [r3, #28]
 8004be8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bf0:	d111      	bne.n	8004c16 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004bfa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004bfc:	68f8      	ldr	r0, [r7, #12]
 8004bfe:	f000 f81e 	bl	8004c3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2220      	movs	r2, #32
 8004c06:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	e00f      	b.n	8004c36 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	69da      	ldr	r2, [r3, #28]
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	4013      	ands	r3, r2
 8004c20:	68ba      	ldr	r2, [r7, #8]
 8004c22:	429a      	cmp	r2, r3
 8004c24:	bf0c      	ite	eq
 8004c26:	2301      	moveq	r3, #1
 8004c28:	2300      	movne	r3, #0
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	461a      	mov	r2, r3
 8004c2e:	79fb      	ldrb	r3, [r7, #7]
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d0a0      	beq.n	8004b76 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c34:	2300      	movs	r3, #0
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3710      	adds	r7, #16
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}

08004c3e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c3e:	b480      	push	{r7}
 8004c40:	b095      	sub	sp, #84	@ 0x54
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c4e:	e853 3f00 	ldrex	r3, [r3]
 8004c52:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	461a      	mov	r2, r3
 8004c62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c64:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c66:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c68:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004c6a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c6c:	e841 2300 	strex	r3, r2, [r1]
 8004c70:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004c72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d1e6      	bne.n	8004c46 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	3308      	adds	r3, #8
 8004c7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c80:	6a3b      	ldr	r3, [r7, #32]
 8004c82:	e853 3f00 	ldrex	r3, [r3]
 8004c86:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c88:	69fb      	ldr	r3, [r7, #28]
 8004c8a:	f023 0301 	bic.w	r3, r3, #1
 8004c8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	3308      	adds	r3, #8
 8004c96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c98:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ca0:	e841 2300 	strex	r3, r2, [r1]
 8004ca4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d1e5      	bne.n	8004c78 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d118      	bne.n	8004ce6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	e853 3f00 	ldrex	r3, [r3]
 8004cc0:	60bb      	str	r3, [r7, #8]
   return(result);
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	f023 0310 	bic.w	r3, r3, #16
 8004cc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	461a      	mov	r2, r3
 8004cd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cd2:	61bb      	str	r3, [r7, #24]
 8004cd4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd6:	6979      	ldr	r1, [r7, #20]
 8004cd8:	69ba      	ldr	r2, [r7, #24]
 8004cda:	e841 2300 	strex	r3, r2, [r1]
 8004cde:	613b      	str	r3, [r7, #16]
   return(result);
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d1e6      	bne.n	8004cb4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2220      	movs	r2, #32
 8004cea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004cfa:	bf00      	nop
 8004cfc:	3754      	adds	r7, #84	@ 0x54
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr
	...

08004d08 <malloc>:
 8004d08:	4b02      	ldr	r3, [pc, #8]	@ (8004d14 <malloc+0xc>)
 8004d0a:	4601      	mov	r1, r0
 8004d0c:	6818      	ldr	r0, [r3, #0]
 8004d0e:	f000 b82d 	b.w	8004d6c <_malloc_r>
 8004d12:	bf00      	nop
 8004d14:	2000001c 	.word	0x2000001c

08004d18 <free>:
 8004d18:	4b02      	ldr	r3, [pc, #8]	@ (8004d24 <free+0xc>)
 8004d1a:	4601      	mov	r1, r0
 8004d1c:	6818      	ldr	r0, [r3, #0]
 8004d1e:	f001 bcad 	b.w	800667c <_free_r>
 8004d22:	bf00      	nop
 8004d24:	2000001c 	.word	0x2000001c

08004d28 <sbrk_aligned>:
 8004d28:	b570      	push	{r4, r5, r6, lr}
 8004d2a:	4e0f      	ldr	r6, [pc, #60]	@ (8004d68 <sbrk_aligned+0x40>)
 8004d2c:	460c      	mov	r4, r1
 8004d2e:	6831      	ldr	r1, [r6, #0]
 8004d30:	4605      	mov	r5, r0
 8004d32:	b911      	cbnz	r1, 8004d3a <sbrk_aligned+0x12>
 8004d34:	f000 fe5c 	bl	80059f0 <_sbrk_r>
 8004d38:	6030      	str	r0, [r6, #0]
 8004d3a:	4621      	mov	r1, r4
 8004d3c:	4628      	mov	r0, r5
 8004d3e:	f000 fe57 	bl	80059f0 <_sbrk_r>
 8004d42:	1c43      	adds	r3, r0, #1
 8004d44:	d103      	bne.n	8004d4e <sbrk_aligned+0x26>
 8004d46:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004d4a:	4620      	mov	r0, r4
 8004d4c:	bd70      	pop	{r4, r5, r6, pc}
 8004d4e:	1cc4      	adds	r4, r0, #3
 8004d50:	f024 0403 	bic.w	r4, r4, #3
 8004d54:	42a0      	cmp	r0, r4
 8004d56:	d0f8      	beq.n	8004d4a <sbrk_aligned+0x22>
 8004d58:	1a21      	subs	r1, r4, r0
 8004d5a:	4628      	mov	r0, r5
 8004d5c:	f000 fe48 	bl	80059f0 <_sbrk_r>
 8004d60:	3001      	adds	r0, #1
 8004d62:	d1f2      	bne.n	8004d4a <sbrk_aligned+0x22>
 8004d64:	e7ef      	b.n	8004d46 <sbrk_aligned+0x1e>
 8004d66:	bf00      	nop
 8004d68:	20000394 	.word	0x20000394

08004d6c <_malloc_r>:
 8004d6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d70:	1ccd      	adds	r5, r1, #3
 8004d72:	f025 0503 	bic.w	r5, r5, #3
 8004d76:	3508      	adds	r5, #8
 8004d78:	2d0c      	cmp	r5, #12
 8004d7a:	bf38      	it	cc
 8004d7c:	250c      	movcc	r5, #12
 8004d7e:	2d00      	cmp	r5, #0
 8004d80:	4606      	mov	r6, r0
 8004d82:	db01      	blt.n	8004d88 <_malloc_r+0x1c>
 8004d84:	42a9      	cmp	r1, r5
 8004d86:	d904      	bls.n	8004d92 <_malloc_r+0x26>
 8004d88:	230c      	movs	r3, #12
 8004d8a:	6033      	str	r3, [r6, #0]
 8004d8c:	2000      	movs	r0, #0
 8004d8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d92:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004e68 <_malloc_r+0xfc>
 8004d96:	f000 f869 	bl	8004e6c <__malloc_lock>
 8004d9a:	f8d8 3000 	ldr.w	r3, [r8]
 8004d9e:	461c      	mov	r4, r3
 8004da0:	bb44      	cbnz	r4, 8004df4 <_malloc_r+0x88>
 8004da2:	4629      	mov	r1, r5
 8004da4:	4630      	mov	r0, r6
 8004da6:	f7ff ffbf 	bl	8004d28 <sbrk_aligned>
 8004daa:	1c43      	adds	r3, r0, #1
 8004dac:	4604      	mov	r4, r0
 8004dae:	d158      	bne.n	8004e62 <_malloc_r+0xf6>
 8004db0:	f8d8 4000 	ldr.w	r4, [r8]
 8004db4:	4627      	mov	r7, r4
 8004db6:	2f00      	cmp	r7, #0
 8004db8:	d143      	bne.n	8004e42 <_malloc_r+0xd6>
 8004dba:	2c00      	cmp	r4, #0
 8004dbc:	d04b      	beq.n	8004e56 <_malloc_r+0xea>
 8004dbe:	6823      	ldr	r3, [r4, #0]
 8004dc0:	4639      	mov	r1, r7
 8004dc2:	4630      	mov	r0, r6
 8004dc4:	eb04 0903 	add.w	r9, r4, r3
 8004dc8:	f000 fe12 	bl	80059f0 <_sbrk_r>
 8004dcc:	4581      	cmp	r9, r0
 8004dce:	d142      	bne.n	8004e56 <_malloc_r+0xea>
 8004dd0:	6821      	ldr	r1, [r4, #0]
 8004dd2:	1a6d      	subs	r5, r5, r1
 8004dd4:	4629      	mov	r1, r5
 8004dd6:	4630      	mov	r0, r6
 8004dd8:	f7ff ffa6 	bl	8004d28 <sbrk_aligned>
 8004ddc:	3001      	adds	r0, #1
 8004dde:	d03a      	beq.n	8004e56 <_malloc_r+0xea>
 8004de0:	6823      	ldr	r3, [r4, #0]
 8004de2:	442b      	add	r3, r5
 8004de4:	6023      	str	r3, [r4, #0]
 8004de6:	f8d8 3000 	ldr.w	r3, [r8]
 8004dea:	685a      	ldr	r2, [r3, #4]
 8004dec:	bb62      	cbnz	r2, 8004e48 <_malloc_r+0xdc>
 8004dee:	f8c8 7000 	str.w	r7, [r8]
 8004df2:	e00f      	b.n	8004e14 <_malloc_r+0xa8>
 8004df4:	6822      	ldr	r2, [r4, #0]
 8004df6:	1b52      	subs	r2, r2, r5
 8004df8:	d420      	bmi.n	8004e3c <_malloc_r+0xd0>
 8004dfa:	2a0b      	cmp	r2, #11
 8004dfc:	d917      	bls.n	8004e2e <_malloc_r+0xc2>
 8004dfe:	1961      	adds	r1, r4, r5
 8004e00:	42a3      	cmp	r3, r4
 8004e02:	6025      	str	r5, [r4, #0]
 8004e04:	bf18      	it	ne
 8004e06:	6059      	strne	r1, [r3, #4]
 8004e08:	6863      	ldr	r3, [r4, #4]
 8004e0a:	bf08      	it	eq
 8004e0c:	f8c8 1000 	streq.w	r1, [r8]
 8004e10:	5162      	str	r2, [r4, r5]
 8004e12:	604b      	str	r3, [r1, #4]
 8004e14:	4630      	mov	r0, r6
 8004e16:	f000 f82f 	bl	8004e78 <__malloc_unlock>
 8004e1a:	f104 000b 	add.w	r0, r4, #11
 8004e1e:	1d23      	adds	r3, r4, #4
 8004e20:	f020 0007 	bic.w	r0, r0, #7
 8004e24:	1ac2      	subs	r2, r0, r3
 8004e26:	bf1c      	itt	ne
 8004e28:	1a1b      	subne	r3, r3, r0
 8004e2a:	50a3      	strne	r3, [r4, r2]
 8004e2c:	e7af      	b.n	8004d8e <_malloc_r+0x22>
 8004e2e:	6862      	ldr	r2, [r4, #4]
 8004e30:	42a3      	cmp	r3, r4
 8004e32:	bf0c      	ite	eq
 8004e34:	f8c8 2000 	streq.w	r2, [r8]
 8004e38:	605a      	strne	r2, [r3, #4]
 8004e3a:	e7eb      	b.n	8004e14 <_malloc_r+0xa8>
 8004e3c:	4623      	mov	r3, r4
 8004e3e:	6864      	ldr	r4, [r4, #4]
 8004e40:	e7ae      	b.n	8004da0 <_malloc_r+0x34>
 8004e42:	463c      	mov	r4, r7
 8004e44:	687f      	ldr	r7, [r7, #4]
 8004e46:	e7b6      	b.n	8004db6 <_malloc_r+0x4a>
 8004e48:	461a      	mov	r2, r3
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	42a3      	cmp	r3, r4
 8004e4e:	d1fb      	bne.n	8004e48 <_malloc_r+0xdc>
 8004e50:	2300      	movs	r3, #0
 8004e52:	6053      	str	r3, [r2, #4]
 8004e54:	e7de      	b.n	8004e14 <_malloc_r+0xa8>
 8004e56:	230c      	movs	r3, #12
 8004e58:	6033      	str	r3, [r6, #0]
 8004e5a:	4630      	mov	r0, r6
 8004e5c:	f000 f80c 	bl	8004e78 <__malloc_unlock>
 8004e60:	e794      	b.n	8004d8c <_malloc_r+0x20>
 8004e62:	6005      	str	r5, [r0, #0]
 8004e64:	e7d6      	b.n	8004e14 <_malloc_r+0xa8>
 8004e66:	bf00      	nop
 8004e68:	20000398 	.word	0x20000398

08004e6c <__malloc_lock>:
 8004e6c:	4801      	ldr	r0, [pc, #4]	@ (8004e74 <__malloc_lock+0x8>)
 8004e6e:	f000 be0c 	b.w	8005a8a <__retarget_lock_acquire_recursive>
 8004e72:	bf00      	nop
 8004e74:	200004dc 	.word	0x200004dc

08004e78 <__malloc_unlock>:
 8004e78:	4801      	ldr	r0, [pc, #4]	@ (8004e80 <__malloc_unlock+0x8>)
 8004e7a:	f000 be07 	b.w	8005a8c <__retarget_lock_release_recursive>
 8004e7e:	bf00      	nop
 8004e80:	200004dc 	.word	0x200004dc

08004e84 <__cvt>:
 8004e84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e86:	ed2d 8b02 	vpush	{d8}
 8004e8a:	eeb0 8b40 	vmov.f64	d8, d0
 8004e8e:	b085      	sub	sp, #20
 8004e90:	4617      	mov	r7, r2
 8004e92:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8004e94:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004e96:	ee18 2a90 	vmov	r2, s17
 8004e9a:	f025 0520 	bic.w	r5, r5, #32
 8004e9e:	2a00      	cmp	r2, #0
 8004ea0:	bfb6      	itet	lt
 8004ea2:	222d      	movlt	r2, #45	@ 0x2d
 8004ea4:	2200      	movge	r2, #0
 8004ea6:	eeb1 8b40 	vneglt.f64	d8, d0
 8004eaa:	2d46      	cmp	r5, #70	@ 0x46
 8004eac:	460c      	mov	r4, r1
 8004eae:	701a      	strb	r2, [r3, #0]
 8004eb0:	d004      	beq.n	8004ebc <__cvt+0x38>
 8004eb2:	2d45      	cmp	r5, #69	@ 0x45
 8004eb4:	d100      	bne.n	8004eb8 <__cvt+0x34>
 8004eb6:	3401      	adds	r4, #1
 8004eb8:	2102      	movs	r1, #2
 8004eba:	e000      	b.n	8004ebe <__cvt+0x3a>
 8004ebc:	2103      	movs	r1, #3
 8004ebe:	ab03      	add	r3, sp, #12
 8004ec0:	9301      	str	r3, [sp, #4]
 8004ec2:	ab02      	add	r3, sp, #8
 8004ec4:	9300      	str	r3, [sp, #0]
 8004ec6:	4622      	mov	r2, r4
 8004ec8:	4633      	mov	r3, r6
 8004eca:	eeb0 0b48 	vmov.f64	d0, d8
 8004ece:	f000 fe77 	bl	8005bc0 <_dtoa_r>
 8004ed2:	2d47      	cmp	r5, #71	@ 0x47
 8004ed4:	d114      	bne.n	8004f00 <__cvt+0x7c>
 8004ed6:	07fb      	lsls	r3, r7, #31
 8004ed8:	d50a      	bpl.n	8004ef0 <__cvt+0x6c>
 8004eda:	1902      	adds	r2, r0, r4
 8004edc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004ee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ee4:	bf08      	it	eq
 8004ee6:	9203      	streq	r2, [sp, #12]
 8004ee8:	2130      	movs	r1, #48	@ 0x30
 8004eea:	9b03      	ldr	r3, [sp, #12]
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d319      	bcc.n	8004f24 <__cvt+0xa0>
 8004ef0:	9b03      	ldr	r3, [sp, #12]
 8004ef2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004ef4:	1a1b      	subs	r3, r3, r0
 8004ef6:	6013      	str	r3, [r2, #0]
 8004ef8:	b005      	add	sp, #20
 8004efa:	ecbd 8b02 	vpop	{d8}
 8004efe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f00:	2d46      	cmp	r5, #70	@ 0x46
 8004f02:	eb00 0204 	add.w	r2, r0, r4
 8004f06:	d1e9      	bne.n	8004edc <__cvt+0x58>
 8004f08:	7803      	ldrb	r3, [r0, #0]
 8004f0a:	2b30      	cmp	r3, #48	@ 0x30
 8004f0c:	d107      	bne.n	8004f1e <__cvt+0x9a>
 8004f0e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004f12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f16:	bf1c      	itt	ne
 8004f18:	f1c4 0401 	rsbne	r4, r4, #1
 8004f1c:	6034      	strne	r4, [r6, #0]
 8004f1e:	6833      	ldr	r3, [r6, #0]
 8004f20:	441a      	add	r2, r3
 8004f22:	e7db      	b.n	8004edc <__cvt+0x58>
 8004f24:	1c5c      	adds	r4, r3, #1
 8004f26:	9403      	str	r4, [sp, #12]
 8004f28:	7019      	strb	r1, [r3, #0]
 8004f2a:	e7de      	b.n	8004eea <__cvt+0x66>

08004f2c <__exponent>:
 8004f2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f2e:	2900      	cmp	r1, #0
 8004f30:	bfba      	itte	lt
 8004f32:	4249      	neglt	r1, r1
 8004f34:	232d      	movlt	r3, #45	@ 0x2d
 8004f36:	232b      	movge	r3, #43	@ 0x2b
 8004f38:	2909      	cmp	r1, #9
 8004f3a:	7002      	strb	r2, [r0, #0]
 8004f3c:	7043      	strb	r3, [r0, #1]
 8004f3e:	dd29      	ble.n	8004f94 <__exponent+0x68>
 8004f40:	f10d 0307 	add.w	r3, sp, #7
 8004f44:	461d      	mov	r5, r3
 8004f46:	270a      	movs	r7, #10
 8004f48:	461a      	mov	r2, r3
 8004f4a:	fbb1 f6f7 	udiv	r6, r1, r7
 8004f4e:	fb07 1416 	mls	r4, r7, r6, r1
 8004f52:	3430      	adds	r4, #48	@ 0x30
 8004f54:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004f58:	460c      	mov	r4, r1
 8004f5a:	2c63      	cmp	r4, #99	@ 0x63
 8004f5c:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8004f60:	4631      	mov	r1, r6
 8004f62:	dcf1      	bgt.n	8004f48 <__exponent+0x1c>
 8004f64:	3130      	adds	r1, #48	@ 0x30
 8004f66:	1e94      	subs	r4, r2, #2
 8004f68:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004f6c:	1c41      	adds	r1, r0, #1
 8004f6e:	4623      	mov	r3, r4
 8004f70:	42ab      	cmp	r3, r5
 8004f72:	d30a      	bcc.n	8004f8a <__exponent+0x5e>
 8004f74:	f10d 0309 	add.w	r3, sp, #9
 8004f78:	1a9b      	subs	r3, r3, r2
 8004f7a:	42ac      	cmp	r4, r5
 8004f7c:	bf88      	it	hi
 8004f7e:	2300      	movhi	r3, #0
 8004f80:	3302      	adds	r3, #2
 8004f82:	4403      	add	r3, r0
 8004f84:	1a18      	subs	r0, r3, r0
 8004f86:	b003      	add	sp, #12
 8004f88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f8a:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004f8e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004f92:	e7ed      	b.n	8004f70 <__exponent+0x44>
 8004f94:	2330      	movs	r3, #48	@ 0x30
 8004f96:	3130      	adds	r1, #48	@ 0x30
 8004f98:	7083      	strb	r3, [r0, #2]
 8004f9a:	70c1      	strb	r1, [r0, #3]
 8004f9c:	1d03      	adds	r3, r0, #4
 8004f9e:	e7f1      	b.n	8004f84 <__exponent+0x58>

08004fa0 <_printf_float>:
 8004fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fa4:	b08d      	sub	sp, #52	@ 0x34
 8004fa6:	460c      	mov	r4, r1
 8004fa8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004fac:	4616      	mov	r6, r2
 8004fae:	461f      	mov	r7, r3
 8004fb0:	4605      	mov	r5, r0
 8004fb2:	f000 fce5 	bl	8005980 <_localeconv_r>
 8004fb6:	f8d0 b000 	ldr.w	fp, [r0]
 8004fba:	4658      	mov	r0, fp
 8004fbc:	f7fb f990 	bl	80002e0 <strlen>
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	930a      	str	r3, [sp, #40]	@ 0x28
 8004fc4:	f8d8 3000 	ldr.w	r3, [r8]
 8004fc8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004fcc:	6822      	ldr	r2, [r4, #0]
 8004fce:	9005      	str	r0, [sp, #20]
 8004fd0:	3307      	adds	r3, #7
 8004fd2:	f023 0307 	bic.w	r3, r3, #7
 8004fd6:	f103 0108 	add.w	r1, r3, #8
 8004fda:	f8c8 1000 	str.w	r1, [r8]
 8004fde:	ed93 0b00 	vldr	d0, [r3]
 8004fe2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8005240 <_printf_float+0x2a0>
 8004fe6:	eeb0 7bc0 	vabs.f64	d7, d0
 8004fea:	eeb4 7b46 	vcmp.f64	d7, d6
 8004fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ff2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8004ff6:	dd24      	ble.n	8005042 <_printf_float+0xa2>
 8004ff8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005000:	d502      	bpl.n	8005008 <_printf_float+0x68>
 8005002:	232d      	movs	r3, #45	@ 0x2d
 8005004:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005008:	498f      	ldr	r1, [pc, #572]	@ (8005248 <_printf_float+0x2a8>)
 800500a:	4b90      	ldr	r3, [pc, #576]	@ (800524c <_printf_float+0x2ac>)
 800500c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8005010:	bf8c      	ite	hi
 8005012:	4688      	movhi	r8, r1
 8005014:	4698      	movls	r8, r3
 8005016:	f022 0204 	bic.w	r2, r2, #4
 800501a:	2303      	movs	r3, #3
 800501c:	6123      	str	r3, [r4, #16]
 800501e:	6022      	str	r2, [r4, #0]
 8005020:	f04f 0a00 	mov.w	sl, #0
 8005024:	9700      	str	r7, [sp, #0]
 8005026:	4633      	mov	r3, r6
 8005028:	aa0b      	add	r2, sp, #44	@ 0x2c
 800502a:	4621      	mov	r1, r4
 800502c:	4628      	mov	r0, r5
 800502e:	f000 f9d1 	bl	80053d4 <_printf_common>
 8005032:	3001      	adds	r0, #1
 8005034:	f040 8089 	bne.w	800514a <_printf_float+0x1aa>
 8005038:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800503c:	b00d      	add	sp, #52	@ 0x34
 800503e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005042:	eeb4 0b40 	vcmp.f64	d0, d0
 8005046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800504a:	d709      	bvc.n	8005060 <_printf_float+0xc0>
 800504c:	ee10 3a90 	vmov	r3, s1
 8005050:	2b00      	cmp	r3, #0
 8005052:	bfbc      	itt	lt
 8005054:	232d      	movlt	r3, #45	@ 0x2d
 8005056:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800505a:	497d      	ldr	r1, [pc, #500]	@ (8005250 <_printf_float+0x2b0>)
 800505c:	4b7d      	ldr	r3, [pc, #500]	@ (8005254 <_printf_float+0x2b4>)
 800505e:	e7d5      	b.n	800500c <_printf_float+0x6c>
 8005060:	6863      	ldr	r3, [r4, #4]
 8005062:	1c59      	adds	r1, r3, #1
 8005064:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8005068:	d139      	bne.n	80050de <_printf_float+0x13e>
 800506a:	2306      	movs	r3, #6
 800506c:	6063      	str	r3, [r4, #4]
 800506e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005072:	2300      	movs	r3, #0
 8005074:	6022      	str	r2, [r4, #0]
 8005076:	9303      	str	r3, [sp, #12]
 8005078:	ab0a      	add	r3, sp, #40	@ 0x28
 800507a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800507e:	ab09      	add	r3, sp, #36	@ 0x24
 8005080:	9300      	str	r3, [sp, #0]
 8005082:	6861      	ldr	r1, [r4, #4]
 8005084:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005088:	4628      	mov	r0, r5
 800508a:	f7ff fefb 	bl	8004e84 <__cvt>
 800508e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005092:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005094:	4680      	mov	r8, r0
 8005096:	d129      	bne.n	80050ec <_printf_float+0x14c>
 8005098:	1cc8      	adds	r0, r1, #3
 800509a:	db02      	blt.n	80050a2 <_printf_float+0x102>
 800509c:	6863      	ldr	r3, [r4, #4]
 800509e:	4299      	cmp	r1, r3
 80050a0:	dd41      	ble.n	8005126 <_printf_float+0x186>
 80050a2:	f1a9 0902 	sub.w	r9, r9, #2
 80050a6:	fa5f f989 	uxtb.w	r9, r9
 80050aa:	3901      	subs	r1, #1
 80050ac:	464a      	mov	r2, r9
 80050ae:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80050b2:	9109      	str	r1, [sp, #36]	@ 0x24
 80050b4:	f7ff ff3a 	bl	8004f2c <__exponent>
 80050b8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80050ba:	1813      	adds	r3, r2, r0
 80050bc:	2a01      	cmp	r2, #1
 80050be:	4682      	mov	sl, r0
 80050c0:	6123      	str	r3, [r4, #16]
 80050c2:	dc02      	bgt.n	80050ca <_printf_float+0x12a>
 80050c4:	6822      	ldr	r2, [r4, #0]
 80050c6:	07d2      	lsls	r2, r2, #31
 80050c8:	d501      	bpl.n	80050ce <_printf_float+0x12e>
 80050ca:	3301      	adds	r3, #1
 80050cc:	6123      	str	r3, [r4, #16]
 80050ce:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d0a6      	beq.n	8005024 <_printf_float+0x84>
 80050d6:	232d      	movs	r3, #45	@ 0x2d
 80050d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80050dc:	e7a2      	b.n	8005024 <_printf_float+0x84>
 80050de:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80050e2:	d1c4      	bne.n	800506e <_printf_float+0xce>
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d1c2      	bne.n	800506e <_printf_float+0xce>
 80050e8:	2301      	movs	r3, #1
 80050ea:	e7bf      	b.n	800506c <_printf_float+0xcc>
 80050ec:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80050f0:	d9db      	bls.n	80050aa <_printf_float+0x10a>
 80050f2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 80050f6:	d118      	bne.n	800512a <_printf_float+0x18a>
 80050f8:	2900      	cmp	r1, #0
 80050fa:	6863      	ldr	r3, [r4, #4]
 80050fc:	dd0b      	ble.n	8005116 <_printf_float+0x176>
 80050fe:	6121      	str	r1, [r4, #16]
 8005100:	b913      	cbnz	r3, 8005108 <_printf_float+0x168>
 8005102:	6822      	ldr	r2, [r4, #0]
 8005104:	07d0      	lsls	r0, r2, #31
 8005106:	d502      	bpl.n	800510e <_printf_float+0x16e>
 8005108:	3301      	adds	r3, #1
 800510a:	440b      	add	r3, r1
 800510c:	6123      	str	r3, [r4, #16]
 800510e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005110:	f04f 0a00 	mov.w	sl, #0
 8005114:	e7db      	b.n	80050ce <_printf_float+0x12e>
 8005116:	b913      	cbnz	r3, 800511e <_printf_float+0x17e>
 8005118:	6822      	ldr	r2, [r4, #0]
 800511a:	07d2      	lsls	r2, r2, #31
 800511c:	d501      	bpl.n	8005122 <_printf_float+0x182>
 800511e:	3302      	adds	r3, #2
 8005120:	e7f4      	b.n	800510c <_printf_float+0x16c>
 8005122:	2301      	movs	r3, #1
 8005124:	e7f2      	b.n	800510c <_printf_float+0x16c>
 8005126:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800512a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800512c:	4299      	cmp	r1, r3
 800512e:	db05      	blt.n	800513c <_printf_float+0x19c>
 8005130:	6823      	ldr	r3, [r4, #0]
 8005132:	6121      	str	r1, [r4, #16]
 8005134:	07d8      	lsls	r0, r3, #31
 8005136:	d5ea      	bpl.n	800510e <_printf_float+0x16e>
 8005138:	1c4b      	adds	r3, r1, #1
 800513a:	e7e7      	b.n	800510c <_printf_float+0x16c>
 800513c:	2900      	cmp	r1, #0
 800513e:	bfd4      	ite	le
 8005140:	f1c1 0202 	rsble	r2, r1, #2
 8005144:	2201      	movgt	r2, #1
 8005146:	4413      	add	r3, r2
 8005148:	e7e0      	b.n	800510c <_printf_float+0x16c>
 800514a:	6823      	ldr	r3, [r4, #0]
 800514c:	055a      	lsls	r2, r3, #21
 800514e:	d407      	bmi.n	8005160 <_printf_float+0x1c0>
 8005150:	6923      	ldr	r3, [r4, #16]
 8005152:	4642      	mov	r2, r8
 8005154:	4631      	mov	r1, r6
 8005156:	4628      	mov	r0, r5
 8005158:	47b8      	blx	r7
 800515a:	3001      	adds	r0, #1
 800515c:	d12a      	bne.n	80051b4 <_printf_float+0x214>
 800515e:	e76b      	b.n	8005038 <_printf_float+0x98>
 8005160:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8005164:	f240 80e0 	bls.w	8005328 <_printf_float+0x388>
 8005168:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800516c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005174:	d133      	bne.n	80051de <_printf_float+0x23e>
 8005176:	4a38      	ldr	r2, [pc, #224]	@ (8005258 <_printf_float+0x2b8>)
 8005178:	2301      	movs	r3, #1
 800517a:	4631      	mov	r1, r6
 800517c:	4628      	mov	r0, r5
 800517e:	47b8      	blx	r7
 8005180:	3001      	adds	r0, #1
 8005182:	f43f af59 	beq.w	8005038 <_printf_float+0x98>
 8005186:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800518a:	4543      	cmp	r3, r8
 800518c:	db02      	blt.n	8005194 <_printf_float+0x1f4>
 800518e:	6823      	ldr	r3, [r4, #0]
 8005190:	07d8      	lsls	r0, r3, #31
 8005192:	d50f      	bpl.n	80051b4 <_printf_float+0x214>
 8005194:	9b05      	ldr	r3, [sp, #20]
 8005196:	465a      	mov	r2, fp
 8005198:	4631      	mov	r1, r6
 800519a:	4628      	mov	r0, r5
 800519c:	47b8      	blx	r7
 800519e:	3001      	adds	r0, #1
 80051a0:	f43f af4a 	beq.w	8005038 <_printf_float+0x98>
 80051a4:	f04f 0900 	mov.w	r9, #0
 80051a8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80051ac:	f104 0a1a 	add.w	sl, r4, #26
 80051b0:	45c8      	cmp	r8, r9
 80051b2:	dc09      	bgt.n	80051c8 <_printf_float+0x228>
 80051b4:	6823      	ldr	r3, [r4, #0]
 80051b6:	079b      	lsls	r3, r3, #30
 80051b8:	f100 8107 	bmi.w	80053ca <_printf_float+0x42a>
 80051bc:	68e0      	ldr	r0, [r4, #12]
 80051be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80051c0:	4298      	cmp	r0, r3
 80051c2:	bfb8      	it	lt
 80051c4:	4618      	movlt	r0, r3
 80051c6:	e739      	b.n	800503c <_printf_float+0x9c>
 80051c8:	2301      	movs	r3, #1
 80051ca:	4652      	mov	r2, sl
 80051cc:	4631      	mov	r1, r6
 80051ce:	4628      	mov	r0, r5
 80051d0:	47b8      	blx	r7
 80051d2:	3001      	adds	r0, #1
 80051d4:	f43f af30 	beq.w	8005038 <_printf_float+0x98>
 80051d8:	f109 0901 	add.w	r9, r9, #1
 80051dc:	e7e8      	b.n	80051b0 <_printf_float+0x210>
 80051de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	dc3b      	bgt.n	800525c <_printf_float+0x2bc>
 80051e4:	4a1c      	ldr	r2, [pc, #112]	@ (8005258 <_printf_float+0x2b8>)
 80051e6:	2301      	movs	r3, #1
 80051e8:	4631      	mov	r1, r6
 80051ea:	4628      	mov	r0, r5
 80051ec:	47b8      	blx	r7
 80051ee:	3001      	adds	r0, #1
 80051f0:	f43f af22 	beq.w	8005038 <_printf_float+0x98>
 80051f4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80051f8:	ea59 0303 	orrs.w	r3, r9, r3
 80051fc:	d102      	bne.n	8005204 <_printf_float+0x264>
 80051fe:	6823      	ldr	r3, [r4, #0]
 8005200:	07d9      	lsls	r1, r3, #31
 8005202:	d5d7      	bpl.n	80051b4 <_printf_float+0x214>
 8005204:	9b05      	ldr	r3, [sp, #20]
 8005206:	465a      	mov	r2, fp
 8005208:	4631      	mov	r1, r6
 800520a:	4628      	mov	r0, r5
 800520c:	47b8      	blx	r7
 800520e:	3001      	adds	r0, #1
 8005210:	f43f af12 	beq.w	8005038 <_printf_float+0x98>
 8005214:	f04f 0a00 	mov.w	sl, #0
 8005218:	f104 0b1a 	add.w	fp, r4, #26
 800521c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800521e:	425b      	negs	r3, r3
 8005220:	4553      	cmp	r3, sl
 8005222:	dc01      	bgt.n	8005228 <_printf_float+0x288>
 8005224:	464b      	mov	r3, r9
 8005226:	e794      	b.n	8005152 <_printf_float+0x1b2>
 8005228:	2301      	movs	r3, #1
 800522a:	465a      	mov	r2, fp
 800522c:	4631      	mov	r1, r6
 800522e:	4628      	mov	r0, r5
 8005230:	47b8      	blx	r7
 8005232:	3001      	adds	r0, #1
 8005234:	f43f af00 	beq.w	8005038 <_printf_float+0x98>
 8005238:	f10a 0a01 	add.w	sl, sl, #1
 800523c:	e7ee      	b.n	800521c <_printf_float+0x27c>
 800523e:	bf00      	nop
 8005240:	ffffffff 	.word	0xffffffff
 8005244:	7fefffff 	.word	0x7fefffff
 8005248:	08007a44 	.word	0x08007a44
 800524c:	08007a40 	.word	0x08007a40
 8005250:	08007a4c 	.word	0x08007a4c
 8005254:	08007a48 	.word	0x08007a48
 8005258:	08007a50 	.word	0x08007a50
 800525c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800525e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005262:	4553      	cmp	r3, sl
 8005264:	bfa8      	it	ge
 8005266:	4653      	movge	r3, sl
 8005268:	2b00      	cmp	r3, #0
 800526a:	4699      	mov	r9, r3
 800526c:	dc37      	bgt.n	80052de <_printf_float+0x33e>
 800526e:	2300      	movs	r3, #0
 8005270:	9307      	str	r3, [sp, #28]
 8005272:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005276:	f104 021a 	add.w	r2, r4, #26
 800527a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800527c:	9907      	ldr	r1, [sp, #28]
 800527e:	9306      	str	r3, [sp, #24]
 8005280:	eba3 0309 	sub.w	r3, r3, r9
 8005284:	428b      	cmp	r3, r1
 8005286:	dc31      	bgt.n	80052ec <_printf_float+0x34c>
 8005288:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800528a:	459a      	cmp	sl, r3
 800528c:	dc3b      	bgt.n	8005306 <_printf_float+0x366>
 800528e:	6823      	ldr	r3, [r4, #0]
 8005290:	07da      	lsls	r2, r3, #31
 8005292:	d438      	bmi.n	8005306 <_printf_float+0x366>
 8005294:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005296:	ebaa 0903 	sub.w	r9, sl, r3
 800529a:	9b06      	ldr	r3, [sp, #24]
 800529c:	ebaa 0303 	sub.w	r3, sl, r3
 80052a0:	4599      	cmp	r9, r3
 80052a2:	bfa8      	it	ge
 80052a4:	4699      	movge	r9, r3
 80052a6:	f1b9 0f00 	cmp.w	r9, #0
 80052aa:	dc34      	bgt.n	8005316 <_printf_float+0x376>
 80052ac:	f04f 0800 	mov.w	r8, #0
 80052b0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80052b4:	f104 0b1a 	add.w	fp, r4, #26
 80052b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052ba:	ebaa 0303 	sub.w	r3, sl, r3
 80052be:	eba3 0309 	sub.w	r3, r3, r9
 80052c2:	4543      	cmp	r3, r8
 80052c4:	f77f af76 	ble.w	80051b4 <_printf_float+0x214>
 80052c8:	2301      	movs	r3, #1
 80052ca:	465a      	mov	r2, fp
 80052cc:	4631      	mov	r1, r6
 80052ce:	4628      	mov	r0, r5
 80052d0:	47b8      	blx	r7
 80052d2:	3001      	adds	r0, #1
 80052d4:	f43f aeb0 	beq.w	8005038 <_printf_float+0x98>
 80052d8:	f108 0801 	add.w	r8, r8, #1
 80052dc:	e7ec      	b.n	80052b8 <_printf_float+0x318>
 80052de:	4642      	mov	r2, r8
 80052e0:	4631      	mov	r1, r6
 80052e2:	4628      	mov	r0, r5
 80052e4:	47b8      	blx	r7
 80052e6:	3001      	adds	r0, #1
 80052e8:	d1c1      	bne.n	800526e <_printf_float+0x2ce>
 80052ea:	e6a5      	b.n	8005038 <_printf_float+0x98>
 80052ec:	2301      	movs	r3, #1
 80052ee:	4631      	mov	r1, r6
 80052f0:	4628      	mov	r0, r5
 80052f2:	9206      	str	r2, [sp, #24]
 80052f4:	47b8      	blx	r7
 80052f6:	3001      	adds	r0, #1
 80052f8:	f43f ae9e 	beq.w	8005038 <_printf_float+0x98>
 80052fc:	9b07      	ldr	r3, [sp, #28]
 80052fe:	9a06      	ldr	r2, [sp, #24]
 8005300:	3301      	adds	r3, #1
 8005302:	9307      	str	r3, [sp, #28]
 8005304:	e7b9      	b.n	800527a <_printf_float+0x2da>
 8005306:	9b05      	ldr	r3, [sp, #20]
 8005308:	465a      	mov	r2, fp
 800530a:	4631      	mov	r1, r6
 800530c:	4628      	mov	r0, r5
 800530e:	47b8      	blx	r7
 8005310:	3001      	adds	r0, #1
 8005312:	d1bf      	bne.n	8005294 <_printf_float+0x2f4>
 8005314:	e690      	b.n	8005038 <_printf_float+0x98>
 8005316:	9a06      	ldr	r2, [sp, #24]
 8005318:	464b      	mov	r3, r9
 800531a:	4442      	add	r2, r8
 800531c:	4631      	mov	r1, r6
 800531e:	4628      	mov	r0, r5
 8005320:	47b8      	blx	r7
 8005322:	3001      	adds	r0, #1
 8005324:	d1c2      	bne.n	80052ac <_printf_float+0x30c>
 8005326:	e687      	b.n	8005038 <_printf_float+0x98>
 8005328:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800532c:	f1b9 0f01 	cmp.w	r9, #1
 8005330:	dc01      	bgt.n	8005336 <_printf_float+0x396>
 8005332:	07db      	lsls	r3, r3, #31
 8005334:	d536      	bpl.n	80053a4 <_printf_float+0x404>
 8005336:	2301      	movs	r3, #1
 8005338:	4642      	mov	r2, r8
 800533a:	4631      	mov	r1, r6
 800533c:	4628      	mov	r0, r5
 800533e:	47b8      	blx	r7
 8005340:	3001      	adds	r0, #1
 8005342:	f43f ae79 	beq.w	8005038 <_printf_float+0x98>
 8005346:	9b05      	ldr	r3, [sp, #20]
 8005348:	465a      	mov	r2, fp
 800534a:	4631      	mov	r1, r6
 800534c:	4628      	mov	r0, r5
 800534e:	47b8      	blx	r7
 8005350:	3001      	adds	r0, #1
 8005352:	f43f ae71 	beq.w	8005038 <_printf_float+0x98>
 8005356:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800535a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800535e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005362:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8005366:	d018      	beq.n	800539a <_printf_float+0x3fa>
 8005368:	464b      	mov	r3, r9
 800536a:	f108 0201 	add.w	r2, r8, #1
 800536e:	4631      	mov	r1, r6
 8005370:	4628      	mov	r0, r5
 8005372:	47b8      	blx	r7
 8005374:	3001      	adds	r0, #1
 8005376:	d10c      	bne.n	8005392 <_printf_float+0x3f2>
 8005378:	e65e      	b.n	8005038 <_printf_float+0x98>
 800537a:	2301      	movs	r3, #1
 800537c:	465a      	mov	r2, fp
 800537e:	4631      	mov	r1, r6
 8005380:	4628      	mov	r0, r5
 8005382:	47b8      	blx	r7
 8005384:	3001      	adds	r0, #1
 8005386:	f43f ae57 	beq.w	8005038 <_printf_float+0x98>
 800538a:	f108 0801 	add.w	r8, r8, #1
 800538e:	45c8      	cmp	r8, r9
 8005390:	dbf3      	blt.n	800537a <_printf_float+0x3da>
 8005392:	4653      	mov	r3, sl
 8005394:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005398:	e6dc      	b.n	8005154 <_printf_float+0x1b4>
 800539a:	f04f 0800 	mov.w	r8, #0
 800539e:	f104 0b1a 	add.w	fp, r4, #26
 80053a2:	e7f4      	b.n	800538e <_printf_float+0x3ee>
 80053a4:	2301      	movs	r3, #1
 80053a6:	4642      	mov	r2, r8
 80053a8:	e7e1      	b.n	800536e <_printf_float+0x3ce>
 80053aa:	2301      	movs	r3, #1
 80053ac:	464a      	mov	r2, r9
 80053ae:	4631      	mov	r1, r6
 80053b0:	4628      	mov	r0, r5
 80053b2:	47b8      	blx	r7
 80053b4:	3001      	adds	r0, #1
 80053b6:	f43f ae3f 	beq.w	8005038 <_printf_float+0x98>
 80053ba:	f108 0801 	add.w	r8, r8, #1
 80053be:	68e3      	ldr	r3, [r4, #12]
 80053c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80053c2:	1a5b      	subs	r3, r3, r1
 80053c4:	4543      	cmp	r3, r8
 80053c6:	dcf0      	bgt.n	80053aa <_printf_float+0x40a>
 80053c8:	e6f8      	b.n	80051bc <_printf_float+0x21c>
 80053ca:	f04f 0800 	mov.w	r8, #0
 80053ce:	f104 0919 	add.w	r9, r4, #25
 80053d2:	e7f4      	b.n	80053be <_printf_float+0x41e>

080053d4 <_printf_common>:
 80053d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053d8:	4616      	mov	r6, r2
 80053da:	4698      	mov	r8, r3
 80053dc:	688a      	ldr	r2, [r1, #8]
 80053de:	690b      	ldr	r3, [r1, #16]
 80053e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80053e4:	4293      	cmp	r3, r2
 80053e6:	bfb8      	it	lt
 80053e8:	4613      	movlt	r3, r2
 80053ea:	6033      	str	r3, [r6, #0]
 80053ec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80053f0:	4607      	mov	r7, r0
 80053f2:	460c      	mov	r4, r1
 80053f4:	b10a      	cbz	r2, 80053fa <_printf_common+0x26>
 80053f6:	3301      	adds	r3, #1
 80053f8:	6033      	str	r3, [r6, #0]
 80053fa:	6823      	ldr	r3, [r4, #0]
 80053fc:	0699      	lsls	r1, r3, #26
 80053fe:	bf42      	ittt	mi
 8005400:	6833      	ldrmi	r3, [r6, #0]
 8005402:	3302      	addmi	r3, #2
 8005404:	6033      	strmi	r3, [r6, #0]
 8005406:	6825      	ldr	r5, [r4, #0]
 8005408:	f015 0506 	ands.w	r5, r5, #6
 800540c:	d106      	bne.n	800541c <_printf_common+0x48>
 800540e:	f104 0a19 	add.w	sl, r4, #25
 8005412:	68e3      	ldr	r3, [r4, #12]
 8005414:	6832      	ldr	r2, [r6, #0]
 8005416:	1a9b      	subs	r3, r3, r2
 8005418:	42ab      	cmp	r3, r5
 800541a:	dc26      	bgt.n	800546a <_printf_common+0x96>
 800541c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005420:	6822      	ldr	r2, [r4, #0]
 8005422:	3b00      	subs	r3, #0
 8005424:	bf18      	it	ne
 8005426:	2301      	movne	r3, #1
 8005428:	0692      	lsls	r2, r2, #26
 800542a:	d42b      	bmi.n	8005484 <_printf_common+0xb0>
 800542c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005430:	4641      	mov	r1, r8
 8005432:	4638      	mov	r0, r7
 8005434:	47c8      	blx	r9
 8005436:	3001      	adds	r0, #1
 8005438:	d01e      	beq.n	8005478 <_printf_common+0xa4>
 800543a:	6823      	ldr	r3, [r4, #0]
 800543c:	6922      	ldr	r2, [r4, #16]
 800543e:	f003 0306 	and.w	r3, r3, #6
 8005442:	2b04      	cmp	r3, #4
 8005444:	bf02      	ittt	eq
 8005446:	68e5      	ldreq	r5, [r4, #12]
 8005448:	6833      	ldreq	r3, [r6, #0]
 800544a:	1aed      	subeq	r5, r5, r3
 800544c:	68a3      	ldr	r3, [r4, #8]
 800544e:	bf0c      	ite	eq
 8005450:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005454:	2500      	movne	r5, #0
 8005456:	4293      	cmp	r3, r2
 8005458:	bfc4      	itt	gt
 800545a:	1a9b      	subgt	r3, r3, r2
 800545c:	18ed      	addgt	r5, r5, r3
 800545e:	2600      	movs	r6, #0
 8005460:	341a      	adds	r4, #26
 8005462:	42b5      	cmp	r5, r6
 8005464:	d11a      	bne.n	800549c <_printf_common+0xc8>
 8005466:	2000      	movs	r0, #0
 8005468:	e008      	b.n	800547c <_printf_common+0xa8>
 800546a:	2301      	movs	r3, #1
 800546c:	4652      	mov	r2, sl
 800546e:	4641      	mov	r1, r8
 8005470:	4638      	mov	r0, r7
 8005472:	47c8      	blx	r9
 8005474:	3001      	adds	r0, #1
 8005476:	d103      	bne.n	8005480 <_printf_common+0xac>
 8005478:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800547c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005480:	3501      	adds	r5, #1
 8005482:	e7c6      	b.n	8005412 <_printf_common+0x3e>
 8005484:	18e1      	adds	r1, r4, r3
 8005486:	1c5a      	adds	r2, r3, #1
 8005488:	2030      	movs	r0, #48	@ 0x30
 800548a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800548e:	4422      	add	r2, r4
 8005490:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005494:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005498:	3302      	adds	r3, #2
 800549a:	e7c7      	b.n	800542c <_printf_common+0x58>
 800549c:	2301      	movs	r3, #1
 800549e:	4622      	mov	r2, r4
 80054a0:	4641      	mov	r1, r8
 80054a2:	4638      	mov	r0, r7
 80054a4:	47c8      	blx	r9
 80054a6:	3001      	adds	r0, #1
 80054a8:	d0e6      	beq.n	8005478 <_printf_common+0xa4>
 80054aa:	3601      	adds	r6, #1
 80054ac:	e7d9      	b.n	8005462 <_printf_common+0x8e>
	...

080054b0 <_printf_i>:
 80054b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054b4:	7e0f      	ldrb	r7, [r1, #24]
 80054b6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80054b8:	2f78      	cmp	r7, #120	@ 0x78
 80054ba:	4691      	mov	r9, r2
 80054bc:	4680      	mov	r8, r0
 80054be:	460c      	mov	r4, r1
 80054c0:	469a      	mov	sl, r3
 80054c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80054c6:	d807      	bhi.n	80054d8 <_printf_i+0x28>
 80054c8:	2f62      	cmp	r7, #98	@ 0x62
 80054ca:	d80a      	bhi.n	80054e2 <_printf_i+0x32>
 80054cc:	2f00      	cmp	r7, #0
 80054ce:	f000 80d1 	beq.w	8005674 <_printf_i+0x1c4>
 80054d2:	2f58      	cmp	r7, #88	@ 0x58
 80054d4:	f000 80b8 	beq.w	8005648 <_printf_i+0x198>
 80054d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80054dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80054e0:	e03a      	b.n	8005558 <_printf_i+0xa8>
 80054e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80054e6:	2b15      	cmp	r3, #21
 80054e8:	d8f6      	bhi.n	80054d8 <_printf_i+0x28>
 80054ea:	a101      	add	r1, pc, #4	@ (adr r1, 80054f0 <_printf_i+0x40>)
 80054ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80054f0:	08005549 	.word	0x08005549
 80054f4:	0800555d 	.word	0x0800555d
 80054f8:	080054d9 	.word	0x080054d9
 80054fc:	080054d9 	.word	0x080054d9
 8005500:	080054d9 	.word	0x080054d9
 8005504:	080054d9 	.word	0x080054d9
 8005508:	0800555d 	.word	0x0800555d
 800550c:	080054d9 	.word	0x080054d9
 8005510:	080054d9 	.word	0x080054d9
 8005514:	080054d9 	.word	0x080054d9
 8005518:	080054d9 	.word	0x080054d9
 800551c:	0800565b 	.word	0x0800565b
 8005520:	08005587 	.word	0x08005587
 8005524:	08005615 	.word	0x08005615
 8005528:	080054d9 	.word	0x080054d9
 800552c:	080054d9 	.word	0x080054d9
 8005530:	0800567d 	.word	0x0800567d
 8005534:	080054d9 	.word	0x080054d9
 8005538:	08005587 	.word	0x08005587
 800553c:	080054d9 	.word	0x080054d9
 8005540:	080054d9 	.word	0x080054d9
 8005544:	0800561d 	.word	0x0800561d
 8005548:	6833      	ldr	r3, [r6, #0]
 800554a:	1d1a      	adds	r2, r3, #4
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	6032      	str	r2, [r6, #0]
 8005550:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005554:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005558:	2301      	movs	r3, #1
 800555a:	e09c      	b.n	8005696 <_printf_i+0x1e6>
 800555c:	6833      	ldr	r3, [r6, #0]
 800555e:	6820      	ldr	r0, [r4, #0]
 8005560:	1d19      	adds	r1, r3, #4
 8005562:	6031      	str	r1, [r6, #0]
 8005564:	0606      	lsls	r6, r0, #24
 8005566:	d501      	bpl.n	800556c <_printf_i+0xbc>
 8005568:	681d      	ldr	r5, [r3, #0]
 800556a:	e003      	b.n	8005574 <_printf_i+0xc4>
 800556c:	0645      	lsls	r5, r0, #25
 800556e:	d5fb      	bpl.n	8005568 <_printf_i+0xb8>
 8005570:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005574:	2d00      	cmp	r5, #0
 8005576:	da03      	bge.n	8005580 <_printf_i+0xd0>
 8005578:	232d      	movs	r3, #45	@ 0x2d
 800557a:	426d      	negs	r5, r5
 800557c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005580:	4858      	ldr	r0, [pc, #352]	@ (80056e4 <_printf_i+0x234>)
 8005582:	230a      	movs	r3, #10
 8005584:	e011      	b.n	80055aa <_printf_i+0xfa>
 8005586:	6821      	ldr	r1, [r4, #0]
 8005588:	6833      	ldr	r3, [r6, #0]
 800558a:	0608      	lsls	r0, r1, #24
 800558c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005590:	d402      	bmi.n	8005598 <_printf_i+0xe8>
 8005592:	0649      	lsls	r1, r1, #25
 8005594:	bf48      	it	mi
 8005596:	b2ad      	uxthmi	r5, r5
 8005598:	2f6f      	cmp	r7, #111	@ 0x6f
 800559a:	4852      	ldr	r0, [pc, #328]	@ (80056e4 <_printf_i+0x234>)
 800559c:	6033      	str	r3, [r6, #0]
 800559e:	bf14      	ite	ne
 80055a0:	230a      	movne	r3, #10
 80055a2:	2308      	moveq	r3, #8
 80055a4:	2100      	movs	r1, #0
 80055a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80055aa:	6866      	ldr	r6, [r4, #4]
 80055ac:	60a6      	str	r6, [r4, #8]
 80055ae:	2e00      	cmp	r6, #0
 80055b0:	db05      	blt.n	80055be <_printf_i+0x10e>
 80055b2:	6821      	ldr	r1, [r4, #0]
 80055b4:	432e      	orrs	r6, r5
 80055b6:	f021 0104 	bic.w	r1, r1, #4
 80055ba:	6021      	str	r1, [r4, #0]
 80055bc:	d04b      	beq.n	8005656 <_printf_i+0x1a6>
 80055be:	4616      	mov	r6, r2
 80055c0:	fbb5 f1f3 	udiv	r1, r5, r3
 80055c4:	fb03 5711 	mls	r7, r3, r1, r5
 80055c8:	5dc7      	ldrb	r7, [r0, r7]
 80055ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80055ce:	462f      	mov	r7, r5
 80055d0:	42bb      	cmp	r3, r7
 80055d2:	460d      	mov	r5, r1
 80055d4:	d9f4      	bls.n	80055c0 <_printf_i+0x110>
 80055d6:	2b08      	cmp	r3, #8
 80055d8:	d10b      	bne.n	80055f2 <_printf_i+0x142>
 80055da:	6823      	ldr	r3, [r4, #0]
 80055dc:	07df      	lsls	r7, r3, #31
 80055de:	d508      	bpl.n	80055f2 <_printf_i+0x142>
 80055e0:	6923      	ldr	r3, [r4, #16]
 80055e2:	6861      	ldr	r1, [r4, #4]
 80055e4:	4299      	cmp	r1, r3
 80055e6:	bfde      	ittt	le
 80055e8:	2330      	movle	r3, #48	@ 0x30
 80055ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 80055ee:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80055f2:	1b92      	subs	r2, r2, r6
 80055f4:	6122      	str	r2, [r4, #16]
 80055f6:	f8cd a000 	str.w	sl, [sp]
 80055fa:	464b      	mov	r3, r9
 80055fc:	aa03      	add	r2, sp, #12
 80055fe:	4621      	mov	r1, r4
 8005600:	4640      	mov	r0, r8
 8005602:	f7ff fee7 	bl	80053d4 <_printf_common>
 8005606:	3001      	adds	r0, #1
 8005608:	d14a      	bne.n	80056a0 <_printf_i+0x1f0>
 800560a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800560e:	b004      	add	sp, #16
 8005610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005614:	6823      	ldr	r3, [r4, #0]
 8005616:	f043 0320 	orr.w	r3, r3, #32
 800561a:	6023      	str	r3, [r4, #0]
 800561c:	4832      	ldr	r0, [pc, #200]	@ (80056e8 <_printf_i+0x238>)
 800561e:	2778      	movs	r7, #120	@ 0x78
 8005620:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005624:	6823      	ldr	r3, [r4, #0]
 8005626:	6831      	ldr	r1, [r6, #0]
 8005628:	061f      	lsls	r7, r3, #24
 800562a:	f851 5b04 	ldr.w	r5, [r1], #4
 800562e:	d402      	bmi.n	8005636 <_printf_i+0x186>
 8005630:	065f      	lsls	r7, r3, #25
 8005632:	bf48      	it	mi
 8005634:	b2ad      	uxthmi	r5, r5
 8005636:	6031      	str	r1, [r6, #0]
 8005638:	07d9      	lsls	r1, r3, #31
 800563a:	bf44      	itt	mi
 800563c:	f043 0320 	orrmi.w	r3, r3, #32
 8005640:	6023      	strmi	r3, [r4, #0]
 8005642:	b11d      	cbz	r5, 800564c <_printf_i+0x19c>
 8005644:	2310      	movs	r3, #16
 8005646:	e7ad      	b.n	80055a4 <_printf_i+0xf4>
 8005648:	4826      	ldr	r0, [pc, #152]	@ (80056e4 <_printf_i+0x234>)
 800564a:	e7e9      	b.n	8005620 <_printf_i+0x170>
 800564c:	6823      	ldr	r3, [r4, #0]
 800564e:	f023 0320 	bic.w	r3, r3, #32
 8005652:	6023      	str	r3, [r4, #0]
 8005654:	e7f6      	b.n	8005644 <_printf_i+0x194>
 8005656:	4616      	mov	r6, r2
 8005658:	e7bd      	b.n	80055d6 <_printf_i+0x126>
 800565a:	6833      	ldr	r3, [r6, #0]
 800565c:	6825      	ldr	r5, [r4, #0]
 800565e:	6961      	ldr	r1, [r4, #20]
 8005660:	1d18      	adds	r0, r3, #4
 8005662:	6030      	str	r0, [r6, #0]
 8005664:	062e      	lsls	r6, r5, #24
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	d501      	bpl.n	800566e <_printf_i+0x1be>
 800566a:	6019      	str	r1, [r3, #0]
 800566c:	e002      	b.n	8005674 <_printf_i+0x1c4>
 800566e:	0668      	lsls	r0, r5, #25
 8005670:	d5fb      	bpl.n	800566a <_printf_i+0x1ba>
 8005672:	8019      	strh	r1, [r3, #0]
 8005674:	2300      	movs	r3, #0
 8005676:	6123      	str	r3, [r4, #16]
 8005678:	4616      	mov	r6, r2
 800567a:	e7bc      	b.n	80055f6 <_printf_i+0x146>
 800567c:	6833      	ldr	r3, [r6, #0]
 800567e:	1d1a      	adds	r2, r3, #4
 8005680:	6032      	str	r2, [r6, #0]
 8005682:	681e      	ldr	r6, [r3, #0]
 8005684:	6862      	ldr	r2, [r4, #4]
 8005686:	2100      	movs	r1, #0
 8005688:	4630      	mov	r0, r6
 800568a:	f7fa fdd9 	bl	8000240 <memchr>
 800568e:	b108      	cbz	r0, 8005694 <_printf_i+0x1e4>
 8005690:	1b80      	subs	r0, r0, r6
 8005692:	6060      	str	r0, [r4, #4]
 8005694:	6863      	ldr	r3, [r4, #4]
 8005696:	6123      	str	r3, [r4, #16]
 8005698:	2300      	movs	r3, #0
 800569a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800569e:	e7aa      	b.n	80055f6 <_printf_i+0x146>
 80056a0:	6923      	ldr	r3, [r4, #16]
 80056a2:	4632      	mov	r2, r6
 80056a4:	4649      	mov	r1, r9
 80056a6:	4640      	mov	r0, r8
 80056a8:	47d0      	blx	sl
 80056aa:	3001      	adds	r0, #1
 80056ac:	d0ad      	beq.n	800560a <_printf_i+0x15a>
 80056ae:	6823      	ldr	r3, [r4, #0]
 80056b0:	079b      	lsls	r3, r3, #30
 80056b2:	d413      	bmi.n	80056dc <_printf_i+0x22c>
 80056b4:	68e0      	ldr	r0, [r4, #12]
 80056b6:	9b03      	ldr	r3, [sp, #12]
 80056b8:	4298      	cmp	r0, r3
 80056ba:	bfb8      	it	lt
 80056bc:	4618      	movlt	r0, r3
 80056be:	e7a6      	b.n	800560e <_printf_i+0x15e>
 80056c0:	2301      	movs	r3, #1
 80056c2:	4632      	mov	r2, r6
 80056c4:	4649      	mov	r1, r9
 80056c6:	4640      	mov	r0, r8
 80056c8:	47d0      	blx	sl
 80056ca:	3001      	adds	r0, #1
 80056cc:	d09d      	beq.n	800560a <_printf_i+0x15a>
 80056ce:	3501      	adds	r5, #1
 80056d0:	68e3      	ldr	r3, [r4, #12]
 80056d2:	9903      	ldr	r1, [sp, #12]
 80056d4:	1a5b      	subs	r3, r3, r1
 80056d6:	42ab      	cmp	r3, r5
 80056d8:	dcf2      	bgt.n	80056c0 <_printf_i+0x210>
 80056da:	e7eb      	b.n	80056b4 <_printf_i+0x204>
 80056dc:	2500      	movs	r5, #0
 80056de:	f104 0619 	add.w	r6, r4, #25
 80056e2:	e7f5      	b.n	80056d0 <_printf_i+0x220>
 80056e4:	08007a52 	.word	0x08007a52
 80056e8:	08007a63 	.word	0x08007a63

080056ec <std>:
 80056ec:	2300      	movs	r3, #0
 80056ee:	b510      	push	{r4, lr}
 80056f0:	4604      	mov	r4, r0
 80056f2:	e9c0 3300 	strd	r3, r3, [r0]
 80056f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80056fa:	6083      	str	r3, [r0, #8]
 80056fc:	8181      	strh	r1, [r0, #12]
 80056fe:	6643      	str	r3, [r0, #100]	@ 0x64
 8005700:	81c2      	strh	r2, [r0, #14]
 8005702:	6183      	str	r3, [r0, #24]
 8005704:	4619      	mov	r1, r3
 8005706:	2208      	movs	r2, #8
 8005708:	305c      	adds	r0, #92	@ 0x5c
 800570a:	f000 f931 	bl	8005970 <memset>
 800570e:	4b0d      	ldr	r3, [pc, #52]	@ (8005744 <std+0x58>)
 8005710:	6263      	str	r3, [r4, #36]	@ 0x24
 8005712:	4b0d      	ldr	r3, [pc, #52]	@ (8005748 <std+0x5c>)
 8005714:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005716:	4b0d      	ldr	r3, [pc, #52]	@ (800574c <std+0x60>)
 8005718:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800571a:	4b0d      	ldr	r3, [pc, #52]	@ (8005750 <std+0x64>)
 800571c:	6323      	str	r3, [r4, #48]	@ 0x30
 800571e:	4b0d      	ldr	r3, [pc, #52]	@ (8005754 <std+0x68>)
 8005720:	6224      	str	r4, [r4, #32]
 8005722:	429c      	cmp	r4, r3
 8005724:	d006      	beq.n	8005734 <std+0x48>
 8005726:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800572a:	4294      	cmp	r4, r2
 800572c:	d002      	beq.n	8005734 <std+0x48>
 800572e:	33d0      	adds	r3, #208	@ 0xd0
 8005730:	429c      	cmp	r4, r3
 8005732:	d105      	bne.n	8005740 <std+0x54>
 8005734:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005738:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800573c:	f000 b9a4 	b.w	8005a88 <__retarget_lock_init_recursive>
 8005740:	bd10      	pop	{r4, pc}
 8005742:	bf00      	nop
 8005744:	08005871 	.word	0x08005871
 8005748:	08005893 	.word	0x08005893
 800574c:	080058cb 	.word	0x080058cb
 8005750:	080058ef 	.word	0x080058ef
 8005754:	2000039c 	.word	0x2000039c

08005758 <stdio_exit_handler>:
 8005758:	4a02      	ldr	r2, [pc, #8]	@ (8005764 <stdio_exit_handler+0xc>)
 800575a:	4903      	ldr	r1, [pc, #12]	@ (8005768 <stdio_exit_handler+0x10>)
 800575c:	4803      	ldr	r0, [pc, #12]	@ (800576c <stdio_exit_handler+0x14>)
 800575e:	f000 b869 	b.w	8005834 <_fwalk_sglue>
 8005762:	bf00      	nop
 8005764:	20000010 	.word	0x20000010
 8005768:	080071bd 	.word	0x080071bd
 800576c:	20000020 	.word	0x20000020

08005770 <cleanup_stdio>:
 8005770:	6841      	ldr	r1, [r0, #4]
 8005772:	4b0c      	ldr	r3, [pc, #48]	@ (80057a4 <cleanup_stdio+0x34>)
 8005774:	4299      	cmp	r1, r3
 8005776:	b510      	push	{r4, lr}
 8005778:	4604      	mov	r4, r0
 800577a:	d001      	beq.n	8005780 <cleanup_stdio+0x10>
 800577c:	f001 fd1e 	bl	80071bc <_fflush_r>
 8005780:	68a1      	ldr	r1, [r4, #8]
 8005782:	4b09      	ldr	r3, [pc, #36]	@ (80057a8 <cleanup_stdio+0x38>)
 8005784:	4299      	cmp	r1, r3
 8005786:	d002      	beq.n	800578e <cleanup_stdio+0x1e>
 8005788:	4620      	mov	r0, r4
 800578a:	f001 fd17 	bl	80071bc <_fflush_r>
 800578e:	68e1      	ldr	r1, [r4, #12]
 8005790:	4b06      	ldr	r3, [pc, #24]	@ (80057ac <cleanup_stdio+0x3c>)
 8005792:	4299      	cmp	r1, r3
 8005794:	d004      	beq.n	80057a0 <cleanup_stdio+0x30>
 8005796:	4620      	mov	r0, r4
 8005798:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800579c:	f001 bd0e 	b.w	80071bc <_fflush_r>
 80057a0:	bd10      	pop	{r4, pc}
 80057a2:	bf00      	nop
 80057a4:	2000039c 	.word	0x2000039c
 80057a8:	20000404 	.word	0x20000404
 80057ac:	2000046c 	.word	0x2000046c

080057b0 <global_stdio_init.part.0>:
 80057b0:	b510      	push	{r4, lr}
 80057b2:	4b0b      	ldr	r3, [pc, #44]	@ (80057e0 <global_stdio_init.part.0+0x30>)
 80057b4:	4c0b      	ldr	r4, [pc, #44]	@ (80057e4 <global_stdio_init.part.0+0x34>)
 80057b6:	4a0c      	ldr	r2, [pc, #48]	@ (80057e8 <global_stdio_init.part.0+0x38>)
 80057b8:	601a      	str	r2, [r3, #0]
 80057ba:	4620      	mov	r0, r4
 80057bc:	2200      	movs	r2, #0
 80057be:	2104      	movs	r1, #4
 80057c0:	f7ff ff94 	bl	80056ec <std>
 80057c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80057c8:	2201      	movs	r2, #1
 80057ca:	2109      	movs	r1, #9
 80057cc:	f7ff ff8e 	bl	80056ec <std>
 80057d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80057d4:	2202      	movs	r2, #2
 80057d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057da:	2112      	movs	r1, #18
 80057dc:	f7ff bf86 	b.w	80056ec <std>
 80057e0:	200004d4 	.word	0x200004d4
 80057e4:	2000039c 	.word	0x2000039c
 80057e8:	08005759 	.word	0x08005759

080057ec <__sfp_lock_acquire>:
 80057ec:	4801      	ldr	r0, [pc, #4]	@ (80057f4 <__sfp_lock_acquire+0x8>)
 80057ee:	f000 b94c 	b.w	8005a8a <__retarget_lock_acquire_recursive>
 80057f2:	bf00      	nop
 80057f4:	200004dd 	.word	0x200004dd

080057f8 <__sfp_lock_release>:
 80057f8:	4801      	ldr	r0, [pc, #4]	@ (8005800 <__sfp_lock_release+0x8>)
 80057fa:	f000 b947 	b.w	8005a8c <__retarget_lock_release_recursive>
 80057fe:	bf00      	nop
 8005800:	200004dd 	.word	0x200004dd

08005804 <__sinit>:
 8005804:	b510      	push	{r4, lr}
 8005806:	4604      	mov	r4, r0
 8005808:	f7ff fff0 	bl	80057ec <__sfp_lock_acquire>
 800580c:	6a23      	ldr	r3, [r4, #32]
 800580e:	b11b      	cbz	r3, 8005818 <__sinit+0x14>
 8005810:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005814:	f7ff bff0 	b.w	80057f8 <__sfp_lock_release>
 8005818:	4b04      	ldr	r3, [pc, #16]	@ (800582c <__sinit+0x28>)
 800581a:	6223      	str	r3, [r4, #32]
 800581c:	4b04      	ldr	r3, [pc, #16]	@ (8005830 <__sinit+0x2c>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d1f5      	bne.n	8005810 <__sinit+0xc>
 8005824:	f7ff ffc4 	bl	80057b0 <global_stdio_init.part.0>
 8005828:	e7f2      	b.n	8005810 <__sinit+0xc>
 800582a:	bf00      	nop
 800582c:	08005771 	.word	0x08005771
 8005830:	200004d4 	.word	0x200004d4

08005834 <_fwalk_sglue>:
 8005834:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005838:	4607      	mov	r7, r0
 800583a:	4688      	mov	r8, r1
 800583c:	4614      	mov	r4, r2
 800583e:	2600      	movs	r6, #0
 8005840:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005844:	f1b9 0901 	subs.w	r9, r9, #1
 8005848:	d505      	bpl.n	8005856 <_fwalk_sglue+0x22>
 800584a:	6824      	ldr	r4, [r4, #0]
 800584c:	2c00      	cmp	r4, #0
 800584e:	d1f7      	bne.n	8005840 <_fwalk_sglue+0xc>
 8005850:	4630      	mov	r0, r6
 8005852:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005856:	89ab      	ldrh	r3, [r5, #12]
 8005858:	2b01      	cmp	r3, #1
 800585a:	d907      	bls.n	800586c <_fwalk_sglue+0x38>
 800585c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005860:	3301      	adds	r3, #1
 8005862:	d003      	beq.n	800586c <_fwalk_sglue+0x38>
 8005864:	4629      	mov	r1, r5
 8005866:	4638      	mov	r0, r7
 8005868:	47c0      	blx	r8
 800586a:	4306      	orrs	r6, r0
 800586c:	3568      	adds	r5, #104	@ 0x68
 800586e:	e7e9      	b.n	8005844 <_fwalk_sglue+0x10>

08005870 <__sread>:
 8005870:	b510      	push	{r4, lr}
 8005872:	460c      	mov	r4, r1
 8005874:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005878:	f000 f8a8 	bl	80059cc <_read_r>
 800587c:	2800      	cmp	r0, #0
 800587e:	bfab      	itete	ge
 8005880:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005882:	89a3      	ldrhlt	r3, [r4, #12]
 8005884:	181b      	addge	r3, r3, r0
 8005886:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800588a:	bfac      	ite	ge
 800588c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800588e:	81a3      	strhlt	r3, [r4, #12]
 8005890:	bd10      	pop	{r4, pc}

08005892 <__swrite>:
 8005892:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005896:	461f      	mov	r7, r3
 8005898:	898b      	ldrh	r3, [r1, #12]
 800589a:	05db      	lsls	r3, r3, #23
 800589c:	4605      	mov	r5, r0
 800589e:	460c      	mov	r4, r1
 80058a0:	4616      	mov	r6, r2
 80058a2:	d505      	bpl.n	80058b0 <__swrite+0x1e>
 80058a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058a8:	2302      	movs	r3, #2
 80058aa:	2200      	movs	r2, #0
 80058ac:	f000 f87c 	bl	80059a8 <_lseek_r>
 80058b0:	89a3      	ldrh	r3, [r4, #12]
 80058b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80058b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80058ba:	81a3      	strh	r3, [r4, #12]
 80058bc:	4632      	mov	r2, r6
 80058be:	463b      	mov	r3, r7
 80058c0:	4628      	mov	r0, r5
 80058c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058c6:	f000 b8a3 	b.w	8005a10 <_write_r>

080058ca <__sseek>:
 80058ca:	b510      	push	{r4, lr}
 80058cc:	460c      	mov	r4, r1
 80058ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058d2:	f000 f869 	bl	80059a8 <_lseek_r>
 80058d6:	1c43      	adds	r3, r0, #1
 80058d8:	89a3      	ldrh	r3, [r4, #12]
 80058da:	bf15      	itete	ne
 80058dc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80058de:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80058e2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80058e6:	81a3      	strheq	r3, [r4, #12]
 80058e8:	bf18      	it	ne
 80058ea:	81a3      	strhne	r3, [r4, #12]
 80058ec:	bd10      	pop	{r4, pc}

080058ee <__sclose>:
 80058ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058f2:	f000 b849 	b.w	8005988 <_close_r>

080058f6 <_vsniprintf_r>:
 80058f6:	b530      	push	{r4, r5, lr}
 80058f8:	4614      	mov	r4, r2
 80058fa:	2c00      	cmp	r4, #0
 80058fc:	b09b      	sub	sp, #108	@ 0x6c
 80058fe:	4605      	mov	r5, r0
 8005900:	461a      	mov	r2, r3
 8005902:	da05      	bge.n	8005910 <_vsniprintf_r+0x1a>
 8005904:	238b      	movs	r3, #139	@ 0x8b
 8005906:	6003      	str	r3, [r0, #0]
 8005908:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800590c:	b01b      	add	sp, #108	@ 0x6c
 800590e:	bd30      	pop	{r4, r5, pc}
 8005910:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005914:	f8ad 300c 	strh.w	r3, [sp, #12]
 8005918:	f04f 0300 	mov.w	r3, #0
 800591c:	9319      	str	r3, [sp, #100]	@ 0x64
 800591e:	bf14      	ite	ne
 8005920:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8005924:	4623      	moveq	r3, r4
 8005926:	9302      	str	r3, [sp, #8]
 8005928:	9305      	str	r3, [sp, #20]
 800592a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800592e:	9100      	str	r1, [sp, #0]
 8005930:	9104      	str	r1, [sp, #16]
 8005932:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005936:	4669      	mov	r1, sp
 8005938:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800593a:	f001 fabf 	bl	8006ebc <_svfiprintf_r>
 800593e:	1c43      	adds	r3, r0, #1
 8005940:	bfbc      	itt	lt
 8005942:	238b      	movlt	r3, #139	@ 0x8b
 8005944:	602b      	strlt	r3, [r5, #0]
 8005946:	2c00      	cmp	r4, #0
 8005948:	d0e0      	beq.n	800590c <_vsniprintf_r+0x16>
 800594a:	9b00      	ldr	r3, [sp, #0]
 800594c:	2200      	movs	r2, #0
 800594e:	701a      	strb	r2, [r3, #0]
 8005950:	e7dc      	b.n	800590c <_vsniprintf_r+0x16>
	...

08005954 <vsniprintf>:
 8005954:	b507      	push	{r0, r1, r2, lr}
 8005956:	9300      	str	r3, [sp, #0]
 8005958:	4613      	mov	r3, r2
 800595a:	460a      	mov	r2, r1
 800595c:	4601      	mov	r1, r0
 800595e:	4803      	ldr	r0, [pc, #12]	@ (800596c <vsniprintf+0x18>)
 8005960:	6800      	ldr	r0, [r0, #0]
 8005962:	f7ff ffc8 	bl	80058f6 <_vsniprintf_r>
 8005966:	b003      	add	sp, #12
 8005968:	f85d fb04 	ldr.w	pc, [sp], #4
 800596c:	2000001c 	.word	0x2000001c

08005970 <memset>:
 8005970:	4402      	add	r2, r0
 8005972:	4603      	mov	r3, r0
 8005974:	4293      	cmp	r3, r2
 8005976:	d100      	bne.n	800597a <memset+0xa>
 8005978:	4770      	bx	lr
 800597a:	f803 1b01 	strb.w	r1, [r3], #1
 800597e:	e7f9      	b.n	8005974 <memset+0x4>

08005980 <_localeconv_r>:
 8005980:	4800      	ldr	r0, [pc, #0]	@ (8005984 <_localeconv_r+0x4>)
 8005982:	4770      	bx	lr
 8005984:	2000015c 	.word	0x2000015c

08005988 <_close_r>:
 8005988:	b538      	push	{r3, r4, r5, lr}
 800598a:	4d06      	ldr	r5, [pc, #24]	@ (80059a4 <_close_r+0x1c>)
 800598c:	2300      	movs	r3, #0
 800598e:	4604      	mov	r4, r0
 8005990:	4608      	mov	r0, r1
 8005992:	602b      	str	r3, [r5, #0]
 8005994:	f7fb ff7c 	bl	8001890 <_close>
 8005998:	1c43      	adds	r3, r0, #1
 800599a:	d102      	bne.n	80059a2 <_close_r+0x1a>
 800599c:	682b      	ldr	r3, [r5, #0]
 800599e:	b103      	cbz	r3, 80059a2 <_close_r+0x1a>
 80059a0:	6023      	str	r3, [r4, #0]
 80059a2:	bd38      	pop	{r3, r4, r5, pc}
 80059a4:	200004d8 	.word	0x200004d8

080059a8 <_lseek_r>:
 80059a8:	b538      	push	{r3, r4, r5, lr}
 80059aa:	4d07      	ldr	r5, [pc, #28]	@ (80059c8 <_lseek_r+0x20>)
 80059ac:	4604      	mov	r4, r0
 80059ae:	4608      	mov	r0, r1
 80059b0:	4611      	mov	r1, r2
 80059b2:	2200      	movs	r2, #0
 80059b4:	602a      	str	r2, [r5, #0]
 80059b6:	461a      	mov	r2, r3
 80059b8:	f7fb ff91 	bl	80018de <_lseek>
 80059bc:	1c43      	adds	r3, r0, #1
 80059be:	d102      	bne.n	80059c6 <_lseek_r+0x1e>
 80059c0:	682b      	ldr	r3, [r5, #0]
 80059c2:	b103      	cbz	r3, 80059c6 <_lseek_r+0x1e>
 80059c4:	6023      	str	r3, [r4, #0]
 80059c6:	bd38      	pop	{r3, r4, r5, pc}
 80059c8:	200004d8 	.word	0x200004d8

080059cc <_read_r>:
 80059cc:	b538      	push	{r3, r4, r5, lr}
 80059ce:	4d07      	ldr	r5, [pc, #28]	@ (80059ec <_read_r+0x20>)
 80059d0:	4604      	mov	r4, r0
 80059d2:	4608      	mov	r0, r1
 80059d4:	4611      	mov	r1, r2
 80059d6:	2200      	movs	r2, #0
 80059d8:	602a      	str	r2, [r5, #0]
 80059da:	461a      	mov	r2, r3
 80059dc:	f7fb ff1f 	bl	800181e <_read>
 80059e0:	1c43      	adds	r3, r0, #1
 80059e2:	d102      	bne.n	80059ea <_read_r+0x1e>
 80059e4:	682b      	ldr	r3, [r5, #0]
 80059e6:	b103      	cbz	r3, 80059ea <_read_r+0x1e>
 80059e8:	6023      	str	r3, [r4, #0]
 80059ea:	bd38      	pop	{r3, r4, r5, pc}
 80059ec:	200004d8 	.word	0x200004d8

080059f0 <_sbrk_r>:
 80059f0:	b538      	push	{r3, r4, r5, lr}
 80059f2:	4d06      	ldr	r5, [pc, #24]	@ (8005a0c <_sbrk_r+0x1c>)
 80059f4:	2300      	movs	r3, #0
 80059f6:	4604      	mov	r4, r0
 80059f8:	4608      	mov	r0, r1
 80059fa:	602b      	str	r3, [r5, #0]
 80059fc:	f7fb ff7c 	bl	80018f8 <_sbrk>
 8005a00:	1c43      	adds	r3, r0, #1
 8005a02:	d102      	bne.n	8005a0a <_sbrk_r+0x1a>
 8005a04:	682b      	ldr	r3, [r5, #0]
 8005a06:	b103      	cbz	r3, 8005a0a <_sbrk_r+0x1a>
 8005a08:	6023      	str	r3, [r4, #0]
 8005a0a:	bd38      	pop	{r3, r4, r5, pc}
 8005a0c:	200004d8 	.word	0x200004d8

08005a10 <_write_r>:
 8005a10:	b538      	push	{r3, r4, r5, lr}
 8005a12:	4d07      	ldr	r5, [pc, #28]	@ (8005a30 <_write_r+0x20>)
 8005a14:	4604      	mov	r4, r0
 8005a16:	4608      	mov	r0, r1
 8005a18:	4611      	mov	r1, r2
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	602a      	str	r2, [r5, #0]
 8005a1e:	461a      	mov	r2, r3
 8005a20:	f7fb ff1a 	bl	8001858 <_write>
 8005a24:	1c43      	adds	r3, r0, #1
 8005a26:	d102      	bne.n	8005a2e <_write_r+0x1e>
 8005a28:	682b      	ldr	r3, [r5, #0]
 8005a2a:	b103      	cbz	r3, 8005a2e <_write_r+0x1e>
 8005a2c:	6023      	str	r3, [r4, #0]
 8005a2e:	bd38      	pop	{r3, r4, r5, pc}
 8005a30:	200004d8 	.word	0x200004d8

08005a34 <__errno>:
 8005a34:	4b01      	ldr	r3, [pc, #4]	@ (8005a3c <__errno+0x8>)
 8005a36:	6818      	ldr	r0, [r3, #0]
 8005a38:	4770      	bx	lr
 8005a3a:	bf00      	nop
 8005a3c:	2000001c 	.word	0x2000001c

08005a40 <__libc_init_array>:
 8005a40:	b570      	push	{r4, r5, r6, lr}
 8005a42:	4d0d      	ldr	r5, [pc, #52]	@ (8005a78 <__libc_init_array+0x38>)
 8005a44:	4c0d      	ldr	r4, [pc, #52]	@ (8005a7c <__libc_init_array+0x3c>)
 8005a46:	1b64      	subs	r4, r4, r5
 8005a48:	10a4      	asrs	r4, r4, #2
 8005a4a:	2600      	movs	r6, #0
 8005a4c:	42a6      	cmp	r6, r4
 8005a4e:	d109      	bne.n	8005a64 <__libc_init_array+0x24>
 8005a50:	4d0b      	ldr	r5, [pc, #44]	@ (8005a80 <__libc_init_array+0x40>)
 8005a52:	4c0c      	ldr	r4, [pc, #48]	@ (8005a84 <__libc_init_array+0x44>)
 8005a54:	f001 ff32 	bl	80078bc <_init>
 8005a58:	1b64      	subs	r4, r4, r5
 8005a5a:	10a4      	asrs	r4, r4, #2
 8005a5c:	2600      	movs	r6, #0
 8005a5e:	42a6      	cmp	r6, r4
 8005a60:	d105      	bne.n	8005a6e <__libc_init_array+0x2e>
 8005a62:	bd70      	pop	{r4, r5, r6, pc}
 8005a64:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a68:	4798      	blx	r3
 8005a6a:	3601      	adds	r6, #1
 8005a6c:	e7ee      	b.n	8005a4c <__libc_init_array+0xc>
 8005a6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a72:	4798      	blx	r3
 8005a74:	3601      	adds	r6, #1
 8005a76:	e7f2      	b.n	8005a5e <__libc_init_array+0x1e>
 8005a78:	08007dbc 	.word	0x08007dbc
 8005a7c:	08007dbc 	.word	0x08007dbc
 8005a80:	08007dbc 	.word	0x08007dbc
 8005a84:	08007dc0 	.word	0x08007dc0

08005a88 <__retarget_lock_init_recursive>:
 8005a88:	4770      	bx	lr

08005a8a <__retarget_lock_acquire_recursive>:
 8005a8a:	4770      	bx	lr

08005a8c <__retarget_lock_release_recursive>:
 8005a8c:	4770      	bx	lr

08005a8e <memcpy>:
 8005a8e:	440a      	add	r2, r1
 8005a90:	4291      	cmp	r1, r2
 8005a92:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005a96:	d100      	bne.n	8005a9a <memcpy+0xc>
 8005a98:	4770      	bx	lr
 8005a9a:	b510      	push	{r4, lr}
 8005a9c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005aa0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005aa4:	4291      	cmp	r1, r2
 8005aa6:	d1f9      	bne.n	8005a9c <memcpy+0xe>
 8005aa8:	bd10      	pop	{r4, pc}

08005aaa <quorem>:
 8005aaa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005aae:	6903      	ldr	r3, [r0, #16]
 8005ab0:	690c      	ldr	r4, [r1, #16]
 8005ab2:	42a3      	cmp	r3, r4
 8005ab4:	4607      	mov	r7, r0
 8005ab6:	db7e      	blt.n	8005bb6 <quorem+0x10c>
 8005ab8:	3c01      	subs	r4, #1
 8005aba:	f101 0814 	add.w	r8, r1, #20
 8005abe:	00a3      	lsls	r3, r4, #2
 8005ac0:	f100 0514 	add.w	r5, r0, #20
 8005ac4:	9300      	str	r3, [sp, #0]
 8005ac6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005aca:	9301      	str	r3, [sp, #4]
 8005acc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005ad0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005ad4:	3301      	adds	r3, #1
 8005ad6:	429a      	cmp	r2, r3
 8005ad8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005adc:	fbb2 f6f3 	udiv	r6, r2, r3
 8005ae0:	d32e      	bcc.n	8005b40 <quorem+0x96>
 8005ae2:	f04f 0a00 	mov.w	sl, #0
 8005ae6:	46c4      	mov	ip, r8
 8005ae8:	46ae      	mov	lr, r5
 8005aea:	46d3      	mov	fp, sl
 8005aec:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005af0:	b298      	uxth	r0, r3
 8005af2:	fb06 a000 	mla	r0, r6, r0, sl
 8005af6:	0c02      	lsrs	r2, r0, #16
 8005af8:	0c1b      	lsrs	r3, r3, #16
 8005afa:	fb06 2303 	mla	r3, r6, r3, r2
 8005afe:	f8de 2000 	ldr.w	r2, [lr]
 8005b02:	b280      	uxth	r0, r0
 8005b04:	b292      	uxth	r2, r2
 8005b06:	1a12      	subs	r2, r2, r0
 8005b08:	445a      	add	r2, fp
 8005b0a:	f8de 0000 	ldr.w	r0, [lr]
 8005b0e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005b12:	b29b      	uxth	r3, r3
 8005b14:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005b18:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005b1c:	b292      	uxth	r2, r2
 8005b1e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005b22:	45e1      	cmp	r9, ip
 8005b24:	f84e 2b04 	str.w	r2, [lr], #4
 8005b28:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005b2c:	d2de      	bcs.n	8005aec <quorem+0x42>
 8005b2e:	9b00      	ldr	r3, [sp, #0]
 8005b30:	58eb      	ldr	r3, [r5, r3]
 8005b32:	b92b      	cbnz	r3, 8005b40 <quorem+0x96>
 8005b34:	9b01      	ldr	r3, [sp, #4]
 8005b36:	3b04      	subs	r3, #4
 8005b38:	429d      	cmp	r5, r3
 8005b3a:	461a      	mov	r2, r3
 8005b3c:	d32f      	bcc.n	8005b9e <quorem+0xf4>
 8005b3e:	613c      	str	r4, [r7, #16]
 8005b40:	4638      	mov	r0, r7
 8005b42:	f001 f857 	bl	8006bf4 <__mcmp>
 8005b46:	2800      	cmp	r0, #0
 8005b48:	db25      	blt.n	8005b96 <quorem+0xec>
 8005b4a:	4629      	mov	r1, r5
 8005b4c:	2000      	movs	r0, #0
 8005b4e:	f858 2b04 	ldr.w	r2, [r8], #4
 8005b52:	f8d1 c000 	ldr.w	ip, [r1]
 8005b56:	fa1f fe82 	uxth.w	lr, r2
 8005b5a:	fa1f f38c 	uxth.w	r3, ip
 8005b5e:	eba3 030e 	sub.w	r3, r3, lr
 8005b62:	4403      	add	r3, r0
 8005b64:	0c12      	lsrs	r2, r2, #16
 8005b66:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005b6a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005b6e:	b29b      	uxth	r3, r3
 8005b70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b74:	45c1      	cmp	r9, r8
 8005b76:	f841 3b04 	str.w	r3, [r1], #4
 8005b7a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005b7e:	d2e6      	bcs.n	8005b4e <quorem+0xa4>
 8005b80:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005b84:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005b88:	b922      	cbnz	r2, 8005b94 <quorem+0xea>
 8005b8a:	3b04      	subs	r3, #4
 8005b8c:	429d      	cmp	r5, r3
 8005b8e:	461a      	mov	r2, r3
 8005b90:	d30b      	bcc.n	8005baa <quorem+0x100>
 8005b92:	613c      	str	r4, [r7, #16]
 8005b94:	3601      	adds	r6, #1
 8005b96:	4630      	mov	r0, r6
 8005b98:	b003      	add	sp, #12
 8005b9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b9e:	6812      	ldr	r2, [r2, #0]
 8005ba0:	3b04      	subs	r3, #4
 8005ba2:	2a00      	cmp	r2, #0
 8005ba4:	d1cb      	bne.n	8005b3e <quorem+0x94>
 8005ba6:	3c01      	subs	r4, #1
 8005ba8:	e7c6      	b.n	8005b38 <quorem+0x8e>
 8005baa:	6812      	ldr	r2, [r2, #0]
 8005bac:	3b04      	subs	r3, #4
 8005bae:	2a00      	cmp	r2, #0
 8005bb0:	d1ef      	bne.n	8005b92 <quorem+0xe8>
 8005bb2:	3c01      	subs	r4, #1
 8005bb4:	e7ea      	b.n	8005b8c <quorem+0xe2>
 8005bb6:	2000      	movs	r0, #0
 8005bb8:	e7ee      	b.n	8005b98 <quorem+0xee>
 8005bba:	0000      	movs	r0, r0
 8005bbc:	0000      	movs	r0, r0
	...

08005bc0 <_dtoa_r>:
 8005bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bc4:	ed2d 8b02 	vpush	{d8}
 8005bc8:	69c7      	ldr	r7, [r0, #28]
 8005bca:	b091      	sub	sp, #68	@ 0x44
 8005bcc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005bd0:	ec55 4b10 	vmov	r4, r5, d0
 8005bd4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8005bd6:	9107      	str	r1, [sp, #28]
 8005bd8:	4681      	mov	r9, r0
 8005bda:	9209      	str	r2, [sp, #36]	@ 0x24
 8005bdc:	930d      	str	r3, [sp, #52]	@ 0x34
 8005bde:	b97f      	cbnz	r7, 8005c00 <_dtoa_r+0x40>
 8005be0:	2010      	movs	r0, #16
 8005be2:	f7ff f891 	bl	8004d08 <malloc>
 8005be6:	4602      	mov	r2, r0
 8005be8:	f8c9 001c 	str.w	r0, [r9, #28]
 8005bec:	b920      	cbnz	r0, 8005bf8 <_dtoa_r+0x38>
 8005bee:	4ba0      	ldr	r3, [pc, #640]	@ (8005e70 <_dtoa_r+0x2b0>)
 8005bf0:	21ef      	movs	r1, #239	@ 0xef
 8005bf2:	48a0      	ldr	r0, [pc, #640]	@ (8005e74 <_dtoa_r+0x2b4>)
 8005bf4:	f001 fb24 	bl	8007240 <__assert_func>
 8005bf8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005bfc:	6007      	str	r7, [r0, #0]
 8005bfe:	60c7      	str	r7, [r0, #12]
 8005c00:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005c04:	6819      	ldr	r1, [r3, #0]
 8005c06:	b159      	cbz	r1, 8005c20 <_dtoa_r+0x60>
 8005c08:	685a      	ldr	r2, [r3, #4]
 8005c0a:	604a      	str	r2, [r1, #4]
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	4093      	lsls	r3, r2
 8005c10:	608b      	str	r3, [r1, #8]
 8005c12:	4648      	mov	r0, r9
 8005c14:	f000 fdbc 	bl	8006790 <_Bfree>
 8005c18:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	601a      	str	r2, [r3, #0]
 8005c20:	1e2b      	subs	r3, r5, #0
 8005c22:	bfbb      	ittet	lt
 8005c24:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005c28:	9303      	strlt	r3, [sp, #12]
 8005c2a:	2300      	movge	r3, #0
 8005c2c:	2201      	movlt	r2, #1
 8005c2e:	bfac      	ite	ge
 8005c30:	6033      	strge	r3, [r6, #0]
 8005c32:	6032      	strlt	r2, [r6, #0]
 8005c34:	4b90      	ldr	r3, [pc, #576]	@ (8005e78 <_dtoa_r+0x2b8>)
 8005c36:	9e03      	ldr	r6, [sp, #12]
 8005c38:	43b3      	bics	r3, r6
 8005c3a:	d110      	bne.n	8005c5e <_dtoa_r+0x9e>
 8005c3c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005c3e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005c42:	6013      	str	r3, [r2, #0]
 8005c44:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8005c48:	4323      	orrs	r3, r4
 8005c4a:	f000 84e6 	beq.w	800661a <_dtoa_r+0xa5a>
 8005c4e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005c50:	4f8a      	ldr	r7, [pc, #552]	@ (8005e7c <_dtoa_r+0x2bc>)
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	f000 84e8 	beq.w	8006628 <_dtoa_r+0xa68>
 8005c58:	1cfb      	adds	r3, r7, #3
 8005c5a:	f000 bce3 	b.w	8006624 <_dtoa_r+0xa64>
 8005c5e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8005c62:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005c66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c6a:	d10a      	bne.n	8005c82 <_dtoa_r+0xc2>
 8005c6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005c6e:	2301      	movs	r3, #1
 8005c70:	6013      	str	r3, [r2, #0]
 8005c72:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005c74:	b113      	cbz	r3, 8005c7c <_dtoa_r+0xbc>
 8005c76:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8005c78:	4b81      	ldr	r3, [pc, #516]	@ (8005e80 <_dtoa_r+0x2c0>)
 8005c7a:	6013      	str	r3, [r2, #0]
 8005c7c:	4f81      	ldr	r7, [pc, #516]	@ (8005e84 <_dtoa_r+0x2c4>)
 8005c7e:	f000 bcd3 	b.w	8006628 <_dtoa_r+0xa68>
 8005c82:	aa0e      	add	r2, sp, #56	@ 0x38
 8005c84:	a90f      	add	r1, sp, #60	@ 0x3c
 8005c86:	4648      	mov	r0, r9
 8005c88:	eeb0 0b48 	vmov.f64	d0, d8
 8005c8c:	f001 f862 	bl	8006d54 <__d2b>
 8005c90:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8005c94:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005c96:	9001      	str	r0, [sp, #4]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d045      	beq.n	8005d28 <_dtoa_r+0x168>
 8005c9c:	eeb0 7b48 	vmov.f64	d7, d8
 8005ca0:	ee18 1a90 	vmov	r1, s17
 8005ca4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8005ca8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8005cac:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8005cb0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8005cb4:	2500      	movs	r5, #0
 8005cb6:	ee07 1a90 	vmov	s15, r1
 8005cba:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8005cbe:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8005e58 <_dtoa_r+0x298>
 8005cc2:	ee37 7b46 	vsub.f64	d7, d7, d6
 8005cc6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8005e60 <_dtoa_r+0x2a0>
 8005cca:	eea7 6b05 	vfma.f64	d6, d7, d5
 8005cce:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8005e68 <_dtoa_r+0x2a8>
 8005cd2:	ee07 3a90 	vmov	s15, r3
 8005cd6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8005cda:	eeb0 7b46 	vmov.f64	d7, d6
 8005cde:	eea4 7b05 	vfma.f64	d7, d4, d5
 8005ce2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8005ce6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8005cea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cee:	ee16 8a90 	vmov	r8, s13
 8005cf2:	d508      	bpl.n	8005d06 <_dtoa_r+0x146>
 8005cf4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8005cf8:	eeb4 6b47 	vcmp.f64	d6, d7
 8005cfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d00:	bf18      	it	ne
 8005d02:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 8005d06:	f1b8 0f16 	cmp.w	r8, #22
 8005d0a:	d82b      	bhi.n	8005d64 <_dtoa_r+0x1a4>
 8005d0c:	495e      	ldr	r1, [pc, #376]	@ (8005e88 <_dtoa_r+0x2c8>)
 8005d0e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8005d12:	ed91 7b00 	vldr	d7, [r1]
 8005d16:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8005d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d1e:	d501      	bpl.n	8005d24 <_dtoa_r+0x164>
 8005d20:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8005d24:	2100      	movs	r1, #0
 8005d26:	e01e      	b.n	8005d66 <_dtoa_r+0x1a6>
 8005d28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005d2a:	4413      	add	r3, r2
 8005d2c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8005d30:	2920      	cmp	r1, #32
 8005d32:	bfc1      	itttt	gt
 8005d34:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8005d38:	408e      	lslgt	r6, r1
 8005d3a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8005d3e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8005d42:	bfd6      	itet	le
 8005d44:	f1c1 0120 	rsble	r1, r1, #32
 8005d48:	4331      	orrgt	r1, r6
 8005d4a:	fa04 f101 	lslle.w	r1, r4, r1
 8005d4e:	ee07 1a90 	vmov	s15, r1
 8005d52:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005d56:	3b01      	subs	r3, #1
 8005d58:	ee17 1a90 	vmov	r1, s15
 8005d5c:	2501      	movs	r5, #1
 8005d5e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8005d62:	e7a8      	b.n	8005cb6 <_dtoa_r+0xf6>
 8005d64:	2101      	movs	r1, #1
 8005d66:	1ad2      	subs	r2, r2, r3
 8005d68:	1e53      	subs	r3, r2, #1
 8005d6a:	9306      	str	r3, [sp, #24]
 8005d6c:	bf45      	ittet	mi
 8005d6e:	f1c2 0301 	rsbmi	r3, r2, #1
 8005d72:	9304      	strmi	r3, [sp, #16]
 8005d74:	2300      	movpl	r3, #0
 8005d76:	2300      	movmi	r3, #0
 8005d78:	bf4c      	ite	mi
 8005d7a:	9306      	strmi	r3, [sp, #24]
 8005d7c:	9304      	strpl	r3, [sp, #16]
 8005d7e:	f1b8 0f00 	cmp.w	r8, #0
 8005d82:	910c      	str	r1, [sp, #48]	@ 0x30
 8005d84:	db18      	blt.n	8005db8 <_dtoa_r+0x1f8>
 8005d86:	9b06      	ldr	r3, [sp, #24]
 8005d88:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005d8c:	4443      	add	r3, r8
 8005d8e:	9306      	str	r3, [sp, #24]
 8005d90:	2300      	movs	r3, #0
 8005d92:	9a07      	ldr	r2, [sp, #28]
 8005d94:	2a09      	cmp	r2, #9
 8005d96:	d845      	bhi.n	8005e24 <_dtoa_r+0x264>
 8005d98:	2a05      	cmp	r2, #5
 8005d9a:	bfc4      	itt	gt
 8005d9c:	3a04      	subgt	r2, #4
 8005d9e:	9207      	strgt	r2, [sp, #28]
 8005da0:	9a07      	ldr	r2, [sp, #28]
 8005da2:	f1a2 0202 	sub.w	r2, r2, #2
 8005da6:	bfcc      	ite	gt
 8005da8:	2400      	movgt	r4, #0
 8005daa:	2401      	movle	r4, #1
 8005dac:	2a03      	cmp	r2, #3
 8005dae:	d844      	bhi.n	8005e3a <_dtoa_r+0x27a>
 8005db0:	e8df f002 	tbb	[pc, r2]
 8005db4:	0b173634 	.word	0x0b173634
 8005db8:	9b04      	ldr	r3, [sp, #16]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	eba3 0308 	sub.w	r3, r3, r8
 8005dc0:	9304      	str	r3, [sp, #16]
 8005dc2:	920a      	str	r2, [sp, #40]	@ 0x28
 8005dc4:	f1c8 0300 	rsb	r3, r8, #0
 8005dc8:	e7e3      	b.n	8005d92 <_dtoa_r+0x1d2>
 8005dca:	2201      	movs	r2, #1
 8005dcc:	9208      	str	r2, [sp, #32]
 8005dce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005dd0:	eb08 0b02 	add.w	fp, r8, r2
 8005dd4:	f10b 0a01 	add.w	sl, fp, #1
 8005dd8:	4652      	mov	r2, sl
 8005dda:	2a01      	cmp	r2, #1
 8005ddc:	bfb8      	it	lt
 8005dde:	2201      	movlt	r2, #1
 8005de0:	e006      	b.n	8005df0 <_dtoa_r+0x230>
 8005de2:	2201      	movs	r2, #1
 8005de4:	9208      	str	r2, [sp, #32]
 8005de6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005de8:	2a00      	cmp	r2, #0
 8005dea:	dd29      	ble.n	8005e40 <_dtoa_r+0x280>
 8005dec:	4693      	mov	fp, r2
 8005dee:	4692      	mov	sl, r2
 8005df0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8005df4:	2100      	movs	r1, #0
 8005df6:	2004      	movs	r0, #4
 8005df8:	f100 0614 	add.w	r6, r0, #20
 8005dfc:	4296      	cmp	r6, r2
 8005dfe:	d926      	bls.n	8005e4e <_dtoa_r+0x28e>
 8005e00:	6079      	str	r1, [r7, #4]
 8005e02:	4648      	mov	r0, r9
 8005e04:	9305      	str	r3, [sp, #20]
 8005e06:	f000 fc83 	bl	8006710 <_Balloc>
 8005e0a:	9b05      	ldr	r3, [sp, #20]
 8005e0c:	4607      	mov	r7, r0
 8005e0e:	2800      	cmp	r0, #0
 8005e10:	d13e      	bne.n	8005e90 <_dtoa_r+0x2d0>
 8005e12:	4b1e      	ldr	r3, [pc, #120]	@ (8005e8c <_dtoa_r+0x2cc>)
 8005e14:	4602      	mov	r2, r0
 8005e16:	f240 11af 	movw	r1, #431	@ 0x1af
 8005e1a:	e6ea      	b.n	8005bf2 <_dtoa_r+0x32>
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	e7e1      	b.n	8005de4 <_dtoa_r+0x224>
 8005e20:	2200      	movs	r2, #0
 8005e22:	e7d3      	b.n	8005dcc <_dtoa_r+0x20c>
 8005e24:	2401      	movs	r4, #1
 8005e26:	2200      	movs	r2, #0
 8005e28:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8005e2c:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8005e30:	2100      	movs	r1, #0
 8005e32:	46da      	mov	sl, fp
 8005e34:	2212      	movs	r2, #18
 8005e36:	9109      	str	r1, [sp, #36]	@ 0x24
 8005e38:	e7da      	b.n	8005df0 <_dtoa_r+0x230>
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	9208      	str	r2, [sp, #32]
 8005e3e:	e7f5      	b.n	8005e2c <_dtoa_r+0x26c>
 8005e40:	f04f 0b01 	mov.w	fp, #1
 8005e44:	46da      	mov	sl, fp
 8005e46:	465a      	mov	r2, fp
 8005e48:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8005e4c:	e7d0      	b.n	8005df0 <_dtoa_r+0x230>
 8005e4e:	3101      	adds	r1, #1
 8005e50:	0040      	lsls	r0, r0, #1
 8005e52:	e7d1      	b.n	8005df8 <_dtoa_r+0x238>
 8005e54:	f3af 8000 	nop.w
 8005e58:	636f4361 	.word	0x636f4361
 8005e5c:	3fd287a7 	.word	0x3fd287a7
 8005e60:	8b60c8b3 	.word	0x8b60c8b3
 8005e64:	3fc68a28 	.word	0x3fc68a28
 8005e68:	509f79fb 	.word	0x509f79fb
 8005e6c:	3fd34413 	.word	0x3fd34413
 8005e70:	08007a81 	.word	0x08007a81
 8005e74:	08007a98 	.word	0x08007a98
 8005e78:	7ff00000 	.word	0x7ff00000
 8005e7c:	08007a7d 	.word	0x08007a7d
 8005e80:	08007a51 	.word	0x08007a51
 8005e84:	08007a50 	.word	0x08007a50
 8005e88:	08007be8 	.word	0x08007be8
 8005e8c:	08007af0 	.word	0x08007af0
 8005e90:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8005e94:	f1ba 0f0e 	cmp.w	sl, #14
 8005e98:	6010      	str	r0, [r2, #0]
 8005e9a:	d86e      	bhi.n	8005f7a <_dtoa_r+0x3ba>
 8005e9c:	2c00      	cmp	r4, #0
 8005e9e:	d06c      	beq.n	8005f7a <_dtoa_r+0x3ba>
 8005ea0:	f1b8 0f00 	cmp.w	r8, #0
 8005ea4:	f340 80b4 	ble.w	8006010 <_dtoa_r+0x450>
 8005ea8:	4ac8      	ldr	r2, [pc, #800]	@ (80061cc <_dtoa_r+0x60c>)
 8005eaa:	f008 010f 	and.w	r1, r8, #15
 8005eae:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005eb2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8005eb6:	ed92 7b00 	vldr	d7, [r2]
 8005eba:	ea4f 1128 	mov.w	r1, r8, asr #4
 8005ebe:	f000 809b 	beq.w	8005ff8 <_dtoa_r+0x438>
 8005ec2:	4ac3      	ldr	r2, [pc, #780]	@ (80061d0 <_dtoa_r+0x610>)
 8005ec4:	ed92 6b08 	vldr	d6, [r2, #32]
 8005ec8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8005ecc:	ed8d 6b02 	vstr	d6, [sp, #8]
 8005ed0:	f001 010f 	and.w	r1, r1, #15
 8005ed4:	2203      	movs	r2, #3
 8005ed6:	48be      	ldr	r0, [pc, #760]	@ (80061d0 <_dtoa_r+0x610>)
 8005ed8:	2900      	cmp	r1, #0
 8005eda:	f040 808f 	bne.w	8005ffc <_dtoa_r+0x43c>
 8005ede:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005ee2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005ee6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005eea:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8005eec:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005ef0:	2900      	cmp	r1, #0
 8005ef2:	f000 80b3 	beq.w	800605c <_dtoa_r+0x49c>
 8005ef6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8005efa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005efe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f02:	f140 80ab 	bpl.w	800605c <_dtoa_r+0x49c>
 8005f06:	f1ba 0f00 	cmp.w	sl, #0
 8005f0a:	f000 80a7 	beq.w	800605c <_dtoa_r+0x49c>
 8005f0e:	f1bb 0f00 	cmp.w	fp, #0
 8005f12:	dd30      	ble.n	8005f76 <_dtoa_r+0x3b6>
 8005f14:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8005f18:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005f1c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005f20:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 8005f24:	9105      	str	r1, [sp, #20]
 8005f26:	3201      	adds	r2, #1
 8005f28:	465c      	mov	r4, fp
 8005f2a:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005f2e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8005f32:	ee07 2a90 	vmov	s15, r2
 8005f36:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8005f3a:	eea7 5b06 	vfma.f64	d5, d7, d6
 8005f3e:	ee15 2a90 	vmov	r2, s11
 8005f42:	ec51 0b15 	vmov	r0, r1, d5
 8005f46:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8005f4a:	2c00      	cmp	r4, #0
 8005f4c:	f040 808a 	bne.w	8006064 <_dtoa_r+0x4a4>
 8005f50:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8005f54:	ee36 6b47 	vsub.f64	d6, d6, d7
 8005f58:	ec41 0b17 	vmov	d7, r0, r1
 8005f5c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f64:	f300 826a 	bgt.w	800643c <_dtoa_r+0x87c>
 8005f68:	eeb1 7b47 	vneg.f64	d7, d7
 8005f6c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f74:	d423      	bmi.n	8005fbe <_dtoa_r+0x3fe>
 8005f76:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005f7a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005f7c:	2a00      	cmp	r2, #0
 8005f7e:	f2c0 8129 	blt.w	80061d4 <_dtoa_r+0x614>
 8005f82:	f1b8 0f0e 	cmp.w	r8, #14
 8005f86:	f300 8125 	bgt.w	80061d4 <_dtoa_r+0x614>
 8005f8a:	4b90      	ldr	r3, [pc, #576]	@ (80061cc <_dtoa_r+0x60c>)
 8005f8c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005f90:	ed93 6b00 	vldr	d6, [r3]
 8005f94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	f280 80c8 	bge.w	800612c <_dtoa_r+0x56c>
 8005f9c:	f1ba 0f00 	cmp.w	sl, #0
 8005fa0:	f300 80c4 	bgt.w	800612c <_dtoa_r+0x56c>
 8005fa4:	d10b      	bne.n	8005fbe <_dtoa_r+0x3fe>
 8005fa6:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8005faa:	ee26 6b07 	vmul.f64	d6, d6, d7
 8005fae:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005fb2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005fb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fba:	f2c0 823c 	blt.w	8006436 <_dtoa_r+0x876>
 8005fbe:	2400      	movs	r4, #0
 8005fc0:	4625      	mov	r5, r4
 8005fc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fc4:	43db      	mvns	r3, r3
 8005fc6:	9305      	str	r3, [sp, #20]
 8005fc8:	463e      	mov	r6, r7
 8005fca:	f04f 0800 	mov.w	r8, #0
 8005fce:	4621      	mov	r1, r4
 8005fd0:	4648      	mov	r0, r9
 8005fd2:	f000 fbdd 	bl	8006790 <_Bfree>
 8005fd6:	2d00      	cmp	r5, #0
 8005fd8:	f000 80a2 	beq.w	8006120 <_dtoa_r+0x560>
 8005fdc:	f1b8 0f00 	cmp.w	r8, #0
 8005fe0:	d005      	beq.n	8005fee <_dtoa_r+0x42e>
 8005fe2:	45a8      	cmp	r8, r5
 8005fe4:	d003      	beq.n	8005fee <_dtoa_r+0x42e>
 8005fe6:	4641      	mov	r1, r8
 8005fe8:	4648      	mov	r0, r9
 8005fea:	f000 fbd1 	bl	8006790 <_Bfree>
 8005fee:	4629      	mov	r1, r5
 8005ff0:	4648      	mov	r0, r9
 8005ff2:	f000 fbcd 	bl	8006790 <_Bfree>
 8005ff6:	e093      	b.n	8006120 <_dtoa_r+0x560>
 8005ff8:	2202      	movs	r2, #2
 8005ffa:	e76c      	b.n	8005ed6 <_dtoa_r+0x316>
 8005ffc:	07cc      	lsls	r4, r1, #31
 8005ffe:	d504      	bpl.n	800600a <_dtoa_r+0x44a>
 8006000:	ed90 6b00 	vldr	d6, [r0]
 8006004:	3201      	adds	r2, #1
 8006006:	ee27 7b06 	vmul.f64	d7, d7, d6
 800600a:	1049      	asrs	r1, r1, #1
 800600c:	3008      	adds	r0, #8
 800600e:	e763      	b.n	8005ed8 <_dtoa_r+0x318>
 8006010:	d022      	beq.n	8006058 <_dtoa_r+0x498>
 8006012:	f1c8 0100 	rsb	r1, r8, #0
 8006016:	4a6d      	ldr	r2, [pc, #436]	@ (80061cc <_dtoa_r+0x60c>)
 8006018:	f001 000f 	and.w	r0, r1, #15
 800601c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8006020:	ed92 7b00 	vldr	d7, [r2]
 8006024:	ee28 7b07 	vmul.f64	d7, d8, d7
 8006028:	ed8d 7b02 	vstr	d7, [sp, #8]
 800602c:	4868      	ldr	r0, [pc, #416]	@ (80061d0 <_dtoa_r+0x610>)
 800602e:	1109      	asrs	r1, r1, #4
 8006030:	2400      	movs	r4, #0
 8006032:	2202      	movs	r2, #2
 8006034:	b929      	cbnz	r1, 8006042 <_dtoa_r+0x482>
 8006036:	2c00      	cmp	r4, #0
 8006038:	f43f af57 	beq.w	8005eea <_dtoa_r+0x32a>
 800603c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006040:	e753      	b.n	8005eea <_dtoa_r+0x32a>
 8006042:	07ce      	lsls	r6, r1, #31
 8006044:	d505      	bpl.n	8006052 <_dtoa_r+0x492>
 8006046:	ed90 6b00 	vldr	d6, [r0]
 800604a:	3201      	adds	r2, #1
 800604c:	2401      	movs	r4, #1
 800604e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006052:	1049      	asrs	r1, r1, #1
 8006054:	3008      	adds	r0, #8
 8006056:	e7ed      	b.n	8006034 <_dtoa_r+0x474>
 8006058:	2202      	movs	r2, #2
 800605a:	e746      	b.n	8005eea <_dtoa_r+0x32a>
 800605c:	f8cd 8014 	str.w	r8, [sp, #20]
 8006060:	4654      	mov	r4, sl
 8006062:	e762      	b.n	8005f2a <_dtoa_r+0x36a>
 8006064:	4a59      	ldr	r2, [pc, #356]	@ (80061cc <_dtoa_r+0x60c>)
 8006066:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800606a:	ed12 4b02 	vldr	d4, [r2, #-8]
 800606e:	9a08      	ldr	r2, [sp, #32]
 8006070:	ec41 0b17 	vmov	d7, r0, r1
 8006074:	443c      	add	r4, r7
 8006076:	b34a      	cbz	r2, 80060cc <_dtoa_r+0x50c>
 8006078:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800607c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8006080:	463e      	mov	r6, r7
 8006082:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8006086:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800608a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800608e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006092:	ee14 2a90 	vmov	r2, s9
 8006096:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800609a:	3230      	adds	r2, #48	@ 0x30
 800609c:	ee36 6b45 	vsub.f64	d6, d6, d5
 80060a0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80060a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060a8:	f806 2b01 	strb.w	r2, [r6], #1
 80060ac:	d438      	bmi.n	8006120 <_dtoa_r+0x560>
 80060ae:	ee32 5b46 	vsub.f64	d5, d2, d6
 80060b2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80060b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060ba:	d46e      	bmi.n	800619a <_dtoa_r+0x5da>
 80060bc:	42a6      	cmp	r6, r4
 80060be:	f43f af5a 	beq.w	8005f76 <_dtoa_r+0x3b6>
 80060c2:	ee27 7b03 	vmul.f64	d7, d7, d3
 80060c6:	ee26 6b03 	vmul.f64	d6, d6, d3
 80060ca:	e7e0      	b.n	800608e <_dtoa_r+0x4ce>
 80060cc:	4621      	mov	r1, r4
 80060ce:	463e      	mov	r6, r7
 80060d0:	ee27 7b04 	vmul.f64	d7, d7, d4
 80060d4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80060d8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80060dc:	ee14 2a90 	vmov	r2, s9
 80060e0:	3230      	adds	r2, #48	@ 0x30
 80060e2:	f806 2b01 	strb.w	r2, [r6], #1
 80060e6:	42a6      	cmp	r6, r4
 80060e8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80060ec:	ee36 6b45 	vsub.f64	d6, d6, d5
 80060f0:	d119      	bne.n	8006126 <_dtoa_r+0x566>
 80060f2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80060f6:	ee37 4b05 	vadd.f64	d4, d7, d5
 80060fa:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80060fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006102:	dc4a      	bgt.n	800619a <_dtoa_r+0x5da>
 8006104:	ee35 5b47 	vsub.f64	d5, d5, d7
 8006108:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800610c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006110:	f57f af31 	bpl.w	8005f76 <_dtoa_r+0x3b6>
 8006114:	460e      	mov	r6, r1
 8006116:	3901      	subs	r1, #1
 8006118:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800611c:	2b30      	cmp	r3, #48	@ 0x30
 800611e:	d0f9      	beq.n	8006114 <_dtoa_r+0x554>
 8006120:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8006124:	e027      	b.n	8006176 <_dtoa_r+0x5b6>
 8006126:	ee26 6b03 	vmul.f64	d6, d6, d3
 800612a:	e7d5      	b.n	80060d8 <_dtoa_r+0x518>
 800612c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006130:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8006134:	463e      	mov	r6, r7
 8006136:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800613a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800613e:	ee15 3a10 	vmov	r3, s10
 8006142:	3330      	adds	r3, #48	@ 0x30
 8006144:	f806 3b01 	strb.w	r3, [r6], #1
 8006148:	1bf3      	subs	r3, r6, r7
 800614a:	459a      	cmp	sl, r3
 800614c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8006150:	eea3 7b46 	vfms.f64	d7, d3, d6
 8006154:	d132      	bne.n	80061bc <_dtoa_r+0x5fc>
 8006156:	ee37 7b07 	vadd.f64	d7, d7, d7
 800615a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800615e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006162:	dc18      	bgt.n	8006196 <_dtoa_r+0x5d6>
 8006164:	eeb4 7b46 	vcmp.f64	d7, d6
 8006168:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800616c:	d103      	bne.n	8006176 <_dtoa_r+0x5b6>
 800616e:	ee15 3a10 	vmov	r3, s10
 8006172:	07db      	lsls	r3, r3, #31
 8006174:	d40f      	bmi.n	8006196 <_dtoa_r+0x5d6>
 8006176:	9901      	ldr	r1, [sp, #4]
 8006178:	4648      	mov	r0, r9
 800617a:	f000 fb09 	bl	8006790 <_Bfree>
 800617e:	2300      	movs	r3, #0
 8006180:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006182:	7033      	strb	r3, [r6, #0]
 8006184:	f108 0301 	add.w	r3, r8, #1
 8006188:	6013      	str	r3, [r2, #0]
 800618a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800618c:	2b00      	cmp	r3, #0
 800618e:	f000 824b 	beq.w	8006628 <_dtoa_r+0xa68>
 8006192:	601e      	str	r6, [r3, #0]
 8006194:	e248      	b.n	8006628 <_dtoa_r+0xa68>
 8006196:	f8cd 8014 	str.w	r8, [sp, #20]
 800619a:	4633      	mov	r3, r6
 800619c:	461e      	mov	r6, r3
 800619e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80061a2:	2a39      	cmp	r2, #57	@ 0x39
 80061a4:	d106      	bne.n	80061b4 <_dtoa_r+0x5f4>
 80061a6:	429f      	cmp	r7, r3
 80061a8:	d1f8      	bne.n	800619c <_dtoa_r+0x5dc>
 80061aa:	9a05      	ldr	r2, [sp, #20]
 80061ac:	3201      	adds	r2, #1
 80061ae:	9205      	str	r2, [sp, #20]
 80061b0:	2230      	movs	r2, #48	@ 0x30
 80061b2:	703a      	strb	r2, [r7, #0]
 80061b4:	781a      	ldrb	r2, [r3, #0]
 80061b6:	3201      	adds	r2, #1
 80061b8:	701a      	strb	r2, [r3, #0]
 80061ba:	e7b1      	b.n	8006120 <_dtoa_r+0x560>
 80061bc:	ee27 7b04 	vmul.f64	d7, d7, d4
 80061c0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80061c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061c8:	d1b5      	bne.n	8006136 <_dtoa_r+0x576>
 80061ca:	e7d4      	b.n	8006176 <_dtoa_r+0x5b6>
 80061cc:	08007be8 	.word	0x08007be8
 80061d0:	08007bc0 	.word	0x08007bc0
 80061d4:	9908      	ldr	r1, [sp, #32]
 80061d6:	2900      	cmp	r1, #0
 80061d8:	f000 80e9 	beq.w	80063ae <_dtoa_r+0x7ee>
 80061dc:	9907      	ldr	r1, [sp, #28]
 80061de:	2901      	cmp	r1, #1
 80061e0:	f300 80cb 	bgt.w	800637a <_dtoa_r+0x7ba>
 80061e4:	2d00      	cmp	r5, #0
 80061e6:	f000 80c4 	beq.w	8006372 <_dtoa_r+0x7b2>
 80061ea:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80061ee:	9e04      	ldr	r6, [sp, #16]
 80061f0:	461c      	mov	r4, r3
 80061f2:	9305      	str	r3, [sp, #20]
 80061f4:	9b04      	ldr	r3, [sp, #16]
 80061f6:	4413      	add	r3, r2
 80061f8:	9304      	str	r3, [sp, #16]
 80061fa:	9b06      	ldr	r3, [sp, #24]
 80061fc:	2101      	movs	r1, #1
 80061fe:	4413      	add	r3, r2
 8006200:	4648      	mov	r0, r9
 8006202:	9306      	str	r3, [sp, #24]
 8006204:	f000 fb78 	bl	80068f8 <__i2b>
 8006208:	9b05      	ldr	r3, [sp, #20]
 800620a:	4605      	mov	r5, r0
 800620c:	b166      	cbz	r6, 8006228 <_dtoa_r+0x668>
 800620e:	9a06      	ldr	r2, [sp, #24]
 8006210:	2a00      	cmp	r2, #0
 8006212:	dd09      	ble.n	8006228 <_dtoa_r+0x668>
 8006214:	42b2      	cmp	r2, r6
 8006216:	9904      	ldr	r1, [sp, #16]
 8006218:	bfa8      	it	ge
 800621a:	4632      	movge	r2, r6
 800621c:	1a89      	subs	r1, r1, r2
 800621e:	9104      	str	r1, [sp, #16]
 8006220:	9906      	ldr	r1, [sp, #24]
 8006222:	1ab6      	subs	r6, r6, r2
 8006224:	1a8a      	subs	r2, r1, r2
 8006226:	9206      	str	r2, [sp, #24]
 8006228:	b30b      	cbz	r3, 800626e <_dtoa_r+0x6ae>
 800622a:	9a08      	ldr	r2, [sp, #32]
 800622c:	2a00      	cmp	r2, #0
 800622e:	f000 80c5 	beq.w	80063bc <_dtoa_r+0x7fc>
 8006232:	2c00      	cmp	r4, #0
 8006234:	f000 80bf 	beq.w	80063b6 <_dtoa_r+0x7f6>
 8006238:	4629      	mov	r1, r5
 800623a:	4622      	mov	r2, r4
 800623c:	4648      	mov	r0, r9
 800623e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006240:	f000 fc12 	bl	8006a68 <__pow5mult>
 8006244:	9a01      	ldr	r2, [sp, #4]
 8006246:	4601      	mov	r1, r0
 8006248:	4605      	mov	r5, r0
 800624a:	4648      	mov	r0, r9
 800624c:	f000 fb6a 	bl	8006924 <__multiply>
 8006250:	9901      	ldr	r1, [sp, #4]
 8006252:	9005      	str	r0, [sp, #20]
 8006254:	4648      	mov	r0, r9
 8006256:	f000 fa9b 	bl	8006790 <_Bfree>
 800625a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800625c:	1b1b      	subs	r3, r3, r4
 800625e:	f000 80b0 	beq.w	80063c2 <_dtoa_r+0x802>
 8006262:	9905      	ldr	r1, [sp, #20]
 8006264:	461a      	mov	r2, r3
 8006266:	4648      	mov	r0, r9
 8006268:	f000 fbfe 	bl	8006a68 <__pow5mult>
 800626c:	9001      	str	r0, [sp, #4]
 800626e:	2101      	movs	r1, #1
 8006270:	4648      	mov	r0, r9
 8006272:	f000 fb41 	bl	80068f8 <__i2b>
 8006276:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006278:	4604      	mov	r4, r0
 800627a:	2b00      	cmp	r3, #0
 800627c:	f000 81da 	beq.w	8006634 <_dtoa_r+0xa74>
 8006280:	461a      	mov	r2, r3
 8006282:	4601      	mov	r1, r0
 8006284:	4648      	mov	r0, r9
 8006286:	f000 fbef 	bl	8006a68 <__pow5mult>
 800628a:	9b07      	ldr	r3, [sp, #28]
 800628c:	2b01      	cmp	r3, #1
 800628e:	4604      	mov	r4, r0
 8006290:	f300 80a0 	bgt.w	80063d4 <_dtoa_r+0x814>
 8006294:	9b02      	ldr	r3, [sp, #8]
 8006296:	2b00      	cmp	r3, #0
 8006298:	f040 8096 	bne.w	80063c8 <_dtoa_r+0x808>
 800629c:	9b03      	ldr	r3, [sp, #12]
 800629e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80062a2:	2a00      	cmp	r2, #0
 80062a4:	f040 8092 	bne.w	80063cc <_dtoa_r+0x80c>
 80062a8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80062ac:	0d12      	lsrs	r2, r2, #20
 80062ae:	0512      	lsls	r2, r2, #20
 80062b0:	2a00      	cmp	r2, #0
 80062b2:	f000 808d 	beq.w	80063d0 <_dtoa_r+0x810>
 80062b6:	9b04      	ldr	r3, [sp, #16]
 80062b8:	3301      	adds	r3, #1
 80062ba:	9304      	str	r3, [sp, #16]
 80062bc:	9b06      	ldr	r3, [sp, #24]
 80062be:	3301      	adds	r3, #1
 80062c0:	9306      	str	r3, [sp, #24]
 80062c2:	2301      	movs	r3, #1
 80062c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80062c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	f000 81b9 	beq.w	8006640 <_dtoa_r+0xa80>
 80062ce:	6922      	ldr	r2, [r4, #16]
 80062d0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80062d4:	6910      	ldr	r0, [r2, #16]
 80062d6:	f000 fac3 	bl	8006860 <__hi0bits>
 80062da:	f1c0 0020 	rsb	r0, r0, #32
 80062de:	9b06      	ldr	r3, [sp, #24]
 80062e0:	4418      	add	r0, r3
 80062e2:	f010 001f 	ands.w	r0, r0, #31
 80062e6:	f000 8081 	beq.w	80063ec <_dtoa_r+0x82c>
 80062ea:	f1c0 0220 	rsb	r2, r0, #32
 80062ee:	2a04      	cmp	r2, #4
 80062f0:	dd73      	ble.n	80063da <_dtoa_r+0x81a>
 80062f2:	9b04      	ldr	r3, [sp, #16]
 80062f4:	f1c0 001c 	rsb	r0, r0, #28
 80062f8:	4403      	add	r3, r0
 80062fa:	9304      	str	r3, [sp, #16]
 80062fc:	9b06      	ldr	r3, [sp, #24]
 80062fe:	4406      	add	r6, r0
 8006300:	4403      	add	r3, r0
 8006302:	9306      	str	r3, [sp, #24]
 8006304:	9b04      	ldr	r3, [sp, #16]
 8006306:	2b00      	cmp	r3, #0
 8006308:	dd05      	ble.n	8006316 <_dtoa_r+0x756>
 800630a:	9901      	ldr	r1, [sp, #4]
 800630c:	461a      	mov	r2, r3
 800630e:	4648      	mov	r0, r9
 8006310:	f000 fc04 	bl	8006b1c <__lshift>
 8006314:	9001      	str	r0, [sp, #4]
 8006316:	9b06      	ldr	r3, [sp, #24]
 8006318:	2b00      	cmp	r3, #0
 800631a:	dd05      	ble.n	8006328 <_dtoa_r+0x768>
 800631c:	4621      	mov	r1, r4
 800631e:	461a      	mov	r2, r3
 8006320:	4648      	mov	r0, r9
 8006322:	f000 fbfb 	bl	8006b1c <__lshift>
 8006326:	4604      	mov	r4, r0
 8006328:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800632a:	2b00      	cmp	r3, #0
 800632c:	d060      	beq.n	80063f0 <_dtoa_r+0x830>
 800632e:	9801      	ldr	r0, [sp, #4]
 8006330:	4621      	mov	r1, r4
 8006332:	f000 fc5f 	bl	8006bf4 <__mcmp>
 8006336:	2800      	cmp	r0, #0
 8006338:	da5a      	bge.n	80063f0 <_dtoa_r+0x830>
 800633a:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800633e:	9305      	str	r3, [sp, #20]
 8006340:	9901      	ldr	r1, [sp, #4]
 8006342:	2300      	movs	r3, #0
 8006344:	220a      	movs	r2, #10
 8006346:	4648      	mov	r0, r9
 8006348:	f000 fa44 	bl	80067d4 <__multadd>
 800634c:	9b08      	ldr	r3, [sp, #32]
 800634e:	9001      	str	r0, [sp, #4]
 8006350:	2b00      	cmp	r3, #0
 8006352:	f000 8177 	beq.w	8006644 <_dtoa_r+0xa84>
 8006356:	4629      	mov	r1, r5
 8006358:	2300      	movs	r3, #0
 800635a:	220a      	movs	r2, #10
 800635c:	4648      	mov	r0, r9
 800635e:	f000 fa39 	bl	80067d4 <__multadd>
 8006362:	f1bb 0f00 	cmp.w	fp, #0
 8006366:	4605      	mov	r5, r0
 8006368:	dc6e      	bgt.n	8006448 <_dtoa_r+0x888>
 800636a:	9b07      	ldr	r3, [sp, #28]
 800636c:	2b02      	cmp	r3, #2
 800636e:	dc48      	bgt.n	8006402 <_dtoa_r+0x842>
 8006370:	e06a      	b.n	8006448 <_dtoa_r+0x888>
 8006372:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006374:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006378:	e739      	b.n	80061ee <_dtoa_r+0x62e>
 800637a:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 800637e:	42a3      	cmp	r3, r4
 8006380:	db07      	blt.n	8006392 <_dtoa_r+0x7d2>
 8006382:	f1ba 0f00 	cmp.w	sl, #0
 8006386:	eba3 0404 	sub.w	r4, r3, r4
 800638a:	db0b      	blt.n	80063a4 <_dtoa_r+0x7e4>
 800638c:	9e04      	ldr	r6, [sp, #16]
 800638e:	4652      	mov	r2, sl
 8006390:	e72f      	b.n	80061f2 <_dtoa_r+0x632>
 8006392:	1ae2      	subs	r2, r4, r3
 8006394:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006396:	9e04      	ldr	r6, [sp, #16]
 8006398:	4413      	add	r3, r2
 800639a:	930a      	str	r3, [sp, #40]	@ 0x28
 800639c:	4652      	mov	r2, sl
 800639e:	4623      	mov	r3, r4
 80063a0:	2400      	movs	r4, #0
 80063a2:	e726      	b.n	80061f2 <_dtoa_r+0x632>
 80063a4:	9a04      	ldr	r2, [sp, #16]
 80063a6:	eba2 060a 	sub.w	r6, r2, sl
 80063aa:	2200      	movs	r2, #0
 80063ac:	e721      	b.n	80061f2 <_dtoa_r+0x632>
 80063ae:	9e04      	ldr	r6, [sp, #16]
 80063b0:	9d08      	ldr	r5, [sp, #32]
 80063b2:	461c      	mov	r4, r3
 80063b4:	e72a      	b.n	800620c <_dtoa_r+0x64c>
 80063b6:	9a01      	ldr	r2, [sp, #4]
 80063b8:	9205      	str	r2, [sp, #20]
 80063ba:	e752      	b.n	8006262 <_dtoa_r+0x6a2>
 80063bc:	9901      	ldr	r1, [sp, #4]
 80063be:	461a      	mov	r2, r3
 80063c0:	e751      	b.n	8006266 <_dtoa_r+0x6a6>
 80063c2:	9b05      	ldr	r3, [sp, #20]
 80063c4:	9301      	str	r3, [sp, #4]
 80063c6:	e752      	b.n	800626e <_dtoa_r+0x6ae>
 80063c8:	2300      	movs	r3, #0
 80063ca:	e77b      	b.n	80062c4 <_dtoa_r+0x704>
 80063cc:	9b02      	ldr	r3, [sp, #8]
 80063ce:	e779      	b.n	80062c4 <_dtoa_r+0x704>
 80063d0:	920b      	str	r2, [sp, #44]	@ 0x2c
 80063d2:	e778      	b.n	80062c6 <_dtoa_r+0x706>
 80063d4:	2300      	movs	r3, #0
 80063d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80063d8:	e779      	b.n	80062ce <_dtoa_r+0x70e>
 80063da:	d093      	beq.n	8006304 <_dtoa_r+0x744>
 80063dc:	9b04      	ldr	r3, [sp, #16]
 80063de:	321c      	adds	r2, #28
 80063e0:	4413      	add	r3, r2
 80063e2:	9304      	str	r3, [sp, #16]
 80063e4:	9b06      	ldr	r3, [sp, #24]
 80063e6:	4416      	add	r6, r2
 80063e8:	4413      	add	r3, r2
 80063ea:	e78a      	b.n	8006302 <_dtoa_r+0x742>
 80063ec:	4602      	mov	r2, r0
 80063ee:	e7f5      	b.n	80063dc <_dtoa_r+0x81c>
 80063f0:	f1ba 0f00 	cmp.w	sl, #0
 80063f4:	f8cd 8014 	str.w	r8, [sp, #20]
 80063f8:	46d3      	mov	fp, sl
 80063fa:	dc21      	bgt.n	8006440 <_dtoa_r+0x880>
 80063fc:	9b07      	ldr	r3, [sp, #28]
 80063fe:	2b02      	cmp	r3, #2
 8006400:	dd1e      	ble.n	8006440 <_dtoa_r+0x880>
 8006402:	f1bb 0f00 	cmp.w	fp, #0
 8006406:	f47f addc 	bne.w	8005fc2 <_dtoa_r+0x402>
 800640a:	4621      	mov	r1, r4
 800640c:	465b      	mov	r3, fp
 800640e:	2205      	movs	r2, #5
 8006410:	4648      	mov	r0, r9
 8006412:	f000 f9df 	bl	80067d4 <__multadd>
 8006416:	4601      	mov	r1, r0
 8006418:	4604      	mov	r4, r0
 800641a:	9801      	ldr	r0, [sp, #4]
 800641c:	f000 fbea 	bl	8006bf4 <__mcmp>
 8006420:	2800      	cmp	r0, #0
 8006422:	f77f adce 	ble.w	8005fc2 <_dtoa_r+0x402>
 8006426:	463e      	mov	r6, r7
 8006428:	2331      	movs	r3, #49	@ 0x31
 800642a:	f806 3b01 	strb.w	r3, [r6], #1
 800642e:	9b05      	ldr	r3, [sp, #20]
 8006430:	3301      	adds	r3, #1
 8006432:	9305      	str	r3, [sp, #20]
 8006434:	e5c9      	b.n	8005fca <_dtoa_r+0x40a>
 8006436:	f8cd 8014 	str.w	r8, [sp, #20]
 800643a:	4654      	mov	r4, sl
 800643c:	4625      	mov	r5, r4
 800643e:	e7f2      	b.n	8006426 <_dtoa_r+0x866>
 8006440:	9b08      	ldr	r3, [sp, #32]
 8006442:	2b00      	cmp	r3, #0
 8006444:	f000 8102 	beq.w	800664c <_dtoa_r+0xa8c>
 8006448:	2e00      	cmp	r6, #0
 800644a:	dd05      	ble.n	8006458 <_dtoa_r+0x898>
 800644c:	4629      	mov	r1, r5
 800644e:	4632      	mov	r2, r6
 8006450:	4648      	mov	r0, r9
 8006452:	f000 fb63 	bl	8006b1c <__lshift>
 8006456:	4605      	mov	r5, r0
 8006458:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800645a:	2b00      	cmp	r3, #0
 800645c:	d058      	beq.n	8006510 <_dtoa_r+0x950>
 800645e:	6869      	ldr	r1, [r5, #4]
 8006460:	4648      	mov	r0, r9
 8006462:	f000 f955 	bl	8006710 <_Balloc>
 8006466:	4606      	mov	r6, r0
 8006468:	b928      	cbnz	r0, 8006476 <_dtoa_r+0x8b6>
 800646a:	4b82      	ldr	r3, [pc, #520]	@ (8006674 <_dtoa_r+0xab4>)
 800646c:	4602      	mov	r2, r0
 800646e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006472:	f7ff bbbe 	b.w	8005bf2 <_dtoa_r+0x32>
 8006476:	692a      	ldr	r2, [r5, #16]
 8006478:	3202      	adds	r2, #2
 800647a:	0092      	lsls	r2, r2, #2
 800647c:	f105 010c 	add.w	r1, r5, #12
 8006480:	300c      	adds	r0, #12
 8006482:	f7ff fb04 	bl	8005a8e <memcpy>
 8006486:	2201      	movs	r2, #1
 8006488:	4631      	mov	r1, r6
 800648a:	4648      	mov	r0, r9
 800648c:	f000 fb46 	bl	8006b1c <__lshift>
 8006490:	1c7b      	adds	r3, r7, #1
 8006492:	9304      	str	r3, [sp, #16]
 8006494:	eb07 030b 	add.w	r3, r7, fp
 8006498:	9309      	str	r3, [sp, #36]	@ 0x24
 800649a:	9b02      	ldr	r3, [sp, #8]
 800649c:	f003 0301 	and.w	r3, r3, #1
 80064a0:	46a8      	mov	r8, r5
 80064a2:	9308      	str	r3, [sp, #32]
 80064a4:	4605      	mov	r5, r0
 80064a6:	9b04      	ldr	r3, [sp, #16]
 80064a8:	9801      	ldr	r0, [sp, #4]
 80064aa:	4621      	mov	r1, r4
 80064ac:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 80064b0:	f7ff fafb 	bl	8005aaa <quorem>
 80064b4:	4641      	mov	r1, r8
 80064b6:	9002      	str	r0, [sp, #8]
 80064b8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80064bc:	9801      	ldr	r0, [sp, #4]
 80064be:	f000 fb99 	bl	8006bf4 <__mcmp>
 80064c2:	462a      	mov	r2, r5
 80064c4:	9006      	str	r0, [sp, #24]
 80064c6:	4621      	mov	r1, r4
 80064c8:	4648      	mov	r0, r9
 80064ca:	f000 fbaf 	bl	8006c2c <__mdiff>
 80064ce:	68c2      	ldr	r2, [r0, #12]
 80064d0:	4606      	mov	r6, r0
 80064d2:	b9fa      	cbnz	r2, 8006514 <_dtoa_r+0x954>
 80064d4:	4601      	mov	r1, r0
 80064d6:	9801      	ldr	r0, [sp, #4]
 80064d8:	f000 fb8c 	bl	8006bf4 <__mcmp>
 80064dc:	4602      	mov	r2, r0
 80064de:	4631      	mov	r1, r6
 80064e0:	4648      	mov	r0, r9
 80064e2:	920a      	str	r2, [sp, #40]	@ 0x28
 80064e4:	f000 f954 	bl	8006790 <_Bfree>
 80064e8:	9b07      	ldr	r3, [sp, #28]
 80064ea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80064ec:	9e04      	ldr	r6, [sp, #16]
 80064ee:	ea42 0103 	orr.w	r1, r2, r3
 80064f2:	9b08      	ldr	r3, [sp, #32]
 80064f4:	4319      	orrs	r1, r3
 80064f6:	d10f      	bne.n	8006518 <_dtoa_r+0x958>
 80064f8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80064fc:	d028      	beq.n	8006550 <_dtoa_r+0x990>
 80064fe:	9b06      	ldr	r3, [sp, #24]
 8006500:	2b00      	cmp	r3, #0
 8006502:	dd02      	ble.n	800650a <_dtoa_r+0x94a>
 8006504:	9b02      	ldr	r3, [sp, #8]
 8006506:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800650a:	f88b a000 	strb.w	sl, [fp]
 800650e:	e55e      	b.n	8005fce <_dtoa_r+0x40e>
 8006510:	4628      	mov	r0, r5
 8006512:	e7bd      	b.n	8006490 <_dtoa_r+0x8d0>
 8006514:	2201      	movs	r2, #1
 8006516:	e7e2      	b.n	80064de <_dtoa_r+0x91e>
 8006518:	9b06      	ldr	r3, [sp, #24]
 800651a:	2b00      	cmp	r3, #0
 800651c:	db04      	blt.n	8006528 <_dtoa_r+0x968>
 800651e:	9907      	ldr	r1, [sp, #28]
 8006520:	430b      	orrs	r3, r1
 8006522:	9908      	ldr	r1, [sp, #32]
 8006524:	430b      	orrs	r3, r1
 8006526:	d120      	bne.n	800656a <_dtoa_r+0x9aa>
 8006528:	2a00      	cmp	r2, #0
 800652a:	ddee      	ble.n	800650a <_dtoa_r+0x94a>
 800652c:	9901      	ldr	r1, [sp, #4]
 800652e:	2201      	movs	r2, #1
 8006530:	4648      	mov	r0, r9
 8006532:	f000 faf3 	bl	8006b1c <__lshift>
 8006536:	4621      	mov	r1, r4
 8006538:	9001      	str	r0, [sp, #4]
 800653a:	f000 fb5b 	bl	8006bf4 <__mcmp>
 800653e:	2800      	cmp	r0, #0
 8006540:	dc03      	bgt.n	800654a <_dtoa_r+0x98a>
 8006542:	d1e2      	bne.n	800650a <_dtoa_r+0x94a>
 8006544:	f01a 0f01 	tst.w	sl, #1
 8006548:	d0df      	beq.n	800650a <_dtoa_r+0x94a>
 800654a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800654e:	d1d9      	bne.n	8006504 <_dtoa_r+0x944>
 8006550:	2339      	movs	r3, #57	@ 0x39
 8006552:	f88b 3000 	strb.w	r3, [fp]
 8006556:	4633      	mov	r3, r6
 8006558:	461e      	mov	r6, r3
 800655a:	3b01      	subs	r3, #1
 800655c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006560:	2a39      	cmp	r2, #57	@ 0x39
 8006562:	d052      	beq.n	800660a <_dtoa_r+0xa4a>
 8006564:	3201      	adds	r2, #1
 8006566:	701a      	strb	r2, [r3, #0]
 8006568:	e531      	b.n	8005fce <_dtoa_r+0x40e>
 800656a:	2a00      	cmp	r2, #0
 800656c:	dd07      	ble.n	800657e <_dtoa_r+0x9be>
 800656e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8006572:	d0ed      	beq.n	8006550 <_dtoa_r+0x990>
 8006574:	f10a 0301 	add.w	r3, sl, #1
 8006578:	f88b 3000 	strb.w	r3, [fp]
 800657c:	e527      	b.n	8005fce <_dtoa_r+0x40e>
 800657e:	9b04      	ldr	r3, [sp, #16]
 8006580:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006582:	f803 ac01 	strb.w	sl, [r3, #-1]
 8006586:	4293      	cmp	r3, r2
 8006588:	d029      	beq.n	80065de <_dtoa_r+0xa1e>
 800658a:	9901      	ldr	r1, [sp, #4]
 800658c:	2300      	movs	r3, #0
 800658e:	220a      	movs	r2, #10
 8006590:	4648      	mov	r0, r9
 8006592:	f000 f91f 	bl	80067d4 <__multadd>
 8006596:	45a8      	cmp	r8, r5
 8006598:	9001      	str	r0, [sp, #4]
 800659a:	f04f 0300 	mov.w	r3, #0
 800659e:	f04f 020a 	mov.w	r2, #10
 80065a2:	4641      	mov	r1, r8
 80065a4:	4648      	mov	r0, r9
 80065a6:	d107      	bne.n	80065b8 <_dtoa_r+0x9f8>
 80065a8:	f000 f914 	bl	80067d4 <__multadd>
 80065ac:	4680      	mov	r8, r0
 80065ae:	4605      	mov	r5, r0
 80065b0:	9b04      	ldr	r3, [sp, #16]
 80065b2:	3301      	adds	r3, #1
 80065b4:	9304      	str	r3, [sp, #16]
 80065b6:	e776      	b.n	80064a6 <_dtoa_r+0x8e6>
 80065b8:	f000 f90c 	bl	80067d4 <__multadd>
 80065bc:	4629      	mov	r1, r5
 80065be:	4680      	mov	r8, r0
 80065c0:	2300      	movs	r3, #0
 80065c2:	220a      	movs	r2, #10
 80065c4:	4648      	mov	r0, r9
 80065c6:	f000 f905 	bl	80067d4 <__multadd>
 80065ca:	4605      	mov	r5, r0
 80065cc:	e7f0      	b.n	80065b0 <_dtoa_r+0x9f0>
 80065ce:	f1bb 0f00 	cmp.w	fp, #0
 80065d2:	bfcc      	ite	gt
 80065d4:	465e      	movgt	r6, fp
 80065d6:	2601      	movle	r6, #1
 80065d8:	443e      	add	r6, r7
 80065da:	f04f 0800 	mov.w	r8, #0
 80065de:	9901      	ldr	r1, [sp, #4]
 80065e0:	2201      	movs	r2, #1
 80065e2:	4648      	mov	r0, r9
 80065e4:	f000 fa9a 	bl	8006b1c <__lshift>
 80065e8:	4621      	mov	r1, r4
 80065ea:	9001      	str	r0, [sp, #4]
 80065ec:	f000 fb02 	bl	8006bf4 <__mcmp>
 80065f0:	2800      	cmp	r0, #0
 80065f2:	dcb0      	bgt.n	8006556 <_dtoa_r+0x996>
 80065f4:	d102      	bne.n	80065fc <_dtoa_r+0xa3c>
 80065f6:	f01a 0f01 	tst.w	sl, #1
 80065fa:	d1ac      	bne.n	8006556 <_dtoa_r+0x996>
 80065fc:	4633      	mov	r3, r6
 80065fe:	461e      	mov	r6, r3
 8006600:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006604:	2a30      	cmp	r2, #48	@ 0x30
 8006606:	d0fa      	beq.n	80065fe <_dtoa_r+0xa3e>
 8006608:	e4e1      	b.n	8005fce <_dtoa_r+0x40e>
 800660a:	429f      	cmp	r7, r3
 800660c:	d1a4      	bne.n	8006558 <_dtoa_r+0x998>
 800660e:	9b05      	ldr	r3, [sp, #20]
 8006610:	3301      	adds	r3, #1
 8006612:	9305      	str	r3, [sp, #20]
 8006614:	2331      	movs	r3, #49	@ 0x31
 8006616:	703b      	strb	r3, [r7, #0]
 8006618:	e4d9      	b.n	8005fce <_dtoa_r+0x40e>
 800661a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800661c:	4f16      	ldr	r7, [pc, #88]	@ (8006678 <_dtoa_r+0xab8>)
 800661e:	b11b      	cbz	r3, 8006628 <_dtoa_r+0xa68>
 8006620:	f107 0308 	add.w	r3, r7, #8
 8006624:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8006626:	6013      	str	r3, [r2, #0]
 8006628:	4638      	mov	r0, r7
 800662a:	b011      	add	sp, #68	@ 0x44
 800662c:	ecbd 8b02 	vpop	{d8}
 8006630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006634:	9b07      	ldr	r3, [sp, #28]
 8006636:	2b01      	cmp	r3, #1
 8006638:	f77f ae2c 	ble.w	8006294 <_dtoa_r+0x6d4>
 800663c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800663e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006640:	2001      	movs	r0, #1
 8006642:	e64c      	b.n	80062de <_dtoa_r+0x71e>
 8006644:	f1bb 0f00 	cmp.w	fp, #0
 8006648:	f77f aed8 	ble.w	80063fc <_dtoa_r+0x83c>
 800664c:	463e      	mov	r6, r7
 800664e:	9801      	ldr	r0, [sp, #4]
 8006650:	4621      	mov	r1, r4
 8006652:	f7ff fa2a 	bl	8005aaa <quorem>
 8006656:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800665a:	f806 ab01 	strb.w	sl, [r6], #1
 800665e:	1bf2      	subs	r2, r6, r7
 8006660:	4593      	cmp	fp, r2
 8006662:	ddb4      	ble.n	80065ce <_dtoa_r+0xa0e>
 8006664:	9901      	ldr	r1, [sp, #4]
 8006666:	2300      	movs	r3, #0
 8006668:	220a      	movs	r2, #10
 800666a:	4648      	mov	r0, r9
 800666c:	f000 f8b2 	bl	80067d4 <__multadd>
 8006670:	9001      	str	r0, [sp, #4]
 8006672:	e7ec      	b.n	800664e <_dtoa_r+0xa8e>
 8006674:	08007af0 	.word	0x08007af0
 8006678:	08007a74 	.word	0x08007a74

0800667c <_free_r>:
 800667c:	b538      	push	{r3, r4, r5, lr}
 800667e:	4605      	mov	r5, r0
 8006680:	2900      	cmp	r1, #0
 8006682:	d041      	beq.n	8006708 <_free_r+0x8c>
 8006684:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006688:	1f0c      	subs	r4, r1, #4
 800668a:	2b00      	cmp	r3, #0
 800668c:	bfb8      	it	lt
 800668e:	18e4      	addlt	r4, r4, r3
 8006690:	f7fe fbec 	bl	8004e6c <__malloc_lock>
 8006694:	4a1d      	ldr	r2, [pc, #116]	@ (800670c <_free_r+0x90>)
 8006696:	6813      	ldr	r3, [r2, #0]
 8006698:	b933      	cbnz	r3, 80066a8 <_free_r+0x2c>
 800669a:	6063      	str	r3, [r4, #4]
 800669c:	6014      	str	r4, [r2, #0]
 800669e:	4628      	mov	r0, r5
 80066a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80066a4:	f7fe bbe8 	b.w	8004e78 <__malloc_unlock>
 80066a8:	42a3      	cmp	r3, r4
 80066aa:	d908      	bls.n	80066be <_free_r+0x42>
 80066ac:	6820      	ldr	r0, [r4, #0]
 80066ae:	1821      	adds	r1, r4, r0
 80066b0:	428b      	cmp	r3, r1
 80066b2:	bf01      	itttt	eq
 80066b4:	6819      	ldreq	r1, [r3, #0]
 80066b6:	685b      	ldreq	r3, [r3, #4]
 80066b8:	1809      	addeq	r1, r1, r0
 80066ba:	6021      	streq	r1, [r4, #0]
 80066bc:	e7ed      	b.n	800669a <_free_r+0x1e>
 80066be:	461a      	mov	r2, r3
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	b10b      	cbz	r3, 80066c8 <_free_r+0x4c>
 80066c4:	42a3      	cmp	r3, r4
 80066c6:	d9fa      	bls.n	80066be <_free_r+0x42>
 80066c8:	6811      	ldr	r1, [r2, #0]
 80066ca:	1850      	adds	r0, r2, r1
 80066cc:	42a0      	cmp	r0, r4
 80066ce:	d10b      	bne.n	80066e8 <_free_r+0x6c>
 80066d0:	6820      	ldr	r0, [r4, #0]
 80066d2:	4401      	add	r1, r0
 80066d4:	1850      	adds	r0, r2, r1
 80066d6:	4283      	cmp	r3, r0
 80066d8:	6011      	str	r1, [r2, #0]
 80066da:	d1e0      	bne.n	800669e <_free_r+0x22>
 80066dc:	6818      	ldr	r0, [r3, #0]
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	6053      	str	r3, [r2, #4]
 80066e2:	4408      	add	r0, r1
 80066e4:	6010      	str	r0, [r2, #0]
 80066e6:	e7da      	b.n	800669e <_free_r+0x22>
 80066e8:	d902      	bls.n	80066f0 <_free_r+0x74>
 80066ea:	230c      	movs	r3, #12
 80066ec:	602b      	str	r3, [r5, #0]
 80066ee:	e7d6      	b.n	800669e <_free_r+0x22>
 80066f0:	6820      	ldr	r0, [r4, #0]
 80066f2:	1821      	adds	r1, r4, r0
 80066f4:	428b      	cmp	r3, r1
 80066f6:	bf04      	itt	eq
 80066f8:	6819      	ldreq	r1, [r3, #0]
 80066fa:	685b      	ldreq	r3, [r3, #4]
 80066fc:	6063      	str	r3, [r4, #4]
 80066fe:	bf04      	itt	eq
 8006700:	1809      	addeq	r1, r1, r0
 8006702:	6021      	streq	r1, [r4, #0]
 8006704:	6054      	str	r4, [r2, #4]
 8006706:	e7ca      	b.n	800669e <_free_r+0x22>
 8006708:	bd38      	pop	{r3, r4, r5, pc}
 800670a:	bf00      	nop
 800670c:	20000398 	.word	0x20000398

08006710 <_Balloc>:
 8006710:	b570      	push	{r4, r5, r6, lr}
 8006712:	69c6      	ldr	r6, [r0, #28]
 8006714:	4604      	mov	r4, r0
 8006716:	460d      	mov	r5, r1
 8006718:	b976      	cbnz	r6, 8006738 <_Balloc+0x28>
 800671a:	2010      	movs	r0, #16
 800671c:	f7fe faf4 	bl	8004d08 <malloc>
 8006720:	4602      	mov	r2, r0
 8006722:	61e0      	str	r0, [r4, #28]
 8006724:	b920      	cbnz	r0, 8006730 <_Balloc+0x20>
 8006726:	4b18      	ldr	r3, [pc, #96]	@ (8006788 <_Balloc+0x78>)
 8006728:	4818      	ldr	r0, [pc, #96]	@ (800678c <_Balloc+0x7c>)
 800672a:	216b      	movs	r1, #107	@ 0x6b
 800672c:	f000 fd88 	bl	8007240 <__assert_func>
 8006730:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006734:	6006      	str	r6, [r0, #0]
 8006736:	60c6      	str	r6, [r0, #12]
 8006738:	69e6      	ldr	r6, [r4, #28]
 800673a:	68f3      	ldr	r3, [r6, #12]
 800673c:	b183      	cbz	r3, 8006760 <_Balloc+0x50>
 800673e:	69e3      	ldr	r3, [r4, #28]
 8006740:	68db      	ldr	r3, [r3, #12]
 8006742:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006746:	b9b8      	cbnz	r0, 8006778 <_Balloc+0x68>
 8006748:	2101      	movs	r1, #1
 800674a:	fa01 f605 	lsl.w	r6, r1, r5
 800674e:	1d72      	adds	r2, r6, #5
 8006750:	0092      	lsls	r2, r2, #2
 8006752:	4620      	mov	r0, r4
 8006754:	f000 fd92 	bl	800727c <_calloc_r>
 8006758:	b160      	cbz	r0, 8006774 <_Balloc+0x64>
 800675a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800675e:	e00e      	b.n	800677e <_Balloc+0x6e>
 8006760:	2221      	movs	r2, #33	@ 0x21
 8006762:	2104      	movs	r1, #4
 8006764:	4620      	mov	r0, r4
 8006766:	f000 fd89 	bl	800727c <_calloc_r>
 800676a:	69e3      	ldr	r3, [r4, #28]
 800676c:	60f0      	str	r0, [r6, #12]
 800676e:	68db      	ldr	r3, [r3, #12]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d1e4      	bne.n	800673e <_Balloc+0x2e>
 8006774:	2000      	movs	r0, #0
 8006776:	bd70      	pop	{r4, r5, r6, pc}
 8006778:	6802      	ldr	r2, [r0, #0]
 800677a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800677e:	2300      	movs	r3, #0
 8006780:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006784:	e7f7      	b.n	8006776 <_Balloc+0x66>
 8006786:	bf00      	nop
 8006788:	08007a81 	.word	0x08007a81
 800678c:	08007b01 	.word	0x08007b01

08006790 <_Bfree>:
 8006790:	b570      	push	{r4, r5, r6, lr}
 8006792:	69c6      	ldr	r6, [r0, #28]
 8006794:	4605      	mov	r5, r0
 8006796:	460c      	mov	r4, r1
 8006798:	b976      	cbnz	r6, 80067b8 <_Bfree+0x28>
 800679a:	2010      	movs	r0, #16
 800679c:	f7fe fab4 	bl	8004d08 <malloc>
 80067a0:	4602      	mov	r2, r0
 80067a2:	61e8      	str	r0, [r5, #28]
 80067a4:	b920      	cbnz	r0, 80067b0 <_Bfree+0x20>
 80067a6:	4b09      	ldr	r3, [pc, #36]	@ (80067cc <_Bfree+0x3c>)
 80067a8:	4809      	ldr	r0, [pc, #36]	@ (80067d0 <_Bfree+0x40>)
 80067aa:	218f      	movs	r1, #143	@ 0x8f
 80067ac:	f000 fd48 	bl	8007240 <__assert_func>
 80067b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80067b4:	6006      	str	r6, [r0, #0]
 80067b6:	60c6      	str	r6, [r0, #12]
 80067b8:	b13c      	cbz	r4, 80067ca <_Bfree+0x3a>
 80067ba:	69eb      	ldr	r3, [r5, #28]
 80067bc:	6862      	ldr	r2, [r4, #4]
 80067be:	68db      	ldr	r3, [r3, #12]
 80067c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80067c4:	6021      	str	r1, [r4, #0]
 80067c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80067ca:	bd70      	pop	{r4, r5, r6, pc}
 80067cc:	08007a81 	.word	0x08007a81
 80067d0:	08007b01 	.word	0x08007b01

080067d4 <__multadd>:
 80067d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067d8:	690d      	ldr	r5, [r1, #16]
 80067da:	4607      	mov	r7, r0
 80067dc:	460c      	mov	r4, r1
 80067de:	461e      	mov	r6, r3
 80067e0:	f101 0c14 	add.w	ip, r1, #20
 80067e4:	2000      	movs	r0, #0
 80067e6:	f8dc 3000 	ldr.w	r3, [ip]
 80067ea:	b299      	uxth	r1, r3
 80067ec:	fb02 6101 	mla	r1, r2, r1, r6
 80067f0:	0c1e      	lsrs	r6, r3, #16
 80067f2:	0c0b      	lsrs	r3, r1, #16
 80067f4:	fb02 3306 	mla	r3, r2, r6, r3
 80067f8:	b289      	uxth	r1, r1
 80067fa:	3001      	adds	r0, #1
 80067fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006800:	4285      	cmp	r5, r0
 8006802:	f84c 1b04 	str.w	r1, [ip], #4
 8006806:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800680a:	dcec      	bgt.n	80067e6 <__multadd+0x12>
 800680c:	b30e      	cbz	r6, 8006852 <__multadd+0x7e>
 800680e:	68a3      	ldr	r3, [r4, #8]
 8006810:	42ab      	cmp	r3, r5
 8006812:	dc19      	bgt.n	8006848 <__multadd+0x74>
 8006814:	6861      	ldr	r1, [r4, #4]
 8006816:	4638      	mov	r0, r7
 8006818:	3101      	adds	r1, #1
 800681a:	f7ff ff79 	bl	8006710 <_Balloc>
 800681e:	4680      	mov	r8, r0
 8006820:	b928      	cbnz	r0, 800682e <__multadd+0x5a>
 8006822:	4602      	mov	r2, r0
 8006824:	4b0c      	ldr	r3, [pc, #48]	@ (8006858 <__multadd+0x84>)
 8006826:	480d      	ldr	r0, [pc, #52]	@ (800685c <__multadd+0x88>)
 8006828:	21ba      	movs	r1, #186	@ 0xba
 800682a:	f000 fd09 	bl	8007240 <__assert_func>
 800682e:	6922      	ldr	r2, [r4, #16]
 8006830:	3202      	adds	r2, #2
 8006832:	f104 010c 	add.w	r1, r4, #12
 8006836:	0092      	lsls	r2, r2, #2
 8006838:	300c      	adds	r0, #12
 800683a:	f7ff f928 	bl	8005a8e <memcpy>
 800683e:	4621      	mov	r1, r4
 8006840:	4638      	mov	r0, r7
 8006842:	f7ff ffa5 	bl	8006790 <_Bfree>
 8006846:	4644      	mov	r4, r8
 8006848:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800684c:	3501      	adds	r5, #1
 800684e:	615e      	str	r6, [r3, #20]
 8006850:	6125      	str	r5, [r4, #16]
 8006852:	4620      	mov	r0, r4
 8006854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006858:	08007af0 	.word	0x08007af0
 800685c:	08007b01 	.word	0x08007b01

08006860 <__hi0bits>:
 8006860:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006864:	4603      	mov	r3, r0
 8006866:	bf36      	itet	cc
 8006868:	0403      	lslcc	r3, r0, #16
 800686a:	2000      	movcs	r0, #0
 800686c:	2010      	movcc	r0, #16
 800686e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006872:	bf3c      	itt	cc
 8006874:	021b      	lslcc	r3, r3, #8
 8006876:	3008      	addcc	r0, #8
 8006878:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800687c:	bf3c      	itt	cc
 800687e:	011b      	lslcc	r3, r3, #4
 8006880:	3004      	addcc	r0, #4
 8006882:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006886:	bf3c      	itt	cc
 8006888:	009b      	lslcc	r3, r3, #2
 800688a:	3002      	addcc	r0, #2
 800688c:	2b00      	cmp	r3, #0
 800688e:	db05      	blt.n	800689c <__hi0bits+0x3c>
 8006890:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006894:	f100 0001 	add.w	r0, r0, #1
 8006898:	bf08      	it	eq
 800689a:	2020      	moveq	r0, #32
 800689c:	4770      	bx	lr

0800689e <__lo0bits>:
 800689e:	6803      	ldr	r3, [r0, #0]
 80068a0:	4602      	mov	r2, r0
 80068a2:	f013 0007 	ands.w	r0, r3, #7
 80068a6:	d00b      	beq.n	80068c0 <__lo0bits+0x22>
 80068a8:	07d9      	lsls	r1, r3, #31
 80068aa:	d421      	bmi.n	80068f0 <__lo0bits+0x52>
 80068ac:	0798      	lsls	r0, r3, #30
 80068ae:	bf49      	itett	mi
 80068b0:	085b      	lsrmi	r3, r3, #1
 80068b2:	089b      	lsrpl	r3, r3, #2
 80068b4:	2001      	movmi	r0, #1
 80068b6:	6013      	strmi	r3, [r2, #0]
 80068b8:	bf5c      	itt	pl
 80068ba:	6013      	strpl	r3, [r2, #0]
 80068bc:	2002      	movpl	r0, #2
 80068be:	4770      	bx	lr
 80068c0:	b299      	uxth	r1, r3
 80068c2:	b909      	cbnz	r1, 80068c8 <__lo0bits+0x2a>
 80068c4:	0c1b      	lsrs	r3, r3, #16
 80068c6:	2010      	movs	r0, #16
 80068c8:	b2d9      	uxtb	r1, r3
 80068ca:	b909      	cbnz	r1, 80068d0 <__lo0bits+0x32>
 80068cc:	3008      	adds	r0, #8
 80068ce:	0a1b      	lsrs	r3, r3, #8
 80068d0:	0719      	lsls	r1, r3, #28
 80068d2:	bf04      	itt	eq
 80068d4:	091b      	lsreq	r3, r3, #4
 80068d6:	3004      	addeq	r0, #4
 80068d8:	0799      	lsls	r1, r3, #30
 80068da:	bf04      	itt	eq
 80068dc:	089b      	lsreq	r3, r3, #2
 80068de:	3002      	addeq	r0, #2
 80068e0:	07d9      	lsls	r1, r3, #31
 80068e2:	d403      	bmi.n	80068ec <__lo0bits+0x4e>
 80068e4:	085b      	lsrs	r3, r3, #1
 80068e6:	f100 0001 	add.w	r0, r0, #1
 80068ea:	d003      	beq.n	80068f4 <__lo0bits+0x56>
 80068ec:	6013      	str	r3, [r2, #0]
 80068ee:	4770      	bx	lr
 80068f0:	2000      	movs	r0, #0
 80068f2:	4770      	bx	lr
 80068f4:	2020      	movs	r0, #32
 80068f6:	4770      	bx	lr

080068f8 <__i2b>:
 80068f8:	b510      	push	{r4, lr}
 80068fa:	460c      	mov	r4, r1
 80068fc:	2101      	movs	r1, #1
 80068fe:	f7ff ff07 	bl	8006710 <_Balloc>
 8006902:	4602      	mov	r2, r0
 8006904:	b928      	cbnz	r0, 8006912 <__i2b+0x1a>
 8006906:	4b05      	ldr	r3, [pc, #20]	@ (800691c <__i2b+0x24>)
 8006908:	4805      	ldr	r0, [pc, #20]	@ (8006920 <__i2b+0x28>)
 800690a:	f240 1145 	movw	r1, #325	@ 0x145
 800690e:	f000 fc97 	bl	8007240 <__assert_func>
 8006912:	2301      	movs	r3, #1
 8006914:	6144      	str	r4, [r0, #20]
 8006916:	6103      	str	r3, [r0, #16]
 8006918:	bd10      	pop	{r4, pc}
 800691a:	bf00      	nop
 800691c:	08007af0 	.word	0x08007af0
 8006920:	08007b01 	.word	0x08007b01

08006924 <__multiply>:
 8006924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006928:	4617      	mov	r7, r2
 800692a:	690a      	ldr	r2, [r1, #16]
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	429a      	cmp	r2, r3
 8006930:	bfa8      	it	ge
 8006932:	463b      	movge	r3, r7
 8006934:	4689      	mov	r9, r1
 8006936:	bfa4      	itt	ge
 8006938:	460f      	movge	r7, r1
 800693a:	4699      	movge	r9, r3
 800693c:	693d      	ldr	r5, [r7, #16]
 800693e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	6879      	ldr	r1, [r7, #4]
 8006946:	eb05 060a 	add.w	r6, r5, sl
 800694a:	42b3      	cmp	r3, r6
 800694c:	b085      	sub	sp, #20
 800694e:	bfb8      	it	lt
 8006950:	3101      	addlt	r1, #1
 8006952:	f7ff fedd 	bl	8006710 <_Balloc>
 8006956:	b930      	cbnz	r0, 8006966 <__multiply+0x42>
 8006958:	4602      	mov	r2, r0
 800695a:	4b41      	ldr	r3, [pc, #260]	@ (8006a60 <__multiply+0x13c>)
 800695c:	4841      	ldr	r0, [pc, #260]	@ (8006a64 <__multiply+0x140>)
 800695e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006962:	f000 fc6d 	bl	8007240 <__assert_func>
 8006966:	f100 0414 	add.w	r4, r0, #20
 800696a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800696e:	4623      	mov	r3, r4
 8006970:	2200      	movs	r2, #0
 8006972:	4573      	cmp	r3, lr
 8006974:	d320      	bcc.n	80069b8 <__multiply+0x94>
 8006976:	f107 0814 	add.w	r8, r7, #20
 800697a:	f109 0114 	add.w	r1, r9, #20
 800697e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006982:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006986:	9302      	str	r3, [sp, #8]
 8006988:	1beb      	subs	r3, r5, r7
 800698a:	3b15      	subs	r3, #21
 800698c:	f023 0303 	bic.w	r3, r3, #3
 8006990:	3304      	adds	r3, #4
 8006992:	3715      	adds	r7, #21
 8006994:	42bd      	cmp	r5, r7
 8006996:	bf38      	it	cc
 8006998:	2304      	movcc	r3, #4
 800699a:	9301      	str	r3, [sp, #4]
 800699c:	9b02      	ldr	r3, [sp, #8]
 800699e:	9103      	str	r1, [sp, #12]
 80069a0:	428b      	cmp	r3, r1
 80069a2:	d80c      	bhi.n	80069be <__multiply+0x9a>
 80069a4:	2e00      	cmp	r6, #0
 80069a6:	dd03      	ble.n	80069b0 <__multiply+0x8c>
 80069a8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d055      	beq.n	8006a5c <__multiply+0x138>
 80069b0:	6106      	str	r6, [r0, #16]
 80069b2:	b005      	add	sp, #20
 80069b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069b8:	f843 2b04 	str.w	r2, [r3], #4
 80069bc:	e7d9      	b.n	8006972 <__multiply+0x4e>
 80069be:	f8b1 a000 	ldrh.w	sl, [r1]
 80069c2:	f1ba 0f00 	cmp.w	sl, #0
 80069c6:	d01f      	beq.n	8006a08 <__multiply+0xe4>
 80069c8:	46c4      	mov	ip, r8
 80069ca:	46a1      	mov	r9, r4
 80069cc:	2700      	movs	r7, #0
 80069ce:	f85c 2b04 	ldr.w	r2, [ip], #4
 80069d2:	f8d9 3000 	ldr.w	r3, [r9]
 80069d6:	fa1f fb82 	uxth.w	fp, r2
 80069da:	b29b      	uxth	r3, r3
 80069dc:	fb0a 330b 	mla	r3, sl, fp, r3
 80069e0:	443b      	add	r3, r7
 80069e2:	f8d9 7000 	ldr.w	r7, [r9]
 80069e6:	0c12      	lsrs	r2, r2, #16
 80069e8:	0c3f      	lsrs	r7, r7, #16
 80069ea:	fb0a 7202 	mla	r2, sl, r2, r7
 80069ee:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80069f8:	4565      	cmp	r5, ip
 80069fa:	f849 3b04 	str.w	r3, [r9], #4
 80069fe:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006a02:	d8e4      	bhi.n	80069ce <__multiply+0xaa>
 8006a04:	9b01      	ldr	r3, [sp, #4]
 8006a06:	50e7      	str	r7, [r4, r3]
 8006a08:	9b03      	ldr	r3, [sp, #12]
 8006a0a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006a0e:	3104      	adds	r1, #4
 8006a10:	f1b9 0f00 	cmp.w	r9, #0
 8006a14:	d020      	beq.n	8006a58 <__multiply+0x134>
 8006a16:	6823      	ldr	r3, [r4, #0]
 8006a18:	4647      	mov	r7, r8
 8006a1a:	46a4      	mov	ip, r4
 8006a1c:	f04f 0a00 	mov.w	sl, #0
 8006a20:	f8b7 b000 	ldrh.w	fp, [r7]
 8006a24:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006a28:	fb09 220b 	mla	r2, r9, fp, r2
 8006a2c:	4452      	add	r2, sl
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a34:	f84c 3b04 	str.w	r3, [ip], #4
 8006a38:	f857 3b04 	ldr.w	r3, [r7], #4
 8006a3c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a40:	f8bc 3000 	ldrh.w	r3, [ip]
 8006a44:	fb09 330a 	mla	r3, r9, sl, r3
 8006a48:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006a4c:	42bd      	cmp	r5, r7
 8006a4e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a52:	d8e5      	bhi.n	8006a20 <__multiply+0xfc>
 8006a54:	9a01      	ldr	r2, [sp, #4]
 8006a56:	50a3      	str	r3, [r4, r2]
 8006a58:	3404      	adds	r4, #4
 8006a5a:	e79f      	b.n	800699c <__multiply+0x78>
 8006a5c:	3e01      	subs	r6, #1
 8006a5e:	e7a1      	b.n	80069a4 <__multiply+0x80>
 8006a60:	08007af0 	.word	0x08007af0
 8006a64:	08007b01 	.word	0x08007b01

08006a68 <__pow5mult>:
 8006a68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a6c:	4615      	mov	r5, r2
 8006a6e:	f012 0203 	ands.w	r2, r2, #3
 8006a72:	4607      	mov	r7, r0
 8006a74:	460e      	mov	r6, r1
 8006a76:	d007      	beq.n	8006a88 <__pow5mult+0x20>
 8006a78:	4c25      	ldr	r4, [pc, #148]	@ (8006b10 <__pow5mult+0xa8>)
 8006a7a:	3a01      	subs	r2, #1
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006a82:	f7ff fea7 	bl	80067d4 <__multadd>
 8006a86:	4606      	mov	r6, r0
 8006a88:	10ad      	asrs	r5, r5, #2
 8006a8a:	d03d      	beq.n	8006b08 <__pow5mult+0xa0>
 8006a8c:	69fc      	ldr	r4, [r7, #28]
 8006a8e:	b97c      	cbnz	r4, 8006ab0 <__pow5mult+0x48>
 8006a90:	2010      	movs	r0, #16
 8006a92:	f7fe f939 	bl	8004d08 <malloc>
 8006a96:	4602      	mov	r2, r0
 8006a98:	61f8      	str	r0, [r7, #28]
 8006a9a:	b928      	cbnz	r0, 8006aa8 <__pow5mult+0x40>
 8006a9c:	4b1d      	ldr	r3, [pc, #116]	@ (8006b14 <__pow5mult+0xac>)
 8006a9e:	481e      	ldr	r0, [pc, #120]	@ (8006b18 <__pow5mult+0xb0>)
 8006aa0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006aa4:	f000 fbcc 	bl	8007240 <__assert_func>
 8006aa8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006aac:	6004      	str	r4, [r0, #0]
 8006aae:	60c4      	str	r4, [r0, #12]
 8006ab0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006ab4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006ab8:	b94c      	cbnz	r4, 8006ace <__pow5mult+0x66>
 8006aba:	f240 2171 	movw	r1, #625	@ 0x271
 8006abe:	4638      	mov	r0, r7
 8006ac0:	f7ff ff1a 	bl	80068f8 <__i2b>
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	f8c8 0008 	str.w	r0, [r8, #8]
 8006aca:	4604      	mov	r4, r0
 8006acc:	6003      	str	r3, [r0, #0]
 8006ace:	f04f 0900 	mov.w	r9, #0
 8006ad2:	07eb      	lsls	r3, r5, #31
 8006ad4:	d50a      	bpl.n	8006aec <__pow5mult+0x84>
 8006ad6:	4631      	mov	r1, r6
 8006ad8:	4622      	mov	r2, r4
 8006ada:	4638      	mov	r0, r7
 8006adc:	f7ff ff22 	bl	8006924 <__multiply>
 8006ae0:	4631      	mov	r1, r6
 8006ae2:	4680      	mov	r8, r0
 8006ae4:	4638      	mov	r0, r7
 8006ae6:	f7ff fe53 	bl	8006790 <_Bfree>
 8006aea:	4646      	mov	r6, r8
 8006aec:	106d      	asrs	r5, r5, #1
 8006aee:	d00b      	beq.n	8006b08 <__pow5mult+0xa0>
 8006af0:	6820      	ldr	r0, [r4, #0]
 8006af2:	b938      	cbnz	r0, 8006b04 <__pow5mult+0x9c>
 8006af4:	4622      	mov	r2, r4
 8006af6:	4621      	mov	r1, r4
 8006af8:	4638      	mov	r0, r7
 8006afa:	f7ff ff13 	bl	8006924 <__multiply>
 8006afe:	6020      	str	r0, [r4, #0]
 8006b00:	f8c0 9000 	str.w	r9, [r0]
 8006b04:	4604      	mov	r4, r0
 8006b06:	e7e4      	b.n	8006ad2 <__pow5mult+0x6a>
 8006b08:	4630      	mov	r0, r6
 8006b0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b0e:	bf00      	nop
 8006b10:	08007bb4 	.word	0x08007bb4
 8006b14:	08007a81 	.word	0x08007a81
 8006b18:	08007b01 	.word	0x08007b01

08006b1c <__lshift>:
 8006b1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b20:	460c      	mov	r4, r1
 8006b22:	6849      	ldr	r1, [r1, #4]
 8006b24:	6923      	ldr	r3, [r4, #16]
 8006b26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006b2a:	68a3      	ldr	r3, [r4, #8]
 8006b2c:	4607      	mov	r7, r0
 8006b2e:	4691      	mov	r9, r2
 8006b30:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006b34:	f108 0601 	add.w	r6, r8, #1
 8006b38:	42b3      	cmp	r3, r6
 8006b3a:	db0b      	blt.n	8006b54 <__lshift+0x38>
 8006b3c:	4638      	mov	r0, r7
 8006b3e:	f7ff fde7 	bl	8006710 <_Balloc>
 8006b42:	4605      	mov	r5, r0
 8006b44:	b948      	cbnz	r0, 8006b5a <__lshift+0x3e>
 8006b46:	4602      	mov	r2, r0
 8006b48:	4b28      	ldr	r3, [pc, #160]	@ (8006bec <__lshift+0xd0>)
 8006b4a:	4829      	ldr	r0, [pc, #164]	@ (8006bf0 <__lshift+0xd4>)
 8006b4c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006b50:	f000 fb76 	bl	8007240 <__assert_func>
 8006b54:	3101      	adds	r1, #1
 8006b56:	005b      	lsls	r3, r3, #1
 8006b58:	e7ee      	b.n	8006b38 <__lshift+0x1c>
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	f100 0114 	add.w	r1, r0, #20
 8006b60:	f100 0210 	add.w	r2, r0, #16
 8006b64:	4618      	mov	r0, r3
 8006b66:	4553      	cmp	r3, sl
 8006b68:	db33      	blt.n	8006bd2 <__lshift+0xb6>
 8006b6a:	6920      	ldr	r0, [r4, #16]
 8006b6c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006b70:	f104 0314 	add.w	r3, r4, #20
 8006b74:	f019 091f 	ands.w	r9, r9, #31
 8006b78:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006b7c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006b80:	d02b      	beq.n	8006bda <__lshift+0xbe>
 8006b82:	f1c9 0e20 	rsb	lr, r9, #32
 8006b86:	468a      	mov	sl, r1
 8006b88:	2200      	movs	r2, #0
 8006b8a:	6818      	ldr	r0, [r3, #0]
 8006b8c:	fa00 f009 	lsl.w	r0, r0, r9
 8006b90:	4310      	orrs	r0, r2
 8006b92:	f84a 0b04 	str.w	r0, [sl], #4
 8006b96:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b9a:	459c      	cmp	ip, r3
 8006b9c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006ba0:	d8f3      	bhi.n	8006b8a <__lshift+0x6e>
 8006ba2:	ebac 0304 	sub.w	r3, ip, r4
 8006ba6:	3b15      	subs	r3, #21
 8006ba8:	f023 0303 	bic.w	r3, r3, #3
 8006bac:	3304      	adds	r3, #4
 8006bae:	f104 0015 	add.w	r0, r4, #21
 8006bb2:	4560      	cmp	r0, ip
 8006bb4:	bf88      	it	hi
 8006bb6:	2304      	movhi	r3, #4
 8006bb8:	50ca      	str	r2, [r1, r3]
 8006bba:	b10a      	cbz	r2, 8006bc0 <__lshift+0xa4>
 8006bbc:	f108 0602 	add.w	r6, r8, #2
 8006bc0:	3e01      	subs	r6, #1
 8006bc2:	4638      	mov	r0, r7
 8006bc4:	612e      	str	r6, [r5, #16]
 8006bc6:	4621      	mov	r1, r4
 8006bc8:	f7ff fde2 	bl	8006790 <_Bfree>
 8006bcc:	4628      	mov	r0, r5
 8006bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bd2:	f842 0f04 	str.w	r0, [r2, #4]!
 8006bd6:	3301      	adds	r3, #1
 8006bd8:	e7c5      	b.n	8006b66 <__lshift+0x4a>
 8006bda:	3904      	subs	r1, #4
 8006bdc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006be0:	f841 2f04 	str.w	r2, [r1, #4]!
 8006be4:	459c      	cmp	ip, r3
 8006be6:	d8f9      	bhi.n	8006bdc <__lshift+0xc0>
 8006be8:	e7ea      	b.n	8006bc0 <__lshift+0xa4>
 8006bea:	bf00      	nop
 8006bec:	08007af0 	.word	0x08007af0
 8006bf0:	08007b01 	.word	0x08007b01

08006bf4 <__mcmp>:
 8006bf4:	690a      	ldr	r2, [r1, #16]
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	6900      	ldr	r0, [r0, #16]
 8006bfa:	1a80      	subs	r0, r0, r2
 8006bfc:	b530      	push	{r4, r5, lr}
 8006bfe:	d10e      	bne.n	8006c1e <__mcmp+0x2a>
 8006c00:	3314      	adds	r3, #20
 8006c02:	3114      	adds	r1, #20
 8006c04:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006c08:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006c0c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006c10:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006c14:	4295      	cmp	r5, r2
 8006c16:	d003      	beq.n	8006c20 <__mcmp+0x2c>
 8006c18:	d205      	bcs.n	8006c26 <__mcmp+0x32>
 8006c1a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006c1e:	bd30      	pop	{r4, r5, pc}
 8006c20:	42a3      	cmp	r3, r4
 8006c22:	d3f3      	bcc.n	8006c0c <__mcmp+0x18>
 8006c24:	e7fb      	b.n	8006c1e <__mcmp+0x2a>
 8006c26:	2001      	movs	r0, #1
 8006c28:	e7f9      	b.n	8006c1e <__mcmp+0x2a>
	...

08006c2c <__mdiff>:
 8006c2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c30:	4689      	mov	r9, r1
 8006c32:	4606      	mov	r6, r0
 8006c34:	4611      	mov	r1, r2
 8006c36:	4648      	mov	r0, r9
 8006c38:	4614      	mov	r4, r2
 8006c3a:	f7ff ffdb 	bl	8006bf4 <__mcmp>
 8006c3e:	1e05      	subs	r5, r0, #0
 8006c40:	d112      	bne.n	8006c68 <__mdiff+0x3c>
 8006c42:	4629      	mov	r1, r5
 8006c44:	4630      	mov	r0, r6
 8006c46:	f7ff fd63 	bl	8006710 <_Balloc>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	b928      	cbnz	r0, 8006c5a <__mdiff+0x2e>
 8006c4e:	4b3f      	ldr	r3, [pc, #252]	@ (8006d4c <__mdiff+0x120>)
 8006c50:	f240 2137 	movw	r1, #567	@ 0x237
 8006c54:	483e      	ldr	r0, [pc, #248]	@ (8006d50 <__mdiff+0x124>)
 8006c56:	f000 faf3 	bl	8007240 <__assert_func>
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006c60:	4610      	mov	r0, r2
 8006c62:	b003      	add	sp, #12
 8006c64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c68:	bfbc      	itt	lt
 8006c6a:	464b      	movlt	r3, r9
 8006c6c:	46a1      	movlt	r9, r4
 8006c6e:	4630      	mov	r0, r6
 8006c70:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006c74:	bfba      	itte	lt
 8006c76:	461c      	movlt	r4, r3
 8006c78:	2501      	movlt	r5, #1
 8006c7a:	2500      	movge	r5, #0
 8006c7c:	f7ff fd48 	bl	8006710 <_Balloc>
 8006c80:	4602      	mov	r2, r0
 8006c82:	b918      	cbnz	r0, 8006c8c <__mdiff+0x60>
 8006c84:	4b31      	ldr	r3, [pc, #196]	@ (8006d4c <__mdiff+0x120>)
 8006c86:	f240 2145 	movw	r1, #581	@ 0x245
 8006c8a:	e7e3      	b.n	8006c54 <__mdiff+0x28>
 8006c8c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006c90:	6926      	ldr	r6, [r4, #16]
 8006c92:	60c5      	str	r5, [r0, #12]
 8006c94:	f109 0310 	add.w	r3, r9, #16
 8006c98:	f109 0514 	add.w	r5, r9, #20
 8006c9c:	f104 0e14 	add.w	lr, r4, #20
 8006ca0:	f100 0b14 	add.w	fp, r0, #20
 8006ca4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006ca8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006cac:	9301      	str	r3, [sp, #4]
 8006cae:	46d9      	mov	r9, fp
 8006cb0:	f04f 0c00 	mov.w	ip, #0
 8006cb4:	9b01      	ldr	r3, [sp, #4]
 8006cb6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006cba:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006cbe:	9301      	str	r3, [sp, #4]
 8006cc0:	fa1f f38a 	uxth.w	r3, sl
 8006cc4:	4619      	mov	r1, r3
 8006cc6:	b283      	uxth	r3, r0
 8006cc8:	1acb      	subs	r3, r1, r3
 8006cca:	0c00      	lsrs	r0, r0, #16
 8006ccc:	4463      	add	r3, ip
 8006cce:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006cd2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006cd6:	b29b      	uxth	r3, r3
 8006cd8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006cdc:	4576      	cmp	r6, lr
 8006cde:	f849 3b04 	str.w	r3, [r9], #4
 8006ce2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006ce6:	d8e5      	bhi.n	8006cb4 <__mdiff+0x88>
 8006ce8:	1b33      	subs	r3, r6, r4
 8006cea:	3b15      	subs	r3, #21
 8006cec:	f023 0303 	bic.w	r3, r3, #3
 8006cf0:	3415      	adds	r4, #21
 8006cf2:	3304      	adds	r3, #4
 8006cf4:	42a6      	cmp	r6, r4
 8006cf6:	bf38      	it	cc
 8006cf8:	2304      	movcc	r3, #4
 8006cfa:	441d      	add	r5, r3
 8006cfc:	445b      	add	r3, fp
 8006cfe:	461e      	mov	r6, r3
 8006d00:	462c      	mov	r4, r5
 8006d02:	4544      	cmp	r4, r8
 8006d04:	d30e      	bcc.n	8006d24 <__mdiff+0xf8>
 8006d06:	f108 0103 	add.w	r1, r8, #3
 8006d0a:	1b49      	subs	r1, r1, r5
 8006d0c:	f021 0103 	bic.w	r1, r1, #3
 8006d10:	3d03      	subs	r5, #3
 8006d12:	45a8      	cmp	r8, r5
 8006d14:	bf38      	it	cc
 8006d16:	2100      	movcc	r1, #0
 8006d18:	440b      	add	r3, r1
 8006d1a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006d1e:	b191      	cbz	r1, 8006d46 <__mdiff+0x11a>
 8006d20:	6117      	str	r7, [r2, #16]
 8006d22:	e79d      	b.n	8006c60 <__mdiff+0x34>
 8006d24:	f854 1b04 	ldr.w	r1, [r4], #4
 8006d28:	46e6      	mov	lr, ip
 8006d2a:	0c08      	lsrs	r0, r1, #16
 8006d2c:	fa1c fc81 	uxtah	ip, ip, r1
 8006d30:	4471      	add	r1, lr
 8006d32:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006d36:	b289      	uxth	r1, r1
 8006d38:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006d3c:	f846 1b04 	str.w	r1, [r6], #4
 8006d40:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006d44:	e7dd      	b.n	8006d02 <__mdiff+0xd6>
 8006d46:	3f01      	subs	r7, #1
 8006d48:	e7e7      	b.n	8006d1a <__mdiff+0xee>
 8006d4a:	bf00      	nop
 8006d4c:	08007af0 	.word	0x08007af0
 8006d50:	08007b01 	.word	0x08007b01

08006d54 <__d2b>:
 8006d54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006d58:	460f      	mov	r7, r1
 8006d5a:	2101      	movs	r1, #1
 8006d5c:	ec59 8b10 	vmov	r8, r9, d0
 8006d60:	4616      	mov	r6, r2
 8006d62:	f7ff fcd5 	bl	8006710 <_Balloc>
 8006d66:	4604      	mov	r4, r0
 8006d68:	b930      	cbnz	r0, 8006d78 <__d2b+0x24>
 8006d6a:	4602      	mov	r2, r0
 8006d6c:	4b23      	ldr	r3, [pc, #140]	@ (8006dfc <__d2b+0xa8>)
 8006d6e:	4824      	ldr	r0, [pc, #144]	@ (8006e00 <__d2b+0xac>)
 8006d70:	f240 310f 	movw	r1, #783	@ 0x30f
 8006d74:	f000 fa64 	bl	8007240 <__assert_func>
 8006d78:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006d7c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006d80:	b10d      	cbz	r5, 8006d86 <__d2b+0x32>
 8006d82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006d86:	9301      	str	r3, [sp, #4]
 8006d88:	f1b8 0300 	subs.w	r3, r8, #0
 8006d8c:	d023      	beq.n	8006dd6 <__d2b+0x82>
 8006d8e:	4668      	mov	r0, sp
 8006d90:	9300      	str	r3, [sp, #0]
 8006d92:	f7ff fd84 	bl	800689e <__lo0bits>
 8006d96:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006d9a:	b1d0      	cbz	r0, 8006dd2 <__d2b+0x7e>
 8006d9c:	f1c0 0320 	rsb	r3, r0, #32
 8006da0:	fa02 f303 	lsl.w	r3, r2, r3
 8006da4:	430b      	orrs	r3, r1
 8006da6:	40c2      	lsrs	r2, r0
 8006da8:	6163      	str	r3, [r4, #20]
 8006daa:	9201      	str	r2, [sp, #4]
 8006dac:	9b01      	ldr	r3, [sp, #4]
 8006dae:	61a3      	str	r3, [r4, #24]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	bf0c      	ite	eq
 8006db4:	2201      	moveq	r2, #1
 8006db6:	2202      	movne	r2, #2
 8006db8:	6122      	str	r2, [r4, #16]
 8006dba:	b1a5      	cbz	r5, 8006de6 <__d2b+0x92>
 8006dbc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006dc0:	4405      	add	r5, r0
 8006dc2:	603d      	str	r5, [r7, #0]
 8006dc4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006dc8:	6030      	str	r0, [r6, #0]
 8006dca:	4620      	mov	r0, r4
 8006dcc:	b003      	add	sp, #12
 8006dce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006dd2:	6161      	str	r1, [r4, #20]
 8006dd4:	e7ea      	b.n	8006dac <__d2b+0x58>
 8006dd6:	a801      	add	r0, sp, #4
 8006dd8:	f7ff fd61 	bl	800689e <__lo0bits>
 8006ddc:	9b01      	ldr	r3, [sp, #4]
 8006dde:	6163      	str	r3, [r4, #20]
 8006de0:	3020      	adds	r0, #32
 8006de2:	2201      	movs	r2, #1
 8006de4:	e7e8      	b.n	8006db8 <__d2b+0x64>
 8006de6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006dea:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006dee:	6038      	str	r0, [r7, #0]
 8006df0:	6918      	ldr	r0, [r3, #16]
 8006df2:	f7ff fd35 	bl	8006860 <__hi0bits>
 8006df6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006dfa:	e7e5      	b.n	8006dc8 <__d2b+0x74>
 8006dfc:	08007af0 	.word	0x08007af0
 8006e00:	08007b01 	.word	0x08007b01

08006e04 <__ssputs_r>:
 8006e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e08:	688e      	ldr	r6, [r1, #8]
 8006e0a:	461f      	mov	r7, r3
 8006e0c:	42be      	cmp	r6, r7
 8006e0e:	680b      	ldr	r3, [r1, #0]
 8006e10:	4682      	mov	sl, r0
 8006e12:	460c      	mov	r4, r1
 8006e14:	4690      	mov	r8, r2
 8006e16:	d82d      	bhi.n	8006e74 <__ssputs_r+0x70>
 8006e18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006e1c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006e20:	d026      	beq.n	8006e70 <__ssputs_r+0x6c>
 8006e22:	6965      	ldr	r5, [r4, #20]
 8006e24:	6909      	ldr	r1, [r1, #16]
 8006e26:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006e2a:	eba3 0901 	sub.w	r9, r3, r1
 8006e2e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006e32:	1c7b      	adds	r3, r7, #1
 8006e34:	444b      	add	r3, r9
 8006e36:	106d      	asrs	r5, r5, #1
 8006e38:	429d      	cmp	r5, r3
 8006e3a:	bf38      	it	cc
 8006e3c:	461d      	movcc	r5, r3
 8006e3e:	0553      	lsls	r3, r2, #21
 8006e40:	d527      	bpl.n	8006e92 <__ssputs_r+0x8e>
 8006e42:	4629      	mov	r1, r5
 8006e44:	f7fd ff92 	bl	8004d6c <_malloc_r>
 8006e48:	4606      	mov	r6, r0
 8006e4a:	b360      	cbz	r0, 8006ea6 <__ssputs_r+0xa2>
 8006e4c:	6921      	ldr	r1, [r4, #16]
 8006e4e:	464a      	mov	r2, r9
 8006e50:	f7fe fe1d 	bl	8005a8e <memcpy>
 8006e54:	89a3      	ldrh	r3, [r4, #12]
 8006e56:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006e5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e5e:	81a3      	strh	r3, [r4, #12]
 8006e60:	6126      	str	r6, [r4, #16]
 8006e62:	6165      	str	r5, [r4, #20]
 8006e64:	444e      	add	r6, r9
 8006e66:	eba5 0509 	sub.w	r5, r5, r9
 8006e6a:	6026      	str	r6, [r4, #0]
 8006e6c:	60a5      	str	r5, [r4, #8]
 8006e6e:	463e      	mov	r6, r7
 8006e70:	42be      	cmp	r6, r7
 8006e72:	d900      	bls.n	8006e76 <__ssputs_r+0x72>
 8006e74:	463e      	mov	r6, r7
 8006e76:	6820      	ldr	r0, [r4, #0]
 8006e78:	4632      	mov	r2, r6
 8006e7a:	4641      	mov	r1, r8
 8006e7c:	f000 f9c6 	bl	800720c <memmove>
 8006e80:	68a3      	ldr	r3, [r4, #8]
 8006e82:	1b9b      	subs	r3, r3, r6
 8006e84:	60a3      	str	r3, [r4, #8]
 8006e86:	6823      	ldr	r3, [r4, #0]
 8006e88:	4433      	add	r3, r6
 8006e8a:	6023      	str	r3, [r4, #0]
 8006e8c:	2000      	movs	r0, #0
 8006e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e92:	462a      	mov	r2, r5
 8006e94:	f000 fa18 	bl	80072c8 <_realloc_r>
 8006e98:	4606      	mov	r6, r0
 8006e9a:	2800      	cmp	r0, #0
 8006e9c:	d1e0      	bne.n	8006e60 <__ssputs_r+0x5c>
 8006e9e:	6921      	ldr	r1, [r4, #16]
 8006ea0:	4650      	mov	r0, sl
 8006ea2:	f7ff fbeb 	bl	800667c <_free_r>
 8006ea6:	230c      	movs	r3, #12
 8006ea8:	f8ca 3000 	str.w	r3, [sl]
 8006eac:	89a3      	ldrh	r3, [r4, #12]
 8006eae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006eb2:	81a3      	strh	r3, [r4, #12]
 8006eb4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006eb8:	e7e9      	b.n	8006e8e <__ssputs_r+0x8a>
	...

08006ebc <_svfiprintf_r>:
 8006ebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ec0:	4698      	mov	r8, r3
 8006ec2:	898b      	ldrh	r3, [r1, #12]
 8006ec4:	061b      	lsls	r3, r3, #24
 8006ec6:	b09d      	sub	sp, #116	@ 0x74
 8006ec8:	4607      	mov	r7, r0
 8006eca:	460d      	mov	r5, r1
 8006ecc:	4614      	mov	r4, r2
 8006ece:	d510      	bpl.n	8006ef2 <_svfiprintf_r+0x36>
 8006ed0:	690b      	ldr	r3, [r1, #16]
 8006ed2:	b973      	cbnz	r3, 8006ef2 <_svfiprintf_r+0x36>
 8006ed4:	2140      	movs	r1, #64	@ 0x40
 8006ed6:	f7fd ff49 	bl	8004d6c <_malloc_r>
 8006eda:	6028      	str	r0, [r5, #0]
 8006edc:	6128      	str	r0, [r5, #16]
 8006ede:	b930      	cbnz	r0, 8006eee <_svfiprintf_r+0x32>
 8006ee0:	230c      	movs	r3, #12
 8006ee2:	603b      	str	r3, [r7, #0]
 8006ee4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006ee8:	b01d      	add	sp, #116	@ 0x74
 8006eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eee:	2340      	movs	r3, #64	@ 0x40
 8006ef0:	616b      	str	r3, [r5, #20]
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ef6:	2320      	movs	r3, #32
 8006ef8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006efc:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f00:	2330      	movs	r3, #48	@ 0x30
 8006f02:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80070a0 <_svfiprintf_r+0x1e4>
 8006f06:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006f0a:	f04f 0901 	mov.w	r9, #1
 8006f0e:	4623      	mov	r3, r4
 8006f10:	469a      	mov	sl, r3
 8006f12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f16:	b10a      	cbz	r2, 8006f1c <_svfiprintf_r+0x60>
 8006f18:	2a25      	cmp	r2, #37	@ 0x25
 8006f1a:	d1f9      	bne.n	8006f10 <_svfiprintf_r+0x54>
 8006f1c:	ebba 0b04 	subs.w	fp, sl, r4
 8006f20:	d00b      	beq.n	8006f3a <_svfiprintf_r+0x7e>
 8006f22:	465b      	mov	r3, fp
 8006f24:	4622      	mov	r2, r4
 8006f26:	4629      	mov	r1, r5
 8006f28:	4638      	mov	r0, r7
 8006f2a:	f7ff ff6b 	bl	8006e04 <__ssputs_r>
 8006f2e:	3001      	adds	r0, #1
 8006f30:	f000 80a7 	beq.w	8007082 <_svfiprintf_r+0x1c6>
 8006f34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f36:	445a      	add	r2, fp
 8006f38:	9209      	str	r2, [sp, #36]	@ 0x24
 8006f3a:	f89a 3000 	ldrb.w	r3, [sl]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	f000 809f 	beq.w	8007082 <_svfiprintf_r+0x1c6>
 8006f44:	2300      	movs	r3, #0
 8006f46:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006f4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f4e:	f10a 0a01 	add.w	sl, sl, #1
 8006f52:	9304      	str	r3, [sp, #16]
 8006f54:	9307      	str	r3, [sp, #28]
 8006f56:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006f5a:	931a      	str	r3, [sp, #104]	@ 0x68
 8006f5c:	4654      	mov	r4, sl
 8006f5e:	2205      	movs	r2, #5
 8006f60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f64:	484e      	ldr	r0, [pc, #312]	@ (80070a0 <_svfiprintf_r+0x1e4>)
 8006f66:	f7f9 f96b 	bl	8000240 <memchr>
 8006f6a:	9a04      	ldr	r2, [sp, #16]
 8006f6c:	b9d8      	cbnz	r0, 8006fa6 <_svfiprintf_r+0xea>
 8006f6e:	06d0      	lsls	r0, r2, #27
 8006f70:	bf44      	itt	mi
 8006f72:	2320      	movmi	r3, #32
 8006f74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f78:	0711      	lsls	r1, r2, #28
 8006f7a:	bf44      	itt	mi
 8006f7c:	232b      	movmi	r3, #43	@ 0x2b
 8006f7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f82:	f89a 3000 	ldrb.w	r3, [sl]
 8006f86:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f88:	d015      	beq.n	8006fb6 <_svfiprintf_r+0xfa>
 8006f8a:	9a07      	ldr	r2, [sp, #28]
 8006f8c:	4654      	mov	r4, sl
 8006f8e:	2000      	movs	r0, #0
 8006f90:	f04f 0c0a 	mov.w	ip, #10
 8006f94:	4621      	mov	r1, r4
 8006f96:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f9a:	3b30      	subs	r3, #48	@ 0x30
 8006f9c:	2b09      	cmp	r3, #9
 8006f9e:	d94b      	bls.n	8007038 <_svfiprintf_r+0x17c>
 8006fa0:	b1b0      	cbz	r0, 8006fd0 <_svfiprintf_r+0x114>
 8006fa2:	9207      	str	r2, [sp, #28]
 8006fa4:	e014      	b.n	8006fd0 <_svfiprintf_r+0x114>
 8006fa6:	eba0 0308 	sub.w	r3, r0, r8
 8006faa:	fa09 f303 	lsl.w	r3, r9, r3
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	9304      	str	r3, [sp, #16]
 8006fb2:	46a2      	mov	sl, r4
 8006fb4:	e7d2      	b.n	8006f5c <_svfiprintf_r+0xa0>
 8006fb6:	9b03      	ldr	r3, [sp, #12]
 8006fb8:	1d19      	adds	r1, r3, #4
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	9103      	str	r1, [sp, #12]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	bfbb      	ittet	lt
 8006fc2:	425b      	neglt	r3, r3
 8006fc4:	f042 0202 	orrlt.w	r2, r2, #2
 8006fc8:	9307      	strge	r3, [sp, #28]
 8006fca:	9307      	strlt	r3, [sp, #28]
 8006fcc:	bfb8      	it	lt
 8006fce:	9204      	strlt	r2, [sp, #16]
 8006fd0:	7823      	ldrb	r3, [r4, #0]
 8006fd2:	2b2e      	cmp	r3, #46	@ 0x2e
 8006fd4:	d10a      	bne.n	8006fec <_svfiprintf_r+0x130>
 8006fd6:	7863      	ldrb	r3, [r4, #1]
 8006fd8:	2b2a      	cmp	r3, #42	@ 0x2a
 8006fda:	d132      	bne.n	8007042 <_svfiprintf_r+0x186>
 8006fdc:	9b03      	ldr	r3, [sp, #12]
 8006fde:	1d1a      	adds	r2, r3, #4
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	9203      	str	r2, [sp, #12]
 8006fe4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006fe8:	3402      	adds	r4, #2
 8006fea:	9305      	str	r3, [sp, #20]
 8006fec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80070b0 <_svfiprintf_r+0x1f4>
 8006ff0:	7821      	ldrb	r1, [r4, #0]
 8006ff2:	2203      	movs	r2, #3
 8006ff4:	4650      	mov	r0, sl
 8006ff6:	f7f9 f923 	bl	8000240 <memchr>
 8006ffa:	b138      	cbz	r0, 800700c <_svfiprintf_r+0x150>
 8006ffc:	9b04      	ldr	r3, [sp, #16]
 8006ffe:	eba0 000a 	sub.w	r0, r0, sl
 8007002:	2240      	movs	r2, #64	@ 0x40
 8007004:	4082      	lsls	r2, r0
 8007006:	4313      	orrs	r3, r2
 8007008:	3401      	adds	r4, #1
 800700a:	9304      	str	r3, [sp, #16]
 800700c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007010:	4824      	ldr	r0, [pc, #144]	@ (80070a4 <_svfiprintf_r+0x1e8>)
 8007012:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007016:	2206      	movs	r2, #6
 8007018:	f7f9 f912 	bl	8000240 <memchr>
 800701c:	2800      	cmp	r0, #0
 800701e:	d036      	beq.n	800708e <_svfiprintf_r+0x1d2>
 8007020:	4b21      	ldr	r3, [pc, #132]	@ (80070a8 <_svfiprintf_r+0x1ec>)
 8007022:	bb1b      	cbnz	r3, 800706c <_svfiprintf_r+0x1b0>
 8007024:	9b03      	ldr	r3, [sp, #12]
 8007026:	3307      	adds	r3, #7
 8007028:	f023 0307 	bic.w	r3, r3, #7
 800702c:	3308      	adds	r3, #8
 800702e:	9303      	str	r3, [sp, #12]
 8007030:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007032:	4433      	add	r3, r6
 8007034:	9309      	str	r3, [sp, #36]	@ 0x24
 8007036:	e76a      	b.n	8006f0e <_svfiprintf_r+0x52>
 8007038:	fb0c 3202 	mla	r2, ip, r2, r3
 800703c:	460c      	mov	r4, r1
 800703e:	2001      	movs	r0, #1
 8007040:	e7a8      	b.n	8006f94 <_svfiprintf_r+0xd8>
 8007042:	2300      	movs	r3, #0
 8007044:	3401      	adds	r4, #1
 8007046:	9305      	str	r3, [sp, #20]
 8007048:	4619      	mov	r1, r3
 800704a:	f04f 0c0a 	mov.w	ip, #10
 800704e:	4620      	mov	r0, r4
 8007050:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007054:	3a30      	subs	r2, #48	@ 0x30
 8007056:	2a09      	cmp	r2, #9
 8007058:	d903      	bls.n	8007062 <_svfiprintf_r+0x1a6>
 800705a:	2b00      	cmp	r3, #0
 800705c:	d0c6      	beq.n	8006fec <_svfiprintf_r+0x130>
 800705e:	9105      	str	r1, [sp, #20]
 8007060:	e7c4      	b.n	8006fec <_svfiprintf_r+0x130>
 8007062:	fb0c 2101 	mla	r1, ip, r1, r2
 8007066:	4604      	mov	r4, r0
 8007068:	2301      	movs	r3, #1
 800706a:	e7f0      	b.n	800704e <_svfiprintf_r+0x192>
 800706c:	ab03      	add	r3, sp, #12
 800706e:	9300      	str	r3, [sp, #0]
 8007070:	462a      	mov	r2, r5
 8007072:	4b0e      	ldr	r3, [pc, #56]	@ (80070ac <_svfiprintf_r+0x1f0>)
 8007074:	a904      	add	r1, sp, #16
 8007076:	4638      	mov	r0, r7
 8007078:	f7fd ff92 	bl	8004fa0 <_printf_float>
 800707c:	1c42      	adds	r2, r0, #1
 800707e:	4606      	mov	r6, r0
 8007080:	d1d6      	bne.n	8007030 <_svfiprintf_r+0x174>
 8007082:	89ab      	ldrh	r3, [r5, #12]
 8007084:	065b      	lsls	r3, r3, #25
 8007086:	f53f af2d 	bmi.w	8006ee4 <_svfiprintf_r+0x28>
 800708a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800708c:	e72c      	b.n	8006ee8 <_svfiprintf_r+0x2c>
 800708e:	ab03      	add	r3, sp, #12
 8007090:	9300      	str	r3, [sp, #0]
 8007092:	462a      	mov	r2, r5
 8007094:	4b05      	ldr	r3, [pc, #20]	@ (80070ac <_svfiprintf_r+0x1f0>)
 8007096:	a904      	add	r1, sp, #16
 8007098:	4638      	mov	r0, r7
 800709a:	f7fe fa09 	bl	80054b0 <_printf_i>
 800709e:	e7ed      	b.n	800707c <_svfiprintf_r+0x1c0>
 80070a0:	08007b5a 	.word	0x08007b5a
 80070a4:	08007b64 	.word	0x08007b64
 80070a8:	08004fa1 	.word	0x08004fa1
 80070ac:	08006e05 	.word	0x08006e05
 80070b0:	08007b60 	.word	0x08007b60

080070b4 <__sflush_r>:
 80070b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80070b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070bc:	0716      	lsls	r6, r2, #28
 80070be:	4605      	mov	r5, r0
 80070c0:	460c      	mov	r4, r1
 80070c2:	d454      	bmi.n	800716e <__sflush_r+0xba>
 80070c4:	684b      	ldr	r3, [r1, #4]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	dc02      	bgt.n	80070d0 <__sflush_r+0x1c>
 80070ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	dd48      	ble.n	8007162 <__sflush_r+0xae>
 80070d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80070d2:	2e00      	cmp	r6, #0
 80070d4:	d045      	beq.n	8007162 <__sflush_r+0xae>
 80070d6:	2300      	movs	r3, #0
 80070d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80070dc:	682f      	ldr	r7, [r5, #0]
 80070de:	6a21      	ldr	r1, [r4, #32]
 80070e0:	602b      	str	r3, [r5, #0]
 80070e2:	d030      	beq.n	8007146 <__sflush_r+0x92>
 80070e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80070e6:	89a3      	ldrh	r3, [r4, #12]
 80070e8:	0759      	lsls	r1, r3, #29
 80070ea:	d505      	bpl.n	80070f8 <__sflush_r+0x44>
 80070ec:	6863      	ldr	r3, [r4, #4]
 80070ee:	1ad2      	subs	r2, r2, r3
 80070f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80070f2:	b10b      	cbz	r3, 80070f8 <__sflush_r+0x44>
 80070f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80070f6:	1ad2      	subs	r2, r2, r3
 80070f8:	2300      	movs	r3, #0
 80070fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80070fc:	6a21      	ldr	r1, [r4, #32]
 80070fe:	4628      	mov	r0, r5
 8007100:	47b0      	blx	r6
 8007102:	1c43      	adds	r3, r0, #1
 8007104:	89a3      	ldrh	r3, [r4, #12]
 8007106:	d106      	bne.n	8007116 <__sflush_r+0x62>
 8007108:	6829      	ldr	r1, [r5, #0]
 800710a:	291d      	cmp	r1, #29
 800710c:	d82b      	bhi.n	8007166 <__sflush_r+0xb2>
 800710e:	4a2a      	ldr	r2, [pc, #168]	@ (80071b8 <__sflush_r+0x104>)
 8007110:	40ca      	lsrs	r2, r1
 8007112:	07d6      	lsls	r6, r2, #31
 8007114:	d527      	bpl.n	8007166 <__sflush_r+0xb2>
 8007116:	2200      	movs	r2, #0
 8007118:	6062      	str	r2, [r4, #4]
 800711a:	04d9      	lsls	r1, r3, #19
 800711c:	6922      	ldr	r2, [r4, #16]
 800711e:	6022      	str	r2, [r4, #0]
 8007120:	d504      	bpl.n	800712c <__sflush_r+0x78>
 8007122:	1c42      	adds	r2, r0, #1
 8007124:	d101      	bne.n	800712a <__sflush_r+0x76>
 8007126:	682b      	ldr	r3, [r5, #0]
 8007128:	b903      	cbnz	r3, 800712c <__sflush_r+0x78>
 800712a:	6560      	str	r0, [r4, #84]	@ 0x54
 800712c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800712e:	602f      	str	r7, [r5, #0]
 8007130:	b1b9      	cbz	r1, 8007162 <__sflush_r+0xae>
 8007132:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007136:	4299      	cmp	r1, r3
 8007138:	d002      	beq.n	8007140 <__sflush_r+0x8c>
 800713a:	4628      	mov	r0, r5
 800713c:	f7ff fa9e 	bl	800667c <_free_r>
 8007140:	2300      	movs	r3, #0
 8007142:	6363      	str	r3, [r4, #52]	@ 0x34
 8007144:	e00d      	b.n	8007162 <__sflush_r+0xae>
 8007146:	2301      	movs	r3, #1
 8007148:	4628      	mov	r0, r5
 800714a:	47b0      	blx	r6
 800714c:	4602      	mov	r2, r0
 800714e:	1c50      	adds	r0, r2, #1
 8007150:	d1c9      	bne.n	80070e6 <__sflush_r+0x32>
 8007152:	682b      	ldr	r3, [r5, #0]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d0c6      	beq.n	80070e6 <__sflush_r+0x32>
 8007158:	2b1d      	cmp	r3, #29
 800715a:	d001      	beq.n	8007160 <__sflush_r+0xac>
 800715c:	2b16      	cmp	r3, #22
 800715e:	d11e      	bne.n	800719e <__sflush_r+0xea>
 8007160:	602f      	str	r7, [r5, #0]
 8007162:	2000      	movs	r0, #0
 8007164:	e022      	b.n	80071ac <__sflush_r+0xf8>
 8007166:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800716a:	b21b      	sxth	r3, r3
 800716c:	e01b      	b.n	80071a6 <__sflush_r+0xf2>
 800716e:	690f      	ldr	r7, [r1, #16]
 8007170:	2f00      	cmp	r7, #0
 8007172:	d0f6      	beq.n	8007162 <__sflush_r+0xae>
 8007174:	0793      	lsls	r3, r2, #30
 8007176:	680e      	ldr	r6, [r1, #0]
 8007178:	bf08      	it	eq
 800717a:	694b      	ldreq	r3, [r1, #20]
 800717c:	600f      	str	r7, [r1, #0]
 800717e:	bf18      	it	ne
 8007180:	2300      	movne	r3, #0
 8007182:	eba6 0807 	sub.w	r8, r6, r7
 8007186:	608b      	str	r3, [r1, #8]
 8007188:	f1b8 0f00 	cmp.w	r8, #0
 800718c:	dde9      	ble.n	8007162 <__sflush_r+0xae>
 800718e:	6a21      	ldr	r1, [r4, #32]
 8007190:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007192:	4643      	mov	r3, r8
 8007194:	463a      	mov	r2, r7
 8007196:	4628      	mov	r0, r5
 8007198:	47b0      	blx	r6
 800719a:	2800      	cmp	r0, #0
 800719c:	dc08      	bgt.n	80071b0 <__sflush_r+0xfc>
 800719e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80071a6:	81a3      	strh	r3, [r4, #12]
 80071a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80071ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071b0:	4407      	add	r7, r0
 80071b2:	eba8 0800 	sub.w	r8, r8, r0
 80071b6:	e7e7      	b.n	8007188 <__sflush_r+0xd4>
 80071b8:	20400001 	.word	0x20400001

080071bc <_fflush_r>:
 80071bc:	b538      	push	{r3, r4, r5, lr}
 80071be:	690b      	ldr	r3, [r1, #16]
 80071c0:	4605      	mov	r5, r0
 80071c2:	460c      	mov	r4, r1
 80071c4:	b913      	cbnz	r3, 80071cc <_fflush_r+0x10>
 80071c6:	2500      	movs	r5, #0
 80071c8:	4628      	mov	r0, r5
 80071ca:	bd38      	pop	{r3, r4, r5, pc}
 80071cc:	b118      	cbz	r0, 80071d6 <_fflush_r+0x1a>
 80071ce:	6a03      	ldr	r3, [r0, #32]
 80071d0:	b90b      	cbnz	r3, 80071d6 <_fflush_r+0x1a>
 80071d2:	f7fe fb17 	bl	8005804 <__sinit>
 80071d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d0f3      	beq.n	80071c6 <_fflush_r+0xa>
 80071de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80071e0:	07d0      	lsls	r0, r2, #31
 80071e2:	d404      	bmi.n	80071ee <_fflush_r+0x32>
 80071e4:	0599      	lsls	r1, r3, #22
 80071e6:	d402      	bmi.n	80071ee <_fflush_r+0x32>
 80071e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80071ea:	f7fe fc4e 	bl	8005a8a <__retarget_lock_acquire_recursive>
 80071ee:	4628      	mov	r0, r5
 80071f0:	4621      	mov	r1, r4
 80071f2:	f7ff ff5f 	bl	80070b4 <__sflush_r>
 80071f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80071f8:	07da      	lsls	r2, r3, #31
 80071fa:	4605      	mov	r5, r0
 80071fc:	d4e4      	bmi.n	80071c8 <_fflush_r+0xc>
 80071fe:	89a3      	ldrh	r3, [r4, #12]
 8007200:	059b      	lsls	r3, r3, #22
 8007202:	d4e1      	bmi.n	80071c8 <_fflush_r+0xc>
 8007204:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007206:	f7fe fc41 	bl	8005a8c <__retarget_lock_release_recursive>
 800720a:	e7dd      	b.n	80071c8 <_fflush_r+0xc>

0800720c <memmove>:
 800720c:	4288      	cmp	r0, r1
 800720e:	b510      	push	{r4, lr}
 8007210:	eb01 0402 	add.w	r4, r1, r2
 8007214:	d902      	bls.n	800721c <memmove+0x10>
 8007216:	4284      	cmp	r4, r0
 8007218:	4623      	mov	r3, r4
 800721a:	d807      	bhi.n	800722c <memmove+0x20>
 800721c:	1e43      	subs	r3, r0, #1
 800721e:	42a1      	cmp	r1, r4
 8007220:	d008      	beq.n	8007234 <memmove+0x28>
 8007222:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007226:	f803 2f01 	strb.w	r2, [r3, #1]!
 800722a:	e7f8      	b.n	800721e <memmove+0x12>
 800722c:	4402      	add	r2, r0
 800722e:	4601      	mov	r1, r0
 8007230:	428a      	cmp	r2, r1
 8007232:	d100      	bne.n	8007236 <memmove+0x2a>
 8007234:	bd10      	pop	{r4, pc}
 8007236:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800723a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800723e:	e7f7      	b.n	8007230 <memmove+0x24>

08007240 <__assert_func>:
 8007240:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007242:	4614      	mov	r4, r2
 8007244:	461a      	mov	r2, r3
 8007246:	4b09      	ldr	r3, [pc, #36]	@ (800726c <__assert_func+0x2c>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4605      	mov	r5, r0
 800724c:	68d8      	ldr	r0, [r3, #12]
 800724e:	b14c      	cbz	r4, 8007264 <__assert_func+0x24>
 8007250:	4b07      	ldr	r3, [pc, #28]	@ (8007270 <__assert_func+0x30>)
 8007252:	9100      	str	r1, [sp, #0]
 8007254:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007258:	4906      	ldr	r1, [pc, #24]	@ (8007274 <__assert_func+0x34>)
 800725a:	462b      	mov	r3, r5
 800725c:	f000 f870 	bl	8007340 <fiprintf>
 8007260:	f000 f880 	bl	8007364 <abort>
 8007264:	4b04      	ldr	r3, [pc, #16]	@ (8007278 <__assert_func+0x38>)
 8007266:	461c      	mov	r4, r3
 8007268:	e7f3      	b.n	8007252 <__assert_func+0x12>
 800726a:	bf00      	nop
 800726c:	2000001c 	.word	0x2000001c
 8007270:	08007b75 	.word	0x08007b75
 8007274:	08007b82 	.word	0x08007b82
 8007278:	08007bb0 	.word	0x08007bb0

0800727c <_calloc_r>:
 800727c:	b570      	push	{r4, r5, r6, lr}
 800727e:	fba1 5402 	umull	r5, r4, r1, r2
 8007282:	b934      	cbnz	r4, 8007292 <_calloc_r+0x16>
 8007284:	4629      	mov	r1, r5
 8007286:	f7fd fd71 	bl	8004d6c <_malloc_r>
 800728a:	4606      	mov	r6, r0
 800728c:	b928      	cbnz	r0, 800729a <_calloc_r+0x1e>
 800728e:	4630      	mov	r0, r6
 8007290:	bd70      	pop	{r4, r5, r6, pc}
 8007292:	220c      	movs	r2, #12
 8007294:	6002      	str	r2, [r0, #0]
 8007296:	2600      	movs	r6, #0
 8007298:	e7f9      	b.n	800728e <_calloc_r+0x12>
 800729a:	462a      	mov	r2, r5
 800729c:	4621      	mov	r1, r4
 800729e:	f7fe fb67 	bl	8005970 <memset>
 80072a2:	e7f4      	b.n	800728e <_calloc_r+0x12>

080072a4 <__ascii_mbtowc>:
 80072a4:	b082      	sub	sp, #8
 80072a6:	b901      	cbnz	r1, 80072aa <__ascii_mbtowc+0x6>
 80072a8:	a901      	add	r1, sp, #4
 80072aa:	b142      	cbz	r2, 80072be <__ascii_mbtowc+0x1a>
 80072ac:	b14b      	cbz	r3, 80072c2 <__ascii_mbtowc+0x1e>
 80072ae:	7813      	ldrb	r3, [r2, #0]
 80072b0:	600b      	str	r3, [r1, #0]
 80072b2:	7812      	ldrb	r2, [r2, #0]
 80072b4:	1e10      	subs	r0, r2, #0
 80072b6:	bf18      	it	ne
 80072b8:	2001      	movne	r0, #1
 80072ba:	b002      	add	sp, #8
 80072bc:	4770      	bx	lr
 80072be:	4610      	mov	r0, r2
 80072c0:	e7fb      	b.n	80072ba <__ascii_mbtowc+0x16>
 80072c2:	f06f 0001 	mvn.w	r0, #1
 80072c6:	e7f8      	b.n	80072ba <__ascii_mbtowc+0x16>

080072c8 <_realloc_r>:
 80072c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072cc:	4607      	mov	r7, r0
 80072ce:	4614      	mov	r4, r2
 80072d0:	460d      	mov	r5, r1
 80072d2:	b921      	cbnz	r1, 80072de <_realloc_r+0x16>
 80072d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072d8:	4611      	mov	r1, r2
 80072da:	f7fd bd47 	b.w	8004d6c <_malloc_r>
 80072de:	b92a      	cbnz	r2, 80072ec <_realloc_r+0x24>
 80072e0:	f7ff f9cc 	bl	800667c <_free_r>
 80072e4:	4625      	mov	r5, r4
 80072e6:	4628      	mov	r0, r5
 80072e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072ec:	f000 f841 	bl	8007372 <_malloc_usable_size_r>
 80072f0:	4284      	cmp	r4, r0
 80072f2:	4606      	mov	r6, r0
 80072f4:	d802      	bhi.n	80072fc <_realloc_r+0x34>
 80072f6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80072fa:	d8f4      	bhi.n	80072e6 <_realloc_r+0x1e>
 80072fc:	4621      	mov	r1, r4
 80072fe:	4638      	mov	r0, r7
 8007300:	f7fd fd34 	bl	8004d6c <_malloc_r>
 8007304:	4680      	mov	r8, r0
 8007306:	b908      	cbnz	r0, 800730c <_realloc_r+0x44>
 8007308:	4645      	mov	r5, r8
 800730a:	e7ec      	b.n	80072e6 <_realloc_r+0x1e>
 800730c:	42b4      	cmp	r4, r6
 800730e:	4622      	mov	r2, r4
 8007310:	4629      	mov	r1, r5
 8007312:	bf28      	it	cs
 8007314:	4632      	movcs	r2, r6
 8007316:	f7fe fbba 	bl	8005a8e <memcpy>
 800731a:	4629      	mov	r1, r5
 800731c:	4638      	mov	r0, r7
 800731e:	f7ff f9ad 	bl	800667c <_free_r>
 8007322:	e7f1      	b.n	8007308 <_realloc_r+0x40>

08007324 <__ascii_wctomb>:
 8007324:	4603      	mov	r3, r0
 8007326:	4608      	mov	r0, r1
 8007328:	b141      	cbz	r1, 800733c <__ascii_wctomb+0x18>
 800732a:	2aff      	cmp	r2, #255	@ 0xff
 800732c:	d904      	bls.n	8007338 <__ascii_wctomb+0x14>
 800732e:	228a      	movs	r2, #138	@ 0x8a
 8007330:	601a      	str	r2, [r3, #0]
 8007332:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007336:	4770      	bx	lr
 8007338:	700a      	strb	r2, [r1, #0]
 800733a:	2001      	movs	r0, #1
 800733c:	4770      	bx	lr
	...

08007340 <fiprintf>:
 8007340:	b40e      	push	{r1, r2, r3}
 8007342:	b503      	push	{r0, r1, lr}
 8007344:	4601      	mov	r1, r0
 8007346:	ab03      	add	r3, sp, #12
 8007348:	4805      	ldr	r0, [pc, #20]	@ (8007360 <fiprintf+0x20>)
 800734a:	f853 2b04 	ldr.w	r2, [r3], #4
 800734e:	6800      	ldr	r0, [r0, #0]
 8007350:	9301      	str	r3, [sp, #4]
 8007352:	f000 f83f 	bl	80073d4 <_vfiprintf_r>
 8007356:	b002      	add	sp, #8
 8007358:	f85d eb04 	ldr.w	lr, [sp], #4
 800735c:	b003      	add	sp, #12
 800735e:	4770      	bx	lr
 8007360:	2000001c 	.word	0x2000001c

08007364 <abort>:
 8007364:	b508      	push	{r3, lr}
 8007366:	2006      	movs	r0, #6
 8007368:	f000 fa08 	bl	800777c <raise>
 800736c:	2001      	movs	r0, #1
 800736e:	f7fa fa4b 	bl	8001808 <_exit>

08007372 <_malloc_usable_size_r>:
 8007372:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007376:	1f18      	subs	r0, r3, #4
 8007378:	2b00      	cmp	r3, #0
 800737a:	bfbc      	itt	lt
 800737c:	580b      	ldrlt	r3, [r1, r0]
 800737e:	18c0      	addlt	r0, r0, r3
 8007380:	4770      	bx	lr

08007382 <__sfputc_r>:
 8007382:	6893      	ldr	r3, [r2, #8]
 8007384:	3b01      	subs	r3, #1
 8007386:	2b00      	cmp	r3, #0
 8007388:	b410      	push	{r4}
 800738a:	6093      	str	r3, [r2, #8]
 800738c:	da08      	bge.n	80073a0 <__sfputc_r+0x1e>
 800738e:	6994      	ldr	r4, [r2, #24]
 8007390:	42a3      	cmp	r3, r4
 8007392:	db01      	blt.n	8007398 <__sfputc_r+0x16>
 8007394:	290a      	cmp	r1, #10
 8007396:	d103      	bne.n	80073a0 <__sfputc_r+0x1e>
 8007398:	f85d 4b04 	ldr.w	r4, [sp], #4
 800739c:	f000 b932 	b.w	8007604 <__swbuf_r>
 80073a0:	6813      	ldr	r3, [r2, #0]
 80073a2:	1c58      	adds	r0, r3, #1
 80073a4:	6010      	str	r0, [r2, #0]
 80073a6:	7019      	strb	r1, [r3, #0]
 80073a8:	4608      	mov	r0, r1
 80073aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073ae:	4770      	bx	lr

080073b0 <__sfputs_r>:
 80073b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073b2:	4606      	mov	r6, r0
 80073b4:	460f      	mov	r7, r1
 80073b6:	4614      	mov	r4, r2
 80073b8:	18d5      	adds	r5, r2, r3
 80073ba:	42ac      	cmp	r4, r5
 80073bc:	d101      	bne.n	80073c2 <__sfputs_r+0x12>
 80073be:	2000      	movs	r0, #0
 80073c0:	e007      	b.n	80073d2 <__sfputs_r+0x22>
 80073c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073c6:	463a      	mov	r2, r7
 80073c8:	4630      	mov	r0, r6
 80073ca:	f7ff ffda 	bl	8007382 <__sfputc_r>
 80073ce:	1c43      	adds	r3, r0, #1
 80073d0:	d1f3      	bne.n	80073ba <__sfputs_r+0xa>
 80073d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080073d4 <_vfiprintf_r>:
 80073d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073d8:	460d      	mov	r5, r1
 80073da:	b09d      	sub	sp, #116	@ 0x74
 80073dc:	4614      	mov	r4, r2
 80073de:	4698      	mov	r8, r3
 80073e0:	4606      	mov	r6, r0
 80073e2:	b118      	cbz	r0, 80073ec <_vfiprintf_r+0x18>
 80073e4:	6a03      	ldr	r3, [r0, #32]
 80073e6:	b90b      	cbnz	r3, 80073ec <_vfiprintf_r+0x18>
 80073e8:	f7fe fa0c 	bl	8005804 <__sinit>
 80073ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80073ee:	07d9      	lsls	r1, r3, #31
 80073f0:	d405      	bmi.n	80073fe <_vfiprintf_r+0x2a>
 80073f2:	89ab      	ldrh	r3, [r5, #12]
 80073f4:	059a      	lsls	r2, r3, #22
 80073f6:	d402      	bmi.n	80073fe <_vfiprintf_r+0x2a>
 80073f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80073fa:	f7fe fb46 	bl	8005a8a <__retarget_lock_acquire_recursive>
 80073fe:	89ab      	ldrh	r3, [r5, #12]
 8007400:	071b      	lsls	r3, r3, #28
 8007402:	d501      	bpl.n	8007408 <_vfiprintf_r+0x34>
 8007404:	692b      	ldr	r3, [r5, #16]
 8007406:	b99b      	cbnz	r3, 8007430 <_vfiprintf_r+0x5c>
 8007408:	4629      	mov	r1, r5
 800740a:	4630      	mov	r0, r6
 800740c:	f000 f938 	bl	8007680 <__swsetup_r>
 8007410:	b170      	cbz	r0, 8007430 <_vfiprintf_r+0x5c>
 8007412:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007414:	07dc      	lsls	r4, r3, #31
 8007416:	d504      	bpl.n	8007422 <_vfiprintf_r+0x4e>
 8007418:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800741c:	b01d      	add	sp, #116	@ 0x74
 800741e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007422:	89ab      	ldrh	r3, [r5, #12]
 8007424:	0598      	lsls	r0, r3, #22
 8007426:	d4f7      	bmi.n	8007418 <_vfiprintf_r+0x44>
 8007428:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800742a:	f7fe fb2f 	bl	8005a8c <__retarget_lock_release_recursive>
 800742e:	e7f3      	b.n	8007418 <_vfiprintf_r+0x44>
 8007430:	2300      	movs	r3, #0
 8007432:	9309      	str	r3, [sp, #36]	@ 0x24
 8007434:	2320      	movs	r3, #32
 8007436:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800743a:	f8cd 800c 	str.w	r8, [sp, #12]
 800743e:	2330      	movs	r3, #48	@ 0x30
 8007440:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80075f0 <_vfiprintf_r+0x21c>
 8007444:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007448:	f04f 0901 	mov.w	r9, #1
 800744c:	4623      	mov	r3, r4
 800744e:	469a      	mov	sl, r3
 8007450:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007454:	b10a      	cbz	r2, 800745a <_vfiprintf_r+0x86>
 8007456:	2a25      	cmp	r2, #37	@ 0x25
 8007458:	d1f9      	bne.n	800744e <_vfiprintf_r+0x7a>
 800745a:	ebba 0b04 	subs.w	fp, sl, r4
 800745e:	d00b      	beq.n	8007478 <_vfiprintf_r+0xa4>
 8007460:	465b      	mov	r3, fp
 8007462:	4622      	mov	r2, r4
 8007464:	4629      	mov	r1, r5
 8007466:	4630      	mov	r0, r6
 8007468:	f7ff ffa2 	bl	80073b0 <__sfputs_r>
 800746c:	3001      	adds	r0, #1
 800746e:	f000 80a7 	beq.w	80075c0 <_vfiprintf_r+0x1ec>
 8007472:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007474:	445a      	add	r2, fp
 8007476:	9209      	str	r2, [sp, #36]	@ 0x24
 8007478:	f89a 3000 	ldrb.w	r3, [sl]
 800747c:	2b00      	cmp	r3, #0
 800747e:	f000 809f 	beq.w	80075c0 <_vfiprintf_r+0x1ec>
 8007482:	2300      	movs	r3, #0
 8007484:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007488:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800748c:	f10a 0a01 	add.w	sl, sl, #1
 8007490:	9304      	str	r3, [sp, #16]
 8007492:	9307      	str	r3, [sp, #28]
 8007494:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007498:	931a      	str	r3, [sp, #104]	@ 0x68
 800749a:	4654      	mov	r4, sl
 800749c:	2205      	movs	r2, #5
 800749e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074a2:	4853      	ldr	r0, [pc, #332]	@ (80075f0 <_vfiprintf_r+0x21c>)
 80074a4:	f7f8 fecc 	bl	8000240 <memchr>
 80074a8:	9a04      	ldr	r2, [sp, #16]
 80074aa:	b9d8      	cbnz	r0, 80074e4 <_vfiprintf_r+0x110>
 80074ac:	06d1      	lsls	r1, r2, #27
 80074ae:	bf44      	itt	mi
 80074b0:	2320      	movmi	r3, #32
 80074b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80074b6:	0713      	lsls	r3, r2, #28
 80074b8:	bf44      	itt	mi
 80074ba:	232b      	movmi	r3, #43	@ 0x2b
 80074bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80074c0:	f89a 3000 	ldrb.w	r3, [sl]
 80074c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80074c6:	d015      	beq.n	80074f4 <_vfiprintf_r+0x120>
 80074c8:	9a07      	ldr	r2, [sp, #28]
 80074ca:	4654      	mov	r4, sl
 80074cc:	2000      	movs	r0, #0
 80074ce:	f04f 0c0a 	mov.w	ip, #10
 80074d2:	4621      	mov	r1, r4
 80074d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80074d8:	3b30      	subs	r3, #48	@ 0x30
 80074da:	2b09      	cmp	r3, #9
 80074dc:	d94b      	bls.n	8007576 <_vfiprintf_r+0x1a2>
 80074de:	b1b0      	cbz	r0, 800750e <_vfiprintf_r+0x13a>
 80074e0:	9207      	str	r2, [sp, #28]
 80074e2:	e014      	b.n	800750e <_vfiprintf_r+0x13a>
 80074e4:	eba0 0308 	sub.w	r3, r0, r8
 80074e8:	fa09 f303 	lsl.w	r3, r9, r3
 80074ec:	4313      	orrs	r3, r2
 80074ee:	9304      	str	r3, [sp, #16]
 80074f0:	46a2      	mov	sl, r4
 80074f2:	e7d2      	b.n	800749a <_vfiprintf_r+0xc6>
 80074f4:	9b03      	ldr	r3, [sp, #12]
 80074f6:	1d19      	adds	r1, r3, #4
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	9103      	str	r1, [sp, #12]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	bfbb      	ittet	lt
 8007500:	425b      	neglt	r3, r3
 8007502:	f042 0202 	orrlt.w	r2, r2, #2
 8007506:	9307      	strge	r3, [sp, #28]
 8007508:	9307      	strlt	r3, [sp, #28]
 800750a:	bfb8      	it	lt
 800750c:	9204      	strlt	r2, [sp, #16]
 800750e:	7823      	ldrb	r3, [r4, #0]
 8007510:	2b2e      	cmp	r3, #46	@ 0x2e
 8007512:	d10a      	bne.n	800752a <_vfiprintf_r+0x156>
 8007514:	7863      	ldrb	r3, [r4, #1]
 8007516:	2b2a      	cmp	r3, #42	@ 0x2a
 8007518:	d132      	bne.n	8007580 <_vfiprintf_r+0x1ac>
 800751a:	9b03      	ldr	r3, [sp, #12]
 800751c:	1d1a      	adds	r2, r3, #4
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	9203      	str	r2, [sp, #12]
 8007522:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007526:	3402      	adds	r4, #2
 8007528:	9305      	str	r3, [sp, #20]
 800752a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007600 <_vfiprintf_r+0x22c>
 800752e:	7821      	ldrb	r1, [r4, #0]
 8007530:	2203      	movs	r2, #3
 8007532:	4650      	mov	r0, sl
 8007534:	f7f8 fe84 	bl	8000240 <memchr>
 8007538:	b138      	cbz	r0, 800754a <_vfiprintf_r+0x176>
 800753a:	9b04      	ldr	r3, [sp, #16]
 800753c:	eba0 000a 	sub.w	r0, r0, sl
 8007540:	2240      	movs	r2, #64	@ 0x40
 8007542:	4082      	lsls	r2, r0
 8007544:	4313      	orrs	r3, r2
 8007546:	3401      	adds	r4, #1
 8007548:	9304      	str	r3, [sp, #16]
 800754a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800754e:	4829      	ldr	r0, [pc, #164]	@ (80075f4 <_vfiprintf_r+0x220>)
 8007550:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007554:	2206      	movs	r2, #6
 8007556:	f7f8 fe73 	bl	8000240 <memchr>
 800755a:	2800      	cmp	r0, #0
 800755c:	d03f      	beq.n	80075de <_vfiprintf_r+0x20a>
 800755e:	4b26      	ldr	r3, [pc, #152]	@ (80075f8 <_vfiprintf_r+0x224>)
 8007560:	bb1b      	cbnz	r3, 80075aa <_vfiprintf_r+0x1d6>
 8007562:	9b03      	ldr	r3, [sp, #12]
 8007564:	3307      	adds	r3, #7
 8007566:	f023 0307 	bic.w	r3, r3, #7
 800756a:	3308      	adds	r3, #8
 800756c:	9303      	str	r3, [sp, #12]
 800756e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007570:	443b      	add	r3, r7
 8007572:	9309      	str	r3, [sp, #36]	@ 0x24
 8007574:	e76a      	b.n	800744c <_vfiprintf_r+0x78>
 8007576:	fb0c 3202 	mla	r2, ip, r2, r3
 800757a:	460c      	mov	r4, r1
 800757c:	2001      	movs	r0, #1
 800757e:	e7a8      	b.n	80074d2 <_vfiprintf_r+0xfe>
 8007580:	2300      	movs	r3, #0
 8007582:	3401      	adds	r4, #1
 8007584:	9305      	str	r3, [sp, #20]
 8007586:	4619      	mov	r1, r3
 8007588:	f04f 0c0a 	mov.w	ip, #10
 800758c:	4620      	mov	r0, r4
 800758e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007592:	3a30      	subs	r2, #48	@ 0x30
 8007594:	2a09      	cmp	r2, #9
 8007596:	d903      	bls.n	80075a0 <_vfiprintf_r+0x1cc>
 8007598:	2b00      	cmp	r3, #0
 800759a:	d0c6      	beq.n	800752a <_vfiprintf_r+0x156>
 800759c:	9105      	str	r1, [sp, #20]
 800759e:	e7c4      	b.n	800752a <_vfiprintf_r+0x156>
 80075a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80075a4:	4604      	mov	r4, r0
 80075a6:	2301      	movs	r3, #1
 80075a8:	e7f0      	b.n	800758c <_vfiprintf_r+0x1b8>
 80075aa:	ab03      	add	r3, sp, #12
 80075ac:	9300      	str	r3, [sp, #0]
 80075ae:	462a      	mov	r2, r5
 80075b0:	4b12      	ldr	r3, [pc, #72]	@ (80075fc <_vfiprintf_r+0x228>)
 80075b2:	a904      	add	r1, sp, #16
 80075b4:	4630      	mov	r0, r6
 80075b6:	f7fd fcf3 	bl	8004fa0 <_printf_float>
 80075ba:	4607      	mov	r7, r0
 80075bc:	1c78      	adds	r0, r7, #1
 80075be:	d1d6      	bne.n	800756e <_vfiprintf_r+0x19a>
 80075c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80075c2:	07d9      	lsls	r1, r3, #31
 80075c4:	d405      	bmi.n	80075d2 <_vfiprintf_r+0x1fe>
 80075c6:	89ab      	ldrh	r3, [r5, #12]
 80075c8:	059a      	lsls	r2, r3, #22
 80075ca:	d402      	bmi.n	80075d2 <_vfiprintf_r+0x1fe>
 80075cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80075ce:	f7fe fa5d 	bl	8005a8c <__retarget_lock_release_recursive>
 80075d2:	89ab      	ldrh	r3, [r5, #12]
 80075d4:	065b      	lsls	r3, r3, #25
 80075d6:	f53f af1f 	bmi.w	8007418 <_vfiprintf_r+0x44>
 80075da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80075dc:	e71e      	b.n	800741c <_vfiprintf_r+0x48>
 80075de:	ab03      	add	r3, sp, #12
 80075e0:	9300      	str	r3, [sp, #0]
 80075e2:	462a      	mov	r2, r5
 80075e4:	4b05      	ldr	r3, [pc, #20]	@ (80075fc <_vfiprintf_r+0x228>)
 80075e6:	a904      	add	r1, sp, #16
 80075e8:	4630      	mov	r0, r6
 80075ea:	f7fd ff61 	bl	80054b0 <_printf_i>
 80075ee:	e7e4      	b.n	80075ba <_vfiprintf_r+0x1e6>
 80075f0:	08007b5a 	.word	0x08007b5a
 80075f4:	08007b64 	.word	0x08007b64
 80075f8:	08004fa1 	.word	0x08004fa1
 80075fc:	080073b1 	.word	0x080073b1
 8007600:	08007b60 	.word	0x08007b60

08007604 <__swbuf_r>:
 8007604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007606:	460e      	mov	r6, r1
 8007608:	4614      	mov	r4, r2
 800760a:	4605      	mov	r5, r0
 800760c:	b118      	cbz	r0, 8007616 <__swbuf_r+0x12>
 800760e:	6a03      	ldr	r3, [r0, #32]
 8007610:	b90b      	cbnz	r3, 8007616 <__swbuf_r+0x12>
 8007612:	f7fe f8f7 	bl	8005804 <__sinit>
 8007616:	69a3      	ldr	r3, [r4, #24]
 8007618:	60a3      	str	r3, [r4, #8]
 800761a:	89a3      	ldrh	r3, [r4, #12]
 800761c:	071a      	lsls	r2, r3, #28
 800761e:	d501      	bpl.n	8007624 <__swbuf_r+0x20>
 8007620:	6923      	ldr	r3, [r4, #16]
 8007622:	b943      	cbnz	r3, 8007636 <__swbuf_r+0x32>
 8007624:	4621      	mov	r1, r4
 8007626:	4628      	mov	r0, r5
 8007628:	f000 f82a 	bl	8007680 <__swsetup_r>
 800762c:	b118      	cbz	r0, 8007636 <__swbuf_r+0x32>
 800762e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007632:	4638      	mov	r0, r7
 8007634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007636:	6823      	ldr	r3, [r4, #0]
 8007638:	6922      	ldr	r2, [r4, #16]
 800763a:	1a98      	subs	r0, r3, r2
 800763c:	6963      	ldr	r3, [r4, #20]
 800763e:	b2f6      	uxtb	r6, r6
 8007640:	4283      	cmp	r3, r0
 8007642:	4637      	mov	r7, r6
 8007644:	dc05      	bgt.n	8007652 <__swbuf_r+0x4e>
 8007646:	4621      	mov	r1, r4
 8007648:	4628      	mov	r0, r5
 800764a:	f7ff fdb7 	bl	80071bc <_fflush_r>
 800764e:	2800      	cmp	r0, #0
 8007650:	d1ed      	bne.n	800762e <__swbuf_r+0x2a>
 8007652:	68a3      	ldr	r3, [r4, #8]
 8007654:	3b01      	subs	r3, #1
 8007656:	60a3      	str	r3, [r4, #8]
 8007658:	6823      	ldr	r3, [r4, #0]
 800765a:	1c5a      	adds	r2, r3, #1
 800765c:	6022      	str	r2, [r4, #0]
 800765e:	701e      	strb	r6, [r3, #0]
 8007660:	6962      	ldr	r2, [r4, #20]
 8007662:	1c43      	adds	r3, r0, #1
 8007664:	429a      	cmp	r2, r3
 8007666:	d004      	beq.n	8007672 <__swbuf_r+0x6e>
 8007668:	89a3      	ldrh	r3, [r4, #12]
 800766a:	07db      	lsls	r3, r3, #31
 800766c:	d5e1      	bpl.n	8007632 <__swbuf_r+0x2e>
 800766e:	2e0a      	cmp	r6, #10
 8007670:	d1df      	bne.n	8007632 <__swbuf_r+0x2e>
 8007672:	4621      	mov	r1, r4
 8007674:	4628      	mov	r0, r5
 8007676:	f7ff fda1 	bl	80071bc <_fflush_r>
 800767a:	2800      	cmp	r0, #0
 800767c:	d0d9      	beq.n	8007632 <__swbuf_r+0x2e>
 800767e:	e7d6      	b.n	800762e <__swbuf_r+0x2a>

08007680 <__swsetup_r>:
 8007680:	b538      	push	{r3, r4, r5, lr}
 8007682:	4b29      	ldr	r3, [pc, #164]	@ (8007728 <__swsetup_r+0xa8>)
 8007684:	4605      	mov	r5, r0
 8007686:	6818      	ldr	r0, [r3, #0]
 8007688:	460c      	mov	r4, r1
 800768a:	b118      	cbz	r0, 8007694 <__swsetup_r+0x14>
 800768c:	6a03      	ldr	r3, [r0, #32]
 800768e:	b90b      	cbnz	r3, 8007694 <__swsetup_r+0x14>
 8007690:	f7fe f8b8 	bl	8005804 <__sinit>
 8007694:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007698:	0719      	lsls	r1, r3, #28
 800769a:	d422      	bmi.n	80076e2 <__swsetup_r+0x62>
 800769c:	06da      	lsls	r2, r3, #27
 800769e:	d407      	bmi.n	80076b0 <__swsetup_r+0x30>
 80076a0:	2209      	movs	r2, #9
 80076a2:	602a      	str	r2, [r5, #0]
 80076a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076a8:	81a3      	strh	r3, [r4, #12]
 80076aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80076ae:	e033      	b.n	8007718 <__swsetup_r+0x98>
 80076b0:	0758      	lsls	r0, r3, #29
 80076b2:	d512      	bpl.n	80076da <__swsetup_r+0x5a>
 80076b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80076b6:	b141      	cbz	r1, 80076ca <__swsetup_r+0x4a>
 80076b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80076bc:	4299      	cmp	r1, r3
 80076be:	d002      	beq.n	80076c6 <__swsetup_r+0x46>
 80076c0:	4628      	mov	r0, r5
 80076c2:	f7fe ffdb 	bl	800667c <_free_r>
 80076c6:	2300      	movs	r3, #0
 80076c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80076ca:	89a3      	ldrh	r3, [r4, #12]
 80076cc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80076d0:	81a3      	strh	r3, [r4, #12]
 80076d2:	2300      	movs	r3, #0
 80076d4:	6063      	str	r3, [r4, #4]
 80076d6:	6923      	ldr	r3, [r4, #16]
 80076d8:	6023      	str	r3, [r4, #0]
 80076da:	89a3      	ldrh	r3, [r4, #12]
 80076dc:	f043 0308 	orr.w	r3, r3, #8
 80076e0:	81a3      	strh	r3, [r4, #12]
 80076e2:	6923      	ldr	r3, [r4, #16]
 80076e4:	b94b      	cbnz	r3, 80076fa <__swsetup_r+0x7a>
 80076e6:	89a3      	ldrh	r3, [r4, #12]
 80076e8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80076ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80076f0:	d003      	beq.n	80076fa <__swsetup_r+0x7a>
 80076f2:	4621      	mov	r1, r4
 80076f4:	4628      	mov	r0, r5
 80076f6:	f000 f883 	bl	8007800 <__smakebuf_r>
 80076fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076fe:	f013 0201 	ands.w	r2, r3, #1
 8007702:	d00a      	beq.n	800771a <__swsetup_r+0x9a>
 8007704:	2200      	movs	r2, #0
 8007706:	60a2      	str	r2, [r4, #8]
 8007708:	6962      	ldr	r2, [r4, #20]
 800770a:	4252      	negs	r2, r2
 800770c:	61a2      	str	r2, [r4, #24]
 800770e:	6922      	ldr	r2, [r4, #16]
 8007710:	b942      	cbnz	r2, 8007724 <__swsetup_r+0xa4>
 8007712:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007716:	d1c5      	bne.n	80076a4 <__swsetup_r+0x24>
 8007718:	bd38      	pop	{r3, r4, r5, pc}
 800771a:	0799      	lsls	r1, r3, #30
 800771c:	bf58      	it	pl
 800771e:	6962      	ldrpl	r2, [r4, #20]
 8007720:	60a2      	str	r2, [r4, #8]
 8007722:	e7f4      	b.n	800770e <__swsetup_r+0x8e>
 8007724:	2000      	movs	r0, #0
 8007726:	e7f7      	b.n	8007718 <__swsetup_r+0x98>
 8007728:	2000001c 	.word	0x2000001c

0800772c <_raise_r>:
 800772c:	291f      	cmp	r1, #31
 800772e:	b538      	push	{r3, r4, r5, lr}
 8007730:	4605      	mov	r5, r0
 8007732:	460c      	mov	r4, r1
 8007734:	d904      	bls.n	8007740 <_raise_r+0x14>
 8007736:	2316      	movs	r3, #22
 8007738:	6003      	str	r3, [r0, #0]
 800773a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800773e:	bd38      	pop	{r3, r4, r5, pc}
 8007740:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007742:	b112      	cbz	r2, 800774a <_raise_r+0x1e>
 8007744:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007748:	b94b      	cbnz	r3, 800775e <_raise_r+0x32>
 800774a:	4628      	mov	r0, r5
 800774c:	f000 f830 	bl	80077b0 <_getpid_r>
 8007750:	4622      	mov	r2, r4
 8007752:	4601      	mov	r1, r0
 8007754:	4628      	mov	r0, r5
 8007756:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800775a:	f000 b817 	b.w	800778c <_kill_r>
 800775e:	2b01      	cmp	r3, #1
 8007760:	d00a      	beq.n	8007778 <_raise_r+0x4c>
 8007762:	1c59      	adds	r1, r3, #1
 8007764:	d103      	bne.n	800776e <_raise_r+0x42>
 8007766:	2316      	movs	r3, #22
 8007768:	6003      	str	r3, [r0, #0]
 800776a:	2001      	movs	r0, #1
 800776c:	e7e7      	b.n	800773e <_raise_r+0x12>
 800776e:	2100      	movs	r1, #0
 8007770:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007774:	4620      	mov	r0, r4
 8007776:	4798      	blx	r3
 8007778:	2000      	movs	r0, #0
 800777a:	e7e0      	b.n	800773e <_raise_r+0x12>

0800777c <raise>:
 800777c:	4b02      	ldr	r3, [pc, #8]	@ (8007788 <raise+0xc>)
 800777e:	4601      	mov	r1, r0
 8007780:	6818      	ldr	r0, [r3, #0]
 8007782:	f7ff bfd3 	b.w	800772c <_raise_r>
 8007786:	bf00      	nop
 8007788:	2000001c 	.word	0x2000001c

0800778c <_kill_r>:
 800778c:	b538      	push	{r3, r4, r5, lr}
 800778e:	4d07      	ldr	r5, [pc, #28]	@ (80077ac <_kill_r+0x20>)
 8007790:	2300      	movs	r3, #0
 8007792:	4604      	mov	r4, r0
 8007794:	4608      	mov	r0, r1
 8007796:	4611      	mov	r1, r2
 8007798:	602b      	str	r3, [r5, #0]
 800779a:	f7fa f825 	bl	80017e8 <_kill>
 800779e:	1c43      	adds	r3, r0, #1
 80077a0:	d102      	bne.n	80077a8 <_kill_r+0x1c>
 80077a2:	682b      	ldr	r3, [r5, #0]
 80077a4:	b103      	cbz	r3, 80077a8 <_kill_r+0x1c>
 80077a6:	6023      	str	r3, [r4, #0]
 80077a8:	bd38      	pop	{r3, r4, r5, pc}
 80077aa:	bf00      	nop
 80077ac:	200004d8 	.word	0x200004d8

080077b0 <_getpid_r>:
 80077b0:	f7fa b812 	b.w	80017d8 <_getpid>

080077b4 <__swhatbuf_r>:
 80077b4:	b570      	push	{r4, r5, r6, lr}
 80077b6:	460c      	mov	r4, r1
 80077b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077bc:	2900      	cmp	r1, #0
 80077be:	b096      	sub	sp, #88	@ 0x58
 80077c0:	4615      	mov	r5, r2
 80077c2:	461e      	mov	r6, r3
 80077c4:	da0d      	bge.n	80077e2 <__swhatbuf_r+0x2e>
 80077c6:	89a3      	ldrh	r3, [r4, #12]
 80077c8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80077cc:	f04f 0100 	mov.w	r1, #0
 80077d0:	bf14      	ite	ne
 80077d2:	2340      	movne	r3, #64	@ 0x40
 80077d4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80077d8:	2000      	movs	r0, #0
 80077da:	6031      	str	r1, [r6, #0]
 80077dc:	602b      	str	r3, [r5, #0]
 80077de:	b016      	add	sp, #88	@ 0x58
 80077e0:	bd70      	pop	{r4, r5, r6, pc}
 80077e2:	466a      	mov	r2, sp
 80077e4:	f000 f848 	bl	8007878 <_fstat_r>
 80077e8:	2800      	cmp	r0, #0
 80077ea:	dbec      	blt.n	80077c6 <__swhatbuf_r+0x12>
 80077ec:	9901      	ldr	r1, [sp, #4]
 80077ee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80077f2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80077f6:	4259      	negs	r1, r3
 80077f8:	4159      	adcs	r1, r3
 80077fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80077fe:	e7eb      	b.n	80077d8 <__swhatbuf_r+0x24>

08007800 <__smakebuf_r>:
 8007800:	898b      	ldrh	r3, [r1, #12]
 8007802:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007804:	079d      	lsls	r5, r3, #30
 8007806:	4606      	mov	r6, r0
 8007808:	460c      	mov	r4, r1
 800780a:	d507      	bpl.n	800781c <__smakebuf_r+0x1c>
 800780c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007810:	6023      	str	r3, [r4, #0]
 8007812:	6123      	str	r3, [r4, #16]
 8007814:	2301      	movs	r3, #1
 8007816:	6163      	str	r3, [r4, #20]
 8007818:	b003      	add	sp, #12
 800781a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800781c:	ab01      	add	r3, sp, #4
 800781e:	466a      	mov	r2, sp
 8007820:	f7ff ffc8 	bl	80077b4 <__swhatbuf_r>
 8007824:	9f00      	ldr	r7, [sp, #0]
 8007826:	4605      	mov	r5, r0
 8007828:	4639      	mov	r1, r7
 800782a:	4630      	mov	r0, r6
 800782c:	f7fd fa9e 	bl	8004d6c <_malloc_r>
 8007830:	b948      	cbnz	r0, 8007846 <__smakebuf_r+0x46>
 8007832:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007836:	059a      	lsls	r2, r3, #22
 8007838:	d4ee      	bmi.n	8007818 <__smakebuf_r+0x18>
 800783a:	f023 0303 	bic.w	r3, r3, #3
 800783e:	f043 0302 	orr.w	r3, r3, #2
 8007842:	81a3      	strh	r3, [r4, #12]
 8007844:	e7e2      	b.n	800780c <__smakebuf_r+0xc>
 8007846:	89a3      	ldrh	r3, [r4, #12]
 8007848:	6020      	str	r0, [r4, #0]
 800784a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800784e:	81a3      	strh	r3, [r4, #12]
 8007850:	9b01      	ldr	r3, [sp, #4]
 8007852:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007856:	b15b      	cbz	r3, 8007870 <__smakebuf_r+0x70>
 8007858:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800785c:	4630      	mov	r0, r6
 800785e:	f000 f81d 	bl	800789c <_isatty_r>
 8007862:	b128      	cbz	r0, 8007870 <__smakebuf_r+0x70>
 8007864:	89a3      	ldrh	r3, [r4, #12]
 8007866:	f023 0303 	bic.w	r3, r3, #3
 800786a:	f043 0301 	orr.w	r3, r3, #1
 800786e:	81a3      	strh	r3, [r4, #12]
 8007870:	89a3      	ldrh	r3, [r4, #12]
 8007872:	431d      	orrs	r5, r3
 8007874:	81a5      	strh	r5, [r4, #12]
 8007876:	e7cf      	b.n	8007818 <__smakebuf_r+0x18>

08007878 <_fstat_r>:
 8007878:	b538      	push	{r3, r4, r5, lr}
 800787a:	4d07      	ldr	r5, [pc, #28]	@ (8007898 <_fstat_r+0x20>)
 800787c:	2300      	movs	r3, #0
 800787e:	4604      	mov	r4, r0
 8007880:	4608      	mov	r0, r1
 8007882:	4611      	mov	r1, r2
 8007884:	602b      	str	r3, [r5, #0]
 8007886:	f7fa f80f 	bl	80018a8 <_fstat>
 800788a:	1c43      	adds	r3, r0, #1
 800788c:	d102      	bne.n	8007894 <_fstat_r+0x1c>
 800788e:	682b      	ldr	r3, [r5, #0]
 8007890:	b103      	cbz	r3, 8007894 <_fstat_r+0x1c>
 8007892:	6023      	str	r3, [r4, #0]
 8007894:	bd38      	pop	{r3, r4, r5, pc}
 8007896:	bf00      	nop
 8007898:	200004d8 	.word	0x200004d8

0800789c <_isatty_r>:
 800789c:	b538      	push	{r3, r4, r5, lr}
 800789e:	4d06      	ldr	r5, [pc, #24]	@ (80078b8 <_isatty_r+0x1c>)
 80078a0:	2300      	movs	r3, #0
 80078a2:	4604      	mov	r4, r0
 80078a4:	4608      	mov	r0, r1
 80078a6:	602b      	str	r3, [r5, #0]
 80078a8:	f7fa f80e 	bl	80018c8 <_isatty>
 80078ac:	1c43      	adds	r3, r0, #1
 80078ae:	d102      	bne.n	80078b6 <_isatty_r+0x1a>
 80078b0:	682b      	ldr	r3, [r5, #0]
 80078b2:	b103      	cbz	r3, 80078b6 <_isatty_r+0x1a>
 80078b4:	6023      	str	r3, [r4, #0]
 80078b6:	bd38      	pop	{r3, r4, r5, pc}
 80078b8:	200004d8 	.word	0x200004d8

080078bc <_init>:
 80078bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078be:	bf00      	nop
 80078c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078c2:	bc08      	pop	{r3}
 80078c4:	469e      	mov	lr, r3
 80078c6:	4770      	bx	lr

080078c8 <_fini>:
 80078c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078ca:	bf00      	nop
 80078cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078ce:	bc08      	pop	{r3}
 80078d0:	469e      	mov	lr, r3
 80078d2:	4770      	bx	lr
