{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623580232720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623580232720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 13 16:00:32 2021 " "Processing started: Sun Jun 13 16:00:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623580232720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1623580232720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_1 -c processor_1_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_1 -c processor_1_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1623580232720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1623580233980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1623580233980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623580252730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1623580252730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623580252790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1623580252790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_inc.v 1 1 " "Found 1 design units, including 1 entities, in source file register_inc.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_inc " "Found entity 1: register_inc" {  } { { "register_inc.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/register_inc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623580252850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1623580252850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623580252900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1623580252900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623580252960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1623580252960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623580253010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1623580253010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623580253070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1623580253070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623580253120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1623580253120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2_1 " "Found entity 1: mult_2_1" {  } { { "mult_2_1.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/mult_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623580253180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1623580253180 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(16) " "Verilog HDL Parameter Declaration warning at instr_mem.v(16): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(17) " "Verilog HDL Parameter Declaration warning at instr_mem.v(17): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(18) " "Verilog HDL Parameter Declaration warning at instr_mem.v(18): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(19) " "Verilog HDL Parameter Declaration warning at instr_mem.v(19): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(20) " "Verilog HDL Parameter Declaration warning at instr_mem.v(20): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(21) " "Verilog HDL Parameter Declaration warning at instr_mem.v(21): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(22) " "Verilog HDL Parameter Declaration warning at instr_mem.v(22): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(23) " "Verilog HDL Parameter Declaration warning at instr_mem.v(23): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(24) " "Verilog HDL Parameter Declaration warning at instr_mem.v(24): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(25) " "Verilog HDL Parameter Declaration warning at instr_mem.v(25): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(26) " "Verilog HDL Parameter Declaration warning at instr_mem.v(26): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(27) " "Verilog HDL Parameter Declaration warning at instr_mem.v(27): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(28) " "Verilog HDL Parameter Declaration warning at instr_mem.v(28): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(29) " "Verilog HDL Parameter Declaration warning at instr_mem.v(29): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(30) " "Verilog HDL Parameter Declaration warning at instr_mem.v(30): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(31) " "Verilog HDL Parameter Declaration warning at instr_mem.v(31): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(32) " "Verilog HDL Parameter Declaration warning at instr_mem.v(32): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(33) " "Verilog HDL Parameter Declaration warning at instr_mem.v(33): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(34) " "Verilog HDL Parameter Declaration warning at instr_mem.v(34): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(35) " "Verilog HDL Parameter Declaration warning at instr_mem.v(35): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(36) " "Verilog HDL Parameter Declaration warning at instr_mem.v(36): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(37) " "Verilog HDL Parameter Declaration warning at instr_mem.v(37): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(38) " "Verilog HDL Parameter Declaration warning at instr_mem.v(38): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instr_mem instr_mem.v(39) " "Verilog HDL Parameter Declaration warning at instr_mem.v(39): Parameter Declaration in module \"instr_mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1623580253200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1623580253340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:ar " "Elaborating entity \"register\" for hierarchy \"register:ar\"" {  } { { "processor.v" "ar" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1623580253390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_inc register_inc:pc " "Elaborating entity \"register_inc\" for hierarchy \"register_inc:pc\"" {  } { { "processor.v" "pc" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1623580253430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:dr " "Elaborating entity \"register\" for hierarchy \"register:dr\"" {  } { { "processor.v" "dr" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1623580253460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "processor.v" "alu1" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1623580253500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:bus " "Elaborating entity \"bus\" for hierarchy \"bus:bus\"" {  } { { "processor.v" "bus" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1623580253530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cu\"" {  } { { "processor.v" "cu" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1623580253550 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 control_unit.v(12) " "Verilog HDL assignment warning at control_unit.v(12): truncated value with size 3 to match size of target (1)" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1623580253570 "|processor|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 control_unit.v(13) " "Verilog HDL assignment warning at control_unit.v(13): truncated value with size 3 to match size of target (1)" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1623580253570 "|processor|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 control_unit.v(51) " "Verilog HDL assignment warning at control_unit.v(51): truncated value with size 3 to match size of target (1)" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1623580253570 "|processor|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 control_unit.v(63) " "Verilog HDL assignment warning at control_unit.v(63): truncated value with size 3 to match size of target (1)" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1623580253570 "|processor|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control_unit.v(67) " "Verilog HDL Case Statement warning at control_unit.v(67): case item expression never matches the case expression" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 67 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1623580253570 "|processor|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control_unit.v(79) " "Verilog HDL Case Statement warning at control_unit.v(79): case item expression never matches the case expression" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 79 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1623580253570 "|processor|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control_unit.v(279) " "Verilog HDL Case Statement warning at control_unit.v(279): case item expression never matches the case expression" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 279 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1623580253570 "|processor|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control_unit.v(366) " "Verilog HDL Case Statement warning at control_unit.v(366): case item expression never matches the case expression" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 366 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1623580253570 "|processor|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control_unit.v(403) " "Verilog HDL Case Statement warning at control_unit.v(403): case item expression never matches the case expression" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 403 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1623580253570 "|processor|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control_unit.v(426) " "Verilog HDL Case Statement warning at control_unit.v(426): case item expression never matches the case expression" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 426 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1623580253570 "|processor|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 control_unit.v(439) " "Verilog HDL assignment warning at control_unit.v(439): truncated value with size 3 to match size of target (1)" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1623580253570 "|processor|control_unit:cu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "alu_mode control_unit.v(6) " "Output port \"alu_mode\" at control_unit.v(6) has no driver" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1623580253570 "|processor|control_unit:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2_1 mult_2_1:mult1 " "Elaborating entity \"mult_2_1\" for hierarchy \"mult_2_1:mult1\"" {  } { { "processor.v" "mult1" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1623580253590 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[15\] " "Net \"dr_out\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[15\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[14\] " "Net \"dr_out\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[14\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[13\] " "Net \"dr_out\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[13\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[12\] " "Net \"dr_out\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[12\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[11\] " "Net \"dr_out\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[11\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[10\] " "Net \"dr_out\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[10\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[9\] " "Net \"dr_out\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[9\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[8\] " "Net \"dr_out\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[8\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[15\] " "Net \"dr_out\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[15\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[14\] " "Net \"dr_out\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[14\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[13\] " "Net \"dr_out\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[13\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[12\] " "Net \"dr_out\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[12\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[11\] " "Net \"dr_out\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[11\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[10\] " "Net \"dr_out\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[10\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[9\] " "Net \"dr_out\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[9\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[8\] " "Net \"dr_out\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[8\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[15\] " "Net \"dr_out\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[15\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[14\] " "Net \"dr_out\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[14\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[13\] " "Net \"dr_out\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[13\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[12\] " "Net \"dr_out\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[12\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[11\] " "Net \"dr_out\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[11\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[10\] " "Net \"dr_out\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[10\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[9\] " "Net \"dr_out\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[9\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dr_out\[8\] " "Net \"dr_out\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "dr_out\[8\]" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623580253670 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1623580253870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623580253980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 13 16:00:53 2021 " "Processing ended: Sun Jun 13 16:00:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623580253980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623580253980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623580253980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1623580253980 ""}
