<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAM9X25 Software Package: Isi Struct Reference</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">ATSAM9X25 Software Package 1.0</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&nbsp;Structure&nbsp;Index</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<h1>Isi Struct Reference<br/>
<small>
[<a class="el" href="group___s_a_m9_g25__api.html">Peripheral Software API</a>,&nbsp;<a class="el" href="group___s_a_m9_g25___i_s_i.html">Image Sensor Interface</a>]</small>
</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="Isi" -->
<p><a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> hardware registers.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_a_m9_g25_8h_source.html">D:/release/sam9x5/trunk/build/sam9x25_softpack/libraries/libchip_sam9xx5/include/SAM9G25.h</a>&gt;</code></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02c5754364c1f93afbf2d91dbf649989"></a><!-- doxytag: member="Isi::ISI_CFG1" ref="a02c5754364c1f93afbf2d91dbf649989" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#a02c5754364c1f93afbf2d91dbf649989">ISI_CFG1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0x00) ISI Configuration 1 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8453dd085c8708b03f9053b0585ac63c"></a><!-- doxytag: member="Isi::ISI_CFG2" ref="a8453dd085c8708b03f9053b0585ac63c" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#a8453dd085c8708b03f9053b0585ac63c">ISI_CFG2</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0x04) ISI Configuration 2 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7b0d3e0d6f73a60f18cf1d0c71976a4"></a><!-- doxytag: member="Isi::ISI_PSIZE" ref="ae7b0d3e0d6f73a60f18cf1d0c71976a4" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#ae7b0d3e0d6f73a60f18cf1d0c71976a4">ISI_PSIZE</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0x08) ISI Preview Size Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b3ce87d72b8f0c4d4cab15066fe2397"></a><!-- doxytag: member="Isi::ISI_PDECF" ref="a1b3ce87d72b8f0c4d4cab15066fe2397" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#a1b3ce87d72b8f0c4d4cab15066fe2397">ISI_PDECF</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0x0C) ISI Preview Decimation Factor Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73d26b76ebcb6b97afc61ada3da06fc0"></a><!-- doxytag: member="Isi::ISI_Y2R_SET0" ref="a73d26b76ebcb6b97afc61ada3da06fc0" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#a73d26b76ebcb6b97afc61ada3da06fc0">ISI_Y2R_SET0</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0x10) ISI CSC YCrCb To RGB Set 0 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ba90d5debd4d823121995c5c970ab47"></a><!-- doxytag: member="Isi::ISI_Y2R_SET1" ref="a4ba90d5debd4d823121995c5c970ab47" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#a4ba90d5debd4d823121995c5c970ab47">ISI_Y2R_SET1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0x14) ISI CSC YCrCb To RGB Set 1 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf8f301167822400f6c509a18404b461"></a><!-- doxytag: member="Isi::ISI_R2Y_SET0" ref="acf8f301167822400f6c509a18404b461" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#acf8f301167822400f6c509a18404b461">ISI_R2Y_SET0</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0x18) ISI CSC RGB To YCrCb Set 0 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2be552dcca088fbb07f1bae3e121f02"></a><!-- doxytag: member="Isi::ISI_R2Y_SET1" ref="af2be552dcca088fbb07f1bae3e121f02" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#af2be552dcca088fbb07f1bae3e121f02">ISI_R2Y_SET1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0x1C) ISI CSC RGB To YCrCb Set 1 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9dbc8a33af6adacb59967f1ec6bcb810"></a><!-- doxytag: member="Isi::ISI_R2Y_SET2" ref="a9dbc8a33af6adacb59967f1ec6bcb810" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#a9dbc8a33af6adacb59967f1ec6bcb810">ISI_R2Y_SET2</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0x20) ISI CSC RGB To YCrCb Set 2 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a159829efcac13f349475395f3315073a"></a><!-- doxytag: member="Isi::ISI_CR" ref="a159829efcac13f349475395f3315073a" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#a159829efcac13f349475395f3315073a">ISI_CR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0x24) ISI Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a536ca5e6675eb90e1a8013d141a8463a"></a><!-- doxytag: member="Isi::ISI_SR" ref="a536ca5e6675eb90e1a8013d141a8463a" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#a536ca5e6675eb90e1a8013d141a8463a">ISI_SR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0x28) ISI Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b6bbe1d50cbc6b1bc3fa75fab37b5d2"></a><!-- doxytag: member="Isi::ISI_IER" ref="a2b6bbe1d50cbc6b1bc3fa75fab37b5d2" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#a2b6bbe1d50cbc6b1bc3fa75fab37b5d2">ISI_IER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0x2C) ISI Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94ef2418006c127a12d3e77b0499a9fd"></a><!-- doxytag: member="Isi::ISI_IDR" ref="a94ef2418006c127a12d3e77b0499a9fd" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#a94ef2418006c127a12d3e77b0499a9fd">ISI_IDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0x30) ISI Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f3af99ee922111618b92380edc03d46"></a><!-- doxytag: member="Isi::ISI_IMR" ref="a8f3af99ee922111618b92380edc03d46" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#a8f3af99ee922111618b92380edc03d46">ISI_IMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0x34) ISI Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add51bb762271ab9755bb7dbb857afd07"></a><!-- doxytag: member="Isi::ISI_DMA_CHER" ref="add51bb762271ab9755bb7dbb857afd07" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#add51bb762271ab9755bb7dbb857afd07">ISI_DMA_CHER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0x38) DMA Channel Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab61cba0b244a3ec4d299152b8b2091eb"></a><!-- doxytag: member="Isi::ISI_DMA_CHDR" ref="ab61cba0b244a3ec4d299152b8b2091eb" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#ab61cba0b244a3ec4d299152b8b2091eb">ISI_DMA_CHDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0x3C) DMA Channel Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e6a202b8b3bb36471d068f47bf5481e"></a><!-- doxytag: member="Isi::ISI_DMA_CHSR" ref="a7e6a202b8b3bb36471d068f47bf5481e" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#a7e6a202b8b3bb36471d068f47bf5481e">ISI_DMA_CHSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0x40) DMA Channel Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6779604d48e39f67d651a38e3f0ea35c"></a><!-- doxytag: member="Isi::ISI_DMA_P_ADDR" ref="a6779604d48e39f67d651a38e3f0ea35c" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#a6779604d48e39f67d651a38e3f0ea35c">ISI_DMA_P_ADDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0x44) DMA Preview Base Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65d7c7705cad15863e4c484213b928bf"></a><!-- doxytag: member="Isi::ISI_DMA_P_CTRL" ref="a65d7c7705cad15863e4c484213b928bf" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#a65d7c7705cad15863e4c484213b928bf">ISI_DMA_P_CTRL</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0x48) DMA Preview Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af333b4138e1bf38ccbddf5cfa9ef3fc1"></a><!-- doxytag: member="Isi::ISI_DMA_P_DSCR" ref="af333b4138e1bf38ccbddf5cfa9ef3fc1" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#af333b4138e1bf38ccbddf5cfa9ef3fc1">ISI_DMA_P_DSCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0x4C) DMA Preview Descriptor Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76f42fa001896a390009a3b3637a812b"></a><!-- doxytag: member="Isi::ISI_DMA_C_ADDR" ref="a76f42fa001896a390009a3b3637a812b" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#a76f42fa001896a390009a3b3637a812b">ISI_DMA_C_ADDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0x50) DMA Codec Base Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89bef1f3712d4595a32d0808c9cc05cd"></a><!-- doxytag: member="Isi::ISI_DMA_C_CTRL" ref="a89bef1f3712d4595a32d0808c9cc05cd" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#a89bef1f3712d4595a32d0808c9cc05cd">ISI_DMA_C_CTRL</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0x54) DMA Codec Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b24c7461ada1c55923a489f21011e7f"></a><!-- doxytag: member="Isi::ISI_DMA_C_DSCR" ref="a2b24c7461ada1c55923a489f21011e7f" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#a2b24c7461ada1c55923a489f21011e7f">ISI_DMA_C_DSCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0x58) DMA Codec Descriptor Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65c1a385f41b66adb9aa73b8a3105046"></a><!-- doxytag: member="Isi::Reserved1" ref="a65c1a385f41b66adb9aa73b8a3105046" args="[34]" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [34]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9f62c926d8e784f3f679b524dc74e05"></a><!-- doxytag: member="Isi::ISI_WPCR" ref="ae9f62c926d8e784f3f679b524dc74e05" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#ae9f62c926d8e784f3f679b524dc74e05">ISI_WPCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0xE4) Write Protection Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63d7ab50f0638dab8ba4fa9d166dc89d"></a><!-- doxytag: member="Isi::ISI_WPSR" ref="a63d7ab50f0638dab8ba4fa9d166dc89d" args="" -->
<a class="el" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_isi.html#a63d7ab50f0638dab8ba4fa9d166dc89d">ISI_WPSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> Offset: 0xE8) Write Protection Status Register <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p><a class="el" href="struct_isi.html" title="Isi hardware registers.">Isi</a> hardware registers. </p>

<p>Definition at line <a class="el" href="_s_a_m9_g25_8h_source.html#l02194">2194</a> of file <a class="el" href="_s_a_m9_g25_8h_source.html">SAM9G25.h</a>.</p>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>libraries/libchip_sam9xx5/include/<a class="el" href="_s_a_m9_g25_8h_source.html">SAM9G25.h</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
