; Conventional STT-MRAM Configuration
; Based on "Rethinking DRAM via STT-MRAM" Paper - Table 3 & 4
; DDR4-2666 (1333 MHz), 8Gb x8 device, 64B Page Size (Small Page)
;
; Key Differences from DRAM:
; - No refresh needed (non-volatile)
; - Small page size (64B vs 1KB) due to shared Sense Amplifiers
; - NUM_ROWS increased 16x to maintain 8Gb capacity
; - NUM_COLS reduced 16x (1024 -> 64)
; - Sensing done at ACT time (like DRAM)

; ============================================
; Physical Structure Parameters
; ============================================
NUM_BANKS=16
NUM_ROWS=1048576
NUM_COLS=64
DEVICE_WIDTH=8

; ============================================
; Timing Parameters (in cycles, tCK=0.75ns)
; ============================================
tCK=0.75

; Refresh - Non-volatile, no refresh needed
REFRESH_PERIOD=999999999

; CAS Latency and Burst
; CL is shorter because sensing already done at ACT
CL=14
AL=0
BL=8

; Core Timing
; tRCD is longer (sensing at ACT time)
; tRAS is moderate
; tRP is short (fast recovery)
tRAS=30
tRCD=29
tRRD=3				; tRRD_S=3, tRRD_L=6 (using _S for stream workload)
tRC=38
tRP=8
tCCD=4				; tCCD_S=4, tCCD_L=8 (using _S)
tRTP=1
tWTR=10
tWR=31
tRTRS=1
tRFC=1
tFAW=21
tCKE=8
tXP=8
tCMD=1

; ============================================
; Current Parameters (mA)
; ============================================
; IDD0 slightly lower than DRAM
IDD0=47
IDD1=115
IDD2P=10
IDD2Q=50
IDD2N=38
IDD3Pf=45
IDD3Ps=45
IDD3N=38
IDD4W=151
IDD4R=141
IDD5=0
IDD6=9
IDD6L=12
IDD7=400

; ============================================
; Voltage (V)
; ============================================
Vdd=1.2
