// Seed: 3239457530
module module_0 (
    output uwire id_0,
    input  tri1  id_1,
    input  wor   id_2,
    output uwire id_3,
    input  tri   id_4,
    output wand  id_5,
    output wire  id_6,
    input  uwire id_7
);
  assign id_0 = id_4;
endmodule
module module_1 #(
    parameter id_26 = 32'd78
) (
    input wire id_0,
    output tri id_1,
    input uwire id_2,
    input wor id_3,
    input uwire id_4,
    output tri0 id_5,
    inout tri id_6,
    input wor id_7,
    input wand id_8,
    input tri0 id_9,
    output wand id_10,
    input tri1 id_11,
    output wand id_12,
    input tri0 id_13,
    input tri0 id_14,
    output supply0 id_15,
    output tri1 id_16,
    output wor id_17,
    input supply1 id_18,
    output uwire id_19,
    output tri1 id_20,
    input wire id_21,
    input supply1 id_22,
    output wor id_23
    , id_38,
    input wor id_24,
    input supply1 id_25,
    input tri0 _id_26,
    input wor id_27,
    output tri id_28,
    input supply1 id_29,
    output uwire id_30,
    input wor id_31,
    output tri1 id_32,
    output wand id_33,
    input uwire id_34,
    output tri1 id_35,
    output supply1 id_36
);
  wire id_39;
  ;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_29,
      id_5,
      id_14,
      id_15,
      id_23,
      id_9
  );
  assign modCall_1.id_7 = 0;
  wire [id_26 : 1] id_40;
  wire id_41;
endmodule
