vhdl work "D:\FPGALab\product\Lab5_debug\Code\clk_gen_50hz.vhd"
vhdl work "D:\FPGALab\product\Lab5_debug\Code\clr_jitter_with_reg.vhd"
