<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4048" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4048{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4048{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4048{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4048{left:69px;bottom:1084px;}
#t5_4048{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t6_4048{left:721px;bottom:1094px;}
#t7_4048{left:732px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t8_4048{left:95px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.59px;}
#t9_4048{left:95px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-1.21px;}
#ta_4048{left:95px;bottom:1037px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tb_4048{left:69px;bottom:1011px;}
#tc_4048{left:95px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#td_4048{left:95px;bottom:990px;}
#te_4048{left:121px;bottom:990px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tf_4048{left:95px;bottom:965px;}
#tg_4048{left:121px;bottom:965px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#th_4048{left:121px;bottom:949px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#ti_4048{left:95px;bottom:924px;}
#tj_4048{left:121px;bottom:924px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tk_4048{left:121px;bottom:907px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#tl_4048{left:95px;bottom:883px;}
#tm_4048{left:121px;bottom:883px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tn_4048{left:121px;bottom:866px;letter-spacing:-0.18px;}
#to_4048{left:121px;bottom:842px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tp_4048{left:121px;bottom:825px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_4048{left:121px;bottom:808px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_4048{left:121px;bottom:784px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_4048{left:69px;bottom:757px;}
#tt_4048{left:95px;bottom:761px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tu_4048{left:95px;bottom:736px;}
#tv_4048{left:121px;bottom:736px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#tw_4048{left:95px;bottom:712px;}
#tx_4048{left:121px;bottom:712px;letter-spacing:-0.2px;word-spacing:-1.03px;}
#ty_4048{left:160px;bottom:712px;letter-spacing:-0.17px;word-spacing:-1.07px;}
#tz_4048{left:494px;bottom:719px;}
#t10_4048{left:505px;bottom:712px;letter-spacing:-0.2px;word-spacing:-1.01px;}
#t11_4048{left:121px;bottom:695px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t12_4048{left:95px;bottom:671px;}
#t13_4048{left:121px;bottom:671px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t14_4048{left:121px;bottom:654px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t15_4048{left:121px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_4048{left:121px;bottom:620px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t17_4048{left:121px;bottom:603px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t18_4048{left:121px;bottom:587px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t19_4048{left:95px;bottom:562px;}
#t1a_4048{left:121px;bottom:562px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1b_4048{left:121px;bottom:545px;letter-spacing:-0.16px;}
#t1c_4048{left:95px;bottom:522px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1d_4048{left:95px;bottom:498px;}
#t1e_4048{left:121px;bottom:498px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1f_4048{left:121px;bottom:481px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_4048{left:95px;bottom:457px;}
#t1h_4048{left:121px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1i_4048{left:121px;bottom:440px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1j_4048{left:121px;bottom:423px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1k_4048{left:121px;bottom:399px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t1l_4048{left:121px;bottom:382px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1m_4048{left:121px;bottom:355px;}
#t1n_4048{left:147px;bottom:357px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1o_4048{left:147px;bottom:333px;}
#t1p_4048{left:173px;bottom:333px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1q_4048{left:147px;bottom:309px;}
#t1r_4048{left:173px;bottom:309px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t1s_4048{left:173px;bottom:292px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1t_4048{left:147px;bottom:267px;}
#t1u_4048{left:173px;bottom:267px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#t1v_4048{left:632px;bottom:267px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t1w_4048{left:173px;bottom:250px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1x_4048{left:173px;bottom:234px;letter-spacing:-0.13px;word-spacing:-1.16px;}
#t1y_4048{left:291px;bottom:240px;}
#t1z_4048{left:306px;bottom:234px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#t20_4048{left:173px;bottom:217px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t21_4048{left:147px;bottom:192px;}
#t22_4048{left:173px;bottom:192px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t23_4048{left:69px;bottom:154px;letter-spacing:-0.11px;}
#t24_4048{left:91px;bottom:154px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#t25_4048{left:91px;bottom:137px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t26_4048{left:69px;bottom:116px;letter-spacing:-0.13px;}
#t27_4048{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_4048{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4048{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4048{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_4048{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4048{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4048{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_4048{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4048" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4048Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4048" style="-webkit-user-select: none;"><object width="935" height="1210" data="4048/4048.svg" type="image/svg+xml" id="pdf4048" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4048" class="t s1_4048">28-26 </span><span id="t2_4048" class="t s1_4048">Vol. 3C </span>
<span id="t3_4048" class="t s2_4048">VM EXITS </span>
<span id="t4_4048" class="t s3_4048">• </span><span id="t5_4048" class="t s4_4048">The activity-state field is saved with the logical processor’s activity state before the VM exit. </span>
<span id="t6_4048" class="t s5_4048">1 </span>
<span id="t7_4048" class="t s4_4048">See Section 28.1 </span>
<span id="t8_4048" class="t s4_4048">for details of how events leading to a VM exit may affect the activity state. If the VM exit occurred during user- </span>
<span id="t9_4048" class="t s4_4048">interrupt notification processing (see Section 7.5.2) and the logical processor would have entered the HLT state </span>
<span id="ta_4048" class="t s4_4048">following user-interrupt notification processing, the saved activity state is “HLT”. </span>
<span id="tb_4048" class="t s3_4048">• </span><span id="tc_4048" class="t s4_4048">The interruptibility-state field is saved to reflect the logical processor’s interruptibility before the VM exit. </span>
<span id="td_4048" class="t s4_4048">— </span><span id="te_4048" class="t s4_4048">See Section 28.1 for details of how events leading to a VM exit may affect this state. </span>
<span id="tf_4048" class="t s4_4048">— </span><span id="tg_4048" class="t s4_4048">VM exits that end outside system-management mode (SMM) save bit 2 (blocking by SMI) as 0 regardless </span>
<span id="th_4048" class="t s4_4048">of the state of such blocking before the VM exit. </span>
<span id="ti_4048" class="t s4_4048">— </span><span id="tj_4048" class="t s4_4048">Bit 3 (blocking by NMI) is treated specially if the “virtual NMIs” VM-execution control is 1. In this case, the </span>
<span id="tk_4048" class="t s4_4048">value saved for this field does not indicate the blocking of NMIs but rather the state of virtual-NMI blocking. </span>
<span id="tl_4048" class="t s4_4048">— </span><span id="tm_4048" class="t s4_4048">Bit 4 (enclave interruption) is set to 1 if the VM exit occurred while the logical processor was in enclave </span>
<span id="tn_4048" class="t s4_4048">mode. </span>
<span id="to_4048" class="t s4_4048">Such VM exits includes those caused by interrupts, non-maskable interrupts, system-management </span>
<span id="tp_4048" class="t s4_4048">interrupts, INIT signals, and exceptions occurring in enclave mode as well as exceptions encountered </span>
<span id="tq_4048" class="t s4_4048">during the delivery of such events incident to enclave mode. </span>
<span id="tr_4048" class="t s4_4048">A VM exit that is incident to delivery of an event injected by VM entry leaves this bit unmodified. </span>
<span id="ts_4048" class="t s3_4048">• </span><span id="tt_4048" class="t s4_4048">The pending debug exceptions field is saved as clear for all VM exits except the following: </span>
<span id="tu_4048" class="t s4_4048">— </span><span id="tv_4048" class="t s4_4048">A VM exit caused by an INIT signal, a machine-check exception, or a system-management interrupt (SMI). </span>
<span id="tw_4048" class="t s4_4048">— </span><span id="tx_4048" class="t s4_4048">A VM </span><span id="ty_4048" class="t s4_4048">exit with basic exit reason “TPR below threshold”, </span>
<span id="tz_4048" class="t s5_4048">2 </span>
<span id="t10_4048" class="t s4_4048">“virtualized EOI”, “APIC write”, “monitor trap flag,” </span>
<span id="t11_4048" class="t s4_4048">or “bus-lock detected.” </span>
<span id="t12_4048" class="t s4_4048">— </span><span id="t13_4048" class="t s4_4048">A VM exit due to trace-address pre-translation (TAPT; see Section 26.5.4) or due to accesses related to </span>
<span id="t14_4048" class="t s4_4048">PEBS on processors with the “EPT-friendly” enhancement (see Section 20.9.5). Such VM exits can have </span>
<span id="t15_4048" class="t s4_4048">basic exit reason “APIC access,” “EPT violation,” “EPT misconfiguration,” “page-modification log full,” or </span>
<span id="t16_4048" class="t s4_4048">“SPP-related event.” When due to TAPT or PEBS, these VM exits (with the exception of those due to EPT </span>
<span id="t17_4048" class="t s4_4048">misconfigurations) set bit 16 of the exit qualification, indicating that they are asynchronous to instruction </span>
<span id="t18_4048" class="t s4_4048">execution and not part of event delivery. </span>
<span id="t19_4048" class="t s4_4048">— </span><span id="t1a_4048" class="t s4_4048">VM exits that are not caused by debug exceptions and that occur while there is MOV-SS blocking of debug </span>
<span id="t1b_4048" class="t s4_4048">exceptions. </span>
<span id="t1c_4048" class="t s4_4048">For VM exits that do not clear the field, the value saved is determined as follows: </span>
<span id="t1d_4048" class="t s4_4048">— </span><span id="t1e_4048" class="t s4_4048">Each of bits 3:0 may be set if it corresponds to a matched breakpoint. This may be true even if the corre- </span>
<span id="t1f_4048" class="t s4_4048">sponding breakpoint is not enabled in DR7. </span>
<span id="t1g_4048" class="t s4_4048">— </span><span id="t1h_4048" class="t s4_4048">Suppose that a VM exit is due to an INIT signal, a machine-check exception, or an SMI; or that a VM exit </span>
<span id="t1i_4048" class="t s4_4048">has basic exit reason “TPR below threshold” or “monitor trap flag.” In this case, the value saved sets bits </span>
<span id="t1j_4048" class="t s4_4048">corresponding to the causes of any debug exceptions that were pending at the time of the VM exit. </span>
<span id="t1k_4048" class="t s4_4048">If the VM exit occurs immediately after VM entry, the value saved may match that which was loaded on </span>
<span id="t1l_4048" class="t s4_4048">VM entry (see Section 27.7.3). Otherwise, the following items apply: </span>
<span id="t1m_4048" class="t s6_4048">• </span><span id="t1n_4048" class="t s4_4048">Bit 12 (enabled breakpoint) is set to 1 in any of the following cases: </span>
<span id="t1o_4048" class="t s4_4048">— </span><span id="t1p_4048" class="t s4_4048">If there was at least one matched data or I/O breakpoint that was enabled in DR7. </span>
<span id="t1q_4048" class="t s4_4048">— </span><span id="t1r_4048" class="t s4_4048">If it had been set on VM entry, causing there to be valid pending debug exceptions (see Section </span>
<span id="t1s_4048" class="t s4_4048">27.7.3) and the VM exit occurred before those exceptions were either delivered or lost. </span>
<span id="t1t_4048" class="t s4_4048">— </span><span id="t1u_4048" class="t s4_4048">If the XBEGIN instruction was executed immediately before the VM </span><span id="t1v_4048" class="t s4_4048">exit and advanced debugging of </span>
<span id="t1w_4048" class="t s4_4048">RTM transactional regions had been enabled (see Section 16.3.7, “RTM-Enabled Debugger </span>
<span id="t1x_4048" class="t s4_4048">Support,” of Intel </span>
<span id="t1y_4048" class="t s5_4048">® </span>
<span id="t1z_4048" class="t s4_4048">64 and IA-32 Architectures Software Developer’s Manual, Volume 1). (This does </span>
<span id="t20_4048" class="t s4_4048">not apply to VM exits with basic exit reason “monitor trap flag.”) </span>
<span id="t21_4048" class="t s4_4048">— </span><span id="t22_4048" class="t s4_4048">If a bus lock was asserted while CPL &gt; 0 and OS bus-lock detection was enabled. </span>
<span id="t23_4048" class="t s7_4048">1. </span><span id="t24_4048" class="t s7_4048">If this activity state was an inactive state resulting from execution of a specific instruction (HLT or MWAIT), the value saved for RIP </span>
<span id="t25_4048" class="t s7_4048">by that VM exit will reference the following instruction. </span>
<span id="t26_4048" class="t s7_4048">2. </span><span id="t27_4048" class="t s7_4048">This item includes VM exits that occur as a result of certain VM entries (Section 27.7.7). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
