
*** Running vivado
    with args -log Zynq_CPU_ddpuf_spi_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Zynq_CPU_ddpuf_spi_0_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Zynq_CPU_ddpuf_spi_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1333.758 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top Zynq_CPU_ddpuf_spi_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16076
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1333.758 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Zynq_CPU_ddpuf_spi_0_0' [c:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_ddpuf_spi_0_0/synth/Zynq_CPU_ddpuf_spi_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ddpuf_spi' [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:80]
WARNING: [Synth 8-324] index 18 out of range [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:123]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[3] was removed.  [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:78]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[4] was removed.  [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:78]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[5] was removed.  [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:78]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[6] was removed.  [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:78]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[7] was removed.  [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:78]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[8] was removed.  [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:78]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[9] was removed.  [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:78]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[10] was removed.  [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:78]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[11] was removed.  [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:78]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[12] was removed.  [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:78]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[13] was removed.  [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:78]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[14] was removed.  [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:78]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[15] was removed.  [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:78]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[16] was removed.  [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:78]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[17] was removed.  [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:78]
WARNING: [Synth 8-7137] Register reg_file_reg[1] in module ddpuf_spi has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:78]
WARNING: [Synth 8-7137] Register reg_file_reg[2] in module ddpuf_spi has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:78]
WARNING: [Synth 8-7137] Register reg_addr_reg in module ddpuf_spi has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:86]
WARNING: [Synth 8-7137] Register FSM_Start_reg in module ddpuf_spi has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:115]
WARNING: [Synth 8-7137] Register Duration_reg in module ddpuf_spi has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:117]
INFO: [Synth 8-6155] done synthesizing module 'ddpuf_spi' (1#1) [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Zynq_CPU_ddpuf_spi_0_0' (2#1) [c:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_ddpuf_spi_0_0/synth/Zynq_CPU_ddpuf_spi_0_0.v:58]
WARNING: [Synth 8-7129] Port SCLK in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port FSM_Complete in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[127] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[126] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[125] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[124] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[123] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[122] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[121] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[120] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[119] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[118] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[117] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[116] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[115] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[114] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[113] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[112] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[111] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[110] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[109] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[108] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[107] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[106] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[105] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[104] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[103] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[102] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[101] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[100] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[99] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[98] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[97] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[96] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[95] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[94] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[93] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[92] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[91] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[90] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[89] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[88] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[87] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[86] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[85] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[84] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[83] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[82] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[81] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[80] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[79] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[78] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[77] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[76] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[75] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[74] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[73] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[72] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[71] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[70] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[69] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[68] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[67] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[66] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[65] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[64] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[63] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[62] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[61] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[60] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[59] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[58] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[57] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[56] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[55] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[54] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[53] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[52] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[51] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[50] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[49] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[48] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[47] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[46] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[45] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[44] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[43] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[42] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[41] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[40] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[39] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[38] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[37] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[36] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[35] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[34] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[33] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[32] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[31] in module ddpuf_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port PUF_Val[30] in module ddpuf_spi is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1333.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1333.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1333.758 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddpuf_spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    READ |                               01 |                               11
                   WRITE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ddpuf_spi'
WARNING: [Synth 8-7134] Asynchronous Set/Reset value of 'Z' to reg 'MISO_reg' will be ignored
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1333.758 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1333.758 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1333.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1333.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:09 . Memory (MB): peak = 1333.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:09 . Memory (MB): peak = 1333.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:09 . Memory (MB): peak = 1333.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:09 . Memory (MB): peak = 1333.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:09 . Memory (MB): peak = 1333.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:09 . Memory (MB): peak = 1333.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     2|
|3     |LUT3 |    12|
|4     |LUT4 |     3|
|5     |LUT5 |     5|
|6     |LUT6 |     3|
|7     |FDCE |    21|
|8     |FDRE |    41|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |    89|
|2     |  inst   |ddpuf_spi |    89|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:09 . Memory (MB): peak = 1333.758 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 283 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:09 . Memory (MB): peak = 1333.758 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:09 . Memory (MB): peak = 1333.758 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1333.758 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1333.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e1e2a2ae
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 123 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:16 . Memory (MB): peak = 1333.758 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.runs/Zynq_CPU_ddpuf_spi_0_0_synth_1/Zynq_CPU_ddpuf_spi_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1612.828 ; gain = 279.070
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Zynq_CPU_ddpuf_spi_0_0, cache-ID = 12e91ecad6572320
INFO: [Common 17-1381] The checkpoint 'C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.runs/Zynq_CPU_ddpuf_spi_0_0_synth_1/Zynq_CPU_ddpuf_spi_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Zynq_CPU_ddpuf_spi_0_0_utilization_synth.rpt -pb Zynq_CPU_ddpuf_spi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 13:38:34 2025...
