library IEEE;
use IEEE.std_logic_1164.all;
use ieee.numeric_std.all;

entity stackSubRotina is
	generic (
		dataWidth: natural := 9
	 );
	port (
		clk : in std_logic;
		Dado_in : in std_logic_vector (dataWidth-1 DOWNTO 0);
		Endereco: in std_logic_vector (2 DOWNTO 0);
		Dado_out : out std_logic_vector (dataWidth-1 DOWNTO 0)
	 );
end entity;

architecture comportamento of stackSubRotina is

end architecture;