// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="simd_array_simd_array,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2-e,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.190000,HLS_SYN_LAT=180,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=7990,HLS_SYN_LUT=20629,HLS_VERSION=2021_1}" *)

module simd_array (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        opcode,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_state12 = 28'd2048;
parameter    ap_ST_fsm_state13 = 28'd4096;
parameter    ap_ST_fsm_state14 = 28'd8192;
parameter    ap_ST_fsm_state15 = 28'd16384;
parameter    ap_ST_fsm_state16 = 28'd32768;
parameter    ap_ST_fsm_state17 = 28'd65536;
parameter    ap_ST_fsm_state18 = 28'd131072;
parameter    ap_ST_fsm_state19 = 28'd262144;
parameter    ap_ST_fsm_state20 = 28'd524288;
parameter    ap_ST_fsm_state21 = 28'd1048576;
parameter    ap_ST_fsm_state22 = 28'd2097152;
parameter    ap_ST_fsm_state23 = 28'd4194304;
parameter    ap_ST_fsm_state24 = 28'd8388608;
parameter    ap_ST_fsm_state25 = 28'd16777216;
parameter    ap_ST_fsm_state26 = 28'd33554432;
parameter    ap_ST_fsm_state27 = 28'd67108864;
parameter    ap_ST_fsm_state28 = 28'd134217728;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input  [31:0] opcode;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] din_a;
wire   [63:0] din_b;
wire   [63:0] out_r;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state11;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state21;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state28;
reg   [61:0] trunc_ln_reg_2259;
reg   [61:0] trunc_ln1_reg_2265;
reg   [61:0] trunc_ln4_reg_2271;
wire    ap_CS_fsm_state20;
wire    grp_simd_array_Pipeline_1_fu_632_ap_start;
wire    grp_simd_array_Pipeline_1_fu_632_ap_done;
wire    grp_simd_array_Pipeline_1_fu_632_ap_idle;
wire    grp_simd_array_Pipeline_1_fu_632_ap_ready;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_0_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_0_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_1_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_1_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_2_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_2_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_3_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_3_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_4_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_4_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_5_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_5_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_6_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_6_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_7_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_7_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_8_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_8_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_9_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_9_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_10_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_10_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_11_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_11_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_12_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_12_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_13_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_13_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_14_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_14_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_15_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_15_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_16_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_16_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_17_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_17_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_18_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_18_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_19_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_19_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_20_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_20_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_21_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_21_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_22_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_22_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_23_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_23_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_24_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_24_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_25_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_25_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_26_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_26_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_27_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_27_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_28_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_28_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_29_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_29_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_30_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_30_1_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_31_1_out;
wire    grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_31_1_out_ap_vld;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_start;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_done;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_idle;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_ready;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWVALID;
wire   [63:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWADDR;
wire   [0:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWID;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWLEN;
wire   [2:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWSIZE;
wire   [1:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWBURST;
wire   [1:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWLOCK;
wire   [3:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWCACHE;
wire   [2:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWPROT;
wire   [3:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWQOS;
wire   [3:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWREGION;
wire   [0:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWUSER;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WVALID;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WDATA;
wire   [3:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WSTRB;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WLAST;
wire   [0:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WID;
wire   [0:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WUSER;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARVALID;
wire   [63:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARADDR;
wire   [0:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARID;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARLEN;
wire   [2:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARSIZE;
wire   [1:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARBURST;
wire   [1:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARLOCK;
wire   [3:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARCACHE;
wire   [2:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARPROT;
wire   [3:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARQOS;
wire   [3:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARREGION;
wire   [0:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARUSER;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_RREADY;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_BREADY;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_31_035_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_31_035_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_30_034_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_30_034_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_29_033_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_29_033_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_28_032_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_28_032_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_27_031_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_27_031_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_26_030_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_26_030_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_25_029_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_25_029_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_24_028_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_24_028_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_23_027_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_23_027_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_22_026_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_22_026_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_21_025_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_21_025_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_20_024_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_20_024_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_19_023_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_19_023_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_18_022_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_18_022_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_17_021_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_17_021_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_16_020_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_16_020_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_15_019_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_15_019_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_14_018_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_14_018_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_13_017_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_13_017_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_12_016_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_12_016_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_11_015_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_11_015_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_10_014_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_10_014_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_9_013_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_9_013_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_8_012_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_8_012_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_7_011_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_7_011_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_6_010_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_6_010_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_5_09_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_5_09_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_4_08_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_4_08_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_3_07_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_3_07_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_2_06_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_2_06_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_1_05_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_1_05_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_0_04_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_0_04_out_ap_vld;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_start;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_done;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_idle;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_ready;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWVALID;
wire   [63:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWADDR;
wire   [0:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWID;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWLEN;
wire   [2:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWSIZE;
wire   [1:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWBURST;
wire   [1:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWLOCK;
wire   [3:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWCACHE;
wire   [2:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWPROT;
wire   [3:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWQOS;
wire   [3:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWREGION;
wire   [0:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWUSER;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WVALID;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WDATA;
wire   [3:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WSTRB;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WLAST;
wire   [0:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WID;
wire   [0:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WUSER;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARVALID;
wire   [63:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARADDR;
wire   [0:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARID;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARLEN;
wire   [2:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARSIZE;
wire   [1:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARBURST;
wire   [1:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARLOCK;
wire   [3:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARCACHE;
wire   [2:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARPROT;
wire   [3:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARQOS;
wire   [3:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARREGION;
wire   [0:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARUSER;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_RREADY;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_BREADY;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_31_067_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_31_067_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_30_066_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_30_066_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_29_065_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_29_065_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_28_064_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_28_064_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_27_063_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_27_063_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_26_062_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_26_062_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_25_061_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_25_061_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_24_060_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_24_060_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_23_059_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_23_059_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_22_058_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_22_058_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_21_057_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_21_057_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_20_056_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_20_056_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_19_055_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_19_055_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_18_054_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_18_054_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_17_053_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_17_053_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_16_052_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_16_052_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_15_051_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_15_051_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_14_050_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_14_050_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_13_049_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_13_049_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_12_048_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_12_048_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_11_047_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_11_047_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_10_046_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_10_046_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_9_045_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_9_045_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_8_044_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_8_044_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_7_043_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_7_043_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_6_042_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_6_042_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_5_041_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_5_041_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_4_040_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_4_040_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_3_039_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_3_039_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_2_038_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_2_038_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_1_037_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_1_037_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_0_036_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_0_036_out_ap_vld;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_start;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_done;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_idle;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_ready;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_31_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_31_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_30_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_30_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_29_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_29_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_28_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_28_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_27_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_27_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_26_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_26_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_25_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_25_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_24_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_24_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_23_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_23_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_22_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_22_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_21_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_21_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_20_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_20_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_19_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_19_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_18_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_18_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_17_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_17_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_16_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_16_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_15_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_15_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_14_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_14_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_13_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_13_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_12_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_12_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_11_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_11_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_10_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_10_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_9_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_9_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_8_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_8_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_7_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_7_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_6_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_6_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_5_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_5_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_4_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_4_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_3_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_3_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_2_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_2_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_1_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_1_2_out_ap_vld;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_0_2_out;
wire    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_0_2_out_ap_vld;
wire    grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_start;
wire    grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_done;
wire    grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_idle;
wire    grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_ready;
wire    grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWVALID;
wire   [63:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWADDR;
wire   [0:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWID;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWLEN;
wire   [2:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWSIZE;
wire   [1:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWBURST;
wire   [1:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWLOCK;
wire   [3:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWCACHE;
wire   [2:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWPROT;
wire   [3:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWQOS;
wire   [3:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWREGION;
wire   [0:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWUSER;
wire    grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WVALID;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WDATA;
wire   [3:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WSTRB;
wire    grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WLAST;
wire   [0:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WID;
wire   [0:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WUSER;
wire    grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARVALID;
wire   [63:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARADDR;
wire   [0:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARID;
wire   [31:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARLEN;
wire   [2:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARSIZE;
wire   [1:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARBURST;
wire   [1:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARLOCK;
wire   [3:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARCACHE;
wire   [2:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARPROT;
wire   [3:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARQOS;
wire   [3:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARREGION;
wire   [0:0] grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARUSER;
wire    grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_RREADY;
wire    grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_BREADY;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg   [63:0] gmem_AWADDR;
reg   [0:0] gmem_AWID;
reg   [31:0] gmem_AWLEN;
reg   [2:0] gmem_AWSIZE;
reg   [1:0] gmem_AWBURST;
reg   [1:0] gmem_AWLOCK;
reg   [3:0] gmem_AWCACHE;
reg   [2:0] gmem_AWPROT;
reg   [3:0] gmem_AWQOS;
reg   [3:0] gmem_AWREGION;
reg   [0:0] gmem_AWUSER;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [63:0] gmem_ARADDR;
reg   [0:0] gmem_ARID;
reg   [31:0] gmem_ARLEN;
reg   [2:0] gmem_ARSIZE;
reg   [1:0] gmem_ARBURST;
reg   [1:0] gmem_ARLOCK;
reg   [3:0] gmem_ARCACHE;
reg   [2:0] gmem_ARPROT;
reg   [3:0] gmem_ARQOS;
reg   [3:0] gmem_ARREGION;
reg   [0:0] gmem_ARUSER;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [31:0] gmem_RDATA;
wire    gmem_RLAST;
wire   [0:0] gmem_RID;
wire   [0:0] gmem_RUSER;
wire   [1:0] gmem_RRESP;
wire    gmem_BVALID;
reg    gmem_BREADY;
wire   [1:0] gmem_BRESP;
wire   [0:0] gmem_BID;
wire   [0:0] gmem_BUSER;
reg    grp_simd_array_Pipeline_1_fu_632_ap_start_reg;
wire    ap_CS_fsm_state9;
reg   [31:0] pe_array_pe_res_0_1_loc_fu_582;
wire    ap_CS_fsm_state10;
reg   [31:0] pe_array_pe_res_1_1_loc_fu_578;
reg   [31:0] pe_array_pe_res_2_1_loc_fu_574;
reg   [31:0] pe_array_pe_res_3_1_loc_fu_570;
reg   [31:0] pe_array_pe_res_4_1_loc_fu_566;
reg   [31:0] pe_array_pe_res_5_1_loc_fu_562;
reg   [31:0] pe_array_pe_res_6_1_loc_fu_558;
reg   [31:0] pe_array_pe_res_7_1_loc_fu_554;
reg   [31:0] pe_array_pe_res_8_1_loc_fu_550;
reg   [31:0] pe_array_pe_res_9_1_loc_fu_546;
reg   [31:0] pe_array_pe_res_10_1_loc_fu_542;
reg   [31:0] pe_array_pe_res_11_1_loc_fu_538;
reg   [31:0] pe_array_pe_res_12_1_loc_fu_534;
reg   [31:0] pe_array_pe_res_13_1_loc_fu_530;
reg   [31:0] pe_array_pe_res_14_1_loc_fu_526;
reg   [31:0] pe_array_pe_res_15_1_loc_fu_522;
reg   [31:0] pe_array_pe_res_16_1_loc_fu_518;
reg   [31:0] pe_array_pe_res_17_1_loc_fu_514;
reg   [31:0] pe_array_pe_res_18_1_loc_fu_510;
reg   [31:0] pe_array_pe_res_19_1_loc_fu_506;
reg   [31:0] pe_array_pe_res_20_1_loc_fu_502;
reg   [31:0] pe_array_pe_res_21_1_loc_fu_498;
reg   [31:0] pe_array_pe_res_22_1_loc_fu_494;
reg   [31:0] pe_array_pe_res_23_1_loc_fu_490;
reg   [31:0] pe_array_pe_res_24_1_loc_fu_486;
reg   [31:0] pe_array_pe_res_25_1_loc_fu_482;
reg   [31:0] pe_array_pe_res_26_1_loc_fu_478;
reg   [31:0] pe_array_pe_res_27_1_loc_fu_474;
reg   [31:0] pe_array_pe_res_28_1_loc_fu_470;
reg   [31:0] pe_array_pe_res_29_1_loc_fu_466;
reg   [31:0] pe_array_pe_res_30_1_loc_fu_462;
reg   [31:0] pe_array_pe_res_31_1_loc_fu_458;
reg    grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_start_reg;
reg    grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_start_reg;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
reg    grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_start_reg;
reg    grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_start_reg;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire  signed [63:0] sext_ln86_fu_949_p1;
wire  signed [63:0] sext_ln89_fu_959_p1;
wire  signed [63:0] sext_ln96_fu_1353_p1;
reg   [27:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_block_state10_on_subcall_done;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 28'd1;
#0 grp_simd_array_Pipeline_1_fu_632_ap_start_reg = 1'b0;
#0 grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_start_reg = 1'b0;
#0 grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_start_reg = 1'b0;
#0 grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_start_reg = 1'b0;
#0 grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_start_reg = 1'b0;
end

simd_array_simd_array_Pipeline_1 grp_simd_array_Pipeline_1_fu_632(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_simd_array_Pipeline_1_fu_632_ap_start),
    .ap_done(grp_simd_array_Pipeline_1_fu_632_ap_done),
    .ap_idle(grp_simd_array_Pipeline_1_fu_632_ap_idle),
    .ap_ready(grp_simd_array_Pipeline_1_fu_632_ap_ready),
    .pe_array_pe_res_0_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_0_1_out),
    .pe_array_pe_res_0_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_0_1_out_ap_vld),
    .pe_array_pe_res_1_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_1_1_out),
    .pe_array_pe_res_1_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_1_1_out_ap_vld),
    .pe_array_pe_res_2_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_2_1_out),
    .pe_array_pe_res_2_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_2_1_out_ap_vld),
    .pe_array_pe_res_3_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_3_1_out),
    .pe_array_pe_res_3_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_3_1_out_ap_vld),
    .pe_array_pe_res_4_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_4_1_out),
    .pe_array_pe_res_4_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_4_1_out_ap_vld),
    .pe_array_pe_res_5_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_5_1_out),
    .pe_array_pe_res_5_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_5_1_out_ap_vld),
    .pe_array_pe_res_6_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_6_1_out),
    .pe_array_pe_res_6_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_6_1_out_ap_vld),
    .pe_array_pe_res_7_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_7_1_out),
    .pe_array_pe_res_7_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_7_1_out_ap_vld),
    .pe_array_pe_res_8_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_8_1_out),
    .pe_array_pe_res_8_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_8_1_out_ap_vld),
    .pe_array_pe_res_9_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_9_1_out),
    .pe_array_pe_res_9_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_9_1_out_ap_vld),
    .pe_array_pe_res_10_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_10_1_out),
    .pe_array_pe_res_10_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_10_1_out_ap_vld),
    .pe_array_pe_res_11_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_11_1_out),
    .pe_array_pe_res_11_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_11_1_out_ap_vld),
    .pe_array_pe_res_12_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_12_1_out),
    .pe_array_pe_res_12_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_12_1_out_ap_vld),
    .pe_array_pe_res_13_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_13_1_out),
    .pe_array_pe_res_13_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_13_1_out_ap_vld),
    .pe_array_pe_res_14_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_14_1_out),
    .pe_array_pe_res_14_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_14_1_out_ap_vld),
    .pe_array_pe_res_15_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_15_1_out),
    .pe_array_pe_res_15_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_15_1_out_ap_vld),
    .pe_array_pe_res_16_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_16_1_out),
    .pe_array_pe_res_16_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_16_1_out_ap_vld),
    .pe_array_pe_res_17_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_17_1_out),
    .pe_array_pe_res_17_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_17_1_out_ap_vld),
    .pe_array_pe_res_18_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_18_1_out),
    .pe_array_pe_res_18_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_18_1_out_ap_vld),
    .pe_array_pe_res_19_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_19_1_out),
    .pe_array_pe_res_19_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_19_1_out_ap_vld),
    .pe_array_pe_res_20_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_20_1_out),
    .pe_array_pe_res_20_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_20_1_out_ap_vld),
    .pe_array_pe_res_21_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_21_1_out),
    .pe_array_pe_res_21_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_21_1_out_ap_vld),
    .pe_array_pe_res_22_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_22_1_out),
    .pe_array_pe_res_22_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_22_1_out_ap_vld),
    .pe_array_pe_res_23_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_23_1_out),
    .pe_array_pe_res_23_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_23_1_out_ap_vld),
    .pe_array_pe_res_24_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_24_1_out),
    .pe_array_pe_res_24_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_24_1_out_ap_vld),
    .pe_array_pe_res_25_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_25_1_out),
    .pe_array_pe_res_25_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_25_1_out_ap_vld),
    .pe_array_pe_res_26_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_26_1_out),
    .pe_array_pe_res_26_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_26_1_out_ap_vld),
    .pe_array_pe_res_27_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_27_1_out),
    .pe_array_pe_res_27_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_27_1_out_ap_vld),
    .pe_array_pe_res_28_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_28_1_out),
    .pe_array_pe_res_28_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_28_1_out_ap_vld),
    .pe_array_pe_res_29_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_29_1_out),
    .pe_array_pe_res_29_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_29_1_out_ap_vld),
    .pe_array_pe_res_30_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_30_1_out),
    .pe_array_pe_res_30_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_30_1_out_ap_vld),
    .pe_array_pe_res_31_1_out(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_31_1_out),
    .pe_array_pe_res_31_1_out_ap_vld(grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_31_1_out_ap_vld)
);

simd_array_simd_array_Pipeline_VITIS_LOOP_86_1 grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_start),
    .ap_done(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_done),
    .ap_idle(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_idle),
    .ap_ready(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_ready),
    .m_axi_gmem_AWVALID(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(gmem_RLAST),
    .m_axi_gmem_RID(gmem_RID),
    .m_axi_gmem_RUSER(gmem_RUSER),
    .m_axi_gmem_RRESP(gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln86(trunc_ln_reg_2259),
    .V1_31_035_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_31_035_out),
    .V1_31_035_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_31_035_out_ap_vld),
    .V1_30_034_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_30_034_out),
    .V1_30_034_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_30_034_out_ap_vld),
    .V1_29_033_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_29_033_out),
    .V1_29_033_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_29_033_out_ap_vld),
    .V1_28_032_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_28_032_out),
    .V1_28_032_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_28_032_out_ap_vld),
    .V1_27_031_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_27_031_out),
    .V1_27_031_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_27_031_out_ap_vld),
    .V1_26_030_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_26_030_out),
    .V1_26_030_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_26_030_out_ap_vld),
    .V1_25_029_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_25_029_out),
    .V1_25_029_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_25_029_out_ap_vld),
    .V1_24_028_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_24_028_out),
    .V1_24_028_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_24_028_out_ap_vld),
    .V1_23_027_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_23_027_out),
    .V1_23_027_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_23_027_out_ap_vld),
    .V1_22_026_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_22_026_out),
    .V1_22_026_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_22_026_out_ap_vld),
    .V1_21_025_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_21_025_out),
    .V1_21_025_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_21_025_out_ap_vld),
    .V1_20_024_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_20_024_out),
    .V1_20_024_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_20_024_out_ap_vld),
    .V1_19_023_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_19_023_out),
    .V1_19_023_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_19_023_out_ap_vld),
    .V1_18_022_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_18_022_out),
    .V1_18_022_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_18_022_out_ap_vld),
    .V1_17_021_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_17_021_out),
    .V1_17_021_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_17_021_out_ap_vld),
    .V1_16_020_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_16_020_out),
    .V1_16_020_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_16_020_out_ap_vld),
    .V1_15_019_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_15_019_out),
    .V1_15_019_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_15_019_out_ap_vld),
    .V1_14_018_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_14_018_out),
    .V1_14_018_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_14_018_out_ap_vld),
    .V1_13_017_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_13_017_out),
    .V1_13_017_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_13_017_out_ap_vld),
    .V1_12_016_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_12_016_out),
    .V1_12_016_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_12_016_out_ap_vld),
    .V1_11_015_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_11_015_out),
    .V1_11_015_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_11_015_out_ap_vld),
    .V1_10_014_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_10_014_out),
    .V1_10_014_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_10_014_out_ap_vld),
    .V1_9_013_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_9_013_out),
    .V1_9_013_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_9_013_out_ap_vld),
    .V1_8_012_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_8_012_out),
    .V1_8_012_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_8_012_out_ap_vld),
    .V1_7_011_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_7_011_out),
    .V1_7_011_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_7_011_out_ap_vld),
    .V1_6_010_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_6_010_out),
    .V1_6_010_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_6_010_out_ap_vld),
    .V1_5_09_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_5_09_out),
    .V1_5_09_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_5_09_out_ap_vld),
    .V1_4_08_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_4_08_out),
    .V1_4_08_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_4_08_out_ap_vld),
    .V1_3_07_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_3_07_out),
    .V1_3_07_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_3_07_out_ap_vld),
    .V1_2_06_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_2_06_out),
    .V1_2_06_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_2_06_out_ap_vld),
    .V1_1_05_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_1_05_out),
    .V1_1_05_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_1_05_out_ap_vld),
    .V1_0_04_out(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_0_04_out),
    .V1_0_04_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_0_04_out_ap_vld)
);

simd_array_simd_array_Pipeline_VITIS_LOOP_89_2 grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_start),
    .ap_done(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_done),
    .ap_idle(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_idle),
    .ap_ready(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_ready),
    .m_axi_gmem_AWVALID(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(gmem_RLAST),
    .m_axi_gmem_RID(gmem_RID),
    .m_axi_gmem_RUSER(gmem_RUSER),
    .m_axi_gmem_RRESP(gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln89(trunc_ln1_reg_2265),
    .V2_31_067_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_31_067_out),
    .V2_31_067_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_31_067_out_ap_vld),
    .V2_30_066_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_30_066_out),
    .V2_30_066_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_30_066_out_ap_vld),
    .V2_29_065_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_29_065_out),
    .V2_29_065_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_29_065_out_ap_vld),
    .V2_28_064_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_28_064_out),
    .V2_28_064_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_28_064_out_ap_vld),
    .V2_27_063_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_27_063_out),
    .V2_27_063_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_27_063_out_ap_vld),
    .V2_26_062_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_26_062_out),
    .V2_26_062_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_26_062_out_ap_vld),
    .V2_25_061_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_25_061_out),
    .V2_25_061_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_25_061_out_ap_vld),
    .V2_24_060_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_24_060_out),
    .V2_24_060_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_24_060_out_ap_vld),
    .V2_23_059_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_23_059_out),
    .V2_23_059_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_23_059_out_ap_vld),
    .V2_22_058_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_22_058_out),
    .V2_22_058_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_22_058_out_ap_vld),
    .V2_21_057_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_21_057_out),
    .V2_21_057_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_21_057_out_ap_vld),
    .V2_20_056_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_20_056_out),
    .V2_20_056_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_20_056_out_ap_vld),
    .V2_19_055_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_19_055_out),
    .V2_19_055_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_19_055_out_ap_vld),
    .V2_18_054_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_18_054_out),
    .V2_18_054_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_18_054_out_ap_vld),
    .V2_17_053_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_17_053_out),
    .V2_17_053_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_17_053_out_ap_vld),
    .V2_16_052_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_16_052_out),
    .V2_16_052_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_16_052_out_ap_vld),
    .V2_15_051_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_15_051_out),
    .V2_15_051_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_15_051_out_ap_vld),
    .V2_14_050_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_14_050_out),
    .V2_14_050_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_14_050_out_ap_vld),
    .V2_13_049_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_13_049_out),
    .V2_13_049_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_13_049_out_ap_vld),
    .V2_12_048_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_12_048_out),
    .V2_12_048_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_12_048_out_ap_vld),
    .V2_11_047_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_11_047_out),
    .V2_11_047_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_11_047_out_ap_vld),
    .V2_10_046_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_10_046_out),
    .V2_10_046_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_10_046_out_ap_vld),
    .V2_9_045_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_9_045_out),
    .V2_9_045_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_9_045_out_ap_vld),
    .V2_8_044_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_8_044_out),
    .V2_8_044_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_8_044_out_ap_vld),
    .V2_7_043_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_7_043_out),
    .V2_7_043_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_7_043_out_ap_vld),
    .V2_6_042_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_6_042_out),
    .V2_6_042_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_6_042_out_ap_vld),
    .V2_5_041_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_5_041_out),
    .V2_5_041_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_5_041_out_ap_vld),
    .V2_4_040_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_4_040_out),
    .V2_4_040_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_4_040_out_ap_vld),
    .V2_3_039_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_3_039_out),
    .V2_3_039_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_3_039_out_ap_vld),
    .V2_2_038_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_2_038_out),
    .V2_2_038_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_2_038_out_ap_vld),
    .V2_1_037_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_1_037_out),
    .V2_1_037_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_1_037_out_ap_vld),
    .V2_0_036_out(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_0_036_out),
    .V2_0_036_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_0_036_out_ap_vld)
);

simd_array_simd_array_Pipeline_VITIS_LOOP_63_1 grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_start),
    .ap_done(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_done),
    .ap_idle(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_idle),
    .ap_ready(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_ready),
    .pe_array_pe_res_31_1_reload(pe_array_pe_res_31_1_loc_fu_458),
    .pe_array_pe_res_30_1_reload(pe_array_pe_res_30_1_loc_fu_462),
    .pe_array_pe_res_29_1_reload(pe_array_pe_res_29_1_loc_fu_466),
    .pe_array_pe_res_28_1_reload(pe_array_pe_res_28_1_loc_fu_470),
    .pe_array_pe_res_27_1_reload(pe_array_pe_res_27_1_loc_fu_474),
    .pe_array_pe_res_26_1_reload(pe_array_pe_res_26_1_loc_fu_478),
    .pe_array_pe_res_25_1_reload(pe_array_pe_res_25_1_loc_fu_482),
    .pe_array_pe_res_24_1_reload(pe_array_pe_res_24_1_loc_fu_486),
    .pe_array_pe_res_23_1_reload(pe_array_pe_res_23_1_loc_fu_490),
    .pe_array_pe_res_22_1_reload(pe_array_pe_res_22_1_loc_fu_494),
    .pe_array_pe_res_21_1_reload(pe_array_pe_res_21_1_loc_fu_498),
    .pe_array_pe_res_20_1_reload(pe_array_pe_res_20_1_loc_fu_502),
    .pe_array_pe_res_19_1_reload(pe_array_pe_res_19_1_loc_fu_506),
    .pe_array_pe_res_18_1_reload(pe_array_pe_res_18_1_loc_fu_510),
    .pe_array_pe_res_17_1_reload(pe_array_pe_res_17_1_loc_fu_514),
    .pe_array_pe_res_16_1_reload(pe_array_pe_res_16_1_loc_fu_518),
    .pe_array_pe_res_15_1_reload(pe_array_pe_res_15_1_loc_fu_522),
    .pe_array_pe_res_14_1_reload(pe_array_pe_res_14_1_loc_fu_526),
    .pe_array_pe_res_13_1_reload(pe_array_pe_res_13_1_loc_fu_530),
    .pe_array_pe_res_12_1_reload(pe_array_pe_res_12_1_loc_fu_534),
    .pe_array_pe_res_11_1_reload(pe_array_pe_res_11_1_loc_fu_538),
    .pe_array_pe_res_10_1_reload(pe_array_pe_res_10_1_loc_fu_542),
    .pe_array_pe_res_9_1_reload(pe_array_pe_res_9_1_loc_fu_546),
    .pe_array_pe_res_8_1_reload(pe_array_pe_res_8_1_loc_fu_550),
    .pe_array_pe_res_7_1_reload(pe_array_pe_res_7_1_loc_fu_554),
    .pe_array_pe_res_6_1_reload(pe_array_pe_res_6_1_loc_fu_558),
    .pe_array_pe_res_5_1_reload(pe_array_pe_res_5_1_loc_fu_562),
    .pe_array_pe_res_4_1_reload(pe_array_pe_res_4_1_loc_fu_566),
    .pe_array_pe_res_3_1_reload(pe_array_pe_res_3_1_loc_fu_570),
    .pe_array_pe_res_2_1_reload(pe_array_pe_res_2_1_loc_fu_574),
    .pe_array_pe_res_1_1_reload(pe_array_pe_res_1_1_loc_fu_578),
    .pe_array_pe_res_0_1_reload(pe_array_pe_res_0_1_loc_fu_582),
    .V1_0_04_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_0_04_out),
    .V1_1_05_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_1_05_out),
    .V1_2_06_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_2_06_out),
    .V1_3_07_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_3_07_out),
    .V1_4_08_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_4_08_out),
    .V1_5_09_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_5_09_out),
    .V1_6_010_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_6_010_out),
    .V1_7_011_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_7_011_out),
    .V1_8_012_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_8_012_out),
    .V1_9_013_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_9_013_out),
    .V1_10_014_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_10_014_out),
    .V1_11_015_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_11_015_out),
    .V1_12_016_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_12_016_out),
    .V1_13_017_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_13_017_out),
    .V1_14_018_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_14_018_out),
    .V1_15_019_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_15_019_out),
    .V1_16_020_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_16_020_out),
    .V1_17_021_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_17_021_out),
    .V1_18_022_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_18_022_out),
    .V1_19_023_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_19_023_out),
    .V1_20_024_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_20_024_out),
    .V1_21_025_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_21_025_out),
    .V1_22_026_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_22_026_out),
    .V1_23_027_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_23_027_out),
    .V1_24_028_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_24_028_out),
    .V1_25_029_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_25_029_out),
    .V1_26_030_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_26_030_out),
    .V1_27_031_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_27_031_out),
    .V1_28_032_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_28_032_out),
    .V1_29_033_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_29_033_out),
    .V1_30_034_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_30_034_out),
    .V1_31_035_reload(grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_V1_31_035_out),
    .V2_0_036_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_0_036_out),
    .V2_1_037_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_1_037_out),
    .V2_2_038_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_2_038_out),
    .V2_3_039_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_3_039_out),
    .V2_4_040_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_4_040_out),
    .V2_5_041_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_5_041_out),
    .V2_6_042_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_6_042_out),
    .V2_7_043_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_7_043_out),
    .V2_8_044_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_8_044_out),
    .V2_9_045_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_9_045_out),
    .V2_10_046_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_10_046_out),
    .V2_11_047_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_11_047_out),
    .V2_12_048_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_12_048_out),
    .V2_13_049_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_13_049_out),
    .V2_14_050_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_14_050_out),
    .V2_15_051_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_15_051_out),
    .V2_16_052_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_16_052_out),
    .V2_17_053_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_17_053_out),
    .V2_18_054_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_18_054_out),
    .V2_19_055_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_19_055_out),
    .V2_20_056_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_20_056_out),
    .V2_21_057_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_21_057_out),
    .V2_22_058_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_22_058_out),
    .V2_23_059_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_23_059_out),
    .V2_24_060_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_24_060_out),
    .V2_25_061_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_25_061_out),
    .V2_26_062_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_26_062_out),
    .V2_27_063_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_27_063_out),
    .V2_28_064_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_28_064_out),
    .V2_29_065_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_29_065_out),
    .V2_30_066_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_30_066_out),
    .V2_31_067_reload(grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_V2_31_067_out),
    .opcode(opcode),
    .pe_array_pe_res_31_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_31_2_out),
    .pe_array_pe_res_31_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_31_2_out_ap_vld),
    .pe_array_pe_res_30_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_30_2_out),
    .pe_array_pe_res_30_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_30_2_out_ap_vld),
    .pe_array_pe_res_29_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_29_2_out),
    .pe_array_pe_res_29_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_29_2_out_ap_vld),
    .pe_array_pe_res_28_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_28_2_out),
    .pe_array_pe_res_28_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_28_2_out_ap_vld),
    .pe_array_pe_res_27_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_27_2_out),
    .pe_array_pe_res_27_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_27_2_out_ap_vld),
    .pe_array_pe_res_26_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_26_2_out),
    .pe_array_pe_res_26_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_26_2_out_ap_vld),
    .pe_array_pe_res_25_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_25_2_out),
    .pe_array_pe_res_25_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_25_2_out_ap_vld),
    .pe_array_pe_res_24_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_24_2_out),
    .pe_array_pe_res_24_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_24_2_out_ap_vld),
    .pe_array_pe_res_23_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_23_2_out),
    .pe_array_pe_res_23_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_23_2_out_ap_vld),
    .pe_array_pe_res_22_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_22_2_out),
    .pe_array_pe_res_22_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_22_2_out_ap_vld),
    .pe_array_pe_res_21_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_21_2_out),
    .pe_array_pe_res_21_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_21_2_out_ap_vld),
    .pe_array_pe_res_20_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_20_2_out),
    .pe_array_pe_res_20_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_20_2_out_ap_vld),
    .pe_array_pe_res_19_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_19_2_out),
    .pe_array_pe_res_19_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_19_2_out_ap_vld),
    .pe_array_pe_res_18_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_18_2_out),
    .pe_array_pe_res_18_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_18_2_out_ap_vld),
    .pe_array_pe_res_17_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_17_2_out),
    .pe_array_pe_res_17_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_17_2_out_ap_vld),
    .pe_array_pe_res_16_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_16_2_out),
    .pe_array_pe_res_16_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_16_2_out_ap_vld),
    .pe_array_pe_res_15_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_15_2_out),
    .pe_array_pe_res_15_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_15_2_out_ap_vld),
    .pe_array_pe_res_14_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_14_2_out),
    .pe_array_pe_res_14_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_14_2_out_ap_vld),
    .pe_array_pe_res_13_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_13_2_out),
    .pe_array_pe_res_13_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_13_2_out_ap_vld),
    .pe_array_pe_res_12_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_12_2_out),
    .pe_array_pe_res_12_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_12_2_out_ap_vld),
    .pe_array_pe_res_11_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_11_2_out),
    .pe_array_pe_res_11_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_11_2_out_ap_vld),
    .pe_array_pe_res_10_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_10_2_out),
    .pe_array_pe_res_10_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_10_2_out_ap_vld),
    .pe_array_pe_res_9_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_9_2_out),
    .pe_array_pe_res_9_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_9_2_out_ap_vld),
    .pe_array_pe_res_8_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_8_2_out),
    .pe_array_pe_res_8_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_8_2_out_ap_vld),
    .pe_array_pe_res_7_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_7_2_out),
    .pe_array_pe_res_7_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_7_2_out_ap_vld),
    .pe_array_pe_res_6_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_6_2_out),
    .pe_array_pe_res_6_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_6_2_out_ap_vld),
    .pe_array_pe_res_5_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_5_2_out),
    .pe_array_pe_res_5_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_5_2_out_ap_vld),
    .pe_array_pe_res_4_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_4_2_out),
    .pe_array_pe_res_4_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_4_2_out_ap_vld),
    .pe_array_pe_res_3_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_3_2_out),
    .pe_array_pe_res_3_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_3_2_out_ap_vld),
    .pe_array_pe_res_2_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_2_2_out),
    .pe_array_pe_res_2_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_2_2_out_ap_vld),
    .pe_array_pe_res_1_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_1_2_out),
    .pe_array_pe_res_1_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_1_2_out_ap_vld),
    .pe_array_pe_res_0_2_out(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_0_2_out),
    .pe_array_pe_res_0_2_out_ap_vld(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_0_2_out_ap_vld)
);

simd_array_simd_array_Pipeline_VITIS_LOOP_96_3 grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_start),
    .ap_done(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_done),
    .ap_idle(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_idle),
    .ap_ready(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_ready),
    .m_axi_gmem_AWVALID(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(32'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(gmem_BRESP),
    .m_axi_gmem_BID(gmem_BID),
    .m_axi_gmem_BUSER(gmem_BUSER),
    .sext_ln96(trunc_ln4_reg_2271),
    .pe_array_pe_res_0_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_0_2_out),
    .pe_array_pe_res_1_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_1_2_out),
    .pe_array_pe_res_2_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_2_2_out),
    .pe_array_pe_res_3_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_3_2_out),
    .pe_array_pe_res_4_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_4_2_out),
    .pe_array_pe_res_5_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_5_2_out),
    .pe_array_pe_res_6_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_6_2_out),
    .pe_array_pe_res_7_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_7_2_out),
    .pe_array_pe_res_8_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_8_2_out),
    .pe_array_pe_res_9_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_9_2_out),
    .pe_array_pe_res_10_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_10_2_out),
    .pe_array_pe_res_11_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_11_2_out),
    .pe_array_pe_res_12_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_12_2_out),
    .pe_array_pe_res_13_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_13_2_out),
    .pe_array_pe_res_14_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_14_2_out),
    .pe_array_pe_res_15_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_15_2_out),
    .pe_array_pe_res_16_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_16_2_out),
    .pe_array_pe_res_17_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_17_2_out),
    .pe_array_pe_res_18_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_18_2_out),
    .pe_array_pe_res_19_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_19_2_out),
    .pe_array_pe_res_20_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_20_2_out),
    .pe_array_pe_res_21_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_21_2_out),
    .pe_array_pe_res_22_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_22_2_out),
    .pe_array_pe_res_23_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_23_2_out),
    .pe_array_pe_res_24_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_24_2_out),
    .pe_array_pe_res_25_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_25_2_out),
    .pe_array_pe_res_26_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_26_2_out),
    .pe_array_pe_res_27_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_27_2_out),
    .pe_array_pe_res_28_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_28_2_out),
    .pe_array_pe_res_29_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_29_2_out),
    .pe_array_pe_res_30_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_30_2_out),
    .pe_array_pe_res_31_2_reload(grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_pe_array_pe_res_31_2_out)
);

simd_array_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .din_a(din_a),
    .din_b(din_b),
    .out_r(out_r),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

simd_array_gmem_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARID(gmem_ARID),
    .I_ARLEN(gmem_ARLEN),
    .I_ARSIZE(gmem_ARSIZE),
    .I_ARLOCK(gmem_ARLOCK),
    .I_ARCACHE(gmem_ARCACHE),
    .I_ARQOS(gmem_ARQOS),
    .I_ARPROT(gmem_ARPROT),
    .I_ARUSER(gmem_ARUSER),
    .I_ARBURST(gmem_ARBURST),
    .I_ARREGION(gmem_ARREGION),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RID(gmem_RID),
    .I_RUSER(gmem_RUSER),
    .I_RRESP(gmem_RRESP),
    .I_RLAST(gmem_RLAST),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(gmem_AWADDR),
    .I_AWID(gmem_AWID),
    .I_AWLEN(gmem_AWLEN),
    .I_AWSIZE(gmem_AWSIZE),
    .I_AWLOCK(gmem_AWLOCK),
    .I_AWCACHE(gmem_AWCACHE),
    .I_AWQOS(gmem_AWQOS),
    .I_AWPROT(gmem_AWPROT),
    .I_AWUSER(gmem_AWUSER),
    .I_AWBURST(gmem_AWBURST),
    .I_AWREGION(gmem_AWREGION),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WDATA),
    .I_WID(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WID),
    .I_WUSER(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WUSER),
    .I_WLAST(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WLAST),
    .I_WSTRB(grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WSTRB),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY),
    .I_BRESP(gmem_BRESP),
    .I_BID(gmem_BID),
    .I_BUSER(gmem_BUSER)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_simd_array_Pipeline_1_fu_632_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_simd_array_Pipeline_1_fu_632_ap_start_reg <= 1'b1;
        end else if ((grp_simd_array_Pipeline_1_fu_632_ap_ready == 1'b1)) begin
            grp_simd_array_Pipeline_1_fu_632_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_start_reg <= 1'b1;
        end else if ((grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_ready == 1'b1)) begin
            grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_start_reg <= 1'b1;
        end else if ((grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_ready == 1'b1)) begin
            grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_start_reg <= 1'b1;
        end else if ((grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_ready == 1'b1)) begin
            grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_start_reg <= 1'b1;
        end else if ((grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_ready == 1'b1)) begin
            grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_0_1_out_ap_vld == 1'b1))) begin
        pe_array_pe_res_0_1_loc_fu_582 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_0_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_10_1_out_ap_vld == 1'b1))) begin
        pe_array_pe_res_10_1_loc_fu_542 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_10_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_11_1_out_ap_vld == 1'b1))) begin
        pe_array_pe_res_11_1_loc_fu_538 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_11_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_12_1_out_ap_vld == 1'b1))) begin
        pe_array_pe_res_12_1_loc_fu_534 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_12_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_13_1_out_ap_vld == 1'b1))) begin
        pe_array_pe_res_13_1_loc_fu_530 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_13_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_14_1_out_ap_vld == 1'b1))) begin
        pe_array_pe_res_14_1_loc_fu_526 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_14_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_15_1_out_ap_vld == 1'b1))) begin
        pe_array_pe_res_15_1_loc_fu_522 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_15_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_16_1_out_ap_vld == 1'b1))) begin
        pe_array_pe_res_16_1_loc_fu_518 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_16_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_17_1_out_ap_vld == 1'b1))) begin
        pe_array_pe_res_17_1_loc_fu_514 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_17_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_18_1_out_ap_vld == 1'b1))) begin
        pe_array_pe_res_18_1_loc_fu_510 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_18_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_19_1_out_ap_vld == 1'b1))) begin
        pe_array_pe_res_19_1_loc_fu_506 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_19_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_1_1_out_ap_vld == 1'b1))) begin
        pe_array_pe_res_1_1_loc_fu_578 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_1_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_20_1_out_ap_vld == 1'b1))) begin
        pe_array_pe_res_20_1_loc_fu_502 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_20_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_21_1_out_ap_vld == 1'b1))) begin
        pe_array_pe_res_21_1_loc_fu_498 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_21_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_22_1_out_ap_vld == 1'b1))) begin
        pe_array_pe_res_22_1_loc_fu_494 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_22_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_23_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        pe_array_pe_res_23_1_loc_fu_490 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_23_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_24_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        pe_array_pe_res_24_1_loc_fu_486 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_24_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_25_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        pe_array_pe_res_25_1_loc_fu_482 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_25_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_26_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        pe_array_pe_res_26_1_loc_fu_478 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_26_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_27_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        pe_array_pe_res_27_1_loc_fu_474 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_27_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_28_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        pe_array_pe_res_28_1_loc_fu_470 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_28_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_29_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        pe_array_pe_res_29_1_loc_fu_466 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_29_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_2_1_out_ap_vld == 1'b1))) begin
        pe_array_pe_res_2_1_loc_fu_574 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_2_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_30_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        pe_array_pe_res_30_1_loc_fu_462 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_30_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_31_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        pe_array_pe_res_31_1_loc_fu_458 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_31_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_3_1_out_ap_vld == 1'b1))) begin
        pe_array_pe_res_3_1_loc_fu_570 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_3_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_4_1_out_ap_vld == 1'b1))) begin
        pe_array_pe_res_4_1_loc_fu_566 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_4_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_5_1_out_ap_vld == 1'b1))) begin
        pe_array_pe_res_5_1_loc_fu_562 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_5_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_6_1_out_ap_vld == 1'b1))) begin
        pe_array_pe_res_6_1_loc_fu_558 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_6_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_7_1_out_ap_vld == 1'b1))) begin
        pe_array_pe_res_7_1_loc_fu_554 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_7_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_8_1_out_ap_vld == 1'b1))) begin
        pe_array_pe_res_8_1_loc_fu_550 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_8_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_9_1_out_ap_vld == 1'b1))) begin
        pe_array_pe_res_9_1_loc_fu_546 <= grp_simd_array_Pipeline_1_fu_632_pe_array_pe_res_9_1_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln1_reg_2265 <= {{din_b[63:2]}};
        trunc_ln4_reg_2271 <= {{out_r[63:2]}};
        trunc_ln_reg_2259 <= {{din_a[63:2]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state10_on_subcall_done)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if (((gmem_AWREADY == 1'b0) | (grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_done == 1'b0))) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        gmem_ARADDR = sext_ln89_fu_959_p1;
    end else if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem_ARADDR = sext_ln86_fu_949_p1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARADDR = grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARADDR = grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARADDR;
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARBURST = grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARBURST = grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARBURST;
    end else begin
        gmem_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARCACHE = grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARCACHE = grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARCACHE;
    end else begin
        gmem_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARID = grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARID = grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARID;
    end else begin
        gmem_ARID = 1'd0;
    end
end

always @ (*) begin
    if ((((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_ARLEN = 32'd32;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARLEN = grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARLEN = grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARLEN;
    end else begin
        gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARLOCK = grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARLOCK = grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARLOCK;
    end else begin
        gmem_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARPROT = grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARPROT = grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARPROT;
    end else begin
        gmem_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARQOS = grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARQOS = grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARQOS;
    end else begin
        gmem_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARREGION = grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARREGION = grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARREGION;
    end else begin
        gmem_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARSIZE = grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARSIZE = grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARSIZE;
    end else begin
        gmem_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARUSER = grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARUSER = grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARUSER;
    end else begin
        gmem_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARVALID = grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARVALID = grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((gmem_AWREADY == 1'b0) | (grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state21))) begin
        gmem_AWADDR = sext_ln96_fu_1353_p1;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        gmem_AWADDR = grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWADDR;
    end else begin
        gmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        gmem_AWBURST = grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWBURST;
    end else begin
        gmem_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        gmem_AWCACHE = grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWCACHE;
    end else begin
        gmem_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        gmem_AWID = grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWID;
    end else begin
        gmem_AWID = 1'd0;
    end
end

always @ (*) begin
    if ((~((gmem_AWREADY == 1'b0) | (grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state21))) begin
        gmem_AWLEN = 32'd32;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        gmem_AWLEN = grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWLEN;
    end else begin
        gmem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        gmem_AWLOCK = grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWLOCK;
    end else begin
        gmem_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        gmem_AWPROT = grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWPROT;
    end else begin
        gmem_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        gmem_AWQOS = grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWQOS;
    end else begin
        gmem_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        gmem_AWREGION = grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWREGION;
    end else begin
        gmem_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        gmem_AWSIZE = grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWSIZE;
    end else begin
        gmem_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        gmem_AWUSER = grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWUSER;
    end else begin
        gmem_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if ((~((gmem_AWREADY == 1'b0) | (grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state21))) begin
        gmem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        gmem_AWVALID = grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_AWVALID;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
        gmem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        gmem_BREADY = grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_BREADY;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_RREADY = grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_RREADY = grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_m_axi_gmem_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        gmem_WVALID = grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_m_axi_gmem_WVALID;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if ((~((gmem_AWREADY == 1'b0) | (grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state10_on_subcall_done = ((grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_done == 1'b0) | (grp_simd_array_Pipeline_1_fu_632_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_simd_array_Pipeline_1_fu_632_ap_start = grp_simd_array_Pipeline_1_fu_632_ap_start_reg;

assign grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_start = grp_simd_array_Pipeline_VITIS_LOOP_63_1_fu_746_ap_start_reg;

assign grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_start = grp_simd_array_Pipeline_VITIS_LOOP_86_1_fu_668_ap_start_reg;

assign grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_start = grp_simd_array_Pipeline_VITIS_LOOP_89_2_fu_707_ap_start_reg;

assign grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_start = grp_simd_array_Pipeline_VITIS_LOOP_96_3_fu_880_ap_start_reg;

assign sext_ln86_fu_949_p1 = $signed(trunc_ln_reg_2259);

assign sext_ln89_fu_959_p1 = $signed(trunc_ln1_reg_2265);

assign sext_ln96_fu_1353_p1 = $signed(trunc_ln4_reg_2271);

endmodule //simd_array
