
Plants Diagnostics Tool.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004bf0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  08004d80  08004d80  00014d80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e84  08004e84  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08004e84  08004e84  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004e84  08004e84  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e84  08004e84  00014e84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004e88  08004e88  00014e88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004e8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  20000070  08004efc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000018c  08004efc  0002018c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c5e9  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e19  00000000  00000000  0002c689  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c10  00000000  00000000  0002e4a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b18  00000000  00000000  0002f0b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021a0b  00000000  00000000  0002fbd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000df15  00000000  00000000  000515db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ce0f5  00000000  00000000  0005f4f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012d5e5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000034dc  00000000  00000000  0012d638  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004d68 	.word	0x08004d68

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004d68 	.word	0x08004d68

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <lcd16x2_i2c_sendCommand>:
#define LCD_I2C_SLAVE_ADDRESS_0  0x4E
#define LCD_I2C_SLAVE_ADDRESS_1  0x7E

/* Private functions */
static void lcd16x2_i2c_sendCommand(uint8_t command)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b086      	sub	sp, #24
 8000284:	af02      	add	r7, sp, #8
 8000286:	4603      	mov	r3, r0
 8000288:	71fb      	strb	r3, [r7, #7]
  const uint8_t command_0_3 = (0xF0 & (command<<4));
 800028a:	79fb      	ldrb	r3, [r7, #7]
 800028c:	011b      	lsls	r3, r3, #4
 800028e:	73fb      	strb	r3, [r7, #15]
  const uint8_t command_4_7 = (0xF0 & command);
 8000290:	79fb      	ldrb	r3, [r7, #7]
 8000292:	f023 030f 	bic.w	r3, r3, #15
 8000296:	73bb      	strb	r3, [r7, #14]
  uint8_t i2cData[4] =
 8000298:	7bbb      	ldrb	r3, [r7, #14]
 800029a:	f043 030c 	orr.w	r3, r3, #12
 800029e:	b2db      	uxtb	r3, r3
 80002a0:	723b      	strb	r3, [r7, #8]
 80002a2:	7bbb      	ldrb	r3, [r7, #14]
 80002a4:	f043 0308 	orr.w	r3, r3, #8
 80002a8:	b2db      	uxtb	r3, r3
 80002aa:	727b      	strb	r3, [r7, #9]
 80002ac:	7bfb      	ldrb	r3, [r7, #15]
 80002ae:	f043 030c 	orr.w	r3, r3, #12
 80002b2:	b2db      	uxtb	r3, r3
 80002b4:	72bb      	strb	r3, [r7, #10]
 80002b6:	7bfb      	ldrb	r3, [r7, #15]
 80002b8:	f043 0308 	orr.w	r3, r3, #8
 80002bc:	b2db      	uxtb	r3, r3
 80002be:	72fb      	strb	r3, [r7, #11]
      command_4_7 | LCD_EN | LCD_BK_LIGHT,
      command_4_7 | LCD_BK_LIGHT,
      command_0_3 | LCD_EN | LCD_BK_LIGHT,
      command_0_3 | LCD_BK_LIGHT,
  };
  HAL_I2C_Master_Transmit(lcd16x2_i2cHandle, LCD_I2C_SLAVE_ADDRESS, i2cData, 4, 200);
 80002c0:	4b07      	ldr	r3, [pc, #28]	; (80002e0 <lcd16x2_i2c_sendCommand+0x60>)
 80002c2:	6818      	ldr	r0, [r3, #0]
 80002c4:	4b07      	ldr	r3, [pc, #28]	; (80002e4 <lcd16x2_i2c_sendCommand+0x64>)
 80002c6:	781b      	ldrb	r3, [r3, #0]
 80002c8:	b299      	uxth	r1, r3
 80002ca:	f107 0208 	add.w	r2, r7, #8
 80002ce:	23c8      	movs	r3, #200	; 0xc8
 80002d0:	9300      	str	r3, [sp, #0]
 80002d2:	2304      	movs	r3, #4
 80002d4:	f002 faca 	bl	800286c <HAL_I2C_Master_Transmit>
}
 80002d8:	bf00      	nop
 80002da:	3710      	adds	r7, #16
 80002dc:	46bd      	mov	sp, r7
 80002de:	bd80      	pop	{r7, pc}
 80002e0:	2000008c 	.word	0x2000008c
 80002e4:	20000090 	.word	0x20000090

080002e8 <lcd16x2_i2c_sendData>:

static void lcd16x2_i2c_sendData(uint8_t data)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b086      	sub	sp, #24
 80002ec:	af02      	add	r7, sp, #8
 80002ee:	4603      	mov	r3, r0
 80002f0:	71fb      	strb	r3, [r7, #7]
  const uint8_t data_0_3 = (0xF0 & (data<<4));
 80002f2:	79fb      	ldrb	r3, [r7, #7]
 80002f4:	011b      	lsls	r3, r3, #4
 80002f6:	73fb      	strb	r3, [r7, #15]
  const uint8_t data_4_7 = (0xF0 & data);
 80002f8:	79fb      	ldrb	r3, [r7, #7]
 80002fa:	f023 030f 	bic.w	r3, r3, #15
 80002fe:	73bb      	strb	r3, [r7, #14]
  uint8_t i2cData[4] =
 8000300:	7bbb      	ldrb	r3, [r7, #14]
 8000302:	f043 030d 	orr.w	r3, r3, #13
 8000306:	b2db      	uxtb	r3, r3
 8000308:	723b      	strb	r3, [r7, #8]
 800030a:	7bbb      	ldrb	r3, [r7, #14]
 800030c:	f043 0309 	orr.w	r3, r3, #9
 8000310:	b2db      	uxtb	r3, r3
 8000312:	727b      	strb	r3, [r7, #9]
 8000314:	7bfb      	ldrb	r3, [r7, #15]
 8000316:	f043 030d 	orr.w	r3, r3, #13
 800031a:	b2db      	uxtb	r3, r3
 800031c:	72bb      	strb	r3, [r7, #10]
 800031e:	7bfb      	ldrb	r3, [r7, #15]
 8000320:	f043 0309 	orr.w	r3, r3, #9
 8000324:	b2db      	uxtb	r3, r3
 8000326:	72fb      	strb	r3, [r7, #11]
      data_4_7 | LCD_EN | LCD_BK_LIGHT | LCD_RS,
      data_4_7 | LCD_BK_LIGHT | LCD_RS,
      data_0_3 | LCD_EN | LCD_BK_LIGHT | LCD_RS,
      data_0_3 | LCD_BK_LIGHT | LCD_RS,
  };
  HAL_I2C_Master_Transmit(lcd16x2_i2cHandle, LCD_I2C_SLAVE_ADDRESS, i2cData, 4, 200);
 8000328:	4b07      	ldr	r3, [pc, #28]	; (8000348 <lcd16x2_i2c_sendData+0x60>)
 800032a:	6818      	ldr	r0, [r3, #0]
 800032c:	4b07      	ldr	r3, [pc, #28]	; (800034c <lcd16x2_i2c_sendData+0x64>)
 800032e:	781b      	ldrb	r3, [r3, #0]
 8000330:	b299      	uxth	r1, r3
 8000332:	f107 0208 	add.w	r2, r7, #8
 8000336:	23c8      	movs	r3, #200	; 0xc8
 8000338:	9300      	str	r3, [sp, #0]
 800033a:	2304      	movs	r3, #4
 800033c:	f002 fa96 	bl	800286c <HAL_I2C_Master_Transmit>
}
 8000340:	bf00      	nop
 8000342:	3710      	adds	r7, #16
 8000344:	46bd      	mov	sp, r7
 8000346:	bd80      	pop	{r7, pc}
 8000348:	2000008c 	.word	0x2000008c
 800034c:	20000090 	.word	0x20000090

08000350 <lcd16x2_i2c_init>:
/**
 * @brief Initialise LCD16x2
 * @param[in] *pI2cHandle - pointer to HAL I2C handle
 */
bool lcd16x2_i2c_init(I2C_HandleTypeDef *pI2cHandle)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b082      	sub	sp, #8
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]
  HAL_Delay(50);
 8000358:	2032      	movs	r0, #50	; 0x32
 800035a:	f000 fd27 	bl	8000dac <HAL_Delay>
  lcd16x2_i2cHandle = pI2cHandle;
 800035e:	4a30      	ldr	r2, [pc, #192]	; (8000420 <lcd16x2_i2c_init+0xd0>)
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	6013      	str	r3, [r2, #0]
  if(HAL_I2C_IsDeviceReady(lcd16x2_i2cHandle, LCD_I2C_SLAVE_ADDRESS_0, 5, 500) != HAL_OK)
 8000364:	4b2e      	ldr	r3, [pc, #184]	; (8000420 <lcd16x2_i2c_init+0xd0>)
 8000366:	6818      	ldr	r0, [r3, #0]
 8000368:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800036c:	2205      	movs	r2, #5
 800036e:	214e      	movs	r1, #78	; 0x4e
 8000370:	f002 fb70 	bl	8002a54 <HAL_I2C_IsDeviceReady>
 8000374:	4603      	mov	r3, r0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d010      	beq.n	800039c <lcd16x2_i2c_init+0x4c>
  {
    if(HAL_I2C_IsDeviceReady(lcd16x2_i2cHandle, LCD_I2C_SLAVE_ADDRESS_1, 5, 500) != HAL_OK)
 800037a:	4b29      	ldr	r3, [pc, #164]	; (8000420 <lcd16x2_i2c_init+0xd0>)
 800037c:	6818      	ldr	r0, [r3, #0]
 800037e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000382:	2205      	movs	r2, #5
 8000384:	217e      	movs	r1, #126	; 0x7e
 8000386:	f002 fb65 	bl	8002a54 <HAL_I2C_IsDeviceReady>
 800038a:	4603      	mov	r3, r0
 800038c:	2b00      	cmp	r3, #0
 800038e:	d001      	beq.n	8000394 <lcd16x2_i2c_init+0x44>
    {
      return false;
 8000390:	2300      	movs	r3, #0
 8000392:	e040      	b.n	8000416 <lcd16x2_i2c_init+0xc6>
    }
    else
    {
      LCD_I2C_SLAVE_ADDRESS = LCD_I2C_SLAVE_ADDRESS_1;
 8000394:	4b23      	ldr	r3, [pc, #140]	; (8000424 <lcd16x2_i2c_init+0xd4>)
 8000396:	227e      	movs	r2, #126	; 0x7e
 8000398:	701a      	strb	r2, [r3, #0]
 800039a:	e002      	b.n	80003a2 <lcd16x2_i2c_init+0x52>
    }
  }
  else
  {
    LCD_I2C_SLAVE_ADDRESS = LCD_I2C_SLAVE_ADDRESS_0;
 800039c:	4b21      	ldr	r3, [pc, #132]	; (8000424 <lcd16x2_i2c_init+0xd4>)
 800039e:	224e      	movs	r2, #78	; 0x4e
 80003a0:	701a      	strb	r2, [r3, #0]
  }
  //Initialise LCD for 4-bit operation
  //1. Wait at least 15ms
  HAL_Delay(45);
 80003a2:	202d      	movs	r0, #45	; 0x2d
 80003a4:	f000 fd02 	bl	8000dac <HAL_Delay>
  //2. Attentions sequence
  lcd16x2_i2c_sendCommand(0x30);
 80003a8:	2030      	movs	r0, #48	; 0x30
 80003aa:	f7ff ff69 	bl	8000280 <lcd16x2_i2c_sendCommand>
  HAL_Delay(5);
 80003ae:	2005      	movs	r0, #5
 80003b0:	f000 fcfc 	bl	8000dac <HAL_Delay>
  lcd16x2_i2c_sendCommand(0x30);
 80003b4:	2030      	movs	r0, #48	; 0x30
 80003b6:	f7ff ff63 	bl	8000280 <lcd16x2_i2c_sendCommand>
  HAL_Delay(1);
 80003ba:	2001      	movs	r0, #1
 80003bc:	f000 fcf6 	bl	8000dac <HAL_Delay>
  lcd16x2_i2c_sendCommand(0x30);
 80003c0:	2030      	movs	r0, #48	; 0x30
 80003c2:	f7ff ff5d 	bl	8000280 <lcd16x2_i2c_sendCommand>
  HAL_Delay(8);
 80003c6:	2008      	movs	r0, #8
 80003c8:	f000 fcf0 	bl	8000dac <HAL_Delay>
  lcd16x2_i2c_sendCommand(0x20);
 80003cc:	2020      	movs	r0, #32
 80003ce:	f7ff ff57 	bl	8000280 <lcd16x2_i2c_sendCommand>
  HAL_Delay(8);
 80003d2:	2008      	movs	r0, #8
 80003d4:	f000 fcea 	bl	8000dac <HAL_Delay>

  lcd16x2_i2c_sendCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N);
 80003d8:	2028      	movs	r0, #40	; 0x28
 80003da:	f7ff ff51 	bl	8000280 <lcd16x2_i2c_sendCommand>
  HAL_Delay(1);
 80003de:	2001      	movs	r0, #1
 80003e0:	f000 fce4 	bl	8000dac <HAL_Delay>
  lcd16x2_i2c_sendCommand(LCD_DISPLAYCONTROL);
 80003e4:	2008      	movs	r0, #8
 80003e6:	f7ff ff4b 	bl	8000280 <lcd16x2_i2c_sendCommand>
  HAL_Delay(1);
 80003ea:	2001      	movs	r0, #1
 80003ec:	f000 fcde 	bl	8000dac <HAL_Delay>
  lcd16x2_i2c_sendCommand(LCD_CLEARDISPLAY);
 80003f0:	2001      	movs	r0, #1
 80003f2:	f7ff ff45 	bl	8000280 <lcd16x2_i2c_sendCommand>
  HAL_Delay(3);
 80003f6:	2003      	movs	r0, #3
 80003f8:	f000 fcd8 	bl	8000dac <HAL_Delay>
  lcd16x2_i2c_sendCommand(0x04 | LCD_ENTRY_ID);
 80003fc:	2006      	movs	r0, #6
 80003fe:	f7ff ff3f 	bl	8000280 <lcd16x2_i2c_sendCommand>
  HAL_Delay(1);
 8000402:	2001      	movs	r0, #1
 8000404:	f000 fcd2 	bl	8000dac <HAL_Delay>
  lcd16x2_i2c_sendCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_D);
 8000408:	200c      	movs	r0, #12
 800040a:	f7ff ff39 	bl	8000280 <lcd16x2_i2c_sendCommand>
  HAL_Delay(3);
 800040e:	2003      	movs	r0, #3
 8000410:	f000 fccc 	bl	8000dac <HAL_Delay>

  return true;
 8000414:	2301      	movs	r3, #1
}
 8000416:	4618      	mov	r0, r3
 8000418:	3708      	adds	r7, #8
 800041a:	46bd      	mov	sp, r7
 800041c:	bd80      	pop	{r7, pc}
 800041e:	bf00      	nop
 8000420:	2000008c 	.word	0x2000008c
 8000424:	20000090 	.word	0x20000090

08000428 <lcd16x2_i2c_setCursor>:
 * @brief Set cursor position
 * @param[in] row - 0 or 1 for line1 or line2
 * @param[in] col - 0 - 15 (16 columns LCD)
 */
void lcd16x2_i2c_setCursor(uint8_t row, uint8_t col)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b084      	sub	sp, #16
 800042c:	af00      	add	r7, sp, #0
 800042e:	4603      	mov	r3, r0
 8000430:	460a      	mov	r2, r1
 8000432:	71fb      	strb	r3, [r7, #7]
 8000434:	4613      	mov	r3, r2
 8000436:	71bb      	strb	r3, [r7, #6]
  uint8_t maskData;
  maskData = (col)&0x0F;
 8000438:	79bb      	ldrb	r3, [r7, #6]
 800043a:	f003 030f 	and.w	r3, r3, #15
 800043e:	73fb      	strb	r3, [r7, #15]
  if(row==0)
 8000440:	79fb      	ldrb	r3, [r7, #7]
 8000442:	2b00      	cmp	r3, #0
 8000444:	d108      	bne.n	8000458 <lcd16x2_i2c_setCursor+0x30>
  {
    maskData |= (0x80);
 8000446:	7bfb      	ldrb	r3, [r7, #15]
 8000448:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800044c:	73fb      	strb	r3, [r7, #15]
    lcd16x2_i2c_sendCommand(maskData);
 800044e:	7bfb      	ldrb	r3, [r7, #15]
 8000450:	4618      	mov	r0, r3
 8000452:	f7ff ff15 	bl	8000280 <lcd16x2_i2c_sendCommand>
  else
  {
    maskData |= (0xc0);
    lcd16x2_i2c_sendCommand(maskData);
  }
}
 8000456:	e007      	b.n	8000468 <lcd16x2_i2c_setCursor+0x40>
    maskData |= (0xc0);
 8000458:	7bfb      	ldrb	r3, [r7, #15]
 800045a:	f063 033f 	orn	r3, r3, #63	; 0x3f
 800045e:	73fb      	strb	r3, [r7, #15]
    lcd16x2_i2c_sendCommand(maskData);
 8000460:	7bfb      	ldrb	r3, [r7, #15]
 8000462:	4618      	mov	r0, r3
 8000464:	f7ff ff0c 	bl	8000280 <lcd16x2_i2c_sendCommand>
}
 8000468:	bf00      	nop
 800046a:	3710      	adds	r7, #16
 800046c:	46bd      	mov	sp, r7
 800046e:	bd80      	pop	{r7, pc}

08000470 <lcd16x2_i2c_1stLine>:

/**
 * @brief Move to beginning of 1st line
 */
void lcd16x2_i2c_1stLine(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
  lcd16x2_i2c_setCursor(0,0);
 8000474:	2100      	movs	r1, #0
 8000476:	2000      	movs	r0, #0
 8000478:	f7ff ffd6 	bl	8000428 <lcd16x2_i2c_setCursor>
}
 800047c:	bf00      	nop
 800047e:	bd80      	pop	{r7, pc}

08000480 <lcd16x2_i2c_2ndLine>:
/**
 * @brief Move to beginning of 2nd line
 */
void lcd16x2_i2c_2ndLine(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	af00      	add	r7, sp, #0
  lcd16x2_i2c_setCursor(1,0);
 8000484:	2100      	movs	r1, #0
 8000486:	2001      	movs	r0, #1
 8000488:	f7ff ffce 	bl	8000428 <lcd16x2_i2c_setCursor>
}
 800048c:	bf00      	nop
 800048e:	bd80      	pop	{r7, pc}

08000490 <lcd16x2_i2c_clear>:

/**
 * @brief Display clear
 */
void lcd16x2_i2c_clear(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
  lcd16x2_i2c_sendCommand(LCD_CLEARDISPLAY);
 8000494:	2001      	movs	r0, #1
 8000496:	f7ff fef3 	bl	8000280 <lcd16x2_i2c_sendCommand>
  HAL_Delay(3);
 800049a:	2003      	movs	r0, #3
 800049c:	f000 fc86 	bl	8000dac <HAL_Delay>
}
 80004a0:	bf00      	nop
 80004a2:	bd80      	pop	{r7, pc}

080004a4 <lcd16x2_i2c_printf>:

/**
 * @brief Print to display
 */
void lcd16x2_i2c_printf(const char* str, ...)
{
 80004a4:	b40f      	push	{r0, r1, r2, r3}
 80004a6:	b590      	push	{r4, r7, lr}
 80004a8:	b089      	sub	sp, #36	; 0x24
 80004aa:	af00      	add	r7, sp, #0
  char stringArray[20];
  va_list args;
  va_start(args, str);
 80004ac:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80004b0:	607b      	str	r3, [r7, #4]
  vsprintf(stringArray, str, args);
 80004b2:	f107 0308 	add.w	r3, r7, #8
 80004b6:	687a      	ldr	r2, [r7, #4]
 80004b8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80004ba:	4618      	mov	r0, r3
 80004bc:	f003 fffc 	bl	80044b8 <vsiprintf>
  va_end(args);
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 80004c0:	2300      	movs	r3, #0
 80004c2:	77fb      	strb	r3, [r7, #31]
 80004c4:	e00a      	b.n	80004dc <lcd16x2_i2c_printf+0x38>
  {
    lcd16x2_i2c_sendData((uint8_t)stringArray[i]);
 80004c6:	7ffb      	ldrb	r3, [r7, #31]
 80004c8:	3320      	adds	r3, #32
 80004ca:	443b      	add	r3, r7
 80004cc:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80004d0:	4618      	mov	r0, r3
 80004d2:	f7ff ff09 	bl	80002e8 <lcd16x2_i2c_sendData>
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 80004d6:	7ffb      	ldrb	r3, [r7, #31]
 80004d8:	3301      	adds	r3, #1
 80004da:	77fb      	strb	r3, [r7, #31]
 80004dc:	7ffc      	ldrb	r4, [r7, #31]
 80004de:	f107 0308 	add.w	r3, r7, #8
 80004e2:	4618      	mov	r0, r3
 80004e4:	f7ff fe74 	bl	80001d0 <strlen>
 80004e8:	4603      	mov	r3, r0
 80004ea:	429c      	cmp	r4, r3
 80004ec:	d202      	bcs.n	80004f4 <lcd16x2_i2c_printf+0x50>
 80004ee:	7ffb      	ldrb	r3, [r7, #31]
 80004f0:	2b0f      	cmp	r3, #15
 80004f2:	d9e8      	bls.n	80004c6 <lcd16x2_i2c_printf+0x22>
  }
}
 80004f4:	bf00      	nop
 80004f6:	3724      	adds	r7, #36	; 0x24
 80004f8:	46bd      	mov	sp, r7
 80004fa:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80004fe:	b004      	add	sp, #16
 8000500:	4770      	bx	lr
	...

08000504 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000508:	f000 fbdb 	bl	8000cc2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800050c:	f000 f87c 	bl	8000608 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000510:	f000 f94c 	bl	80007ac <MX_GPIO_Init>
  MX_ADC1_Init();
 8000514:	f000 f8ca 	bl	80006ac <MX_ADC1_Init>
  MX_I2C1_Init();
 8000518:	f000 f908 	bl	800072c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  if(lcd16x2_i2c_init(&hi2c1))
 800051c:	482d      	ldr	r0, [pc, #180]	; (80005d4 <main+0xd0>)
 800051e:	f7ff ff17 	bl	8000350 <lcd16x2_i2c_init>
 8000522:	4603      	mov	r3, r0
 8000524:	2b00      	cmp	r3, #0
 8000526:	d01b      	beq.n	8000560 <main+0x5c>
  {
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000528:	2201      	movs	r2, #1
 800052a:	2108      	movs	r1, #8
 800052c:	482a      	ldr	r0, [pc, #168]	; (80005d8 <main+0xd4>)
 800052e:	f002 f8db 	bl	80026e8 <HAL_GPIO_WritePin>
	  lcd16x2_i2c_clear();
 8000532:	f7ff ffad 	bl	8000490 <lcd16x2_i2c_clear>
	  lcd16x2_i2c_1stLine();
 8000536:	f7ff ff9b 	bl	8000470 <lcd16x2_i2c_1stLine>
	  lcd16x2_i2c_printf("  Hello Maya!");
 800053a:	4828      	ldr	r0, [pc, #160]	; (80005dc <main+0xd8>)
 800053c:	f7ff ffb2 	bl	80004a4 <lcd16x2_i2c_printf>
	  lcd16x2_i2c_2ndLine();
 8000540:	f7ff ff9e 	bl	8000480 <lcd16x2_i2c_2ndLine>
	  lcd16x2_i2c_printf("  i'm ALIVE!!!");
 8000544:	4826      	ldr	r0, [pc, #152]	; (80005e0 <main+0xdc>)
 8000546:	f7ff ffad 	bl	80004a4 <lcd16x2_i2c_printf>
	  HAL_Delay(2000);
 800054a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800054e:	f000 fc2d 	bl	8000dac <HAL_Delay>
	  lcd16x2_i2c_clear();
 8000552:	f7ff ff9d 	bl	8000490 <lcd16x2_i2c_clear>
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000556:	2200      	movs	r2, #0
 8000558:	2108      	movs	r1, #8
 800055a:	481f      	ldr	r0, [pc, #124]	; (80005d8 <main+0xd4>)
 800055c:	f002 f8c4 	bl	80026e8 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  buttonCheck();
 8000560:	f000 fa16 	bl	8000990 <buttonCheck>
	  if(buttonState == 0)
 8000564:	4b1f      	ldr	r3, [pc, #124]	; (80005e4 <main+0xe0>)
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	2b00      	cmp	r3, #0
 800056a:	d110      	bne.n	800058e <main+0x8a>
	  {
		  readAdc0();
 800056c:	f000 f96a 	bl	8000844 <readAdc0>
		  lcd16x2_i2c_1stLine();
 8000570:	f7ff ff7e 	bl	8000470 <lcd16x2_i2c_1stLine>
		  lcd16x2_i2c_printf(" Mode 1 - Light  ");
 8000574:	481c      	ldr	r0, [pc, #112]	; (80005e8 <main+0xe4>)
 8000576:	f7ff ff95 	bl	80004a4 <lcd16x2_i2c_printf>
		  lcd16x2_i2c_2ndLine();
 800057a:	f7ff ff81 	bl	8000480 <lcd16x2_i2c_2ndLine>
		  lcd16x2_i2c_printf("Light Read: %d%c ", lightPercent, 37);
 800057e:	4b1b      	ldr	r3, [pc, #108]	; (80005ec <main+0xe8>)
 8000580:	781b      	ldrb	r3, [r3, #0]
 8000582:	2225      	movs	r2, #37	; 0x25
 8000584:	4619      	mov	r1, r3
 8000586:	481a      	ldr	r0, [pc, #104]	; (80005f0 <main+0xec>)
 8000588:	f7ff ff8c 	bl	80004a4 <lcd16x2_i2c_printf>
 800058c:	e01e      	b.n	80005cc <main+0xc8>
	  }
	  else if(buttonState == 1)
 800058e:	4b15      	ldr	r3, [pc, #84]	; (80005e4 <main+0xe0>)
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	2b01      	cmp	r3, #1
 8000594:	d110      	bne.n	80005b8 <main+0xb4>
	  {
		  readAdc1();
 8000596:	f000 f9bd 	bl	8000914 <readAdc1>
		  lcd16x2_i2c_1stLine();
 800059a:	f7ff ff69 	bl	8000470 <lcd16x2_i2c_1stLine>
		  lcd16x2_i2c_printf(" Mode 2 - Soil  ");
 800059e:	4815      	ldr	r0, [pc, #84]	; (80005f4 <main+0xf0>)
 80005a0:	f7ff ff80 	bl	80004a4 <lcd16x2_i2c_printf>
		  lcd16x2_i2c_2ndLine();
 80005a4:	f7ff ff6c 	bl	8000480 <lcd16x2_i2c_2ndLine>
		  lcd16x2_i2c_printf("Soil Read: %d%c  ", soilPercent, 37);
 80005a8:	4b13      	ldr	r3, [pc, #76]	; (80005f8 <main+0xf4>)
 80005aa:	781b      	ldrb	r3, [r3, #0]
 80005ac:	2225      	movs	r2, #37	; 0x25
 80005ae:	4619      	mov	r1, r3
 80005b0:	4812      	ldr	r0, [pc, #72]	; (80005fc <main+0xf8>)
 80005b2:	f7ff ff77 	bl	80004a4 <lcd16x2_i2c_printf>
 80005b6:	e009      	b.n	80005cc <main+0xc8>
	  }
	  else
	  {
		  lcd16x2_i2c_1stLine();
 80005b8:	f7ff ff5a 	bl	8000470 <lcd16x2_i2c_1stLine>
		  lcd16x2_i2c_printf("Push Mode Button");
 80005bc:	4810      	ldr	r0, [pc, #64]	; (8000600 <main+0xfc>)
 80005be:	f7ff ff71 	bl	80004a4 <lcd16x2_i2c_printf>
		  lcd16x2_i2c_2ndLine();
 80005c2:	f7ff ff5d 	bl	8000480 <lcd16x2_i2c_2ndLine>
		  lcd16x2_i2c_printf("    *****");
 80005c6:	480f      	ldr	r0, [pc, #60]	; (8000604 <main+0x100>)
 80005c8:	f7ff ff6c 	bl	80004a4 <lcd16x2_i2c_printf>
	  }
	  HAL_Delay(100);
 80005cc:	2064      	movs	r0, #100	; 0x64
 80005ce:	f000 fbed 	bl	8000dac <HAL_Delay>
	  buttonCheck();
 80005d2:	e7c5      	b.n	8000560 <main+0x5c>
 80005d4:	200000f8 	.word	0x200000f8
 80005d8:	48000400 	.word	0x48000400
 80005dc:	08004d80 	.word	0x08004d80
 80005e0:	08004d90 	.word	0x08004d90
 80005e4:	2000015a 	.word	0x2000015a
 80005e8:	08004da0 	.word	0x08004da0
 80005ec:	20000158 	.word	0x20000158
 80005f0:	08004db4 	.word	0x08004db4
 80005f4:	08004dc8 	.word	0x08004dc8
 80005f8:	20000150 	.word	0x20000150
 80005fc:	08004ddc 	.word	0x08004ddc
 8000600:	08004df0 	.word	0x08004df0
 8000604:	08004e04 	.word	0x08004e04

08000608 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b096      	sub	sp, #88	; 0x58
 800060c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800060e:	f107 0314 	add.w	r3, r7, #20
 8000612:	2244      	movs	r2, #68	; 0x44
 8000614:	2100      	movs	r1, #0
 8000616:	4618      	mov	r0, r3
 8000618:	f003 ff30 	bl	800447c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800061c:	463b      	mov	r3, r7
 800061e:	2200      	movs	r2, #0
 8000620:	601a      	str	r2, [r3, #0]
 8000622:	605a      	str	r2, [r3, #4]
 8000624:	609a      	str	r2, [r3, #8]
 8000626:	60da      	str	r2, [r3, #12]
 8000628:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800062a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800062e:	f002 fdbd 	bl	80031ac <HAL_PWREx_ControlVoltageScaling>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d001      	beq.n	800063c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000638:	f000 f9d0 	bl	80009dc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800063c:	2310      	movs	r3, #16
 800063e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000640:	2301      	movs	r3, #1
 8000642:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000644:	2300      	movs	r3, #0
 8000646:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000648:	2360      	movs	r3, #96	; 0x60
 800064a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800064c:	2302      	movs	r3, #2
 800064e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000650:	2301      	movs	r3, #1
 8000652:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000654:	2301      	movs	r3, #1
 8000656:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000658:	2310      	movs	r3, #16
 800065a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800065c:	2307      	movs	r3, #7
 800065e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000660:	2302      	movs	r3, #2
 8000662:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000664:	2302      	movs	r3, #2
 8000666:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000668:	f107 0314 	add.w	r3, r7, #20
 800066c:	4618      	mov	r0, r3
 800066e:	f002 fdf3 	bl	8003258 <HAL_RCC_OscConfig>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000678:	f000 f9b0 	bl	80009dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800067c:	230f      	movs	r3, #15
 800067e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000680:	2303      	movs	r3, #3
 8000682:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000684:	2300      	movs	r3, #0
 8000686:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800068c:	2300      	movs	r3, #0
 800068e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000690:	463b      	mov	r3, r7
 8000692:	2101      	movs	r1, #1
 8000694:	4618      	mov	r0, r3
 8000696:	f003 f9f3 	bl	8003a80 <HAL_RCC_ClockConfig>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80006a0:	f000 f99c 	bl	80009dc <Error_Handler>
  }
}
 80006a4:	bf00      	nop
 80006a6:	3758      	adds	r7, #88	; 0x58
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}

080006ac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80006b0:	4b1c      	ldr	r3, [pc, #112]	; (8000724 <MX_ADC1_Init+0x78>)
 80006b2:	4a1d      	ldr	r2, [pc, #116]	; (8000728 <MX_ADC1_Init+0x7c>)
 80006b4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80006b6:	4b1b      	ldr	r3, [pc, #108]	; (8000724 <MX_ADC1_Init+0x78>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80006bc:	4b19      	ldr	r3, [pc, #100]	; (8000724 <MX_ADC1_Init+0x78>)
 80006be:	2200      	movs	r2, #0
 80006c0:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006c2:	4b18      	ldr	r3, [pc, #96]	; (8000724 <MX_ADC1_Init+0x78>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80006c8:	4b16      	ldr	r3, [pc, #88]	; (8000724 <MX_ADC1_Init+0x78>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006ce:	4b15      	ldr	r3, [pc, #84]	; (8000724 <MX_ADC1_Init+0x78>)
 80006d0:	2204      	movs	r2, #4
 80006d2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80006d4:	4b13      	ldr	r3, [pc, #76]	; (8000724 <MX_ADC1_Init+0x78>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80006da:	4b12      	ldr	r3, [pc, #72]	; (8000724 <MX_ADC1_Init+0x78>)
 80006dc:	2200      	movs	r2, #0
 80006de:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80006e0:	4b10      	ldr	r3, [pc, #64]	; (8000724 <MX_ADC1_Init+0x78>)
 80006e2:	2201      	movs	r2, #1
 80006e4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006e6:	4b0f      	ldr	r3, [pc, #60]	; (8000724 <MX_ADC1_Init+0x78>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006ee:	4b0d      	ldr	r3, [pc, #52]	; (8000724 <MX_ADC1_Init+0x78>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006f4:	4b0b      	ldr	r3, [pc, #44]	; (8000724 <MX_ADC1_Init+0x78>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80006fa:	4b0a      	ldr	r3, [pc, #40]	; (8000724 <MX_ADC1_Init+0x78>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000702:	4b08      	ldr	r3, [pc, #32]	; (8000724 <MX_ADC1_Init+0x78>)
 8000704:	2200      	movs	r2, #0
 8000706:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000708:	4b06      	ldr	r3, [pc, #24]	; (8000724 <MX_ADC1_Init+0x78>)
 800070a:	2200      	movs	r2, #0
 800070c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000710:	4804      	ldr	r0, [pc, #16]	; (8000724 <MX_ADC1_Init+0x78>)
 8000712:	f000 fd85 	bl	8001220 <HAL_ADC_Init>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 800071c:	f000 f95e 	bl	80009dc <Error_Handler>
//  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000720:	bf00      	nop
 8000722:	bd80      	pop	{r7, pc}
 8000724:	20000094 	.word	0x20000094
 8000728:	50040000 	.word	0x50040000

0800072c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000730:	4b1b      	ldr	r3, [pc, #108]	; (80007a0 <MX_I2C1_Init+0x74>)
 8000732:	4a1c      	ldr	r2, [pc, #112]	; (80007a4 <MX_I2C1_Init+0x78>)
 8000734:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8000736:	4b1a      	ldr	r3, [pc, #104]	; (80007a0 <MX_I2C1_Init+0x74>)
 8000738:	4a1b      	ldr	r2, [pc, #108]	; (80007a8 <MX_I2C1_Init+0x7c>)
 800073a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800073c:	4b18      	ldr	r3, [pc, #96]	; (80007a0 <MX_I2C1_Init+0x74>)
 800073e:	2200      	movs	r2, #0
 8000740:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000742:	4b17      	ldr	r3, [pc, #92]	; (80007a0 <MX_I2C1_Init+0x74>)
 8000744:	2201      	movs	r2, #1
 8000746:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000748:	4b15      	ldr	r3, [pc, #84]	; (80007a0 <MX_I2C1_Init+0x74>)
 800074a:	2200      	movs	r2, #0
 800074c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800074e:	4b14      	ldr	r3, [pc, #80]	; (80007a0 <MX_I2C1_Init+0x74>)
 8000750:	2200      	movs	r2, #0
 8000752:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000754:	4b12      	ldr	r3, [pc, #72]	; (80007a0 <MX_I2C1_Init+0x74>)
 8000756:	2200      	movs	r2, #0
 8000758:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800075a:	4b11      	ldr	r3, [pc, #68]	; (80007a0 <MX_I2C1_Init+0x74>)
 800075c:	2200      	movs	r2, #0
 800075e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000760:	4b0f      	ldr	r3, [pc, #60]	; (80007a0 <MX_I2C1_Init+0x74>)
 8000762:	2200      	movs	r2, #0
 8000764:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000766:	480e      	ldr	r0, [pc, #56]	; (80007a0 <MX_I2C1_Init+0x74>)
 8000768:	f001 fff0 	bl	800274c <HAL_I2C_Init>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000772:	f000 f933 	bl	80009dc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000776:	2100      	movs	r1, #0
 8000778:	4809      	ldr	r0, [pc, #36]	; (80007a0 <MX_I2C1_Init+0x74>)
 800077a:	f002 fc71 	bl	8003060 <HAL_I2CEx_ConfigAnalogFilter>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000784:	f000 f92a 	bl	80009dc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000788:	2100      	movs	r1, #0
 800078a:	4805      	ldr	r0, [pc, #20]	; (80007a0 <MX_I2C1_Init+0x74>)
 800078c:	f002 fcb3 	bl	80030f6 <HAL_I2CEx_ConfigDigitalFilter>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000796:	f000 f921 	bl	80009dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800079a:	bf00      	nop
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	200000f8 	.word	0x200000f8
 80007a4:	40005400 	.word	0x40005400
 80007a8:	00707cbb 	.word	0x00707cbb

080007ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b088      	sub	sp, #32
 80007b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b2:	f107 030c 	add.w	r3, r7, #12
 80007b6:	2200      	movs	r2, #0
 80007b8:	601a      	str	r2, [r3, #0]
 80007ba:	605a      	str	r2, [r3, #4]
 80007bc:	609a      	str	r2, [r3, #8]
 80007be:	60da      	str	r2, [r3, #12]
 80007c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c2:	4b1e      	ldr	r3, [pc, #120]	; (800083c <MX_GPIO_Init+0x90>)
 80007c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007c6:	4a1d      	ldr	r2, [pc, #116]	; (800083c <MX_GPIO_Init+0x90>)
 80007c8:	f043 0301 	orr.w	r3, r3, #1
 80007cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007ce:	4b1b      	ldr	r3, [pc, #108]	; (800083c <MX_GPIO_Init+0x90>)
 80007d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007d2:	f003 0301 	and.w	r3, r3, #1
 80007d6:	60bb      	str	r3, [r7, #8]
 80007d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007da:	4b18      	ldr	r3, [pc, #96]	; (800083c <MX_GPIO_Init+0x90>)
 80007dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007de:	4a17      	ldr	r2, [pc, #92]	; (800083c <MX_GPIO_Init+0x90>)
 80007e0:	f043 0302 	orr.w	r3, r3, #2
 80007e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007e6:	4b15      	ldr	r3, [pc, #84]	; (800083c <MX_GPIO_Init+0x90>)
 80007e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ea:	f003 0302 	and.w	r3, r3, #2
 80007ee:	607b      	str	r3, [r7, #4]
 80007f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80007f2:	2200      	movs	r2, #0
 80007f4:	2108      	movs	r1, #8
 80007f6:	4812      	ldr	r0, [pc, #72]	; (8000840 <MX_GPIO_Init+0x94>)
 80007f8:	f001 ff76 	bl	80026e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80007fc:	2308      	movs	r3, #8
 80007fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000800:	2300      	movs	r3, #0
 8000802:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000804:	2300      	movs	r3, #0
 8000806:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000808:	f107 030c 	add.w	r3, r7, #12
 800080c:	4619      	mov	r1, r3
 800080e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000812:	f001 fde7 	bl	80023e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000816:	2308      	movs	r3, #8
 8000818:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800081a:	2301      	movs	r3, #1
 800081c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081e:	2300      	movs	r3, #0
 8000820:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000822:	2300      	movs	r3, #0
 8000824:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000826:	f107 030c 	add.w	r3, r7, #12
 800082a:	4619      	mov	r1, r3
 800082c:	4804      	ldr	r0, [pc, #16]	; (8000840 <MX_GPIO_Init+0x94>)
 800082e:	f001 fdd9 	bl	80023e4 <HAL_GPIO_Init>

}
 8000832:	bf00      	nop
 8000834:	3720      	adds	r7, #32
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	40021000 	.word	0x40021000
 8000840:	48000400 	.word	0x48000400

08000844 <readAdc0>:

/* USER CODE BEGIN 4 */

/* Read PA0 */
void readAdc0(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
	 sConfig.Channel = ADC_CHANNEL_5;
 8000848:	4b2b      	ldr	r3, [pc, #172]	; (80008f8 <readAdc0+0xb4>)
 800084a:	4a2c      	ldr	r2, [pc, #176]	; (80008fc <readAdc0+0xb8>)
 800084c:	601a      	str	r2, [r3, #0]
	 sConfig.Rank = ADC_REGULAR_RANK_1;
 800084e:	4b2a      	ldr	r3, [pc, #168]	; (80008f8 <readAdc0+0xb4>)
 8000850:	2206      	movs	r2, #6
 8000852:	605a      	str	r2, [r3, #4]
	 sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 8000854:	4b28      	ldr	r3, [pc, #160]	; (80008f8 <readAdc0+0xb4>)
 8000856:	2203      	movs	r2, #3
 8000858:	609a      	str	r2, [r3, #8]
	 sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800085a:	4b27      	ldr	r3, [pc, #156]	; (80008f8 <readAdc0+0xb4>)
 800085c:	227f      	movs	r2, #127	; 0x7f
 800085e:	60da      	str	r2, [r3, #12]
	 sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000860:	4b25      	ldr	r3, [pc, #148]	; (80008f8 <readAdc0+0xb4>)
 8000862:	2204      	movs	r2, #4
 8000864:	611a      	str	r2, [r3, #16]
	 sConfig.Offset = 0;
 8000866:	4b24      	ldr	r3, [pc, #144]	; (80008f8 <readAdc0+0xb4>)
 8000868:	2200      	movs	r2, #0
 800086a:	615a      	str	r2, [r3, #20]
	 if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800086c:	4922      	ldr	r1, [pc, #136]	; (80008f8 <readAdc0+0xb4>)
 800086e:	4824      	ldr	r0, [pc, #144]	; (8000900 <readAdc0+0xbc>)
 8000870:	f000 ff50 	bl	8001714 <HAL_ADC_ConfigChannel>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <readAdc0+0x3a>
	 {
	   Error_Handler();
 800087a:	f000 f8af 	bl	80009dc <Error_Handler>
	 }

	 HAL_ADC_Start(&hadc1);
 800087e:	4820      	ldr	r0, [pc, #128]	; (8000900 <readAdc0+0xbc>)
 8000880:	f000 fe16 	bl	80014b0 <HAL_ADC_Start>
	 HAL_ADC_PollForConversion(&hadc1, 5);
 8000884:	2105      	movs	r1, #5
 8000886:	481e      	ldr	r0, [pc, #120]	; (8000900 <readAdc0+0xbc>)
 8000888:	f000 fea8 	bl	80015dc <HAL_ADC_PollForConversion>
	 lightRead = HAL_ADC_GetValue(&hadc1);
 800088c:	481c      	ldr	r0, [pc, #112]	; (8000900 <readAdc0+0xbc>)
 800088e:	f000 ff34 	bl	80016fa <HAL_ADC_GetValue>
 8000892:	4603      	mov	r3, r0
 8000894:	4a1b      	ldr	r2, [pc, #108]	; (8000904 <readAdc0+0xc0>)
 8000896:	6013      	str	r3, [r2, #0]
	 HAL_ADC_Stop(&hadc1);
 8000898:	4819      	ldr	r0, [pc, #100]	; (8000900 <readAdc0+0xbc>)
 800089a:	f000 fe6c 	bl	8001576 <HAL_ADC_Stop>
	 lightPercent = (lightRead * 100) / 4095;
 800089e:	4b19      	ldr	r3, [pc, #100]	; (8000904 <readAdc0+0xc0>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	2264      	movs	r2, #100	; 0x64
 80008a4:	fb03 f202 	mul.w	r2, r3, r2
 80008a8:	4b17      	ldr	r3, [pc, #92]	; (8000908 <readAdc0+0xc4>)
 80008aa:	fba3 1302 	umull	r1, r3, r3, r2
 80008ae:	1ad2      	subs	r2, r2, r3
 80008b0:	0852      	lsrs	r2, r2, #1
 80008b2:	4413      	add	r3, r2
 80008b4:	0adb      	lsrs	r3, r3, #11
 80008b6:	b2da      	uxtb	r2, r3
 80008b8:	4b14      	ldr	r3, [pc, #80]	; (800090c <readAdc0+0xc8>)
 80008ba:	701a      	strb	r2, [r3, #0]
	 if(lightPercent >= 80)
 80008bc:	4b13      	ldr	r3, [pc, #76]	; (800090c <readAdc0+0xc8>)
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	2b4f      	cmp	r3, #79	; 0x4f
 80008c2:	d905      	bls.n	80008d0 <readAdc0+0x8c>
		 HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80008c4:	2201      	movs	r2, #1
 80008c6:	2108      	movs	r1, #8
 80008c8:	4811      	ldr	r0, [pc, #68]	; (8000910 <readAdc0+0xcc>)
 80008ca:	f001 ff0d 	bl	80026e8 <HAL_GPIO_WritePin>
 80008ce:	e00d      	b.n	80008ec <readAdc0+0xa8>
	 else if(lightPercent >= 70)
 80008d0:	4b0e      	ldr	r3, [pc, #56]	; (800090c <readAdc0+0xc8>)
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	2b45      	cmp	r3, #69	; 0x45
 80008d6:	d904      	bls.n	80008e2 <readAdc0+0x9e>
		 HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80008d8:	2108      	movs	r1, #8
 80008da:	480d      	ldr	r0, [pc, #52]	; (8000910 <readAdc0+0xcc>)
 80008dc:	f001 ff1c 	bl	8002718 <HAL_GPIO_TogglePin>
 80008e0:	e004      	b.n	80008ec <readAdc0+0xa8>
	 else
		 HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80008e2:	2200      	movs	r2, #0
 80008e4:	2108      	movs	r1, #8
 80008e6:	480a      	ldr	r0, [pc, #40]	; (8000910 <readAdc0+0xcc>)
 80008e8:	f001 fefe 	bl	80026e8 <HAL_GPIO_WritePin>
	 HAL_Delay(20);
 80008ec:	2014      	movs	r0, #20
 80008ee:	f000 fa5d 	bl	8000dac <HAL_Delay>
}
 80008f2:	bf00      	nop
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	2000015c 	.word	0x2000015c
 80008fc:	14f00020 	.word	0x14f00020
 8000900:	20000094 	.word	0x20000094
 8000904:	20000154 	.word	0x20000154
 8000908:	00100101 	.word	0x00100101
 800090c:	20000158 	.word	0x20000158
 8000910:	48000400 	.word	0x48000400

08000914 <readAdc1>:

/* Read PA1 */
void readAdc1(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
	sConfig.Channel = ADC_CHANNEL_6;
 8000918:	4b17      	ldr	r3, [pc, #92]	; (8000978 <readAdc1+0x64>)
 800091a:	4a18      	ldr	r2, [pc, #96]	; (800097c <readAdc1+0x68>)
 800091c:	601a      	str	r2, [r3, #0]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800091e:	4916      	ldr	r1, [pc, #88]	; (8000978 <readAdc1+0x64>)
 8000920:	4817      	ldr	r0, [pc, #92]	; (8000980 <readAdc1+0x6c>)
 8000922:	f000 fef7 	bl	8001714 <HAL_ADC_ConfigChannel>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <readAdc1+0x1c>
	{
		Error_Handler();
 800092c:	f000 f856 	bl	80009dc <Error_Handler>
	}
	HAL_ADC_Start(&hadc1);
 8000930:	4813      	ldr	r0, [pc, #76]	; (8000980 <readAdc1+0x6c>)
 8000932:	f000 fdbd 	bl	80014b0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 5);
 8000936:	2105      	movs	r1, #5
 8000938:	4811      	ldr	r0, [pc, #68]	; (8000980 <readAdc1+0x6c>)
 800093a:	f000 fe4f 	bl	80015dc <HAL_ADC_PollForConversion>
	soilRead = HAL_ADC_GetValue(&hadc1);
 800093e:	4810      	ldr	r0, [pc, #64]	; (8000980 <readAdc1+0x6c>)
 8000940:	f000 fedb 	bl	80016fa <HAL_ADC_GetValue>
 8000944:	4603      	mov	r3, r0
 8000946:	4a0f      	ldr	r2, [pc, #60]	; (8000984 <readAdc1+0x70>)
 8000948:	6013      	str	r3, [r2, #0]
	HAL_ADC_Stop(&hadc1);
 800094a:	480d      	ldr	r0, [pc, #52]	; (8000980 <readAdc1+0x6c>)
 800094c:	f000 fe13 	bl	8001576 <HAL_ADC_Stop>
	soilPercent = (soilRead * 100) / 4095;
 8000950:	4b0c      	ldr	r3, [pc, #48]	; (8000984 <readAdc1+0x70>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	2264      	movs	r2, #100	; 0x64
 8000956:	fb03 f202 	mul.w	r2, r3, r2
 800095a:	4b0b      	ldr	r3, [pc, #44]	; (8000988 <readAdc1+0x74>)
 800095c:	fba3 1302 	umull	r1, r3, r3, r2
 8000960:	1ad2      	subs	r2, r2, r3
 8000962:	0852      	lsrs	r2, r2, #1
 8000964:	4413      	add	r3, r2
 8000966:	0adb      	lsrs	r3, r3, #11
 8000968:	b2da      	uxtb	r2, r3
 800096a:	4b08      	ldr	r3, [pc, #32]	; (800098c <readAdc1+0x78>)
 800096c:	701a      	strb	r2, [r3, #0]
	HAL_Delay(20);
 800096e:	2014      	movs	r0, #20
 8000970:	f000 fa1c 	bl	8000dac <HAL_Delay>
}
 8000974:	bf00      	nop
 8000976:	bd80      	pop	{r7, pc}
 8000978:	2000015c 	.word	0x2000015c
 800097c:	19200040 	.word	0x19200040
 8000980:	20000094 	.word	0x20000094
 8000984:	2000014c 	.word	0x2000014c
 8000988:	00100101 	.word	0x00100101
 800098c:	20000150 	.word	0x20000150

08000990 <buttonCheck>:

/* check that buttonMode is 0 or 1 */
void buttonCheck(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
	buttonread = HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin);
 8000994:	2108      	movs	r1, #8
 8000996:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800099a:	f001 fe8d 	bl	80026b8 <HAL_GPIO_ReadPin>
 800099e:	4603      	mov	r3, r0
 80009a0:	461a      	mov	r2, r3
 80009a2:	4b0c      	ldr	r3, [pc, #48]	; (80009d4 <buttonCheck+0x44>)
 80009a4:	701a      	strb	r2, [r3, #0]
	if(buttonread)
 80009a6:	4b0b      	ldr	r3, [pc, #44]	; (80009d4 <buttonCheck+0x44>)
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d005      	beq.n	80009ba <buttonCheck+0x2a>
		buttonState++;
 80009ae:	4b0a      	ldr	r3, [pc, #40]	; (80009d8 <buttonCheck+0x48>)
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	3301      	adds	r3, #1
 80009b4:	b2da      	uxtb	r2, r3
 80009b6:	4b08      	ldr	r3, [pc, #32]	; (80009d8 <buttonCheck+0x48>)
 80009b8:	701a      	strb	r2, [r3, #0]
	if(buttonState % 2 == 0)
 80009ba:	4b07      	ldr	r3, [pc, #28]	; (80009d8 <buttonCheck+0x48>)
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	f003 0301 	and.w	r3, r3, #1
 80009c2:	b2db      	uxtb	r3, r3
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d102      	bne.n	80009ce <buttonCheck+0x3e>
		buttonState = 0;
 80009c8:	4b03      	ldr	r3, [pc, #12]	; (80009d8 <buttonCheck+0x48>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	701a      	strb	r2, [r3, #0]
}
 80009ce:	bf00      	nop
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	20000159 	.word	0x20000159
 80009d8:	2000015a 	.word	0x2000015a

080009dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009e0:	b672      	cpsid	i
}
 80009e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009e4:	e7fe      	b.n	80009e4 <Error_Handler+0x8>
	...

080009e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	b083      	sub	sp, #12
 80009ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ee:	4b0f      	ldr	r3, [pc, #60]	; (8000a2c <HAL_MspInit+0x44>)
 80009f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009f2:	4a0e      	ldr	r2, [pc, #56]	; (8000a2c <HAL_MspInit+0x44>)
 80009f4:	f043 0301 	orr.w	r3, r3, #1
 80009f8:	6613      	str	r3, [r2, #96]	; 0x60
 80009fa:	4b0c      	ldr	r3, [pc, #48]	; (8000a2c <HAL_MspInit+0x44>)
 80009fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009fe:	f003 0301 	and.w	r3, r3, #1
 8000a02:	607b      	str	r3, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a06:	4b09      	ldr	r3, [pc, #36]	; (8000a2c <HAL_MspInit+0x44>)
 8000a08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a0a:	4a08      	ldr	r2, [pc, #32]	; (8000a2c <HAL_MspInit+0x44>)
 8000a0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a10:	6593      	str	r3, [r2, #88]	; 0x58
 8000a12:	4b06      	ldr	r3, [pc, #24]	; (8000a2c <HAL_MspInit+0x44>)
 8000a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a1a:	603b      	str	r3, [r7, #0]
 8000a1c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a1e:	bf00      	nop
 8000a20:	370c      	adds	r7, #12
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	40021000 	.word	0x40021000

08000a30 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b09e      	sub	sp, #120	; 0x78
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a38:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	601a      	str	r2, [r3, #0]
 8000a40:	605a      	str	r2, [r3, #4]
 8000a42:	609a      	str	r2, [r3, #8]
 8000a44:	60da      	str	r2, [r3, #12]
 8000a46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a48:	f107 0310 	add.w	r3, r7, #16
 8000a4c:	2254      	movs	r2, #84	; 0x54
 8000a4e:	2100      	movs	r1, #0
 8000a50:	4618      	mov	r0, r3
 8000a52:	f003 fd13 	bl	800447c <memset>
  if(hadc->Instance==ADC1)
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	4a1e      	ldr	r2, [pc, #120]	; (8000ad4 <HAL_ADC_MspInit+0xa4>)
 8000a5c:	4293      	cmp	r3, r2
 8000a5e:	d134      	bne.n	8000aca <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000a60:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000a64:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000a66:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8000a6a:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a6c:	f107 0310 	add.w	r3, r7, #16
 8000a70:	4618      	mov	r0, r3
 8000a72:	f003 f9f1 	bl	8003e58 <HAL_RCCEx_PeriphCLKConfig>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d001      	beq.n	8000a80 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000a7c:	f7ff ffae 	bl	80009dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000a80:	4b15      	ldr	r3, [pc, #84]	; (8000ad8 <HAL_ADC_MspInit+0xa8>)
 8000a82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a84:	4a14      	ldr	r2, [pc, #80]	; (8000ad8 <HAL_ADC_MspInit+0xa8>)
 8000a86:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000a8a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a8c:	4b12      	ldr	r3, [pc, #72]	; (8000ad8 <HAL_ADC_MspInit+0xa8>)
 8000a8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a90:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000a94:	60fb      	str	r3, [r7, #12]
 8000a96:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a98:	4b0f      	ldr	r3, [pc, #60]	; (8000ad8 <HAL_ADC_MspInit+0xa8>)
 8000a9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a9c:	4a0e      	ldr	r2, [pc, #56]	; (8000ad8 <HAL_ADC_MspInit+0xa8>)
 8000a9e:	f043 0301 	orr.w	r3, r3, #1
 8000aa2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aa4:	4b0c      	ldr	r3, [pc, #48]	; (8000ad8 <HAL_ADC_MspInit+0xa8>)
 8000aa6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aa8:	f003 0301 	and.w	r3, r3, #1
 8000aac:	60bb      	str	r3, [r7, #8]
 8000aae:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    PA1     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = PHOTORESISTOR_Pin|SOIL_Pin;
 8000ab0:	2303      	movs	r3, #3
 8000ab2:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000ab4:	230b      	movs	r3, #11
 8000ab6:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000abc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ac6:	f001 fc8d 	bl	80023e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000aca:	bf00      	nop
 8000acc:	3778      	adds	r7, #120	; 0x78
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	50040000 	.word	0x50040000
 8000ad8:	40021000 	.word	0x40021000

08000adc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b09e      	sub	sp, #120	; 0x78
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000ae8:	2200      	movs	r2, #0
 8000aea:	601a      	str	r2, [r3, #0]
 8000aec:	605a      	str	r2, [r3, #4]
 8000aee:	609a      	str	r2, [r3, #8]
 8000af0:	60da      	str	r2, [r3, #12]
 8000af2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000af4:	f107 0310 	add.w	r3, r7, #16
 8000af8:	2254      	movs	r2, #84	; 0x54
 8000afa:	2100      	movs	r1, #0
 8000afc:	4618      	mov	r0, r3
 8000afe:	f003 fcbd 	bl	800447c <memset>
  if(hi2c->Instance==I2C1)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4a1f      	ldr	r2, [pc, #124]	; (8000b84 <HAL_I2C_MspInit+0xa8>)
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d137      	bne.n	8000b7c <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000b0c:	2340      	movs	r3, #64	; 0x40
 8000b0e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000b10:	2300      	movs	r3, #0
 8000b12:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b14:	f107 0310 	add.w	r3, r7, #16
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f003 f99d 	bl	8003e58 <HAL_RCCEx_PeriphCLKConfig>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d001      	beq.n	8000b28 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000b24:	f7ff ff5a 	bl	80009dc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b28:	4b17      	ldr	r3, [pc, #92]	; (8000b88 <HAL_I2C_MspInit+0xac>)
 8000b2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b2c:	4a16      	ldr	r2, [pc, #88]	; (8000b88 <HAL_I2C_MspInit+0xac>)
 8000b2e:	f043 0301 	orr.w	r3, r3, #1
 8000b32:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b34:	4b14      	ldr	r3, [pc, #80]	; (8000b88 <HAL_I2C_MspInit+0xac>)
 8000b36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b38:	f003 0301 	and.w	r3, r3, #1
 8000b3c:	60fb      	str	r3, [r7, #12]
 8000b3e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000b40:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000b44:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b46:	2312      	movs	r3, #18
 8000b48:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b4e:	2303      	movs	r3, #3
 8000b50:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b52:	2304      	movs	r3, #4
 8000b54:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b56:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b60:	f001 fc40 	bl	80023e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b64:	4b08      	ldr	r3, [pc, #32]	; (8000b88 <HAL_I2C_MspInit+0xac>)
 8000b66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b68:	4a07      	ldr	r2, [pc, #28]	; (8000b88 <HAL_I2C_MspInit+0xac>)
 8000b6a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b6e:	6593      	str	r3, [r2, #88]	; 0x58
 8000b70:	4b05      	ldr	r3, [pc, #20]	; (8000b88 <HAL_I2C_MspInit+0xac>)
 8000b72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b78:	60bb      	str	r3, [r7, #8]
 8000b7a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000b7c:	bf00      	nop
 8000b7e:	3778      	adds	r7, #120	; 0x78
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	40005400 	.word	0x40005400
 8000b88:	40021000 	.word	0x40021000

08000b8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b90:	e7fe      	b.n	8000b90 <NMI_Handler+0x4>

08000b92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b92:	b480      	push	{r7}
 8000b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b96:	e7fe      	b.n	8000b96 <HardFault_Handler+0x4>

08000b98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b9c:	e7fe      	b.n	8000b9c <MemManage_Handler+0x4>

08000b9e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b9e:	b480      	push	{r7}
 8000ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ba2:	e7fe      	b.n	8000ba2 <BusFault_Handler+0x4>

08000ba4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ba8:	e7fe      	b.n	8000ba8 <UsageFault_Handler+0x4>

08000baa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000baa:	b480      	push	{r7}
 8000bac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bae:	bf00      	nop
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr

08000bb8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bbc:	bf00      	nop
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr

08000bc6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bc6:	b480      	push	{r7}
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bca:	bf00      	nop
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr

08000bd4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bd8:	f000 f8c8 	bl	8000d6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bdc:	bf00      	nop
 8000bde:	bd80      	pop	{r7, pc}

08000be0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b086      	sub	sp, #24
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000be8:	4a14      	ldr	r2, [pc, #80]	; (8000c3c <_sbrk+0x5c>)
 8000bea:	4b15      	ldr	r3, [pc, #84]	; (8000c40 <_sbrk+0x60>)
 8000bec:	1ad3      	subs	r3, r2, r3
 8000bee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bf4:	4b13      	ldr	r3, [pc, #76]	; (8000c44 <_sbrk+0x64>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d102      	bne.n	8000c02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bfc:	4b11      	ldr	r3, [pc, #68]	; (8000c44 <_sbrk+0x64>)
 8000bfe:	4a12      	ldr	r2, [pc, #72]	; (8000c48 <_sbrk+0x68>)
 8000c00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c02:	4b10      	ldr	r3, [pc, #64]	; (8000c44 <_sbrk+0x64>)
 8000c04:	681a      	ldr	r2, [r3, #0]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	4413      	add	r3, r2
 8000c0a:	693a      	ldr	r2, [r7, #16]
 8000c0c:	429a      	cmp	r2, r3
 8000c0e:	d207      	bcs.n	8000c20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c10:	f003 fc0a 	bl	8004428 <__errno>
 8000c14:	4603      	mov	r3, r0
 8000c16:	220c      	movs	r2, #12
 8000c18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c1e:	e009      	b.n	8000c34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c20:	4b08      	ldr	r3, [pc, #32]	; (8000c44 <_sbrk+0x64>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c26:	4b07      	ldr	r3, [pc, #28]	; (8000c44 <_sbrk+0x64>)
 8000c28:	681a      	ldr	r2, [r3, #0]
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	4413      	add	r3, r2
 8000c2e:	4a05      	ldr	r2, [pc, #20]	; (8000c44 <_sbrk+0x64>)
 8000c30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c32:	68fb      	ldr	r3, [r7, #12]
}
 8000c34:	4618      	mov	r0, r3
 8000c36:	3718      	adds	r7, #24
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	20010000 	.word	0x20010000
 8000c40:	00000400 	.word	0x00000400
 8000c44:	20000174 	.word	0x20000174
 8000c48:	20000190 	.word	0x20000190

08000c4c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000c50:	4b06      	ldr	r3, [pc, #24]	; (8000c6c <SystemInit+0x20>)
 8000c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c56:	4a05      	ldr	r2, [pc, #20]	; (8000c6c <SystemInit+0x20>)
 8000c58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000c60:	bf00      	nop
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	e000ed00 	.word	0xe000ed00

08000c70 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ca8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c74:	f7ff ffea 	bl	8000c4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c78:	480c      	ldr	r0, [pc, #48]	; (8000cac <LoopForever+0x6>)
  ldr r1, =_edata
 8000c7a:	490d      	ldr	r1, [pc, #52]	; (8000cb0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c7c:	4a0d      	ldr	r2, [pc, #52]	; (8000cb4 <LoopForever+0xe>)
  movs r3, #0
 8000c7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c80:	e002      	b.n	8000c88 <LoopCopyDataInit>

08000c82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c86:	3304      	adds	r3, #4

08000c88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c8c:	d3f9      	bcc.n	8000c82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c8e:	4a0a      	ldr	r2, [pc, #40]	; (8000cb8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c90:	4c0a      	ldr	r4, [pc, #40]	; (8000cbc <LoopForever+0x16>)
  movs r3, #0
 8000c92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c94:	e001      	b.n	8000c9a <LoopFillZerobss>

08000c96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c98:	3204      	adds	r2, #4

08000c9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c9c:	d3fb      	bcc.n	8000c96 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c9e:	f003 fbc9 	bl	8004434 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ca2:	f7ff fc2f 	bl	8000504 <main>

08000ca6 <LoopForever>:

LoopForever:
    b LoopForever
 8000ca6:	e7fe      	b.n	8000ca6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000ca8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000cac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cb0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000cb4:	08004e8c 	.word	0x08004e8c
  ldr r2, =_sbss
 8000cb8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000cbc:	2000018c 	.word	0x2000018c

08000cc0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000cc0:	e7fe      	b.n	8000cc0 <ADC1_IRQHandler>

08000cc2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cc2:	b580      	push	{r7, lr}
 8000cc4:	b082      	sub	sp, #8
 8000cc6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ccc:	2003      	movs	r0, #3
 8000cce:	f001 fb55 	bl	800237c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cd2:	2000      	movs	r0, #0
 8000cd4:	f000 f80e 	bl	8000cf4 <HAL_InitTick>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d002      	beq.n	8000ce4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	71fb      	strb	r3, [r7, #7]
 8000ce2:	e001      	b.n	8000ce8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ce4:	f7ff fe80 	bl	80009e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ce8:	79fb      	ldrb	r3, [r7, #7]
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	3708      	adds	r7, #8
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
	...

08000cf4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b084      	sub	sp, #16
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000d00:	4b17      	ldr	r3, [pc, #92]	; (8000d60 <HAL_InitTick+0x6c>)
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d023      	beq.n	8000d50 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000d08:	4b16      	ldr	r3, [pc, #88]	; (8000d64 <HAL_InitTick+0x70>)
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	4b14      	ldr	r3, [pc, #80]	; (8000d60 <HAL_InitTick+0x6c>)
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	4619      	mov	r1, r3
 8000d12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d16:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f001 fb53 	bl	80023ca <HAL_SYSTICK_Config>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d10f      	bne.n	8000d4a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	2b0f      	cmp	r3, #15
 8000d2e:	d809      	bhi.n	8000d44 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d30:	2200      	movs	r2, #0
 8000d32:	6879      	ldr	r1, [r7, #4]
 8000d34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000d38:	f001 fb2b 	bl	8002392 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d3c:	4a0a      	ldr	r2, [pc, #40]	; (8000d68 <HAL_InitTick+0x74>)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	6013      	str	r3, [r2, #0]
 8000d42:	e007      	b.n	8000d54 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000d44:	2301      	movs	r3, #1
 8000d46:	73fb      	strb	r3, [r7, #15]
 8000d48:	e004      	b.n	8000d54 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	73fb      	strb	r3, [r7, #15]
 8000d4e:	e001      	b.n	8000d54 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d50:	2301      	movs	r3, #1
 8000d52:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3710      	adds	r7, #16
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	20000008 	.word	0x20000008
 8000d64:	20000000 	.word	0x20000000
 8000d68:	20000004 	.word	0x20000004

08000d6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d70:	4b06      	ldr	r3, [pc, #24]	; (8000d8c <HAL_IncTick+0x20>)
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	461a      	mov	r2, r3
 8000d76:	4b06      	ldr	r3, [pc, #24]	; (8000d90 <HAL_IncTick+0x24>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4413      	add	r3, r2
 8000d7c:	4a04      	ldr	r2, [pc, #16]	; (8000d90 <HAL_IncTick+0x24>)
 8000d7e:	6013      	str	r3, [r2, #0]
}
 8000d80:	bf00      	nop
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	20000008 	.word	0x20000008
 8000d90:	20000178 	.word	0x20000178

08000d94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  return uwTick;
 8000d98:	4b03      	ldr	r3, [pc, #12]	; (8000da8 <HAL_GetTick+0x14>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	20000178 	.word	0x20000178

08000dac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000db4:	f7ff ffee 	bl	8000d94 <HAL_GetTick>
 8000db8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000dc4:	d005      	beq.n	8000dd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000dc6:	4b0a      	ldr	r3, [pc, #40]	; (8000df0 <HAL_Delay+0x44>)
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	461a      	mov	r2, r3
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	4413      	add	r3, r2
 8000dd0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000dd2:	bf00      	nop
 8000dd4:	f7ff ffde 	bl	8000d94 <HAL_GetTick>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	68bb      	ldr	r3, [r7, #8]
 8000ddc:	1ad3      	subs	r3, r2, r3
 8000dde:	68fa      	ldr	r2, [r7, #12]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d8f7      	bhi.n	8000dd4 <HAL_Delay+0x28>
  {
  }
}
 8000de4:	bf00      	nop
 8000de6:	bf00      	nop
 8000de8:	3710      	adds	r7, #16
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	20000008 	.word	0x20000008

08000df4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b083      	sub	sp, #12
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
 8000dfc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	689b      	ldr	r3, [r3, #8]
 8000e02:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	431a      	orrs	r2, r3
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	609a      	str	r2, [r3, #8]
}
 8000e0e:	bf00      	nop
 8000e10:	370c      	adds	r7, #12
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr

08000e1a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000e1a:	b480      	push	{r7}
 8000e1c:	b083      	sub	sp, #12
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	6078      	str	r0, [r7, #4]
 8000e22:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	689b      	ldr	r3, [r3, #8]
 8000e28:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	431a      	orrs	r2, r3
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	609a      	str	r2, [r3, #8]
}
 8000e34:	bf00      	nop
 8000e36:	370c      	adds	r7, #12
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr

08000e40 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000e40:	b480      	push	{r7}
 8000e42:	b083      	sub	sp, #12
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	689b      	ldr	r3, [r3, #8]
 8000e4c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	370c      	adds	r7, #12
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr

08000e5c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b087      	sub	sp, #28
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	60f8      	str	r0, [r7, #12]
 8000e64:	60b9      	str	r1, [r7, #8]
 8000e66:	607a      	str	r2, [r7, #4]
 8000e68:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	3360      	adds	r3, #96	; 0x60
 8000e6e:	461a      	mov	r2, r3
 8000e70:	68bb      	ldr	r3, [r7, #8]
 8000e72:	009b      	lsls	r3, r3, #2
 8000e74:	4413      	add	r3, r2
 8000e76:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	4b08      	ldr	r3, [pc, #32]	; (8000ea0 <LL_ADC_SetOffset+0x44>)
 8000e7e:	4013      	ands	r3, r2
 8000e80:	687a      	ldr	r2, [r7, #4]
 8000e82:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8000e86:	683a      	ldr	r2, [r7, #0]
 8000e88:	430a      	orrs	r2, r1
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000e94:	bf00      	nop
 8000e96:	371c      	adds	r7, #28
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr
 8000ea0:	03fff000 	.word	0x03fff000

08000ea4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b085      	sub	sp, #20
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
 8000eac:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	3360      	adds	r3, #96	; 0x60
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	009b      	lsls	r3, r3, #2
 8000eb8:	4413      	add	r3, r2
 8000eba:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	3714      	adds	r7, #20
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr

08000ed0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b087      	sub	sp, #28
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	60f8      	str	r0, [r7, #12]
 8000ed8:	60b9      	str	r1, [r7, #8]
 8000eda:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	3360      	adds	r3, #96	; 0x60
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	68bb      	ldr	r3, [r7, #8]
 8000ee4:	009b      	lsls	r3, r3, #2
 8000ee6:	4413      	add	r3, r2
 8000ee8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	431a      	orrs	r2, r3
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000efa:	bf00      	nop
 8000efc:	371c      	adds	r7, #28
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr

08000f06 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8000f06:	b480      	push	{r7}
 8000f08:	b083      	sub	sp, #12
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	68db      	ldr	r3, [r3, #12]
 8000f12:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d101      	bne.n	8000f1e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	e000      	b.n	8000f20 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000f1e:	2300      	movs	r3, #0
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	370c      	adds	r7, #12
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr

08000f2c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b087      	sub	sp, #28
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	60f8      	str	r0, [r7, #12]
 8000f34:	60b9      	str	r1, [r7, #8]
 8000f36:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	3330      	adds	r3, #48	; 0x30
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	68bb      	ldr	r3, [r7, #8]
 8000f40:	0a1b      	lsrs	r3, r3, #8
 8000f42:	009b      	lsls	r3, r3, #2
 8000f44:	f003 030c 	and.w	r3, r3, #12
 8000f48:	4413      	add	r3, r2
 8000f4a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	681a      	ldr	r2, [r3, #0]
 8000f50:	68bb      	ldr	r3, [r7, #8]
 8000f52:	f003 031f 	and.w	r3, r3, #31
 8000f56:	211f      	movs	r1, #31
 8000f58:	fa01 f303 	lsl.w	r3, r1, r3
 8000f5c:	43db      	mvns	r3, r3
 8000f5e:	401a      	ands	r2, r3
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	0e9b      	lsrs	r3, r3, #26
 8000f64:	f003 011f 	and.w	r1, r3, #31
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	f003 031f 	and.w	r3, r3, #31
 8000f6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f72:	431a      	orrs	r2, r3
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000f78:	bf00      	nop
 8000f7a:	371c      	adds	r7, #28
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr

08000f84 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b087      	sub	sp, #28
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	3314      	adds	r3, #20
 8000f94:	461a      	mov	r2, r3
 8000f96:	68bb      	ldr	r3, [r7, #8]
 8000f98:	0e5b      	lsrs	r3, r3, #25
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	f003 0304 	and.w	r3, r3, #4
 8000fa0:	4413      	add	r3, r2
 8000fa2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	681a      	ldr	r2, [r3, #0]
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	0d1b      	lsrs	r3, r3, #20
 8000fac:	f003 031f 	and.w	r3, r3, #31
 8000fb0:	2107      	movs	r1, #7
 8000fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb6:	43db      	mvns	r3, r3
 8000fb8:	401a      	ands	r2, r3
 8000fba:	68bb      	ldr	r3, [r7, #8]
 8000fbc:	0d1b      	lsrs	r3, r3, #20
 8000fbe:	f003 031f 	and.w	r3, r3, #31
 8000fc2:	6879      	ldr	r1, [r7, #4]
 8000fc4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fc8:	431a      	orrs	r2, r3
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000fce:	bf00      	nop
 8000fd0:	371c      	adds	r7, #28
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
	...

08000fdc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b085      	sub	sp, #20
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	60f8      	str	r0, [r7, #12]
 8000fe4:	60b9      	str	r1, [r7, #8]
 8000fe6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	401a      	ands	r2, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f003 0318 	and.w	r3, r3, #24
 8000ffe:	4908      	ldr	r1, [pc, #32]	; (8001020 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001000:	40d9      	lsrs	r1, r3
 8001002:	68bb      	ldr	r3, [r7, #8]
 8001004:	400b      	ands	r3, r1
 8001006:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800100a:	431a      	orrs	r2, r3
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001012:	bf00      	nop
 8001014:	3714      	adds	r7, #20
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	0007ffff 	.word	0x0007ffff

08001024 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	689b      	ldr	r3, [r3, #8]
 8001030:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001034:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001038:	687a      	ldr	r2, [r7, #4]
 800103a:	6093      	str	r3, [r2, #8]
}
 800103c:	bf00      	nop
 800103e:	370c      	adds	r7, #12
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr

08001048 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	689b      	ldr	r3, [r3, #8]
 8001054:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001058:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800105c:	d101      	bne.n	8001062 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800105e:	2301      	movs	r3, #1
 8001060:	e000      	b.n	8001064 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001062:	2300      	movs	r3, #0
}
 8001064:	4618      	mov	r0, r3
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr

08001070 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001080:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001084:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800108c:	bf00      	nop
 800108e:	370c      	adds	r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr

08001098 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	689b      	ldr	r3, [r3, #8]
 80010a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010a8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80010ac:	d101      	bne.n	80010b2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80010ae:	2301      	movs	r3, #1
 80010b0:	e000      	b.n	80010b4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80010b2:	2300      	movs	r3, #0
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	370c      	adds	r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr

080010c0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80010d0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80010d4:	f043 0201 	orr.w	r2, r3, #1
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80010dc:	bf00      	nop
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr

080010e8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	689b      	ldr	r3, [r3, #8]
 80010f4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80010f8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80010fc:	f043 0202 	orr.w	r2, r3, #2
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001104:	bf00      	nop
 8001106:	370c      	adds	r7, #12
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr

08001110 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	f003 0301 	and.w	r3, r3, #1
 8001120:	2b01      	cmp	r3, #1
 8001122:	d101      	bne.n	8001128 <LL_ADC_IsEnabled+0x18>
 8001124:	2301      	movs	r3, #1
 8001126:	e000      	b.n	800112a <LL_ADC_IsEnabled+0x1a>
 8001128:	2300      	movs	r3, #0
}
 800112a:	4618      	mov	r0, r3
 800112c:	370c      	adds	r7, #12
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr

08001136 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8001136:	b480      	push	{r7}
 8001138:	b083      	sub	sp, #12
 800113a:	af00      	add	r7, sp, #0
 800113c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	689b      	ldr	r3, [r3, #8]
 8001142:	f003 0302 	and.w	r3, r3, #2
 8001146:	2b02      	cmp	r3, #2
 8001148:	d101      	bne.n	800114e <LL_ADC_IsDisableOngoing+0x18>
 800114a:	2301      	movs	r3, #1
 800114c:	e000      	b.n	8001150 <LL_ADC_IsDisableOngoing+0x1a>
 800114e:	2300      	movs	r3, #0
}
 8001150:	4618      	mov	r0, r3
 8001152:	370c      	adds	r7, #12
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr

0800115c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	689b      	ldr	r3, [r3, #8]
 8001168:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800116c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001170:	f043 0204 	orr.w	r2, r3, #4
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001178:	bf00      	nop
 800117a:	370c      	adds	r7, #12
 800117c:	46bd      	mov	sp, r7
 800117e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001182:	4770      	bx	lr

08001184 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	689b      	ldr	r3, [r3, #8]
 8001190:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001194:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001198:	f043 0210 	orr.w	r2, r3, #16
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80011a0:	bf00      	nop
 80011a2:	370c      	adds	r7, #12
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr

080011ac <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	689b      	ldr	r3, [r3, #8]
 80011b8:	f003 0304 	and.w	r3, r3, #4
 80011bc:	2b04      	cmp	r3, #4
 80011be:	d101      	bne.n	80011c4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80011c0:	2301      	movs	r3, #1
 80011c2:	e000      	b.n	80011c6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80011c4:	2300      	movs	r3, #0
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	370c      	adds	r7, #12
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr

080011d2 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80011d2:	b480      	push	{r7}
 80011d4:	b083      	sub	sp, #12
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80011e2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80011e6:	f043 0220 	orr.w	r2, r3, #32
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80011ee:	bf00      	nop
 80011f0:	370c      	adds	r7, #12
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr

080011fa <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80011fa:	b480      	push	{r7}
 80011fc:	b083      	sub	sp, #12
 80011fe:	af00      	add	r7, sp, #0
 8001200:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	689b      	ldr	r3, [r3, #8]
 8001206:	f003 0308 	and.w	r3, r3, #8
 800120a:	2b08      	cmp	r3, #8
 800120c:	d101      	bne.n	8001212 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800120e:	2301      	movs	r3, #1
 8001210:	e000      	b.n	8001214 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001212:	2300      	movs	r3, #0
}
 8001214:	4618      	mov	r0, r3
 8001216:	370c      	adds	r7, #12
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr

08001220 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b088      	sub	sp, #32
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001228:	2300      	movs	r3, #0
 800122a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800122c:	2300      	movs	r3, #0
 800122e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d101      	bne.n	800123a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001236:	2301      	movs	r3, #1
 8001238:	e12c      	b.n	8001494 <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	691b      	ldr	r3, [r3, #16]
 800123e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001244:	2b00      	cmp	r3, #0
 8001246:	d109      	bne.n	800125c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001248:	6878      	ldr	r0, [r7, #4]
 800124a:	f7ff fbf1 	bl	8000a30 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2200      	movs	r2, #0
 8001252:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2200      	movs	r2, #0
 8001258:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff fef1 	bl	8001048 <LL_ADC_IsDeepPowerDownEnabled>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d004      	beq.n	8001276 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff fed7 	bl	8001024 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4618      	mov	r0, r3
 800127c:	f7ff ff0c 	bl	8001098 <LL_ADC_IsInternalRegulatorEnabled>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d115      	bne.n	80012b2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff fef0 	bl	8001070 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001290:	4b82      	ldr	r3, [pc, #520]	; (800149c <HAL_ADC_Init+0x27c>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	099b      	lsrs	r3, r3, #6
 8001296:	4a82      	ldr	r2, [pc, #520]	; (80014a0 <HAL_ADC_Init+0x280>)
 8001298:	fba2 2303 	umull	r2, r3, r2, r3
 800129c:	099b      	lsrs	r3, r3, #6
 800129e:	3301      	adds	r3, #1
 80012a0:	005b      	lsls	r3, r3, #1
 80012a2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80012a4:	e002      	b.n	80012ac <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80012a6:	68bb      	ldr	r3, [r7, #8]
 80012a8:	3b01      	subs	r3, #1
 80012aa:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d1f9      	bne.n	80012a6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff feee 	bl	8001098 <LL_ADC_IsInternalRegulatorEnabled>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d10d      	bne.n	80012de <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012c6:	f043 0210 	orr.w	r2, r3, #16
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012d2:	f043 0201 	orr.w	r2, r3, #1
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff ff62 	bl	80011ac <LL_ADC_REG_IsConversionOngoing>
 80012e8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012ee:	f003 0310 	and.w	r3, r3, #16
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	f040 80c5 	bne.w	8001482 <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	f040 80c1 	bne.w	8001482 <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001304:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001308:	f043 0202 	orr.w	r2, r3, #2
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4618      	mov	r0, r3
 8001316:	f7ff fefb 	bl	8001110 <LL_ADC_IsEnabled>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d10b      	bne.n	8001338 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001320:	4860      	ldr	r0, [pc, #384]	; (80014a4 <HAL_ADC_Init+0x284>)
 8001322:	f7ff fef5 	bl	8001110 <LL_ADC_IsEnabled>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d105      	bne.n	8001338 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	4619      	mov	r1, r3
 8001332:	485d      	ldr	r0, [pc, #372]	; (80014a8 <HAL_ADC_Init+0x288>)
 8001334:	f7ff fd5e 	bl	8000df4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	7e5b      	ldrb	r3, [r3, #25]
 800133c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001342:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001348:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800134e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001356:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001358:	4313      	orrs	r3, r2
 800135a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d106      	bne.n	8001374 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800136a:	3b01      	subs	r3, #1
 800136c:	045b      	lsls	r3, r3, #17
 800136e:	69ba      	ldr	r2, [r7, #24]
 8001370:	4313      	orrs	r3, r2
 8001372:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001378:	2b00      	cmp	r3, #0
 800137a:	d009      	beq.n	8001390 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001380:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001388:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800138a:	69ba      	ldr	r2, [r7, #24]
 800138c:	4313      	orrs	r3, r2
 800138e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	68da      	ldr	r2, [r3, #12]
 8001396:	4b45      	ldr	r3, [pc, #276]	; (80014ac <HAL_ADC_Init+0x28c>)
 8001398:	4013      	ands	r3, r2
 800139a:	687a      	ldr	r2, [r7, #4]
 800139c:	6812      	ldr	r2, [r2, #0]
 800139e:	69b9      	ldr	r1, [r7, #24]
 80013a0:	430b      	orrs	r3, r1
 80013a2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff feff 	bl	80011ac <LL_ADC_REG_IsConversionOngoing>
 80013ae:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4618      	mov	r0, r3
 80013b6:	f7ff ff20 	bl	80011fa <LL_ADC_INJ_IsConversionOngoing>
 80013ba:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d13d      	bne.n	800143e <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d13a      	bne.n	800143e <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80013cc:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80013d4:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80013d6:	4313      	orrs	r3, r2
 80013d8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	68db      	ldr	r3, [r3, #12]
 80013e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80013e4:	f023 0302 	bic.w	r3, r3, #2
 80013e8:	687a      	ldr	r2, [r7, #4]
 80013ea:	6812      	ldr	r2, [r2, #0]
 80013ec:	69b9      	ldr	r1, [r7, #24]
 80013ee:	430b      	orrs	r3, r1
 80013f0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d118      	bne.n	800142e <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	691b      	ldr	r3, [r3, #16]
 8001402:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001406:	f023 0304 	bic.w	r3, r3, #4
 800140a:	687a      	ldr	r2, [r7, #4]
 800140c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800140e:	687a      	ldr	r2, [r7, #4]
 8001410:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001412:	4311      	orrs	r1, r2
 8001414:	687a      	ldr	r2, [r7, #4]
 8001416:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001418:	4311      	orrs	r1, r2
 800141a:	687a      	ldr	r2, [r7, #4]
 800141c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800141e:	430a      	orrs	r2, r1
 8001420:	431a      	orrs	r2, r3
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f042 0201 	orr.w	r2, r2, #1
 800142a:	611a      	str	r2, [r3, #16]
 800142c:	e007      	b.n	800143e <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	691a      	ldr	r2, [r3, #16]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f022 0201 	bic.w	r2, r2, #1
 800143c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	691b      	ldr	r3, [r3, #16]
 8001442:	2b01      	cmp	r3, #1
 8001444:	d10c      	bne.n	8001460 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144c:	f023 010f 	bic.w	r1, r3, #15
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	69db      	ldr	r3, [r3, #28]
 8001454:	1e5a      	subs	r2, r3, #1
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	430a      	orrs	r2, r1
 800145c:	631a      	str	r2, [r3, #48]	; 0x30
 800145e:	e007      	b.n	8001470 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f022 020f 	bic.w	r2, r2, #15
 800146e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001474:	f023 0303 	bic.w	r3, r3, #3
 8001478:	f043 0201 	orr.w	r2, r3, #1
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	655a      	str	r2, [r3, #84]	; 0x54
 8001480:	e007      	b.n	8001492 <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001486:	f043 0210 	orr.w	r2, r3, #16
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001492:	7ffb      	ldrb	r3, [r7, #31]
}
 8001494:	4618      	mov	r0, r3
 8001496:	3720      	adds	r7, #32
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	20000000 	.word	0x20000000
 80014a0:	053e2d63 	.word	0x053e2d63
 80014a4:	50040000 	.word	0x50040000
 80014a8:	50040300 	.word	0x50040300
 80014ac:	fff0c007 	.word	0xfff0c007

080014b0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff fe75 	bl	80011ac <LL_ADC_REG_IsConversionOngoing>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d14f      	bne.n	8001568 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d101      	bne.n	80014d6 <HAL_ADC_Start+0x26>
 80014d2:	2302      	movs	r3, #2
 80014d4:	e04b      	b.n	800156e <HAL_ADC_Start+0xbe>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2201      	movs	r2, #1
 80014da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f000 fdb4 	bl	800204c <ADC_Enable>
 80014e4:	4603      	mov	r3, r0
 80014e6:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80014e8:	7bfb      	ldrb	r3, [r7, #15]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d137      	bne.n	800155e <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014f2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80014f6:	f023 0301 	bic.w	r3, r3, #1
 80014fa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001506:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800150a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800150e:	d106      	bne.n	800151e <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001514:	f023 0206 	bic.w	r2, r3, #6
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	659a      	str	r2, [r3, #88]	; 0x58
 800151c:	e002      	b.n	8001524 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2200      	movs	r2, #0
 8001522:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	221c      	movs	r2, #28
 800152a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2200      	movs	r2, #0
 8001530:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	68db      	ldr	r3, [r3, #12]
 800153a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800153e:	2b00      	cmp	r3, #0
 8001540:	d007      	beq.n	8001552 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001546:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800154a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4618      	mov	r0, r3
 8001558:	f7ff fe00 	bl	800115c <LL_ADC_REG_StartConversion>
 800155c:	e006      	b.n	800156c <HAL_ADC_Start+0xbc>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2200      	movs	r2, #0
 8001562:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001566:	e001      	b.n	800156c <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001568:	2302      	movs	r3, #2
 800156a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 800156c:	7bfb      	ldrb	r3, [r7, #15]
}
 800156e:	4618      	mov	r0, r3
 8001570:	3710      	adds	r7, #16
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001576:	b580      	push	{r7, lr}
 8001578:	b084      	sub	sp, #16
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001584:	2b01      	cmp	r3, #1
 8001586:	d101      	bne.n	800158c <HAL_ADC_Stop+0x16>
 8001588:	2302      	movs	r3, #2
 800158a:	e023      	b.n	80015d4 <HAL_ADC_Stop+0x5e>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2201      	movs	r2, #1
 8001590:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001594:	2103      	movs	r1, #3
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f000 fc9c 	bl	8001ed4 <ADC_ConversionStop>
 800159c:	4603      	mov	r3, r0
 800159e:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80015a0:	7bfb      	ldrb	r3, [r7, #15]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d111      	bne.n	80015ca <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f000 fdd6 	bl	8002158 <ADC_Disable>
 80015ac:	4603      	mov	r3, r0
 80015ae:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80015b0:	7bfb      	ldrb	r3, [r7, #15]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d109      	bne.n	80015ca <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015ba:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80015be:	f023 0301 	bic.w	r3, r3, #1
 80015c2:	f043 0201 	orr.w	r2, r3, #1
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2200      	movs	r2, #0
 80015ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80015d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3710      	adds	r7, #16
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}

080015dc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b086      	sub	sp, #24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
 80015e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	695b      	ldr	r3, [r3, #20]
 80015ea:	2b08      	cmp	r3, #8
 80015ec:	d102      	bne.n	80015f4 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80015ee:	2308      	movs	r3, #8
 80015f0:	617b      	str	r3, [r7, #20]
 80015f2:	e010      	b.n	8001616 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	68db      	ldr	r3, [r3, #12]
 80015fa:	f003 0301 	and.w	r3, r3, #1
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d007      	beq.n	8001612 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001606:	f043 0220 	orr.w	r2, r3, #32
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_ERROR;
 800160e:	2301      	movs	r3, #1
 8001610:	e06f      	b.n	80016f2 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8001612:	2304      	movs	r3, #4
 8001614:	617b      	str	r3, [r7, #20]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001616:	f7ff fbbd 	bl	8000d94 <HAL_GetTick>
 800161a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800161c:	e021      	b.n	8001662 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001624:	d01d      	beq.n	8001662 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001626:	f7ff fbb5 	bl	8000d94 <HAL_GetTick>
 800162a:	4602      	mov	r2, r0
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	683a      	ldr	r2, [r7, #0]
 8001632:	429a      	cmp	r2, r3
 8001634:	d302      	bcc.n	800163c <HAL_ADC_PollForConversion+0x60>
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d112      	bne.n	8001662 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	4013      	ands	r3, r2
 8001646:	2b00      	cmp	r3, #0
 8001648:	d10b      	bne.n	8001662 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800164e:	f043 0204 	orr.w	r2, r3, #4
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2200      	movs	r2, #0
 800165a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e047      	b.n	80016f2 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	4013      	ands	r3, r2
 800166c:	2b00      	cmp	r3, #0
 800166e:	d0d6      	beq.n	800161e <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001674:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4618      	mov	r0, r3
 8001682:	f7ff fc40 	bl	8000f06 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d01c      	beq.n	80016c6 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	7e5b      	ldrb	r3, [r3, #25]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d118      	bne.n	80016c6 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f003 0308 	and.w	r3, r3, #8
 800169e:	2b08      	cmp	r3, #8
 80016a0:	d111      	bne.n	80016c6 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d105      	bne.n	80016c6 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016be:	f043 0201 	orr.w	r2, r3, #1
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	655a      	str	r2, [r3, #84]	; 0x54
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	60fb      	str	r3, [r7, #12]
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	2b08      	cmp	r3, #8
 80016d2:	d104      	bne.n	80016de <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	2208      	movs	r2, #8
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	e008      	b.n	80016f0 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d103      	bne.n	80016f0 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	220c      	movs	r2, #12
 80016ee:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80016f0:	2300      	movs	r3, #0
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3718      	adds	r7, #24
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}

080016fa <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80016fa:	b480      	push	{r7}
 80016fc:	b083      	sub	sp, #12
 80016fe:	af00      	add	r7, sp, #0
 8001700:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001708:	4618      	mov	r0, r3
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr

08001714 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b0b6      	sub	sp, #216	; 0xd8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800171e:	2300      	movs	r3, #0
 8001720:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001724:	2300      	movs	r3, #0
 8001726:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800172e:	2b01      	cmp	r3, #1
 8001730:	d101      	bne.n	8001736 <HAL_ADC_ConfigChannel+0x22>
 8001732:	2302      	movs	r3, #2
 8001734:	e3b9      	b.n	8001eaa <HAL_ADC_ConfigChannel+0x796>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2201      	movs	r2, #1
 800173a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff fd32 	bl	80011ac <LL_ADC_REG_IsConversionOngoing>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	f040 839e 	bne.w	8001e8c <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	2b05      	cmp	r3, #5
 8001756:	d824      	bhi.n	80017a2 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	3b02      	subs	r3, #2
 800175e:	2b03      	cmp	r3, #3
 8001760:	d81b      	bhi.n	800179a <HAL_ADC_ConfigChannel+0x86>
 8001762:	a201      	add	r2, pc, #4	; (adr r2, 8001768 <HAL_ADC_ConfigChannel+0x54>)
 8001764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001768:	08001779 	.word	0x08001779
 800176c:	08001781 	.word	0x08001781
 8001770:	08001789 	.word	0x08001789
 8001774:	08001791 	.word	0x08001791
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	220c      	movs	r2, #12
 800177c:	605a      	str	r2, [r3, #4]
          break;
 800177e:	e011      	b.n	80017a4 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	2212      	movs	r2, #18
 8001784:	605a      	str	r2, [r3, #4]
          break;
 8001786:	e00d      	b.n	80017a4 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	2218      	movs	r2, #24
 800178c:	605a      	str	r2, [r3, #4]
          break;
 800178e:	e009      	b.n	80017a4 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001796:	605a      	str	r2, [r3, #4]
          break;
 8001798:	e004      	b.n	80017a4 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	2206      	movs	r2, #6
 800179e:	605a      	str	r2, [r3, #4]
          break;
 80017a0:	e000      	b.n	80017a4 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80017a2:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6818      	ldr	r0, [r3, #0]
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	6859      	ldr	r1, [r3, #4]
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	461a      	mov	r2, r3
 80017b2:	f7ff fbbb 	bl	8000f2c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff fcf6 	bl	80011ac <LL_ADC_REG_IsConversionOngoing>
 80017c0:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7ff fd16 	bl	80011fa <LL_ADC_INJ_IsConversionOngoing>
 80017ce:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80017d2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	f040 81a6 	bne.w	8001b28 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80017dc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	f040 81a1 	bne.w	8001b28 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6818      	ldr	r0, [r3, #0]
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	6819      	ldr	r1, [r3, #0]
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	461a      	mov	r2, r3
 80017f4:	f7ff fbc6 	bl	8000f84 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	695a      	ldr	r2, [r3, #20]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	68db      	ldr	r3, [r3, #12]
 8001802:	08db      	lsrs	r3, r3, #3
 8001804:	f003 0303 	and.w	r3, r3, #3
 8001808:	005b      	lsls	r3, r3, #1
 800180a:	fa02 f303 	lsl.w	r3, r2, r3
 800180e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	691b      	ldr	r3, [r3, #16]
 8001816:	2b04      	cmp	r3, #4
 8001818:	d00a      	beq.n	8001830 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6818      	ldr	r0, [r3, #0]
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	6919      	ldr	r1, [r3, #16]
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800182a:	f7ff fb17 	bl	8000e5c <LL_ADC_SetOffset>
 800182e:	e17b      	b.n	8001b28 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2100      	movs	r1, #0
 8001836:	4618      	mov	r0, r3
 8001838:	f7ff fb34 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 800183c:	4603      	mov	r3, r0
 800183e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001842:	2b00      	cmp	r3, #0
 8001844:	d10a      	bne.n	800185c <HAL_ADC_ConfigChannel+0x148>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	2100      	movs	r1, #0
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff fb29 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 8001852:	4603      	mov	r3, r0
 8001854:	0e9b      	lsrs	r3, r3, #26
 8001856:	f003 021f 	and.w	r2, r3, #31
 800185a:	e01e      	b.n	800189a <HAL_ADC_ConfigChannel+0x186>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	2100      	movs	r1, #0
 8001862:	4618      	mov	r0, r3
 8001864:	f7ff fb1e 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 8001868:	4603      	mov	r3, r0
 800186a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800186e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001872:	fa93 f3a3 	rbit	r3, r3
 8001876:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800187a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800187e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001882:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d101      	bne.n	800188e <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 800188a:	2320      	movs	r3, #32
 800188c:	e004      	b.n	8001898 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 800188e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001892:	fab3 f383 	clz	r3, r3
 8001896:	b2db      	uxtb	r3, r3
 8001898:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d105      	bne.n	80018b2 <HAL_ADC_ConfigChannel+0x19e>
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	0e9b      	lsrs	r3, r3, #26
 80018ac:	f003 031f 	and.w	r3, r3, #31
 80018b0:	e018      	b.n	80018e4 <HAL_ADC_ConfigChannel+0x1d0>
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80018be:	fa93 f3a3 	rbit	r3, r3
 80018c2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80018c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80018ca:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80018ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d101      	bne.n	80018da <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 80018d6:	2320      	movs	r3, #32
 80018d8:	e004      	b.n	80018e4 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 80018da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80018de:	fab3 f383 	clz	r3, r3
 80018e2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d106      	bne.n	80018f6 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2200      	movs	r2, #0
 80018ee:	2100      	movs	r1, #0
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7ff faed 	bl	8000ed0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2101      	movs	r1, #1
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff fad1 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 8001902:	4603      	mov	r3, r0
 8001904:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001908:	2b00      	cmp	r3, #0
 800190a:	d10a      	bne.n	8001922 <HAL_ADC_ConfigChannel+0x20e>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2101      	movs	r1, #1
 8001912:	4618      	mov	r0, r3
 8001914:	f7ff fac6 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 8001918:	4603      	mov	r3, r0
 800191a:	0e9b      	lsrs	r3, r3, #26
 800191c:	f003 021f 	and.w	r2, r3, #31
 8001920:	e01e      	b.n	8001960 <HAL_ADC_ConfigChannel+0x24c>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	2101      	movs	r1, #1
 8001928:	4618      	mov	r0, r3
 800192a:	f7ff fabb 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 800192e:	4603      	mov	r3, r0
 8001930:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001934:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001938:	fa93 f3a3 	rbit	r3, r3
 800193c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8001940:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001944:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8001948:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800194c:	2b00      	cmp	r3, #0
 800194e:	d101      	bne.n	8001954 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8001950:	2320      	movs	r3, #32
 8001952:	e004      	b.n	800195e <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8001954:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001958:	fab3 f383 	clz	r3, r3
 800195c:	b2db      	uxtb	r3, r3
 800195e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001968:	2b00      	cmp	r3, #0
 800196a:	d105      	bne.n	8001978 <HAL_ADC_ConfigChannel+0x264>
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	0e9b      	lsrs	r3, r3, #26
 8001972:	f003 031f 	and.w	r3, r3, #31
 8001976:	e018      	b.n	80019aa <HAL_ADC_ConfigChannel+0x296>
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001980:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001984:	fa93 f3a3 	rbit	r3, r3
 8001988:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800198c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001990:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8001994:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001998:	2b00      	cmp	r3, #0
 800199a:	d101      	bne.n	80019a0 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 800199c:	2320      	movs	r3, #32
 800199e:	e004      	b.n	80019aa <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 80019a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80019a4:	fab3 f383 	clz	r3, r3
 80019a8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80019aa:	429a      	cmp	r2, r3
 80019ac:	d106      	bne.n	80019bc <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	2200      	movs	r2, #0
 80019b4:	2101      	movs	r1, #1
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7ff fa8a 	bl	8000ed0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2102      	movs	r1, #2
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7ff fa6e 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 80019c8:	4603      	mov	r3, r0
 80019ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d10a      	bne.n	80019e8 <HAL_ADC_ConfigChannel+0x2d4>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	2102      	movs	r1, #2
 80019d8:	4618      	mov	r0, r3
 80019da:	f7ff fa63 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 80019de:	4603      	mov	r3, r0
 80019e0:	0e9b      	lsrs	r3, r3, #26
 80019e2:	f003 021f 	and.w	r2, r3, #31
 80019e6:	e01e      	b.n	8001a26 <HAL_ADC_ConfigChannel+0x312>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	2102      	movs	r1, #2
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7ff fa58 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 80019f4:	4603      	mov	r3, r0
 80019f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80019fe:	fa93 f3a3 	rbit	r3, r3
 8001a02:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8001a06:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001a0a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8001a0e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d101      	bne.n	8001a1a <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8001a16:	2320      	movs	r3, #32
 8001a18:	e004      	b.n	8001a24 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8001a1a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a1e:	fab3 f383 	clz	r3, r3
 8001a22:	b2db      	uxtb	r3, r3
 8001a24:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d105      	bne.n	8001a3e <HAL_ADC_ConfigChannel+0x32a>
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	0e9b      	lsrs	r3, r3, #26
 8001a38:	f003 031f 	and.w	r3, r3, #31
 8001a3c:	e016      	b.n	8001a6c <HAL_ADC_ConfigChannel+0x358>
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a46:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001a4a:	fa93 f3a3 	rbit	r3, r3
 8001a4e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8001a50:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001a52:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8001a56:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d101      	bne.n	8001a62 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8001a5e:	2320      	movs	r3, #32
 8001a60:	e004      	b.n	8001a6c <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8001a62:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001a66:	fab3 f383 	clz	r3, r3
 8001a6a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d106      	bne.n	8001a7e <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	2200      	movs	r2, #0
 8001a76:	2102      	movs	r1, #2
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff fa29 	bl	8000ed0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	2103      	movs	r1, #3
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7ff fa0d 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d10a      	bne.n	8001aaa <HAL_ADC_ConfigChannel+0x396>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2103      	movs	r1, #3
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f7ff fa02 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	0e9b      	lsrs	r3, r3, #26
 8001aa4:	f003 021f 	and.w	r2, r3, #31
 8001aa8:	e017      	b.n	8001ada <HAL_ADC_ConfigChannel+0x3c6>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	2103      	movs	r1, #3
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7ff f9f7 	bl	8000ea4 <LL_ADC_GetOffsetChannel>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001abc:	fa93 f3a3 	rbit	r3, r3
 8001ac0:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001ac2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ac4:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001ac6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d101      	bne.n	8001ad0 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8001acc:	2320      	movs	r3, #32
 8001ace:	e003      	b.n	8001ad8 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8001ad0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ad2:	fab3 f383 	clz	r3, r3
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d105      	bne.n	8001af2 <HAL_ADC_ConfigChannel+0x3de>
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	0e9b      	lsrs	r3, r3, #26
 8001aec:	f003 031f 	and.w	r3, r3, #31
 8001af0:	e011      	b.n	8001b16 <HAL_ADC_ConfigChannel+0x402>
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001af8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001afa:	fa93 f3a3 	rbit	r3, r3
 8001afe:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001b00:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001b02:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001b04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d101      	bne.n	8001b0e <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8001b0a:	2320      	movs	r3, #32
 8001b0c:	e003      	b.n	8001b16 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8001b0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b10:	fab3 f383 	clz	r3, r3
 8001b14:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001b16:	429a      	cmp	r2, r3
 8001b18:	d106      	bne.n	8001b28 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	2200      	movs	r2, #0
 8001b20:	2103      	movs	r1, #3
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7ff f9d4 	bl	8000ed0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7ff faef 	bl	8001110 <LL_ADC_IsEnabled>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	f040 813f 	bne.w	8001db8 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6818      	ldr	r0, [r3, #0]
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	6819      	ldr	r1, [r3, #0]
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	68db      	ldr	r3, [r3, #12]
 8001b46:	461a      	mov	r2, r3
 8001b48:	f7ff fa48 	bl	8000fdc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	4a8e      	ldr	r2, [pc, #568]	; (8001d8c <HAL_ADC_ConfigChannel+0x678>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	f040 8130 	bne.w	8001db8 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d10b      	bne.n	8001b80 <HAL_ADC_ConfigChannel+0x46c>
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	0e9b      	lsrs	r3, r3, #26
 8001b6e:	3301      	adds	r3, #1
 8001b70:	f003 031f 	and.w	r3, r3, #31
 8001b74:	2b09      	cmp	r3, #9
 8001b76:	bf94      	ite	ls
 8001b78:	2301      	movls	r3, #1
 8001b7a:	2300      	movhi	r3, #0
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	e019      	b.n	8001bb4 <HAL_ADC_ConfigChannel+0x4a0>
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b86:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b88:	fa93 f3a3 	rbit	r3, r3
 8001b8c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8001b8e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001b90:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8001b92:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d101      	bne.n	8001b9c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8001b98:	2320      	movs	r3, #32
 8001b9a:	e003      	b.n	8001ba4 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8001b9c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b9e:	fab3 f383 	clz	r3, r3
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	f003 031f 	and.w	r3, r3, #31
 8001baa:	2b09      	cmp	r3, #9
 8001bac:	bf94      	ite	ls
 8001bae:	2301      	movls	r3, #1
 8001bb0:	2300      	movhi	r3, #0
 8001bb2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d079      	beq.n	8001cac <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d107      	bne.n	8001bd4 <HAL_ADC_ConfigChannel+0x4c0>
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	0e9b      	lsrs	r3, r3, #26
 8001bca:	3301      	adds	r3, #1
 8001bcc:	069b      	lsls	r3, r3, #26
 8001bce:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001bd2:	e015      	b.n	8001c00 <HAL_ADC_ConfigChannel+0x4ec>
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bda:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001bdc:	fa93 f3a3 	rbit	r3, r3
 8001be0:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001be2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001be4:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8001be6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d101      	bne.n	8001bf0 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8001bec:	2320      	movs	r3, #32
 8001bee:	e003      	b.n	8001bf8 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8001bf0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001bf2:	fab3 f383 	clz	r3, r3
 8001bf6:	b2db      	uxtb	r3, r3
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	069b      	lsls	r3, r3, #26
 8001bfc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d109      	bne.n	8001c20 <HAL_ADC_ConfigChannel+0x50c>
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	0e9b      	lsrs	r3, r3, #26
 8001c12:	3301      	adds	r3, #1
 8001c14:	f003 031f 	and.w	r3, r3, #31
 8001c18:	2101      	movs	r1, #1
 8001c1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c1e:	e017      	b.n	8001c50 <HAL_ADC_ConfigChannel+0x53c>
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c28:	fa93 f3a3 	rbit	r3, r3
 8001c2c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8001c2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c30:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8001c32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d101      	bne.n	8001c3c <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8001c38:	2320      	movs	r3, #32
 8001c3a:	e003      	b.n	8001c44 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8001c3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c3e:	fab3 f383 	clz	r3, r3
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	3301      	adds	r3, #1
 8001c46:	f003 031f 	and.w	r3, r3, #31
 8001c4a:	2101      	movs	r1, #1
 8001c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c50:	ea42 0103 	orr.w	r1, r2, r3
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d10a      	bne.n	8001c76 <HAL_ADC_ConfigChannel+0x562>
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	0e9b      	lsrs	r3, r3, #26
 8001c66:	3301      	adds	r3, #1
 8001c68:	f003 021f 	and.w	r2, r3, #31
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	005b      	lsls	r3, r3, #1
 8001c70:	4413      	add	r3, r2
 8001c72:	051b      	lsls	r3, r3, #20
 8001c74:	e018      	b.n	8001ca8 <HAL_ADC_ConfigChannel+0x594>
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c7e:	fa93 f3a3 	rbit	r3, r3
 8001c82:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001c84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c86:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8001c88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d101      	bne.n	8001c92 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8001c8e:	2320      	movs	r3, #32
 8001c90:	e003      	b.n	8001c9a <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8001c92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c94:	fab3 f383 	clz	r3, r3
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	3301      	adds	r3, #1
 8001c9c:	f003 021f 	and.w	r2, r3, #31
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	005b      	lsls	r3, r3, #1
 8001ca4:	4413      	add	r3, r2
 8001ca6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001ca8:	430b      	orrs	r3, r1
 8001caa:	e080      	b.n	8001dae <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d107      	bne.n	8001cc8 <HAL_ADC_ConfigChannel+0x5b4>
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	0e9b      	lsrs	r3, r3, #26
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	069b      	lsls	r3, r3, #26
 8001cc2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001cc6:	e015      	b.n	8001cf4 <HAL_ADC_ConfigChannel+0x5e0>
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cd0:	fa93 f3a3 	rbit	r3, r3
 8001cd4:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8001cd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cd8:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8001cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d101      	bne.n	8001ce4 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8001ce0:	2320      	movs	r3, #32
 8001ce2:	e003      	b.n	8001cec <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8001ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ce6:	fab3 f383 	clz	r3, r3
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	3301      	adds	r3, #1
 8001cee:	069b      	lsls	r3, r3, #26
 8001cf0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d109      	bne.n	8001d14 <HAL_ADC_ConfigChannel+0x600>
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	0e9b      	lsrs	r3, r3, #26
 8001d06:	3301      	adds	r3, #1
 8001d08:	f003 031f 	and.w	r3, r3, #31
 8001d0c:	2101      	movs	r1, #1
 8001d0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d12:	e017      	b.n	8001d44 <HAL_ADC_ConfigChannel+0x630>
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d1a:	6a3b      	ldr	r3, [r7, #32]
 8001d1c:	fa93 f3a3 	rbit	r3, r3
 8001d20:	61fb      	str	r3, [r7, #28]
  return result;
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d101      	bne.n	8001d30 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8001d2c:	2320      	movs	r3, #32
 8001d2e:	e003      	b.n	8001d38 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8001d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d32:	fab3 f383 	clz	r3, r3
 8001d36:	b2db      	uxtb	r3, r3
 8001d38:	3301      	adds	r3, #1
 8001d3a:	f003 031f 	and.w	r3, r3, #31
 8001d3e:	2101      	movs	r1, #1
 8001d40:	fa01 f303 	lsl.w	r3, r1, r3
 8001d44:	ea42 0103 	orr.w	r1, r2, r3
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d10d      	bne.n	8001d70 <HAL_ADC_ConfigChannel+0x65c>
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	0e9b      	lsrs	r3, r3, #26
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	f003 021f 	and.w	r2, r3, #31
 8001d60:	4613      	mov	r3, r2
 8001d62:	005b      	lsls	r3, r3, #1
 8001d64:	4413      	add	r3, r2
 8001d66:	3b1e      	subs	r3, #30
 8001d68:	051b      	lsls	r3, r3, #20
 8001d6a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d6e:	e01d      	b.n	8001dac <HAL_ADC_ConfigChannel+0x698>
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	fa93 f3a3 	rbit	r3, r3
 8001d7c:	613b      	str	r3, [r7, #16]
  return result;
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001d82:	69bb      	ldr	r3, [r7, #24]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d103      	bne.n	8001d90 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8001d88:	2320      	movs	r3, #32
 8001d8a:	e005      	b.n	8001d98 <HAL_ADC_ConfigChannel+0x684>
 8001d8c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001d90:	69bb      	ldr	r3, [r7, #24]
 8001d92:	fab3 f383 	clz	r3, r3
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	3301      	adds	r3, #1
 8001d9a:	f003 021f 	and.w	r2, r3, #31
 8001d9e:	4613      	mov	r3, r2
 8001da0:	005b      	lsls	r3, r3, #1
 8001da2:	4413      	add	r3, r2
 8001da4:	3b1e      	subs	r3, #30
 8001da6:	051b      	lsls	r3, r3, #20
 8001da8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001dac:	430b      	orrs	r3, r1
 8001dae:	683a      	ldr	r2, [r7, #0]
 8001db0:	6892      	ldr	r2, [r2, #8]
 8001db2:	4619      	mov	r1, r3
 8001db4:	f7ff f8e6 	bl	8000f84 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	4b3d      	ldr	r3, [pc, #244]	; (8001eb4 <HAL_ADC_ConfigChannel+0x7a0>)
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d06c      	beq.n	8001e9e <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001dc4:	483c      	ldr	r0, [pc, #240]	; (8001eb8 <HAL_ADC_ConfigChannel+0x7a4>)
 8001dc6:	f7ff f83b 	bl	8000e40 <LL_ADC_GetCommonPathInternalCh>
 8001dca:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a3a      	ldr	r2, [pc, #232]	; (8001ebc <HAL_ADC_ConfigChannel+0x7a8>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d127      	bne.n	8001e28 <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001dd8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001ddc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d121      	bne.n	8001e28 <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a35      	ldr	r2, [pc, #212]	; (8001ec0 <HAL_ADC_ConfigChannel+0x7ac>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d157      	bne.n	8001e9e <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001dee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001df2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001df6:	4619      	mov	r1, r3
 8001df8:	482f      	ldr	r0, [pc, #188]	; (8001eb8 <HAL_ADC_ConfigChannel+0x7a4>)
 8001dfa:	f7ff f80e 	bl	8000e1a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001dfe:	4b31      	ldr	r3, [pc, #196]	; (8001ec4 <HAL_ADC_ConfigChannel+0x7b0>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	099b      	lsrs	r3, r3, #6
 8001e04:	4a30      	ldr	r2, [pc, #192]	; (8001ec8 <HAL_ADC_ConfigChannel+0x7b4>)
 8001e06:	fba2 2303 	umull	r2, r3, r2, r3
 8001e0a:	099b      	lsrs	r3, r3, #6
 8001e0c:	1c5a      	adds	r2, r3, #1
 8001e0e:	4613      	mov	r3, r2
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	4413      	add	r3, r2
 8001e14:	009b      	lsls	r3, r3, #2
 8001e16:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001e18:	e002      	b.n	8001e20 <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	3b01      	subs	r3, #1
 8001e1e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d1f9      	bne.n	8001e1a <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001e26:	e03a      	b.n	8001e9e <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a27      	ldr	r2, [pc, #156]	; (8001ecc <HAL_ADC_ConfigChannel+0x7b8>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d113      	bne.n	8001e5a <HAL_ADC_ConfigChannel+0x746>
 8001e32:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e36:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d10d      	bne.n	8001e5a <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a1f      	ldr	r2, [pc, #124]	; (8001ec0 <HAL_ADC_ConfigChannel+0x7ac>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d12a      	bne.n	8001e9e <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e48:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e4c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e50:	4619      	mov	r1, r3
 8001e52:	4819      	ldr	r0, [pc, #100]	; (8001eb8 <HAL_ADC_ConfigChannel+0x7a4>)
 8001e54:	f7fe ffe1 	bl	8000e1a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001e58:	e021      	b.n	8001e9e <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a1c      	ldr	r2, [pc, #112]	; (8001ed0 <HAL_ADC_ConfigChannel+0x7bc>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d11c      	bne.n	8001e9e <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001e64:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e68:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d116      	bne.n	8001e9e <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a12      	ldr	r2, [pc, #72]	; (8001ec0 <HAL_ADC_ConfigChannel+0x7ac>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d111      	bne.n	8001e9e <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e7a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e7e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e82:	4619      	mov	r1, r3
 8001e84:	480c      	ldr	r0, [pc, #48]	; (8001eb8 <HAL_ADC_ConfigChannel+0x7a4>)
 8001e86:	f7fe ffc8 	bl	8000e1a <LL_ADC_SetCommonPathInternalCh>
 8001e8a:	e008      	b.n	8001e9e <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e90:	f043 0220 	orr.w	r2, r3, #32
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8001ea6:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	37d8      	adds	r7, #216	; 0xd8
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	80080000 	.word	0x80080000
 8001eb8:	50040300 	.word	0x50040300
 8001ebc:	c7520000 	.word	0xc7520000
 8001ec0:	50040000 	.word	0x50040000
 8001ec4:	20000000 	.word	0x20000000
 8001ec8:	053e2d63 	.word	0x053e2d63
 8001ecc:	cb840000 	.word	0xcb840000
 8001ed0:	80000001 	.word	0x80000001

08001ed4 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b088      	sub	sp, #32
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4618      	mov	r0, r3
 8001eec:	f7ff f95e 	bl	80011ac <LL_ADC_REG_IsConversionOngoing>
 8001ef0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f7ff f97f 	bl	80011fa <LL_ADC_INJ_IsConversionOngoing>
 8001efc:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d103      	bne.n	8001f0c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	f000 8098 	beq.w	800203c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	68db      	ldr	r3, [r3, #12]
 8001f12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d02a      	beq.n	8001f70 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	7e5b      	ldrb	r3, [r3, #25]
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d126      	bne.n	8001f70 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	7e1b      	ldrb	r3, [r3, #24]
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d122      	bne.n	8001f70 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8001f2e:	e014      	b.n	8001f5a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	4a45      	ldr	r2, [pc, #276]	; (8002048 <ADC_ConversionStop+0x174>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d90d      	bls.n	8001f54 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f3c:	f043 0210 	orr.w	r2, r3, #16
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f48:	f043 0201 	orr.w	r2, r3, #1
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e074      	b.n	800203e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8001f54:	69fb      	ldr	r3, [r7, #28]
 8001f56:	3301      	adds	r3, #1
 8001f58:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f64:	2b40      	cmp	r3, #64	; 0x40
 8001f66:	d1e3      	bne.n	8001f30 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2240      	movs	r2, #64	; 0x40
 8001f6e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	2b02      	cmp	r3, #2
 8001f74:	d014      	beq.n	8001fa0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f7ff f916 	bl	80011ac <LL_ADC_REG_IsConversionOngoing>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d00c      	beq.n	8001fa0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7ff f8d3 	bl	8001136 <LL_ADC_IsDisableOngoing>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d104      	bne.n	8001fa0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7ff f8f2 	bl	8001184 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8001fa0:	69bb      	ldr	r3, [r7, #24]
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d014      	beq.n	8001fd0 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7ff f925 	bl	80011fa <LL_ADC_INJ_IsConversionOngoing>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d00c      	beq.n	8001fd0 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f7ff f8bb 	bl	8001136 <LL_ADC_IsDisableOngoing>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d104      	bne.n	8001fd0 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f7ff f901 	bl	80011d2 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8001fd0:	69bb      	ldr	r3, [r7, #24]
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d005      	beq.n	8001fe2 <ADC_ConversionStop+0x10e>
 8001fd6:	69bb      	ldr	r3, [r7, #24]
 8001fd8:	2b03      	cmp	r3, #3
 8001fda:	d105      	bne.n	8001fe8 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8001fdc:	230c      	movs	r3, #12
 8001fde:	617b      	str	r3, [r7, #20]
        break;
 8001fe0:	e005      	b.n	8001fee <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8001fe2:	2308      	movs	r3, #8
 8001fe4:	617b      	str	r3, [r7, #20]
        break;
 8001fe6:	e002      	b.n	8001fee <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8001fe8:	2304      	movs	r3, #4
 8001fea:	617b      	str	r3, [r7, #20]
        break;
 8001fec:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8001fee:	f7fe fed1 	bl	8000d94 <HAL_GetTick>
 8001ff2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8001ff4:	e01b      	b.n	800202e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001ff6:	f7fe fecd 	bl	8000d94 <HAL_GetTick>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	2b05      	cmp	r3, #5
 8002002:	d914      	bls.n	800202e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	689a      	ldr	r2, [r3, #8]
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	4013      	ands	r3, r2
 800200e:	2b00      	cmp	r3, #0
 8002010:	d00d      	beq.n	800202e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002016:	f043 0210 	orr.w	r2, r3, #16
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002022:	f043 0201 	orr.w	r2, r3, #1
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e007      	b.n	800203e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	689a      	ldr	r2, [r3, #8]
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	4013      	ands	r3, r2
 8002038:	2b00      	cmp	r3, #0
 800203a:	d1dc      	bne.n	8001ff6 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	3720      	adds	r7, #32
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	a33fffff 	.word	0xa33fffff

0800204c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002054:	2300      	movs	r3, #0
 8002056:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4618      	mov	r0, r3
 800205e:	f7ff f857 	bl	8001110 <LL_ADC_IsEnabled>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d169      	bne.n	800213c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	689a      	ldr	r2, [r3, #8]
 800206e:	4b36      	ldr	r3, [pc, #216]	; (8002148 <ADC_Enable+0xfc>)
 8002070:	4013      	ands	r3, r2
 8002072:	2b00      	cmp	r3, #0
 8002074:	d00d      	beq.n	8002092 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800207a:	f043 0210 	orr.w	r2, r3, #16
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002086:	f043 0201 	orr.w	r2, r3, #1
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e055      	b.n	800213e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4618      	mov	r0, r3
 8002098:	f7ff f812 	bl	80010c0 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800209c:	482b      	ldr	r0, [pc, #172]	; (800214c <ADC_Enable+0x100>)
 800209e:	f7fe fecf 	bl	8000e40 <LL_ADC_GetCommonPathInternalCh>
 80020a2:	4603      	mov	r3, r0
 80020a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d013      	beq.n	80020d4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80020ac:	4b28      	ldr	r3, [pc, #160]	; (8002150 <ADC_Enable+0x104>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	099b      	lsrs	r3, r3, #6
 80020b2:	4a28      	ldr	r2, [pc, #160]	; (8002154 <ADC_Enable+0x108>)
 80020b4:	fba2 2303 	umull	r2, r3, r2, r3
 80020b8:	099b      	lsrs	r3, r3, #6
 80020ba:	1c5a      	adds	r2, r3, #1
 80020bc:	4613      	mov	r3, r2
 80020be:	005b      	lsls	r3, r3, #1
 80020c0:	4413      	add	r3, r2
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80020c6:	e002      	b.n	80020ce <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	3b01      	subs	r3, #1
 80020cc:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d1f9      	bne.n	80020c8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80020d4:	f7fe fe5e 	bl	8000d94 <HAL_GetTick>
 80020d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80020da:	e028      	b.n	800212e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4618      	mov	r0, r3
 80020e2:	f7ff f815 	bl	8001110 <LL_ADC_IsEnabled>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d104      	bne.n	80020f6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7fe ffe5 	bl	80010c0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80020f6:	f7fe fe4d 	bl	8000d94 <HAL_GetTick>
 80020fa:	4602      	mov	r2, r0
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	2b02      	cmp	r3, #2
 8002102:	d914      	bls.n	800212e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0301 	and.w	r3, r3, #1
 800210e:	2b01      	cmp	r3, #1
 8002110:	d00d      	beq.n	800212e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002116:	f043 0210 	orr.w	r2, r3, #16
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002122:	f043 0201 	orr.w	r2, r3, #1
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e007      	b.n	800213e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 0301 	and.w	r3, r3, #1
 8002138:	2b01      	cmp	r3, #1
 800213a:	d1cf      	bne.n	80020dc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800213c:	2300      	movs	r3, #0
}
 800213e:	4618      	mov	r0, r3
 8002140:	3710      	adds	r7, #16
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	8000003f 	.word	0x8000003f
 800214c:	50040300 	.word	0x50040300
 8002150:	20000000 	.word	0x20000000
 8002154:	053e2d63 	.word	0x053e2d63

08002158 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b084      	sub	sp, #16
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4618      	mov	r0, r3
 8002166:	f7fe ffe6 	bl	8001136 <LL_ADC_IsDisableOngoing>
 800216a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4618      	mov	r0, r3
 8002172:	f7fe ffcd 	bl	8001110 <LL_ADC_IsEnabled>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d047      	beq.n	800220c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d144      	bne.n	800220c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	f003 030d 	and.w	r3, r3, #13
 800218c:	2b01      	cmp	r3, #1
 800218e:	d10c      	bne.n	80021aa <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4618      	mov	r0, r3
 8002196:	f7fe ffa7 	bl	80010e8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	2203      	movs	r2, #3
 80021a0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80021a2:	f7fe fdf7 	bl	8000d94 <HAL_GetTick>
 80021a6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80021a8:	e029      	b.n	80021fe <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ae:	f043 0210 	orr.w	r2, r3, #16
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ba:	f043 0201 	orr.w	r2, r3, #1
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e023      	b.n	800220e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80021c6:	f7fe fde5 	bl	8000d94 <HAL_GetTick>
 80021ca:	4602      	mov	r2, r0
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	2b02      	cmp	r3, #2
 80021d2:	d914      	bls.n	80021fe <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	f003 0301 	and.w	r3, r3, #1
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d00d      	beq.n	80021fe <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021e6:	f043 0210 	orr.w	r2, r3, #16
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021f2:	f043 0201 	orr.w	r2, r3, #1
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e007      	b.n	800220e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	f003 0301 	and.w	r3, r3, #1
 8002208:	2b00      	cmp	r3, #0
 800220a:	d1dc      	bne.n	80021c6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800220c:	2300      	movs	r3, #0
}
 800220e:	4618      	mov	r0, r3
 8002210:	3710      	adds	r7, #16
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
	...

08002218 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002218:	b480      	push	{r7}
 800221a:	b085      	sub	sp, #20
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f003 0307 	and.w	r3, r3, #7
 8002226:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002228:	4b0c      	ldr	r3, [pc, #48]	; (800225c <__NVIC_SetPriorityGrouping+0x44>)
 800222a:	68db      	ldr	r3, [r3, #12]
 800222c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800222e:	68ba      	ldr	r2, [r7, #8]
 8002230:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002234:	4013      	ands	r3, r2
 8002236:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002240:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002244:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002248:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800224a:	4a04      	ldr	r2, [pc, #16]	; (800225c <__NVIC_SetPriorityGrouping+0x44>)
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	60d3      	str	r3, [r2, #12]
}
 8002250:	bf00      	nop
 8002252:	3714      	adds	r7, #20
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr
 800225c:	e000ed00 	.word	0xe000ed00

08002260 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002264:	4b04      	ldr	r3, [pc, #16]	; (8002278 <__NVIC_GetPriorityGrouping+0x18>)
 8002266:	68db      	ldr	r3, [r3, #12]
 8002268:	0a1b      	lsrs	r3, r3, #8
 800226a:	f003 0307 	and.w	r3, r3, #7
}
 800226e:	4618      	mov	r0, r3
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr
 8002278:	e000ed00 	.word	0xe000ed00

0800227c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	4603      	mov	r3, r0
 8002284:	6039      	str	r1, [r7, #0]
 8002286:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002288:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800228c:	2b00      	cmp	r3, #0
 800228e:	db0a      	blt.n	80022a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	b2da      	uxtb	r2, r3
 8002294:	490c      	ldr	r1, [pc, #48]	; (80022c8 <__NVIC_SetPriority+0x4c>)
 8002296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800229a:	0112      	lsls	r2, r2, #4
 800229c:	b2d2      	uxtb	r2, r2
 800229e:	440b      	add	r3, r1
 80022a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022a4:	e00a      	b.n	80022bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	b2da      	uxtb	r2, r3
 80022aa:	4908      	ldr	r1, [pc, #32]	; (80022cc <__NVIC_SetPriority+0x50>)
 80022ac:	79fb      	ldrb	r3, [r7, #7]
 80022ae:	f003 030f 	and.w	r3, r3, #15
 80022b2:	3b04      	subs	r3, #4
 80022b4:	0112      	lsls	r2, r2, #4
 80022b6:	b2d2      	uxtb	r2, r2
 80022b8:	440b      	add	r3, r1
 80022ba:	761a      	strb	r2, [r3, #24]
}
 80022bc:	bf00      	nop
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr
 80022c8:	e000e100 	.word	0xe000e100
 80022cc:	e000ed00 	.word	0xe000ed00

080022d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b089      	sub	sp, #36	; 0x24
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	60f8      	str	r0, [r7, #12]
 80022d8:	60b9      	str	r1, [r7, #8]
 80022da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	f003 0307 	and.w	r3, r3, #7
 80022e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	f1c3 0307 	rsb	r3, r3, #7
 80022ea:	2b04      	cmp	r3, #4
 80022ec:	bf28      	it	cs
 80022ee:	2304      	movcs	r3, #4
 80022f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	3304      	adds	r3, #4
 80022f6:	2b06      	cmp	r3, #6
 80022f8:	d902      	bls.n	8002300 <NVIC_EncodePriority+0x30>
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	3b03      	subs	r3, #3
 80022fe:	e000      	b.n	8002302 <NVIC_EncodePriority+0x32>
 8002300:	2300      	movs	r3, #0
 8002302:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002304:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002308:	69bb      	ldr	r3, [r7, #24]
 800230a:	fa02 f303 	lsl.w	r3, r2, r3
 800230e:	43da      	mvns	r2, r3
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	401a      	ands	r2, r3
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002318:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	fa01 f303 	lsl.w	r3, r1, r3
 8002322:	43d9      	mvns	r1, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002328:	4313      	orrs	r3, r2
         );
}
 800232a:	4618      	mov	r0, r3
 800232c:	3724      	adds	r7, #36	; 0x24
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
	...

08002338 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	3b01      	subs	r3, #1
 8002344:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002348:	d301      	bcc.n	800234e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800234a:	2301      	movs	r3, #1
 800234c:	e00f      	b.n	800236e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800234e:	4a0a      	ldr	r2, [pc, #40]	; (8002378 <SysTick_Config+0x40>)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	3b01      	subs	r3, #1
 8002354:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002356:	210f      	movs	r1, #15
 8002358:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800235c:	f7ff ff8e 	bl	800227c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002360:	4b05      	ldr	r3, [pc, #20]	; (8002378 <SysTick_Config+0x40>)
 8002362:	2200      	movs	r2, #0
 8002364:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002366:	4b04      	ldr	r3, [pc, #16]	; (8002378 <SysTick_Config+0x40>)
 8002368:	2207      	movs	r2, #7
 800236a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800236c:	2300      	movs	r3, #0
}
 800236e:	4618      	mov	r0, r3
 8002370:	3708      	adds	r7, #8
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	e000e010 	.word	0xe000e010

0800237c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002384:	6878      	ldr	r0, [r7, #4]
 8002386:	f7ff ff47 	bl	8002218 <__NVIC_SetPriorityGrouping>
}
 800238a:	bf00      	nop
 800238c:	3708      	adds	r7, #8
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}

08002392 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002392:	b580      	push	{r7, lr}
 8002394:	b086      	sub	sp, #24
 8002396:	af00      	add	r7, sp, #0
 8002398:	4603      	mov	r3, r0
 800239a:	60b9      	str	r1, [r7, #8]
 800239c:	607a      	str	r2, [r7, #4]
 800239e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80023a0:	2300      	movs	r3, #0
 80023a2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80023a4:	f7ff ff5c 	bl	8002260 <__NVIC_GetPriorityGrouping>
 80023a8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023aa:	687a      	ldr	r2, [r7, #4]
 80023ac:	68b9      	ldr	r1, [r7, #8]
 80023ae:	6978      	ldr	r0, [r7, #20]
 80023b0:	f7ff ff8e 	bl	80022d0 <NVIC_EncodePriority>
 80023b4:	4602      	mov	r2, r0
 80023b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023ba:	4611      	mov	r1, r2
 80023bc:	4618      	mov	r0, r3
 80023be:	f7ff ff5d 	bl	800227c <__NVIC_SetPriority>
}
 80023c2:	bf00      	nop
 80023c4:	3718      	adds	r7, #24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b082      	sub	sp, #8
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f7ff ffb0 	bl	8002338 <SysTick_Config>
 80023d8:	4603      	mov	r3, r0
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3708      	adds	r7, #8
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
	...

080023e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b087      	sub	sp, #28
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023ee:	2300      	movs	r3, #0
 80023f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023f2:	e148      	b.n	8002686 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	2101      	movs	r1, #1
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002400:	4013      	ands	r3, r2
 8002402:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	2b00      	cmp	r3, #0
 8002408:	f000 813a 	beq.w	8002680 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f003 0303 	and.w	r3, r3, #3
 8002414:	2b01      	cmp	r3, #1
 8002416:	d005      	beq.n	8002424 <HAL_GPIO_Init+0x40>
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f003 0303 	and.w	r3, r3, #3
 8002420:	2b02      	cmp	r3, #2
 8002422:	d130      	bne.n	8002486 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	005b      	lsls	r3, r3, #1
 800242e:	2203      	movs	r2, #3
 8002430:	fa02 f303 	lsl.w	r3, r2, r3
 8002434:	43db      	mvns	r3, r3
 8002436:	693a      	ldr	r2, [r7, #16]
 8002438:	4013      	ands	r3, r2
 800243a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	68da      	ldr	r2, [r3, #12]
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	005b      	lsls	r3, r3, #1
 8002444:	fa02 f303 	lsl.w	r3, r2, r3
 8002448:	693a      	ldr	r2, [r7, #16]
 800244a:	4313      	orrs	r3, r2
 800244c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	693a      	ldr	r2, [r7, #16]
 8002452:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800245a:	2201      	movs	r2, #1
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	fa02 f303 	lsl.w	r3, r2, r3
 8002462:	43db      	mvns	r3, r3
 8002464:	693a      	ldr	r2, [r7, #16]
 8002466:	4013      	ands	r3, r2
 8002468:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	091b      	lsrs	r3, r3, #4
 8002470:	f003 0201 	and.w	r2, r3, #1
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	fa02 f303 	lsl.w	r3, r2, r3
 800247a:	693a      	ldr	r2, [r7, #16]
 800247c:	4313      	orrs	r3, r2
 800247e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	693a      	ldr	r2, [r7, #16]
 8002484:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f003 0303 	and.w	r3, r3, #3
 800248e:	2b03      	cmp	r3, #3
 8002490:	d017      	beq.n	80024c2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	2203      	movs	r2, #3
 800249e:	fa02 f303 	lsl.w	r3, r2, r3
 80024a2:	43db      	mvns	r3, r3
 80024a4:	693a      	ldr	r2, [r7, #16]
 80024a6:	4013      	ands	r3, r2
 80024a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	689a      	ldr	r2, [r3, #8]
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	005b      	lsls	r3, r3, #1
 80024b2:	fa02 f303 	lsl.w	r3, r2, r3
 80024b6:	693a      	ldr	r2, [r7, #16]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	693a      	ldr	r2, [r7, #16]
 80024c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	f003 0303 	and.w	r3, r3, #3
 80024ca:	2b02      	cmp	r3, #2
 80024cc:	d123      	bne.n	8002516 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	08da      	lsrs	r2, r3, #3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	3208      	adds	r2, #8
 80024d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	f003 0307 	and.w	r3, r3, #7
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	220f      	movs	r2, #15
 80024e6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ea:	43db      	mvns	r3, r3
 80024ec:	693a      	ldr	r2, [r7, #16]
 80024ee:	4013      	ands	r3, r2
 80024f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	691a      	ldr	r2, [r3, #16]
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	f003 0307 	and.w	r3, r3, #7
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002502:	693a      	ldr	r2, [r7, #16]
 8002504:	4313      	orrs	r3, r2
 8002506:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	08da      	lsrs	r2, r3, #3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	3208      	adds	r2, #8
 8002510:	6939      	ldr	r1, [r7, #16]
 8002512:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	2203      	movs	r2, #3
 8002522:	fa02 f303 	lsl.w	r3, r2, r3
 8002526:	43db      	mvns	r3, r3
 8002528:	693a      	ldr	r2, [r7, #16]
 800252a:	4013      	ands	r3, r2
 800252c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f003 0203 	and.w	r2, r3, #3
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	005b      	lsls	r3, r3, #1
 800253a:	fa02 f303 	lsl.w	r3, r2, r3
 800253e:	693a      	ldr	r2, [r7, #16]
 8002540:	4313      	orrs	r3, r2
 8002542:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	693a      	ldr	r2, [r7, #16]
 8002548:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002552:	2b00      	cmp	r3, #0
 8002554:	f000 8094 	beq.w	8002680 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002558:	4b52      	ldr	r3, [pc, #328]	; (80026a4 <HAL_GPIO_Init+0x2c0>)
 800255a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800255c:	4a51      	ldr	r2, [pc, #324]	; (80026a4 <HAL_GPIO_Init+0x2c0>)
 800255e:	f043 0301 	orr.w	r3, r3, #1
 8002562:	6613      	str	r3, [r2, #96]	; 0x60
 8002564:	4b4f      	ldr	r3, [pc, #316]	; (80026a4 <HAL_GPIO_Init+0x2c0>)
 8002566:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002568:	f003 0301 	and.w	r3, r3, #1
 800256c:	60bb      	str	r3, [r7, #8]
 800256e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002570:	4a4d      	ldr	r2, [pc, #308]	; (80026a8 <HAL_GPIO_Init+0x2c4>)
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	089b      	lsrs	r3, r3, #2
 8002576:	3302      	adds	r3, #2
 8002578:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800257c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	f003 0303 	and.w	r3, r3, #3
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	220f      	movs	r2, #15
 8002588:	fa02 f303 	lsl.w	r3, r2, r3
 800258c:	43db      	mvns	r3, r3
 800258e:	693a      	ldr	r2, [r7, #16]
 8002590:	4013      	ands	r3, r2
 8002592:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800259a:	d00d      	beq.n	80025b8 <HAL_GPIO_Init+0x1d4>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	4a43      	ldr	r2, [pc, #268]	; (80026ac <HAL_GPIO_Init+0x2c8>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d007      	beq.n	80025b4 <HAL_GPIO_Init+0x1d0>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	4a42      	ldr	r2, [pc, #264]	; (80026b0 <HAL_GPIO_Init+0x2cc>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d101      	bne.n	80025b0 <HAL_GPIO_Init+0x1cc>
 80025ac:	2302      	movs	r3, #2
 80025ae:	e004      	b.n	80025ba <HAL_GPIO_Init+0x1d6>
 80025b0:	2307      	movs	r3, #7
 80025b2:	e002      	b.n	80025ba <HAL_GPIO_Init+0x1d6>
 80025b4:	2301      	movs	r3, #1
 80025b6:	e000      	b.n	80025ba <HAL_GPIO_Init+0x1d6>
 80025b8:	2300      	movs	r3, #0
 80025ba:	697a      	ldr	r2, [r7, #20]
 80025bc:	f002 0203 	and.w	r2, r2, #3
 80025c0:	0092      	lsls	r2, r2, #2
 80025c2:	4093      	lsls	r3, r2
 80025c4:	693a      	ldr	r2, [r7, #16]
 80025c6:	4313      	orrs	r3, r2
 80025c8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80025ca:	4937      	ldr	r1, [pc, #220]	; (80026a8 <HAL_GPIO_Init+0x2c4>)
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	089b      	lsrs	r3, r3, #2
 80025d0:	3302      	adds	r3, #2
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80025d8:	4b36      	ldr	r3, [pc, #216]	; (80026b4 <HAL_GPIO_Init+0x2d0>)
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	43db      	mvns	r3, r3
 80025e2:	693a      	ldr	r2, [r7, #16]
 80025e4:	4013      	ands	r3, r2
 80025e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d003      	beq.n	80025fc <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80025f4:	693a      	ldr	r2, [r7, #16]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80025fc:	4a2d      	ldr	r2, [pc, #180]	; (80026b4 <HAL_GPIO_Init+0x2d0>)
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002602:	4b2c      	ldr	r3, [pc, #176]	; (80026b4 <HAL_GPIO_Init+0x2d0>)
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	43db      	mvns	r3, r3
 800260c:	693a      	ldr	r2, [r7, #16]
 800260e:	4013      	ands	r3, r2
 8002610:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800261a:	2b00      	cmp	r3, #0
 800261c:	d003      	beq.n	8002626 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800261e:	693a      	ldr	r2, [r7, #16]
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	4313      	orrs	r3, r2
 8002624:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002626:	4a23      	ldr	r2, [pc, #140]	; (80026b4 <HAL_GPIO_Init+0x2d0>)
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800262c:	4b21      	ldr	r3, [pc, #132]	; (80026b4 <HAL_GPIO_Init+0x2d0>)
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	43db      	mvns	r3, r3
 8002636:	693a      	ldr	r2, [r7, #16]
 8002638:	4013      	ands	r3, r2
 800263a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002644:	2b00      	cmp	r3, #0
 8002646:	d003      	beq.n	8002650 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8002648:	693a      	ldr	r2, [r7, #16]
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	4313      	orrs	r3, r2
 800264e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002650:	4a18      	ldr	r2, [pc, #96]	; (80026b4 <HAL_GPIO_Init+0x2d0>)
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002656:	4b17      	ldr	r3, [pc, #92]	; (80026b4 <HAL_GPIO_Init+0x2d0>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	43db      	mvns	r3, r3
 8002660:	693a      	ldr	r2, [r7, #16]
 8002662:	4013      	ands	r3, r2
 8002664:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d003      	beq.n	800267a <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8002672:	693a      	ldr	r2, [r7, #16]
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	4313      	orrs	r3, r2
 8002678:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800267a:	4a0e      	ldr	r2, [pc, #56]	; (80026b4 <HAL_GPIO_Init+0x2d0>)
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	3301      	adds	r3, #1
 8002684:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	fa22 f303 	lsr.w	r3, r2, r3
 8002690:	2b00      	cmp	r3, #0
 8002692:	f47f aeaf 	bne.w	80023f4 <HAL_GPIO_Init+0x10>
  }
}
 8002696:	bf00      	nop
 8002698:	bf00      	nop
 800269a:	371c      	adds	r7, #28
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	40021000 	.word	0x40021000
 80026a8:	40010000 	.word	0x40010000
 80026ac:	48000400 	.word	0x48000400
 80026b0:	48000800 	.word	0x48000800
 80026b4:	40010400 	.word	0x40010400

080026b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b085      	sub	sp, #20
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	460b      	mov	r3, r1
 80026c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	691a      	ldr	r2, [r3, #16]
 80026c8:	887b      	ldrh	r3, [r7, #2]
 80026ca:	4013      	ands	r3, r2
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d002      	beq.n	80026d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80026d0:	2301      	movs	r3, #1
 80026d2:	73fb      	strb	r3, [r7, #15]
 80026d4:	e001      	b.n	80026da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80026d6:	2300      	movs	r3, #0
 80026d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80026da:	7bfb      	ldrb	r3, [r7, #15]
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3714      	adds	r7, #20
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr

080026e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
 80026f0:	460b      	mov	r3, r1
 80026f2:	807b      	strh	r3, [r7, #2]
 80026f4:	4613      	mov	r3, r2
 80026f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026f8:	787b      	ldrb	r3, [r7, #1]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d003      	beq.n	8002706 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80026fe:	887a      	ldrh	r2, [r7, #2]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002704:	e002      	b.n	800270c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002706:	887a      	ldrh	r2, [r7, #2]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800270c:	bf00      	nop
 800270e:	370c      	adds	r7, #12
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr

08002718 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002718:	b480      	push	{r7}
 800271a:	b085      	sub	sp, #20
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	460b      	mov	r3, r1
 8002722:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	695b      	ldr	r3, [r3, #20]
 8002728:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800272a:	887a      	ldrh	r2, [r7, #2]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	4013      	ands	r3, r2
 8002730:	041a      	lsls	r2, r3, #16
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	43d9      	mvns	r1, r3
 8002736:	887b      	ldrh	r3, [r7, #2]
 8002738:	400b      	ands	r3, r1
 800273a:	431a      	orrs	r2, r3
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	619a      	str	r2, [r3, #24]
}
 8002740:	bf00      	nop
 8002742:	3714      	adds	r7, #20
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr

0800274c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d101      	bne.n	800275e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e081      	b.n	8002862 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002764:	b2db      	uxtb	r3, r3
 8002766:	2b00      	cmp	r3, #0
 8002768:	d106      	bne.n	8002778 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2200      	movs	r2, #0
 800276e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f7fe f9b2 	bl	8000adc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2224      	movs	r2, #36	; 0x24
 800277c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681a      	ldr	r2, [r3, #0]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f022 0201 	bic.w	r2, r2, #1
 800278e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	685a      	ldr	r2, [r3, #4]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800279c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	689a      	ldr	r2, [r3, #8]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80027ac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	68db      	ldr	r3, [r3, #12]
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d107      	bne.n	80027c6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	689a      	ldr	r2, [r3, #8]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80027c2:	609a      	str	r2, [r3, #8]
 80027c4:	e006      	b.n	80027d4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	689a      	ldr	r2, [r3, #8]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80027d2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	2b02      	cmp	r3, #2
 80027da:	d104      	bne.n	80027e6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80027e4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	6812      	ldr	r2, [r2, #0]
 80027f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80027f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80027f8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	68da      	ldr	r2, [r3, #12]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002808:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	691a      	ldr	r2, [r3, #16]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	695b      	ldr	r3, [r3, #20]
 8002812:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	699b      	ldr	r3, [r3, #24]
 800281a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	430a      	orrs	r2, r1
 8002822:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	69d9      	ldr	r1, [r3, #28]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6a1a      	ldr	r2, [r3, #32]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	430a      	orrs	r2, r1
 8002832:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f042 0201 	orr.w	r2, r2, #1
 8002842:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2220      	movs	r2, #32
 800284e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2200      	movs	r2, #0
 8002856:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2200      	movs	r2, #0
 800285c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002860:	2300      	movs	r3, #0
}
 8002862:	4618      	mov	r0, r3
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
	...

0800286c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b088      	sub	sp, #32
 8002870:	af02      	add	r7, sp, #8
 8002872:	60f8      	str	r0, [r7, #12]
 8002874:	607a      	str	r2, [r7, #4]
 8002876:	461a      	mov	r2, r3
 8002878:	460b      	mov	r3, r1
 800287a:	817b      	strh	r3, [r7, #10]
 800287c:	4613      	mov	r3, r2
 800287e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002886:	b2db      	uxtb	r3, r3
 8002888:	2b20      	cmp	r3, #32
 800288a:	f040 80da 	bne.w	8002a42 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002894:	2b01      	cmp	r3, #1
 8002896:	d101      	bne.n	800289c <HAL_I2C_Master_Transmit+0x30>
 8002898:	2302      	movs	r3, #2
 800289a:	e0d3      	b.n	8002a44 <HAL_I2C_Master_Transmit+0x1d8>
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2201      	movs	r2, #1
 80028a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80028a4:	f7fe fa76 	bl	8000d94 <HAL_GetTick>
 80028a8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	9300      	str	r3, [sp, #0]
 80028ae:	2319      	movs	r3, #25
 80028b0:	2201      	movs	r2, #1
 80028b2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028b6:	68f8      	ldr	r0, [r7, #12]
 80028b8:	f000 f9f7 	bl	8002caa <I2C_WaitOnFlagUntilTimeout>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e0be      	b.n	8002a44 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2221      	movs	r2, #33	; 0x21
 80028ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2210      	movs	r2, #16
 80028d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2200      	movs	r2, #0
 80028da:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	893a      	ldrh	r2, [r7, #8]
 80028e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2200      	movs	r2, #0
 80028ec:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028f2:	b29b      	uxth	r3, r3
 80028f4:	2bff      	cmp	r3, #255	; 0xff
 80028f6:	d90e      	bls.n	8002916 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	22ff      	movs	r2, #255	; 0xff
 80028fc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002902:	b2da      	uxtb	r2, r3
 8002904:	8979      	ldrh	r1, [r7, #10]
 8002906:	4b51      	ldr	r3, [pc, #324]	; (8002a4c <HAL_I2C_Master_Transmit+0x1e0>)
 8002908:	9300      	str	r3, [sp, #0]
 800290a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800290e:	68f8      	ldr	r0, [r7, #12]
 8002910:	f000 fb74 	bl	8002ffc <I2C_TransferConfig>
 8002914:	e06c      	b.n	80029f0 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800291a:	b29a      	uxth	r2, r3
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002924:	b2da      	uxtb	r2, r3
 8002926:	8979      	ldrh	r1, [r7, #10]
 8002928:	4b48      	ldr	r3, [pc, #288]	; (8002a4c <HAL_I2C_Master_Transmit+0x1e0>)
 800292a:	9300      	str	r3, [sp, #0]
 800292c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002930:	68f8      	ldr	r0, [r7, #12]
 8002932:	f000 fb63 	bl	8002ffc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002936:	e05b      	b.n	80029f0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002938:	697a      	ldr	r2, [r7, #20]
 800293a:	6a39      	ldr	r1, [r7, #32]
 800293c:	68f8      	ldr	r0, [r7, #12]
 800293e:	f000 f9f4 	bl	8002d2a <I2C_WaitOnTXISFlagUntilTimeout>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d001      	beq.n	800294c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	e07b      	b.n	8002a44 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002950:	781a      	ldrb	r2, [r3, #0]
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800295c:	1c5a      	adds	r2, r3, #1
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002966:	b29b      	uxth	r3, r3
 8002968:	3b01      	subs	r3, #1
 800296a:	b29a      	uxth	r2, r3
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002974:	3b01      	subs	r3, #1
 8002976:	b29a      	uxth	r2, r3
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002980:	b29b      	uxth	r3, r3
 8002982:	2b00      	cmp	r3, #0
 8002984:	d034      	beq.n	80029f0 <HAL_I2C_Master_Transmit+0x184>
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800298a:	2b00      	cmp	r3, #0
 800298c:	d130      	bne.n	80029f0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	9300      	str	r3, [sp, #0]
 8002992:	6a3b      	ldr	r3, [r7, #32]
 8002994:	2200      	movs	r2, #0
 8002996:	2180      	movs	r1, #128	; 0x80
 8002998:	68f8      	ldr	r0, [r7, #12]
 800299a:	f000 f986 	bl	8002caa <I2C_WaitOnFlagUntilTimeout>
 800299e:	4603      	mov	r3, r0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d001      	beq.n	80029a8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e04d      	b.n	8002a44 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029ac:	b29b      	uxth	r3, r3
 80029ae:	2bff      	cmp	r3, #255	; 0xff
 80029b0:	d90e      	bls.n	80029d0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	22ff      	movs	r2, #255	; 0xff
 80029b6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029bc:	b2da      	uxtb	r2, r3
 80029be:	8979      	ldrh	r1, [r7, #10]
 80029c0:	2300      	movs	r3, #0
 80029c2:	9300      	str	r3, [sp, #0]
 80029c4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80029c8:	68f8      	ldr	r0, [r7, #12]
 80029ca:	f000 fb17 	bl	8002ffc <I2C_TransferConfig>
 80029ce:	e00f      	b.n	80029f0 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029d4:	b29a      	uxth	r2, r3
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029de:	b2da      	uxtb	r2, r3
 80029e0:	8979      	ldrh	r1, [r7, #10]
 80029e2:	2300      	movs	r3, #0
 80029e4:	9300      	str	r3, [sp, #0]
 80029e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80029ea:	68f8      	ldr	r0, [r7, #12]
 80029ec:	f000 fb06 	bl	8002ffc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d19e      	bne.n	8002938 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029fa:	697a      	ldr	r2, [r7, #20]
 80029fc:	6a39      	ldr	r1, [r7, #32]
 80029fe:	68f8      	ldr	r0, [r7, #12]
 8002a00:	f000 f9d3 	bl	8002daa <I2C_WaitOnSTOPFlagUntilTimeout>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d001      	beq.n	8002a0e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e01a      	b.n	8002a44 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	2220      	movs	r2, #32
 8002a14:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	6859      	ldr	r1, [r3, #4]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	4b0b      	ldr	r3, [pc, #44]	; (8002a50 <HAL_I2C_Master_Transmit+0x1e4>)
 8002a22:	400b      	ands	r3, r1
 8002a24:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2220      	movs	r2, #32
 8002a2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	2200      	movs	r2, #0
 8002a32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	e000      	b.n	8002a44 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002a42:	2302      	movs	r3, #2
  }
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3718      	adds	r7, #24
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	80002000 	.word	0x80002000
 8002a50:	fe00e800 	.word	0xfe00e800

08002a54 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b08a      	sub	sp, #40	; 0x28
 8002a58:	af02      	add	r7, sp, #8
 8002a5a:	60f8      	str	r0, [r7, #12]
 8002a5c:	607a      	str	r2, [r7, #4]
 8002a5e:	603b      	str	r3, [r7, #0]
 8002a60:	460b      	mov	r3, r1
 8002a62:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002a64:	2300      	movs	r3, #0
 8002a66:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	2b20      	cmp	r3, #32
 8002a72:	f040 80f1 	bne.w	8002c58 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	699b      	ldr	r3, [r3, #24]
 8002a7c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a84:	d101      	bne.n	8002a8a <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8002a86:	2302      	movs	r3, #2
 8002a88:	e0e7      	b.n	8002c5a <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d101      	bne.n	8002a98 <HAL_I2C_IsDeviceReady+0x44>
 8002a94:	2302      	movs	r3, #2
 8002a96:	e0e0      	b.n	8002c5a <HAL_I2C_IsDeviceReady+0x206>
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2224      	movs	r2, #36	; 0x24
 8002aa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d107      	bne.n	8002ac6 <HAL_I2C_IsDeviceReady+0x72>
 8002ab6:	897b      	ldrh	r3, [r7, #10]
 8002ab8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002abc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002ac0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002ac4:	e004      	b.n	8002ad0 <HAL_I2C_IsDeviceReady+0x7c>
 8002ac6:	897b      	ldrh	r3, [r7, #10]
 8002ac8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002acc:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8002ad0:	68fa      	ldr	r2, [r7, #12]
 8002ad2:	6812      	ldr	r2, [r2, #0]
 8002ad4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002ad6:	f7fe f95d 	bl	8000d94 <HAL_GetTick>
 8002ada:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	699b      	ldr	r3, [r3, #24]
 8002ae2:	f003 0320 	and.w	r3, r3, #32
 8002ae6:	2b20      	cmp	r3, #32
 8002ae8:	bf0c      	ite	eq
 8002aea:	2301      	moveq	r3, #1
 8002aec:	2300      	movne	r3, #0
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	699b      	ldr	r3, [r3, #24]
 8002af8:	f003 0310 	and.w	r3, r3, #16
 8002afc:	2b10      	cmp	r3, #16
 8002afe:	bf0c      	ite	eq
 8002b00:	2301      	moveq	r3, #1
 8002b02:	2300      	movne	r3, #0
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002b08:	e034      	b.n	8002b74 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b10:	d01a      	beq.n	8002b48 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002b12:	f7fe f93f 	bl	8000d94 <HAL_GetTick>
 8002b16:	4602      	mov	r2, r0
 8002b18:	69bb      	ldr	r3, [r7, #24]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	683a      	ldr	r2, [r7, #0]
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d302      	bcc.n	8002b28 <HAL_I2C_IsDeviceReady+0xd4>
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d10f      	bne.n	8002b48 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2220      	movs	r2, #32
 8002b2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b34:	f043 0220 	orr.w	r2, r3, #32
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e088      	b.n	8002c5a <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	699b      	ldr	r3, [r3, #24]
 8002b4e:	f003 0320 	and.w	r3, r3, #32
 8002b52:	2b20      	cmp	r3, #32
 8002b54:	bf0c      	ite	eq
 8002b56:	2301      	moveq	r3, #1
 8002b58:	2300      	movne	r3, #0
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	699b      	ldr	r3, [r3, #24]
 8002b64:	f003 0310 	and.w	r3, r3, #16
 8002b68:	2b10      	cmp	r3, #16
 8002b6a:	bf0c      	ite	eq
 8002b6c:	2301      	moveq	r3, #1
 8002b6e:	2300      	movne	r3, #0
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002b74:	7ffb      	ldrb	r3, [r7, #31]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d102      	bne.n	8002b80 <HAL_I2C_IsDeviceReady+0x12c>
 8002b7a:	7fbb      	ldrb	r3, [r7, #30]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d0c4      	beq.n	8002b0a <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	699b      	ldr	r3, [r3, #24]
 8002b86:	f003 0310 	and.w	r3, r3, #16
 8002b8a:	2b10      	cmp	r3, #16
 8002b8c:	d01a      	beq.n	8002bc4 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002b8e:	69bb      	ldr	r3, [r7, #24]
 8002b90:	9300      	str	r3, [sp, #0]
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	2200      	movs	r2, #0
 8002b96:	2120      	movs	r1, #32
 8002b98:	68f8      	ldr	r0, [r7, #12]
 8002b9a:	f000 f886 	bl	8002caa <I2C_WaitOnFlagUntilTimeout>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d001      	beq.n	8002ba8 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e058      	b.n	8002c5a <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2220      	movs	r2, #32
 8002bae:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2220      	movs	r2, #32
 8002bb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	e04a      	b.n	8002c5a <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	9300      	str	r3, [sp, #0]
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	2120      	movs	r1, #32
 8002bce:	68f8      	ldr	r0, [r7, #12]
 8002bd0:	f000 f86b 	bl	8002caa <I2C_WaitOnFlagUntilTimeout>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d001      	beq.n	8002bde <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e03d      	b.n	8002c5a <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2210      	movs	r2, #16
 8002be4:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2220      	movs	r2, #32
 8002bec:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	687a      	ldr	r2, [r7, #4]
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d118      	bne.n	8002c28 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	685a      	ldr	r2, [r3, #4]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c04:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002c06:	69bb      	ldr	r3, [r7, #24]
 8002c08:	9300      	str	r3, [sp, #0]
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	2120      	movs	r1, #32
 8002c10:	68f8      	ldr	r0, [r7, #12]
 8002c12:	f000 f84a 	bl	8002caa <I2C_WaitOnFlagUntilTimeout>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d001      	beq.n	8002c20 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e01c      	b.n	8002c5a <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2220      	movs	r2, #32
 8002c26:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	3301      	adds	r3, #1
 8002c2c:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	429a      	cmp	r2, r3
 8002c34:	f63f af3b 	bhi.w	8002aae <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2220      	movs	r2, #32
 8002c3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c44:	f043 0220 	orr.w	r2, r3, #32
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e000      	b.n	8002c5a <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8002c58:	2302      	movs	r3, #2
  }
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3720      	adds	r7, #32
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}

08002c62 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002c62:	b480      	push	{r7}
 8002c64:	b083      	sub	sp, #12
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	699b      	ldr	r3, [r3, #24]
 8002c70:	f003 0302 	and.w	r3, r3, #2
 8002c74:	2b02      	cmp	r3, #2
 8002c76:	d103      	bne.n	8002c80 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	699b      	ldr	r3, [r3, #24]
 8002c86:	f003 0301 	and.w	r3, r3, #1
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d007      	beq.n	8002c9e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	699a      	ldr	r2, [r3, #24]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f042 0201 	orr.w	r2, r2, #1
 8002c9c:	619a      	str	r2, [r3, #24]
  }
}
 8002c9e:	bf00      	nop
 8002ca0:	370c      	adds	r7, #12
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr

08002caa <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b084      	sub	sp, #16
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	60f8      	str	r0, [r7, #12]
 8002cb2:	60b9      	str	r1, [r7, #8]
 8002cb4:	603b      	str	r3, [r7, #0]
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002cba:	e022      	b.n	8002d02 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002cc2:	d01e      	beq.n	8002d02 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cc4:	f7fe f866 	bl	8000d94 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	69bb      	ldr	r3, [r7, #24]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	683a      	ldr	r2, [r7, #0]
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d302      	bcc.n	8002cda <I2C_WaitOnFlagUntilTimeout+0x30>
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d113      	bne.n	8002d02 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cde:	f043 0220 	orr.w	r2, r3, #32
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2220      	movs	r2, #32
 8002cea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e00f      	b.n	8002d22 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	699a      	ldr	r2, [r3, #24]
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	68ba      	ldr	r2, [r7, #8]
 8002d0e:	429a      	cmp	r2, r3
 8002d10:	bf0c      	ite	eq
 8002d12:	2301      	moveq	r3, #1
 8002d14:	2300      	movne	r3, #0
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	461a      	mov	r2, r3
 8002d1a:	79fb      	ldrb	r3, [r7, #7]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d0cd      	beq.n	8002cbc <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002d20:	2300      	movs	r3, #0
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3710      	adds	r7, #16
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}

08002d2a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002d2a:	b580      	push	{r7, lr}
 8002d2c:	b084      	sub	sp, #16
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	60f8      	str	r0, [r7, #12]
 8002d32:	60b9      	str	r1, [r7, #8]
 8002d34:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002d36:	e02c      	b.n	8002d92 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d38:	687a      	ldr	r2, [r7, #4]
 8002d3a:	68b9      	ldr	r1, [r7, #8]
 8002d3c:	68f8      	ldr	r0, [r7, #12]
 8002d3e:	f000 f871 	bl	8002e24 <I2C_IsErrorOccurred>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d001      	beq.n	8002d4c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e02a      	b.n	8002da2 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d52:	d01e      	beq.n	8002d92 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d54:	f7fe f81e 	bl	8000d94 <HAL_GetTick>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	68ba      	ldr	r2, [r7, #8]
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d302      	bcc.n	8002d6a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d113      	bne.n	8002d92 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d6e:	f043 0220 	orr.w	r2, r3, #32
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2220      	movs	r2, #32
 8002d7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e007      	b.n	8002da2 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	f003 0302 	and.w	r3, r3, #2
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d1cb      	bne.n	8002d38 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002da0:	2300      	movs	r3, #0
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3710      	adds	r7, #16
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}

08002daa <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002daa:	b580      	push	{r7, lr}
 8002dac:	b084      	sub	sp, #16
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	60f8      	str	r0, [r7, #12]
 8002db2:	60b9      	str	r1, [r7, #8]
 8002db4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002db6:	e028      	b.n	8002e0a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002db8:	687a      	ldr	r2, [r7, #4]
 8002dba:	68b9      	ldr	r1, [r7, #8]
 8002dbc:	68f8      	ldr	r0, [r7, #12]
 8002dbe:	f000 f831 	bl	8002e24 <I2C_IsErrorOccurred>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d001      	beq.n	8002dcc <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e026      	b.n	8002e1a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dcc:	f7fd ffe2 	bl	8000d94 <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	68ba      	ldr	r2, [r7, #8]
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d302      	bcc.n	8002de2 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d113      	bne.n	8002e0a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002de6:	f043 0220 	orr.w	r2, r3, #32
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2220      	movs	r2, #32
 8002df2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2200      	movs	r2, #0
 8002e02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e007      	b.n	8002e1a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	699b      	ldr	r3, [r3, #24]
 8002e10:	f003 0320 	and.w	r3, r3, #32
 8002e14:	2b20      	cmp	r3, #32
 8002e16:	d1cf      	bne.n	8002db8 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002e18:	2300      	movs	r3, #0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3710      	adds	r7, #16
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
	...

08002e24 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b08a      	sub	sp, #40	; 0x28
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	60f8      	str	r0, [r7, #12]
 8002e2c:	60b9      	str	r1, [r7, #8]
 8002e2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e30:	2300      	movs	r3, #0
 8002e32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	699b      	ldr	r3, [r3, #24]
 8002e3c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	f003 0310 	and.w	r3, r3, #16
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d075      	beq.n	8002f3c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2210      	movs	r2, #16
 8002e56:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002e58:	e056      	b.n	8002f08 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e60:	d052      	beq.n	8002f08 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e62:	f7fd ff97 	bl	8000d94 <HAL_GetTick>
 8002e66:	4602      	mov	r2, r0
 8002e68:	69fb      	ldr	r3, [r7, #28]
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	68ba      	ldr	r2, [r7, #8]
 8002e6e:	429a      	cmp	r2, r3
 8002e70:	d302      	bcc.n	8002e78 <I2C_IsErrorOccurred+0x54>
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d147      	bne.n	8002f08 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e82:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002e8a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	699b      	ldr	r3, [r3, #24]
 8002e92:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e9a:	d12e      	bne.n	8002efa <I2C_IsErrorOccurred+0xd6>
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ea2:	d02a      	beq.n	8002efa <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8002ea4:	7cfb      	ldrb	r3, [r7, #19]
 8002ea6:	2b20      	cmp	r3, #32
 8002ea8:	d027      	beq.n	8002efa <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	685a      	ldr	r2, [r3, #4]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002eb8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002eba:	f7fd ff6b 	bl	8000d94 <HAL_GetTick>
 8002ebe:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ec0:	e01b      	b.n	8002efa <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002ec2:	f7fd ff67 	bl	8000d94 <HAL_GetTick>
 8002ec6:	4602      	mov	r2, r0
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	1ad3      	subs	r3, r2, r3
 8002ecc:	2b19      	cmp	r3, #25
 8002ece:	d914      	bls.n	8002efa <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ed4:	f043 0220 	orr.w	r2, r3, #32
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2220      	movs	r2, #32
 8002ee0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	699b      	ldr	r3, [r3, #24]
 8002f00:	f003 0320 	and.w	r3, r3, #32
 8002f04:	2b20      	cmp	r3, #32
 8002f06:	d1dc      	bne.n	8002ec2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	699b      	ldr	r3, [r3, #24]
 8002f0e:	f003 0320 	and.w	r3, r3, #32
 8002f12:	2b20      	cmp	r3, #32
 8002f14:	d003      	beq.n	8002f1e <I2C_IsErrorOccurred+0xfa>
 8002f16:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d09d      	beq.n	8002e5a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002f1e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d103      	bne.n	8002f2e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	2220      	movs	r2, #32
 8002f2c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002f2e:	6a3b      	ldr	r3, [r7, #32]
 8002f30:	f043 0304 	orr.w	r3, r3, #4
 8002f34:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	699b      	ldr	r3, [r3, #24]
 8002f42:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d00b      	beq.n	8002f66 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002f4e:	6a3b      	ldr	r3, [r7, #32]
 8002f50:	f043 0301 	orr.w	r3, r3, #1
 8002f54:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f5e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002f66:	69bb      	ldr	r3, [r7, #24]
 8002f68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d00b      	beq.n	8002f88 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002f70:	6a3b      	ldr	r3, [r7, #32]
 8002f72:	f043 0308 	orr.w	r3, r3, #8
 8002f76:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f80:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002f88:	69bb      	ldr	r3, [r7, #24]
 8002f8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d00b      	beq.n	8002faa <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002f92:	6a3b      	ldr	r3, [r7, #32]
 8002f94:	f043 0302 	orr.w	r3, r3, #2
 8002f98:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002fa2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002faa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d01c      	beq.n	8002fec <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002fb2:	68f8      	ldr	r0, [r7, #12]
 8002fb4:	f7ff fe55 	bl	8002c62 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	6859      	ldr	r1, [r3, #4]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	4b0d      	ldr	r3, [pc, #52]	; (8002ff8 <I2C_IsErrorOccurred+0x1d4>)
 8002fc4:	400b      	ands	r3, r1
 8002fc6:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002fcc:	6a3b      	ldr	r3, [r7, #32]
 8002fce:	431a      	orrs	r2, r3
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2220      	movs	r2, #32
 8002fd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002fec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3728      	adds	r7, #40	; 0x28
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	fe00e800 	.word	0xfe00e800

08002ffc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b087      	sub	sp, #28
 8003000:	af00      	add	r7, sp, #0
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	607b      	str	r3, [r7, #4]
 8003006:	460b      	mov	r3, r1
 8003008:	817b      	strh	r3, [r7, #10]
 800300a:	4613      	mov	r3, r2
 800300c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800300e:	897b      	ldrh	r3, [r7, #10]
 8003010:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003014:	7a7b      	ldrb	r3, [r7, #9]
 8003016:	041b      	lsls	r3, r3, #16
 8003018:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800301c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003022:	6a3b      	ldr	r3, [r7, #32]
 8003024:	4313      	orrs	r3, r2
 8003026:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800302a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	685a      	ldr	r2, [r3, #4]
 8003032:	6a3b      	ldr	r3, [r7, #32]
 8003034:	0d5b      	lsrs	r3, r3, #21
 8003036:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800303a:	4b08      	ldr	r3, [pc, #32]	; (800305c <I2C_TransferConfig+0x60>)
 800303c:	430b      	orrs	r3, r1
 800303e:	43db      	mvns	r3, r3
 8003040:	ea02 0103 	and.w	r1, r2, r3
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	697a      	ldr	r2, [r7, #20]
 800304a:	430a      	orrs	r2, r1
 800304c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800304e:	bf00      	nop
 8003050:	371c      	adds	r7, #28
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	03ff63ff 	.word	0x03ff63ff

08003060 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003070:	b2db      	uxtb	r3, r3
 8003072:	2b20      	cmp	r3, #32
 8003074:	d138      	bne.n	80030e8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800307c:	2b01      	cmp	r3, #1
 800307e:	d101      	bne.n	8003084 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003080:	2302      	movs	r3, #2
 8003082:	e032      	b.n	80030ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2224      	movs	r2, #36	; 0x24
 8003090:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f022 0201 	bic.w	r2, r2, #1
 80030a2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80030b2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	6819      	ldr	r1, [r3, #0]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	683a      	ldr	r2, [r7, #0]
 80030c0:	430a      	orrs	r2, r1
 80030c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f042 0201 	orr.w	r2, r2, #1
 80030d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2220      	movs	r2, #32
 80030d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80030e4:	2300      	movs	r3, #0
 80030e6:	e000      	b.n	80030ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80030e8:	2302      	movs	r3, #2
  }
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	370c      	adds	r7, #12
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr

080030f6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80030f6:	b480      	push	{r7}
 80030f8:	b085      	sub	sp, #20
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
 80030fe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003106:	b2db      	uxtb	r3, r3
 8003108:	2b20      	cmp	r3, #32
 800310a:	d139      	bne.n	8003180 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003112:	2b01      	cmp	r3, #1
 8003114:	d101      	bne.n	800311a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003116:	2302      	movs	r3, #2
 8003118:	e033      	b.n	8003182 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2201      	movs	r2, #1
 800311e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2224      	movs	r2, #36	; 0x24
 8003126:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f022 0201 	bic.w	r2, r2, #1
 8003138:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003148:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	021b      	lsls	r3, r3, #8
 800314e:	68fa      	ldr	r2, [r7, #12]
 8003150:	4313      	orrs	r3, r2
 8003152:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	68fa      	ldr	r2, [r7, #12]
 800315a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f042 0201 	orr.w	r2, r2, #1
 800316a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2220      	movs	r2, #32
 8003170:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2200      	movs	r2, #0
 8003178:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800317c:	2300      	movs	r3, #0
 800317e:	e000      	b.n	8003182 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003180:	2302      	movs	r3, #2
  }
}
 8003182:	4618      	mov	r0, r3
 8003184:	3714      	adds	r7, #20
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
	...

08003190 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003190:	b480      	push	{r7}
 8003192:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003194:	4b04      	ldr	r3, [pc, #16]	; (80031a8 <HAL_PWREx_GetVoltageRange+0x18>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800319c:	4618      	mov	r0, r3
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr
 80031a6:	bf00      	nop
 80031a8:	40007000 	.word	0x40007000

080031ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b085      	sub	sp, #20
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031ba:	d130      	bne.n	800321e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80031bc:	4b23      	ldr	r3, [pc, #140]	; (800324c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80031c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031c8:	d038      	beq.n	800323c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80031ca:	4b20      	ldr	r3, [pc, #128]	; (800324c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80031d2:	4a1e      	ldr	r2, [pc, #120]	; (800324c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031d4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80031d8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80031da:	4b1d      	ldr	r3, [pc, #116]	; (8003250 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	2232      	movs	r2, #50	; 0x32
 80031e0:	fb02 f303 	mul.w	r3, r2, r3
 80031e4:	4a1b      	ldr	r2, [pc, #108]	; (8003254 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80031e6:	fba2 2303 	umull	r2, r3, r2, r3
 80031ea:	0c9b      	lsrs	r3, r3, #18
 80031ec:	3301      	adds	r3, #1
 80031ee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031f0:	e002      	b.n	80031f8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	3b01      	subs	r3, #1
 80031f6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031f8:	4b14      	ldr	r3, [pc, #80]	; (800324c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031fa:	695b      	ldr	r3, [r3, #20]
 80031fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003200:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003204:	d102      	bne.n	800320c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d1f2      	bne.n	80031f2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800320c:	4b0f      	ldr	r3, [pc, #60]	; (800324c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800320e:	695b      	ldr	r3, [r3, #20]
 8003210:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003214:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003218:	d110      	bne.n	800323c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800321a:	2303      	movs	r3, #3
 800321c:	e00f      	b.n	800323e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800321e:	4b0b      	ldr	r3, [pc, #44]	; (800324c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003226:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800322a:	d007      	beq.n	800323c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800322c:	4b07      	ldr	r3, [pc, #28]	; (800324c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003234:	4a05      	ldr	r2, [pc, #20]	; (800324c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003236:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800323a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800323c:	2300      	movs	r3, #0
}
 800323e:	4618      	mov	r0, r3
 8003240:	3714      	adds	r7, #20
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	40007000 	.word	0x40007000
 8003250:	20000000 	.word	0x20000000
 8003254:	431bde83 	.word	0x431bde83

08003258 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b088      	sub	sp, #32
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d102      	bne.n	800326c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	f000 bc02 	b.w	8003a70 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800326c:	4b96      	ldr	r3, [pc, #600]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	f003 030c 	and.w	r3, r3, #12
 8003274:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003276:	4b94      	ldr	r3, [pc, #592]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	f003 0303 	and.w	r3, r3, #3
 800327e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0310 	and.w	r3, r3, #16
 8003288:	2b00      	cmp	r3, #0
 800328a:	f000 80e4 	beq.w	8003456 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800328e:	69bb      	ldr	r3, [r7, #24]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d007      	beq.n	80032a4 <HAL_RCC_OscConfig+0x4c>
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	2b0c      	cmp	r3, #12
 8003298:	f040 808b 	bne.w	80033b2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	2b01      	cmp	r3, #1
 80032a0:	f040 8087 	bne.w	80033b2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80032a4:	4b88      	ldr	r3, [pc, #544]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0302 	and.w	r3, r3, #2
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d005      	beq.n	80032bc <HAL_RCC_OscConfig+0x64>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	699b      	ldr	r3, [r3, #24]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d101      	bne.n	80032bc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e3d9      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6a1a      	ldr	r2, [r3, #32]
 80032c0:	4b81      	ldr	r3, [pc, #516]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 0308 	and.w	r3, r3, #8
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d004      	beq.n	80032d6 <HAL_RCC_OscConfig+0x7e>
 80032cc:	4b7e      	ldr	r3, [pc, #504]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032d4:	e005      	b.n	80032e2 <HAL_RCC_OscConfig+0x8a>
 80032d6:	4b7c      	ldr	r3, [pc, #496]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 80032d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032dc:	091b      	lsrs	r3, r3, #4
 80032de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d223      	bcs.n	800332e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6a1b      	ldr	r3, [r3, #32]
 80032ea:	4618      	mov	r0, r3
 80032ec:	f000 fd54 	bl	8003d98 <RCC_SetFlashLatencyFromMSIRange>
 80032f0:	4603      	mov	r3, r0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d001      	beq.n	80032fa <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e3ba      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032fa:	4b73      	ldr	r3, [pc, #460]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a72      	ldr	r2, [pc, #456]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003300:	f043 0308 	orr.w	r3, r3, #8
 8003304:	6013      	str	r3, [r2, #0]
 8003306:	4b70      	ldr	r3, [pc, #448]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6a1b      	ldr	r3, [r3, #32]
 8003312:	496d      	ldr	r1, [pc, #436]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003314:	4313      	orrs	r3, r2
 8003316:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003318:	4b6b      	ldr	r3, [pc, #428]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	69db      	ldr	r3, [r3, #28]
 8003324:	021b      	lsls	r3, r3, #8
 8003326:	4968      	ldr	r1, [pc, #416]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003328:	4313      	orrs	r3, r2
 800332a:	604b      	str	r3, [r1, #4]
 800332c:	e025      	b.n	800337a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800332e:	4b66      	ldr	r3, [pc, #408]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a65      	ldr	r2, [pc, #404]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003334:	f043 0308 	orr.w	r3, r3, #8
 8003338:	6013      	str	r3, [r2, #0]
 800333a:	4b63      	ldr	r3, [pc, #396]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6a1b      	ldr	r3, [r3, #32]
 8003346:	4960      	ldr	r1, [pc, #384]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003348:	4313      	orrs	r3, r2
 800334a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800334c:	4b5e      	ldr	r3, [pc, #376]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	69db      	ldr	r3, [r3, #28]
 8003358:	021b      	lsls	r3, r3, #8
 800335a:	495b      	ldr	r1, [pc, #364]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 800335c:	4313      	orrs	r3, r2
 800335e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003360:	69bb      	ldr	r3, [r7, #24]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d109      	bne.n	800337a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6a1b      	ldr	r3, [r3, #32]
 800336a:	4618      	mov	r0, r3
 800336c:	f000 fd14 	bl	8003d98 <RCC_SetFlashLatencyFromMSIRange>
 8003370:	4603      	mov	r3, r0
 8003372:	2b00      	cmp	r3, #0
 8003374:	d001      	beq.n	800337a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e37a      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800337a:	f000 fc81 	bl	8003c80 <HAL_RCC_GetSysClockFreq>
 800337e:	4602      	mov	r2, r0
 8003380:	4b51      	ldr	r3, [pc, #324]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	091b      	lsrs	r3, r3, #4
 8003386:	f003 030f 	and.w	r3, r3, #15
 800338a:	4950      	ldr	r1, [pc, #320]	; (80034cc <HAL_RCC_OscConfig+0x274>)
 800338c:	5ccb      	ldrb	r3, [r1, r3]
 800338e:	f003 031f 	and.w	r3, r3, #31
 8003392:	fa22 f303 	lsr.w	r3, r2, r3
 8003396:	4a4e      	ldr	r2, [pc, #312]	; (80034d0 <HAL_RCC_OscConfig+0x278>)
 8003398:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800339a:	4b4e      	ldr	r3, [pc, #312]	; (80034d4 <HAL_RCC_OscConfig+0x27c>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4618      	mov	r0, r3
 80033a0:	f7fd fca8 	bl	8000cf4 <HAL_InitTick>
 80033a4:	4603      	mov	r3, r0
 80033a6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80033a8:	7bfb      	ldrb	r3, [r7, #15]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d052      	beq.n	8003454 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80033ae:	7bfb      	ldrb	r3, [r7, #15]
 80033b0:	e35e      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	699b      	ldr	r3, [r3, #24]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d032      	beq.n	8003420 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80033ba:	4b43      	ldr	r3, [pc, #268]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a42      	ldr	r2, [pc, #264]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 80033c0:	f043 0301 	orr.w	r3, r3, #1
 80033c4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80033c6:	f7fd fce5 	bl	8000d94 <HAL_GetTick>
 80033ca:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033cc:	e008      	b.n	80033e0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80033ce:	f7fd fce1 	bl	8000d94 <HAL_GetTick>
 80033d2:	4602      	mov	r2, r0
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	2b02      	cmp	r3, #2
 80033da:	d901      	bls.n	80033e0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80033dc:	2303      	movs	r3, #3
 80033de:	e347      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033e0:	4b39      	ldr	r3, [pc, #228]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0302 	and.w	r3, r3, #2
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d0f0      	beq.n	80033ce <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033ec:	4b36      	ldr	r3, [pc, #216]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a35      	ldr	r2, [pc, #212]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 80033f2:	f043 0308 	orr.w	r3, r3, #8
 80033f6:	6013      	str	r3, [r2, #0]
 80033f8:	4b33      	ldr	r3, [pc, #204]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6a1b      	ldr	r3, [r3, #32]
 8003404:	4930      	ldr	r1, [pc, #192]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003406:	4313      	orrs	r3, r2
 8003408:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800340a:	4b2f      	ldr	r3, [pc, #188]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	69db      	ldr	r3, [r3, #28]
 8003416:	021b      	lsls	r3, r3, #8
 8003418:	492b      	ldr	r1, [pc, #172]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 800341a:	4313      	orrs	r3, r2
 800341c:	604b      	str	r3, [r1, #4]
 800341e:	e01a      	b.n	8003456 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003420:	4b29      	ldr	r3, [pc, #164]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a28      	ldr	r2, [pc, #160]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003426:	f023 0301 	bic.w	r3, r3, #1
 800342a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800342c:	f7fd fcb2 	bl	8000d94 <HAL_GetTick>
 8003430:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003432:	e008      	b.n	8003446 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003434:	f7fd fcae 	bl	8000d94 <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	2b02      	cmp	r3, #2
 8003440:	d901      	bls.n	8003446 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	e314      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003446:	4b20      	ldr	r3, [pc, #128]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0302 	and.w	r3, r3, #2
 800344e:	2b00      	cmp	r3, #0
 8003450:	d1f0      	bne.n	8003434 <HAL_RCC_OscConfig+0x1dc>
 8003452:	e000      	b.n	8003456 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003454:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 0301 	and.w	r3, r3, #1
 800345e:	2b00      	cmp	r3, #0
 8003460:	d073      	beq.n	800354a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003462:	69bb      	ldr	r3, [r7, #24]
 8003464:	2b08      	cmp	r3, #8
 8003466:	d005      	beq.n	8003474 <HAL_RCC_OscConfig+0x21c>
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	2b0c      	cmp	r3, #12
 800346c:	d10e      	bne.n	800348c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	2b03      	cmp	r3, #3
 8003472:	d10b      	bne.n	800348c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003474:	4b14      	ldr	r3, [pc, #80]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800347c:	2b00      	cmp	r3, #0
 800347e:	d063      	beq.n	8003548 <HAL_RCC_OscConfig+0x2f0>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d15f      	bne.n	8003548 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e2f1      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003494:	d106      	bne.n	80034a4 <HAL_RCC_OscConfig+0x24c>
 8003496:	4b0c      	ldr	r3, [pc, #48]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a0b      	ldr	r2, [pc, #44]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 800349c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034a0:	6013      	str	r3, [r2, #0]
 80034a2:	e025      	b.n	80034f0 <HAL_RCC_OscConfig+0x298>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80034ac:	d114      	bne.n	80034d8 <HAL_RCC_OscConfig+0x280>
 80034ae:	4b06      	ldr	r3, [pc, #24]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a05      	ldr	r2, [pc, #20]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 80034b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034b8:	6013      	str	r3, [r2, #0]
 80034ba:	4b03      	ldr	r3, [pc, #12]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a02      	ldr	r2, [pc, #8]	; (80034c8 <HAL_RCC_OscConfig+0x270>)
 80034c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034c4:	6013      	str	r3, [r2, #0]
 80034c6:	e013      	b.n	80034f0 <HAL_RCC_OscConfig+0x298>
 80034c8:	40021000 	.word	0x40021000
 80034cc:	08004e10 	.word	0x08004e10
 80034d0:	20000000 	.word	0x20000000
 80034d4:	20000004 	.word	0x20000004
 80034d8:	4ba0      	ldr	r3, [pc, #640]	; (800375c <HAL_RCC_OscConfig+0x504>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a9f      	ldr	r2, [pc, #636]	; (800375c <HAL_RCC_OscConfig+0x504>)
 80034de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034e2:	6013      	str	r3, [r2, #0]
 80034e4:	4b9d      	ldr	r3, [pc, #628]	; (800375c <HAL_RCC_OscConfig+0x504>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a9c      	ldr	r2, [pc, #624]	; (800375c <HAL_RCC_OscConfig+0x504>)
 80034ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d013      	beq.n	8003520 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034f8:	f7fd fc4c 	bl	8000d94 <HAL_GetTick>
 80034fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034fe:	e008      	b.n	8003512 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003500:	f7fd fc48 	bl	8000d94 <HAL_GetTick>
 8003504:	4602      	mov	r2, r0
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	1ad3      	subs	r3, r2, r3
 800350a:	2b64      	cmp	r3, #100	; 0x64
 800350c:	d901      	bls.n	8003512 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e2ae      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003512:	4b92      	ldr	r3, [pc, #584]	; (800375c <HAL_RCC_OscConfig+0x504>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800351a:	2b00      	cmp	r3, #0
 800351c:	d0f0      	beq.n	8003500 <HAL_RCC_OscConfig+0x2a8>
 800351e:	e014      	b.n	800354a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003520:	f7fd fc38 	bl	8000d94 <HAL_GetTick>
 8003524:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003526:	e008      	b.n	800353a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003528:	f7fd fc34 	bl	8000d94 <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	2b64      	cmp	r3, #100	; 0x64
 8003534:	d901      	bls.n	800353a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e29a      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800353a:	4b88      	ldr	r3, [pc, #544]	; (800375c <HAL_RCC_OscConfig+0x504>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003542:	2b00      	cmp	r3, #0
 8003544:	d1f0      	bne.n	8003528 <HAL_RCC_OscConfig+0x2d0>
 8003546:	e000      	b.n	800354a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003548:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 0302 	and.w	r3, r3, #2
 8003552:	2b00      	cmp	r3, #0
 8003554:	d060      	beq.n	8003618 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	2b04      	cmp	r3, #4
 800355a:	d005      	beq.n	8003568 <HAL_RCC_OscConfig+0x310>
 800355c:	69bb      	ldr	r3, [r7, #24]
 800355e:	2b0c      	cmp	r3, #12
 8003560:	d119      	bne.n	8003596 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	2b02      	cmp	r3, #2
 8003566:	d116      	bne.n	8003596 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003568:	4b7c      	ldr	r3, [pc, #496]	; (800375c <HAL_RCC_OscConfig+0x504>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003570:	2b00      	cmp	r3, #0
 8003572:	d005      	beq.n	8003580 <HAL_RCC_OscConfig+0x328>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d101      	bne.n	8003580 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e277      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003580:	4b76      	ldr	r3, [pc, #472]	; (800375c <HAL_RCC_OscConfig+0x504>)
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	691b      	ldr	r3, [r3, #16]
 800358c:	061b      	lsls	r3, r3, #24
 800358e:	4973      	ldr	r1, [pc, #460]	; (800375c <HAL_RCC_OscConfig+0x504>)
 8003590:	4313      	orrs	r3, r2
 8003592:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003594:	e040      	b.n	8003618 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d023      	beq.n	80035e6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800359e:	4b6f      	ldr	r3, [pc, #444]	; (800375c <HAL_RCC_OscConfig+0x504>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a6e      	ldr	r2, [pc, #440]	; (800375c <HAL_RCC_OscConfig+0x504>)
 80035a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035aa:	f7fd fbf3 	bl	8000d94 <HAL_GetTick>
 80035ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035b0:	e008      	b.n	80035c4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035b2:	f7fd fbef 	bl	8000d94 <HAL_GetTick>
 80035b6:	4602      	mov	r2, r0
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d901      	bls.n	80035c4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80035c0:	2303      	movs	r3, #3
 80035c2:	e255      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035c4:	4b65      	ldr	r3, [pc, #404]	; (800375c <HAL_RCC_OscConfig+0x504>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d0f0      	beq.n	80035b2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035d0:	4b62      	ldr	r3, [pc, #392]	; (800375c <HAL_RCC_OscConfig+0x504>)
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	691b      	ldr	r3, [r3, #16]
 80035dc:	061b      	lsls	r3, r3, #24
 80035de:	495f      	ldr	r1, [pc, #380]	; (800375c <HAL_RCC_OscConfig+0x504>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	604b      	str	r3, [r1, #4]
 80035e4:	e018      	b.n	8003618 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035e6:	4b5d      	ldr	r3, [pc, #372]	; (800375c <HAL_RCC_OscConfig+0x504>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a5c      	ldr	r2, [pc, #368]	; (800375c <HAL_RCC_OscConfig+0x504>)
 80035ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80035f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035f2:	f7fd fbcf 	bl	8000d94 <HAL_GetTick>
 80035f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80035f8:	e008      	b.n	800360c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035fa:	f7fd fbcb 	bl	8000d94 <HAL_GetTick>
 80035fe:	4602      	mov	r2, r0
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	1ad3      	subs	r3, r2, r3
 8003604:	2b02      	cmp	r3, #2
 8003606:	d901      	bls.n	800360c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003608:	2303      	movs	r3, #3
 800360a:	e231      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800360c:	4b53      	ldr	r3, [pc, #332]	; (800375c <HAL_RCC_OscConfig+0x504>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003614:	2b00      	cmp	r3, #0
 8003616:	d1f0      	bne.n	80035fa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0308 	and.w	r3, r3, #8
 8003620:	2b00      	cmp	r3, #0
 8003622:	d03c      	beq.n	800369e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	695b      	ldr	r3, [r3, #20]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d01c      	beq.n	8003666 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800362c:	4b4b      	ldr	r3, [pc, #300]	; (800375c <HAL_RCC_OscConfig+0x504>)
 800362e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003632:	4a4a      	ldr	r2, [pc, #296]	; (800375c <HAL_RCC_OscConfig+0x504>)
 8003634:	f043 0301 	orr.w	r3, r3, #1
 8003638:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800363c:	f7fd fbaa 	bl	8000d94 <HAL_GetTick>
 8003640:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003642:	e008      	b.n	8003656 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003644:	f7fd fba6 	bl	8000d94 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	2b02      	cmp	r3, #2
 8003650:	d901      	bls.n	8003656 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e20c      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003656:	4b41      	ldr	r3, [pc, #260]	; (800375c <HAL_RCC_OscConfig+0x504>)
 8003658:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800365c:	f003 0302 	and.w	r3, r3, #2
 8003660:	2b00      	cmp	r3, #0
 8003662:	d0ef      	beq.n	8003644 <HAL_RCC_OscConfig+0x3ec>
 8003664:	e01b      	b.n	800369e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003666:	4b3d      	ldr	r3, [pc, #244]	; (800375c <HAL_RCC_OscConfig+0x504>)
 8003668:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800366c:	4a3b      	ldr	r2, [pc, #236]	; (800375c <HAL_RCC_OscConfig+0x504>)
 800366e:	f023 0301 	bic.w	r3, r3, #1
 8003672:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003676:	f7fd fb8d 	bl	8000d94 <HAL_GetTick>
 800367a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800367c:	e008      	b.n	8003690 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800367e:	f7fd fb89 	bl	8000d94 <HAL_GetTick>
 8003682:	4602      	mov	r2, r0
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	1ad3      	subs	r3, r2, r3
 8003688:	2b02      	cmp	r3, #2
 800368a:	d901      	bls.n	8003690 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800368c:	2303      	movs	r3, #3
 800368e:	e1ef      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003690:	4b32      	ldr	r3, [pc, #200]	; (800375c <HAL_RCC_OscConfig+0x504>)
 8003692:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003696:	f003 0302 	and.w	r3, r3, #2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d1ef      	bne.n	800367e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0304 	and.w	r3, r3, #4
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	f000 80a6 	beq.w	80037f8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036ac:	2300      	movs	r3, #0
 80036ae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80036b0:	4b2a      	ldr	r3, [pc, #168]	; (800375c <HAL_RCC_OscConfig+0x504>)
 80036b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d10d      	bne.n	80036d8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036bc:	4b27      	ldr	r3, [pc, #156]	; (800375c <HAL_RCC_OscConfig+0x504>)
 80036be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036c0:	4a26      	ldr	r2, [pc, #152]	; (800375c <HAL_RCC_OscConfig+0x504>)
 80036c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036c6:	6593      	str	r3, [r2, #88]	; 0x58
 80036c8:	4b24      	ldr	r3, [pc, #144]	; (800375c <HAL_RCC_OscConfig+0x504>)
 80036ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036d0:	60bb      	str	r3, [r7, #8]
 80036d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036d4:	2301      	movs	r3, #1
 80036d6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036d8:	4b21      	ldr	r3, [pc, #132]	; (8003760 <HAL_RCC_OscConfig+0x508>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d118      	bne.n	8003716 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036e4:	4b1e      	ldr	r3, [pc, #120]	; (8003760 <HAL_RCC_OscConfig+0x508>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a1d      	ldr	r2, [pc, #116]	; (8003760 <HAL_RCC_OscConfig+0x508>)
 80036ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036f0:	f7fd fb50 	bl	8000d94 <HAL_GetTick>
 80036f4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036f6:	e008      	b.n	800370a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036f8:	f7fd fb4c 	bl	8000d94 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b02      	cmp	r3, #2
 8003704:	d901      	bls.n	800370a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e1b2      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800370a:	4b15      	ldr	r3, [pc, #84]	; (8003760 <HAL_RCC_OscConfig+0x508>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003712:	2b00      	cmp	r3, #0
 8003714:	d0f0      	beq.n	80036f8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	2b01      	cmp	r3, #1
 800371c:	d108      	bne.n	8003730 <HAL_RCC_OscConfig+0x4d8>
 800371e:	4b0f      	ldr	r3, [pc, #60]	; (800375c <HAL_RCC_OscConfig+0x504>)
 8003720:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003724:	4a0d      	ldr	r2, [pc, #52]	; (800375c <HAL_RCC_OscConfig+0x504>)
 8003726:	f043 0301 	orr.w	r3, r3, #1
 800372a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800372e:	e029      	b.n	8003784 <HAL_RCC_OscConfig+0x52c>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	2b05      	cmp	r3, #5
 8003736:	d115      	bne.n	8003764 <HAL_RCC_OscConfig+0x50c>
 8003738:	4b08      	ldr	r3, [pc, #32]	; (800375c <HAL_RCC_OscConfig+0x504>)
 800373a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800373e:	4a07      	ldr	r2, [pc, #28]	; (800375c <HAL_RCC_OscConfig+0x504>)
 8003740:	f043 0304 	orr.w	r3, r3, #4
 8003744:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003748:	4b04      	ldr	r3, [pc, #16]	; (800375c <HAL_RCC_OscConfig+0x504>)
 800374a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800374e:	4a03      	ldr	r2, [pc, #12]	; (800375c <HAL_RCC_OscConfig+0x504>)
 8003750:	f043 0301 	orr.w	r3, r3, #1
 8003754:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003758:	e014      	b.n	8003784 <HAL_RCC_OscConfig+0x52c>
 800375a:	bf00      	nop
 800375c:	40021000 	.word	0x40021000
 8003760:	40007000 	.word	0x40007000
 8003764:	4b9a      	ldr	r3, [pc, #616]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 8003766:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800376a:	4a99      	ldr	r2, [pc, #612]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 800376c:	f023 0301 	bic.w	r3, r3, #1
 8003770:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003774:	4b96      	ldr	r3, [pc, #600]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 8003776:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800377a:	4a95      	ldr	r2, [pc, #596]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 800377c:	f023 0304 	bic.w	r3, r3, #4
 8003780:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d016      	beq.n	80037ba <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800378c:	f7fd fb02 	bl	8000d94 <HAL_GetTick>
 8003790:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003792:	e00a      	b.n	80037aa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003794:	f7fd fafe 	bl	8000d94 <HAL_GetTick>
 8003798:	4602      	mov	r2, r0
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	f241 3288 	movw	r2, #5000	; 0x1388
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d901      	bls.n	80037aa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e162      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037aa:	4b89      	ldr	r3, [pc, #548]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 80037ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037b0:	f003 0302 	and.w	r3, r3, #2
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d0ed      	beq.n	8003794 <HAL_RCC_OscConfig+0x53c>
 80037b8:	e015      	b.n	80037e6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037ba:	f7fd faeb 	bl	8000d94 <HAL_GetTick>
 80037be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037c0:	e00a      	b.n	80037d8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037c2:	f7fd fae7 	bl	8000d94 <HAL_GetTick>
 80037c6:	4602      	mov	r2, r0
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d901      	bls.n	80037d8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80037d4:	2303      	movs	r3, #3
 80037d6:	e14b      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037d8:	4b7d      	ldr	r3, [pc, #500]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 80037da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037de:	f003 0302 	and.w	r3, r3, #2
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d1ed      	bne.n	80037c2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037e6:	7ffb      	ldrb	r3, [r7, #31]
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d105      	bne.n	80037f8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037ec:	4b78      	ldr	r3, [pc, #480]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 80037ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037f0:	4a77      	ldr	r2, [pc, #476]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 80037f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037f6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 0320 	and.w	r3, r3, #32
 8003800:	2b00      	cmp	r3, #0
 8003802:	d03c      	beq.n	800387e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003808:	2b00      	cmp	r3, #0
 800380a:	d01c      	beq.n	8003846 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800380c:	4b70      	ldr	r3, [pc, #448]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 800380e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003812:	4a6f      	ldr	r2, [pc, #444]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 8003814:	f043 0301 	orr.w	r3, r3, #1
 8003818:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800381c:	f7fd faba 	bl	8000d94 <HAL_GetTick>
 8003820:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003822:	e008      	b.n	8003836 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003824:	f7fd fab6 	bl	8000d94 <HAL_GetTick>
 8003828:	4602      	mov	r2, r0
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	2b02      	cmp	r3, #2
 8003830:	d901      	bls.n	8003836 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e11c      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003836:	4b66      	ldr	r3, [pc, #408]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 8003838:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800383c:	f003 0302 	and.w	r3, r3, #2
 8003840:	2b00      	cmp	r3, #0
 8003842:	d0ef      	beq.n	8003824 <HAL_RCC_OscConfig+0x5cc>
 8003844:	e01b      	b.n	800387e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003846:	4b62      	ldr	r3, [pc, #392]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 8003848:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800384c:	4a60      	ldr	r2, [pc, #384]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 800384e:	f023 0301 	bic.w	r3, r3, #1
 8003852:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003856:	f7fd fa9d 	bl	8000d94 <HAL_GetTick>
 800385a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800385c:	e008      	b.n	8003870 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800385e:	f7fd fa99 	bl	8000d94 <HAL_GetTick>
 8003862:	4602      	mov	r2, r0
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	1ad3      	subs	r3, r2, r3
 8003868:	2b02      	cmp	r3, #2
 800386a:	d901      	bls.n	8003870 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800386c:	2303      	movs	r3, #3
 800386e:	e0ff      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003870:	4b57      	ldr	r3, [pc, #348]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 8003872:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003876:	f003 0302 	and.w	r3, r3, #2
 800387a:	2b00      	cmp	r3, #0
 800387c:	d1ef      	bne.n	800385e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003882:	2b00      	cmp	r3, #0
 8003884:	f000 80f3 	beq.w	8003a6e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800388c:	2b02      	cmp	r3, #2
 800388e:	f040 80c9 	bne.w	8003a24 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003892:	4b4f      	ldr	r3, [pc, #316]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 8003894:	68db      	ldr	r3, [r3, #12]
 8003896:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	f003 0203 	and.w	r2, r3, #3
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d12c      	bne.n	8003900 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038b0:	3b01      	subs	r3, #1
 80038b2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d123      	bne.n	8003900 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038c2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d11b      	bne.n	8003900 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038d2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d113      	bne.n	8003900 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038e2:	085b      	lsrs	r3, r3, #1
 80038e4:	3b01      	subs	r3, #1
 80038e6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d109      	bne.n	8003900 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f6:	085b      	lsrs	r3, r3, #1
 80038f8:	3b01      	subs	r3, #1
 80038fa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d06b      	beq.n	80039d8 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003900:	69bb      	ldr	r3, [r7, #24]
 8003902:	2b0c      	cmp	r3, #12
 8003904:	d062      	beq.n	80039cc <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003906:	4b32      	ldr	r3, [pc, #200]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d001      	beq.n	8003916 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e0ac      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003916:	4b2e      	ldr	r3, [pc, #184]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a2d      	ldr	r2, [pc, #180]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 800391c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003920:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003922:	f7fd fa37 	bl	8000d94 <HAL_GetTick>
 8003926:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003928:	e008      	b.n	800393c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800392a:	f7fd fa33 	bl	8000d94 <HAL_GetTick>
 800392e:	4602      	mov	r2, r0
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	2b02      	cmp	r3, #2
 8003936:	d901      	bls.n	800393c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003938:	2303      	movs	r3, #3
 800393a:	e099      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800393c:	4b24      	ldr	r3, [pc, #144]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003944:	2b00      	cmp	r3, #0
 8003946:	d1f0      	bne.n	800392a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003948:	4b21      	ldr	r3, [pc, #132]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 800394a:	68da      	ldr	r2, [r3, #12]
 800394c:	4b21      	ldr	r3, [pc, #132]	; (80039d4 <HAL_RCC_OscConfig+0x77c>)
 800394e:	4013      	ands	r3, r2
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003954:	687a      	ldr	r2, [r7, #4]
 8003956:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003958:	3a01      	subs	r2, #1
 800395a:	0112      	lsls	r2, r2, #4
 800395c:	4311      	orrs	r1, r2
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003962:	0212      	lsls	r2, r2, #8
 8003964:	4311      	orrs	r1, r2
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800396a:	0852      	lsrs	r2, r2, #1
 800396c:	3a01      	subs	r2, #1
 800396e:	0552      	lsls	r2, r2, #21
 8003970:	4311      	orrs	r1, r2
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003976:	0852      	lsrs	r2, r2, #1
 8003978:	3a01      	subs	r2, #1
 800397a:	0652      	lsls	r2, r2, #25
 800397c:	4311      	orrs	r1, r2
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003982:	06d2      	lsls	r2, r2, #27
 8003984:	430a      	orrs	r2, r1
 8003986:	4912      	ldr	r1, [pc, #72]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 8003988:	4313      	orrs	r3, r2
 800398a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800398c:	4b10      	ldr	r3, [pc, #64]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a0f      	ldr	r2, [pc, #60]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 8003992:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003996:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003998:	4b0d      	ldr	r3, [pc, #52]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	4a0c      	ldr	r2, [pc, #48]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 800399e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039a2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80039a4:	f7fd f9f6 	bl	8000d94 <HAL_GetTick>
 80039a8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039aa:	e008      	b.n	80039be <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039ac:	f7fd f9f2 	bl	8000d94 <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d901      	bls.n	80039be <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80039ba:	2303      	movs	r3, #3
 80039bc:	e058      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039be:	4b04      	ldr	r3, [pc, #16]	; (80039d0 <HAL_RCC_OscConfig+0x778>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d0f0      	beq.n	80039ac <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039ca:	e050      	b.n	8003a6e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e04f      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
 80039d0:	40021000 	.word	0x40021000
 80039d4:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039d8:	4b27      	ldr	r3, [pc, #156]	; (8003a78 <HAL_RCC_OscConfig+0x820>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d144      	bne.n	8003a6e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80039e4:	4b24      	ldr	r3, [pc, #144]	; (8003a78 <HAL_RCC_OscConfig+0x820>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a23      	ldr	r2, [pc, #140]	; (8003a78 <HAL_RCC_OscConfig+0x820>)
 80039ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039ee:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80039f0:	4b21      	ldr	r3, [pc, #132]	; (8003a78 <HAL_RCC_OscConfig+0x820>)
 80039f2:	68db      	ldr	r3, [r3, #12]
 80039f4:	4a20      	ldr	r2, [pc, #128]	; (8003a78 <HAL_RCC_OscConfig+0x820>)
 80039f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039fa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80039fc:	f7fd f9ca 	bl	8000d94 <HAL_GetTick>
 8003a00:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a02:	e008      	b.n	8003a16 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a04:	f7fd f9c6 	bl	8000d94 <HAL_GetTick>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	1ad3      	subs	r3, r2, r3
 8003a0e:	2b02      	cmp	r3, #2
 8003a10:	d901      	bls.n	8003a16 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8003a12:	2303      	movs	r3, #3
 8003a14:	e02c      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a16:	4b18      	ldr	r3, [pc, #96]	; (8003a78 <HAL_RCC_OscConfig+0x820>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d0f0      	beq.n	8003a04 <HAL_RCC_OscConfig+0x7ac>
 8003a22:	e024      	b.n	8003a6e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a24:	69bb      	ldr	r3, [r7, #24]
 8003a26:	2b0c      	cmp	r3, #12
 8003a28:	d01f      	beq.n	8003a6a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a2a:	4b13      	ldr	r3, [pc, #76]	; (8003a78 <HAL_RCC_OscConfig+0x820>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a12      	ldr	r2, [pc, #72]	; (8003a78 <HAL_RCC_OscConfig+0x820>)
 8003a30:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a36:	f7fd f9ad 	bl	8000d94 <HAL_GetTick>
 8003a3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a3c:	e008      	b.n	8003a50 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a3e:	f7fd f9a9 	bl	8000d94 <HAL_GetTick>
 8003a42:	4602      	mov	r2, r0
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	2b02      	cmp	r3, #2
 8003a4a:	d901      	bls.n	8003a50 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	e00f      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a50:	4b09      	ldr	r3, [pc, #36]	; (8003a78 <HAL_RCC_OscConfig+0x820>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d1f0      	bne.n	8003a3e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003a5c:	4b06      	ldr	r3, [pc, #24]	; (8003a78 <HAL_RCC_OscConfig+0x820>)
 8003a5e:	68da      	ldr	r2, [r3, #12]
 8003a60:	4905      	ldr	r1, [pc, #20]	; (8003a78 <HAL_RCC_OscConfig+0x820>)
 8003a62:	4b06      	ldr	r3, [pc, #24]	; (8003a7c <HAL_RCC_OscConfig+0x824>)
 8003a64:	4013      	ands	r3, r2
 8003a66:	60cb      	str	r3, [r1, #12]
 8003a68:	e001      	b.n	8003a6e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e000      	b.n	8003a70 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003a6e:	2300      	movs	r3, #0
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	3720      	adds	r7, #32
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	40021000 	.word	0x40021000
 8003a7c:	feeefffc 	.word	0xfeeefffc

08003a80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d101      	bne.n	8003a94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e0e7      	b.n	8003c64 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a94:	4b75      	ldr	r3, [pc, #468]	; (8003c6c <HAL_RCC_ClockConfig+0x1ec>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0307 	and.w	r3, r3, #7
 8003a9c:	683a      	ldr	r2, [r7, #0]
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d910      	bls.n	8003ac4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aa2:	4b72      	ldr	r3, [pc, #456]	; (8003c6c <HAL_RCC_ClockConfig+0x1ec>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f023 0207 	bic.w	r2, r3, #7
 8003aaa:	4970      	ldr	r1, [pc, #448]	; (8003c6c <HAL_RCC_ClockConfig+0x1ec>)
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ab2:	4b6e      	ldr	r3, [pc, #440]	; (8003c6c <HAL_RCC_ClockConfig+0x1ec>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 0307 	and.w	r3, r3, #7
 8003aba:	683a      	ldr	r2, [r7, #0]
 8003abc:	429a      	cmp	r2, r3
 8003abe:	d001      	beq.n	8003ac4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	e0cf      	b.n	8003c64 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 0302 	and.w	r3, r3, #2
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d010      	beq.n	8003af2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	689a      	ldr	r2, [r3, #8]
 8003ad4:	4b66      	ldr	r3, [pc, #408]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d908      	bls.n	8003af2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ae0:	4b63      	ldr	r3, [pc, #396]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	4960      	ldr	r1, [pc, #384]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003aee:	4313      	orrs	r3, r2
 8003af0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0301 	and.w	r3, r3, #1
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d04c      	beq.n	8003b98 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	2b03      	cmp	r3, #3
 8003b04:	d107      	bne.n	8003b16 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b06:	4b5a      	ldr	r3, [pc, #360]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d121      	bne.n	8003b56 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e0a6      	b.n	8003c64 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d107      	bne.n	8003b2e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b1e:	4b54      	ldr	r3, [pc, #336]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d115      	bne.n	8003b56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e09a      	b.n	8003c64 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d107      	bne.n	8003b46 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b36:	4b4e      	ldr	r3, [pc, #312]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0302 	and.w	r3, r3, #2
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d109      	bne.n	8003b56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
 8003b44:	e08e      	b.n	8003c64 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b46:	4b4a      	ldr	r3, [pc, #296]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d101      	bne.n	8003b56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e086      	b.n	8003c64 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003b56:	4b46      	ldr	r3, [pc, #280]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	f023 0203 	bic.w	r2, r3, #3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	4943      	ldr	r1, [pc, #268]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003b64:	4313      	orrs	r3, r2
 8003b66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b68:	f7fd f914 	bl	8000d94 <HAL_GetTick>
 8003b6c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b6e:	e00a      	b.n	8003b86 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b70:	f7fd f910 	bl	8000d94 <HAL_GetTick>
 8003b74:	4602      	mov	r2, r0
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	1ad3      	subs	r3, r2, r3
 8003b7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d901      	bls.n	8003b86 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	e06e      	b.n	8003c64 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b86:	4b3a      	ldr	r3, [pc, #232]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	f003 020c 	and.w	r2, r3, #12
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	009b      	lsls	r3, r3, #2
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d1eb      	bne.n	8003b70 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0302 	and.w	r3, r3, #2
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d010      	beq.n	8003bc6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	689a      	ldr	r2, [r3, #8]
 8003ba8:	4b31      	ldr	r3, [pc, #196]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d208      	bcs.n	8003bc6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bb4:	4b2e      	ldr	r3, [pc, #184]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	492b      	ldr	r1, [pc, #172]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003bc6:	4b29      	ldr	r3, [pc, #164]	; (8003c6c <HAL_RCC_ClockConfig+0x1ec>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 0307 	and.w	r3, r3, #7
 8003bce:	683a      	ldr	r2, [r7, #0]
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	d210      	bcs.n	8003bf6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bd4:	4b25      	ldr	r3, [pc, #148]	; (8003c6c <HAL_RCC_ClockConfig+0x1ec>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f023 0207 	bic.w	r2, r3, #7
 8003bdc:	4923      	ldr	r1, [pc, #140]	; (8003c6c <HAL_RCC_ClockConfig+0x1ec>)
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003be4:	4b21      	ldr	r3, [pc, #132]	; (8003c6c <HAL_RCC_ClockConfig+0x1ec>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 0307 	and.w	r3, r3, #7
 8003bec:	683a      	ldr	r2, [r7, #0]
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d001      	beq.n	8003bf6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e036      	b.n	8003c64 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0304 	and.w	r3, r3, #4
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d008      	beq.n	8003c14 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c02:	4b1b      	ldr	r3, [pc, #108]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	4918      	ldr	r1, [pc, #96]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003c10:	4313      	orrs	r3, r2
 8003c12:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f003 0308 	and.w	r3, r3, #8
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d009      	beq.n	8003c34 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c20:	4b13      	ldr	r3, [pc, #76]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	691b      	ldr	r3, [r3, #16]
 8003c2c:	00db      	lsls	r3, r3, #3
 8003c2e:	4910      	ldr	r1, [pc, #64]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003c30:	4313      	orrs	r3, r2
 8003c32:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c34:	f000 f824 	bl	8003c80 <HAL_RCC_GetSysClockFreq>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	4b0d      	ldr	r3, [pc, #52]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	091b      	lsrs	r3, r3, #4
 8003c40:	f003 030f 	and.w	r3, r3, #15
 8003c44:	490b      	ldr	r1, [pc, #44]	; (8003c74 <HAL_RCC_ClockConfig+0x1f4>)
 8003c46:	5ccb      	ldrb	r3, [r1, r3]
 8003c48:	f003 031f 	and.w	r3, r3, #31
 8003c4c:	fa22 f303 	lsr.w	r3, r2, r3
 8003c50:	4a09      	ldr	r2, [pc, #36]	; (8003c78 <HAL_RCC_ClockConfig+0x1f8>)
 8003c52:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003c54:	4b09      	ldr	r3, [pc, #36]	; (8003c7c <HAL_RCC_ClockConfig+0x1fc>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f7fd f84b 	bl	8000cf4 <HAL_InitTick>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	72fb      	strb	r3, [r7, #11]

  return status;
 8003c62:	7afb      	ldrb	r3, [r7, #11]
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3710      	adds	r7, #16
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	40022000 	.word	0x40022000
 8003c70:	40021000 	.word	0x40021000
 8003c74:	08004e10 	.word	0x08004e10
 8003c78:	20000000 	.word	0x20000000
 8003c7c:	20000004 	.word	0x20000004

08003c80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b089      	sub	sp, #36	; 0x24
 8003c84:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003c86:	2300      	movs	r3, #0
 8003c88:	61fb      	str	r3, [r7, #28]
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c8e:	4b3e      	ldr	r3, [pc, #248]	; (8003d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	f003 030c 	and.w	r3, r3, #12
 8003c96:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c98:	4b3b      	ldr	r3, [pc, #236]	; (8003d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	f003 0303 	and.w	r3, r3, #3
 8003ca0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d005      	beq.n	8003cb4 <HAL_RCC_GetSysClockFreq+0x34>
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	2b0c      	cmp	r3, #12
 8003cac:	d121      	bne.n	8003cf2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d11e      	bne.n	8003cf2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003cb4:	4b34      	ldr	r3, [pc, #208]	; (8003d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 0308 	and.w	r3, r3, #8
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d107      	bne.n	8003cd0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003cc0:	4b31      	ldr	r3, [pc, #196]	; (8003d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003cc6:	0a1b      	lsrs	r3, r3, #8
 8003cc8:	f003 030f 	and.w	r3, r3, #15
 8003ccc:	61fb      	str	r3, [r7, #28]
 8003cce:	e005      	b.n	8003cdc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003cd0:	4b2d      	ldr	r3, [pc, #180]	; (8003d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	091b      	lsrs	r3, r3, #4
 8003cd6:	f003 030f 	and.w	r3, r3, #15
 8003cda:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003cdc:	4a2b      	ldr	r2, [pc, #172]	; (8003d8c <HAL_RCC_GetSysClockFreq+0x10c>)
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ce4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d10d      	bne.n	8003d08 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003cf0:	e00a      	b.n	8003d08 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	2b04      	cmp	r3, #4
 8003cf6:	d102      	bne.n	8003cfe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003cf8:	4b25      	ldr	r3, [pc, #148]	; (8003d90 <HAL_RCC_GetSysClockFreq+0x110>)
 8003cfa:	61bb      	str	r3, [r7, #24]
 8003cfc:	e004      	b.n	8003d08 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	2b08      	cmp	r3, #8
 8003d02:	d101      	bne.n	8003d08 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003d04:	4b23      	ldr	r3, [pc, #140]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x114>)
 8003d06:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	2b0c      	cmp	r3, #12
 8003d0c:	d134      	bne.n	8003d78 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d0e:	4b1e      	ldr	r3, [pc, #120]	; (8003d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d10:	68db      	ldr	r3, [r3, #12]
 8003d12:	f003 0303 	and.w	r3, r3, #3
 8003d16:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d003      	beq.n	8003d26 <HAL_RCC_GetSysClockFreq+0xa6>
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	2b03      	cmp	r3, #3
 8003d22:	d003      	beq.n	8003d2c <HAL_RCC_GetSysClockFreq+0xac>
 8003d24:	e005      	b.n	8003d32 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003d26:	4b1a      	ldr	r3, [pc, #104]	; (8003d90 <HAL_RCC_GetSysClockFreq+0x110>)
 8003d28:	617b      	str	r3, [r7, #20]
      break;
 8003d2a:	e005      	b.n	8003d38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003d2c:	4b19      	ldr	r3, [pc, #100]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x114>)
 8003d2e:	617b      	str	r3, [r7, #20]
      break;
 8003d30:	e002      	b.n	8003d38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003d32:	69fb      	ldr	r3, [r7, #28]
 8003d34:	617b      	str	r3, [r7, #20]
      break;
 8003d36:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d38:	4b13      	ldr	r3, [pc, #76]	; (8003d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	091b      	lsrs	r3, r3, #4
 8003d3e:	f003 0307 	and.w	r3, r3, #7
 8003d42:	3301      	adds	r3, #1
 8003d44:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003d46:	4b10      	ldr	r3, [pc, #64]	; (8003d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d48:	68db      	ldr	r3, [r3, #12]
 8003d4a:	0a1b      	lsrs	r3, r3, #8
 8003d4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d50:	697a      	ldr	r2, [r7, #20]
 8003d52:	fb03 f202 	mul.w	r2, r3, r2
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d5c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d5e:	4b0a      	ldr	r3, [pc, #40]	; (8003d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d60:	68db      	ldr	r3, [r3, #12]
 8003d62:	0e5b      	lsrs	r3, r3, #25
 8003d64:	f003 0303 	and.w	r3, r3, #3
 8003d68:	3301      	adds	r3, #1
 8003d6a:	005b      	lsls	r3, r3, #1
 8003d6c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003d6e:	697a      	ldr	r2, [r7, #20]
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d76:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003d78:	69bb      	ldr	r3, [r7, #24]
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3724      	adds	r7, #36	; 0x24
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr
 8003d86:	bf00      	nop
 8003d88:	40021000 	.word	0x40021000
 8003d8c:	08004e20 	.word	0x08004e20
 8003d90:	00f42400 	.word	0x00f42400
 8003d94:	007a1200 	.word	0x007a1200

08003d98 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b086      	sub	sp, #24
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003da0:	2300      	movs	r3, #0
 8003da2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003da4:	4b2a      	ldr	r3, [pc, #168]	; (8003e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003da6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003da8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d003      	beq.n	8003db8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003db0:	f7ff f9ee 	bl	8003190 <HAL_PWREx_GetVoltageRange>
 8003db4:	6178      	str	r0, [r7, #20]
 8003db6:	e014      	b.n	8003de2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003db8:	4b25      	ldr	r3, [pc, #148]	; (8003e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003dba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dbc:	4a24      	ldr	r2, [pc, #144]	; (8003e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003dbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003dc2:	6593      	str	r3, [r2, #88]	; 0x58
 8003dc4:	4b22      	ldr	r3, [pc, #136]	; (8003e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003dc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dcc:	60fb      	str	r3, [r7, #12]
 8003dce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003dd0:	f7ff f9de 	bl	8003190 <HAL_PWREx_GetVoltageRange>
 8003dd4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003dd6:	4b1e      	ldr	r3, [pc, #120]	; (8003e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003dd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dda:	4a1d      	ldr	r2, [pc, #116]	; (8003e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ddc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003de0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003de8:	d10b      	bne.n	8003e02 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2b80      	cmp	r3, #128	; 0x80
 8003dee:	d919      	bls.n	8003e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2ba0      	cmp	r3, #160	; 0xa0
 8003df4:	d902      	bls.n	8003dfc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003df6:	2302      	movs	r3, #2
 8003df8:	613b      	str	r3, [r7, #16]
 8003dfa:	e013      	b.n	8003e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	613b      	str	r3, [r7, #16]
 8003e00:	e010      	b.n	8003e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2b80      	cmp	r3, #128	; 0x80
 8003e06:	d902      	bls.n	8003e0e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003e08:	2303      	movs	r3, #3
 8003e0a:	613b      	str	r3, [r7, #16]
 8003e0c:	e00a      	b.n	8003e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2b80      	cmp	r3, #128	; 0x80
 8003e12:	d102      	bne.n	8003e1a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e14:	2302      	movs	r3, #2
 8003e16:	613b      	str	r3, [r7, #16]
 8003e18:	e004      	b.n	8003e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2b70      	cmp	r3, #112	; 0x70
 8003e1e:	d101      	bne.n	8003e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e20:	2301      	movs	r3, #1
 8003e22:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003e24:	4b0b      	ldr	r3, [pc, #44]	; (8003e54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f023 0207 	bic.w	r2, r3, #7
 8003e2c:	4909      	ldr	r1, [pc, #36]	; (8003e54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	4313      	orrs	r3, r2
 8003e32:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003e34:	4b07      	ldr	r3, [pc, #28]	; (8003e54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0307 	and.w	r3, r3, #7
 8003e3c:	693a      	ldr	r2, [r7, #16]
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	d001      	beq.n	8003e46 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e000      	b.n	8003e48 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003e46:	2300      	movs	r3, #0
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3718      	adds	r7, #24
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}
 8003e50:	40021000 	.word	0x40021000
 8003e54:	40022000 	.word	0x40022000

08003e58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b086      	sub	sp, #24
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003e60:	2300      	movs	r3, #0
 8003e62:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003e64:	2300      	movs	r3, #0
 8003e66:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d031      	beq.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e78:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003e7c:	d01a      	beq.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003e7e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003e82:	d814      	bhi.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d009      	beq.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003e88:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003e8c:	d10f      	bne.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8003e8e:	4b5d      	ldr	r3, [pc, #372]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	4a5c      	ldr	r2, [pc, #368]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003e94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e98:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003e9a:	e00c      	b.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	3304      	adds	r3, #4
 8003ea0:	2100      	movs	r1, #0
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f000 f9ce 	bl	8004244 <RCCEx_PLLSAI1_Config>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003eac:	e003      	b.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	74fb      	strb	r3, [r7, #19]
      break;
 8003eb2:	e000      	b.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8003eb4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003eb6:	7cfb      	ldrb	r3, [r7, #19]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d10b      	bne.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ebc:	4b51      	ldr	r3, [pc, #324]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ec2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eca:	494e      	ldr	r1, [pc, #312]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003ed2:	e001      	b.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ed4:	7cfb      	ldrb	r3, [r7, #19]
 8003ed6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	f000 809e 	beq.w	8004022 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003eea:	4b46      	ldr	r3, [pc, #280]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003eec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d101      	bne.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e000      	b.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8003efa:	2300      	movs	r3, #0
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d00d      	beq.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f00:	4b40      	ldr	r3, [pc, #256]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003f02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f04:	4a3f      	ldr	r2, [pc, #252]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003f06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f0a:	6593      	str	r3, [r2, #88]	; 0x58
 8003f0c:	4b3d      	ldr	r3, [pc, #244]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003f0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f14:	60bb      	str	r3, [r7, #8]
 8003f16:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f1c:	4b3a      	ldr	r3, [pc, #232]	; (8004008 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a39      	ldr	r2, [pc, #228]	; (8004008 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003f22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f26:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f28:	f7fc ff34 	bl	8000d94 <HAL_GetTick>
 8003f2c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f2e:	e009      	b.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f30:	f7fc ff30 	bl	8000d94 <HAL_GetTick>
 8003f34:	4602      	mov	r2, r0
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d902      	bls.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	74fb      	strb	r3, [r7, #19]
        break;
 8003f42:	e005      	b.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f44:	4b30      	ldr	r3, [pc, #192]	; (8004008 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d0ef      	beq.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8003f50:	7cfb      	ldrb	r3, [r7, #19]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d15a      	bne.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003f56:	4b2b      	ldr	r3, [pc, #172]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003f58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f60:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d01e      	beq.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f6c:	697a      	ldr	r2, [r7, #20]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d019      	beq.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003f72:	4b24      	ldr	r3, [pc, #144]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003f74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f7c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003f7e:	4b21      	ldr	r3, [pc, #132]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f84:	4a1f      	ldr	r2, [pc, #124]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003f86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f8a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003f8e:	4b1d      	ldr	r3, [pc, #116]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003f90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f94:	4a1b      	ldr	r2, [pc, #108]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003f96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f9a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003f9e:	4a19      	ldr	r2, [pc, #100]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003fa0:	697b      	ldr	r3, [r7, #20]
 8003fa2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	f003 0301 	and.w	r3, r3, #1
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d016      	beq.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fb0:	f7fc fef0 	bl	8000d94 <HAL_GetTick>
 8003fb4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fb6:	e00b      	b.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fb8:	f7fc feec 	bl	8000d94 <HAL_GetTick>
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	1ad3      	subs	r3, r2, r3
 8003fc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d902      	bls.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8003fca:	2303      	movs	r3, #3
 8003fcc:	74fb      	strb	r3, [r7, #19]
            break;
 8003fce:	e006      	b.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fd0:	4b0c      	ldr	r3, [pc, #48]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fd6:	f003 0302 	and.w	r3, r3, #2
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d0ec      	beq.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8003fde:	7cfb      	ldrb	r3, [r7, #19]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d10b      	bne.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003fe4:	4b07      	ldr	r3, [pc, #28]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fea:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ff2:	4904      	ldr	r1, [pc, #16]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003ffa:	e009      	b.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003ffc:	7cfb      	ldrb	r3, [r7, #19]
 8003ffe:	74bb      	strb	r3, [r7, #18]
 8004000:	e006      	b.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004002:	bf00      	nop
 8004004:	40021000 	.word	0x40021000
 8004008:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800400c:	7cfb      	ldrb	r3, [r7, #19]
 800400e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004010:	7c7b      	ldrb	r3, [r7, #17]
 8004012:	2b01      	cmp	r3, #1
 8004014:	d105      	bne.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004016:	4b8a      	ldr	r3, [pc, #552]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004018:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800401a:	4a89      	ldr	r2, [pc, #548]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800401c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004020:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 0301 	and.w	r3, r3, #1
 800402a:	2b00      	cmp	r3, #0
 800402c:	d00a      	beq.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800402e:	4b84      	ldr	r3, [pc, #528]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004030:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004034:	f023 0203 	bic.w	r2, r3, #3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6a1b      	ldr	r3, [r3, #32]
 800403c:	4980      	ldr	r1, [pc, #512]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800403e:	4313      	orrs	r3, r2
 8004040:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0302 	and.w	r3, r3, #2
 800404c:	2b00      	cmp	r3, #0
 800404e:	d00a      	beq.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004050:	4b7b      	ldr	r3, [pc, #492]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004052:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004056:	f023 020c 	bic.w	r2, r3, #12
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800405e:	4978      	ldr	r1, [pc, #480]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004060:	4313      	orrs	r3, r2
 8004062:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f003 0320 	and.w	r3, r3, #32
 800406e:	2b00      	cmp	r3, #0
 8004070:	d00a      	beq.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004072:	4b73      	ldr	r3, [pc, #460]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004074:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004078:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004080:	496f      	ldr	r1, [pc, #444]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004082:	4313      	orrs	r3, r2
 8004084:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004090:	2b00      	cmp	r3, #0
 8004092:	d00a      	beq.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004094:	4b6a      	ldr	r3, [pc, #424]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004096:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800409a:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040a2:	4967      	ldr	r1, [pc, #412]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80040a4:	4313      	orrs	r3, r2
 80040a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d00a      	beq.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80040b6:	4b62      	ldr	r3, [pc, #392]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80040b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040bc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040c4:	495e      	ldr	r1, [pc, #376]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80040c6:	4313      	orrs	r3, r2
 80040c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d00a      	beq.n	80040ee <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80040d8:	4b59      	ldr	r3, [pc, #356]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80040da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040de:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040e6:	4956      	ldr	r1, [pc, #344]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80040e8:	4313      	orrs	r3, r2
 80040ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d00a      	beq.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80040fa:	4b51      	ldr	r3, [pc, #324]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80040fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004100:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004108:	494d      	ldr	r1, [pc, #308]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800410a:	4313      	orrs	r3, r2
 800410c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004118:	2b00      	cmp	r3, #0
 800411a:	d028      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800411c:	4b48      	ldr	r3, [pc, #288]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800411e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004122:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412a:	4945      	ldr	r1, [pc, #276]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800412c:	4313      	orrs	r3, r2
 800412e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004136:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800413a:	d106      	bne.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800413c:	4b40      	ldr	r3, [pc, #256]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800413e:	68db      	ldr	r3, [r3, #12]
 8004140:	4a3f      	ldr	r2, [pc, #252]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004142:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004146:	60d3      	str	r3, [r2, #12]
 8004148:	e011      	b.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800414e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004152:	d10c      	bne.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	3304      	adds	r3, #4
 8004158:	2101      	movs	r1, #1
 800415a:	4618      	mov	r0, r3
 800415c:	f000 f872 	bl	8004244 <RCCEx_PLLSAI1_Config>
 8004160:	4603      	mov	r3, r0
 8004162:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004164:	7cfb      	ldrb	r3, [r7, #19]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d001      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800416a:	7cfb      	ldrb	r3, [r7, #19]
 800416c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d028      	beq.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800417a:	4b31      	ldr	r3, [pc, #196]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800417c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004180:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004188:	492d      	ldr	r1, [pc, #180]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800418a:	4313      	orrs	r3, r2
 800418c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004194:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004198:	d106      	bne.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800419a:	4b29      	ldr	r3, [pc, #164]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	4a28      	ldr	r2, [pc, #160]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80041a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80041a4:	60d3      	str	r3, [r2, #12]
 80041a6:	e011      	b.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80041b0:	d10c      	bne.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	3304      	adds	r3, #4
 80041b6:	2101      	movs	r1, #1
 80041b8:	4618      	mov	r0, r3
 80041ba:	f000 f843 	bl	8004244 <RCCEx_PLLSAI1_Config>
 80041be:	4603      	mov	r3, r0
 80041c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041c2:	7cfb      	ldrb	r3, [r7, #19]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d001      	beq.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 80041c8:	7cfb      	ldrb	r3, [r7, #19]
 80041ca:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d01c      	beq.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80041d8:	4b19      	ldr	r3, [pc, #100]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80041da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041de:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041e6:	4916      	ldr	r1, [pc, #88]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80041e8:	4313      	orrs	r3, r2
 80041ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80041f6:	d10c      	bne.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	3304      	adds	r3, #4
 80041fc:	2102      	movs	r1, #2
 80041fe:	4618      	mov	r0, r3
 8004200:	f000 f820 	bl	8004244 <RCCEx_PLLSAI1_Config>
 8004204:	4603      	mov	r3, r0
 8004206:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004208:	7cfb      	ldrb	r3, [r7, #19]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d001      	beq.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800420e:	7cfb      	ldrb	r3, [r7, #19]
 8004210:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800421a:	2b00      	cmp	r3, #0
 800421c:	d00a      	beq.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800421e:	4b08      	ldr	r3, [pc, #32]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004220:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004224:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800422c:	4904      	ldr	r1, [pc, #16]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800422e:	4313      	orrs	r3, r2
 8004230:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004234:	7cbb      	ldrb	r3, [r7, #18]
}
 8004236:	4618      	mov	r0, r3
 8004238:	3718      	adds	r7, #24
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop
 8004240:	40021000 	.word	0x40021000

08004244 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b084      	sub	sp, #16
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
 800424c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800424e:	2300      	movs	r3, #0
 8004250:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004252:	4b74      	ldr	r3, [pc, #464]	; (8004424 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004254:	68db      	ldr	r3, [r3, #12]
 8004256:	f003 0303 	and.w	r3, r3, #3
 800425a:	2b00      	cmp	r3, #0
 800425c:	d018      	beq.n	8004290 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800425e:	4b71      	ldr	r3, [pc, #452]	; (8004424 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004260:	68db      	ldr	r3, [r3, #12]
 8004262:	f003 0203 	and.w	r2, r3, #3
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	429a      	cmp	r2, r3
 800426c:	d10d      	bne.n	800428a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
       ||
 8004272:	2b00      	cmp	r3, #0
 8004274:	d009      	beq.n	800428a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004276:	4b6b      	ldr	r3, [pc, #428]	; (8004424 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004278:	68db      	ldr	r3, [r3, #12]
 800427a:	091b      	lsrs	r3, r3, #4
 800427c:	f003 0307 	and.w	r3, r3, #7
 8004280:	1c5a      	adds	r2, r3, #1
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	685b      	ldr	r3, [r3, #4]
       ||
 8004286:	429a      	cmp	r2, r3
 8004288:	d047      	beq.n	800431a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	73fb      	strb	r3, [r7, #15]
 800428e:	e044      	b.n	800431a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	2b03      	cmp	r3, #3
 8004296:	d018      	beq.n	80042ca <RCCEx_PLLSAI1_Config+0x86>
 8004298:	2b03      	cmp	r3, #3
 800429a:	d825      	bhi.n	80042e8 <RCCEx_PLLSAI1_Config+0xa4>
 800429c:	2b01      	cmp	r3, #1
 800429e:	d002      	beq.n	80042a6 <RCCEx_PLLSAI1_Config+0x62>
 80042a0:	2b02      	cmp	r3, #2
 80042a2:	d009      	beq.n	80042b8 <RCCEx_PLLSAI1_Config+0x74>
 80042a4:	e020      	b.n	80042e8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80042a6:	4b5f      	ldr	r3, [pc, #380]	; (8004424 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 0302 	and.w	r3, r3, #2
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d11d      	bne.n	80042ee <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042b6:	e01a      	b.n	80042ee <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80042b8:	4b5a      	ldr	r3, [pc, #360]	; (8004424 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d116      	bne.n	80042f2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042c8:	e013      	b.n	80042f2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80042ca:	4b56      	ldr	r3, [pc, #344]	; (8004424 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d10f      	bne.n	80042f6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80042d6:	4b53      	ldr	r3, [pc, #332]	; (8004424 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d109      	bne.n	80042f6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80042e6:	e006      	b.n	80042f6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	73fb      	strb	r3, [r7, #15]
      break;
 80042ec:	e004      	b.n	80042f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80042ee:	bf00      	nop
 80042f0:	e002      	b.n	80042f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80042f2:	bf00      	nop
 80042f4:	e000      	b.n	80042f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80042f6:	bf00      	nop
    }

    if(status == HAL_OK)
 80042f8:	7bfb      	ldrb	r3, [r7, #15]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d10d      	bne.n	800431a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80042fe:	4b49      	ldr	r3, [pc, #292]	; (8004424 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6819      	ldr	r1, [r3, #0]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	3b01      	subs	r3, #1
 8004310:	011b      	lsls	r3, r3, #4
 8004312:	430b      	orrs	r3, r1
 8004314:	4943      	ldr	r1, [pc, #268]	; (8004424 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004316:	4313      	orrs	r3, r2
 8004318:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800431a:	7bfb      	ldrb	r3, [r7, #15]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d17c      	bne.n	800441a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004320:	4b40      	ldr	r3, [pc, #256]	; (8004424 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a3f      	ldr	r2, [pc, #252]	; (8004424 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004326:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800432a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800432c:	f7fc fd32 	bl	8000d94 <HAL_GetTick>
 8004330:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004332:	e009      	b.n	8004348 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004334:	f7fc fd2e 	bl	8000d94 <HAL_GetTick>
 8004338:	4602      	mov	r2, r0
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	2b02      	cmp	r3, #2
 8004340:	d902      	bls.n	8004348 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	73fb      	strb	r3, [r7, #15]
        break;
 8004346:	e005      	b.n	8004354 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004348:	4b36      	ldr	r3, [pc, #216]	; (8004424 <RCCEx_PLLSAI1_Config+0x1e0>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004350:	2b00      	cmp	r3, #0
 8004352:	d1ef      	bne.n	8004334 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004354:	7bfb      	ldrb	r3, [r7, #15]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d15f      	bne.n	800441a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d110      	bne.n	8004382 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004360:	4b30      	ldr	r3, [pc, #192]	; (8004424 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004362:	691b      	ldr	r3, [r3, #16]
 8004364:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8004368:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	6892      	ldr	r2, [r2, #8]
 8004370:	0211      	lsls	r1, r2, #8
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	68d2      	ldr	r2, [r2, #12]
 8004376:	06d2      	lsls	r2, r2, #27
 8004378:	430a      	orrs	r2, r1
 800437a:	492a      	ldr	r1, [pc, #168]	; (8004424 <RCCEx_PLLSAI1_Config+0x1e0>)
 800437c:	4313      	orrs	r3, r2
 800437e:	610b      	str	r3, [r1, #16]
 8004380:	e027      	b.n	80043d2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	2b01      	cmp	r3, #1
 8004386:	d112      	bne.n	80043ae <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004388:	4b26      	ldr	r3, [pc, #152]	; (8004424 <RCCEx_PLLSAI1_Config+0x1e0>)
 800438a:	691b      	ldr	r3, [r3, #16]
 800438c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004390:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004394:	687a      	ldr	r2, [r7, #4]
 8004396:	6892      	ldr	r2, [r2, #8]
 8004398:	0211      	lsls	r1, r2, #8
 800439a:	687a      	ldr	r2, [r7, #4]
 800439c:	6912      	ldr	r2, [r2, #16]
 800439e:	0852      	lsrs	r2, r2, #1
 80043a0:	3a01      	subs	r2, #1
 80043a2:	0552      	lsls	r2, r2, #21
 80043a4:	430a      	orrs	r2, r1
 80043a6:	491f      	ldr	r1, [pc, #124]	; (8004424 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043a8:	4313      	orrs	r3, r2
 80043aa:	610b      	str	r3, [r1, #16]
 80043ac:	e011      	b.n	80043d2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043ae:	4b1d      	ldr	r3, [pc, #116]	; (8004424 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043b0:	691b      	ldr	r3, [r3, #16]
 80043b2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80043b6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80043ba:	687a      	ldr	r2, [r7, #4]
 80043bc:	6892      	ldr	r2, [r2, #8]
 80043be:	0211      	lsls	r1, r2, #8
 80043c0:	687a      	ldr	r2, [r7, #4]
 80043c2:	6952      	ldr	r2, [r2, #20]
 80043c4:	0852      	lsrs	r2, r2, #1
 80043c6:	3a01      	subs	r2, #1
 80043c8:	0652      	lsls	r2, r2, #25
 80043ca:	430a      	orrs	r2, r1
 80043cc:	4915      	ldr	r1, [pc, #84]	; (8004424 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043ce:	4313      	orrs	r3, r2
 80043d0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80043d2:	4b14      	ldr	r3, [pc, #80]	; (8004424 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a13      	ldr	r2, [pc, #76]	; (8004424 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043d8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80043dc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043de:	f7fc fcd9 	bl	8000d94 <HAL_GetTick>
 80043e2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80043e4:	e009      	b.n	80043fa <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80043e6:	f7fc fcd5 	bl	8000d94 <HAL_GetTick>
 80043ea:	4602      	mov	r2, r0
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	1ad3      	subs	r3, r2, r3
 80043f0:	2b02      	cmp	r3, #2
 80043f2:	d902      	bls.n	80043fa <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80043f4:	2303      	movs	r3, #3
 80043f6:	73fb      	strb	r3, [r7, #15]
          break;
 80043f8:	e005      	b.n	8004406 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80043fa:	4b0a      	ldr	r3, [pc, #40]	; (8004424 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004402:	2b00      	cmp	r3, #0
 8004404:	d0ef      	beq.n	80043e6 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004406:	7bfb      	ldrb	r3, [r7, #15]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d106      	bne.n	800441a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800440c:	4b05      	ldr	r3, [pc, #20]	; (8004424 <RCCEx_PLLSAI1_Config+0x1e0>)
 800440e:	691a      	ldr	r2, [r3, #16]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	699b      	ldr	r3, [r3, #24]
 8004414:	4903      	ldr	r1, [pc, #12]	; (8004424 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004416:	4313      	orrs	r3, r2
 8004418:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800441a:	7bfb      	ldrb	r3, [r7, #15]
}
 800441c:	4618      	mov	r0, r3
 800441e:	3710      	adds	r7, #16
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}
 8004424:	40021000 	.word	0x40021000

08004428 <__errno>:
 8004428:	4b01      	ldr	r3, [pc, #4]	; (8004430 <__errno+0x8>)
 800442a:	6818      	ldr	r0, [r3, #0]
 800442c:	4770      	bx	lr
 800442e:	bf00      	nop
 8004430:	2000000c 	.word	0x2000000c

08004434 <__libc_init_array>:
 8004434:	b570      	push	{r4, r5, r6, lr}
 8004436:	4d0d      	ldr	r5, [pc, #52]	; (800446c <__libc_init_array+0x38>)
 8004438:	4c0d      	ldr	r4, [pc, #52]	; (8004470 <__libc_init_array+0x3c>)
 800443a:	1b64      	subs	r4, r4, r5
 800443c:	10a4      	asrs	r4, r4, #2
 800443e:	2600      	movs	r6, #0
 8004440:	42a6      	cmp	r6, r4
 8004442:	d109      	bne.n	8004458 <__libc_init_array+0x24>
 8004444:	4d0b      	ldr	r5, [pc, #44]	; (8004474 <__libc_init_array+0x40>)
 8004446:	4c0c      	ldr	r4, [pc, #48]	; (8004478 <__libc_init_array+0x44>)
 8004448:	f000 fc8e 	bl	8004d68 <_init>
 800444c:	1b64      	subs	r4, r4, r5
 800444e:	10a4      	asrs	r4, r4, #2
 8004450:	2600      	movs	r6, #0
 8004452:	42a6      	cmp	r6, r4
 8004454:	d105      	bne.n	8004462 <__libc_init_array+0x2e>
 8004456:	bd70      	pop	{r4, r5, r6, pc}
 8004458:	f855 3b04 	ldr.w	r3, [r5], #4
 800445c:	4798      	blx	r3
 800445e:	3601      	adds	r6, #1
 8004460:	e7ee      	b.n	8004440 <__libc_init_array+0xc>
 8004462:	f855 3b04 	ldr.w	r3, [r5], #4
 8004466:	4798      	blx	r3
 8004468:	3601      	adds	r6, #1
 800446a:	e7f2      	b.n	8004452 <__libc_init_array+0x1e>
 800446c:	08004e84 	.word	0x08004e84
 8004470:	08004e84 	.word	0x08004e84
 8004474:	08004e84 	.word	0x08004e84
 8004478:	08004e88 	.word	0x08004e88

0800447c <memset>:
 800447c:	4402      	add	r2, r0
 800447e:	4603      	mov	r3, r0
 8004480:	4293      	cmp	r3, r2
 8004482:	d100      	bne.n	8004486 <memset+0xa>
 8004484:	4770      	bx	lr
 8004486:	f803 1b01 	strb.w	r1, [r3], #1
 800448a:	e7f9      	b.n	8004480 <memset+0x4>

0800448c <_vsiprintf_r>:
 800448c:	b500      	push	{lr}
 800448e:	b09b      	sub	sp, #108	; 0x6c
 8004490:	9100      	str	r1, [sp, #0]
 8004492:	9104      	str	r1, [sp, #16]
 8004494:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004498:	9105      	str	r1, [sp, #20]
 800449a:	9102      	str	r1, [sp, #8]
 800449c:	4905      	ldr	r1, [pc, #20]	; (80044b4 <_vsiprintf_r+0x28>)
 800449e:	9103      	str	r1, [sp, #12]
 80044a0:	4669      	mov	r1, sp
 80044a2:	f000 f86f 	bl	8004584 <_svfiprintf_r>
 80044a6:	9b00      	ldr	r3, [sp, #0]
 80044a8:	2200      	movs	r2, #0
 80044aa:	701a      	strb	r2, [r3, #0]
 80044ac:	b01b      	add	sp, #108	; 0x6c
 80044ae:	f85d fb04 	ldr.w	pc, [sp], #4
 80044b2:	bf00      	nop
 80044b4:	ffff0208 	.word	0xffff0208

080044b8 <vsiprintf>:
 80044b8:	4613      	mov	r3, r2
 80044ba:	460a      	mov	r2, r1
 80044bc:	4601      	mov	r1, r0
 80044be:	4802      	ldr	r0, [pc, #8]	; (80044c8 <vsiprintf+0x10>)
 80044c0:	6800      	ldr	r0, [r0, #0]
 80044c2:	f7ff bfe3 	b.w	800448c <_vsiprintf_r>
 80044c6:	bf00      	nop
 80044c8:	2000000c 	.word	0x2000000c

080044cc <__ssputs_r>:
 80044cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044d0:	688e      	ldr	r6, [r1, #8]
 80044d2:	429e      	cmp	r6, r3
 80044d4:	4682      	mov	sl, r0
 80044d6:	460c      	mov	r4, r1
 80044d8:	4690      	mov	r8, r2
 80044da:	461f      	mov	r7, r3
 80044dc:	d838      	bhi.n	8004550 <__ssputs_r+0x84>
 80044de:	898a      	ldrh	r2, [r1, #12]
 80044e0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80044e4:	d032      	beq.n	800454c <__ssputs_r+0x80>
 80044e6:	6825      	ldr	r5, [r4, #0]
 80044e8:	6909      	ldr	r1, [r1, #16]
 80044ea:	eba5 0901 	sub.w	r9, r5, r1
 80044ee:	6965      	ldr	r5, [r4, #20]
 80044f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80044f4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80044f8:	3301      	adds	r3, #1
 80044fa:	444b      	add	r3, r9
 80044fc:	106d      	asrs	r5, r5, #1
 80044fe:	429d      	cmp	r5, r3
 8004500:	bf38      	it	cc
 8004502:	461d      	movcc	r5, r3
 8004504:	0553      	lsls	r3, r2, #21
 8004506:	d531      	bpl.n	800456c <__ssputs_r+0xa0>
 8004508:	4629      	mov	r1, r5
 800450a:	f000 fb63 	bl	8004bd4 <_malloc_r>
 800450e:	4606      	mov	r6, r0
 8004510:	b950      	cbnz	r0, 8004528 <__ssputs_r+0x5c>
 8004512:	230c      	movs	r3, #12
 8004514:	f8ca 3000 	str.w	r3, [sl]
 8004518:	89a3      	ldrh	r3, [r4, #12]
 800451a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800451e:	81a3      	strh	r3, [r4, #12]
 8004520:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004524:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004528:	6921      	ldr	r1, [r4, #16]
 800452a:	464a      	mov	r2, r9
 800452c:	f000 fabe 	bl	8004aac <memcpy>
 8004530:	89a3      	ldrh	r3, [r4, #12]
 8004532:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004536:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800453a:	81a3      	strh	r3, [r4, #12]
 800453c:	6126      	str	r6, [r4, #16]
 800453e:	6165      	str	r5, [r4, #20]
 8004540:	444e      	add	r6, r9
 8004542:	eba5 0509 	sub.w	r5, r5, r9
 8004546:	6026      	str	r6, [r4, #0]
 8004548:	60a5      	str	r5, [r4, #8]
 800454a:	463e      	mov	r6, r7
 800454c:	42be      	cmp	r6, r7
 800454e:	d900      	bls.n	8004552 <__ssputs_r+0x86>
 8004550:	463e      	mov	r6, r7
 8004552:	6820      	ldr	r0, [r4, #0]
 8004554:	4632      	mov	r2, r6
 8004556:	4641      	mov	r1, r8
 8004558:	f000 fab6 	bl	8004ac8 <memmove>
 800455c:	68a3      	ldr	r3, [r4, #8]
 800455e:	1b9b      	subs	r3, r3, r6
 8004560:	60a3      	str	r3, [r4, #8]
 8004562:	6823      	ldr	r3, [r4, #0]
 8004564:	4433      	add	r3, r6
 8004566:	6023      	str	r3, [r4, #0]
 8004568:	2000      	movs	r0, #0
 800456a:	e7db      	b.n	8004524 <__ssputs_r+0x58>
 800456c:	462a      	mov	r2, r5
 800456e:	f000 fba5 	bl	8004cbc <_realloc_r>
 8004572:	4606      	mov	r6, r0
 8004574:	2800      	cmp	r0, #0
 8004576:	d1e1      	bne.n	800453c <__ssputs_r+0x70>
 8004578:	6921      	ldr	r1, [r4, #16]
 800457a:	4650      	mov	r0, sl
 800457c:	f000 fabe 	bl	8004afc <_free_r>
 8004580:	e7c7      	b.n	8004512 <__ssputs_r+0x46>
	...

08004584 <_svfiprintf_r>:
 8004584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004588:	4698      	mov	r8, r3
 800458a:	898b      	ldrh	r3, [r1, #12]
 800458c:	061b      	lsls	r3, r3, #24
 800458e:	b09d      	sub	sp, #116	; 0x74
 8004590:	4607      	mov	r7, r0
 8004592:	460d      	mov	r5, r1
 8004594:	4614      	mov	r4, r2
 8004596:	d50e      	bpl.n	80045b6 <_svfiprintf_r+0x32>
 8004598:	690b      	ldr	r3, [r1, #16]
 800459a:	b963      	cbnz	r3, 80045b6 <_svfiprintf_r+0x32>
 800459c:	2140      	movs	r1, #64	; 0x40
 800459e:	f000 fb19 	bl	8004bd4 <_malloc_r>
 80045a2:	6028      	str	r0, [r5, #0]
 80045a4:	6128      	str	r0, [r5, #16]
 80045a6:	b920      	cbnz	r0, 80045b2 <_svfiprintf_r+0x2e>
 80045a8:	230c      	movs	r3, #12
 80045aa:	603b      	str	r3, [r7, #0]
 80045ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80045b0:	e0d1      	b.n	8004756 <_svfiprintf_r+0x1d2>
 80045b2:	2340      	movs	r3, #64	; 0x40
 80045b4:	616b      	str	r3, [r5, #20]
 80045b6:	2300      	movs	r3, #0
 80045b8:	9309      	str	r3, [sp, #36]	; 0x24
 80045ba:	2320      	movs	r3, #32
 80045bc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80045c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80045c4:	2330      	movs	r3, #48	; 0x30
 80045c6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004770 <_svfiprintf_r+0x1ec>
 80045ca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80045ce:	f04f 0901 	mov.w	r9, #1
 80045d2:	4623      	mov	r3, r4
 80045d4:	469a      	mov	sl, r3
 80045d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80045da:	b10a      	cbz	r2, 80045e0 <_svfiprintf_r+0x5c>
 80045dc:	2a25      	cmp	r2, #37	; 0x25
 80045de:	d1f9      	bne.n	80045d4 <_svfiprintf_r+0x50>
 80045e0:	ebba 0b04 	subs.w	fp, sl, r4
 80045e4:	d00b      	beq.n	80045fe <_svfiprintf_r+0x7a>
 80045e6:	465b      	mov	r3, fp
 80045e8:	4622      	mov	r2, r4
 80045ea:	4629      	mov	r1, r5
 80045ec:	4638      	mov	r0, r7
 80045ee:	f7ff ff6d 	bl	80044cc <__ssputs_r>
 80045f2:	3001      	adds	r0, #1
 80045f4:	f000 80aa 	beq.w	800474c <_svfiprintf_r+0x1c8>
 80045f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80045fa:	445a      	add	r2, fp
 80045fc:	9209      	str	r2, [sp, #36]	; 0x24
 80045fe:	f89a 3000 	ldrb.w	r3, [sl]
 8004602:	2b00      	cmp	r3, #0
 8004604:	f000 80a2 	beq.w	800474c <_svfiprintf_r+0x1c8>
 8004608:	2300      	movs	r3, #0
 800460a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800460e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004612:	f10a 0a01 	add.w	sl, sl, #1
 8004616:	9304      	str	r3, [sp, #16]
 8004618:	9307      	str	r3, [sp, #28]
 800461a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800461e:	931a      	str	r3, [sp, #104]	; 0x68
 8004620:	4654      	mov	r4, sl
 8004622:	2205      	movs	r2, #5
 8004624:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004628:	4851      	ldr	r0, [pc, #324]	; (8004770 <_svfiprintf_r+0x1ec>)
 800462a:	f7fb fdd9 	bl	80001e0 <memchr>
 800462e:	9a04      	ldr	r2, [sp, #16]
 8004630:	b9d8      	cbnz	r0, 800466a <_svfiprintf_r+0xe6>
 8004632:	06d0      	lsls	r0, r2, #27
 8004634:	bf44      	itt	mi
 8004636:	2320      	movmi	r3, #32
 8004638:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800463c:	0711      	lsls	r1, r2, #28
 800463e:	bf44      	itt	mi
 8004640:	232b      	movmi	r3, #43	; 0x2b
 8004642:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004646:	f89a 3000 	ldrb.w	r3, [sl]
 800464a:	2b2a      	cmp	r3, #42	; 0x2a
 800464c:	d015      	beq.n	800467a <_svfiprintf_r+0xf6>
 800464e:	9a07      	ldr	r2, [sp, #28]
 8004650:	4654      	mov	r4, sl
 8004652:	2000      	movs	r0, #0
 8004654:	f04f 0c0a 	mov.w	ip, #10
 8004658:	4621      	mov	r1, r4
 800465a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800465e:	3b30      	subs	r3, #48	; 0x30
 8004660:	2b09      	cmp	r3, #9
 8004662:	d94e      	bls.n	8004702 <_svfiprintf_r+0x17e>
 8004664:	b1b0      	cbz	r0, 8004694 <_svfiprintf_r+0x110>
 8004666:	9207      	str	r2, [sp, #28]
 8004668:	e014      	b.n	8004694 <_svfiprintf_r+0x110>
 800466a:	eba0 0308 	sub.w	r3, r0, r8
 800466e:	fa09 f303 	lsl.w	r3, r9, r3
 8004672:	4313      	orrs	r3, r2
 8004674:	9304      	str	r3, [sp, #16]
 8004676:	46a2      	mov	sl, r4
 8004678:	e7d2      	b.n	8004620 <_svfiprintf_r+0x9c>
 800467a:	9b03      	ldr	r3, [sp, #12]
 800467c:	1d19      	adds	r1, r3, #4
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	9103      	str	r1, [sp, #12]
 8004682:	2b00      	cmp	r3, #0
 8004684:	bfbb      	ittet	lt
 8004686:	425b      	neglt	r3, r3
 8004688:	f042 0202 	orrlt.w	r2, r2, #2
 800468c:	9307      	strge	r3, [sp, #28]
 800468e:	9307      	strlt	r3, [sp, #28]
 8004690:	bfb8      	it	lt
 8004692:	9204      	strlt	r2, [sp, #16]
 8004694:	7823      	ldrb	r3, [r4, #0]
 8004696:	2b2e      	cmp	r3, #46	; 0x2e
 8004698:	d10c      	bne.n	80046b4 <_svfiprintf_r+0x130>
 800469a:	7863      	ldrb	r3, [r4, #1]
 800469c:	2b2a      	cmp	r3, #42	; 0x2a
 800469e:	d135      	bne.n	800470c <_svfiprintf_r+0x188>
 80046a0:	9b03      	ldr	r3, [sp, #12]
 80046a2:	1d1a      	adds	r2, r3, #4
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	9203      	str	r2, [sp, #12]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	bfb8      	it	lt
 80046ac:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80046b0:	3402      	adds	r4, #2
 80046b2:	9305      	str	r3, [sp, #20]
 80046b4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004780 <_svfiprintf_r+0x1fc>
 80046b8:	7821      	ldrb	r1, [r4, #0]
 80046ba:	2203      	movs	r2, #3
 80046bc:	4650      	mov	r0, sl
 80046be:	f7fb fd8f 	bl	80001e0 <memchr>
 80046c2:	b140      	cbz	r0, 80046d6 <_svfiprintf_r+0x152>
 80046c4:	2340      	movs	r3, #64	; 0x40
 80046c6:	eba0 000a 	sub.w	r0, r0, sl
 80046ca:	fa03 f000 	lsl.w	r0, r3, r0
 80046ce:	9b04      	ldr	r3, [sp, #16]
 80046d0:	4303      	orrs	r3, r0
 80046d2:	3401      	adds	r4, #1
 80046d4:	9304      	str	r3, [sp, #16]
 80046d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046da:	4826      	ldr	r0, [pc, #152]	; (8004774 <_svfiprintf_r+0x1f0>)
 80046dc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80046e0:	2206      	movs	r2, #6
 80046e2:	f7fb fd7d 	bl	80001e0 <memchr>
 80046e6:	2800      	cmp	r0, #0
 80046e8:	d038      	beq.n	800475c <_svfiprintf_r+0x1d8>
 80046ea:	4b23      	ldr	r3, [pc, #140]	; (8004778 <_svfiprintf_r+0x1f4>)
 80046ec:	bb1b      	cbnz	r3, 8004736 <_svfiprintf_r+0x1b2>
 80046ee:	9b03      	ldr	r3, [sp, #12]
 80046f0:	3307      	adds	r3, #7
 80046f2:	f023 0307 	bic.w	r3, r3, #7
 80046f6:	3308      	adds	r3, #8
 80046f8:	9303      	str	r3, [sp, #12]
 80046fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046fc:	4433      	add	r3, r6
 80046fe:	9309      	str	r3, [sp, #36]	; 0x24
 8004700:	e767      	b.n	80045d2 <_svfiprintf_r+0x4e>
 8004702:	fb0c 3202 	mla	r2, ip, r2, r3
 8004706:	460c      	mov	r4, r1
 8004708:	2001      	movs	r0, #1
 800470a:	e7a5      	b.n	8004658 <_svfiprintf_r+0xd4>
 800470c:	2300      	movs	r3, #0
 800470e:	3401      	adds	r4, #1
 8004710:	9305      	str	r3, [sp, #20]
 8004712:	4619      	mov	r1, r3
 8004714:	f04f 0c0a 	mov.w	ip, #10
 8004718:	4620      	mov	r0, r4
 800471a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800471e:	3a30      	subs	r2, #48	; 0x30
 8004720:	2a09      	cmp	r2, #9
 8004722:	d903      	bls.n	800472c <_svfiprintf_r+0x1a8>
 8004724:	2b00      	cmp	r3, #0
 8004726:	d0c5      	beq.n	80046b4 <_svfiprintf_r+0x130>
 8004728:	9105      	str	r1, [sp, #20]
 800472a:	e7c3      	b.n	80046b4 <_svfiprintf_r+0x130>
 800472c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004730:	4604      	mov	r4, r0
 8004732:	2301      	movs	r3, #1
 8004734:	e7f0      	b.n	8004718 <_svfiprintf_r+0x194>
 8004736:	ab03      	add	r3, sp, #12
 8004738:	9300      	str	r3, [sp, #0]
 800473a:	462a      	mov	r2, r5
 800473c:	4b0f      	ldr	r3, [pc, #60]	; (800477c <_svfiprintf_r+0x1f8>)
 800473e:	a904      	add	r1, sp, #16
 8004740:	4638      	mov	r0, r7
 8004742:	f3af 8000 	nop.w
 8004746:	1c42      	adds	r2, r0, #1
 8004748:	4606      	mov	r6, r0
 800474a:	d1d6      	bne.n	80046fa <_svfiprintf_r+0x176>
 800474c:	89ab      	ldrh	r3, [r5, #12]
 800474e:	065b      	lsls	r3, r3, #25
 8004750:	f53f af2c 	bmi.w	80045ac <_svfiprintf_r+0x28>
 8004754:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004756:	b01d      	add	sp, #116	; 0x74
 8004758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800475c:	ab03      	add	r3, sp, #12
 800475e:	9300      	str	r3, [sp, #0]
 8004760:	462a      	mov	r2, r5
 8004762:	4b06      	ldr	r3, [pc, #24]	; (800477c <_svfiprintf_r+0x1f8>)
 8004764:	a904      	add	r1, sp, #16
 8004766:	4638      	mov	r0, r7
 8004768:	f000 f87a 	bl	8004860 <_printf_i>
 800476c:	e7eb      	b.n	8004746 <_svfiprintf_r+0x1c2>
 800476e:	bf00      	nop
 8004770:	08004e50 	.word	0x08004e50
 8004774:	08004e5a 	.word	0x08004e5a
 8004778:	00000000 	.word	0x00000000
 800477c:	080044cd 	.word	0x080044cd
 8004780:	08004e56 	.word	0x08004e56

08004784 <_printf_common>:
 8004784:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004788:	4616      	mov	r6, r2
 800478a:	4699      	mov	r9, r3
 800478c:	688a      	ldr	r2, [r1, #8]
 800478e:	690b      	ldr	r3, [r1, #16]
 8004790:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004794:	4293      	cmp	r3, r2
 8004796:	bfb8      	it	lt
 8004798:	4613      	movlt	r3, r2
 800479a:	6033      	str	r3, [r6, #0]
 800479c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80047a0:	4607      	mov	r7, r0
 80047a2:	460c      	mov	r4, r1
 80047a4:	b10a      	cbz	r2, 80047aa <_printf_common+0x26>
 80047a6:	3301      	adds	r3, #1
 80047a8:	6033      	str	r3, [r6, #0]
 80047aa:	6823      	ldr	r3, [r4, #0]
 80047ac:	0699      	lsls	r1, r3, #26
 80047ae:	bf42      	ittt	mi
 80047b0:	6833      	ldrmi	r3, [r6, #0]
 80047b2:	3302      	addmi	r3, #2
 80047b4:	6033      	strmi	r3, [r6, #0]
 80047b6:	6825      	ldr	r5, [r4, #0]
 80047b8:	f015 0506 	ands.w	r5, r5, #6
 80047bc:	d106      	bne.n	80047cc <_printf_common+0x48>
 80047be:	f104 0a19 	add.w	sl, r4, #25
 80047c2:	68e3      	ldr	r3, [r4, #12]
 80047c4:	6832      	ldr	r2, [r6, #0]
 80047c6:	1a9b      	subs	r3, r3, r2
 80047c8:	42ab      	cmp	r3, r5
 80047ca:	dc26      	bgt.n	800481a <_printf_common+0x96>
 80047cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80047d0:	1e13      	subs	r3, r2, #0
 80047d2:	6822      	ldr	r2, [r4, #0]
 80047d4:	bf18      	it	ne
 80047d6:	2301      	movne	r3, #1
 80047d8:	0692      	lsls	r2, r2, #26
 80047da:	d42b      	bmi.n	8004834 <_printf_common+0xb0>
 80047dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80047e0:	4649      	mov	r1, r9
 80047e2:	4638      	mov	r0, r7
 80047e4:	47c0      	blx	r8
 80047e6:	3001      	adds	r0, #1
 80047e8:	d01e      	beq.n	8004828 <_printf_common+0xa4>
 80047ea:	6823      	ldr	r3, [r4, #0]
 80047ec:	68e5      	ldr	r5, [r4, #12]
 80047ee:	6832      	ldr	r2, [r6, #0]
 80047f0:	f003 0306 	and.w	r3, r3, #6
 80047f4:	2b04      	cmp	r3, #4
 80047f6:	bf08      	it	eq
 80047f8:	1aad      	subeq	r5, r5, r2
 80047fa:	68a3      	ldr	r3, [r4, #8]
 80047fc:	6922      	ldr	r2, [r4, #16]
 80047fe:	bf0c      	ite	eq
 8004800:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004804:	2500      	movne	r5, #0
 8004806:	4293      	cmp	r3, r2
 8004808:	bfc4      	itt	gt
 800480a:	1a9b      	subgt	r3, r3, r2
 800480c:	18ed      	addgt	r5, r5, r3
 800480e:	2600      	movs	r6, #0
 8004810:	341a      	adds	r4, #26
 8004812:	42b5      	cmp	r5, r6
 8004814:	d11a      	bne.n	800484c <_printf_common+0xc8>
 8004816:	2000      	movs	r0, #0
 8004818:	e008      	b.n	800482c <_printf_common+0xa8>
 800481a:	2301      	movs	r3, #1
 800481c:	4652      	mov	r2, sl
 800481e:	4649      	mov	r1, r9
 8004820:	4638      	mov	r0, r7
 8004822:	47c0      	blx	r8
 8004824:	3001      	adds	r0, #1
 8004826:	d103      	bne.n	8004830 <_printf_common+0xac>
 8004828:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800482c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004830:	3501      	adds	r5, #1
 8004832:	e7c6      	b.n	80047c2 <_printf_common+0x3e>
 8004834:	18e1      	adds	r1, r4, r3
 8004836:	1c5a      	adds	r2, r3, #1
 8004838:	2030      	movs	r0, #48	; 0x30
 800483a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800483e:	4422      	add	r2, r4
 8004840:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004844:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004848:	3302      	adds	r3, #2
 800484a:	e7c7      	b.n	80047dc <_printf_common+0x58>
 800484c:	2301      	movs	r3, #1
 800484e:	4622      	mov	r2, r4
 8004850:	4649      	mov	r1, r9
 8004852:	4638      	mov	r0, r7
 8004854:	47c0      	blx	r8
 8004856:	3001      	adds	r0, #1
 8004858:	d0e6      	beq.n	8004828 <_printf_common+0xa4>
 800485a:	3601      	adds	r6, #1
 800485c:	e7d9      	b.n	8004812 <_printf_common+0x8e>
	...

08004860 <_printf_i>:
 8004860:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004864:	7e0f      	ldrb	r7, [r1, #24]
 8004866:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004868:	2f78      	cmp	r7, #120	; 0x78
 800486a:	4691      	mov	r9, r2
 800486c:	4680      	mov	r8, r0
 800486e:	460c      	mov	r4, r1
 8004870:	469a      	mov	sl, r3
 8004872:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004876:	d807      	bhi.n	8004888 <_printf_i+0x28>
 8004878:	2f62      	cmp	r7, #98	; 0x62
 800487a:	d80a      	bhi.n	8004892 <_printf_i+0x32>
 800487c:	2f00      	cmp	r7, #0
 800487e:	f000 80d8 	beq.w	8004a32 <_printf_i+0x1d2>
 8004882:	2f58      	cmp	r7, #88	; 0x58
 8004884:	f000 80a3 	beq.w	80049ce <_printf_i+0x16e>
 8004888:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800488c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004890:	e03a      	b.n	8004908 <_printf_i+0xa8>
 8004892:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004896:	2b15      	cmp	r3, #21
 8004898:	d8f6      	bhi.n	8004888 <_printf_i+0x28>
 800489a:	a101      	add	r1, pc, #4	; (adr r1, 80048a0 <_printf_i+0x40>)
 800489c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80048a0:	080048f9 	.word	0x080048f9
 80048a4:	0800490d 	.word	0x0800490d
 80048a8:	08004889 	.word	0x08004889
 80048ac:	08004889 	.word	0x08004889
 80048b0:	08004889 	.word	0x08004889
 80048b4:	08004889 	.word	0x08004889
 80048b8:	0800490d 	.word	0x0800490d
 80048bc:	08004889 	.word	0x08004889
 80048c0:	08004889 	.word	0x08004889
 80048c4:	08004889 	.word	0x08004889
 80048c8:	08004889 	.word	0x08004889
 80048cc:	08004a19 	.word	0x08004a19
 80048d0:	0800493d 	.word	0x0800493d
 80048d4:	080049fb 	.word	0x080049fb
 80048d8:	08004889 	.word	0x08004889
 80048dc:	08004889 	.word	0x08004889
 80048e0:	08004a3b 	.word	0x08004a3b
 80048e4:	08004889 	.word	0x08004889
 80048e8:	0800493d 	.word	0x0800493d
 80048ec:	08004889 	.word	0x08004889
 80048f0:	08004889 	.word	0x08004889
 80048f4:	08004a03 	.word	0x08004a03
 80048f8:	682b      	ldr	r3, [r5, #0]
 80048fa:	1d1a      	adds	r2, r3, #4
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	602a      	str	r2, [r5, #0]
 8004900:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004904:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004908:	2301      	movs	r3, #1
 800490a:	e0a3      	b.n	8004a54 <_printf_i+0x1f4>
 800490c:	6820      	ldr	r0, [r4, #0]
 800490e:	6829      	ldr	r1, [r5, #0]
 8004910:	0606      	lsls	r6, r0, #24
 8004912:	f101 0304 	add.w	r3, r1, #4
 8004916:	d50a      	bpl.n	800492e <_printf_i+0xce>
 8004918:	680e      	ldr	r6, [r1, #0]
 800491a:	602b      	str	r3, [r5, #0]
 800491c:	2e00      	cmp	r6, #0
 800491e:	da03      	bge.n	8004928 <_printf_i+0xc8>
 8004920:	232d      	movs	r3, #45	; 0x2d
 8004922:	4276      	negs	r6, r6
 8004924:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004928:	485e      	ldr	r0, [pc, #376]	; (8004aa4 <_printf_i+0x244>)
 800492a:	230a      	movs	r3, #10
 800492c:	e019      	b.n	8004962 <_printf_i+0x102>
 800492e:	680e      	ldr	r6, [r1, #0]
 8004930:	602b      	str	r3, [r5, #0]
 8004932:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004936:	bf18      	it	ne
 8004938:	b236      	sxthne	r6, r6
 800493a:	e7ef      	b.n	800491c <_printf_i+0xbc>
 800493c:	682b      	ldr	r3, [r5, #0]
 800493e:	6820      	ldr	r0, [r4, #0]
 8004940:	1d19      	adds	r1, r3, #4
 8004942:	6029      	str	r1, [r5, #0]
 8004944:	0601      	lsls	r1, r0, #24
 8004946:	d501      	bpl.n	800494c <_printf_i+0xec>
 8004948:	681e      	ldr	r6, [r3, #0]
 800494a:	e002      	b.n	8004952 <_printf_i+0xf2>
 800494c:	0646      	lsls	r6, r0, #25
 800494e:	d5fb      	bpl.n	8004948 <_printf_i+0xe8>
 8004950:	881e      	ldrh	r6, [r3, #0]
 8004952:	4854      	ldr	r0, [pc, #336]	; (8004aa4 <_printf_i+0x244>)
 8004954:	2f6f      	cmp	r7, #111	; 0x6f
 8004956:	bf0c      	ite	eq
 8004958:	2308      	moveq	r3, #8
 800495a:	230a      	movne	r3, #10
 800495c:	2100      	movs	r1, #0
 800495e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004962:	6865      	ldr	r5, [r4, #4]
 8004964:	60a5      	str	r5, [r4, #8]
 8004966:	2d00      	cmp	r5, #0
 8004968:	bfa2      	ittt	ge
 800496a:	6821      	ldrge	r1, [r4, #0]
 800496c:	f021 0104 	bicge.w	r1, r1, #4
 8004970:	6021      	strge	r1, [r4, #0]
 8004972:	b90e      	cbnz	r6, 8004978 <_printf_i+0x118>
 8004974:	2d00      	cmp	r5, #0
 8004976:	d04d      	beq.n	8004a14 <_printf_i+0x1b4>
 8004978:	4615      	mov	r5, r2
 800497a:	fbb6 f1f3 	udiv	r1, r6, r3
 800497e:	fb03 6711 	mls	r7, r3, r1, r6
 8004982:	5dc7      	ldrb	r7, [r0, r7]
 8004984:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004988:	4637      	mov	r7, r6
 800498a:	42bb      	cmp	r3, r7
 800498c:	460e      	mov	r6, r1
 800498e:	d9f4      	bls.n	800497a <_printf_i+0x11a>
 8004990:	2b08      	cmp	r3, #8
 8004992:	d10b      	bne.n	80049ac <_printf_i+0x14c>
 8004994:	6823      	ldr	r3, [r4, #0]
 8004996:	07de      	lsls	r6, r3, #31
 8004998:	d508      	bpl.n	80049ac <_printf_i+0x14c>
 800499a:	6923      	ldr	r3, [r4, #16]
 800499c:	6861      	ldr	r1, [r4, #4]
 800499e:	4299      	cmp	r1, r3
 80049a0:	bfde      	ittt	le
 80049a2:	2330      	movle	r3, #48	; 0x30
 80049a4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80049a8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80049ac:	1b52      	subs	r2, r2, r5
 80049ae:	6122      	str	r2, [r4, #16]
 80049b0:	f8cd a000 	str.w	sl, [sp]
 80049b4:	464b      	mov	r3, r9
 80049b6:	aa03      	add	r2, sp, #12
 80049b8:	4621      	mov	r1, r4
 80049ba:	4640      	mov	r0, r8
 80049bc:	f7ff fee2 	bl	8004784 <_printf_common>
 80049c0:	3001      	adds	r0, #1
 80049c2:	d14c      	bne.n	8004a5e <_printf_i+0x1fe>
 80049c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80049c8:	b004      	add	sp, #16
 80049ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049ce:	4835      	ldr	r0, [pc, #212]	; (8004aa4 <_printf_i+0x244>)
 80049d0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80049d4:	6829      	ldr	r1, [r5, #0]
 80049d6:	6823      	ldr	r3, [r4, #0]
 80049d8:	f851 6b04 	ldr.w	r6, [r1], #4
 80049dc:	6029      	str	r1, [r5, #0]
 80049de:	061d      	lsls	r5, r3, #24
 80049e0:	d514      	bpl.n	8004a0c <_printf_i+0x1ac>
 80049e2:	07df      	lsls	r7, r3, #31
 80049e4:	bf44      	itt	mi
 80049e6:	f043 0320 	orrmi.w	r3, r3, #32
 80049ea:	6023      	strmi	r3, [r4, #0]
 80049ec:	b91e      	cbnz	r6, 80049f6 <_printf_i+0x196>
 80049ee:	6823      	ldr	r3, [r4, #0]
 80049f0:	f023 0320 	bic.w	r3, r3, #32
 80049f4:	6023      	str	r3, [r4, #0]
 80049f6:	2310      	movs	r3, #16
 80049f8:	e7b0      	b.n	800495c <_printf_i+0xfc>
 80049fa:	6823      	ldr	r3, [r4, #0]
 80049fc:	f043 0320 	orr.w	r3, r3, #32
 8004a00:	6023      	str	r3, [r4, #0]
 8004a02:	2378      	movs	r3, #120	; 0x78
 8004a04:	4828      	ldr	r0, [pc, #160]	; (8004aa8 <_printf_i+0x248>)
 8004a06:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004a0a:	e7e3      	b.n	80049d4 <_printf_i+0x174>
 8004a0c:	0659      	lsls	r1, r3, #25
 8004a0e:	bf48      	it	mi
 8004a10:	b2b6      	uxthmi	r6, r6
 8004a12:	e7e6      	b.n	80049e2 <_printf_i+0x182>
 8004a14:	4615      	mov	r5, r2
 8004a16:	e7bb      	b.n	8004990 <_printf_i+0x130>
 8004a18:	682b      	ldr	r3, [r5, #0]
 8004a1a:	6826      	ldr	r6, [r4, #0]
 8004a1c:	6961      	ldr	r1, [r4, #20]
 8004a1e:	1d18      	adds	r0, r3, #4
 8004a20:	6028      	str	r0, [r5, #0]
 8004a22:	0635      	lsls	r5, r6, #24
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	d501      	bpl.n	8004a2c <_printf_i+0x1cc>
 8004a28:	6019      	str	r1, [r3, #0]
 8004a2a:	e002      	b.n	8004a32 <_printf_i+0x1d2>
 8004a2c:	0670      	lsls	r0, r6, #25
 8004a2e:	d5fb      	bpl.n	8004a28 <_printf_i+0x1c8>
 8004a30:	8019      	strh	r1, [r3, #0]
 8004a32:	2300      	movs	r3, #0
 8004a34:	6123      	str	r3, [r4, #16]
 8004a36:	4615      	mov	r5, r2
 8004a38:	e7ba      	b.n	80049b0 <_printf_i+0x150>
 8004a3a:	682b      	ldr	r3, [r5, #0]
 8004a3c:	1d1a      	adds	r2, r3, #4
 8004a3e:	602a      	str	r2, [r5, #0]
 8004a40:	681d      	ldr	r5, [r3, #0]
 8004a42:	6862      	ldr	r2, [r4, #4]
 8004a44:	2100      	movs	r1, #0
 8004a46:	4628      	mov	r0, r5
 8004a48:	f7fb fbca 	bl	80001e0 <memchr>
 8004a4c:	b108      	cbz	r0, 8004a52 <_printf_i+0x1f2>
 8004a4e:	1b40      	subs	r0, r0, r5
 8004a50:	6060      	str	r0, [r4, #4]
 8004a52:	6863      	ldr	r3, [r4, #4]
 8004a54:	6123      	str	r3, [r4, #16]
 8004a56:	2300      	movs	r3, #0
 8004a58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a5c:	e7a8      	b.n	80049b0 <_printf_i+0x150>
 8004a5e:	6923      	ldr	r3, [r4, #16]
 8004a60:	462a      	mov	r2, r5
 8004a62:	4649      	mov	r1, r9
 8004a64:	4640      	mov	r0, r8
 8004a66:	47d0      	blx	sl
 8004a68:	3001      	adds	r0, #1
 8004a6a:	d0ab      	beq.n	80049c4 <_printf_i+0x164>
 8004a6c:	6823      	ldr	r3, [r4, #0]
 8004a6e:	079b      	lsls	r3, r3, #30
 8004a70:	d413      	bmi.n	8004a9a <_printf_i+0x23a>
 8004a72:	68e0      	ldr	r0, [r4, #12]
 8004a74:	9b03      	ldr	r3, [sp, #12]
 8004a76:	4298      	cmp	r0, r3
 8004a78:	bfb8      	it	lt
 8004a7a:	4618      	movlt	r0, r3
 8004a7c:	e7a4      	b.n	80049c8 <_printf_i+0x168>
 8004a7e:	2301      	movs	r3, #1
 8004a80:	4632      	mov	r2, r6
 8004a82:	4649      	mov	r1, r9
 8004a84:	4640      	mov	r0, r8
 8004a86:	47d0      	blx	sl
 8004a88:	3001      	adds	r0, #1
 8004a8a:	d09b      	beq.n	80049c4 <_printf_i+0x164>
 8004a8c:	3501      	adds	r5, #1
 8004a8e:	68e3      	ldr	r3, [r4, #12]
 8004a90:	9903      	ldr	r1, [sp, #12]
 8004a92:	1a5b      	subs	r3, r3, r1
 8004a94:	42ab      	cmp	r3, r5
 8004a96:	dcf2      	bgt.n	8004a7e <_printf_i+0x21e>
 8004a98:	e7eb      	b.n	8004a72 <_printf_i+0x212>
 8004a9a:	2500      	movs	r5, #0
 8004a9c:	f104 0619 	add.w	r6, r4, #25
 8004aa0:	e7f5      	b.n	8004a8e <_printf_i+0x22e>
 8004aa2:	bf00      	nop
 8004aa4:	08004e61 	.word	0x08004e61
 8004aa8:	08004e72 	.word	0x08004e72

08004aac <memcpy>:
 8004aac:	440a      	add	r2, r1
 8004aae:	4291      	cmp	r1, r2
 8004ab0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004ab4:	d100      	bne.n	8004ab8 <memcpy+0xc>
 8004ab6:	4770      	bx	lr
 8004ab8:	b510      	push	{r4, lr}
 8004aba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004abe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ac2:	4291      	cmp	r1, r2
 8004ac4:	d1f9      	bne.n	8004aba <memcpy+0xe>
 8004ac6:	bd10      	pop	{r4, pc}

08004ac8 <memmove>:
 8004ac8:	4288      	cmp	r0, r1
 8004aca:	b510      	push	{r4, lr}
 8004acc:	eb01 0402 	add.w	r4, r1, r2
 8004ad0:	d902      	bls.n	8004ad8 <memmove+0x10>
 8004ad2:	4284      	cmp	r4, r0
 8004ad4:	4623      	mov	r3, r4
 8004ad6:	d807      	bhi.n	8004ae8 <memmove+0x20>
 8004ad8:	1e43      	subs	r3, r0, #1
 8004ada:	42a1      	cmp	r1, r4
 8004adc:	d008      	beq.n	8004af0 <memmove+0x28>
 8004ade:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004ae2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004ae6:	e7f8      	b.n	8004ada <memmove+0x12>
 8004ae8:	4402      	add	r2, r0
 8004aea:	4601      	mov	r1, r0
 8004aec:	428a      	cmp	r2, r1
 8004aee:	d100      	bne.n	8004af2 <memmove+0x2a>
 8004af0:	bd10      	pop	{r4, pc}
 8004af2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004af6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004afa:	e7f7      	b.n	8004aec <memmove+0x24>

08004afc <_free_r>:
 8004afc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004afe:	2900      	cmp	r1, #0
 8004b00:	d044      	beq.n	8004b8c <_free_r+0x90>
 8004b02:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b06:	9001      	str	r0, [sp, #4]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	f1a1 0404 	sub.w	r4, r1, #4
 8004b0e:	bfb8      	it	lt
 8004b10:	18e4      	addlt	r4, r4, r3
 8004b12:	f000 f913 	bl	8004d3c <__malloc_lock>
 8004b16:	4a1e      	ldr	r2, [pc, #120]	; (8004b90 <_free_r+0x94>)
 8004b18:	9801      	ldr	r0, [sp, #4]
 8004b1a:	6813      	ldr	r3, [r2, #0]
 8004b1c:	b933      	cbnz	r3, 8004b2c <_free_r+0x30>
 8004b1e:	6063      	str	r3, [r4, #4]
 8004b20:	6014      	str	r4, [r2, #0]
 8004b22:	b003      	add	sp, #12
 8004b24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004b28:	f000 b90e 	b.w	8004d48 <__malloc_unlock>
 8004b2c:	42a3      	cmp	r3, r4
 8004b2e:	d908      	bls.n	8004b42 <_free_r+0x46>
 8004b30:	6825      	ldr	r5, [r4, #0]
 8004b32:	1961      	adds	r1, r4, r5
 8004b34:	428b      	cmp	r3, r1
 8004b36:	bf01      	itttt	eq
 8004b38:	6819      	ldreq	r1, [r3, #0]
 8004b3a:	685b      	ldreq	r3, [r3, #4]
 8004b3c:	1949      	addeq	r1, r1, r5
 8004b3e:	6021      	streq	r1, [r4, #0]
 8004b40:	e7ed      	b.n	8004b1e <_free_r+0x22>
 8004b42:	461a      	mov	r2, r3
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	b10b      	cbz	r3, 8004b4c <_free_r+0x50>
 8004b48:	42a3      	cmp	r3, r4
 8004b4a:	d9fa      	bls.n	8004b42 <_free_r+0x46>
 8004b4c:	6811      	ldr	r1, [r2, #0]
 8004b4e:	1855      	adds	r5, r2, r1
 8004b50:	42a5      	cmp	r5, r4
 8004b52:	d10b      	bne.n	8004b6c <_free_r+0x70>
 8004b54:	6824      	ldr	r4, [r4, #0]
 8004b56:	4421      	add	r1, r4
 8004b58:	1854      	adds	r4, r2, r1
 8004b5a:	42a3      	cmp	r3, r4
 8004b5c:	6011      	str	r1, [r2, #0]
 8004b5e:	d1e0      	bne.n	8004b22 <_free_r+0x26>
 8004b60:	681c      	ldr	r4, [r3, #0]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	6053      	str	r3, [r2, #4]
 8004b66:	4421      	add	r1, r4
 8004b68:	6011      	str	r1, [r2, #0]
 8004b6a:	e7da      	b.n	8004b22 <_free_r+0x26>
 8004b6c:	d902      	bls.n	8004b74 <_free_r+0x78>
 8004b6e:	230c      	movs	r3, #12
 8004b70:	6003      	str	r3, [r0, #0]
 8004b72:	e7d6      	b.n	8004b22 <_free_r+0x26>
 8004b74:	6825      	ldr	r5, [r4, #0]
 8004b76:	1961      	adds	r1, r4, r5
 8004b78:	428b      	cmp	r3, r1
 8004b7a:	bf04      	itt	eq
 8004b7c:	6819      	ldreq	r1, [r3, #0]
 8004b7e:	685b      	ldreq	r3, [r3, #4]
 8004b80:	6063      	str	r3, [r4, #4]
 8004b82:	bf04      	itt	eq
 8004b84:	1949      	addeq	r1, r1, r5
 8004b86:	6021      	streq	r1, [r4, #0]
 8004b88:	6054      	str	r4, [r2, #4]
 8004b8a:	e7ca      	b.n	8004b22 <_free_r+0x26>
 8004b8c:	b003      	add	sp, #12
 8004b8e:	bd30      	pop	{r4, r5, pc}
 8004b90:	2000017c 	.word	0x2000017c

08004b94 <sbrk_aligned>:
 8004b94:	b570      	push	{r4, r5, r6, lr}
 8004b96:	4e0e      	ldr	r6, [pc, #56]	; (8004bd0 <sbrk_aligned+0x3c>)
 8004b98:	460c      	mov	r4, r1
 8004b9a:	6831      	ldr	r1, [r6, #0]
 8004b9c:	4605      	mov	r5, r0
 8004b9e:	b911      	cbnz	r1, 8004ba6 <sbrk_aligned+0x12>
 8004ba0:	f000 f8bc 	bl	8004d1c <_sbrk_r>
 8004ba4:	6030      	str	r0, [r6, #0]
 8004ba6:	4621      	mov	r1, r4
 8004ba8:	4628      	mov	r0, r5
 8004baa:	f000 f8b7 	bl	8004d1c <_sbrk_r>
 8004bae:	1c43      	adds	r3, r0, #1
 8004bb0:	d00a      	beq.n	8004bc8 <sbrk_aligned+0x34>
 8004bb2:	1cc4      	adds	r4, r0, #3
 8004bb4:	f024 0403 	bic.w	r4, r4, #3
 8004bb8:	42a0      	cmp	r0, r4
 8004bba:	d007      	beq.n	8004bcc <sbrk_aligned+0x38>
 8004bbc:	1a21      	subs	r1, r4, r0
 8004bbe:	4628      	mov	r0, r5
 8004bc0:	f000 f8ac 	bl	8004d1c <_sbrk_r>
 8004bc4:	3001      	adds	r0, #1
 8004bc6:	d101      	bne.n	8004bcc <sbrk_aligned+0x38>
 8004bc8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004bcc:	4620      	mov	r0, r4
 8004bce:	bd70      	pop	{r4, r5, r6, pc}
 8004bd0:	20000180 	.word	0x20000180

08004bd4 <_malloc_r>:
 8004bd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bd8:	1ccd      	adds	r5, r1, #3
 8004bda:	f025 0503 	bic.w	r5, r5, #3
 8004bde:	3508      	adds	r5, #8
 8004be0:	2d0c      	cmp	r5, #12
 8004be2:	bf38      	it	cc
 8004be4:	250c      	movcc	r5, #12
 8004be6:	2d00      	cmp	r5, #0
 8004be8:	4607      	mov	r7, r0
 8004bea:	db01      	blt.n	8004bf0 <_malloc_r+0x1c>
 8004bec:	42a9      	cmp	r1, r5
 8004bee:	d905      	bls.n	8004bfc <_malloc_r+0x28>
 8004bf0:	230c      	movs	r3, #12
 8004bf2:	603b      	str	r3, [r7, #0]
 8004bf4:	2600      	movs	r6, #0
 8004bf6:	4630      	mov	r0, r6
 8004bf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bfc:	4e2e      	ldr	r6, [pc, #184]	; (8004cb8 <_malloc_r+0xe4>)
 8004bfe:	f000 f89d 	bl	8004d3c <__malloc_lock>
 8004c02:	6833      	ldr	r3, [r6, #0]
 8004c04:	461c      	mov	r4, r3
 8004c06:	bb34      	cbnz	r4, 8004c56 <_malloc_r+0x82>
 8004c08:	4629      	mov	r1, r5
 8004c0a:	4638      	mov	r0, r7
 8004c0c:	f7ff ffc2 	bl	8004b94 <sbrk_aligned>
 8004c10:	1c43      	adds	r3, r0, #1
 8004c12:	4604      	mov	r4, r0
 8004c14:	d14d      	bne.n	8004cb2 <_malloc_r+0xde>
 8004c16:	6834      	ldr	r4, [r6, #0]
 8004c18:	4626      	mov	r6, r4
 8004c1a:	2e00      	cmp	r6, #0
 8004c1c:	d140      	bne.n	8004ca0 <_malloc_r+0xcc>
 8004c1e:	6823      	ldr	r3, [r4, #0]
 8004c20:	4631      	mov	r1, r6
 8004c22:	4638      	mov	r0, r7
 8004c24:	eb04 0803 	add.w	r8, r4, r3
 8004c28:	f000 f878 	bl	8004d1c <_sbrk_r>
 8004c2c:	4580      	cmp	r8, r0
 8004c2e:	d13a      	bne.n	8004ca6 <_malloc_r+0xd2>
 8004c30:	6821      	ldr	r1, [r4, #0]
 8004c32:	3503      	adds	r5, #3
 8004c34:	1a6d      	subs	r5, r5, r1
 8004c36:	f025 0503 	bic.w	r5, r5, #3
 8004c3a:	3508      	adds	r5, #8
 8004c3c:	2d0c      	cmp	r5, #12
 8004c3e:	bf38      	it	cc
 8004c40:	250c      	movcc	r5, #12
 8004c42:	4629      	mov	r1, r5
 8004c44:	4638      	mov	r0, r7
 8004c46:	f7ff ffa5 	bl	8004b94 <sbrk_aligned>
 8004c4a:	3001      	adds	r0, #1
 8004c4c:	d02b      	beq.n	8004ca6 <_malloc_r+0xd2>
 8004c4e:	6823      	ldr	r3, [r4, #0]
 8004c50:	442b      	add	r3, r5
 8004c52:	6023      	str	r3, [r4, #0]
 8004c54:	e00e      	b.n	8004c74 <_malloc_r+0xa0>
 8004c56:	6822      	ldr	r2, [r4, #0]
 8004c58:	1b52      	subs	r2, r2, r5
 8004c5a:	d41e      	bmi.n	8004c9a <_malloc_r+0xc6>
 8004c5c:	2a0b      	cmp	r2, #11
 8004c5e:	d916      	bls.n	8004c8e <_malloc_r+0xba>
 8004c60:	1961      	adds	r1, r4, r5
 8004c62:	42a3      	cmp	r3, r4
 8004c64:	6025      	str	r5, [r4, #0]
 8004c66:	bf18      	it	ne
 8004c68:	6059      	strne	r1, [r3, #4]
 8004c6a:	6863      	ldr	r3, [r4, #4]
 8004c6c:	bf08      	it	eq
 8004c6e:	6031      	streq	r1, [r6, #0]
 8004c70:	5162      	str	r2, [r4, r5]
 8004c72:	604b      	str	r3, [r1, #4]
 8004c74:	4638      	mov	r0, r7
 8004c76:	f104 060b 	add.w	r6, r4, #11
 8004c7a:	f000 f865 	bl	8004d48 <__malloc_unlock>
 8004c7e:	f026 0607 	bic.w	r6, r6, #7
 8004c82:	1d23      	adds	r3, r4, #4
 8004c84:	1af2      	subs	r2, r6, r3
 8004c86:	d0b6      	beq.n	8004bf6 <_malloc_r+0x22>
 8004c88:	1b9b      	subs	r3, r3, r6
 8004c8a:	50a3      	str	r3, [r4, r2]
 8004c8c:	e7b3      	b.n	8004bf6 <_malloc_r+0x22>
 8004c8e:	6862      	ldr	r2, [r4, #4]
 8004c90:	42a3      	cmp	r3, r4
 8004c92:	bf0c      	ite	eq
 8004c94:	6032      	streq	r2, [r6, #0]
 8004c96:	605a      	strne	r2, [r3, #4]
 8004c98:	e7ec      	b.n	8004c74 <_malloc_r+0xa0>
 8004c9a:	4623      	mov	r3, r4
 8004c9c:	6864      	ldr	r4, [r4, #4]
 8004c9e:	e7b2      	b.n	8004c06 <_malloc_r+0x32>
 8004ca0:	4634      	mov	r4, r6
 8004ca2:	6876      	ldr	r6, [r6, #4]
 8004ca4:	e7b9      	b.n	8004c1a <_malloc_r+0x46>
 8004ca6:	230c      	movs	r3, #12
 8004ca8:	603b      	str	r3, [r7, #0]
 8004caa:	4638      	mov	r0, r7
 8004cac:	f000 f84c 	bl	8004d48 <__malloc_unlock>
 8004cb0:	e7a1      	b.n	8004bf6 <_malloc_r+0x22>
 8004cb2:	6025      	str	r5, [r4, #0]
 8004cb4:	e7de      	b.n	8004c74 <_malloc_r+0xa0>
 8004cb6:	bf00      	nop
 8004cb8:	2000017c 	.word	0x2000017c

08004cbc <_realloc_r>:
 8004cbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cc0:	4680      	mov	r8, r0
 8004cc2:	4614      	mov	r4, r2
 8004cc4:	460e      	mov	r6, r1
 8004cc6:	b921      	cbnz	r1, 8004cd2 <_realloc_r+0x16>
 8004cc8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ccc:	4611      	mov	r1, r2
 8004cce:	f7ff bf81 	b.w	8004bd4 <_malloc_r>
 8004cd2:	b92a      	cbnz	r2, 8004ce0 <_realloc_r+0x24>
 8004cd4:	f7ff ff12 	bl	8004afc <_free_r>
 8004cd8:	4625      	mov	r5, r4
 8004cda:	4628      	mov	r0, r5
 8004cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ce0:	f000 f838 	bl	8004d54 <_malloc_usable_size_r>
 8004ce4:	4284      	cmp	r4, r0
 8004ce6:	4607      	mov	r7, r0
 8004ce8:	d802      	bhi.n	8004cf0 <_realloc_r+0x34>
 8004cea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004cee:	d812      	bhi.n	8004d16 <_realloc_r+0x5a>
 8004cf0:	4621      	mov	r1, r4
 8004cf2:	4640      	mov	r0, r8
 8004cf4:	f7ff ff6e 	bl	8004bd4 <_malloc_r>
 8004cf8:	4605      	mov	r5, r0
 8004cfa:	2800      	cmp	r0, #0
 8004cfc:	d0ed      	beq.n	8004cda <_realloc_r+0x1e>
 8004cfe:	42bc      	cmp	r4, r7
 8004d00:	4622      	mov	r2, r4
 8004d02:	4631      	mov	r1, r6
 8004d04:	bf28      	it	cs
 8004d06:	463a      	movcs	r2, r7
 8004d08:	f7ff fed0 	bl	8004aac <memcpy>
 8004d0c:	4631      	mov	r1, r6
 8004d0e:	4640      	mov	r0, r8
 8004d10:	f7ff fef4 	bl	8004afc <_free_r>
 8004d14:	e7e1      	b.n	8004cda <_realloc_r+0x1e>
 8004d16:	4635      	mov	r5, r6
 8004d18:	e7df      	b.n	8004cda <_realloc_r+0x1e>
	...

08004d1c <_sbrk_r>:
 8004d1c:	b538      	push	{r3, r4, r5, lr}
 8004d1e:	4d06      	ldr	r5, [pc, #24]	; (8004d38 <_sbrk_r+0x1c>)
 8004d20:	2300      	movs	r3, #0
 8004d22:	4604      	mov	r4, r0
 8004d24:	4608      	mov	r0, r1
 8004d26:	602b      	str	r3, [r5, #0]
 8004d28:	f7fb ff5a 	bl	8000be0 <_sbrk>
 8004d2c:	1c43      	adds	r3, r0, #1
 8004d2e:	d102      	bne.n	8004d36 <_sbrk_r+0x1a>
 8004d30:	682b      	ldr	r3, [r5, #0]
 8004d32:	b103      	cbz	r3, 8004d36 <_sbrk_r+0x1a>
 8004d34:	6023      	str	r3, [r4, #0]
 8004d36:	bd38      	pop	{r3, r4, r5, pc}
 8004d38:	20000184 	.word	0x20000184

08004d3c <__malloc_lock>:
 8004d3c:	4801      	ldr	r0, [pc, #4]	; (8004d44 <__malloc_lock+0x8>)
 8004d3e:	f000 b811 	b.w	8004d64 <__retarget_lock_acquire_recursive>
 8004d42:	bf00      	nop
 8004d44:	20000188 	.word	0x20000188

08004d48 <__malloc_unlock>:
 8004d48:	4801      	ldr	r0, [pc, #4]	; (8004d50 <__malloc_unlock+0x8>)
 8004d4a:	f000 b80c 	b.w	8004d66 <__retarget_lock_release_recursive>
 8004d4e:	bf00      	nop
 8004d50:	20000188 	.word	0x20000188

08004d54 <_malloc_usable_size_r>:
 8004d54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d58:	1f18      	subs	r0, r3, #4
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	bfbc      	itt	lt
 8004d5e:	580b      	ldrlt	r3, [r1, r0]
 8004d60:	18c0      	addlt	r0, r0, r3
 8004d62:	4770      	bx	lr

08004d64 <__retarget_lock_acquire_recursive>:
 8004d64:	4770      	bx	lr

08004d66 <__retarget_lock_release_recursive>:
 8004d66:	4770      	bx	lr

08004d68 <_init>:
 8004d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d6a:	bf00      	nop
 8004d6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d6e:	bc08      	pop	{r3}
 8004d70:	469e      	mov	lr, r3
 8004d72:	4770      	bx	lr

08004d74 <_fini>:
 8004d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d76:	bf00      	nop
 8004d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d7a:	bc08      	pop	{r3}
 8004d7c:	469e      	mov	lr, r3
 8004d7e:	4770      	bx	lr
