$date
	Thu Dec 16 21:59:52 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_case3 $end
$scope module U0 $end
$var wire 8 ! in [7:0] $end
$upscope $end
$upscope $end
$scope module tb_case3 $end
$scope module U0 $end
$var reg 3 " pos [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 "
b0 !
$end
#5
b1 "
b10 !
#10
b10 "
b100 !
#15
b11 "
b1000 !
#20
b100 "
b10000 !
#25
b101 "
b100000 !
#30
b110 "
b1000000 !
#35
b111 "
b10000000 !
#40
b1 "
b100010 !
#45
b100110 !
#50
b101010 !
#55
b101110 !
#60
b0 "
b110011 !
#65
b110111 !
#70
b111011 !
#75
b111111 !
#80
