{
  "name": "core::core_arch::arm_shared::neon::generated::vbsl_u64",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/arm_shared/neon/generated.rs:4320:1: 4320:75",
  "mir": "fn core::core_arch::arm_shared::neon::generated::vbsl_u64(_1: core_arch::arm_shared::neon::uint64x1_t, _2: core_arch::arm_shared::neon::uint64x1_t, _3: core_arch::arm_shared::neon::uint64x1_t) -> core_arch::arm_shared::neon::uint64x1_t {\n    let mut _0: core_arch::arm_shared::neon::uint64x1_t;\n    let  _4: core_arch::arm_shared::neon::int64x1_t;\n    let mut _5: core_arch::arm_shared::neon::uint64x1_t;\n    let mut _6: core_arch::arm_shared::neon::uint64x1_t;\n    let mut _7: core_arch::arm_shared::neon::uint64x1_t;\n    let mut _8: core_arch::arm_shared::neon::uint64x1_t;\n    debug a => _1;\n    debug b => _2;\n    debug c => _3;\n    debug not => _4;\n    bb0: {\n        _4 = core_arch::arm_shared::neon::int64x1_t::splat(-1_i64) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        _5 = intrinsics::simd::simd_and::<core_arch::arm_shared::neon::uint64x1_t>(_1, _2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_6);\n        StorageLive(_7);\n        StorageLive(_8);\n        _8 = _4 as core_arch::arm_shared::neon::uint64x1_t;\n        _7 = intrinsics::simd::simd_xor::<core_arch::arm_shared::neon::uint64x1_t>(_1, move _8) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_8);\n        _6 = intrinsics::simd::simd_and::<core_arch::arm_shared::neon::uint64x1_t>(move _7, _3) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_7);\n        _0 = intrinsics::simd::simd_or::<core_arch::arm_shared::neon::uint64x1_t>(move _5, move _6) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_6);\n        StorageDead(_5);\n        return;\n    }\n}\n"
}