
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.12.2
// timestamp : Wed Sep 25 04:10:09 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/testing/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/testing/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32Zhinx/rv32h_fmadd.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.h instruction of the RISC-V RV32_Zfinx_Zhinx,RV64_Zfinx_Zhinx extension for the fmadd_b8 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32I_Zfinx_Zhinx,RV64I_Zfinx_Zhinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*Zhinx.*);def TEST_CASE_1=True;",fmadd_b8)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x15,test_dataset_0)
RVTEST_SIGBASE(x2,signature_x2_1)

inst_0:
// rs1 == rs2 != rs3 and rs1 == rs2 != rd and rd != rs3, rs1==x8, rs2==x8, rs3==x1, rd==x19,fs1 == 0 and fe1 == 0x0d and fm1 == 0x208 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x17a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x021 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x8; op2:x8; op3:x1; dest:x19; op1val:0x3608; op2val:0x3608;
op3val:0x3421; valaddr_reg:x15; val_offset:0*FLEN/8; rmval:dyn;
testreg:x11; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x19, x8, x8, x1, dyn, 0, 0, x15, 0*FLEN/8, x24, x2, x11)

inst_1:
// rs1 == rs3 != rs2 and rs1 == rs3 != rd and rd != rs2, rs1==x22, rs2==x7, rs3==x22, rd==x13,fs1 == 0 and fe1 == 0x0d and fm1 == 0x208 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x17a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x021 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x22; op2:x7; op3:x22; dest:x13; op1val:0x3608; op2val:0xb97a;
op3val:0x3608; valaddr_reg:x15; val_offset:3*FLEN/8; rmval:dyn;
testreg:x11; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x13, x22, x7, x22, dyn, 32, 0, x15, 3*FLEN/8, x24, x2, x11)

inst_2:
// rs1 == rd != rs2 and rs1 == rd != rs3 and rs3 != rs2, rs1==x9, rs2==x20, rs3==x29, rd==x9,fs1 == 0 and fe1 == 0x0d and fm1 == 0x208 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x17a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x021 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x9; op2:x20; op3:x29; dest:x9; op1val:0x3608; op2val:0xb97a;
op3val:0x3421; valaddr_reg:x15; val_offset:6*FLEN/8; rmval:dyn;
testreg:x11; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x9, x9, x20, x29, dyn, 64, 0, x15, 6*FLEN/8, x24, x2, x11)

inst_3:
// rs1 == rs2 == rs3 != rd, rs1==x17, rs2==x17, rs3==x17, rd==x18,fs1 == 0 and fe1 == 0x0d and fm1 == 0x208 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x17a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x021 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x17; op2:x17; op3:x17; dest:x18; op1val:0x3608; op2val:0x3608;
op3val:0x3608; valaddr_reg:x15; val_offset:9*FLEN/8; rmval:dyn;
testreg:x11; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x18, x17, x17, x17, dyn, 96, 0, x15, 9*FLEN/8, x24, x2, x11)

inst_4:
// rs3 == rd != rs1 and rs3 == rd != rs2 and rs2 != rs1, rs1==x7, rs2==x29, rs3==x14, rd==x14,fs1 == 0 and fe1 == 0x0d and fm1 == 0x208 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x17a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x021 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x7; op2:x29; op3:x14; dest:x14; op1val:0x3608; op2val:0xb97a;
op3val:0x3421; valaddr_reg:x15; val_offset:12*FLEN/8; rmval:dyn;
testreg:x11; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x14, x7, x29, x14, dyn, 128, 0, x15, 12*FLEN/8, x24, x2, x11)

inst_5:
// rs2 == rd != rs1 and rs2 == rd != rs3 and rs3 != rs1, rs1==x12, rs2==x1, rs3==x28, rd==x1,fs1 == 0 and fe1 == 0x0c and fm1 == 0x28d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x07e and fs3 == 0 and fe3 == 0x0a and fm3 == 0x35d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x12; op2:x1; op3:x28; dest:x1; op1val:0x328d; op2val:0xb47e;
op3val:0x2b5d; valaddr_reg:x15; val_offset:15*FLEN/8; rmval:dyn;
testreg:x11; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x1, x12, x1, x28, dyn, 0, 0, x15, 15*FLEN/8, x24, x2, x11)

inst_6:
// rs1 != rs2 and rs1 != rd and rs1 != rs3 and rs2 != rs3 and rs2 != rd and rs3 != rd, rs1==x14, rs2==x28, rs3==x24, rd==x17,fs1 == 0 and fe1 == 0x0c and fm1 == 0x28d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x07e and fs3 == 0 and fe3 == 0x0a and fm3 == 0x35d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x14; op2:x28; op3:x24; dest:x17; op1val:0x328d; op2val:0xb47e;
op3val:0x2b5d; valaddr_reg:x15; val_offset:18*FLEN/8; rmval:dyn;
testreg:x11; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x17, x14, x28, x24, dyn, 32, 0, x15, 18*FLEN/8, x24, x2, x11)

inst_7:
// rd == rs2 == rs3 != rs1, rs1==x6, rs2==x10, rs3==x10, rd==x10,fs1 == 0 and fe1 == 0x0c and fm1 == 0x28d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x07e and fs3 == 0 and fe3 == 0x0a and fm3 == 0x35d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x6; op2:x10; op3:x10; dest:x10; op1val:0x328d; op2val:0xb47e;
op3val:0xb47e; valaddr_reg:x15; val_offset:21*FLEN/8; rmval:dyn;
testreg:x11; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x10, x6, x10, x10, dyn, 64, 0, x15, 21*FLEN/8, x24, x2, x11)

inst_8:
// rs1 == rd == rs3 != rs2, rs1==x31, rs2==x5, rs3==x31, rd==x31,fs1 == 0 and fe1 == 0x0c and fm1 == 0x28d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x07e and fs3 == 0 and fe3 == 0x0a and fm3 == 0x35d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x31; op2:x5; op3:x31; dest:x31; op1val:0x328d; op2val:0xb47e;
op3val:0x328d; valaddr_reg:x15; val_offset:24*FLEN/8; rmval:dyn;
testreg:x11; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x31, x5, x31, dyn, 96, 0, x15, 24*FLEN/8, x24, x2, x11)

inst_9:
// rs1 == rs2 == rs3 == rd, rs1==x23, rs2==x23, rs3==x23, rd==x23,fs1 == 0 and fe1 == 0x0c and fm1 == 0x28d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x07e and fs3 == 0 and fe3 == 0x0a and fm3 == 0x35d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x23; op2:x23; op3:x23; dest:x23; op1val:0x328d; op2val:0x328d;
op3val:0x328d; valaddr_reg:x15; val_offset:27*FLEN/8; rmval:dyn;
testreg:x11; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x23, x23, x23, x23, dyn, 128, 0, x15, 27*FLEN/8, x24, x2, x11)

inst_10:
// rs2 == rs3 != rs1 and rs2 == rs3 != rd and rd != rs1, rs1==x0, rs2==x21, rs3==x21, rd==x5,fs1 == 0 and fe1 == 0x0d and fm1 == 0x029 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0c7 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x0f8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x0; op2:x21; op3:x21; dest:x5; op1val:0x0; op2val:0xb4c7;
op3val:0xb4c7; valaddr_reg:x15; val_offset:30*FLEN/8; rmval:dyn;
testreg:x11; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x5, x0, x21, x21, dyn, 0, 0, x15, 30*FLEN/8, x24, x2, x11)

inst_11:
// rs1 == rs2 == rd != rs3, rs1==x30, rs2==x30, rs3==x7, rd==x30,fs1 == 0 and fe1 == 0x0d and fm1 == 0x029 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0c7 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x0f8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x30; op3:x7; dest:x30; op1val:0x3429; op2val:0x3429;
op3val:0x2cf8; valaddr_reg:x15; val_offset:33*FLEN/8; rmval:dyn;
testreg:x11; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x30, x30, x30, x7, dyn, 32, 0, x15, 33*FLEN/8, x24, x2, x11)

inst_12:
// rs1==x4, rs2==x16, rs3==x11, rd==x3,fs1 == 0 and fe1 == 0x0d and fm1 == 0x029 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0c7 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x0f8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x4; op2:x16; op3:x11; dest:x3; op1val:0x3429; op2val:0xb4c7;
op3val:0x2cf8; valaddr_reg:x15; val_offset:36*FLEN/8; rmval:dyn;
testreg:x11; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x3, x4, x16, x11, dyn, 64, 0, x15, 36*FLEN/8, x24, x2, x11)
RVTEST_VALBASEUPD(x8,test_dataset_1)

inst_13:
// rs1==x1, rs2==x24, rs3==x26, rd==x25,fs1 == 0 and fe1 == 0x0d and fm1 == 0x029 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0c7 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x0f8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x1; op2:x24; op3:x26; dest:x25; op1val:0x3429; op2val:0xb4c7;
op3val:0x2cf8; valaddr_reg:x8; val_offset:0*FLEN/8; rmval:dyn;
testreg:x7; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x25, x1, x24, x26, dyn, 96, 0, x8, 0*FLEN/8, x13, x2, x7)
RVTEST_SIGBASE(x1,signature_x1_0)

inst_14:
// rs1==x28, rs2==x14, rs3==x15, rd==x2,fs1 == 0 and fe1 == 0x0d and fm1 == 0x029 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0c7 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x0f8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x28; op2:x14; op3:x15; dest:x2; op1val:0x3429; op2val:0xb4c7;
op3val:0x2cf8; valaddr_reg:x8; val_offset:3*FLEN/8; rmval:dyn;
testreg:x7; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x2, x28, x14, x15, dyn, 128, 0, x8, 3*FLEN/8, x13, x1, x7)

inst_15:
// rs1==x16, rs2==x15, rs3==x27, rd==x28,fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x067 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x046 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x16; op2:x15; op3:x27; dest:x28; op1val:0x3bc4; op2val:0xb867;
op3val:0x3846; valaddr_reg:x8; val_offset:6*FLEN/8; rmval:dyn;
testreg:x7; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x28, x16, x15, x27, dyn, 0, 0, x8, 6*FLEN/8, x13, x1, x7)

inst_16:
// rs1==x29, rs2==x31, rs3==x3, rd==x21,fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x067 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x046 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x29; op2:x31; op3:x3; dest:x21; op1val:0x3bc4; op2val:0xb867;
op3val:0x3846; valaddr_reg:x8; val_offset:9*FLEN/8; rmval:dyn;
testreg:x7; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x21, x29, x31, x3, dyn, 32, 0, x8, 9*FLEN/8, x13, x1, x7)

inst_17:
// rs1==x11, rs2==x9, rs3==x20, rd==x4,fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x067 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x046 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x11; op2:x9; op3:x20; dest:x4; op1val:0x3bc4; op2val:0xb867;
op3val:0x3846; valaddr_reg:x8; val_offset:12*FLEN/8; rmval:dyn;
testreg:x7; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x4, x11, x9, x20, dyn, 64, 0, x8, 12*FLEN/8, x13, x1, x7)

inst_18:
// rs1==x20, rs2==x11, rs3==x4, rd==x0,fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x067 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x046 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x20; op2:x11; op3:x4; dest:x0; op1val:0x3bc4; op2val:0xb867;
op3val:0x3846; valaddr_reg:x8; val_offset:15*FLEN/8; rmval:dyn;
testreg:x7; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x0, x20, x11, x4, dyn, 96, 0, x8, 15*FLEN/8, x13, x1, x7)

inst_19:
// rs1==x3, rs2==x18, rs3==x8, rd==x29,fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x067 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x046 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x3; op2:x18; op3:x8; dest:x29; op1val:0x3bc4; op2val:0xb867;
op3val:0x3846; valaddr_reg:x8; val_offset:18*FLEN/8; rmval:dyn;
testreg:x7; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x29, x3, x18, x8, dyn, 128, 0, x8, 18*FLEN/8, x13, x1, x7)

inst_20:
// rs1==x15, rs2==x12, rs3==x18, rd==x24,fs1 == 0 and fe1 == 0x0a and fm1 == 0x340 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x232 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x19d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x15; op2:x12; op3:x18; dest:x24; op1val:0x2b40; op2val:0xc632;
op3val:0x359d; valaddr_reg:x8; val_offset:21*FLEN/8; rmval:dyn;
testreg:x7; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x24, x15, x12, x18, dyn, 0, 0, x8, 21*FLEN/8, x13, x1, x7)

inst_21:
// rs1==x26, rs2==x4, rs3==x30, rd==x12,fs1 == 0 and fe1 == 0x0a and fm1 == 0x340 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x232 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x19d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x26; op2:x4; op3:x30; dest:x12; op1val:0x2b40; op2val:0xc632;
op3val:0x359d; valaddr_reg:x8; val_offset:24*FLEN/8; rmval:dyn;
testreg:x7; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x12, x26, x4, x30, dyn, 32, 0, x8, 24*FLEN/8, x13, x1, x7)

inst_22:
// rs1==x5, rs2==x6, rs3==x9, rd==x16,fs1 == 0 and fe1 == 0x0a and fm1 == 0x340 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x232 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x19d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x5; op2:x6; op3:x9; dest:x16; op1val:0x2b40; op2val:0xc632;
op3val:0x359d; valaddr_reg:x8; val_offset:27*FLEN/8; rmval:dyn;
testreg:x7; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x16, x5, x6, x9, dyn, 64, 0, x8, 27*FLEN/8, x13, x1, x7)

inst_23:
// rs1==x10, rs2==x3, rs3==x25, rd==x27,fs1 == 0 and fe1 == 0x0a and fm1 == 0x340 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x232 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x19d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x10; op2:x3; op3:x25; dest:x27; op1val:0x2b40; op2val:0xc632;
op3val:0x359d; valaddr_reg:x8; val_offset:30*FLEN/8; rmval:dyn;
testreg:x7; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x27, x10, x3, x25, dyn, 96, 0, x8, 30*FLEN/8, x13, x1, x7)
RVTEST_VALBASEUPD(x5,test_dataset_2)

inst_24:
// rs1==x18, rs2==x26, rs3==x2, rd==x22,fs1 == 0 and fe1 == 0x0a and fm1 == 0x340 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x232 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x19d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x18; op2:x26; op3:x2; dest:x22; op1val:0x2b40; op2val:0xc632;
op3val:0x359d; valaddr_reg:x5; val_offset:0*FLEN/8; rmval:dyn;
testreg:x7; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x22, x18, x26, x2, dyn, 128, 0, x5, 0*FLEN/8, x9, x1, x7)

inst_25:
// rs1==x27, rs2==x25, rs3==x13, rd==x26,fs1 == 0 and fe1 == 0x0b and fm1 == 0x257 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x079 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x318 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x27; op2:x25; op3:x13; dest:x26; op1val:0x2e57; op2val:0xc879;
op3val:0x3b18; valaddr_reg:x5; val_offset:3*FLEN/8; rmval:dyn;
testreg:x7; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x26, x27, x25, x13, dyn, 0, 0, x5, 3*FLEN/8, x9, x1, x7)

inst_26:
// rs1==x24, rs2==x13, rs3==x6, rd==x11,fs1 == 0 and fe1 == 0x0b and fm1 == 0x257 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x079 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x318 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x24; op2:x13; op3:x6; dest:x11; op1val:0x2e57; op2val:0xc879;
op3val:0x3b18; valaddr_reg:x5; val_offset:6*FLEN/8; rmval:dyn;
testreg:x7; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x11, x24, x13, x6, dyn, 32, 0, x5, 6*FLEN/8, x9, x1, x7)

inst_27:
// rs1==x2, rs2==x22, rs3==x16, rd==x15,fs1 == 0 and fe1 == 0x0b and fm1 == 0x257 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x079 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x318 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x2; op2:x22; op3:x16; dest:x15; op1val:0x2e57; op2val:0xc879;
op3val:0x3b18; valaddr_reg:x5; val_offset:9*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x15, x2, x22, x16, dyn, 64, 0, x5, 9*FLEN/8, x9, x1, x4)

inst_28:
// rs1==x13, rs2==x19, rs3==x5, rd==x20,fs1 == 0 and fe1 == 0x0b and fm1 == 0x257 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x079 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x318 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x13; op2:x19; op3:x5; dest:x20; op1val:0x2e57; op2val:0xc879;
op3val:0x3b18; valaddr_reg:x5; val_offset:12*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x20, x13, x19, x5, dyn, 96, 0, x5, 12*FLEN/8, x9, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_29:
// rs1==x25, rs2==x27, rs3==x0, rd==x8,fs1 == 0 and fe1 == 0x0b and fm1 == 0x257 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x079 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x318 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x25; op2:x27; op3:x0; dest:x8; op1val:0x2e57; op2val:0xc879;
op3val:0x0; valaddr_reg:x5; val_offset:15*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x8, x25, x27, x0, dyn, 128, 0, x5, 15*FLEN/8, x9, x1, x4)

inst_30:
// rs1==x21, rs2==x2, rs3==x12, rd==x6,fs1 == 0 and fe1 == 0x0e and fm1 == 0x03f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1ad and fs3 == 0 and fe3 == 0x0e and fm3 == 0x207 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x21; op2:x2; op3:x12; dest:x6; op1val:0x383f; op2val:0xbdad;
op3val:0x3a07; valaddr_reg:x5; val_offset:18*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x6, x21, x2, x12, dyn, 0, 0, x5, 18*FLEN/8, x9, x1, x4)

inst_31:
// rs1==x19,fs1 == 0 and fe1 == 0x0e and fm1 == 0x03f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1ad and fs3 == 0 and fe3 == 0x0e and fm3 == 0x207 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x19; op2:x25; op3:x5; dest:x27; op1val:0x383f; op2val:0xbdad;
op3val:0x3a07; valaddr_reg:x5; val_offset:21*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x27, x19, x25, x5, dyn, 32, 0, x5, 21*FLEN/8, x9, x1, x4)

inst_32:
// rs2==x0,fs1 == 0 and fe1 == 0x0e and fm1 == 0x03f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1ad and fs3 == 0 and fe3 == 0x0e and fm3 == 0x207 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x26; op2:x0; op3:x17; dest:x13; op1val:0x383f; op2val:0x0;
op3val:0x3a07; valaddr_reg:x5; val_offset:24*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x13, x26, x0, x17, dyn, 64, 0, x5, 24*FLEN/8, x9, x1, x4)

inst_33:
// rs3==x19,fs1 == 0 and fe1 == 0x0e and fm1 == 0x03f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1ad and fs3 == 0 and fe3 == 0x0e and fm3 == 0x207 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x7; op2:x25; op3:x19; dest:x23; op1val:0x383f; op2val:0xbdad;
op3val:0x3a07; valaddr_reg:x5; val_offset:27*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x23, x7, x25, x19, dyn, 96, 0, x5, 27*FLEN/8, x9, x1, x4)

inst_34:
// rd==x7,fs1 == 0 and fe1 == 0x0e and fm1 == 0x03f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1ad and fs3 == 0 and fe3 == 0x0e and fm3 == 0x207 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x3; op3:x15; dest:x7; op1val:0x383f; op2val:0xbdad;
op3val:0x3a07; valaddr_reg:x5; val_offset:30*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x7, x30, x3, x15, dyn, 128, 0, x5, 30*FLEN/8, x9, x1, x4)

inst_35:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x34c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x378 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2d1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x374c; op2val:0xbb78;
op3val:0x36d1; valaddr_reg:x5; val_offset:33*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 33*FLEN/8, x9, x1, x4)

inst_36:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x34c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x378 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2d1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x374c; op2val:0xbb78;
op3val:0x36d1; valaddr_reg:x5; val_offset:36*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 36*FLEN/8, x9, x1, x4)

inst_37:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x34c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x378 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2d1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x374c; op2val:0xbb78;
op3val:0x36d1; valaddr_reg:x5; val_offset:39*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 39*FLEN/8, x9, x1, x4)

inst_38:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x34c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x378 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2d1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x374c; op2val:0xbb78;
op3val:0x36d1; valaddr_reg:x5; val_offset:42*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 42*FLEN/8, x9, x1, x4)

inst_39:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x34c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x378 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2d1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x374c; op2val:0xbb78;
op3val:0x36d1; valaddr_reg:x5; val_offset:45*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 45*FLEN/8, x9, x1, x4)

inst_40:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3e5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x259 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x244 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3be5; op2val:0xba59;
op3val:0x3a44; valaddr_reg:x5; val_offset:48*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 48*FLEN/8, x9, x1, x4)

inst_41:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3e5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x259 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x244 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3be5; op2val:0xba59;
op3val:0x3a44; valaddr_reg:x5; val_offset:51*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 51*FLEN/8, x9, x1, x4)

inst_42:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3e5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x259 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x244 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3be5; op2val:0xba59;
op3val:0x3a44; valaddr_reg:x5; val_offset:54*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 54*FLEN/8, x9, x1, x4)

inst_43:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3e5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x259 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x244 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3be5; op2val:0xba59;
op3val:0x3a44; valaddr_reg:x5; val_offset:57*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 57*FLEN/8, x9, x1, x4)

inst_44:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3e5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x259 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x244 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3be5; op2val:0xba59;
op3val:0x3a44; valaddr_reg:x5; val_offset:60*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 60*FLEN/8, x9, x1, x4)

inst_45:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1c3 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x36e and fs3 == 0 and fe3 == 0x0b and fm3 == 0x15a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39c3; op2val:0xaf6e;
op3val:0x2d5a; valaddr_reg:x5; val_offset:63*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 63*FLEN/8, x9, x1, x4)

inst_46:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1c3 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x36e and fs3 == 0 and fe3 == 0x0b and fm3 == 0x15a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39c3; op2val:0xaf6e;
op3val:0x2d5a; valaddr_reg:x5; val_offset:66*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 66*FLEN/8, x9, x1, x4)

inst_47:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1c3 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x36e and fs3 == 0 and fe3 == 0x0b and fm3 == 0x15a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39c3; op2val:0xaf6e;
op3val:0x2d5a; valaddr_reg:x5; val_offset:69*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 69*FLEN/8, x9, x1, x4)

inst_48:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1c3 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x36e and fs3 == 0 and fe3 == 0x0b and fm3 == 0x15a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39c3; op2val:0xaf6e;
op3val:0x2d5a; valaddr_reg:x5; val_offset:72*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 72*FLEN/8, x9, x1, x4)

inst_49:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1c3 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x36e and fs3 == 0 and fe3 == 0x0b and fm3 == 0x15a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39c3; op2val:0xaf6e;
op3val:0x2d5a; valaddr_reg:x5; val_offset:75*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 75*FLEN/8, x9, x1, x4)

inst_50:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x37f and fs2 == 1 and fe2 == 0x10 and fm2 == 0x32c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2b9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x337f; op2val:0xc32c;
op3val:0x3ab9; valaddr_reg:x5; val_offset:78*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 78*FLEN/8, x9, x1, x4)

inst_51:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x37f and fs2 == 1 and fe2 == 0x10 and fm2 == 0x32c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2b9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x337f; op2val:0xc32c;
op3val:0x3ab9; valaddr_reg:x5; val_offset:81*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 81*FLEN/8, x9, x1, x4)

inst_52:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x37f and fs2 == 1 and fe2 == 0x10 and fm2 == 0x32c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2b9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x337f; op2val:0xc32c;
op3val:0x3ab9; valaddr_reg:x5; val_offset:84*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 84*FLEN/8, x9, x1, x4)

inst_53:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x37f and fs2 == 1 and fe2 == 0x10 and fm2 == 0x32c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2b9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x337f; op2val:0xc32c;
op3val:0x3ab9; valaddr_reg:x5; val_offset:87*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 87*FLEN/8, x9, x1, x4)

inst_54:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x37f and fs2 == 1 and fe2 == 0x10 and fm2 == 0x32c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2b9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x337f; op2val:0xc32c;
op3val:0x3ab9; valaddr_reg:x5; val_offset:90*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 90*FLEN/8, x9, x1, x4)

inst_55:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x27d and fs2 == 1 and fe2 == 0x11 and fm2 == 0x03e and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2e3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x327d; op2val:0xc43e;
op3val:0x3ae3; valaddr_reg:x5; val_offset:93*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 93*FLEN/8, x9, x1, x4)

inst_56:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x27d and fs2 == 1 and fe2 == 0x11 and fm2 == 0x03e and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2e3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x327d; op2val:0xc43e;
op3val:0x3ae3; valaddr_reg:x5; val_offset:96*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 96*FLEN/8, x9, x1, x4)

inst_57:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x27d and fs2 == 1 and fe2 == 0x11 and fm2 == 0x03e and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2e3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x327d; op2val:0xc43e;
op3val:0x3ae3; valaddr_reg:x5; val_offset:99*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 99*FLEN/8, x9, x1, x4)

inst_58:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x27d and fs2 == 1 and fe2 == 0x11 and fm2 == 0x03e and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2e3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x327d; op2val:0xc43e;
op3val:0x3ae3; valaddr_reg:x5; val_offset:102*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 102*FLEN/8, x9, x1, x4)

inst_59:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x27d and fs2 == 1 and fe2 == 0x11 and fm2 == 0x03e and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2e3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x327d; op2val:0xc43e;
op3val:0x3ae3; valaddr_reg:x5; val_offset:105*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 105*FLEN/8, x9, x1, x4)

inst_60:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x21e and fs2 == 1 and fe2 == 0x10 and fm2 == 0x090 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2fc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x361e; op2val:0xc090;
op3val:0x3afc; valaddr_reg:x5; val_offset:108*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 108*FLEN/8, x9, x1, x4)

inst_61:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x21e and fs2 == 1 and fe2 == 0x10 and fm2 == 0x090 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2fc and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x361e; op2val:0xc090;
op3val:0x3afc; valaddr_reg:x5; val_offset:111*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 111*FLEN/8, x9, x1, x4)

inst_62:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x21e and fs2 == 1 and fe2 == 0x10 and fm2 == 0x090 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2fc and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x361e; op2val:0xc090;
op3val:0x3afc; valaddr_reg:x5; val_offset:114*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 114*FLEN/8, x9, x1, x4)

inst_63:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x21e and fs2 == 1 and fe2 == 0x10 and fm2 == 0x090 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2fc and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x361e; op2val:0xc090;
op3val:0x3afc; valaddr_reg:x5; val_offset:117*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 117*FLEN/8, x9, x1, x4)

inst_64:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x21e and fs2 == 1 and fe2 == 0x10 and fm2 == 0x090 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2fc and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x361e; op2val:0xc090;
op3val:0x3afc; valaddr_reg:x5; val_offset:120*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 120*FLEN/8, x9, x1, x4)

inst_65:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x0c and fm2 == 0x01f and fs3 == 0 and fe3 == 0x0c and fm3 == 0x01d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bfc; op2val:0xb01f;
op3val:0x301d; valaddr_reg:x5; val_offset:123*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 123*FLEN/8, x9, x1, x4)

inst_66:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x0c and fm2 == 0x01f and fs3 == 0 and fe3 == 0x0c and fm3 == 0x01d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bfc; op2val:0xb01f;
op3val:0x301d; valaddr_reg:x5; val_offset:126*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 126*FLEN/8, x9, x1, x4)

inst_67:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x0c and fm2 == 0x01f and fs3 == 0 and fe3 == 0x0c and fm3 == 0x01d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bfc; op2val:0xb01f;
op3val:0x301d; valaddr_reg:x5; val_offset:129*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 129*FLEN/8, x9, x1, x4)

inst_68:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x0c and fm2 == 0x01f and fs3 == 0 and fe3 == 0x0c and fm3 == 0x01d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bfc; op2val:0xb01f;
op3val:0x301d; valaddr_reg:x5; val_offset:132*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 132*FLEN/8, x9, x1, x4)

inst_69:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x0c and fm2 == 0x01f and fs3 == 0 and fe3 == 0x0c and fm3 == 0x01d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bfc; op2val:0xb01f;
op3val:0x301d; valaddr_reg:x5; val_offset:135*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 135*FLEN/8, x9, x1, x4)

inst_70:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x253 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3f0 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x246 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a53; op2val:0xbbf0;
op3val:0x3a46; valaddr_reg:x5; val_offset:138*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 138*FLEN/8, x9, x1, x4)

inst_71:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x253 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3f0 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x246 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a53; op2val:0xbbf0;
op3val:0x3a46; valaddr_reg:x5; val_offset:141*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 141*FLEN/8, x9, x1, x4)

inst_72:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x253 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3f0 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x246 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a53; op2val:0xbbf0;
op3val:0x3a46; valaddr_reg:x5; val_offset:144*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 144*FLEN/8, x9, x1, x4)

inst_73:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x253 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3f0 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x246 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a53; op2val:0xbbf0;
op3val:0x3a46; valaddr_reg:x5; val_offset:147*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 147*FLEN/8, x9, x1, x4)

inst_74:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x253 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3f0 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x246 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a53; op2val:0xbbf0;
op3val:0x3a46; valaddr_reg:x5; val_offset:150*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 150*FLEN/8, x9, x1, x4)

inst_75:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x080 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x342 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x015 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2480; op2val:0xc742;
op3val:0x3015; valaddr_reg:x5; val_offset:153*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 153*FLEN/8, x9, x1, x4)

inst_76:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x080 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x342 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x015 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2480; op2val:0xc742;
op3val:0x3015; valaddr_reg:x5; val_offset:156*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 156*FLEN/8, x9, x1, x4)

inst_77:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x080 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x342 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x015 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2480; op2val:0xc742;
op3val:0x3015; valaddr_reg:x5; val_offset:159*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 159*FLEN/8, x9, x1, x4)

inst_78:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x080 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x342 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x015 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2480; op2val:0xc742;
op3val:0x3015; valaddr_reg:x5; val_offset:162*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 162*FLEN/8, x9, x1, x4)

inst_79:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x080 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x342 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x015 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2480; op2val:0xc742;
op3val:0x3015; valaddr_reg:x5; val_offset:165*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 165*FLEN/8, x9, x1, x4)

inst_80:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1af and fs2 == 1 and fe2 == 0x0a and fm2 == 0x2f0 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x0ee and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39af; op2val:0xaaf0;
op3val:0x28ee; valaddr_reg:x5; val_offset:168*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 168*FLEN/8, x9, x1, x4)

inst_81:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1af and fs2 == 1 and fe2 == 0x0a and fm2 == 0x2f0 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x0ee and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39af; op2val:0xaaf0;
op3val:0x28ee; valaddr_reg:x5; val_offset:171*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 171*FLEN/8, x9, x1, x4)

inst_82:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1af and fs2 == 1 and fe2 == 0x0a and fm2 == 0x2f0 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x0ee and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39af; op2val:0xaaf0;
op3val:0x28ee; valaddr_reg:x5; val_offset:174*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 174*FLEN/8, x9, x1, x4)

inst_83:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1af and fs2 == 1 and fe2 == 0x0a and fm2 == 0x2f0 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x0ee and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39af; op2val:0xaaf0;
op3val:0x28ee; valaddr_reg:x5; val_offset:177*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 177*FLEN/8, x9, x1, x4)

inst_84:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1af and fs2 == 1 and fe2 == 0x0a and fm2 == 0x2f0 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x0ee and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39af; op2val:0xaaf0;
op3val:0x28ee; valaddr_reg:x5; val_offset:180*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 180*FLEN/8, x9, x1, x4)

inst_85:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x35f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x197 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x127 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x375f; op2val:0xb997;
op3val:0x3527; valaddr_reg:x5; val_offset:183*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 183*FLEN/8, x9, x1, x4)

inst_86:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x35f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x197 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x127 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x375f; op2val:0xb997;
op3val:0x3527; valaddr_reg:x5; val_offset:186*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 186*FLEN/8, x9, x1, x4)

inst_87:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x35f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x197 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x127 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x375f; op2val:0xb997;
op3val:0x3527; valaddr_reg:x5; val_offset:189*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 189*FLEN/8, x9, x1, x4)

inst_88:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x35f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x197 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x127 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x375f; op2val:0xb997;
op3val:0x3527; valaddr_reg:x5; val_offset:192*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 192*FLEN/8, x9, x1, x4)

inst_89:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x35f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x197 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x127 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x375f; op2val:0xb997;
op3val:0x3527; valaddr_reg:x5; val_offset:195*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 195*FLEN/8, x9, x1, x4)

inst_90:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x25c and fs2 == 1 and fe2 == 0x0b and fm2 == 0x0c0 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x38e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a5c; op2val:0xacc0;
op3val:0x2b8e; valaddr_reg:x5; val_offset:198*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 198*FLEN/8, x9, x1, x4)

inst_91:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x25c and fs2 == 1 and fe2 == 0x0b and fm2 == 0x0c0 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x38e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a5c; op2val:0xacc0;
op3val:0x2b8e; valaddr_reg:x5; val_offset:201*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 201*FLEN/8, x9, x1, x4)

inst_92:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x25c and fs2 == 1 and fe2 == 0x0b and fm2 == 0x0c0 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x38e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a5c; op2val:0xacc0;
op3val:0x2b8e; valaddr_reg:x5; val_offset:204*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 204*FLEN/8, x9, x1, x4)

inst_93:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x25c and fs2 == 1 and fe2 == 0x0b and fm2 == 0x0c0 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x38e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a5c; op2val:0xacc0;
op3val:0x2b8e; valaddr_reg:x5; val_offset:207*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 207*FLEN/8, x9, x1, x4)

inst_94:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x25c and fs2 == 1 and fe2 == 0x0b and fm2 == 0x0c0 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x38e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a5c; op2val:0xacc0;
op3val:0x2b8e; valaddr_reg:x5; val_offset:210*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 210*FLEN/8, x9, x1, x4)

inst_95:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x0a and fm3 == 0x047 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34f3; op2val:0xaeea;
op3val:0x2847; valaddr_reg:x5; val_offset:213*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 213*FLEN/8, x9, x1, x4)

inst_96:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x0a and fm3 == 0x047 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34f3; op2val:0xaeea;
op3val:0x2847; valaddr_reg:x5; val_offset:216*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 216*FLEN/8, x9, x1, x4)

inst_97:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x0a and fm3 == 0x047 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34f3; op2val:0xaeea;
op3val:0x2847; valaddr_reg:x5; val_offset:219*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 219*FLEN/8, x9, x1, x4)

inst_98:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x0a and fm3 == 0x047 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34f3; op2val:0xaeea;
op3val:0x2847; valaddr_reg:x5; val_offset:222*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 222*FLEN/8, x9, x1, x4)

inst_99:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x0a and fm3 == 0x047 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34f3; op2val:0xaeea;
op3val:0x2847; valaddr_reg:x5; val_offset:225*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 225*FLEN/8, x9, x1, x4)

inst_100:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2cc and fs2 == 1 and fe2 == 0x11 and fm2 == 0x299 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x19c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2ecc; op2val:0xc699;
op3val:0x399c; valaddr_reg:x5; val_offset:228*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 228*FLEN/8, x9, x1, x4)

inst_101:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2cc and fs2 == 1 and fe2 == 0x11 and fm2 == 0x299 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x19c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2ecc; op2val:0xc699;
op3val:0x399c; valaddr_reg:x5; val_offset:231*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 231*FLEN/8, x9, x1, x4)

inst_102:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2cc and fs2 == 1 and fe2 == 0x11 and fm2 == 0x299 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x19c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2ecc; op2val:0xc699;
op3val:0x399c; valaddr_reg:x5; val_offset:234*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 234*FLEN/8, x9, x1, x4)

inst_103:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2cc and fs2 == 1 and fe2 == 0x11 and fm2 == 0x299 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x19c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2ecc; op2val:0xc699;
op3val:0x399c; valaddr_reg:x5; val_offset:237*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 237*FLEN/8, x9, x1, x4)

inst_104:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2cc and fs2 == 1 and fe2 == 0x11 and fm2 == 0x299 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x19c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2ecc; op2val:0xc699;
op3val:0x399c; valaddr_reg:x5; val_offset:240*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 240*FLEN/8, x9, x1, x4)

inst_105:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x11c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x138 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ac and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x391c; op2val:0xbd38;
op3val:0x3aac; valaddr_reg:x5; val_offset:243*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 243*FLEN/8, x9, x1, x4)

inst_106:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x11c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x138 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ac and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x391c; op2val:0xbd38;
op3val:0x3aac; valaddr_reg:x5; val_offset:246*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 246*FLEN/8, x9, x1, x4)

inst_107:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x11c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x138 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ac and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x391c; op2val:0xbd38;
op3val:0x3aac; valaddr_reg:x5; val_offset:249*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 249*FLEN/8, x9, x1, x4)

inst_108:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x11c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x138 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ac and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x391c; op2val:0xbd38;
op3val:0x3aac; valaddr_reg:x5; val_offset:252*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 252*FLEN/8, x9, x1, x4)

inst_109:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x11c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x138 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ac and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x391c; op2val:0xbd38;
op3val:0x3aac; valaddr_reg:x5; val_offset:255*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 255*FLEN/8, x9, x1, x4)

inst_110:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2d5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x060 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x37a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ad5; op2val:0xbc60;
op3val:0x3b7a; valaddr_reg:x5; val_offset:258*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 258*FLEN/8, x9, x1, x4)

inst_111:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2d5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x060 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x37a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ad5; op2val:0xbc60;
op3val:0x3b7a; valaddr_reg:x5; val_offset:261*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 261*FLEN/8, x9, x1, x4)

inst_112:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2d5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x060 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x37a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ad5; op2val:0xbc60;
op3val:0x3b7a; valaddr_reg:x5; val_offset:264*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 264*FLEN/8, x9, x1, x4)

inst_113:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2d5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x060 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x37a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ad5; op2val:0xbc60;
op3val:0x3b7a; valaddr_reg:x5; val_offset:267*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 267*FLEN/8, x9, x1, x4)

inst_114:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2d5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x060 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x37a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ad5; op2val:0xbc60;
op3val:0x3b7a; valaddr_reg:x5; val_offset:270*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 270*FLEN/8, x9, x1, x4)

inst_115:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x196 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x08b and fs3 == 0 and fe3 == 0x0d and fm3 == 0x259 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3996; op2val:0xb88b;
op3val:0x3659; valaddr_reg:x5; val_offset:273*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 273*FLEN/8, x9, x1, x4)

inst_116:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x196 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x08b and fs3 == 0 and fe3 == 0x0d and fm3 == 0x259 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3996; op2val:0xb88b;
op3val:0x3659; valaddr_reg:x5; val_offset:276*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 276*FLEN/8, x9, x1, x4)

inst_117:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x196 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x08b and fs3 == 0 and fe3 == 0x0d and fm3 == 0x259 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3996; op2val:0xb88b;
op3val:0x3659; valaddr_reg:x5; val_offset:279*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 279*FLEN/8, x9, x1, x4)

inst_118:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x196 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x08b and fs3 == 0 and fe3 == 0x0d and fm3 == 0x259 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3996; op2val:0xb88b;
op3val:0x3659; valaddr_reg:x5; val_offset:282*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 282*FLEN/8, x9, x1, x4)

inst_119:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x196 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x08b and fs3 == 0 and fe3 == 0x0d and fm3 == 0x259 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3996; op2val:0xb88b;
op3val:0x3659; valaddr_reg:x5; val_offset:285*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 285*FLEN/8, x9, x1, x4)

inst_120:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3f9 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x12b and fs3 == 0 and fe3 == 0x0d and fm3 == 0x127 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bf9; op2val:0xb52b;
op3val:0x3527; valaddr_reg:x5; val_offset:288*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 288*FLEN/8, x9, x1, x4)

inst_121:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3f9 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x12b and fs3 == 0 and fe3 == 0x0d and fm3 == 0x127 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bf9; op2val:0xb52b;
op3val:0x3527; valaddr_reg:x5; val_offset:291*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 291*FLEN/8, x9, x1, x4)

inst_122:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3f9 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x12b and fs3 == 0 and fe3 == 0x0d and fm3 == 0x127 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bf9; op2val:0xb52b;
op3val:0x3527; valaddr_reg:x5; val_offset:294*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 294*FLEN/8, x9, x1, x4)

inst_123:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3f9 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x12b and fs3 == 0 and fe3 == 0x0d and fm3 == 0x127 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bf9; op2val:0xb52b;
op3val:0x3527; valaddr_reg:x5; val_offset:297*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 297*FLEN/8, x9, x1, x4)

inst_124:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3f9 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x12b and fs3 == 0 and fe3 == 0x0d and fm3 == 0x127 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bf9; op2val:0xb52b;
op3val:0x3527; valaddr_reg:x5; val_offset:300*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 300*FLEN/8, x9, x1, x4)

inst_125:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x14b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x02b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x185 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x394b; op2val:0xbc2b;
op3val:0x3985; valaddr_reg:x5; val_offset:303*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 303*FLEN/8, x9, x1, x4)

inst_126:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x14b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x02b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x185 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x394b; op2val:0xbc2b;
op3val:0x3985; valaddr_reg:x5; val_offset:306*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 306*FLEN/8, x9, x1, x4)

inst_127:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x14b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x02b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x185 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x394b; op2val:0xbc2b;
op3val:0x3985; valaddr_reg:x5; val_offset:309*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 309*FLEN/8, x9, x1, x4)

inst_128:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x14b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x02b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x185 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x394b; op2val:0xbc2b;
op3val:0x3985; valaddr_reg:x5; val_offset:312*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 312*FLEN/8, x9, x1, x4)

inst_129:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x14b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x02b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x185 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x394b; op2val:0xbc2b;
op3val:0x3985; valaddr_reg:x5; val_offset:315*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 315*FLEN/8, x9, x1, x4)

inst_130:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1ce and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x027 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31ce; op2val:0xc1b8;
op3val:0x3827; valaddr_reg:x5; val_offset:318*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 318*FLEN/8, x9, x1, x4)

inst_131:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1ce and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x027 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31ce; op2val:0xc1b8;
op3val:0x3827; valaddr_reg:x5; val_offset:321*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 321*FLEN/8, x9, x1, x4)

inst_132:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1ce and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x027 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31ce; op2val:0xc1b8;
op3val:0x3827; valaddr_reg:x5; val_offset:324*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 324*FLEN/8, x9, x1, x4)

inst_133:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1ce and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x027 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31ce; op2val:0xc1b8;
op3val:0x3827; valaddr_reg:x5; val_offset:327*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 327*FLEN/8, x9, x1, x4)

inst_134:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1ce and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x027 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31ce; op2val:0xc1b8;
op3val:0x3827; valaddr_reg:x5; val_offset:330*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 330*FLEN/8, x9, x1, x4)

inst_135:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x179 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x210 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x026 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3979; op2val:0xba10;
op3val:0x3826; valaddr_reg:x5; val_offset:333*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 333*FLEN/8, x9, x1, x4)

inst_136:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x179 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x210 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x026 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3979; op2val:0xba10;
op3val:0x3826; valaddr_reg:x5; val_offset:336*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 336*FLEN/8, x9, x1, x4)

inst_137:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x179 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x210 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x026 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3979; op2val:0xba10;
op3val:0x3826; valaddr_reg:x5; val_offset:339*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 339*FLEN/8, x9, x1, x4)

inst_138:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x179 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x210 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x026 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3979; op2val:0xba10;
op3val:0x3826; valaddr_reg:x5; val_offset:342*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 342*FLEN/8, x9, x1, x4)

inst_139:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x179 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x210 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x026 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3979; op2val:0xba10;
op3val:0x3826; valaddr_reg:x5; val_offset:345*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 345*FLEN/8, x9, x1, x4)

inst_140:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0b9 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x262 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x38b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34b9; op2val:0xc262;
op3val:0x3b8b; valaddr_reg:x5; val_offset:348*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 348*FLEN/8, x9, x1, x4)

inst_141:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0b9 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x262 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x38b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34b9; op2val:0xc262;
op3val:0x3b8b; valaddr_reg:x5; val_offset:351*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 351*FLEN/8, x9, x1, x4)

inst_142:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0b9 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x262 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x38b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34b9; op2val:0xc262;
op3val:0x3b8b; valaddr_reg:x5; val_offset:354*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 354*FLEN/8, x9, x1, x4)

inst_143:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0b9 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x262 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x38b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34b9; op2val:0xc262;
op3val:0x3b8b; valaddr_reg:x5; val_offset:357*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 357*FLEN/8, x9, x1, x4)

inst_144:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0b9 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x262 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x38b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34b9; op2val:0xc262;
op3val:0x3b8b; valaddr_reg:x5; val_offset:360*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 360*FLEN/8, x9, x1, x4)

inst_145:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x25f and fs2 == 1 and fe2 == 0x14 and fm2 == 0x0e7 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3d1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x265f; op2val:0xd0e7;
op3val:0x3bd1; valaddr_reg:x5; val_offset:363*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 363*FLEN/8, x9, x1, x4)

inst_146:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x25f and fs2 == 1 and fe2 == 0x14 and fm2 == 0x0e7 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3d1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x265f; op2val:0xd0e7;
op3val:0x3bd1; valaddr_reg:x5; val_offset:366*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 366*FLEN/8, x9, x1, x4)

inst_147:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x25f and fs2 == 1 and fe2 == 0x14 and fm2 == 0x0e7 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3d1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x265f; op2val:0xd0e7;
op3val:0x3bd1; valaddr_reg:x5; val_offset:369*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 369*FLEN/8, x9, x1, x4)

inst_148:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x25f and fs2 == 1 and fe2 == 0x14 and fm2 == 0x0e7 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3d1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x265f; op2val:0xd0e7;
op3val:0x3bd1; valaddr_reg:x5; val_offset:372*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 372*FLEN/8, x9, x1, x4)

inst_149:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x25f and fs2 == 1 and fe2 == 0x14 and fm2 == 0x0e7 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3d1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x265f; op2val:0xd0e7;
op3val:0x3bd1; valaddr_reg:x5; val_offset:375*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 375*FLEN/8, x9, x1, x4)

inst_150:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0f5 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0f6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3400; op2val:0xb8f5;
op3val:0x30f6; valaddr_reg:x5; val_offset:378*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 378*FLEN/8, x9, x1, x4)

inst_151:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0f5 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0f6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3400; op2val:0xb8f5;
op3val:0x30f6; valaddr_reg:x5; val_offset:381*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 381*FLEN/8, x9, x1, x4)

inst_152:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0f5 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0f6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3400; op2val:0xb8f5;
op3val:0x30f6; valaddr_reg:x5; val_offset:384*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 384*FLEN/8, x9, x1, x4)

inst_153:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0f5 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0f6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3400; op2val:0xb8f5;
op3val:0x30f6; valaddr_reg:x5; val_offset:387*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 387*FLEN/8, x9, x1, x4)

inst_154:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0f5 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0f6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3400; op2val:0xb8f5;
op3val:0x30f6; valaddr_reg:x5; val_offset:390*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 390*FLEN/8, x9, x1, x4)

inst_155:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3da and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x0c and fm3 == 0x2ca and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bda; op2val:0xb2ea;
op3val:0x32ca; valaddr_reg:x5; val_offset:393*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 393*FLEN/8, x9, x1, x4)

inst_156:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3da and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x0c and fm3 == 0x2ca and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bda; op2val:0xb2ea;
op3val:0x32ca; valaddr_reg:x5; val_offset:396*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 396*FLEN/8, x9, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_157:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3da and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x0c and fm3 == 0x2ca and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bda; op2val:0xb2ea;
op3val:0x32ca; valaddr_reg:x5; val_offset:399*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 399*FLEN/8, x9, x1, x4)

inst_158:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3da and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x0c and fm3 == 0x2ca and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bda; op2val:0xb2ea;
op3val:0x32ca; valaddr_reg:x5; val_offset:402*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 402*FLEN/8, x9, x1, x4)

inst_159:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3da and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x0c and fm3 == 0x2ca and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bda; op2val:0xb2ea;
op3val:0x32ca; valaddr_reg:x5; val_offset:405*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 405*FLEN/8, x9, x1, x4)

inst_160:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x112 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x151 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2be and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3912; op2val:0xb951;
op3val:0x36be; valaddr_reg:x5; val_offset:408*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 408*FLEN/8, x9, x1, x4)

inst_161:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x112 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x151 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2be and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3912; op2val:0xb951;
op3val:0x36be; valaddr_reg:x5; val_offset:411*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 411*FLEN/8, x9, x1, x4)

inst_162:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x112 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x151 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2be and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3912; op2val:0xb951;
op3val:0x36be; valaddr_reg:x5; val_offset:414*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 414*FLEN/8, x9, x1, x4)

inst_163:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x112 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x151 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2be and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3912; op2val:0xb951;
op3val:0x36be; valaddr_reg:x5; val_offset:417*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 417*FLEN/8, x9, x1, x4)

inst_164:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x112 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x151 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2be and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3912; op2val:0xb951;
op3val:0x36be; valaddr_reg:x5; val_offset:420*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 420*FLEN/8, x9, x1, x4)

inst_165:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3ed and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3b2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3a0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bed; op2val:0xbbb2;
op3val:0x3ba0; valaddr_reg:x5; val_offset:423*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 423*FLEN/8, x9, x1, x4)

inst_166:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3ed and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3b2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3a0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bed; op2val:0xbbb2;
op3val:0x3ba0; valaddr_reg:x5; val_offset:426*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 426*FLEN/8, x9, x1, x4)

inst_167:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3ed and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3b2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3a0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bed; op2val:0xbbb2;
op3val:0x3ba0; valaddr_reg:x5; val_offset:429*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 429*FLEN/8, x9, x1, x4)

inst_168:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3ed and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3b2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3a0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bed; op2val:0xbbb2;
op3val:0x3ba0; valaddr_reg:x5; val_offset:432*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 432*FLEN/8, x9, x1, x4)

inst_169:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3ed and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3b2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3a0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bed; op2val:0xbbb2;
op3val:0x3ba0; valaddr_reg:x5; val_offset:435*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 435*FLEN/8, x9, x1, x4)

inst_170:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x28d and fs2 == 1 and fe2 == 0x0a and fm2 == 0x301 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x1bc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a8d; op2val:0xab01;
op3val:0x29bc; valaddr_reg:x5; val_offset:438*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 438*FLEN/8, x9, x1, x4)

inst_171:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x28d and fs2 == 1 and fe2 == 0x0a and fm2 == 0x301 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x1bc and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a8d; op2val:0xab01;
op3val:0x29bc; valaddr_reg:x5; val_offset:441*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 441*FLEN/8, x9, x1, x4)

inst_172:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x28d and fs2 == 1 and fe2 == 0x0a and fm2 == 0x301 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x1bc and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a8d; op2val:0xab01;
op3val:0x29bc; valaddr_reg:x5; val_offset:444*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 444*FLEN/8, x9, x1, x4)

inst_173:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x28d and fs2 == 1 and fe2 == 0x0a and fm2 == 0x301 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x1bc and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a8d; op2val:0xab01;
op3val:0x29bc; valaddr_reg:x5; val_offset:447*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 447*FLEN/8, x9, x1, x4)

inst_174:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x28d and fs2 == 1 and fe2 == 0x0a and fm2 == 0x301 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x1bc and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a8d; op2val:0xab01;
op3val:0x29bc; valaddr_reg:x5; val_offset:450*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 450*FLEN/8, x9, x1, x4)

inst_175:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x26d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0dd and fs3 == 0 and fe3 == 0x0c and fm3 == 0x3d1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a6d; op2val:0xb4dd;
op3val:0x33d1; valaddr_reg:x5; val_offset:453*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 453*FLEN/8, x9, x1, x4)

inst_176:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x26d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0dd and fs3 == 0 and fe3 == 0x0c and fm3 == 0x3d1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a6d; op2val:0xb4dd;
op3val:0x33d1; valaddr_reg:x5; val_offset:456*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 456*FLEN/8, x9, x1, x4)

inst_177:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x26d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0dd and fs3 == 0 and fe3 == 0x0c and fm3 == 0x3d1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a6d; op2val:0xb4dd;
op3val:0x33d1; valaddr_reg:x5; val_offset:459*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 459*FLEN/8, x9, x1, x4)

inst_178:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x26d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0dd and fs3 == 0 and fe3 == 0x0c and fm3 == 0x3d1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a6d; op2val:0xb4dd;
op3val:0x33d1; valaddr_reg:x5; val_offset:462*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 462*FLEN/8, x9, x1, x4)

inst_179:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x26d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0dd and fs3 == 0 and fe3 == 0x0c and fm3 == 0x3d1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a6d; op2val:0xb4dd;
op3val:0x33d1; valaddr_reg:x5; val_offset:465*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 465*FLEN/8, x9, x1, x4)

inst_180:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x080 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x297 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x36b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2c80; op2val:0xba97;
op3val:0x2b6b; valaddr_reg:x5; val_offset:468*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 468*FLEN/8, x9, x1, x4)

inst_181:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x080 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x297 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x36b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2c80; op2val:0xba97;
op3val:0x2b6b; valaddr_reg:x5; val_offset:471*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 471*FLEN/8, x9, x1, x4)

inst_182:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x080 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x297 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x36b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2c80; op2val:0xba97;
op3val:0x2b6b; valaddr_reg:x5; val_offset:474*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 474*FLEN/8, x9, x1, x4)

inst_183:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x080 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x297 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x36b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2c80; op2val:0xba97;
op3val:0x2b6b; valaddr_reg:x5; val_offset:477*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 477*FLEN/8, x9, x1, x4)

inst_184:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x080 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x297 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x36b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2c80; op2val:0xba97;
op3val:0x2b6b; valaddr_reg:x5; val_offset:480*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 480*FLEN/8, x9, x1, x4)

inst_185:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x13e and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3df and fs3 == 0 and fe3 == 0x0e and fm3 == 0x129 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x393e; op2val:0xbbdf;
op3val:0x3929; valaddr_reg:x5; val_offset:483*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 483*FLEN/8, x9, x1, x4)

inst_186:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x13e and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3df and fs3 == 0 and fe3 == 0x0e and fm3 == 0x129 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x393e; op2val:0xbbdf;
op3val:0x3929; valaddr_reg:x5; val_offset:486*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 486*FLEN/8, x9, x1, x4)

inst_187:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x13e and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3df and fs3 == 0 and fe3 == 0x0e and fm3 == 0x129 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x393e; op2val:0xbbdf;
op3val:0x3929; valaddr_reg:x5; val_offset:489*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 489*FLEN/8, x9, x1, x4)

inst_188:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x13e and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3df and fs3 == 0 and fe3 == 0x0e and fm3 == 0x129 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x393e; op2val:0xbbdf;
op3val:0x3929; valaddr_reg:x5; val_offset:492*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 492*FLEN/8, x9, x1, x4)

inst_189:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x13e and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3df and fs3 == 0 and fe3 == 0x0e and fm3 == 0x129 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x393e; op2val:0xbbdf;
op3val:0x3929; valaddr_reg:x5; val_offset:495*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 495*FLEN/8, x9, x1, x4)

inst_190:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x39a and fs2 == 1 and fe2 == 0x0d and fm2 == 0x38d and fs3 == 0 and fe3 == 0x0c and fm3 == 0x32e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x379a; op2val:0xb78d;
op3val:0x332e; valaddr_reg:x5; val_offset:498*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 498*FLEN/8, x9, x1, x4)

inst_191:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x39a and fs2 == 1 and fe2 == 0x0d and fm2 == 0x38d and fs3 == 0 and fe3 == 0x0c and fm3 == 0x32e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x379a; op2val:0xb78d;
op3val:0x332e; valaddr_reg:x5; val_offset:501*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 501*FLEN/8, x9, x1, x4)

inst_192:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x39a and fs2 == 1 and fe2 == 0x0d and fm2 == 0x38d and fs3 == 0 and fe3 == 0x0c and fm3 == 0x32e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x379a; op2val:0xb78d;
op3val:0x332e; valaddr_reg:x5; val_offset:504*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 504*FLEN/8, x9, x1, x4)

inst_193:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x39a and fs2 == 1 and fe2 == 0x0d and fm2 == 0x38d and fs3 == 0 and fe3 == 0x0c and fm3 == 0x32e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x379a; op2val:0xb78d;
op3val:0x332e; valaddr_reg:x5; val_offset:507*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 507*FLEN/8, x9, x1, x4)

inst_194:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x39a and fs2 == 1 and fe2 == 0x0d and fm2 == 0x38d and fs3 == 0 and fe3 == 0x0c and fm3 == 0x32e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x379a; op2val:0xb78d;
op3val:0x332e; valaddr_reg:x5; val_offset:510*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 510*FLEN/8, x9, x1, x4)

inst_195:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x083 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x006 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b22; op2val:0xb483;
op3val:0x3406; valaddr_reg:x5; val_offset:513*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 513*FLEN/8, x9, x1, x4)

inst_196:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x083 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x006 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b22; op2val:0xb483;
op3val:0x3406; valaddr_reg:x5; val_offset:516*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 516*FLEN/8, x9, x1, x4)

inst_197:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x083 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x006 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b22; op2val:0xb483;
op3val:0x3406; valaddr_reg:x5; val_offset:519*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 519*FLEN/8, x9, x1, x4)

inst_198:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x083 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x006 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b22; op2val:0xb483;
op3val:0x3406; valaddr_reg:x5; val_offset:522*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 522*FLEN/8, x9, x1, x4)

inst_199:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x083 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x006 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b22; op2val:0xb483;
op3val:0x3406; valaddr_reg:x5; val_offset:525*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 525*FLEN/8, x9, x1, x4)

inst_200:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x27d and fs2 == 1 and fe2 == 0x0e and fm2 == 0x189 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x07d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x327d; op2val:0xb989;
op3val:0x307d; valaddr_reg:x5; val_offset:528*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 528*FLEN/8, x9, x1, x4)

inst_201:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x27d and fs2 == 1 and fe2 == 0x0e and fm2 == 0x189 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x07d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x327d; op2val:0xb989;
op3val:0x307d; valaddr_reg:x5; val_offset:531*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 531*FLEN/8, x9, x1, x4)

inst_202:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x27d and fs2 == 1 and fe2 == 0x0e and fm2 == 0x189 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x07d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x327d; op2val:0xb989;
op3val:0x307d; valaddr_reg:x5; val_offset:534*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 534*FLEN/8, x9, x1, x4)

inst_203:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x27d and fs2 == 1 and fe2 == 0x0e and fm2 == 0x189 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x07d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x327d; op2val:0xb989;
op3val:0x307d; valaddr_reg:x5; val_offset:537*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 537*FLEN/8, x9, x1, x4)

inst_204:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x27d and fs2 == 1 and fe2 == 0x0e and fm2 == 0x189 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x07d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x327d; op2val:0xb989;
op3val:0x307d; valaddr_reg:x5; val_offset:540*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 540*FLEN/8, x9, x1, x4)

inst_205:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3b4 and fs2 == 1 and fe2 == 0x0a and fm2 == 0x333 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x2f0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bb4; op2val:0xab33;
op3val:0x2af0; valaddr_reg:x5; val_offset:543*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 543*FLEN/8, x9, x1, x4)

inst_206:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3b4 and fs2 == 1 and fe2 == 0x0a and fm2 == 0x333 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x2f0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bb4; op2val:0xab33;
op3val:0x2af0; valaddr_reg:x5; val_offset:546*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 546*FLEN/8, x9, x1, x4)

inst_207:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3b4 and fs2 == 1 and fe2 == 0x0a and fm2 == 0x333 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x2f0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bb4; op2val:0xab33;
op3val:0x2af0; valaddr_reg:x5; val_offset:549*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 549*FLEN/8, x9, x1, x4)

inst_208:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3b4 and fs2 == 1 and fe2 == 0x0a and fm2 == 0x333 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x2f0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bb4; op2val:0xab33;
op3val:0x2af0; valaddr_reg:x5; val_offset:552*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 552*FLEN/8, x9, x1, x4)

inst_209:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3b4 and fs2 == 1 and fe2 == 0x0a and fm2 == 0x333 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x2f0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bb4; op2val:0xab33;
op3val:0x2af0; valaddr_reg:x5; val_offset:555*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 555*FLEN/8, x9, x1, x4)

inst_210:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x345 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1cd and fs3 == 0 and fe3 == 0x0e and fm3 == 0x146 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b45; op2val:0xb9cd;
op3val:0x3946; valaddr_reg:x5; val_offset:558*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 558*FLEN/8, x9, x1, x4)

inst_211:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x345 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1cd and fs3 == 0 and fe3 == 0x0e and fm3 == 0x146 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b45; op2val:0xb9cd;
op3val:0x3946; valaddr_reg:x5; val_offset:561*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 561*FLEN/8, x9, x1, x4)

inst_212:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x345 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1cd and fs3 == 0 and fe3 == 0x0e and fm3 == 0x146 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b45; op2val:0xb9cd;
op3val:0x3946; valaddr_reg:x5; val_offset:564*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 564*FLEN/8, x9, x1, x4)

inst_213:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x345 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1cd and fs3 == 0 and fe3 == 0x0e and fm3 == 0x146 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b45; op2val:0xb9cd;
op3val:0x3946; valaddr_reg:x5; val_offset:567*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 567*FLEN/8, x9, x1, x4)

inst_214:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x345 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1cd and fs3 == 0 and fe3 == 0x0e and fm3 == 0x146 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b45; op2val:0xb9cd;
op3val:0x3946; valaddr_reg:x5; val_offset:570*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 570*FLEN/8, x9, x1, x4)

inst_215:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x23a and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2bb and fs3 == 0 and fe3 == 0x0b and fm3 == 0x13e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x363a; op2val:0xb2bb;
op3val:0x2d3e; valaddr_reg:x5; val_offset:573*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 573*FLEN/8, x9, x1, x4)

inst_216:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x23a and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2bb and fs3 == 0 and fe3 == 0x0b and fm3 == 0x13e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x363a; op2val:0xb2bb;
op3val:0x2d3e; valaddr_reg:x5; val_offset:576*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 576*FLEN/8, x9, x1, x4)

inst_217:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x23a and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2bb and fs3 == 0 and fe3 == 0x0b and fm3 == 0x13e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x363a; op2val:0xb2bb;
op3val:0x2d3e; valaddr_reg:x5; val_offset:579*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 579*FLEN/8, x9, x1, x4)

inst_218:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x23a and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2bb and fs3 == 0 and fe3 == 0x0b and fm3 == 0x13e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x363a; op2val:0xb2bb;
op3val:0x2d3e; valaddr_reg:x5; val_offset:582*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 582*FLEN/8, x9, x1, x4)

inst_219:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x23a and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2bb and fs3 == 0 and fe3 == 0x0b and fm3 == 0x13e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x363a; op2val:0xb2bb;
op3val:0x2d3e; valaddr_reg:x5; val_offset:585*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 585*FLEN/8, x9, x1, x4)

inst_220:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x147 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x359 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x0da and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3947; op2val:0xaf59;
op3val:0x2cda; valaddr_reg:x5; val_offset:588*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 588*FLEN/8, x9, x1, x4)

inst_221:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x147 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x359 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x0da and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3947; op2val:0xaf59;
op3val:0x2cda; valaddr_reg:x5; val_offset:591*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 591*FLEN/8, x9, x1, x4)

inst_222:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x147 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x359 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x0da and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3947; op2val:0xaf59;
op3val:0x2cda; valaddr_reg:x5; val_offset:594*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 594*FLEN/8, x9, x1, x4)

inst_223:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x147 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x359 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x0da and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3947; op2val:0xaf59;
op3val:0x2cda; valaddr_reg:x5; val_offset:597*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 597*FLEN/8, x9, x1, x4)

inst_224:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x147 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x359 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x0da and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3947; op2val:0xaf59;
op3val:0x2cda; valaddr_reg:x5; val_offset:600*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 600*FLEN/8, x9, x1, x4)

inst_225:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x347 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x20b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x180 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3747; op2val:0xbe0b;
op3val:0x3980; valaddr_reg:x5; val_offset:603*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 603*FLEN/8, x9, x1, x4)

inst_226:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x347 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x20b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x180 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3747; op2val:0xbe0b;
op3val:0x3980; valaddr_reg:x5; val_offset:606*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 606*FLEN/8, x9, x1, x4)

inst_227:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x347 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x20b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x180 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3747; op2val:0xbe0b;
op3val:0x3980; valaddr_reg:x5; val_offset:609*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 609*FLEN/8, x9, x1, x4)

inst_228:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x347 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x20b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x180 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3747; op2val:0xbe0b;
op3val:0x3980; valaddr_reg:x5; val_offset:612*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 612*FLEN/8, x9, x1, x4)

inst_229:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x347 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x20b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x180 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3747; op2val:0xbe0b;
op3val:0x3980; valaddr_reg:x5; val_offset:615*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 615*FLEN/8, x9, x1, x4)

inst_230:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x177 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0d0 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x294 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3977; op2val:0xbcd0;
op3val:0x3a94; valaddr_reg:x5; val_offset:618*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 618*FLEN/8, x9, x1, x4)

inst_231:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x177 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0d0 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x294 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3977; op2val:0xbcd0;
op3val:0x3a94; valaddr_reg:x5; val_offset:621*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 621*FLEN/8, x9, x1, x4)

inst_232:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x177 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0d0 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x294 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3977; op2val:0xbcd0;
op3val:0x3a94; valaddr_reg:x5; val_offset:624*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 624*FLEN/8, x9, x1, x4)

inst_233:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x177 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0d0 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x294 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3977; op2val:0xbcd0;
op3val:0x3a94; valaddr_reg:x5; val_offset:627*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 627*FLEN/8, x9, x1, x4)

inst_234:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x177 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0d0 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x294 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3977; op2val:0xbcd0;
op3val:0x3a94; valaddr_reg:x5; val_offset:630*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 630*FLEN/8, x9, x1, x4)

inst_235:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x35f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x362 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2cf and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b5f; op2val:0xbb62;
op3val:0x3acf; valaddr_reg:x5; val_offset:633*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 633*FLEN/8, x9, x1, x4)

inst_236:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x35f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x362 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2cf and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b5f; op2val:0xbb62;
op3val:0x3acf; valaddr_reg:x5; val_offset:636*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 636*FLEN/8, x9, x1, x4)

inst_237:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x35f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x362 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2cf and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b5f; op2val:0xbb62;
op3val:0x3acf; valaddr_reg:x5; val_offset:639*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 639*FLEN/8, x9, x1, x4)

inst_238:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x35f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x362 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2cf and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b5f; op2val:0xbb62;
op3val:0x3acf; valaddr_reg:x5; val_offset:642*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 642*FLEN/8, x9, x1, x4)

inst_239:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x35f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x362 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2cf and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b5f; op2val:0xbb62;
op3val:0x3acf; valaddr_reg:x5; val_offset:645*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 645*FLEN/8, x9, x1, x4)

inst_240:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f9 and fs2 == 1 and fe2 == 0x08 and fm2 == 0x163 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x2d3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34f9; op2val:0xa163;
op3val:0x1ad3; valaddr_reg:x5; val_offset:648*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 648*FLEN/8, x9, x1, x4)

inst_241:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f9 and fs2 == 1 and fe2 == 0x08 and fm2 == 0x163 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x2d3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34f9; op2val:0xa163;
op3val:0x1ad3; valaddr_reg:x5; val_offset:651*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 651*FLEN/8, x9, x1, x4)

inst_242:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f9 and fs2 == 1 and fe2 == 0x08 and fm2 == 0x163 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x2d3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34f9; op2val:0xa163;
op3val:0x1ad3; valaddr_reg:x5; val_offset:654*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 654*FLEN/8, x9, x1, x4)

inst_243:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f9 and fs2 == 1 and fe2 == 0x08 and fm2 == 0x163 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x2d3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34f9; op2val:0xa163;
op3val:0x1ad3; valaddr_reg:x5; val_offset:657*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 657*FLEN/8, x9, x1, x4)

inst_244:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f9 and fs2 == 1 and fe2 == 0x08 and fm2 == 0x163 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x2d3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34f9; op2val:0xa163;
op3val:0x1ad3; valaddr_reg:x5; val_offset:660*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 660*FLEN/8, x9, x1, x4)

inst_245:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x089 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x39c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ab5; op2val:0xbc89;
op3val:0x3b9c; valaddr_reg:x5; val_offset:663*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 663*FLEN/8, x9, x1, x4)

inst_246:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x089 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x39c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ab5; op2val:0xbc89;
op3val:0x3b9c; valaddr_reg:x5; val_offset:666*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 666*FLEN/8, x9, x1, x4)

inst_247:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x089 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x39c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ab5; op2val:0xbc89;
op3val:0x3b9c; valaddr_reg:x5; val_offset:669*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 669*FLEN/8, x9, x1, x4)

inst_248:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x089 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x39c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ab5; op2val:0xbc89;
op3val:0x3b9c; valaddr_reg:x5; val_offset:672*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 672*FLEN/8, x9, x1, x4)

inst_249:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x089 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x39c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ab5; op2val:0xbc89;
op3val:0x3b9c; valaddr_reg:x5; val_offset:675*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 675*FLEN/8, x9, x1, x4)

inst_250:
// fs1 == 0 and fe1 == 0x08 and fm1 == 0x2d7 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x05d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x376 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x22d7; op2val:0xd05d;
op3val:0x3776; valaddr_reg:x5; val_offset:678*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 678*FLEN/8, x9, x1, x4)

inst_251:
// fs1 == 0 and fe1 == 0x08 and fm1 == 0x2d7 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x05d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x376 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x22d7; op2val:0xd05d;
op3val:0x3776; valaddr_reg:x5; val_offset:681*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 681*FLEN/8, x9, x1, x4)

inst_252:
// fs1 == 0 and fe1 == 0x08 and fm1 == 0x2d7 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x05d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x376 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x22d7; op2val:0xd05d;
op3val:0x3776; valaddr_reg:x5; val_offset:684*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 684*FLEN/8, x9, x1, x4)

inst_253:
// fs1 == 0 and fe1 == 0x08 and fm1 == 0x2d7 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x05d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x376 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x22d7; op2val:0xd05d;
op3val:0x3776; valaddr_reg:x5; val_offset:687*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 687*FLEN/8, x9, x1, x4)

inst_254:
// fs1 == 0 and fe1 == 0x08 and fm1 == 0x2d7 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x05d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x376 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x22d7; op2val:0xd05d;
op3val:0x3776; valaddr_reg:x5; val_offset:690*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 690*FLEN/8, x9, x1, x4)

inst_255:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0c0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x122 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x219 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38c0; op2val:0xbd22;
op3val:0x3a19; valaddr_reg:x5; val_offset:693*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 693*FLEN/8, x9, x1, x4)

inst_256:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0c0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x122 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x219 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38c0; op2val:0xbd22;
op3val:0x3a19; valaddr_reg:x5; val_offset:696*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 696*FLEN/8, x9, x1, x4)

inst_257:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0c0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x122 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x219 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38c0; op2val:0xbd22;
op3val:0x3a19; valaddr_reg:x5; val_offset:699*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 699*FLEN/8, x9, x1, x4)

inst_258:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0c0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x122 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x219 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38c0; op2val:0xbd22;
op3val:0x3a19; valaddr_reg:x5; val_offset:702*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 702*FLEN/8, x9, x1, x4)

inst_259:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0c0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x122 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x219 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38c0; op2val:0xbd22;
op3val:0x3a19; valaddr_reg:x5; val_offset:705*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 705*FLEN/8, x9, x1, x4)

inst_260:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x27f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2d8 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x18f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x367f; op2val:0xb6d8;
op3val:0x318f; valaddr_reg:x5; val_offset:708*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 708*FLEN/8, x9, x1, x4)

inst_261:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x27f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2d8 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x18f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x367f; op2val:0xb6d8;
op3val:0x318f; valaddr_reg:x5; val_offset:711*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 711*FLEN/8, x9, x1, x4)

inst_262:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x27f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2d8 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x18f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x367f; op2val:0xb6d8;
op3val:0x318f; valaddr_reg:x5; val_offset:714*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 714*FLEN/8, x9, x1, x4)

inst_263:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x27f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2d8 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x18f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x367f; op2val:0xb6d8;
op3val:0x318f; valaddr_reg:x5; val_offset:717*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 717*FLEN/8, x9, x1, x4)

inst_264:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x27f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2d8 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x18f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x367f; op2val:0xb6d8;
op3val:0x318f; valaddr_reg:x5; val_offset:720*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 720*FLEN/8, x9, x1, x4)

inst_265:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x05a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0a0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x385a; op2val:0xbc3f;
op3val:0x38a0; valaddr_reg:x5; val_offset:723*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 723*FLEN/8, x9, x1, x4)

inst_266:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x05a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0a0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x385a; op2val:0xbc3f;
op3val:0x38a0; valaddr_reg:x5; val_offset:726*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 726*FLEN/8, x9, x1, x4)

inst_267:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x05a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0a0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x385a; op2val:0xbc3f;
op3val:0x38a0; valaddr_reg:x5; val_offset:729*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 729*FLEN/8, x9, x1, x4)

inst_268:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x05a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0a0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x385a; op2val:0xbc3f;
op3val:0x38a0; valaddr_reg:x5; val_offset:732*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 732*FLEN/8, x9, x1, x4)

inst_269:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x05a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0a0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x385a; op2val:0xbc3f;
op3val:0x38a0; valaddr_reg:x5; val_offset:735*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 735*FLEN/8, x9, x1, x4)

inst_270:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x38d and fs2 == 1 and fe2 == 0x0b and fm2 == 0x1b0 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x160 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b8d; op2val:0xadb0;
op3val:0x2d60; valaddr_reg:x5; val_offset:738*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 738*FLEN/8, x9, x1, x4)

inst_271:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x38d and fs2 == 1 and fe2 == 0x0b and fm2 == 0x1b0 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x160 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b8d; op2val:0xadb0;
op3val:0x2d60; valaddr_reg:x5; val_offset:741*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 741*FLEN/8, x9, x1, x4)

inst_272:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x38d and fs2 == 1 and fe2 == 0x0b and fm2 == 0x1b0 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x160 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b8d; op2val:0xadb0;
op3val:0x2d60; valaddr_reg:x5; val_offset:744*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 744*FLEN/8, x9, x1, x4)

inst_273:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x38d and fs2 == 1 and fe2 == 0x0b and fm2 == 0x1b0 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x160 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b8d; op2val:0xadb0;
op3val:0x2d60; valaddr_reg:x5; val_offset:747*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 747*FLEN/8, x9, x1, x4)

inst_274:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x38d and fs2 == 1 and fe2 == 0x0b and fm2 == 0x1b0 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x160 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b8d; op2val:0xadb0;
op3val:0x2d60; valaddr_reg:x5; val_offset:750*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 750*FLEN/8, x9, x1, x4)

inst_275:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3bc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x030 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x00d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bbc; op2val:0xb830;
op3val:0x380d; valaddr_reg:x5; val_offset:753*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 753*FLEN/8, x9, x1, x4)

inst_276:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3bc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x030 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x00d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bbc; op2val:0xb830;
op3val:0x380d; valaddr_reg:x5; val_offset:756*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 756*FLEN/8, x9, x1, x4)

inst_277:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3bc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x030 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x00d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bbc; op2val:0xb830;
op3val:0x380d; valaddr_reg:x5; val_offset:759*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 759*FLEN/8, x9, x1, x4)

inst_278:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3bc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x030 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x00d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bbc; op2val:0xb830;
op3val:0x380d; valaddr_reg:x5; val_offset:762*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 762*FLEN/8, x9, x1, x4)

inst_279:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3bc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x030 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x00d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bbc; op2val:0xb830;
op3val:0x380d; valaddr_reg:x5; val_offset:765*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 765*FLEN/8, x9, x1, x4)

inst_280:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x12c and fs2 == 1 and fe2 == 0x11 and fm2 == 0x161 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2f4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x312c; op2val:0xc561;
op3val:0x3af4; valaddr_reg:x5; val_offset:768*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 768*FLEN/8, x9, x1, x4)

inst_281:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x12c and fs2 == 1 and fe2 == 0x11 and fm2 == 0x161 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2f4 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x312c; op2val:0xc561;
op3val:0x3af4; valaddr_reg:x5; val_offset:771*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 771*FLEN/8, x9, x1, x4)

inst_282:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x12c and fs2 == 1 and fe2 == 0x11 and fm2 == 0x161 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2f4 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x312c; op2val:0xc561;
op3val:0x3af4; valaddr_reg:x5; val_offset:774*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 774*FLEN/8, x9, x1, x4)

inst_283:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x12c and fs2 == 1 and fe2 == 0x11 and fm2 == 0x161 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2f4 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x312c; op2val:0xc561;
op3val:0x3af4; valaddr_reg:x5; val_offset:777*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 777*FLEN/8, x9, x1, x4)

inst_284:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x12c and fs2 == 1 and fe2 == 0x11 and fm2 == 0x161 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2f4 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x312c; op2val:0xc561;
op3val:0x3af4; valaddr_reg:x5; val_offset:780*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 780*FLEN/8, x9, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_285:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x04b and fs2 == 1 and fe2 == 0x0c and fm2 == 0x1fc and fs3 == 0 and fe3 == 0x0a and fm3 == 0x26e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x344b; op2val:0xb1fc;
op3val:0x2a6e; valaddr_reg:x5; val_offset:783*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 783*FLEN/8, x9, x1, x4)

inst_286:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x04b and fs2 == 1 and fe2 == 0x0c and fm2 == 0x1fc and fs3 == 0 and fe3 == 0x0a and fm3 == 0x26e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x344b; op2val:0xb1fc;
op3val:0x2a6e; valaddr_reg:x5; val_offset:786*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 786*FLEN/8, x9, x1, x4)

inst_287:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x04b and fs2 == 1 and fe2 == 0x0c and fm2 == 0x1fc and fs3 == 0 and fe3 == 0x0a and fm3 == 0x26e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x344b; op2val:0xb1fc;
op3val:0x2a6e; valaddr_reg:x5; val_offset:789*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 789*FLEN/8, x9, x1, x4)

inst_288:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x04b and fs2 == 1 and fe2 == 0x0c and fm2 == 0x1fc and fs3 == 0 and fe3 == 0x0a and fm3 == 0x26e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x344b; op2val:0xb1fc;
op3val:0x2a6e; valaddr_reg:x5; val_offset:792*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 792*FLEN/8, x9, x1, x4)

inst_289:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x04b and fs2 == 1 and fe2 == 0x0c and fm2 == 0x1fc and fs3 == 0 and fe3 == 0x0a and fm3 == 0x26e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x344b; op2val:0xb1fc;
op3val:0x2a6e; valaddr_reg:x5; val_offset:795*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 795*FLEN/8, x9, x1, x4)

inst_290:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1ea and fs2 == 1 and fe2 == 0x0e and fm2 == 0x096 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x2c9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35ea; op2val:0xb896;
op3val:0x32c9; valaddr_reg:x5; val_offset:798*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 798*FLEN/8, x9, x1, x4)

inst_291:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1ea and fs2 == 1 and fe2 == 0x0e and fm2 == 0x096 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x2c9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35ea; op2val:0xb896;
op3val:0x32c9; valaddr_reg:x5; val_offset:801*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 801*FLEN/8, x9, x1, x4)

inst_292:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1ea and fs2 == 1 and fe2 == 0x0e and fm2 == 0x096 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x2c9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35ea; op2val:0xb896;
op3val:0x32c9; valaddr_reg:x5; val_offset:804*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 804*FLEN/8, x9, x1, x4)

inst_293:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1ea and fs2 == 1 and fe2 == 0x0e and fm2 == 0x096 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x2c9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35ea; op2val:0xb896;
op3val:0x32c9; valaddr_reg:x5; val_offset:807*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 807*FLEN/8, x9, x1, x4)

inst_294:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1ea and fs2 == 1 and fe2 == 0x0e and fm2 == 0x096 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x2c9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35ea; op2val:0xb896;
op3val:0x32c9; valaddr_reg:x5; val_offset:810*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 810*FLEN/8, x9, x1, x4)

inst_295:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x325 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x110 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x086 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b25; op2val:0xb910;
op3val:0x3886; valaddr_reg:x5; val_offset:813*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 813*FLEN/8, x9, x1, x4)

inst_296:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x325 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x110 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x086 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b25; op2val:0xb910;
op3val:0x3886; valaddr_reg:x5; val_offset:816*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 816*FLEN/8, x9, x1, x4)

inst_297:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x325 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x110 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x086 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b25; op2val:0xb910;
op3val:0x3886; valaddr_reg:x5; val_offset:819*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 819*FLEN/8, x9, x1, x4)

inst_298:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x325 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x110 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x086 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b25; op2val:0xb910;
op3val:0x3886; valaddr_reg:x5; val_offset:822*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 822*FLEN/8, x9, x1, x4)

inst_299:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x325 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x110 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x086 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b25; op2val:0xb910;
op3val:0x3886; valaddr_reg:x5; val_offset:825*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 825*FLEN/8, x9, x1, x4)

inst_300:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ce and fs2 == 1 and fe2 == 0x0c and fm2 == 0x1d6 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0f8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ace; op2val:0xb1d6;
op3val:0x30f8; valaddr_reg:x5; val_offset:828*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 828*FLEN/8, x9, x1, x4)

inst_301:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ce and fs2 == 1 and fe2 == 0x0c and fm2 == 0x1d6 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0f8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ace; op2val:0xb1d6;
op3val:0x30f8; valaddr_reg:x5; val_offset:831*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 831*FLEN/8, x9, x1, x4)

inst_302:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ce and fs2 == 1 and fe2 == 0x0c and fm2 == 0x1d6 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0f8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ace; op2val:0xb1d6;
op3val:0x30f8; valaddr_reg:x5; val_offset:834*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 834*FLEN/8, x9, x1, x4)

inst_303:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ce and fs2 == 1 and fe2 == 0x0c and fm2 == 0x1d6 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0f8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ace; op2val:0xb1d6;
op3val:0x30f8; valaddr_reg:x5; val_offset:837*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 837*FLEN/8, x9, x1, x4)

inst_304:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ce and fs2 == 1 and fe2 == 0x0c and fm2 == 0x1d6 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0f8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ace; op2val:0xb1d6;
op3val:0x30f8; valaddr_reg:x5; val_offset:840*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 840*FLEN/8, x9, x1, x4)

inst_305:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x234 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x05f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a4; op2val:0xba34;
op3val:0x385f; valaddr_reg:x5; val_offset:843*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 843*FLEN/8, x9, x1, x4)

inst_306:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x234 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x05f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a4; op2val:0xba34;
op3val:0x385f; valaddr_reg:x5; val_offset:846*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 846*FLEN/8, x9, x1, x4)

inst_307:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x234 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x05f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a4; op2val:0xba34;
op3val:0x385f; valaddr_reg:x5; val_offset:849*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 849*FLEN/8, x9, x1, x4)

inst_308:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x234 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x05f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a4; op2val:0xba34;
op3val:0x385f; valaddr_reg:x5; val_offset:852*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 852*FLEN/8, x9, x1, x4)

inst_309:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x234 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x05f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a4; op2val:0xba34;
op3val:0x385f; valaddr_reg:x5; val_offset:855*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 855*FLEN/8, x9, x1, x4)

inst_310:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x23b and fs2 == 1 and fe2 == 0x16 and fm2 == 0x211 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0ba and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x123b; op2val:0xda11;
op3val:0x30ba; valaddr_reg:x5; val_offset:858*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 858*FLEN/8, x9, x1, x4)

inst_311:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x23b and fs2 == 1 and fe2 == 0x16 and fm2 == 0x211 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0ba and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x123b; op2val:0xda11;
op3val:0x30ba; valaddr_reg:x5; val_offset:861*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 861*FLEN/8, x9, x1, x4)

inst_312:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x23b and fs2 == 1 and fe2 == 0x16 and fm2 == 0x211 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0ba and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x123b; op2val:0xda11;
op3val:0x30ba; valaddr_reg:x5; val_offset:864*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 864*FLEN/8, x9, x1, x4)

inst_313:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x23b and fs2 == 1 and fe2 == 0x16 and fm2 == 0x211 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0ba and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x123b; op2val:0xda11;
op3val:0x30ba; valaddr_reg:x5; val_offset:867*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 867*FLEN/8, x9, x1, x4)

inst_314:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x23b and fs2 == 1 and fe2 == 0x16 and fm2 == 0x211 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0ba and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x123b; op2val:0xda11;
op3val:0x30ba; valaddr_reg:x5; val_offset:870*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 870*FLEN/8, x9, x1, x4)

inst_315:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x228 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1ad and fs3 == 0 and fe3 == 0x0e and fm3 == 0x05f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2628; op2val:0xcdad;
op3val:0x385f; valaddr_reg:x5; val_offset:873*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 873*FLEN/8, x9, x1, x4)

inst_316:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x228 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1ad and fs3 == 0 and fe3 == 0x0e and fm3 == 0x05f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2628; op2val:0xcdad;
op3val:0x385f; valaddr_reg:x5; val_offset:876*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 876*FLEN/8, x9, x1, x4)

inst_317:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x228 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1ad and fs3 == 0 and fe3 == 0x0e and fm3 == 0x05f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2628; op2val:0xcdad;
op3val:0x385f; valaddr_reg:x5; val_offset:879*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 879*FLEN/8, x9, x1, x4)

inst_318:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x228 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1ad and fs3 == 0 and fe3 == 0x0e and fm3 == 0x05f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2628; op2val:0xcdad;
op3val:0x385f; valaddr_reg:x5; val_offset:882*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 882*FLEN/8, x9, x1, x4)

inst_319:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x228 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1ad and fs3 == 0 and fe3 == 0x0e and fm3 == 0x05f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2628; op2val:0xcdad;
op3val:0x385f; valaddr_reg:x5; val_offset:885*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 885*FLEN/8, x9, x1, x4)

inst_320:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x018 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x03a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x054 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3818; op2val:0xb83a;
op3val:0x3454; valaddr_reg:x5; val_offset:888*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 888*FLEN/8, x9, x1, x4)

inst_321:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x018 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x03a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x054 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3818; op2val:0xb83a;
op3val:0x3454; valaddr_reg:x5; val_offset:891*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 891*FLEN/8, x9, x1, x4)

inst_322:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x018 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x03a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x054 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3818; op2val:0xb83a;
op3val:0x3454; valaddr_reg:x5; val_offset:894*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 894*FLEN/8, x9, x1, x4)

inst_323:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x018 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x03a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x054 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3818; op2val:0xb83a;
op3val:0x3454; valaddr_reg:x5; val_offset:897*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 897*FLEN/8, x9, x1, x4)

inst_324:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x018 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x03a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x054 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3818; op2val:0xb83a;
op3val:0x3454; valaddr_reg:x5; val_offset:900*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 900*FLEN/8, x9, x1, x4)

inst_325:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x02a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x171 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1ac and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x382a; op2val:0xbd71;
op3val:0x39ac; valaddr_reg:x5; val_offset:903*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 903*FLEN/8, x9, x1, x4)

inst_326:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x02a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x171 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1ac and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x382a; op2val:0xbd71;
op3val:0x39ac; valaddr_reg:x5; val_offset:906*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 906*FLEN/8, x9, x1, x4)

inst_327:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x02a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x171 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1ac and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x382a; op2val:0xbd71;
op3val:0x39ac; valaddr_reg:x5; val_offset:909*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 909*FLEN/8, x9, x1, x4)

inst_328:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x02a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x171 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1ac and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x382a; op2val:0xbd71;
op3val:0x39ac; valaddr_reg:x5; val_offset:912*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 912*FLEN/8, x9, x1, x4)

inst_329:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x02a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x171 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1ac and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x382a; op2val:0xbd71;
op3val:0x39ac; valaddr_reg:x5; val_offset:915*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 915*FLEN/8, x9, x1, x4)

inst_330:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0c5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1b9 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2d3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38c5; op2val:0xbdb9;
op3val:0x3ad3; valaddr_reg:x5; val_offset:918*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 918*FLEN/8, x9, x1, x4)

inst_331:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0c5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1b9 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2d3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38c5; op2val:0xbdb9;
op3val:0x3ad3; valaddr_reg:x5; val_offset:921*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 921*FLEN/8, x9, x1, x4)

inst_332:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0c5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1b9 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2d3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38c5; op2val:0xbdb9;
op3val:0x3ad3; valaddr_reg:x5; val_offset:924*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 924*FLEN/8, x9, x1, x4)

inst_333:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0c5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1b9 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2d3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38c5; op2val:0xbdb9;
op3val:0x3ad3; valaddr_reg:x5; val_offset:927*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 927*FLEN/8, x9, x1, x4)

inst_334:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0c5 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1b9 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2d3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38c5; op2val:0xbdb9;
op3val:0x3ad3; valaddr_reg:x5; val_offset:930*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 930*FLEN/8, x9, x1, x4)

inst_335:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0fb and fs2 == 1 and fe2 == 0x09 and fm2 == 0x0c5 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x1f9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38fb; op2val:0xa4c5;
op3val:0x21f9; valaddr_reg:x5; val_offset:933*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 933*FLEN/8, x9, x1, x4)

inst_336:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0fb and fs2 == 1 and fe2 == 0x09 and fm2 == 0x0c5 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x1f9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38fb; op2val:0xa4c5;
op3val:0x21f9; valaddr_reg:x5; val_offset:936*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 936*FLEN/8, x9, x1, x4)

inst_337:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0fb and fs2 == 1 and fe2 == 0x09 and fm2 == 0x0c5 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x1f9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38fb; op2val:0xa4c5;
op3val:0x21f9; valaddr_reg:x5; val_offset:939*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 939*FLEN/8, x9, x1, x4)

inst_338:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0fb and fs2 == 1 and fe2 == 0x09 and fm2 == 0x0c5 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x1f9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38fb; op2val:0xa4c5;
op3val:0x21f9; valaddr_reg:x5; val_offset:942*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 942*FLEN/8, x9, x1, x4)

inst_339:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0fb and fs2 == 1 and fe2 == 0x09 and fm2 == 0x0c5 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x1f9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38fb; op2val:0xa4c5;
op3val:0x21f9; valaddr_reg:x5; val_offset:945*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 945*FLEN/8, x9, x1, x4)

inst_340:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x126 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0a2 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1f8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2926; op2val:0xc8a2;
op3val:0x35f8; valaddr_reg:x5; val_offset:948*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 948*FLEN/8, x9, x1, x4)

inst_341:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x126 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0a2 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1f8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2926; op2val:0xc8a2;
op3val:0x35f8; valaddr_reg:x5; val_offset:951*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 951*FLEN/8, x9, x1, x4)

inst_342:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x126 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0a2 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1f8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2926; op2val:0xc8a2;
op3val:0x35f8; valaddr_reg:x5; val_offset:954*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 954*FLEN/8, x9, x1, x4)

inst_343:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x126 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0a2 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1f8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2926; op2val:0xc8a2;
op3val:0x35f8; valaddr_reg:x5; val_offset:957*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 957*FLEN/8, x9, x1, x4)

inst_344:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x126 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0a2 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1f8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2926; op2val:0xc8a2;
op3val:0x35f8; valaddr_reg:x5; val_offset:960*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 960*FLEN/8, x9, x1, x4)

inst_345:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x001 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x148 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x14a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3801; op2val:0xbd48;
op3val:0x394a; valaddr_reg:x5; val_offset:963*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 963*FLEN/8, x9, x1, x4)

inst_346:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x001 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x148 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x14a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3801; op2val:0xbd48;
op3val:0x394a; valaddr_reg:x5; val_offset:966*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 966*FLEN/8, x9, x1, x4)

inst_347:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x001 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x148 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x14a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3801; op2val:0xbd48;
op3val:0x394a; valaddr_reg:x5; val_offset:969*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 969*FLEN/8, x9, x1, x4)

inst_348:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x001 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x148 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x14a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3801; op2val:0xbd48;
op3val:0x394a; valaddr_reg:x5; val_offset:972*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 972*FLEN/8, x9, x1, x4)

inst_349:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x001 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x148 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x14a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3801; op2val:0xbd48;
op3val:0x394a; valaddr_reg:x5; val_offset:975*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 975*FLEN/8, x9, x1, x4)

inst_350:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x349 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x264 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1d2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b49; op2val:0xba64;
op3val:0x39d2; valaddr_reg:x5; val_offset:978*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 978*FLEN/8, x9, x1, x4)

inst_351:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x349 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x264 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1d2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b49; op2val:0xba64;
op3val:0x39d2; valaddr_reg:x5; val_offset:981*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 981*FLEN/8, x9, x1, x4)

inst_352:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x349 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x264 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1d2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b49; op2val:0xba64;
op3val:0x39d2; valaddr_reg:x5; val_offset:984*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 984*FLEN/8, x9, x1, x4)

inst_353:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x349 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x264 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1d2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b49; op2val:0xba64;
op3val:0x39d2; valaddr_reg:x5; val_offset:987*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 987*FLEN/8, x9, x1, x4)

inst_354:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x349 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x264 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1d2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b49; op2val:0xba64;
op3val:0x39d2; valaddr_reg:x5; val_offset:990*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 990*FLEN/8, x9, x1, x4)

inst_355:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2fa and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0dd and fs3 == 0 and fe3 == 0x0c and fm3 == 0x03e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32fa; op2val:0xb8dd;
op3val:0x303e; valaddr_reg:x5; val_offset:993*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 993*FLEN/8, x9, x1, x4)

inst_356:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2fa and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0dd and fs3 == 0 and fe3 == 0x0c and fm3 == 0x03e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32fa; op2val:0xb8dd;
op3val:0x303e; valaddr_reg:x5; val_offset:996*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 996*FLEN/8, x9, x1, x4)

inst_357:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2fa and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0dd and fs3 == 0 and fe3 == 0x0c and fm3 == 0x03e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32fa; op2val:0xb8dd;
op3val:0x303e; valaddr_reg:x5; val_offset:999*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 999*FLEN/8, x9, x1, x4)

inst_358:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2fa and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0dd and fs3 == 0 and fe3 == 0x0c and fm3 == 0x03e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32fa; op2val:0xb8dd;
op3val:0x303e; valaddr_reg:x5; val_offset:1002*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1002*FLEN/8, x9, x1, x4)

inst_359:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2fa and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0dd and fs3 == 0 and fe3 == 0x0c and fm3 == 0x03e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32fa; op2val:0xb8dd;
op3val:0x303e; valaddr_reg:x5; val_offset:1005*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1005*FLEN/8, x9, x1, x4)

inst_360:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x11c and fs2 == 1 and fe2 == 0x0d and fm2 == 0x15c and fs3 == 0 and fe3 == 0x0c and fm3 == 0x2d9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x391c; op2val:0xb55c;
op3val:0x32d9; valaddr_reg:x5; val_offset:1008*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1008*FLEN/8, x9, x1, x4)

inst_361:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x11c and fs2 == 1 and fe2 == 0x0d and fm2 == 0x15c and fs3 == 0 and fe3 == 0x0c and fm3 == 0x2d9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x391c; op2val:0xb55c;
op3val:0x32d9; valaddr_reg:x5; val_offset:1011*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1011*FLEN/8, x9, x1, x4)

inst_362:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x11c and fs2 == 1 and fe2 == 0x0d and fm2 == 0x15c and fs3 == 0 and fe3 == 0x0c and fm3 == 0x2d9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x391c; op2val:0xb55c;
op3val:0x32d9; valaddr_reg:x5; val_offset:1014*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1014*FLEN/8, x9, x1, x4)

inst_363:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x11c and fs2 == 1 and fe2 == 0x0d and fm2 == 0x15c and fs3 == 0 and fe3 == 0x0c and fm3 == 0x2d9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x391c; op2val:0xb55c;
op3val:0x32d9; valaddr_reg:x5; val_offset:1017*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1017*FLEN/8, x9, x1, x4)

inst_364:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x11c and fs2 == 1 and fe2 == 0x0d and fm2 == 0x15c and fs3 == 0 and fe3 == 0x0c and fm3 == 0x2d9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x391c; op2val:0xb55c;
op3val:0x32d9; valaddr_reg:x5; val_offset:1020*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1020*FLEN/8, x9, x1, x4)

inst_365:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x334 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x16c and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0e3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3334; op2val:0xbd6c;
op3val:0x34e3; valaddr_reg:x5; val_offset:1023*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1023*FLEN/8, x9, x1, x4)

inst_366:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x334 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x16c and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0e3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3334; op2val:0xbd6c;
op3val:0x34e3; valaddr_reg:x5; val_offset:1026*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1026*FLEN/8, x9, x1, x4)

inst_367:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x334 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x16c and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0e3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3334; op2val:0xbd6c;
op3val:0x34e3; valaddr_reg:x5; val_offset:1029*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1029*FLEN/8, x9, x1, x4)

inst_368:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x334 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x16c and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0e3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3334; op2val:0xbd6c;
op3val:0x34e3; valaddr_reg:x5; val_offset:1032*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1032*FLEN/8, x9, x1, x4)

inst_369:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x334 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x16c and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0e3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3334; op2val:0xbd6c;
op3val:0x34e3; valaddr_reg:x5; val_offset:1035*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1035*FLEN/8, x9, x1, x4)

inst_370:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x160 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x3b1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3560; op2val:0xb9b8;
op3val:0x33b1; valaddr_reg:x5; val_offset:1038*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1038*FLEN/8, x9, x1, x4)

inst_371:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x160 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x3b1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3560; op2val:0xb9b8;
op3val:0x33b1; valaddr_reg:x5; val_offset:1041*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1041*FLEN/8, x9, x1, x4)

inst_372:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x160 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x3b1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3560; op2val:0xb9b8;
op3val:0x33b1; valaddr_reg:x5; val_offset:1044*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1044*FLEN/8, x9, x1, x4)

inst_373:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x160 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x3b1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3560; op2val:0xb9b8;
op3val:0x33b1; valaddr_reg:x5; val_offset:1047*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1047*FLEN/8, x9, x1, x4)

inst_374:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x160 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x3b1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3560; op2val:0xb9b8;
op3val:0x33b1; valaddr_reg:x5; val_offset:1050*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1050*FLEN/8, x9, x1, x4)

inst_375:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x117 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x36d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0ba and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3917; op2val:0xb76d;
op3val:0x34ba; valaddr_reg:x5; val_offset:1053*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1053*FLEN/8, x9, x1, x4)

inst_376:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x117 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x36d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0ba and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3917; op2val:0xb76d;
op3val:0x34ba; valaddr_reg:x5; val_offset:1056*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1056*FLEN/8, x9, x1, x4)

inst_377:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x117 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x36d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0ba and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3917; op2val:0xb76d;
op3val:0x34ba; valaddr_reg:x5; val_offset:1059*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1059*FLEN/8, x9, x1, x4)

inst_378:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x117 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x36d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0ba and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3917; op2val:0xb76d;
op3val:0x34ba; valaddr_reg:x5; val_offset:1062*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1062*FLEN/8, x9, x1, x4)

inst_379:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x117 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x36d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0ba and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3917; op2val:0xb76d;
op3val:0x34ba; valaddr_reg:x5; val_offset:1065*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1065*FLEN/8, x9, x1, x4)

inst_380:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1c0 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x01d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39c0; op2val:0xb9b8;
op3val:0x381d; valaddr_reg:x5; val_offset:1068*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1068*FLEN/8, x9, x1, x4)

inst_381:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1c0 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x01d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39c0; op2val:0xb9b8;
op3val:0x381d; valaddr_reg:x5; val_offset:1071*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1071*FLEN/8, x9, x1, x4)

inst_382:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1c0 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x01d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39c0; op2val:0xb9b8;
op3val:0x381d; valaddr_reg:x5; val_offset:1074*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1074*FLEN/8, x9, x1, x4)

inst_383:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1c0 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x01d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39c0; op2val:0xb9b8;
op3val:0x381d; valaddr_reg:x5; val_offset:1077*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1077*FLEN/8, x9, x1, x4)

inst_384:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1c0 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1b8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x01d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39c0; op2val:0xb9b8;
op3val:0x381d; valaddr_reg:x5; val_offset:1080*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1080*FLEN/8, x9, x1, x4)

inst_385:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x35e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x15e and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0f2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x335e; op2val:0xbd5e;
op3val:0x34f2; valaddr_reg:x5; val_offset:1083*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1083*FLEN/8, x9, x1, x4)

inst_386:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x35e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x15e and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0f2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x335e; op2val:0xbd5e;
op3val:0x34f2; valaddr_reg:x5; val_offset:1086*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1086*FLEN/8, x9, x1, x4)

inst_387:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x35e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x15e and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0f2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x335e; op2val:0xbd5e;
op3val:0x34f2; valaddr_reg:x5; val_offset:1089*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1089*FLEN/8, x9, x1, x4)

inst_388:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x35e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x15e and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0f2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x335e; op2val:0xbd5e;
op3val:0x34f2; valaddr_reg:x5; val_offset:1092*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1092*FLEN/8, x9, x1, x4)

inst_389:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x35e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x15e and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0f2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x335e; op2val:0xbd5e;
op3val:0x34f2; valaddr_reg:x5; val_offset:1095*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1095*FLEN/8, x9, x1, x4)

inst_390:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a6 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x0ef and fs3 == 0 and fe3 == 0x0a and fm3 == 0x2fa and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a6; op2val:0xacef;
op3val:0x2afa; valaddr_reg:x5; val_offset:1098*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1098*FLEN/8, x9, x1, x4)

inst_391:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a6 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x0ef and fs3 == 0 and fe3 == 0x0a and fm3 == 0x2fa and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a6; op2val:0xacef;
op3val:0x2afa; valaddr_reg:x5; val_offset:1101*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1101*FLEN/8, x9, x1, x4)

inst_392:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a6 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x0ef and fs3 == 0 and fe3 == 0x0a and fm3 == 0x2fa and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a6; op2val:0xacef;
op3val:0x2afa; valaddr_reg:x5; val_offset:1104*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1104*FLEN/8, x9, x1, x4)

inst_393:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a6 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x0ef and fs3 == 0 and fe3 == 0x0a and fm3 == 0x2fa and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a6; op2val:0xacef;
op3val:0x2afa; valaddr_reg:x5; val_offset:1107*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1107*FLEN/8, x9, x1, x4)

inst_394:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a6 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x0ef and fs3 == 0 and fe3 == 0x0a and fm3 == 0x2fa and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a6; op2val:0xacef;
op3val:0x2afa; valaddr_reg:x5; val_offset:1110*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1110*FLEN/8, x9, x1, x4)

inst_395:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x19b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0c9 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2b5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x359b; op2val:0xbcc9;
op3val:0x36b5; valaddr_reg:x5; val_offset:1113*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1113*FLEN/8, x9, x1, x4)

inst_396:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x19b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0c9 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2b5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x359b; op2val:0xbcc9;
op3val:0x36b5; valaddr_reg:x5; val_offset:1116*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1116*FLEN/8, x9, x1, x4)

inst_397:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x19b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0c9 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2b5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x359b; op2val:0xbcc9;
op3val:0x36b5; valaddr_reg:x5; val_offset:1119*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1119*FLEN/8, x9, x1, x4)

inst_398:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x19b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0c9 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2b5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x359b; op2val:0xbcc9;
op3val:0x36b5; valaddr_reg:x5; val_offset:1122*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1122*FLEN/8, x9, x1, x4)

inst_399:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x19b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0c9 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2b5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x359b; op2val:0xbcc9;
op3val:0x36b5; valaddr_reg:x5; val_offset:1125*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1125*FLEN/8, x9, x1, x4)

inst_400:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3e8 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x355 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x33f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3be8; op2val:0xb755;
op3val:0x373f; valaddr_reg:x5; val_offset:1128*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1128*FLEN/8, x9, x1, x4)

inst_401:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3e8 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x355 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x33f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3be8; op2val:0xb755;
op3val:0x373f; valaddr_reg:x5; val_offset:1131*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1131*FLEN/8, x9, x1, x4)

inst_402:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3e8 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x355 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x33f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3be8; op2val:0xb755;
op3val:0x373f; valaddr_reg:x5; val_offset:1134*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1134*FLEN/8, x9, x1, x4)

inst_403:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3e8 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x355 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x33f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3be8; op2val:0xb755;
op3val:0x373f; valaddr_reg:x5; val_offset:1137*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1137*FLEN/8, x9, x1, x4)

inst_404:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3e8 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x355 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x33f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3be8; op2val:0xb755;
op3val:0x373f; valaddr_reg:x5; val_offset:1140*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1140*FLEN/8, x9, x1, x4)

inst_405:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1fe and fs2 == 1 and fe2 == 0x0d and fm2 == 0x302 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x141 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39fe; op2val:0xb702;
op3val:0x3541; valaddr_reg:x5; val_offset:1143*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1143*FLEN/8, x9, x1, x4)

inst_406:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1fe and fs2 == 1 and fe2 == 0x0d and fm2 == 0x302 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x141 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39fe; op2val:0xb702;
op3val:0x3541; valaddr_reg:x5; val_offset:1146*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1146*FLEN/8, x9, x1, x4)

inst_407:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1fe and fs2 == 1 and fe2 == 0x0d and fm2 == 0x302 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x141 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39fe; op2val:0xb702;
op3val:0x3541; valaddr_reg:x5; val_offset:1149*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1149*FLEN/8, x9, x1, x4)

inst_408:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1fe and fs2 == 1 and fe2 == 0x0d and fm2 == 0x302 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x141 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39fe; op2val:0xb702;
op3val:0x3541; valaddr_reg:x5; val_offset:1152*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1152*FLEN/8, x9, x1, x4)

inst_409:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1fe and fs2 == 1 and fe2 == 0x0d and fm2 == 0x302 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x141 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39fe; op2val:0xb702;
op3val:0x3541; valaddr_reg:x5; val_offset:1155*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1155*FLEN/8, x9, x1, x4)

inst_410:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x04b and fs2 == 1 and fe2 == 0x0d and fm2 == 0x175 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x1de and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x384b; op2val:0xb575;
op3val:0x31de; valaddr_reg:x5; val_offset:1158*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1158*FLEN/8, x9, x1, x4)

inst_411:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x04b and fs2 == 1 and fe2 == 0x0d and fm2 == 0x175 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x1de and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x384b; op2val:0xb575;
op3val:0x31de; valaddr_reg:x5; val_offset:1161*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1161*FLEN/8, x9, x1, x4)

inst_412:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x04b and fs2 == 1 and fe2 == 0x0d and fm2 == 0x175 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x1de and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x384b; op2val:0xb575;
op3val:0x31de; valaddr_reg:x5; val_offset:1164*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1164*FLEN/8, x9, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_4)

inst_413:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x04b and fs2 == 1 and fe2 == 0x0d and fm2 == 0x175 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x1de and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x384b; op2val:0xb575;
op3val:0x31de; valaddr_reg:x5; val_offset:1167*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1167*FLEN/8, x9, x1, x4)

inst_414:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x04b and fs2 == 1 and fe2 == 0x0d and fm2 == 0x175 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x1de and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x384b; op2val:0xb575;
op3val:0x31de; valaddr_reg:x5; val_offset:1170*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1170*FLEN/8, x9, x1, x4)

inst_415:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1a4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x097 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x27a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35a4; op2val:0xb897;
op3val:0x327a; valaddr_reg:x5; val_offset:1173*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1173*FLEN/8, x9, x1, x4)

inst_416:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1a4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x097 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x27a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35a4; op2val:0xb897;
op3val:0x327a; valaddr_reg:x5; val_offset:1176*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1176*FLEN/8, x9, x1, x4)

inst_417:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1a4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x097 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x27a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35a4; op2val:0xb897;
op3val:0x327a; valaddr_reg:x5; val_offset:1179*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1179*FLEN/8, x9, x1, x4)

inst_418:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1a4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x097 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x27a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35a4; op2val:0xb897;
op3val:0x327a; valaddr_reg:x5; val_offset:1182*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1182*FLEN/8, x9, x1, x4)

inst_419:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1a4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x097 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x27a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35a4; op2val:0xb897;
op3val:0x327a; valaddr_reg:x5; val_offset:1185*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1185*FLEN/8, x9, x1, x4)

inst_420:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x137 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x05d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1b2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3937; op2val:0xb85d;
op3val:0x35b2; valaddr_reg:x5; val_offset:1188*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1188*FLEN/8, x9, x1, x4)

inst_421:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x137 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x05d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1b2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3937; op2val:0xb85d;
op3val:0x35b2; valaddr_reg:x5; val_offset:1191*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1191*FLEN/8, x9, x1, x4)

inst_422:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x137 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x05d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1b2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3937; op2val:0xb85d;
op3val:0x35b2; valaddr_reg:x5; val_offset:1194*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1194*FLEN/8, x9, x1, x4)

inst_423:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x137 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x05d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1b2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3937; op2val:0xb85d;
op3val:0x35b2; valaddr_reg:x5; val_offset:1197*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1197*FLEN/8, x9, x1, x4)

inst_424:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x137 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x05d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1b2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3937; op2val:0xb85d;
op3val:0x35b2; valaddr_reg:x5; val_offset:1200*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1200*FLEN/8, x9, x1, x4)

inst_425:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x031 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x13d and fs3 == 0 and fe3 == 0x0c and fm3 == 0x17f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3431; op2val:0xb93d;
op3val:0x317f; valaddr_reg:x5; val_offset:1203*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1203*FLEN/8, x9, x1, x4)

inst_426:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x031 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x13d and fs3 == 0 and fe3 == 0x0c and fm3 == 0x17f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3431; op2val:0xb93d;
op3val:0x317f; valaddr_reg:x5; val_offset:1206*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1206*FLEN/8, x9, x1, x4)

inst_427:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x031 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x13d and fs3 == 0 and fe3 == 0x0c and fm3 == 0x17f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3431; op2val:0xb93d;
op3val:0x317f; valaddr_reg:x5; val_offset:1209*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1209*FLEN/8, x9, x1, x4)

inst_428:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x031 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x13d and fs3 == 0 and fe3 == 0x0c and fm3 == 0x17f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3431; op2val:0xb93d;
op3val:0x317f; valaddr_reg:x5; val_offset:1212*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1212*FLEN/8, x9, x1, x4)

inst_429:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x031 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x13d and fs3 == 0 and fe3 == 0x0c and fm3 == 0x17f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3431; op2val:0xb93d;
op3val:0x317f; valaddr_reg:x5; val_offset:1215*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1215*FLEN/8, x9, x1, x4)

inst_430:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x133 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3bc and fs3 == 0 and fe3 == 0x0c and fm3 == 0x107 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3933; op2val:0xb3bc;
op3val:0x3107; valaddr_reg:x5; val_offset:1218*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1218*FLEN/8, x9, x1, x4)

inst_431:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x133 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3bc and fs3 == 0 and fe3 == 0x0c and fm3 == 0x107 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3933; op2val:0xb3bc;
op3val:0x3107; valaddr_reg:x5; val_offset:1221*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1221*FLEN/8, x9, x1, x4)

inst_432:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x133 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3bc and fs3 == 0 and fe3 == 0x0c and fm3 == 0x107 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3933; op2val:0xb3bc;
op3val:0x3107; valaddr_reg:x5; val_offset:1224*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1224*FLEN/8, x9, x1, x4)

inst_433:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x133 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3bc and fs3 == 0 and fe3 == 0x0c and fm3 == 0x107 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3933; op2val:0xb3bc;
op3val:0x3107; valaddr_reg:x5; val_offset:1227*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1227*FLEN/8, x9, x1, x4)

inst_434:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x133 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3bc and fs3 == 0 and fe3 == 0x0c and fm3 == 0x107 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3933; op2val:0xb3bc;
op3val:0x3107; valaddr_reg:x5; val_offset:1230*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1230*FLEN/8, x9, x1, x4)

inst_435:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x029 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0ca and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0fc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3029; op2val:0xc0ca;
op3val:0x34fc; valaddr_reg:x5; val_offset:1233*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1233*FLEN/8, x9, x1, x4)

inst_436:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x029 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0ca and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0fc and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3029; op2val:0xc0ca;
op3val:0x34fc; valaddr_reg:x5; val_offset:1236*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1236*FLEN/8, x9, x1, x4)

inst_437:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x029 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0ca and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0fc and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3029; op2val:0xc0ca;
op3val:0x34fc; valaddr_reg:x5; val_offset:1239*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1239*FLEN/8, x9, x1, x4)

inst_438:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x029 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0ca and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0fc and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3029; op2val:0xc0ca;
op3val:0x34fc; valaddr_reg:x5; val_offset:1242*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1242*FLEN/8, x9, x1, x4)

inst_439:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x029 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0ca and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0fc and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3029; op2val:0xc0ca;
op3val:0x34fc; valaddr_reg:x5; val_offset:1245*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1245*FLEN/8, x9, x1, x4)

inst_440:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x21f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x192 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x261f; op2val:0xbf45;
op3val:0x2992; valaddr_reg:x5; val_offset:1248*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1248*FLEN/8, x9, x1, x4)

inst_441:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x21f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x192 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x261f; op2val:0xbf45;
op3val:0x2992; valaddr_reg:x5; val_offset:1251*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1251*FLEN/8, x9, x1, x4)

inst_442:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x21f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x192 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x261f; op2val:0xbf45;
op3val:0x2992; valaddr_reg:x5; val_offset:1254*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1254*FLEN/8, x9, x1, x4)

inst_443:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x21f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x192 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x261f; op2val:0xbf45;
op3val:0x2992; valaddr_reg:x5; val_offset:1257*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1257*FLEN/8, x9, x1, x4)

inst_444:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x21f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x192 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x261f; op2val:0xbf45;
op3val:0x2992; valaddr_reg:x5; val_offset:1260*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1260*FLEN/8, x9, x1, x4)

inst_445:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3d0 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x387 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37b5; op2val:0xbbd0;
op3val:0x3787; valaddr_reg:x5; val_offset:1263*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1263*FLEN/8, x9, x1, x4)

inst_446:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3d0 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x387 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37b5; op2val:0xbbd0;
op3val:0x3787; valaddr_reg:x5; val_offset:1266*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1266*FLEN/8, x9, x1, x4)

inst_447:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3d0 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x387 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37b5; op2val:0xbbd0;
op3val:0x3787; valaddr_reg:x5; val_offset:1269*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1269*FLEN/8, x9, x1, x4)

inst_448:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3d0 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x387 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37b5; op2val:0xbbd0;
op3val:0x3787; valaddr_reg:x5; val_offset:1272*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1272*FLEN/8, x9, x1, x4)

inst_449:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3d0 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x387 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37b5; op2val:0xbbd0;
op3val:0x3787; valaddr_reg:x5; val_offset:1275*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1275*FLEN/8, x9, x1, x4)

inst_450:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ab and fs2 == 1 and fe2 == 0x0c and fm2 == 0x245 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x13a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3aab; op2val:0xb245;
op3val:0x313a; valaddr_reg:x5; val_offset:1278*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1278*FLEN/8, x9, x1, x4)

inst_451:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ab and fs2 == 1 and fe2 == 0x0c and fm2 == 0x245 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x13a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3aab; op2val:0xb245;
op3val:0x313a; valaddr_reg:x5; val_offset:1281*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1281*FLEN/8, x9, x1, x4)

inst_452:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ab and fs2 == 1 and fe2 == 0x0c and fm2 == 0x245 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x13a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3aab; op2val:0xb245;
op3val:0x313a; valaddr_reg:x5; val_offset:1284*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1284*FLEN/8, x9, x1, x4)

inst_453:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ab and fs2 == 1 and fe2 == 0x0c and fm2 == 0x245 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x13a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3aab; op2val:0xb245;
op3val:0x313a; valaddr_reg:x5; val_offset:1287*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1287*FLEN/8, x9, x1, x4)

inst_454:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ab and fs2 == 1 and fe2 == 0x0c and fm2 == 0x245 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x13a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3aab; op2val:0xb245;
op3val:0x313a; valaddr_reg:x5; val_offset:1290*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1290*FLEN/8, x9, x1, x4)

inst_455:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x002 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x02b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x02e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2c02; op2val:0xc82b;
op3val:0x382e; valaddr_reg:x5; val_offset:1293*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1293*FLEN/8, x9, x1, x4)

inst_456:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x002 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x02b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x02e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2c02; op2val:0xc82b;
op3val:0x382e; valaddr_reg:x5; val_offset:1296*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1296*FLEN/8, x9, x1, x4)

inst_457:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x002 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x02b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x02e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2c02; op2val:0xc82b;
op3val:0x382e; valaddr_reg:x5; val_offset:1299*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1299*FLEN/8, x9, x1, x4)

inst_458:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x002 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x02b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x02e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2c02; op2val:0xc82b;
op3val:0x382e; valaddr_reg:x5; val_offset:1302*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1302*FLEN/8, x9, x1, x4)

inst_459:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x002 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x02b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x02e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2c02; op2val:0xc82b;
op3val:0x382e; valaddr_reg:x5; val_offset:1305*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1305*FLEN/8, x9, x1, x4)

inst_460:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f0 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x344 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x07c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34f0; op2val:0xbb44;
op3val:0x347c; valaddr_reg:x5; val_offset:1308*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1308*FLEN/8, x9, x1, x4)

inst_461:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f0 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x344 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x07c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34f0; op2val:0xbb44;
op3val:0x347c; valaddr_reg:x5; val_offset:1311*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1311*FLEN/8, x9, x1, x4)

inst_462:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f0 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x344 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x07c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34f0; op2val:0xbb44;
op3val:0x347c; valaddr_reg:x5; val_offset:1314*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1314*FLEN/8, x9, x1, x4)

inst_463:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f0 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x344 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x07c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34f0; op2val:0xbb44;
op3val:0x347c; valaddr_reg:x5; val_offset:1317*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1317*FLEN/8, x9, x1, x4)

inst_464:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f0 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x344 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x07c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34f0; op2val:0xbb44;
op3val:0x347c; valaddr_reg:x5; val_offset:1320*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1320*FLEN/8, x9, x1, x4)

inst_465:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x050 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x224 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2a0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3450; op2val:0xc224;
op3val:0x3aa0; valaddr_reg:x5; val_offset:1323*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1323*FLEN/8, x9, x1, x4)

inst_466:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x050 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x224 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2a0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3450; op2val:0xc224;
op3val:0x3aa0; valaddr_reg:x5; val_offset:1326*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1326*FLEN/8, x9, x1, x4)

inst_467:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x050 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x224 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2a0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3450; op2val:0xc224;
op3val:0x3aa0; valaddr_reg:x5; val_offset:1329*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1329*FLEN/8, x9, x1, x4)

inst_468:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x050 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x224 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2a0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3450; op2val:0xc224;
op3val:0x3aa0; valaddr_reg:x5; val_offset:1332*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1332*FLEN/8, x9, x1, x4)

inst_469:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x050 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x224 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2a0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3450; op2val:0xc224;
op3val:0x3aa0; valaddr_reg:x5; val_offset:1335*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1335*FLEN/8, x9, x1, x4)

inst_470:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x307 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3a1 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2b4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3307; op2val:0xbfa1;
op3val:0x36b4; valaddr_reg:x5; val_offset:1338*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1338*FLEN/8, x9, x1, x4)

inst_471:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x307 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3a1 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2b4 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3307; op2val:0xbfa1;
op3val:0x36b4; valaddr_reg:x5; val_offset:1341*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1341*FLEN/8, x9, x1, x4)

inst_472:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x307 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3a1 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2b4 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3307; op2val:0xbfa1;
op3val:0x36b4; valaddr_reg:x5; val_offset:1344*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1344*FLEN/8, x9, x1, x4)

inst_473:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x307 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3a1 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2b4 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3307; op2val:0xbfa1;
op3val:0x36b4; valaddr_reg:x5; val_offset:1347*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1347*FLEN/8, x9, x1, x4)

inst_474:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x307 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3a1 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2b4 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3307; op2val:0xbfa1;
op3val:0x36b4; valaddr_reg:x5; val_offset:1350*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1350*FLEN/8, x9, x1, x4)

inst_475:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x159 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2ed and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0a2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3559; op2val:0xbeed;
op3val:0x38a2; valaddr_reg:x5; val_offset:1353*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1353*FLEN/8, x9, x1, x4)

inst_476:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x159 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2ed and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0a2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3559; op2val:0xbeed;
op3val:0x38a2; valaddr_reg:x5; val_offset:1356*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1356*FLEN/8, x9, x1, x4)

inst_477:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x159 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2ed and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0a2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3559; op2val:0xbeed;
op3val:0x38a2; valaddr_reg:x5; val_offset:1359*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1359*FLEN/8, x9, x1, x4)

inst_478:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x159 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2ed and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0a2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3559; op2val:0xbeed;
op3val:0x38a2; valaddr_reg:x5; val_offset:1362*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1362*FLEN/8, x9, x1, x4)

inst_479:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x159 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2ed and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0a2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3559; op2val:0xbeed;
op3val:0x38a2; valaddr_reg:x5; val_offset:1365*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1365*FLEN/8, x9, x1, x4)

inst_480:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x205 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0ca and fs3 == 0 and fe3 == 0x0c and fm3 == 0x335 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3605; op2val:0xb8ca;
op3val:0x3335; valaddr_reg:x5; val_offset:1368*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1368*FLEN/8, x9, x1, x4)

inst_481:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x205 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0ca and fs3 == 0 and fe3 == 0x0c and fm3 == 0x335 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3605; op2val:0xb8ca;
op3val:0x3335; valaddr_reg:x5; val_offset:1371*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1371*FLEN/8, x9, x1, x4)

inst_482:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x205 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0ca and fs3 == 0 and fe3 == 0x0c and fm3 == 0x335 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3605; op2val:0xb8ca;
op3val:0x3335; valaddr_reg:x5; val_offset:1374*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1374*FLEN/8, x9, x1, x4)

inst_483:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x205 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0ca and fs3 == 0 and fe3 == 0x0c and fm3 == 0x335 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3605; op2val:0xb8ca;
op3val:0x3335; valaddr_reg:x5; val_offset:1377*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1377*FLEN/8, x9, x1, x4)

inst_484:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x205 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0ca and fs3 == 0 and fe3 == 0x0c and fm3 == 0x335 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3605; op2val:0xb8ca;
op3val:0x3335; valaddr_reg:x5; val_offset:1380*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1380*FLEN/8, x9, x1, x4)

inst_485:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1cf and fs2 == 1 and fe2 == 0x0e and fm2 == 0x228 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x079 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35cf; op2val:0xba28;
op3val:0x3479; valaddr_reg:x5; val_offset:1383*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1383*FLEN/8, x9, x1, x4)

inst_486:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1cf and fs2 == 1 and fe2 == 0x0e and fm2 == 0x228 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x079 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35cf; op2val:0xba28;
op3val:0x3479; valaddr_reg:x5; val_offset:1386*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1386*FLEN/8, x9, x1, x4)

inst_487:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1cf and fs2 == 1 and fe2 == 0x0e and fm2 == 0x228 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x079 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35cf; op2val:0xba28;
op3val:0x3479; valaddr_reg:x5; val_offset:1389*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1389*FLEN/8, x9, x1, x4)

inst_488:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1cf and fs2 == 1 and fe2 == 0x0e and fm2 == 0x228 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x079 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35cf; op2val:0xba28;
op3val:0x3479; valaddr_reg:x5; val_offset:1392*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1392*FLEN/8, x9, x1, x4)

inst_489:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1cf and fs2 == 1 and fe2 == 0x0e and fm2 == 0x228 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x079 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35cf; op2val:0xba28;
op3val:0x3479; valaddr_reg:x5; val_offset:1395*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1395*FLEN/8, x9, x1, x4)

inst_490:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2e9 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2b8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bc7; op2val:0xbae9;
op3val:0x3ab8; valaddr_reg:x5; val_offset:1398*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1398*FLEN/8, x9, x1, x4)

inst_491:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2e9 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2b8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bc7; op2val:0xbae9;
op3val:0x3ab8; valaddr_reg:x5; val_offset:1401*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1401*FLEN/8, x9, x1, x4)

inst_492:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2e9 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2b8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bc7; op2val:0xbae9;
op3val:0x3ab8; valaddr_reg:x5; val_offset:1404*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1404*FLEN/8, x9, x1, x4)

inst_493:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2e9 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2b8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bc7; op2val:0xbae9;
op3val:0x3ab8; valaddr_reg:x5; val_offset:1407*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1407*FLEN/8, x9, x1, x4)

inst_494:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2e9 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2b8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bc7; op2val:0xbae9;
op3val:0x3ab8; valaddr_reg:x5; val_offset:1410*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1410*FLEN/8, x9, x1, x4)

inst_495:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x078 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x101 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x199 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3878; op2val:0xb901;
op3val:0x3599; valaddr_reg:x5; val_offset:1413*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1413*FLEN/8, x9, x1, x4)

inst_496:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x078 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x101 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x199 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3878; op2val:0xb901;
op3val:0x3599; valaddr_reg:x5; val_offset:1416*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1416*FLEN/8, x9, x1, x4)

inst_497:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x078 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x101 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x199 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3878; op2val:0xb901;
op3val:0x3599; valaddr_reg:x5; val_offset:1419*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1419*FLEN/8, x9, x1, x4)

inst_498:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x078 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x101 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x199 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3878; op2val:0xb901;
op3val:0x3599; valaddr_reg:x5; val_offset:1422*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1422*FLEN/8, x9, x1, x4)

inst_499:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x078 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x101 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x199 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3878; op2val:0xb901;
op3val:0x3599; valaddr_reg:x5; val_offset:1425*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1425*FLEN/8, x9, x1, x4)

inst_500:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x23f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x26f and fs3 == 0 and fe3 == 0x0d and fm3 == 0x106 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a3f; op2val:0xb66f;
op3val:0x3506; valaddr_reg:x5; val_offset:1428*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1428*FLEN/8, x9, x1, x4)

inst_501:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x23f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x26f and fs3 == 0 and fe3 == 0x0d and fm3 == 0x106 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a3f; op2val:0xb66f;
op3val:0x3506; valaddr_reg:x5; val_offset:1431*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1431*FLEN/8, x9, x1, x4)

inst_502:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x23f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x26f and fs3 == 0 and fe3 == 0x0d and fm3 == 0x106 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a3f; op2val:0xb66f;
op3val:0x3506; valaddr_reg:x5; val_offset:1434*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1434*FLEN/8, x9, x1, x4)

inst_503:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x23f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x26f and fs3 == 0 and fe3 == 0x0d and fm3 == 0x106 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a3f; op2val:0xb66f;
op3val:0x3506; valaddr_reg:x5; val_offset:1437*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1437*FLEN/8, x9, x1, x4)

inst_504:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x23f and fs2 == 1 and fe2 == 0x0d and fm2 == 0x26f and fs3 == 0 and fe3 == 0x0d and fm3 == 0x106 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a3f; op2val:0xb66f;
op3val:0x3506; valaddr_reg:x5; val_offset:1440*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1440*FLEN/8, x9, x1, x4)

inst_505:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1e8 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x130 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3aa and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35e8; op2val:0xc130;
op3val:0x3baa; valaddr_reg:x5; val_offset:1443*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1443*FLEN/8, x9, x1, x4)

inst_506:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1e8 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x130 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3aa and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35e8; op2val:0xc130;
op3val:0x3baa; valaddr_reg:x5; val_offset:1446*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1446*FLEN/8, x9, x1, x4)

inst_507:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1e8 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x130 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3aa and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35e8; op2val:0xc130;
op3val:0x3baa; valaddr_reg:x5; val_offset:1449*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1449*FLEN/8, x9, x1, x4)

inst_508:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1e8 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x130 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3aa and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35e8; op2val:0xc130;
op3val:0x3baa; valaddr_reg:x5; val_offset:1452*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1452*FLEN/8, x9, x1, x4)

inst_509:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1e8 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x130 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3aa and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35e8; op2val:0xc130;
op3val:0x3baa; valaddr_reg:x5; val_offset:1455*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1455*FLEN/8, x9, x1, x4)

inst_510:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x03a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1db and fs3 == 0 and fe3 == 0x0e and fm3 == 0x230 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x383a; op2val:0xbddb;
op3val:0x3a30; valaddr_reg:x5; val_offset:1458*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1458*FLEN/8, x9, x1, x4)

inst_511:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x03a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1db and fs3 == 0 and fe3 == 0x0e and fm3 == 0x230 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x383a; op2val:0xbddb;
op3val:0x3a30; valaddr_reg:x5; val_offset:1461*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1461*FLEN/8, x9, x1, x4)

inst_512:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x03a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1db and fs3 == 0 and fe3 == 0x0e and fm3 == 0x230 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x383a; op2val:0xbddb;
op3val:0x3a30; valaddr_reg:x5; val_offset:1464*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1464*FLEN/8, x9, x1, x4)

inst_513:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x03a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1db and fs3 == 0 and fe3 == 0x0e and fm3 == 0x230 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x383a; op2val:0xbddb;
op3val:0x3a30; valaddr_reg:x5; val_offset:1467*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1467*FLEN/8, x9, x1, x4)

inst_514:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x03a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1db and fs3 == 0 and fe3 == 0x0e and fm3 == 0x230 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x383a; op2val:0xbddb;
op3val:0x3a30; valaddr_reg:x5; val_offset:1470*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1470*FLEN/8, x9, x1, x4)

inst_515:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x391 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x354 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ee and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b91; op2val:0xbb54;
op3val:0x3aee; valaddr_reg:x5; val_offset:1473*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1473*FLEN/8, x9, x1, x4)

inst_516:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x391 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x354 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ee and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b91; op2val:0xbb54;
op3val:0x3aee; valaddr_reg:x5; val_offset:1476*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1476*FLEN/8, x9, x1, x4)

inst_517:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x391 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x354 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ee and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b91; op2val:0xbb54;
op3val:0x3aee; valaddr_reg:x5; val_offset:1479*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1479*FLEN/8, x9, x1, x4)

inst_518:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x391 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x354 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ee and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b91; op2val:0xbb54;
op3val:0x3aee; valaddr_reg:x5; val_offset:1482*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1482*FLEN/8, x9, x1, x4)

inst_519:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x391 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x354 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ee and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b91; op2val:0xbb54;
op3val:0x3aee; valaddr_reg:x5; val_offset:1485*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1485*FLEN/8, x9, x1, x4)

inst_520:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x176 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0cb and fs3 == 0 and fe3 == 0x0e and fm3 == 0x28c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3976; op2val:0xbccb;
op3val:0x3a8c; valaddr_reg:x5; val_offset:1488*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1488*FLEN/8, x9, x1, x4)

inst_521:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x176 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0cb and fs3 == 0 and fe3 == 0x0e and fm3 == 0x28c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3976; op2val:0xbccb;
op3val:0x3a8c; valaddr_reg:x5; val_offset:1491*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1491*FLEN/8, x9, x1, x4)

inst_522:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x176 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0cb and fs3 == 0 and fe3 == 0x0e and fm3 == 0x28c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3976; op2val:0xbccb;
op3val:0x3a8c; valaddr_reg:x5; val_offset:1494*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1494*FLEN/8, x9, x1, x4)

inst_523:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x176 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0cb and fs3 == 0 and fe3 == 0x0e and fm3 == 0x28c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3976; op2val:0xbccb;
op3val:0x3a8c; valaddr_reg:x5; val_offset:1497*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1497*FLEN/8, x9, x1, x4)

inst_524:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x176 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0cb and fs3 == 0 and fe3 == 0x0e and fm3 == 0x28c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3976; op2val:0xbccb;
op3val:0x3a8c; valaddr_reg:x5; val_offset:1500*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1500*FLEN/8, x9, x1, x4)

inst_525:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x274 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0c8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3b6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a74; op2val:0xbcc8;
op3val:0x3bb6; valaddr_reg:x5; val_offset:1503*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1503*FLEN/8, x9, x1, x4)

inst_526:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x274 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0c8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3b6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a74; op2val:0xbcc8;
op3val:0x3bb6; valaddr_reg:x5; val_offset:1506*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1506*FLEN/8, x9, x1, x4)

inst_527:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x274 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0c8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3b6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a74; op2val:0xbcc8;
op3val:0x3bb6; valaddr_reg:x5; val_offset:1509*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1509*FLEN/8, x9, x1, x4)

inst_528:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x274 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0c8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3b6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a74; op2val:0xbcc8;
op3val:0x3bb6; valaddr_reg:x5; val_offset:1512*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1512*FLEN/8, x9, x1, x4)

inst_529:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x274 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0c8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3b6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a74; op2val:0xbcc8;
op3val:0x3bb6; valaddr_reg:x5; val_offset:1515*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1515*FLEN/8, x9, x1, x4)

inst_530:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x047 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0a2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0f5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3847; op2val:0xbca2;
op3val:0x38f5; valaddr_reg:x5; val_offset:1518*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1518*FLEN/8, x9, x1, x4)

inst_531:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x047 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0a2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0f5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3847; op2val:0xbca2;
op3val:0x38f5; valaddr_reg:x5; val_offset:1521*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1521*FLEN/8, x9, x1, x4)

inst_532:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x047 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0a2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0f5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3847; op2val:0xbca2;
op3val:0x38f5; valaddr_reg:x5; val_offset:1524*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1524*FLEN/8, x9, x1, x4)

inst_533:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x047 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0a2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0f5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3847; op2val:0xbca2;
op3val:0x38f5; valaddr_reg:x5; val_offset:1527*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1527*FLEN/8, x9, x1, x4)

inst_534:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x047 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0a2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0f5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3847; op2val:0xbca2;
op3val:0x38f5; valaddr_reg:x5; val_offset:1530*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1530*FLEN/8, x9, x1, x4)

inst_535:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x236 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x038 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x28e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3636; op2val:0xbc38;
op3val:0x368e; valaddr_reg:x5; val_offset:1533*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1533*FLEN/8, x9, x1, x4)

inst_536:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x236 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x038 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x28e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3636; op2val:0xbc38;
op3val:0x368e; valaddr_reg:x5; val_offset:1536*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1536*FLEN/8, x9, x1, x4)

inst_537:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x236 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x038 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x28e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3636; op2val:0xbc38;
op3val:0x368e; valaddr_reg:x5; val_offset:1539*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1539*FLEN/8, x9, x1, x4)

inst_538:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x236 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x038 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x28e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3636; op2val:0xbc38;
op3val:0x368e; valaddr_reg:x5; val_offset:1542*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1542*FLEN/8, x9, x1, x4)

inst_539:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x236 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x038 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x28e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3636; op2val:0xbc38;
op3val:0x368e; valaddr_reg:x5; val_offset:1545*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1545*FLEN/8, x9, x1, x4)

inst_540:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x218 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x010 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x232 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a18; op2val:0xb010;
op3val:0x2e32; valaddr_reg:x5; val_offset:1548*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1548*FLEN/8, x9, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_5)

inst_541:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x218 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x010 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x232 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a18; op2val:0xb010;
op3val:0x2e32; valaddr_reg:x5; val_offset:1551*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1551*FLEN/8, x9, x1, x4)

inst_542:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x218 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x010 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x232 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a18; op2val:0xb010;
op3val:0x2e32; valaddr_reg:x5; val_offset:1554*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1554*FLEN/8, x9, x1, x4)

inst_543:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x218 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x010 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x232 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a18; op2val:0xb010;
op3val:0x2e32; valaddr_reg:x5; val_offset:1557*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1557*FLEN/8, x9, x1, x4)

inst_544:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x218 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x010 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x232 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a18; op2val:0xb010;
op3val:0x2e32; valaddr_reg:x5; val_offset:1560*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1560*FLEN/8, x9, x1, x4)

inst_545:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0c2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0c1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bfe; op2val:0xb8c2;
op3val:0x38c1; valaddr_reg:x5; val_offset:1563*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1563*FLEN/8, x9, x1, x4)

inst_546:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0c2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0c1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bfe; op2val:0xb8c2;
op3val:0x38c1; valaddr_reg:x5; val_offset:1566*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1566*FLEN/8, x9, x1, x4)

inst_547:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0c2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0c1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bfe; op2val:0xb8c2;
op3val:0x38c1; valaddr_reg:x5; val_offset:1569*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1569*FLEN/8, x9, x1, x4)

inst_548:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0c2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0c1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bfe; op2val:0xb8c2;
op3val:0x38c1; valaddr_reg:x5; val_offset:1572*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1572*FLEN/8, x9, x1, x4)

inst_549:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0c2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0c1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bfe; op2val:0xb8c2;
op3val:0x38c1; valaddr_reg:x5; val_offset:1575*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1575*FLEN/8, x9, x1, x4)

inst_550:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1c5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x28a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0b8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39c5; op2val:0xba8a;
op3val:0x38b8; valaddr_reg:x5; val_offset:1578*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1578*FLEN/8, x9, x1, x4)

inst_551:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1c5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x28a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0b8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39c5; op2val:0xba8a;
op3val:0x38b8; valaddr_reg:x5; val_offset:1581*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1581*FLEN/8, x9, x1, x4)

inst_552:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1c5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x28a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0b8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39c5; op2val:0xba8a;
op3val:0x38b8; valaddr_reg:x5; val_offset:1584*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1584*FLEN/8, x9, x1, x4)

inst_553:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1c5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x28a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0b8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39c5; op2val:0xba8a;
op3val:0x38b8; valaddr_reg:x5; val_offset:1587*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1587*FLEN/8, x9, x1, x4)

inst_554:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1c5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x28a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0b8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39c5; op2val:0xba8a;
op3val:0x38b8; valaddr_reg:x5; val_offset:1590*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1590*FLEN/8, x9, x1, x4)

inst_555:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x314 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x218 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x165 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b14; op2val:0xb218;
op3val:0x3165; valaddr_reg:x5; val_offset:1593*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1593*FLEN/8, x9, x1, x4)

inst_556:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x314 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x218 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x165 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b14; op2val:0xb218;
op3val:0x3165; valaddr_reg:x5; val_offset:1596*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1596*FLEN/8, x9, x1, x4)

inst_557:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x314 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x218 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x165 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b14; op2val:0xb218;
op3val:0x3165; valaddr_reg:x5; val_offset:1599*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1599*FLEN/8, x9, x1, x4)

inst_558:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x314 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x218 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x165 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b14; op2val:0xb218;
op3val:0x3165; valaddr_reg:x5; val_offset:1602*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1602*FLEN/8, x9, x1, x4)

inst_559:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x314 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x218 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x165 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b14; op2val:0xb218;
op3val:0x3165; valaddr_reg:x5; val_offset:1605*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1605*FLEN/8, x9, x1, x4)

inst_560:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x102 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x228 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3b6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3902; op2val:0xbe28;
op3val:0x3bb6; valaddr_reg:x5; val_offset:1608*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1608*FLEN/8, x9, x1, x4)

inst_561:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x102 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x228 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3b6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3902; op2val:0xbe28;
op3val:0x3bb6; valaddr_reg:x5; val_offset:1611*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1611*FLEN/8, x9, x1, x4)

inst_562:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x102 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x228 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3b6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3902; op2val:0xbe28;
op3val:0x3bb6; valaddr_reg:x5; val_offset:1614*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1614*FLEN/8, x9, x1, x4)

inst_563:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x102 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x228 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3b6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3902; op2val:0xbe28;
op3val:0x3bb6; valaddr_reg:x5; val_offset:1617*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1617*FLEN/8, x9, x1, x4)

inst_564:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x102 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x228 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3b6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3902; op2val:0xbe28;
op3val:0x3bb6; valaddr_reg:x5; val_offset:1620*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1620*FLEN/8, x9, x1, x4)

inst_565:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x22e and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0af and fs3 == 0 and fe3 == 0x0e and fm3 == 0x33d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x362e; op2val:0xc0af;
op3val:0x3b3d; valaddr_reg:x5; val_offset:1623*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1623*FLEN/8, x9, x1, x4)

inst_566:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x22e and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0af and fs3 == 0 and fe3 == 0x0e and fm3 == 0x33d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x362e; op2val:0xc0af;
op3val:0x3b3d; valaddr_reg:x5; val_offset:1626*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1626*FLEN/8, x9, x1, x4)

inst_567:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x22e and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0af and fs3 == 0 and fe3 == 0x0e and fm3 == 0x33d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x362e; op2val:0xc0af;
op3val:0x3b3d; valaddr_reg:x5; val_offset:1629*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1629*FLEN/8, x9, x1, x4)

inst_568:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x22e and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0af and fs3 == 0 and fe3 == 0x0e and fm3 == 0x33d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x362e; op2val:0xc0af;
op3val:0x3b3d; valaddr_reg:x5; val_offset:1632*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1632*FLEN/8, x9, x1, x4)

inst_569:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x22e and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0af and fs3 == 0 and fe3 == 0x0e and fm3 == 0x33d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x362e; op2val:0xc0af;
op3val:0x3b3d; valaddr_reg:x5; val_offset:1635*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1635*FLEN/8, x9, x1, x4)

inst_570:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x346 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1cf and fs3 == 0 and fe3 == 0x0e and fm3 == 0x148 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3746; op2val:0xbdcf;
op3val:0x3948; valaddr_reg:x5; val_offset:1638*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1638*FLEN/8, x9, x1, x4)

inst_571:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x346 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1cf and fs3 == 0 and fe3 == 0x0e and fm3 == 0x148 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3746; op2val:0xbdcf;
op3val:0x3948; valaddr_reg:x5; val_offset:1641*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1641*FLEN/8, x9, x1, x4)

inst_572:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x346 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1cf and fs3 == 0 and fe3 == 0x0e and fm3 == 0x148 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3746; op2val:0xbdcf;
op3val:0x3948; valaddr_reg:x5; val_offset:1644*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1644*FLEN/8, x9, x1, x4)

inst_573:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x346 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1cf and fs3 == 0 and fe3 == 0x0e and fm3 == 0x148 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3746; op2val:0xbdcf;
op3val:0x3948; valaddr_reg:x5; val_offset:1647*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1647*FLEN/8, x9, x1, x4)

inst_574:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x346 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1cf and fs3 == 0 and fe3 == 0x0e and fm3 == 0x148 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3746; op2val:0xbdcf;
op3val:0x3948; valaddr_reg:x5; val_offset:1650*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1650*FLEN/8, x9, x1, x4)

inst_575:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2b4 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x25d and fs3 == 0 and fe3 == 0x0a and fm3 == 0x157 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x36b4; op2val:0xae5d;
op3val:0x2957; valaddr_reg:x5; val_offset:1653*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1653*FLEN/8, x9, x1, x4)

inst_576:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2b4 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x25d and fs3 == 0 and fe3 == 0x0a and fm3 == 0x157 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x36b4; op2val:0xae5d;
op3val:0x2957; valaddr_reg:x5; val_offset:1656*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1656*FLEN/8, x9, x1, x4)

inst_577:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2b4 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x25d and fs3 == 0 and fe3 == 0x0a and fm3 == 0x157 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x36b4; op2val:0xae5d;
op3val:0x2957; valaddr_reg:x5; val_offset:1659*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1659*FLEN/8, x9, x1, x4)

inst_578:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2b4 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x25d and fs3 == 0 and fe3 == 0x0a and fm3 == 0x157 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x36b4; op2val:0xae5d;
op3val:0x2957; valaddr_reg:x5; val_offset:1662*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1662*FLEN/8, x9, x1, x4)

inst_579:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2b4 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x25d and fs3 == 0 and fe3 == 0x0a and fm3 == 0x157 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x36b4; op2val:0xae5d;
op3val:0x2957; valaddr_reg:x5; val_offset:1665*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1665*FLEN/8, x9, x1, x4)

inst_580:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1ce and fs2 == 1 and fe2 == 0x10 and fm2 == 0x266 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0a5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31ce; op2val:0xc266;
op3val:0x38a5; valaddr_reg:x5; val_offset:1668*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1668*FLEN/8, x9, x1, x4)

inst_581:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1ce and fs2 == 1 and fe2 == 0x10 and fm2 == 0x266 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0a5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31ce; op2val:0xc266;
op3val:0x38a5; valaddr_reg:x5; val_offset:1671*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1671*FLEN/8, x9, x1, x4)

inst_582:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1ce and fs2 == 1 and fe2 == 0x10 and fm2 == 0x266 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0a5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31ce; op2val:0xc266;
op3val:0x38a5; valaddr_reg:x5; val_offset:1674*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1674*FLEN/8, x9, x1, x4)

inst_583:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1ce and fs2 == 1 and fe2 == 0x10 and fm2 == 0x266 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0a5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31ce; op2val:0xc266;
op3val:0x38a5; valaddr_reg:x5; val_offset:1677*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1677*FLEN/8, x9, x1, x4)

inst_584:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1ce and fs2 == 1 and fe2 == 0x10 and fm2 == 0x266 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0a5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31ce; op2val:0xc266;
op3val:0x38a5; valaddr_reg:x5; val_offset:1680*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1680*FLEN/8, x9, x1, x4)

inst_585:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1fc and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3a6 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1b9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31fc; op2val:0xbfa6;
op3val:0x35b9; valaddr_reg:x5; val_offset:1683*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1683*FLEN/8, x9, x1, x4)

inst_586:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1fc and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3a6 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1b9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31fc; op2val:0xbfa6;
op3val:0x35b9; valaddr_reg:x5; val_offset:1686*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1686*FLEN/8, x9, x1, x4)

inst_587:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1fc and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3a6 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1b9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31fc; op2val:0xbfa6;
op3val:0x35b9; valaddr_reg:x5; val_offset:1689*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1689*FLEN/8, x9, x1, x4)

inst_588:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1fc and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3a6 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1b9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31fc; op2val:0xbfa6;
op3val:0x35b9; valaddr_reg:x5; val_offset:1692*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1692*FLEN/8, x9, x1, x4)

inst_589:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1fc and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3a6 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1b9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31fc; op2val:0xbfa6;
op3val:0x35b9; valaddr_reg:x5; val_offset:1695*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1695*FLEN/8, x9, x1, x4)

inst_590:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x10b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x171 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2dc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x390b; op2val:0xbd71;
op3val:0x3adc; valaddr_reg:x5; val_offset:1698*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1698*FLEN/8, x9, x1, x4)

inst_591:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x10b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x171 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2dc and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x390b; op2val:0xbd71;
op3val:0x3adc; valaddr_reg:x5; val_offset:1701*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1701*FLEN/8, x9, x1, x4)

inst_592:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x10b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x171 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2dc and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x390b; op2val:0xbd71;
op3val:0x3adc; valaddr_reg:x5; val_offset:1704*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1704*FLEN/8, x9, x1, x4)

inst_593:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x10b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x171 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2dc and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x390b; op2val:0xbd71;
op3val:0x3adc; valaddr_reg:x5; val_offset:1707*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1707*FLEN/8, x9, x1, x4)

inst_594:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x10b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x171 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2dc and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x390b; op2val:0xbd71;
op3val:0x3adc; valaddr_reg:x5; val_offset:1710*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1710*FLEN/8, x9, x1, x4)

inst_595:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x277 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x051 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2fa and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3677; op2val:0xbc51;
op3val:0x36fa; valaddr_reg:x5; val_offset:1713*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1713*FLEN/8, x9, x1, x4)

inst_596:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x277 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x051 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2fa and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3677; op2val:0xbc51;
op3val:0x36fa; valaddr_reg:x5; val_offset:1716*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1716*FLEN/8, x9, x1, x4)

inst_597:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x277 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x051 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2fa and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3677; op2val:0xbc51;
op3val:0x36fa; valaddr_reg:x5; val_offset:1719*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1719*FLEN/8, x9, x1, x4)

inst_598:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x277 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x051 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2fa and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3677; op2val:0xbc51;
op3val:0x36fa; valaddr_reg:x5; val_offset:1722*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1722*FLEN/8, x9, x1, x4)

inst_599:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x277 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x051 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2fa and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3677; op2val:0xbc51;
op3val:0x36fa; valaddr_reg:x5; val_offset:1725*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1725*FLEN/8, x9, x1, x4)

inst_600:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x17b and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1fa and fs3 == 0 and fe3 == 0x0a and fm3 == 0x019 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x297b; op2val:0xb9fa;
op3val:0x2819; valaddr_reg:x5; val_offset:1728*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1728*FLEN/8, x9, x1, x4)

inst_601:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x17b and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1fa and fs3 == 0 and fe3 == 0x0a and fm3 == 0x019 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x297b; op2val:0xb9fa;
op3val:0x2819; valaddr_reg:x5; val_offset:1731*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1731*FLEN/8, x9, x1, x4)

inst_602:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x17b and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1fa and fs3 == 0 and fe3 == 0x0a and fm3 == 0x019 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x297b; op2val:0xb9fa;
op3val:0x2819; valaddr_reg:x5; val_offset:1734*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1734*FLEN/8, x9, x1, x4)

inst_603:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x17b and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1fa and fs3 == 0 and fe3 == 0x0a and fm3 == 0x019 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x297b; op2val:0xb9fa;
op3val:0x2819; valaddr_reg:x5; val_offset:1737*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1737*FLEN/8, x9, x1, x4)

inst_604:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x17b and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1fa and fs3 == 0 and fe3 == 0x0a and fm3 == 0x019 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x297b; op2val:0xb9fa;
op3val:0x2819; valaddr_reg:x5; val_offset:1740*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1740*FLEN/8, x9, x1, x4)

inst_605:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x243 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2a1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x130 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3643; op2val:0xbea1;
op3val:0x3930; valaddr_reg:x5; val_offset:1743*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1743*FLEN/8, x9, x1, x4)

inst_606:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x243 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2a1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x130 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3643; op2val:0xbea1;
op3val:0x3930; valaddr_reg:x5; val_offset:1746*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1746*FLEN/8, x9, x1, x4)

inst_607:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x243 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2a1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x130 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3643; op2val:0xbea1;
op3val:0x3930; valaddr_reg:x5; val_offset:1749*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1749*FLEN/8, x9, x1, x4)

inst_608:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x243 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2a1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x130 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3643; op2val:0xbea1;
op3val:0x3930; valaddr_reg:x5; val_offset:1752*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1752*FLEN/8, x9, x1, x4)

inst_609:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x243 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2a1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x130 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3643; op2val:0xbea1;
op3val:0x3930; valaddr_reg:x5; val_offset:1755*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1755*FLEN/8, x9, x1, x4)

inst_610:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2d2 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0af and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2ed2; op2val:0xc8af;
op3val:0x3bfe; valaddr_reg:x5; val_offset:1758*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1758*FLEN/8, x9, x1, x4)

inst_611:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2d2 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0af and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3fe and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2ed2; op2val:0xc8af;
op3val:0x3bfe; valaddr_reg:x5; val_offset:1761*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1761*FLEN/8, x9, x1, x4)

inst_612:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2d2 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0af and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3fe and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2ed2; op2val:0xc8af;
op3val:0x3bfe; valaddr_reg:x5; val_offset:1764*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1764*FLEN/8, x9, x1, x4)

inst_613:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2d2 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0af and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3fe and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2ed2; op2val:0xc8af;
op3val:0x3bfe; valaddr_reg:x5; val_offset:1767*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1767*FLEN/8, x9, x1, x4)

inst_614:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2d2 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0af and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3fe and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2ed2; op2val:0xc8af;
op3val:0x3bfe; valaddr_reg:x5; val_offset:1770*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1770*FLEN/8, x9, x1, x4)

inst_615:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3c9 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2f2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b22; op2val:0xb7c9;
op3val:0x36f2; valaddr_reg:x5; val_offset:1773*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1773*FLEN/8, x9, x1, x4)

inst_616:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3c9 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2f2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b22; op2val:0xb7c9;
op3val:0x36f2; valaddr_reg:x5; val_offset:1776*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1776*FLEN/8, x9, x1, x4)

inst_617:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3c9 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2f2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b22; op2val:0xb7c9;
op3val:0x36f2; valaddr_reg:x5; val_offset:1779*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1779*FLEN/8, x9, x1, x4)

inst_618:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3c9 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2f2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b22; op2val:0xb7c9;
op3val:0x36f2; valaddr_reg:x5; val_offset:1782*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1782*FLEN/8, x9, x1, x4)

inst_619:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3c9 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2f2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b22; op2val:0xb7c9;
op3val:0x36f2; valaddr_reg:x5; val_offset:1785*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1785*FLEN/8, x9, x1, x4)

inst_620:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x228 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x077 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2df and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3628; op2val:0xc077;
op3val:0x3adf; valaddr_reg:x5; val_offset:1788*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1788*FLEN/8, x9, x1, x4)

inst_621:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x228 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x077 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2df and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3628; op2val:0xc077;
op3val:0x3adf; valaddr_reg:x5; val_offset:1791*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1791*FLEN/8, x9, x1, x4)

inst_622:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x228 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x077 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2df and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3628; op2val:0xc077;
op3val:0x3adf; valaddr_reg:x5; val_offset:1794*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1794*FLEN/8, x9, x1, x4)

inst_623:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x228 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x077 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2df and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3628; op2val:0xc077;
op3val:0x3adf; valaddr_reg:x5; val_offset:1797*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1797*FLEN/8, x9, x1, x4)

inst_624:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x228 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x077 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2df and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3628; op2val:0xc077;
op3val:0x3adf; valaddr_reg:x5; val_offset:1800*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1800*FLEN/8, x9, x1, x4)

inst_625:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1ed and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0b1 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x2f5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35ed; op2val:0xb4b1;
op3val:0x2ef5; valaddr_reg:x5; val_offset:1803*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1803*FLEN/8, x9, x1, x4)

inst_626:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1ed and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0b1 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x2f5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35ed; op2val:0xb4b1;
op3val:0x2ef5; valaddr_reg:x5; val_offset:1806*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1806*FLEN/8, x9, x1, x4)

inst_627:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1ed and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0b1 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x2f5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35ed; op2val:0xb4b1;
op3val:0x2ef5; valaddr_reg:x5; val_offset:1809*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1809*FLEN/8, x9, x1, x4)

inst_628:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1ed and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0b1 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x2f5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35ed; op2val:0xb4b1;
op3val:0x2ef5; valaddr_reg:x5; val_offset:1812*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1812*FLEN/8, x9, x1, x4)

inst_629:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1ed and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0b1 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x2f5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35ed; op2val:0xb4b1;
op3val:0x2ef5; valaddr_reg:x5; val_offset:1815*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1815*FLEN/8, x9, x1, x4)

inst_630:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0fe and fs2 == 1 and fe2 == 0x0e and fm2 == 0x348 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x08b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38fe; op2val:0xbb48;
op3val:0x388b; valaddr_reg:x5; val_offset:1818*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1818*FLEN/8, x9, x1, x4)

inst_631:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0fe and fs2 == 1 and fe2 == 0x0e and fm2 == 0x348 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x08b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38fe; op2val:0xbb48;
op3val:0x388b; valaddr_reg:x5; val_offset:1821*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1821*FLEN/8, x9, x1, x4)

inst_632:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0fe and fs2 == 1 and fe2 == 0x0e and fm2 == 0x348 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x08b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38fe; op2val:0xbb48;
op3val:0x388b; valaddr_reg:x5; val_offset:1824*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1824*FLEN/8, x9, x1, x4)

inst_633:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0fe and fs2 == 1 and fe2 == 0x0e and fm2 == 0x348 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x08b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38fe; op2val:0xbb48;
op3val:0x388b; valaddr_reg:x5; val_offset:1827*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1827*FLEN/8, x9, x1, x4)

inst_634:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0fe and fs2 == 1 and fe2 == 0x0e and fm2 == 0x348 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x08b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38fe; op2val:0xbb48;
op3val:0x388b; valaddr_reg:x5; val_offset:1830*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1830*FLEN/8, x9, x1, x4)

inst_635:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x230 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x353 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1ab and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a30; op2val:0xbb53;
op3val:0x39ab; valaddr_reg:x5; val_offset:1833*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1833*FLEN/8, x9, x1, x4)

inst_636:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x230 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x353 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1ab and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a30; op2val:0xbb53;
op3val:0x39ab; valaddr_reg:x5; val_offset:1836*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1836*FLEN/8, x9, x1, x4)

inst_637:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x230 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x353 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1ab and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a30; op2val:0xbb53;
op3val:0x39ab; valaddr_reg:x5; val_offset:1839*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1839*FLEN/8, x9, x1, x4)

inst_638:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x230 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x353 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1ab and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a30; op2val:0xbb53;
op3val:0x39ab; valaddr_reg:x5; val_offset:1842*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1842*FLEN/8, x9, x1, x4)

inst_639:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x230 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x353 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1ab and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a30; op2val:0xbb53;
op3val:0x39ab; valaddr_reg:x5; val_offset:1845*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1845*FLEN/8, x9, x1, x4)

inst_640:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x311 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0f6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2711; op2val:0xcd9d;
op3val:0x38f6; valaddr_reg:x5; val_offset:1848*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1848*FLEN/8, x9, x1, x4)

inst_641:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x311 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0f6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2711; op2val:0xcd9d;
op3val:0x38f6; valaddr_reg:x5; val_offset:1851*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1851*FLEN/8, x9, x1, x4)

inst_642:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x311 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0f6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2711; op2val:0xcd9d;
op3val:0x38f6; valaddr_reg:x5; val_offset:1854*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1854*FLEN/8, x9, x1, x4)

inst_643:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x311 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0f6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2711; op2val:0xcd9d;
op3val:0x38f6; valaddr_reg:x5; val_offset:1857*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1857*FLEN/8, x9, x1, x4)

inst_644:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x311 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0f6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2711; op2val:0xcd9d;
op3val:0x38f6; valaddr_reg:x5; val_offset:1860*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1860*FLEN/8, x9, x1, x4)

inst_645:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x0fb and fs2 == 1 and fe2 == 0x10 and fm2 == 0x06e and fs3 == 0 and fe3 == 0x0b and fm3 == 0x186 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x28fb; op2val:0xc06e;
op3val:0x2d86; valaddr_reg:x5; val_offset:1863*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1863*FLEN/8, x9, x1, x4)

inst_646:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x0fb and fs2 == 1 and fe2 == 0x10 and fm2 == 0x06e and fs3 == 0 and fe3 == 0x0b and fm3 == 0x186 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x28fb; op2val:0xc06e;
op3val:0x2d86; valaddr_reg:x5; val_offset:1866*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1866*FLEN/8, x9, x1, x4)

inst_647:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x0fb and fs2 == 1 and fe2 == 0x10 and fm2 == 0x06e and fs3 == 0 and fe3 == 0x0b and fm3 == 0x186 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x28fb; op2val:0xc06e;
op3val:0x2d86; valaddr_reg:x5; val_offset:1869*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1869*FLEN/8, x9, x1, x4)

inst_648:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x0fb and fs2 == 1 and fe2 == 0x10 and fm2 == 0x06e and fs3 == 0 and fe3 == 0x0b and fm3 == 0x186 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x28fb; op2val:0xc06e;
op3val:0x2d86; valaddr_reg:x5; val_offset:1872*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1872*FLEN/8, x9, x1, x4)

inst_649:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x0fb and fs2 == 1 and fe2 == 0x10 and fm2 == 0x06e and fs3 == 0 and fe3 == 0x0b and fm3 == 0x186 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x28fb; op2val:0xc06e;
op3val:0x2d86; valaddr_reg:x5; val_offset:1875*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1875*FLEN/8, x9, x1, x4)

inst_650:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x277 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x352 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1eb and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3677; op2val:0xbf52;
op3val:0x39eb; valaddr_reg:x5; val_offset:1878*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1878*FLEN/8, x9, x1, x4)

inst_651:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x277 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x352 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1eb and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3677; op2val:0xbf52;
op3val:0x39eb; valaddr_reg:x5; val_offset:1881*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1881*FLEN/8, x9, x1, x4)

inst_652:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x277 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x352 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1eb and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3677; op2val:0xbf52;
op3val:0x39eb; valaddr_reg:x5; val_offset:1884*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1884*FLEN/8, x9, x1, x4)

inst_653:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x277 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x352 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1eb and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3677; op2val:0xbf52;
op3val:0x39eb; valaddr_reg:x5; val_offset:1887*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1887*FLEN/8, x9, x1, x4)

inst_654:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x277 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x352 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1eb and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3677; op2val:0xbf52;
op3val:0x39eb; valaddr_reg:x5; val_offset:1890*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1890*FLEN/8, x9, x1, x4)

inst_655:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x0e2 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x299 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x24e2; op2val:0xce99;
op3val:0x3807; valaddr_reg:x5; val_offset:1893*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1893*FLEN/8, x9, x1, x4)

inst_656:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x0e2 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x299 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x007 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x24e2; op2val:0xce99;
op3val:0x3807; valaddr_reg:x5; val_offset:1896*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1896*FLEN/8, x9, x1, x4)

inst_657:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x0e2 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x299 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x007 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x24e2; op2val:0xce99;
op3val:0x3807; valaddr_reg:x5; val_offset:1899*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1899*FLEN/8, x9, x1, x4)

inst_658:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x0e2 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x299 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x007 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x24e2; op2val:0xce99;
op3val:0x3807; valaddr_reg:x5; val_offset:1902*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1902*FLEN/8, x9, x1, x4)

inst_659:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x0e2 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x299 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x007 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x24e2; op2val:0xce99;
op3val:0x3807; valaddr_reg:x5; val_offset:1905*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1905*FLEN/8, x9, x1, x4)

inst_660:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ad and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0a8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x172 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ad; op2val:0xbca8;
op3val:0x3972; valaddr_reg:x5; val_offset:1908*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1908*FLEN/8, x9, x1, x4)

inst_661:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ad and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0a8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x172 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ad; op2val:0xbca8;
op3val:0x3972; valaddr_reg:x5; val_offset:1911*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1911*FLEN/8, x9, x1, x4)

inst_662:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ad and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0a8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x172 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ad; op2val:0xbca8;
op3val:0x3972; valaddr_reg:x5; val_offset:1914*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1914*FLEN/8, x9, x1, x4)

inst_663:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ad and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0a8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x172 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ad; op2val:0xbca8;
op3val:0x3972; valaddr_reg:x5; val_offset:1917*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1917*FLEN/8, x9, x1, x4)

inst_664:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ad and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0a8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x172 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ad; op2val:0xbca8;
op3val:0x3972; valaddr_reg:x5; val_offset:1920*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1920*FLEN/8, x9, x1, x4)

inst_665:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x00a and fs2 == 1 and fe2 == 0x14 and fm2 == 0x006 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x010 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x240a; op2val:0xd006;
op3val:0x3810; valaddr_reg:x5; val_offset:1923*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1923*FLEN/8, x9, x1, x4)

inst_666:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x00a and fs2 == 1 and fe2 == 0x14 and fm2 == 0x006 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x010 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x240a; op2val:0xd006;
op3val:0x3810; valaddr_reg:x5; val_offset:1926*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1926*FLEN/8, x9, x1, x4)

inst_667:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x00a and fs2 == 1 and fe2 == 0x14 and fm2 == 0x006 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x010 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x240a; op2val:0xd006;
op3val:0x3810; valaddr_reg:x5; val_offset:1929*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1929*FLEN/8, x9, x1, x4)

inst_668:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x00a and fs2 == 1 and fe2 == 0x14 and fm2 == 0x006 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x010 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x240a; op2val:0xd006;
op3val:0x3810; valaddr_reg:x5; val_offset:1932*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1932*FLEN/8, x9, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_6)

inst_669:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x00a and fs2 == 1 and fe2 == 0x14 and fm2 == 0x006 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x010 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x240a; op2val:0xd006;
op3val:0x3810; valaddr_reg:x5; val_offset:1935*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1935*FLEN/8, x9, x1, x4)

inst_670:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1dd and fs3 == 0 and fe3 == 0x0e and fm3 == 0x02f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39b5; op2val:0xb9dd;
op3val:0x382f; valaddr_reg:x5; val_offset:1938*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1938*FLEN/8, x9, x1, x4)

inst_671:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1dd and fs3 == 0 and fe3 == 0x0e and fm3 == 0x02f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39b5; op2val:0xb9dd;
op3val:0x382f; valaddr_reg:x5; val_offset:1941*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1941*FLEN/8, x9, x1, x4)

inst_672:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1dd and fs3 == 0 and fe3 == 0x0e and fm3 == 0x02f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39b5; op2val:0xb9dd;
op3val:0x382f; valaddr_reg:x5; val_offset:1944*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1944*FLEN/8, x9, x1, x4)

inst_673:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1dd and fs3 == 0 and fe3 == 0x0e and fm3 == 0x02f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39b5; op2val:0xb9dd;
op3val:0x382f; valaddr_reg:x5; val_offset:1947*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1947*FLEN/8, x9, x1, x4)

inst_674:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1dd and fs3 == 0 and fe3 == 0x0e and fm3 == 0x02f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39b5; op2val:0xb9dd;
op3val:0x382f; valaddr_reg:x5; val_offset:1950*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1950*FLEN/8, x9, x1, x4)

inst_675:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x306 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2e4 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x20d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b06; op2val:0xb6e4;
op3val:0x360d; valaddr_reg:x5; val_offset:1953*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1953*FLEN/8, x9, x1, x4)

inst_676:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x306 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2e4 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x20d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b06; op2val:0xb6e4;
op3val:0x360d; valaddr_reg:x5; val_offset:1956*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1956*FLEN/8, x9, x1, x4)

inst_677:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x306 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2e4 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x20d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b06; op2val:0xb6e4;
op3val:0x360d; valaddr_reg:x5; val_offset:1959*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1959*FLEN/8, x9, x1, x4)

inst_678:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x306 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2e4 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x20d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b06; op2val:0xb6e4;
op3val:0x360d; valaddr_reg:x5; val_offset:1962*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1962*FLEN/8, x9, x1, x4)

inst_679:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x306 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2e4 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x20d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b06; op2val:0xb6e4;
op3val:0x360d; valaddr_reg:x5; val_offset:1965*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1965*FLEN/8, x9, x1, x4)

inst_680:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x073 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x114 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1a7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3873; op2val:0xbd14;
op3val:0x39a7; valaddr_reg:x5; val_offset:1968*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1968*FLEN/8, x9, x1, x4)

inst_681:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x073 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x114 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1a7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3873; op2val:0xbd14;
op3val:0x39a7; valaddr_reg:x5; val_offset:1971*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1971*FLEN/8, x9, x1, x4)

inst_682:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x073 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x114 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1a7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3873; op2val:0xbd14;
op3val:0x39a7; valaddr_reg:x5; val_offset:1974*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1974*FLEN/8, x9, x1, x4)

inst_683:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x073 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x114 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1a7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3873; op2val:0xbd14;
op3val:0x39a7; valaddr_reg:x5; val_offset:1977*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1977*FLEN/8, x9, x1, x4)

inst_684:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x073 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x114 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1a7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3873; op2val:0xbd14;
op3val:0x39a7; valaddr_reg:x5; val_offset:1980*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1980*FLEN/8, x9, x1, x4)

inst_685:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2fc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x258 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x18b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32fc; op2val:0xba58;
op3val:0x318b; valaddr_reg:x5; val_offset:1983*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1983*FLEN/8, x9, x1, x4)

inst_686:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2fc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x258 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x18b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32fc; op2val:0xba58;
op3val:0x318b; valaddr_reg:x5; val_offset:1986*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 1986*FLEN/8, x9, x1, x4)

inst_687:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2fc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x258 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x18b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32fc; op2val:0xba58;
op3val:0x318b; valaddr_reg:x5; val_offset:1989*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 1989*FLEN/8, x9, x1, x4)

inst_688:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2fc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x258 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x18b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32fc; op2val:0xba58;
op3val:0x318b; valaddr_reg:x5; val_offset:1992*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 1992*FLEN/8, x9, x1, x4)

inst_689:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2fc and fs2 == 1 and fe2 == 0x0e and fm2 == 0x258 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x18b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32fc; op2val:0xba58;
op3val:0x318b; valaddr_reg:x5; val_offset:1995*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 1995*FLEN/8, x9, x1, x4)

inst_690:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3e4 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x394 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x37a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3be4; op2val:0xb794;
op3val:0x377a; valaddr_reg:x5; val_offset:1998*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 1998*FLEN/8, x9, x1, x4)

inst_691:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3e4 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x394 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x37a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3be4; op2val:0xb794;
op3val:0x377a; valaddr_reg:x5; val_offset:2001*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2001*FLEN/8, x9, x1, x4)

inst_692:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3e4 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x394 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x37a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3be4; op2val:0xb794;
op3val:0x377a; valaddr_reg:x5; val_offset:2004*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2004*FLEN/8, x9, x1, x4)

inst_693:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3e4 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x394 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x37a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3be4; op2val:0xb794;
op3val:0x377a; valaddr_reg:x5; val_offset:2007*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2007*FLEN/8, x9, x1, x4)

inst_694:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3e4 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x394 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x37a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3be4; op2val:0xb794;
op3val:0x377a; valaddr_reg:x5; val_offset:2010*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2010*FLEN/8, x9, x1, x4)

inst_695:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1cf and fs2 == 1 and fe2 == 0x0b and fm2 == 0x1b4 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x025 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39cf; op2val:0xadb4;
op3val:0x2c25; valaddr_reg:x5; val_offset:2013*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2013*FLEN/8, x9, x1, x4)

inst_696:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1cf and fs2 == 1 and fe2 == 0x0b and fm2 == 0x1b4 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x025 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39cf; op2val:0xadb4;
op3val:0x2c25; valaddr_reg:x5; val_offset:2016*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2016*FLEN/8, x9, x1, x4)

inst_697:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1cf and fs2 == 1 and fe2 == 0x0b and fm2 == 0x1b4 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x025 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39cf; op2val:0xadb4;
op3val:0x2c25; valaddr_reg:x5; val_offset:2019*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2019*FLEN/8, x9, x1, x4)

inst_698:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1cf and fs2 == 1 and fe2 == 0x0b and fm2 == 0x1b4 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x025 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39cf; op2val:0xadb4;
op3val:0x2c25; valaddr_reg:x5; val_offset:2022*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2022*FLEN/8, x9, x1, x4)

inst_699:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1cf and fs2 == 1 and fe2 == 0x0b and fm2 == 0x1b4 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x025 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39cf; op2val:0xadb4;
op3val:0x2c25; valaddr_reg:x5; val_offset:2025*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2025*FLEN/8, x9, x1, x4)

inst_700:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2fb and fs2 == 1 and fe2 == 0x10 and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x0e and fm3 == 0x208 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32fb; op2val:0xc2ea;
op3val:0x3a08; valaddr_reg:x5; val_offset:2028*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2028*FLEN/8, x9, x1, x4)

inst_701:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2fb and fs2 == 1 and fe2 == 0x10 and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x0e and fm3 == 0x208 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32fb; op2val:0xc2ea;
op3val:0x3a08; valaddr_reg:x5; val_offset:2031*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2031*FLEN/8, x9, x1, x4)

inst_702:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2fb and fs2 == 1 and fe2 == 0x10 and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x0e and fm3 == 0x208 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32fb; op2val:0xc2ea;
op3val:0x3a08; valaddr_reg:x5; val_offset:2034*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2034*FLEN/8, x9, x1, x4)

inst_703:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2fb and fs2 == 1 and fe2 == 0x10 and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x0e and fm3 == 0x208 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32fb; op2val:0xc2ea;
op3val:0x3a08; valaddr_reg:x5; val_offset:2037*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2037*FLEN/8, x9, x1, x4)

inst_704:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2fb and fs2 == 1 and fe2 == 0x10 and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x0e and fm3 == 0x208 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32fb; op2val:0xc2ea;
op3val:0x3a08; valaddr_reg:x5; val_offset:2040*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2040*FLEN/8, x9, x1, x4)

inst_705:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1db and fs2 == 1 and fe2 == 0x0f and fm2 == 0x09d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2c3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39db; op2val:0xbc9d;
op3val:0x3ac3; valaddr_reg:x5; val_offset:2043*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2043*FLEN/8, x9, x1, x4)

inst_706:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1db and fs2 == 1 and fe2 == 0x0f and fm2 == 0x09d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2c3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39db; op2val:0xbc9d;
op3val:0x3ac3; valaddr_reg:x5; val_offset:2046*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2046*FLEN/8, x9, x1, x4)

inst_707:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1db and fs2 == 1 and fe2 == 0x0f and fm2 == 0x09d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2c3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39db; op2val:0xbc9d;
op3val:0x3ac3; valaddr_reg:x5; val_offset:2049*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2049*FLEN/8, x9, x1, x4)

inst_708:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1db and fs2 == 1 and fe2 == 0x0f and fm2 == 0x09d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2c3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39db; op2val:0xbc9d;
op3val:0x3ac3; valaddr_reg:x5; val_offset:2052*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2052*FLEN/8, x9, x1, x4)

inst_709:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1db and fs2 == 1 and fe2 == 0x0f and fm2 == 0x09d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2c3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39db; op2val:0xbc9d;
op3val:0x3ac3; valaddr_reg:x5; val_offset:2055*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2055*FLEN/8, x9, x1, x4)

inst_710:
// fs1 == 0 and fe1 == 0x08 and fm1 == 0x1c0 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x3dd and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1a7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x21c0; op2val:0xd3dd;
op3val:0x39a7; valaddr_reg:x5; val_offset:2058*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2058*FLEN/8, x9, x1, x4)

inst_711:
// fs1 == 0 and fe1 == 0x08 and fm1 == 0x1c0 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x3dd and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1a7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x21c0; op2val:0xd3dd;
op3val:0x39a7; valaddr_reg:x5; val_offset:2061*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2061*FLEN/8, x9, x1, x4)

inst_712:
// fs1 == 0 and fe1 == 0x08 and fm1 == 0x1c0 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x3dd and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1a7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x21c0; op2val:0xd3dd;
op3val:0x39a7; valaddr_reg:x5; val_offset:2064*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2064*FLEN/8, x9, x1, x4)

inst_713:
// fs1 == 0 and fe1 == 0x08 and fm1 == 0x1c0 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x3dd and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1a7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x21c0; op2val:0xd3dd;
op3val:0x39a7; valaddr_reg:x5; val_offset:2067*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2067*FLEN/8, x9, x1, x4)

inst_714:
// fs1 == 0 and fe1 == 0x08 and fm1 == 0x1c0 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x3dd and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1a7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x21c0; op2val:0xd3dd;
op3val:0x39a7; valaddr_reg:x5; val_offset:2070*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2070*FLEN/8, x9, x1, x4)

inst_715:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x245 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x15c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x034 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3645; op2val:0xbd5c;
op3val:0x3834; valaddr_reg:x5; val_offset:2073*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2073*FLEN/8, x9, x1, x4)

inst_716:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x245 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x15c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x034 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3645; op2val:0xbd5c;
op3val:0x3834; valaddr_reg:x5; val_offset:2076*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2076*FLEN/8, x9, x1, x4)

inst_717:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x245 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x15c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x034 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3645; op2val:0xbd5c;
op3val:0x3834; valaddr_reg:x5; val_offset:2079*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2079*FLEN/8, x9, x1, x4)

inst_718:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x245 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x15c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x034 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3645; op2val:0xbd5c;
op3val:0x3834; valaddr_reg:x5; val_offset:2082*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2082*FLEN/8, x9, x1, x4)

inst_719:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x245 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x15c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x034 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3645; op2val:0xbd5c;
op3val:0x3834; valaddr_reg:x5; val_offset:2085*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2085*FLEN/8, x9, x1, x4)

inst_720:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1ae and fs2 == 1 and fe2 == 0x0f and fm2 == 0x076 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x256 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35ae; op2val:0xbc76;
op3val:0x3656; valaddr_reg:x5; val_offset:2088*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2088*FLEN/8, x9, x1, x4)

inst_721:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1ae and fs2 == 1 and fe2 == 0x0f and fm2 == 0x076 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x256 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35ae; op2val:0xbc76;
op3val:0x3656; valaddr_reg:x5; val_offset:2091*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2091*FLEN/8, x9, x1, x4)

inst_722:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1ae and fs2 == 1 and fe2 == 0x0f and fm2 == 0x076 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x256 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35ae; op2val:0xbc76;
op3val:0x3656; valaddr_reg:x5; val_offset:2094*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2094*FLEN/8, x9, x1, x4)

inst_723:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1ae and fs2 == 1 and fe2 == 0x0f and fm2 == 0x076 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x256 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35ae; op2val:0xbc76;
op3val:0x3656; valaddr_reg:x5; val_offset:2097*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2097*FLEN/8, x9, x1, x4)

inst_724:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1ae and fs2 == 1 and fe2 == 0x0f and fm2 == 0x076 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x256 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35ae; op2val:0xbc76;
op3val:0x3656; valaddr_reg:x5; val_offset:2100*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2100*FLEN/8, x9, x1, x4)

inst_725:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x01a and fs2 == 1 and fe2 == 0x10 and fm2 == 0x2df and fs3 == 0 and fe3 == 0x0e and fm3 == 0x30d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x341a; op2val:0xc2df;
op3val:0x3b0d; valaddr_reg:x5; val_offset:2103*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2103*FLEN/8, x9, x1, x4)

inst_726:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x01a and fs2 == 1 and fe2 == 0x10 and fm2 == 0x2df and fs3 == 0 and fe3 == 0x0e and fm3 == 0x30d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x341a; op2val:0xc2df;
op3val:0x3b0d; valaddr_reg:x5; val_offset:2106*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2106*FLEN/8, x9, x1, x4)

inst_727:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x01a and fs2 == 1 and fe2 == 0x10 and fm2 == 0x2df and fs3 == 0 and fe3 == 0x0e and fm3 == 0x30d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x341a; op2val:0xc2df;
op3val:0x3b0d; valaddr_reg:x5; val_offset:2109*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2109*FLEN/8, x9, x1, x4)

inst_728:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x01a and fs2 == 1 and fe2 == 0x10 and fm2 == 0x2df and fs3 == 0 and fe3 == 0x0e and fm3 == 0x30d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x341a; op2val:0xc2df;
op3val:0x3b0d; valaddr_reg:x5; val_offset:2112*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2112*FLEN/8, x9, x1, x4)

inst_729:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x01a and fs2 == 1 and fe2 == 0x10 and fm2 == 0x2df and fs3 == 0 and fe3 == 0x0e and fm3 == 0x30d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x341a; op2val:0xc2df;
op3val:0x3b0d; valaddr_reg:x5; val_offset:2115*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2115*FLEN/8, x9, x1, x4)

inst_730:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3ab and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1d5 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x198 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x33ab; op2val:0xc1d5;
op3val:0x3998; valaddr_reg:x5; val_offset:2118*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2118*FLEN/8, x9, x1, x4)

inst_731:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3ab and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1d5 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x198 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x33ab; op2val:0xc1d5;
op3val:0x3998; valaddr_reg:x5; val_offset:2121*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2121*FLEN/8, x9, x1, x4)

inst_732:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3ab and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1d5 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x198 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x33ab; op2val:0xc1d5;
op3val:0x3998; valaddr_reg:x5; val_offset:2124*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2124*FLEN/8, x9, x1, x4)

inst_733:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3ab and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1d5 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x198 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x33ab; op2val:0xc1d5;
op3val:0x3998; valaddr_reg:x5; val_offset:2127*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2127*FLEN/8, x9, x1, x4)

inst_734:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3ab and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1d5 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x198 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x33ab; op2val:0xc1d5;
op3val:0x3998; valaddr_reg:x5; val_offset:2130*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2130*FLEN/8, x9, x1, x4)

inst_735:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x376 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1b1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x14f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3776; op2val:0xbdb1;
op3val:0x394f; valaddr_reg:x5; val_offset:2133*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2133*FLEN/8, x9, x1, x4)

inst_736:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x376 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1b1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x14f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3776; op2val:0xbdb1;
op3val:0x394f; valaddr_reg:x5; val_offset:2136*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2136*FLEN/8, x9, x1, x4)

inst_737:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x376 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1b1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x14f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3776; op2val:0xbdb1;
op3val:0x394f; valaddr_reg:x5; val_offset:2139*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2139*FLEN/8, x9, x1, x4)

inst_738:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x376 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1b1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x14f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3776; op2val:0xbdb1;
op3val:0x394f; valaddr_reg:x5; val_offset:2142*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2142*FLEN/8, x9, x1, x4)

inst_739:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x376 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1b1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x14f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3776; op2val:0xbdb1;
op3val:0x394f; valaddr_reg:x5; val_offset:2145*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2145*FLEN/8, x9, x1, x4)

inst_740:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a0 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x159 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x385 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a0; op2val:0xb959;
op3val:0x3785; valaddr_reg:x5; val_offset:2148*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2148*FLEN/8, x9, x1, x4)

inst_741:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a0 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x159 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x385 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a0; op2val:0xb959;
op3val:0x3785; valaddr_reg:x5; val_offset:2151*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2151*FLEN/8, x9, x1, x4)

inst_742:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a0 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x159 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x385 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a0; op2val:0xb959;
op3val:0x3785; valaddr_reg:x5; val_offset:2154*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2154*FLEN/8, x9, x1, x4)

inst_743:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a0 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x159 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x385 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a0; op2val:0xb959;
op3val:0x3785; valaddr_reg:x5; val_offset:2157*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2157*FLEN/8, x9, x1, x4)

inst_744:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a0 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x159 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x385 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a0; op2val:0xb959;
op3val:0x3785; valaddr_reg:x5; val_offset:2160*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2160*FLEN/8, x9, x1, x4)

inst_745:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x049 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0c5 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x11c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3849; op2val:0xbcc5;
op3val:0x391c; valaddr_reg:x5; val_offset:2163*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2163*FLEN/8, x9, x1, x4)

inst_746:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x049 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0c5 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x11c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3849; op2val:0xbcc5;
op3val:0x391c; valaddr_reg:x5; val_offset:2166*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2166*FLEN/8, x9, x1, x4)

inst_747:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x049 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0c5 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x11c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3849; op2val:0xbcc5;
op3val:0x391c; valaddr_reg:x5; val_offset:2169*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2169*FLEN/8, x9, x1, x4)

inst_748:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x049 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0c5 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x11c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3849; op2val:0xbcc5;
op3val:0x391c; valaddr_reg:x5; val_offset:2172*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2172*FLEN/8, x9, x1, x4)

inst_749:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x049 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0c5 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x11c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3849; op2val:0xbcc5;
op3val:0x391c; valaddr_reg:x5; val_offset:2175*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2175*FLEN/8, x9, x1, x4)

inst_750:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x014 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x26a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x28c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3414; op2val:0xbe6a;
op3val:0x368c; valaddr_reg:x5; val_offset:2178*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2178*FLEN/8, x9, x1, x4)

inst_751:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x014 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x26a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x28c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3414; op2val:0xbe6a;
op3val:0x368c; valaddr_reg:x5; val_offset:2181*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2181*FLEN/8, x9, x1, x4)

inst_752:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x014 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x26a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x28c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3414; op2val:0xbe6a;
op3val:0x368c; valaddr_reg:x5; val_offset:2184*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2184*FLEN/8, x9, x1, x4)

inst_753:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x014 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x26a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x28c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3414; op2val:0xbe6a;
op3val:0x368c; valaddr_reg:x5; val_offset:2187*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2187*FLEN/8, x9, x1, x4)

inst_754:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x014 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x26a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x28c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3414; op2val:0xbe6a;
op3val:0x368c; valaddr_reg:x5; val_offset:2190*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2190*FLEN/8, x9, x1, x4)

inst_755:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x234 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1fb and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bb5; op2val:0xba34;
op3val:0x39fb; valaddr_reg:x5; val_offset:2193*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2193*FLEN/8, x9, x1, x4)

inst_756:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x234 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1fb and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bb5; op2val:0xba34;
op3val:0x39fb; valaddr_reg:x5; val_offset:2196*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2196*FLEN/8, x9, x1, x4)

inst_757:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x234 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1fb and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bb5; op2val:0xba34;
op3val:0x39fb; valaddr_reg:x5; val_offset:2199*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2199*FLEN/8, x9, x1, x4)

inst_758:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x234 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1fb and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bb5; op2val:0xba34;
op3val:0x39fb; valaddr_reg:x5; val_offset:2202*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2202*FLEN/8, x9, x1, x4)

inst_759:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x234 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1fb and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bb5; op2val:0xba34;
op3val:0x39fb; valaddr_reg:x5; val_offset:2205*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2205*FLEN/8, x9, x1, x4)

inst_760:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x05a and fs2 == 1 and fe2 == 0x0c and fm2 == 0x0e7 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x157 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x385a; op2val:0xb0e7;
op3val:0x2d57; valaddr_reg:x5; val_offset:2208*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2208*FLEN/8, x9, x1, x4)

inst_761:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x05a and fs2 == 1 and fe2 == 0x0c and fm2 == 0x0e7 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x157 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x385a; op2val:0xb0e7;
op3val:0x2d57; valaddr_reg:x5; val_offset:2211*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2211*FLEN/8, x9, x1, x4)

inst_762:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x05a and fs2 == 1 and fe2 == 0x0c and fm2 == 0x0e7 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x157 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x385a; op2val:0xb0e7;
op3val:0x2d57; valaddr_reg:x5; val_offset:2214*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2214*FLEN/8, x9, x1, x4)

inst_763:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x05a and fs2 == 1 and fe2 == 0x0c and fm2 == 0x0e7 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x157 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x385a; op2val:0xb0e7;
op3val:0x2d57; valaddr_reg:x5; val_offset:2217*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2217*FLEN/8, x9, x1, x4)

inst_764:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x05a and fs2 == 1 and fe2 == 0x0c and fm2 == 0x0e7 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x157 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x385a; op2val:0xb0e7;
op3val:0x2d57; valaddr_reg:x5; val_offset:2220*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2220*FLEN/8, x9, x1, x4)

inst_765:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x32c and fs2 == 1 and fe2 == 0x11 and fm2 == 0x00d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x345 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2f2c; op2val:0xc40d;
op3val:0x3745; valaddr_reg:x5; val_offset:2223*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2223*FLEN/8, x9, x1, x4)

inst_766:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x32c and fs2 == 1 and fe2 == 0x11 and fm2 == 0x00d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x345 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2f2c; op2val:0xc40d;
op3val:0x3745; valaddr_reg:x5; val_offset:2226*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2226*FLEN/8, x9, x1, x4)

inst_767:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x32c and fs2 == 1 and fe2 == 0x11 and fm2 == 0x00d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x345 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2f2c; op2val:0xc40d;
op3val:0x3745; valaddr_reg:x5; val_offset:2229*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2229*FLEN/8, x9, x1, x4)

inst_768:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x32c and fs2 == 1 and fe2 == 0x11 and fm2 == 0x00d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x345 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2f2c; op2val:0xc40d;
op3val:0x3745; valaddr_reg:x5; val_offset:2232*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2232*FLEN/8, x9, x1, x4)

inst_769:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x32c and fs2 == 1 and fe2 == 0x11 and fm2 == 0x00d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x345 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2f2c; op2val:0xc40d;
op3val:0x3745; valaddr_reg:x5; val_offset:2235*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2235*FLEN/8, x9, x1, x4)

inst_770:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3e2 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x332 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x317 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3be2; op2val:0xb332;
op3val:0x3317; valaddr_reg:x5; val_offset:2238*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2238*FLEN/8, x9, x1, x4)

inst_771:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3e2 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x332 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x317 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3be2; op2val:0xb332;
op3val:0x3317; valaddr_reg:x5; val_offset:2241*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2241*FLEN/8, x9, x1, x4)

inst_772:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3e2 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x332 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x317 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3be2; op2val:0xb332;
op3val:0x3317; valaddr_reg:x5; val_offset:2244*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2244*FLEN/8, x9, x1, x4)

inst_773:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3e2 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x332 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x317 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3be2; op2val:0xb332;
op3val:0x3317; valaddr_reg:x5; val_offset:2247*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2247*FLEN/8, x9, x1, x4)

inst_774:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3e2 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x332 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x317 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3be2; op2val:0xb332;
op3val:0x3317; valaddr_reg:x5; val_offset:2250*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2250*FLEN/8, x9, x1, x4)

inst_775:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x094 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1ee and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2ca and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3894; op2val:0xb9ee;
op3val:0x36ca; valaddr_reg:x5; val_offset:2253*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2253*FLEN/8, x9, x1, x4)

inst_776:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x094 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1ee and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2ca and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3894; op2val:0xb9ee;
op3val:0x36ca; valaddr_reg:x5; val_offset:2256*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2256*FLEN/8, x9, x1, x4)

inst_777:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x094 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1ee and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2ca and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3894; op2val:0xb9ee;
op3val:0x36ca; valaddr_reg:x5; val_offset:2259*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2259*FLEN/8, x9, x1, x4)

inst_778:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x094 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1ee and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2ca and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3894; op2val:0xb9ee;
op3val:0x36ca; valaddr_reg:x5; val_offset:2262*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2262*FLEN/8, x9, x1, x4)

inst_779:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x094 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1ee and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2ca and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3894; op2val:0xb9ee;
op3val:0x36ca; valaddr_reg:x5; val_offset:2265*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2265*FLEN/8, x9, x1, x4)

inst_780:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0ab and fs2 == 1 and fe2 == 0x0f and fm2 == 0x10a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1e2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34ab; op2val:0xbd0a;
op3val:0x35e2; valaddr_reg:x5; val_offset:2268*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2268*FLEN/8, x9, x1, x4)

inst_781:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0ab and fs2 == 1 and fe2 == 0x0f and fm2 == 0x10a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1e2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34ab; op2val:0xbd0a;
op3val:0x35e2; valaddr_reg:x5; val_offset:2271*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2271*FLEN/8, x9, x1, x4)

inst_782:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0ab and fs2 == 1 and fe2 == 0x0f and fm2 == 0x10a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1e2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34ab; op2val:0xbd0a;
op3val:0x35e2; valaddr_reg:x5; val_offset:2274*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2274*FLEN/8, x9, x1, x4)

inst_783:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0ab and fs2 == 1 and fe2 == 0x0f and fm2 == 0x10a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1e2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34ab; op2val:0xbd0a;
op3val:0x35e2; valaddr_reg:x5; val_offset:2277*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2277*FLEN/8, x9, x1, x4)

inst_784:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0ab and fs2 == 1 and fe2 == 0x0f and fm2 == 0x10a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1e2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34ab; op2val:0xbd0a;
op3val:0x35e2; valaddr_reg:x5; val_offset:2280*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2280*FLEN/8, x9, x1, x4)

inst_785:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x025 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x173 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x1a7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3825; op2val:0xb173;
op3val:0x2da7; valaddr_reg:x5; val_offset:2283*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2283*FLEN/8, x9, x1, x4)

inst_786:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x025 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x173 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x1a7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3825; op2val:0xb173;
op3val:0x2da7; valaddr_reg:x5; val_offset:2286*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2286*FLEN/8, x9, x1, x4)

inst_787:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x025 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x173 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x1a7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3825; op2val:0xb173;
op3val:0x2da7; valaddr_reg:x5; val_offset:2289*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2289*FLEN/8, x9, x1, x4)

inst_788:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x025 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x173 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x1a7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3825; op2val:0xb173;
op3val:0x2da7; valaddr_reg:x5; val_offset:2292*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2292*FLEN/8, x9, x1, x4)

inst_789:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x025 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x173 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x1a7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3825; op2val:0xb173;
op3val:0x2da7; valaddr_reg:x5; val_offset:2295*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2295*FLEN/8, x9, x1, x4)

inst_790:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ea and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3ea and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0dd and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ea; op2val:0xbbea;
op3val:0x38dd; valaddr_reg:x5; val_offset:2298*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2298*FLEN/8, x9, x1, x4)

inst_791:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ea and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3ea and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0dd and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ea; op2val:0xbbea;
op3val:0x38dd; valaddr_reg:x5; val_offset:2301*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2301*FLEN/8, x9, x1, x4)

inst_792:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ea and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3ea and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0dd and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ea; op2val:0xbbea;
op3val:0x38dd; valaddr_reg:x5; val_offset:2304*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2304*FLEN/8, x9, x1, x4)

inst_793:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ea and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3ea and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0dd and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ea; op2val:0xbbea;
op3val:0x38dd; valaddr_reg:x5; val_offset:2307*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2307*FLEN/8, x9, x1, x4)

inst_794:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ea and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3ea and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0dd and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ea; op2val:0xbbea;
op3val:0x38dd; valaddr_reg:x5; val_offset:2310*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2310*FLEN/8, x9, x1, x4)

inst_795:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x0bd and fs2 == 1 and fe2 == 0x11 and fm2 == 0x16c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x26d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x30bd; op2val:0xc56c;
op3val:0x3a6d; valaddr_reg:x5; val_offset:2313*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2313*FLEN/8, x9, x1, x4)

inst_796:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x0bd and fs2 == 1 and fe2 == 0x11 and fm2 == 0x16c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x26d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x30bd; op2val:0xc56c;
op3val:0x3a6d; valaddr_reg:x5; val_offset:2316*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2316*FLEN/8, x9, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_7)

inst_797:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x0bd and fs2 == 1 and fe2 == 0x11 and fm2 == 0x16c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x26d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x30bd; op2val:0xc56c;
op3val:0x3a6d; valaddr_reg:x5; val_offset:2319*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2319*FLEN/8, x9, x1, x4)

inst_798:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x0bd and fs2 == 1 and fe2 == 0x11 and fm2 == 0x16c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x26d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x30bd; op2val:0xc56c;
op3val:0x3a6d; valaddr_reg:x5; val_offset:2322*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2322*FLEN/8, x9, x1, x4)

inst_799:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x0bd and fs2 == 1 and fe2 == 0x11 and fm2 == 0x16c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x26d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x30bd; op2val:0xc56c;
op3val:0x3a6d; valaddr_reg:x5; val_offset:2325*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2325*FLEN/8, x9, x1, x4)

inst_800:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a0 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3ba and fs3 == 0 and fe3 == 0x0c and fm3 == 0x170 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a0; op2val:0xb3ba;
op3val:0x3170; valaddr_reg:x5; val_offset:2328*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2328*FLEN/8, x9, x1, x4)

inst_801:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a0 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3ba and fs3 == 0 and fe3 == 0x0c and fm3 == 0x170 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a0; op2val:0xb3ba;
op3val:0x3170; valaddr_reg:x5; val_offset:2331*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2331*FLEN/8, x9, x1, x4)

inst_802:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a0 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3ba and fs3 == 0 and fe3 == 0x0c and fm3 == 0x170 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a0; op2val:0xb3ba;
op3val:0x3170; valaddr_reg:x5; val_offset:2334*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2334*FLEN/8, x9, x1, x4)

inst_803:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a0 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3ba and fs3 == 0 and fe3 == 0x0c and fm3 == 0x170 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a0; op2val:0xb3ba;
op3val:0x3170; valaddr_reg:x5; val_offset:2337*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2337*FLEN/8, x9, x1, x4)

inst_804:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a0 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3ba and fs3 == 0 and fe3 == 0x0c and fm3 == 0x170 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a0; op2val:0xb3ba;
op3val:0x3170; valaddr_reg:x5; val_offset:2340*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2340*FLEN/8, x9, x1, x4)

inst_805:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x378 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x19b and fs3 == 0 and fe3 == 0x0c and fm3 == 0x13d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b78; op2val:0xb19b;
op3val:0x313d; valaddr_reg:x5; val_offset:2343*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2343*FLEN/8, x9, x1, x4)

inst_806:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x378 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x19b and fs3 == 0 and fe3 == 0x0c and fm3 == 0x13d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b78; op2val:0xb19b;
op3val:0x313d; valaddr_reg:x5; val_offset:2346*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2346*FLEN/8, x9, x1, x4)

inst_807:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x378 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x19b and fs3 == 0 and fe3 == 0x0c and fm3 == 0x13d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b78; op2val:0xb19b;
op3val:0x313d; valaddr_reg:x5; val_offset:2349*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2349*FLEN/8, x9, x1, x4)

inst_808:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x378 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x19b and fs3 == 0 and fe3 == 0x0c and fm3 == 0x13d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b78; op2val:0xb19b;
op3val:0x313d; valaddr_reg:x5; val_offset:2352*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2352*FLEN/8, x9, x1, x4)

inst_809:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x378 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x19b and fs3 == 0 and fe3 == 0x0c and fm3 == 0x13d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b78; op2val:0xb19b;
op3val:0x313d; valaddr_reg:x5; val_offset:2355*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2355*FLEN/8, x9, x1, x4)

inst_810:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0e3 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x36d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x089 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34e3; op2val:0xbf6d;
op3val:0x3889; valaddr_reg:x5; val_offset:2358*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2358*FLEN/8, x9, x1, x4)

inst_811:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0e3 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x36d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x089 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34e3; op2val:0xbf6d;
op3val:0x3889; valaddr_reg:x5; val_offset:2361*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2361*FLEN/8, x9, x1, x4)

inst_812:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0e3 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x36d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x089 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34e3; op2val:0xbf6d;
op3val:0x3889; valaddr_reg:x5; val_offset:2364*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2364*FLEN/8, x9, x1, x4)

inst_813:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0e3 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x36d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x089 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34e3; op2val:0xbf6d;
op3val:0x3889; valaddr_reg:x5; val_offset:2367*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2367*FLEN/8, x9, x1, x4)

inst_814:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0e3 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x36d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x089 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34e3; op2val:0xbf6d;
op3val:0x3889; valaddr_reg:x5; val_offset:2370*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2370*FLEN/8, x9, x1, x4)

inst_815:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1b5 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0ea and fs3 == 0 and fe3 == 0x0c and fm3 == 0x304 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39b5; op2val:0xb4ea;
op3val:0x3304; valaddr_reg:x5; val_offset:2373*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2373*FLEN/8, x9, x1, x4)

inst_816:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1b5 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0ea and fs3 == 0 and fe3 == 0x0c and fm3 == 0x304 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39b5; op2val:0xb4ea;
op3val:0x3304; valaddr_reg:x5; val_offset:2376*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2376*FLEN/8, x9, x1, x4)

inst_817:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1b5 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0ea and fs3 == 0 and fe3 == 0x0c and fm3 == 0x304 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39b5; op2val:0xb4ea;
op3val:0x3304; valaddr_reg:x5; val_offset:2379*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2379*FLEN/8, x9, x1, x4)

inst_818:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1b5 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0ea and fs3 == 0 and fe3 == 0x0c and fm3 == 0x304 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39b5; op2val:0xb4ea;
op3val:0x3304; valaddr_reg:x5; val_offset:2382*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2382*FLEN/8, x9, x1, x4)

inst_819:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1b5 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0ea and fs3 == 0 and fe3 == 0x0c and fm3 == 0x304 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39b5; op2val:0xb4ea;
op3val:0x3304; valaddr_reg:x5; val_offset:2385*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2385*FLEN/8, x9, x1, x4)

inst_820:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0cb and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2db and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2db8; op2val:0xc8cb;
op3val:0x3adb; valaddr_reg:x5; val_offset:2388*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2388*FLEN/8, x9, x1, x4)

inst_821:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0cb and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2db and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2db8; op2val:0xc8cb;
op3val:0x3adb; valaddr_reg:x5; val_offset:2391*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2391*FLEN/8, x9, x1, x4)

inst_822:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0cb and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2db and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2db8; op2val:0xc8cb;
op3val:0x3adb; valaddr_reg:x5; val_offset:2394*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2394*FLEN/8, x9, x1, x4)

inst_823:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0cb and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2db and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2db8; op2val:0xc8cb;
op3val:0x3adb; valaddr_reg:x5; val_offset:2397*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2397*FLEN/8, x9, x1, x4)

inst_824:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0cb and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2db and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2db8; op2val:0xc8cb;
op3val:0x3adb; valaddr_reg:x5; val_offset:2400*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2400*FLEN/8, x9, x1, x4)

inst_825:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x02c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x0d and fm3 == 0x337 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x382c; op2val:0xbaea;
op3val:0x3737; valaddr_reg:x5; val_offset:2403*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2403*FLEN/8, x9, x1, x4)

inst_826:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x02c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x0d and fm3 == 0x337 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x382c; op2val:0xbaea;
op3val:0x3737; valaddr_reg:x5; val_offset:2406*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2406*FLEN/8, x9, x1, x4)

inst_827:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x02c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x0d and fm3 == 0x337 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x382c; op2val:0xbaea;
op3val:0x3737; valaddr_reg:x5; val_offset:2409*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2409*FLEN/8, x9, x1, x4)

inst_828:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x02c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x0d and fm3 == 0x337 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x382c; op2val:0xbaea;
op3val:0x3737; valaddr_reg:x5; val_offset:2412*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2412*FLEN/8, x9, x1, x4)

inst_829:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x02c and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x0d and fm3 == 0x337 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x382c; op2val:0xbaea;
op3val:0x3737; valaddr_reg:x5; val_offset:2415*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2415*FLEN/8, x9, x1, x4)

inst_830:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x004 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x154 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x15a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3804; op2val:0xbd54;
op3val:0x395a; valaddr_reg:x5; val_offset:2418*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2418*FLEN/8, x9, x1, x4)

inst_831:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x004 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x154 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x15a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3804; op2val:0xbd54;
op3val:0x395a; valaddr_reg:x5; val_offset:2421*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2421*FLEN/8, x9, x1, x4)

inst_832:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x004 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x154 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x15a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3804; op2val:0xbd54;
op3val:0x395a; valaddr_reg:x5; val_offset:2424*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2424*FLEN/8, x9, x1, x4)

inst_833:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x004 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x154 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x15a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3804; op2val:0xbd54;
op3val:0x395a; valaddr_reg:x5; val_offset:2427*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2427*FLEN/8, x9, x1, x4)

inst_834:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x004 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x154 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x15a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3804; op2val:0xbd54;
op3val:0x395a; valaddr_reg:x5; val_offset:2430*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2430*FLEN/8, x9, x1, x4)

inst_835:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2c5 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3d3 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2a0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ac5; op2val:0xb7d3;
op3val:0x36a0; valaddr_reg:x5; val_offset:2433*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2433*FLEN/8, x9, x1, x4)

inst_836:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2c5 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3d3 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2a0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ac5; op2val:0xb7d3;
op3val:0x36a0; valaddr_reg:x5; val_offset:2436*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2436*FLEN/8, x9, x1, x4)

inst_837:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2c5 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3d3 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2a0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ac5; op2val:0xb7d3;
op3val:0x36a0; valaddr_reg:x5; val_offset:2439*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2439*FLEN/8, x9, x1, x4)

inst_838:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2c5 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3d3 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2a0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ac5; op2val:0xb7d3;
op3val:0x36a0; valaddr_reg:x5; val_offset:2442*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2442*FLEN/8, x9, x1, x4)

inst_839:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2c5 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3d3 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2a0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ac5; op2val:0xb7d3;
op3val:0x36a0; valaddr_reg:x5; val_offset:2445*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2445*FLEN/8, x9, x1, x4)

inst_840:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x205 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0f2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x373 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3205; op2val:0xc4f2;
op3val:0x3b73; valaddr_reg:x5; val_offset:2448*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2448*FLEN/8, x9, x1, x4)

inst_841:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x205 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0f2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x373 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3205; op2val:0xc4f2;
op3val:0x3b73; valaddr_reg:x5; val_offset:2451*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2451*FLEN/8, x9, x1, x4)

inst_842:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x205 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0f2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x373 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3205; op2val:0xc4f2;
op3val:0x3b73; valaddr_reg:x5; val_offset:2454*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2454*FLEN/8, x9, x1, x4)

inst_843:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x205 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0f2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x373 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3205; op2val:0xc4f2;
op3val:0x3b73; valaddr_reg:x5; val_offset:2457*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2457*FLEN/8, x9, x1, x4)

inst_844:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x205 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0f2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x373 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3205; op2val:0xc4f2;
op3val:0x3b73; valaddr_reg:x5; val_offset:2460*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2460*FLEN/8, x9, x1, x4)

inst_845:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x228 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x37f and fs3 == 0 and fe3 == 0x0c and fm3 == 0x1c6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a28; op2val:0xb37f;
op3val:0x31c6; valaddr_reg:x5; val_offset:2463*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2463*FLEN/8, x9, x1, x4)

inst_846:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x228 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x37f and fs3 == 0 and fe3 == 0x0c and fm3 == 0x1c6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a28; op2val:0xb37f;
op3val:0x31c6; valaddr_reg:x5; val_offset:2466*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2466*FLEN/8, x9, x1, x4)

inst_847:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x228 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x37f and fs3 == 0 and fe3 == 0x0c and fm3 == 0x1c6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a28; op2val:0xb37f;
op3val:0x31c6; valaddr_reg:x5; val_offset:2469*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2469*FLEN/8, x9, x1, x4)

inst_848:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x228 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x37f and fs3 == 0 and fe3 == 0x0c and fm3 == 0x1c6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a28; op2val:0xb37f;
op3val:0x31c6; valaddr_reg:x5; val_offset:2472*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2472*FLEN/8, x9, x1, x4)

inst_849:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x228 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x37f and fs3 == 0 and fe3 == 0x0c and fm3 == 0x1c6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a28; op2val:0xb37f;
op3val:0x31c6; valaddr_reg:x5; val_offset:2475*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2475*FLEN/8, x9, x1, x4)

inst_850:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2aa and fs2 == 1 and fe2 == 0x0f and fm2 == 0x275 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x162 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32aa; op2val:0xbe75;
op3val:0x3562; valaddr_reg:x5; val_offset:2478*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2478*FLEN/8, x9, x1, x4)

inst_851:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2aa and fs2 == 1 and fe2 == 0x0f and fm2 == 0x275 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x162 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32aa; op2val:0xbe75;
op3val:0x3562; valaddr_reg:x5; val_offset:2481*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2481*FLEN/8, x9, x1, x4)

inst_852:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2aa and fs2 == 1 and fe2 == 0x0f and fm2 == 0x275 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x162 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32aa; op2val:0xbe75;
op3val:0x3562; valaddr_reg:x5; val_offset:2484*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2484*FLEN/8, x9, x1, x4)

inst_853:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2aa and fs2 == 1 and fe2 == 0x0f and fm2 == 0x275 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x162 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32aa; op2val:0xbe75;
op3val:0x3562; valaddr_reg:x5; val_offset:2487*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2487*FLEN/8, x9, x1, x4)

inst_854:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2aa and fs2 == 1 and fe2 == 0x0f and fm2 == 0x275 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x162 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32aa; op2val:0xbe75;
op3val:0x3562; valaddr_reg:x5; val_offset:2490*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2490*FLEN/8, x9, x1, x4)

inst_855:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3cb and fs2 == 1 and fe2 == 0x0d and fm2 == 0x08d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x070 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bcb; op2val:0xb48d;
op3val:0x3470; valaddr_reg:x5; val_offset:2493*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2493*FLEN/8, x9, x1, x4)

inst_856:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3cb and fs2 == 1 and fe2 == 0x0d and fm2 == 0x08d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x070 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bcb; op2val:0xb48d;
op3val:0x3470; valaddr_reg:x5; val_offset:2496*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2496*FLEN/8, x9, x1, x4)

inst_857:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3cb and fs2 == 1 and fe2 == 0x0d and fm2 == 0x08d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x070 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bcb; op2val:0xb48d;
op3val:0x3470; valaddr_reg:x5; val_offset:2499*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2499*FLEN/8, x9, x1, x4)

inst_858:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3cb and fs2 == 1 and fe2 == 0x0d and fm2 == 0x08d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x070 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bcb; op2val:0xb48d;
op3val:0x3470; valaddr_reg:x5; val_offset:2502*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2502*FLEN/8, x9, x1, x4)

inst_859:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3cb and fs2 == 1 and fe2 == 0x0d and fm2 == 0x08d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x070 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bcb; op2val:0xb48d;
op3val:0x3470; valaddr_reg:x5; val_offset:2505*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2505*FLEN/8, x9, x1, x4)

inst_860:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x179 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x0fc and fs3 == 0 and fe3 == 0x05 and fm3 == 0x317 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2579; op2val:0xacfc;
op3val:0x1717; valaddr_reg:x5; val_offset:2508*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2508*FLEN/8, x9, x1, x4)

inst_861:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x179 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x0fc and fs3 == 0 and fe3 == 0x05 and fm3 == 0x317 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2579; op2val:0xacfc;
op3val:0x1717; valaddr_reg:x5; val_offset:2511*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2511*FLEN/8, x9, x1, x4)

inst_862:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x179 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x0fc and fs3 == 0 and fe3 == 0x05 and fm3 == 0x317 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2579; op2val:0xacfc;
op3val:0x1717; valaddr_reg:x5; val_offset:2514*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2514*FLEN/8, x9, x1, x4)

inst_863:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x179 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x0fc and fs3 == 0 and fe3 == 0x05 and fm3 == 0x317 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2579; op2val:0xacfc;
op3val:0x1717; valaddr_reg:x5; val_offset:2517*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2517*FLEN/8, x9, x1, x4)

inst_864:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x179 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x0fc and fs3 == 0 and fe3 == 0x05 and fm3 == 0x317 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2579; op2val:0xacfc;
op3val:0x1717; valaddr_reg:x5; val_offset:2520*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2520*FLEN/8, x9, x1, x4)

inst_865:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0c7 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x25d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x39b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34c7; op2val:0xc25d;
op3val:0x3b9b; valaddr_reg:x5; val_offset:2523*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2523*FLEN/8, x9, x1, x4)

inst_866:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0c7 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x25d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x39b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34c7; op2val:0xc25d;
op3val:0x3b9b; valaddr_reg:x5; val_offset:2526*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2526*FLEN/8, x9, x1, x4)

inst_867:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0c7 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x25d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x39b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34c7; op2val:0xc25d;
op3val:0x3b9b; valaddr_reg:x5; val_offset:2529*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2529*FLEN/8, x9, x1, x4)

inst_868:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0c7 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x25d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x39b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34c7; op2val:0xc25d;
op3val:0x3b9b; valaddr_reg:x5; val_offset:2532*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2532*FLEN/8, x9, x1, x4)

inst_869:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0c7 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x25d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x39b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34c7; op2val:0xc25d;
op3val:0x3b9b; valaddr_reg:x5; val_offset:2535*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2535*FLEN/8, x9, x1, x4)

inst_870:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x10e and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0f1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x23f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x310e; op2val:0xc4f1;
op3val:0x3a3f; valaddr_reg:x5; val_offset:2538*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2538*FLEN/8, x9, x1, x4)

inst_871:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x10e and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0f1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x23f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x310e; op2val:0xc4f1;
op3val:0x3a3f; valaddr_reg:x5; val_offset:2541*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2541*FLEN/8, x9, x1, x4)

inst_872:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x10e and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0f1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x23f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x310e; op2val:0xc4f1;
op3val:0x3a3f; valaddr_reg:x5; val_offset:2544*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2544*FLEN/8, x9, x1, x4)

inst_873:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x10e and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0f1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x23f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x310e; op2val:0xc4f1;
op3val:0x3a3f; valaddr_reg:x5; val_offset:2547*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2547*FLEN/8, x9, x1, x4)

inst_874:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x10e and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0f1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x23f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x310e; op2val:0xc4f1;
op3val:0x3a3f; valaddr_reg:x5; val_offset:2550*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2550*FLEN/8, x9, x1, x4)

inst_875:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1ab and fs2 == 1 and fe2 == 0x0c and fm2 == 0x050 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x21e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35ab; op2val:0xb050;
op3val:0x2a1e; valaddr_reg:x5; val_offset:2553*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2553*FLEN/8, x9, x1, x4)

inst_876:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1ab and fs2 == 1 and fe2 == 0x0c and fm2 == 0x050 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x21e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35ab; op2val:0xb050;
op3val:0x2a1e; valaddr_reg:x5; val_offset:2556*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2556*FLEN/8, x9, x1, x4)

inst_877:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1ab and fs2 == 1 and fe2 == 0x0c and fm2 == 0x050 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x21e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35ab; op2val:0xb050;
op3val:0x2a1e; valaddr_reg:x5; val_offset:2559*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2559*FLEN/8, x9, x1, x4)

inst_878:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1ab and fs2 == 1 and fe2 == 0x0c and fm2 == 0x050 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x21e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35ab; op2val:0xb050;
op3val:0x2a1e; valaddr_reg:x5; val_offset:2562*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2562*FLEN/8, x9, x1, x4)

inst_879:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1ab and fs2 == 1 and fe2 == 0x0c and fm2 == 0x050 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x21e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35ab; op2val:0xb050;
op3val:0x2a1e; valaddr_reg:x5; val_offset:2565*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2565*FLEN/8, x9, x1, x4)

inst_880:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x10 and fm2 == 0x204 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ec and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x349a; op2val:0xc204;
op3val:0x3aec; valaddr_reg:x5; val_offset:2568*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2568*FLEN/8, x9, x1, x4)

inst_881:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x10 and fm2 == 0x204 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ec and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x349a; op2val:0xc204;
op3val:0x3aec; valaddr_reg:x5; val_offset:2571*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2571*FLEN/8, x9, x1, x4)

inst_882:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x10 and fm2 == 0x204 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ec and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x349a; op2val:0xc204;
op3val:0x3aec; valaddr_reg:x5; val_offset:2574*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2574*FLEN/8, x9, x1, x4)

inst_883:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x10 and fm2 == 0x204 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ec and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x349a; op2val:0xc204;
op3val:0x3aec; valaddr_reg:x5; val_offset:2577*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2577*FLEN/8, x9, x1, x4)

inst_884:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x10 and fm2 == 0x204 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ec and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x349a; op2val:0xc204;
op3val:0x3aec; valaddr_reg:x5; val_offset:2580*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2580*FLEN/8, x9, x1, x4)

inst_885:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a9 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x36a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x140 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a9; op2val:0xaf6a;
op3val:0x2d40; valaddr_reg:x5; val_offset:2583*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2583*FLEN/8, x9, x1, x4)

inst_886:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a9 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x36a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x140 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a9; op2val:0xaf6a;
op3val:0x2d40; valaddr_reg:x5; val_offset:2586*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2586*FLEN/8, x9, x1, x4)

inst_887:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a9 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x36a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x140 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a9; op2val:0xaf6a;
op3val:0x2d40; valaddr_reg:x5; val_offset:2589*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2589*FLEN/8, x9, x1, x4)

inst_888:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a9 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x36a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x140 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a9; op2val:0xaf6a;
op3val:0x2d40; valaddr_reg:x5; val_offset:2592*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2592*FLEN/8, x9, x1, x4)

inst_889:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a9 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x36a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x140 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39a9; op2val:0xaf6a;
op3val:0x2d40; valaddr_reg:x5; val_offset:2595*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2595*FLEN/8, x9, x1, x4)

inst_890:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2cd and fs2 == 1 and fe2 == 0x0d and fm2 == 0x353 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x23b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3acd; op2val:0xb753;
op3val:0x363b; valaddr_reg:x5; val_offset:2598*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2598*FLEN/8, x9, x1, x4)

inst_891:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2cd and fs2 == 1 and fe2 == 0x0d and fm2 == 0x353 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x23b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3acd; op2val:0xb753;
op3val:0x363b; valaddr_reg:x5; val_offset:2601*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2601*FLEN/8, x9, x1, x4)

inst_892:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2cd and fs2 == 1 and fe2 == 0x0d and fm2 == 0x353 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x23b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3acd; op2val:0xb753;
op3val:0x363b; valaddr_reg:x5; val_offset:2604*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2604*FLEN/8, x9, x1, x4)

inst_893:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2cd and fs2 == 1 and fe2 == 0x0d and fm2 == 0x353 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x23b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3acd; op2val:0xb753;
op3val:0x363b; valaddr_reg:x5; val_offset:2607*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2607*FLEN/8, x9, x1, x4)

inst_894:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2cd and fs2 == 1 and fe2 == 0x0d and fm2 == 0x353 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x23b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3acd; op2val:0xb753;
op3val:0x363b; valaddr_reg:x5; val_offset:2610*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2610*FLEN/8, x9, x1, x4)

inst_895:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0b0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1b9 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2b5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38b0; op2val:0xbdb9;
op3val:0x3ab5; valaddr_reg:x5; val_offset:2613*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2613*FLEN/8, x9, x1, x4)

inst_896:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0b0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1b9 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2b5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38b0; op2val:0xbdb9;
op3val:0x3ab5; valaddr_reg:x5; val_offset:2616*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2616*FLEN/8, x9, x1, x4)

inst_897:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0b0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1b9 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2b5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38b0; op2val:0xbdb9;
op3val:0x3ab5; valaddr_reg:x5; val_offset:2619*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2619*FLEN/8, x9, x1, x4)

inst_898:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0b0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1b9 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2b5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38b0; op2val:0xbdb9;
op3val:0x3ab5; valaddr_reg:x5; val_offset:2622*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2622*FLEN/8, x9, x1, x4)

inst_899:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0b0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1b9 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2b5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38b0; op2val:0xbdb9;
op3val:0x3ab5; valaddr_reg:x5; val_offset:2625*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2625*FLEN/8, x9, x1, x4)

inst_900:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x20a and fs2 == 1 and fe2 == 0x10 and fm2 == 0x110 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3a6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x360a; op2val:0xc110;
op3val:0x3ba6; valaddr_reg:x5; val_offset:2628*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2628*FLEN/8, x9, x1, x4)

inst_901:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x20a and fs2 == 1 and fe2 == 0x10 and fm2 == 0x110 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3a6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x360a; op2val:0xc110;
op3val:0x3ba6; valaddr_reg:x5; val_offset:2631*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2631*FLEN/8, x9, x1, x4)

inst_902:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x20a and fs2 == 1 and fe2 == 0x10 and fm2 == 0x110 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3a6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x360a; op2val:0xc110;
op3val:0x3ba6; valaddr_reg:x5; val_offset:2634*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2634*FLEN/8, x9, x1, x4)

inst_903:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x20a and fs2 == 1 and fe2 == 0x10 and fm2 == 0x110 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3a6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x360a; op2val:0xc110;
op3val:0x3ba6; valaddr_reg:x5; val_offset:2637*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2637*FLEN/8, x9, x1, x4)

inst_904:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x20a and fs2 == 1 and fe2 == 0x10 and fm2 == 0x110 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3a6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x360a; op2val:0xc110;
op3val:0x3ba6; valaddr_reg:x5; val_offset:2640*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2640*FLEN/8, x9, x1, x4)

inst_905:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x191 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0f7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b22; op2val:0xb991;
op3val:0x38f7; valaddr_reg:x5; val_offset:2643*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2643*FLEN/8, x9, x1, x4)

inst_906:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x191 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0f7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b22; op2val:0xb991;
op3val:0x38f7; valaddr_reg:x5; val_offset:2646*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2646*FLEN/8, x9, x1, x4)

inst_907:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x191 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0f7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b22; op2val:0xb991;
op3val:0x38f7; valaddr_reg:x5; val_offset:2649*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2649*FLEN/8, x9, x1, x4)

inst_908:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x191 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0f7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b22; op2val:0xb991;
op3val:0x38f7; valaddr_reg:x5; val_offset:2652*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2652*FLEN/8, x9, x1, x4)

inst_909:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x322 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x191 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0f7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b22; op2val:0xb991;
op3val:0x38f7; valaddr_reg:x5; val_offset:2655*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2655*FLEN/8, x9, x1, x4)

inst_910:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x36c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x00f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x38a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b6c; op2val:0xbc0f;
op3val:0x3b8a; valaddr_reg:x5; val_offset:2658*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2658*FLEN/8, x9, x1, x4)

inst_911:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x36c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x00f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x38a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b6c; op2val:0xbc0f;
op3val:0x3b8a; valaddr_reg:x5; val_offset:2661*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2661*FLEN/8, x9, x1, x4)

inst_912:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x36c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x00f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x38a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b6c; op2val:0xbc0f;
op3val:0x3b8a; valaddr_reg:x5; val_offset:2664*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2664*FLEN/8, x9, x1, x4)

inst_913:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x36c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x00f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x38a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b6c; op2val:0xbc0f;
op3val:0x3b8a; valaddr_reg:x5; val_offset:2667*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2667*FLEN/8, x9, x1, x4)

inst_914:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x36c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x00f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x38a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b6c; op2val:0xbc0f;
op3val:0x3b8a; valaddr_reg:x5; val_offset:2670*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2670*FLEN/8, x9, x1, x4)

inst_915:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2cb and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0da and fs3 == 0 and fe3 == 0x0d and fm3 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x36cb; op2val:0xb8da;
op3val:0x341f; valaddr_reg:x5; val_offset:2673*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2673*FLEN/8, x9, x1, x4)

inst_916:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2cb and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0da and fs3 == 0 and fe3 == 0x0d and fm3 == 0x01f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x36cb; op2val:0xb8da;
op3val:0x341f; valaddr_reg:x5; val_offset:2676*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2676*FLEN/8, x9, x1, x4)

inst_917:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2cb and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0da and fs3 == 0 and fe3 == 0x0d and fm3 == 0x01f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x36cb; op2val:0xb8da;
op3val:0x341f; valaddr_reg:x5; val_offset:2679*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2679*FLEN/8, x9, x1, x4)

inst_918:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2cb and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0da and fs3 == 0 and fe3 == 0x0d and fm3 == 0x01f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x36cb; op2val:0xb8da;
op3val:0x341f; valaddr_reg:x5; val_offset:2682*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2682*FLEN/8, x9, x1, x4)

inst_919:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2cb and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0da and fs3 == 0 and fe3 == 0x0d and fm3 == 0x01f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x36cb; op2val:0xb8da;
op3val:0x341f; valaddr_reg:x5; val_offset:2685*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2685*FLEN/8, x9, x1, x4)

inst_920:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3c8 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x31e and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ec and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2fc8; op2val:0xc71e;
op3val:0x3aec; valaddr_reg:x5; val_offset:2688*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2688*FLEN/8, x9, x1, x4)

inst_921:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3c8 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x31e and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ec and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2fc8; op2val:0xc71e;
op3val:0x3aec; valaddr_reg:x5; val_offset:2691*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2691*FLEN/8, x9, x1, x4)

inst_922:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3c8 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x31e and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ec and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2fc8; op2val:0xc71e;
op3val:0x3aec; valaddr_reg:x5; val_offset:2694*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2694*FLEN/8, x9, x1, x4)

inst_923:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3c8 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x31e and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ec and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2fc8; op2val:0xc71e;
op3val:0x3aec; valaddr_reg:x5; val_offset:2697*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2697*FLEN/8, x9, x1, x4)

inst_924:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3c8 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x31e and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ec and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2fc8; op2val:0xc71e;
op3val:0x3aec; valaddr_reg:x5; val_offset:2700*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2700*FLEN/8, x9, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_8)

inst_925:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x08b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0d2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x17b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x388b; op2val:0xbcd2;
op3val:0x397b; valaddr_reg:x5; val_offset:2703*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2703*FLEN/8, x9, x1, x4)

inst_926:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x08b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0d2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x17b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x388b; op2val:0xbcd2;
op3val:0x397b; valaddr_reg:x5; val_offset:2706*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2706*FLEN/8, x9, x1, x4)

inst_927:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x08b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0d2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x17b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x388b; op2val:0xbcd2;
op3val:0x397b; valaddr_reg:x5; val_offset:2709*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2709*FLEN/8, x9, x1, x4)

inst_928:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x08b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0d2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x17b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x388b; op2val:0xbcd2;
op3val:0x397b; valaddr_reg:x5; val_offset:2712*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2712*FLEN/8, x9, x1, x4)

inst_929:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x08b and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0d2 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x17b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x388b; op2val:0xbcd2;
op3val:0x397b; valaddr_reg:x5; val_offset:2715*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2715*FLEN/8, x9, x1, x4)

inst_930:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x265 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x11b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x015 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3665; op2val:0xbd1b;
op3val:0x3815; valaddr_reg:x5; val_offset:2718*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2718*FLEN/8, x9, x1, x4)

inst_931:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x265 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x11b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x015 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3665; op2val:0xbd1b;
op3val:0x3815; valaddr_reg:x5; val_offset:2721*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2721*FLEN/8, x9, x1, x4)

inst_932:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x265 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x11b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x015 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3665; op2val:0xbd1b;
op3val:0x3815; valaddr_reg:x5; val_offset:2724*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2724*FLEN/8, x9, x1, x4)

inst_933:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x265 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x11b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x015 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3665; op2val:0xbd1b;
op3val:0x3815; valaddr_reg:x5; val_offset:2727*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2727*FLEN/8, x9, x1, x4)

inst_934:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x265 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x11b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x015 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3665; op2val:0xbd1b;
op3val:0x3815; valaddr_reg:x5; val_offset:2730*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2730*FLEN/8, x9, x1, x4)

inst_935:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x115 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x101 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2be0; op2val:0xc915;
op3val:0x3901; valaddr_reg:x5; val_offset:2733*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2733*FLEN/8, x9, x1, x4)

inst_936:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x115 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x101 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2be0; op2val:0xc915;
op3val:0x3901; valaddr_reg:x5; val_offset:2736*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2736*FLEN/8, x9, x1, x4)

inst_937:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x115 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x101 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2be0; op2val:0xc915;
op3val:0x3901; valaddr_reg:x5; val_offset:2739*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2739*FLEN/8, x9, x1, x4)

inst_938:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x115 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x101 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2be0; op2val:0xc915;
op3val:0x3901; valaddr_reg:x5; val_offset:2742*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2742*FLEN/8, x9, x1, x4)

inst_939:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x115 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x101 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2be0; op2val:0xc915;
op3val:0x3901; valaddr_reg:x5; val_offset:2745*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2745*FLEN/8, x9, x1, x4)

inst_940:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x38d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x120 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0d8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b8d; op2val:0xb520;
op3val:0x34d8; valaddr_reg:x5; val_offset:2748*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2748*FLEN/8, x9, x1, x4)

inst_941:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x38d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x120 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0d8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b8d; op2val:0xb520;
op3val:0x34d8; valaddr_reg:x5; val_offset:2751*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2751*FLEN/8, x9, x1, x4)

inst_942:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x38d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x120 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0d8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b8d; op2val:0xb520;
op3val:0x34d8; valaddr_reg:x5; val_offset:2754*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2754*FLEN/8, x9, x1, x4)

inst_943:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x38d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x120 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0d8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b8d; op2val:0xb520;
op3val:0x34d8; valaddr_reg:x5; val_offset:2757*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2757*FLEN/8, x9, x1, x4)

inst_944:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x38d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x120 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0d8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b8d; op2val:0xb520;
op3val:0x34d8; valaddr_reg:x5; val_offset:2760*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2760*FLEN/8, x9, x1, x4)

inst_945:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ca and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2f2 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1e6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3aca; op2val:0xb6f2;
op3val:0x35e6; valaddr_reg:x5; val_offset:2763*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2763*FLEN/8, x9, x1, x4)

inst_946:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ca and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2f2 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1e6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3aca; op2val:0xb6f2;
op3val:0x35e6; valaddr_reg:x5; val_offset:2766*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2766*FLEN/8, x9, x1, x4)

inst_947:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ca and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2f2 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1e6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3aca; op2val:0xb6f2;
op3val:0x35e6; valaddr_reg:x5; val_offset:2769*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2769*FLEN/8, x9, x1, x4)

inst_948:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ca and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2f2 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1e6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3aca; op2val:0xb6f2;
op3val:0x35e6; valaddr_reg:x5; val_offset:2772*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2772*FLEN/8, x9, x1, x4)

inst_949:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ca and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2f2 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1e6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3aca; op2val:0xb6f2;
op3val:0x35e6; valaddr_reg:x5; val_offset:2775*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2775*FLEN/8, x9, x1, x4)

inst_950:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3e8 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x1cc and fs3 == 0 and fe3 == 0x0b and fm3 == 0x1bc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37e8; op2val:0xb1cc;
op3val:0x2dbc; valaddr_reg:x5; val_offset:2778*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2778*FLEN/8, x9, x1, x4)

inst_951:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3e8 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x1cc and fs3 == 0 and fe3 == 0x0b and fm3 == 0x1bc and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37e8; op2val:0xb1cc;
op3val:0x2dbc; valaddr_reg:x5; val_offset:2781*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2781*FLEN/8, x9, x1, x4)

inst_952:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3e8 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x1cc and fs3 == 0 and fe3 == 0x0b and fm3 == 0x1bc and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37e8; op2val:0xb1cc;
op3val:0x2dbc; valaddr_reg:x5; val_offset:2784*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2784*FLEN/8, x9, x1, x4)

inst_953:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3e8 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x1cc and fs3 == 0 and fe3 == 0x0b and fm3 == 0x1bc and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37e8; op2val:0xb1cc;
op3val:0x2dbc; valaddr_reg:x5; val_offset:2787*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2787*FLEN/8, x9, x1, x4)

inst_954:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3e8 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x1cc and fs3 == 0 and fe3 == 0x0b and fm3 == 0x1bc and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37e8; op2val:0xb1cc;
op3val:0x2dbc; valaddr_reg:x5; val_offset:2790*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2790*FLEN/8, x9, x1, x4)

inst_955:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x31f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2d0 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x211 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x371f; op2val:0xbad0;
op3val:0x3611; valaddr_reg:x5; val_offset:2793*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2793*FLEN/8, x9, x1, x4)

inst_956:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x31f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2d0 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x211 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x371f; op2val:0xbad0;
op3val:0x3611; valaddr_reg:x5; val_offset:2796*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2796*FLEN/8, x9, x1, x4)

inst_957:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x31f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2d0 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x211 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x371f; op2val:0xbad0;
op3val:0x3611; valaddr_reg:x5; val_offset:2799*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2799*FLEN/8, x9, x1, x4)

inst_958:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x31f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2d0 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x211 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x371f; op2val:0xbad0;
op3val:0x3611; valaddr_reg:x5; val_offset:2802*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2802*FLEN/8, x9, x1, x4)

inst_959:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x31f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2d0 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x211 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x371f; op2val:0xbad0;
op3val:0x3611; valaddr_reg:x5; val_offset:2805*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2805*FLEN/8, x9, x1, x4)

inst_960:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1e4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0de and fs3 == 0 and fe3 == 0x0d and fm3 == 0x32c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39e4; op2val:0xb8de;
op3val:0x372c; valaddr_reg:x5; val_offset:2808*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2808*FLEN/8, x9, x1, x4)

inst_961:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1e4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0de and fs3 == 0 and fe3 == 0x0d and fm3 == 0x32c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39e4; op2val:0xb8de;
op3val:0x372c; valaddr_reg:x5; val_offset:2811*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2811*FLEN/8, x9, x1, x4)

inst_962:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1e4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0de and fs3 == 0 and fe3 == 0x0d and fm3 == 0x32c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39e4; op2val:0xb8de;
op3val:0x372c; valaddr_reg:x5; val_offset:2814*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2814*FLEN/8, x9, x1, x4)

inst_963:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1e4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0de and fs3 == 0 and fe3 == 0x0d and fm3 == 0x32c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39e4; op2val:0xb8de;
op3val:0x372c; valaddr_reg:x5; val_offset:2817*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2817*FLEN/8, x9, x1, x4)

inst_964:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1e4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0de and fs3 == 0 and fe3 == 0x0d and fm3 == 0x32c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39e4; op2val:0xb8de;
op3val:0x372c; valaddr_reg:x5; val_offset:2820*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2820*FLEN/8, x9, x1, x4)

inst_965:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1f7 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x159 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x3fb and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39f7; op2val:0xb559;
op3val:0x33fb; valaddr_reg:x5; val_offset:2823*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2823*FLEN/8, x9, x1, x4)

inst_966:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1f7 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x159 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x3fb and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39f7; op2val:0xb559;
op3val:0x33fb; valaddr_reg:x5; val_offset:2826*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2826*FLEN/8, x9, x1, x4)

inst_967:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1f7 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x159 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x3fb and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39f7; op2val:0xb559;
op3val:0x33fb; valaddr_reg:x5; val_offset:2829*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2829*FLEN/8, x9, x1, x4)

inst_968:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1f7 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x159 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x3fb and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39f7; op2val:0xb559;
op3val:0x33fb; valaddr_reg:x5; val_offset:2832*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2832*FLEN/8, x9, x1, x4)

inst_969:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1f7 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x159 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x3fb and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39f7; op2val:0xb559;
op3val:0x33fb; valaddr_reg:x5; val_offset:2835*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2835*FLEN/8, x9, x1, x4)

inst_970:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3ba and fs2 == 1 and fe2 == 0x0f and fm2 == 0x32c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ee and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37ba; op2val:0xbf2c;
op3val:0x3aee; valaddr_reg:x5; val_offset:2838*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2838*FLEN/8, x9, x1, x4)

inst_971:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3ba and fs2 == 1 and fe2 == 0x0f and fm2 == 0x32c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ee and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37ba; op2val:0xbf2c;
op3val:0x3aee; valaddr_reg:x5; val_offset:2841*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2841*FLEN/8, x9, x1, x4)

inst_972:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3ba and fs2 == 1 and fe2 == 0x0f and fm2 == 0x32c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ee and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37ba; op2val:0xbf2c;
op3val:0x3aee; valaddr_reg:x5; val_offset:2844*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2844*FLEN/8, x9, x1, x4)

inst_973:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3ba and fs2 == 1 and fe2 == 0x0f and fm2 == 0x32c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ee and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37ba; op2val:0xbf2c;
op3val:0x3aee; valaddr_reg:x5; val_offset:2847*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2847*FLEN/8, x9, x1, x4)

inst_974:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3ba and fs2 == 1 and fe2 == 0x0f and fm2 == 0x32c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ee and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37ba; op2val:0xbf2c;
op3val:0x3aee; valaddr_reg:x5; val_offset:2850*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2850*FLEN/8, x9, x1, x4)

inst_975:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x21f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x291 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x107 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a1f; op2val:0xba91;
op3val:0x3907; valaddr_reg:x5; val_offset:2853*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2853*FLEN/8, x9, x1, x4)

inst_976:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x21f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x291 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x107 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a1f; op2val:0xba91;
op3val:0x3907; valaddr_reg:x5; val_offset:2856*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2856*FLEN/8, x9, x1, x4)

inst_977:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x21f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x291 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x107 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a1f; op2val:0xba91;
op3val:0x3907; valaddr_reg:x5; val_offset:2859*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2859*FLEN/8, x9, x1, x4)

inst_978:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x21f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x291 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x107 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a1f; op2val:0xba91;
op3val:0x3907; valaddr_reg:x5; val_offset:2862*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2862*FLEN/8, x9, x1, x4)

inst_979:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x21f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x291 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x107 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a1f; op2val:0xba91;
op3val:0x3907; valaddr_reg:x5; val_offset:2865*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2865*FLEN/8, x9, x1, x4)

inst_980:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x036 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x23b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x290 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3436; op2val:0xc23b;
op3val:0x3a90; valaddr_reg:x5; val_offset:2868*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2868*FLEN/8, x9, x1, x4)

inst_981:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x036 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x23b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x290 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3436; op2val:0xc23b;
op3val:0x3a90; valaddr_reg:x5; val_offset:2871*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2871*FLEN/8, x9, x1, x4)

inst_982:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x036 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x23b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x290 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3436; op2val:0xc23b;
op3val:0x3a90; valaddr_reg:x5; val_offset:2874*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2874*FLEN/8, x9, x1, x4)

inst_983:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x036 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x23b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x290 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3436; op2val:0xc23b;
op3val:0x3a90; valaddr_reg:x5; val_offset:2877*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2877*FLEN/8, x9, x1, x4)

inst_984:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x036 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x23b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x290 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3436; op2val:0xc23b;
op3val:0x3a90; valaddr_reg:x5; val_offset:2880*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2880*FLEN/8, x9, x1, x4)

inst_985:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x096 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0cf and fs3 == 0 and fe3 == 0x0d and fm3 == 0x185 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3496; op2val:0xbccf;
op3val:0x3585; valaddr_reg:x5; val_offset:2883*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2883*FLEN/8, x9, x1, x4)

inst_986:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x096 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0cf and fs3 == 0 and fe3 == 0x0d and fm3 == 0x185 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3496; op2val:0xbccf;
op3val:0x3585; valaddr_reg:x5; val_offset:2886*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2886*FLEN/8, x9, x1, x4)

inst_987:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x096 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0cf and fs3 == 0 and fe3 == 0x0d and fm3 == 0x185 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3496; op2val:0xbccf;
op3val:0x3585; valaddr_reg:x5; val_offset:2889*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2889*FLEN/8, x9, x1, x4)

inst_988:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x096 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0cf and fs3 == 0 and fe3 == 0x0d and fm3 == 0x185 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3496; op2val:0xbccf;
op3val:0x3585; valaddr_reg:x5; val_offset:2892*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2892*FLEN/8, x9, x1, x4)

inst_989:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x096 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0cf and fs3 == 0 and fe3 == 0x0d and fm3 == 0x185 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3496; op2val:0xbccf;
op3val:0x3585; valaddr_reg:x5; val_offset:2895*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2895*FLEN/8, x9, x1, x4)

inst_990:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x351 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x1ce and fs3 == 0 and fe3 == 0x0d and fm3 == 0x150 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b51; op2val:0xb5ce;
op3val:0x3550; valaddr_reg:x5; val_offset:2898*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2898*FLEN/8, x9, x1, x4)

inst_991:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x351 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x1ce and fs3 == 0 and fe3 == 0x0d and fm3 == 0x150 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b51; op2val:0xb5ce;
op3val:0x3550; valaddr_reg:x5; val_offset:2901*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2901*FLEN/8, x9, x1, x4)

inst_992:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x351 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x1ce and fs3 == 0 and fe3 == 0x0d and fm3 == 0x150 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b51; op2val:0xb5ce;
op3val:0x3550; valaddr_reg:x5; val_offset:2904*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2904*FLEN/8, x9, x1, x4)

inst_993:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x351 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x1ce and fs3 == 0 and fe3 == 0x0d and fm3 == 0x150 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b51; op2val:0xb5ce;
op3val:0x3550; valaddr_reg:x5; val_offset:2907*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2907*FLEN/8, x9, x1, x4)

inst_994:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x351 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x1ce and fs3 == 0 and fe3 == 0x0d and fm3 == 0x150 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b51; op2val:0xb5ce;
op3val:0x3550; valaddr_reg:x5; val_offset:2910*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2910*FLEN/8, x9, x1, x4)

inst_995:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x345 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3b4 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b45; op2val:0xbbb4;
op3val:0x3b00; valaddr_reg:x5; val_offset:2913*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2913*FLEN/8, x9, x1, x4)

inst_996:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x345 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3b4 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x300 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b45; op2val:0xbbb4;
op3val:0x3b00; valaddr_reg:x5; val_offset:2916*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2916*FLEN/8, x9, x1, x4)

inst_997:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x345 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3b4 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x300 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b45; op2val:0xbbb4;
op3val:0x3b00; valaddr_reg:x5; val_offset:2919*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2919*FLEN/8, x9, x1, x4)

inst_998:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x345 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3b4 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x300 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b45; op2val:0xbbb4;
op3val:0x3b00; valaddr_reg:x5; val_offset:2922*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2922*FLEN/8, x9, x1, x4)

inst_999:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x345 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3b4 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x300 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b45; op2val:0xbbb4;
op3val:0x3b00; valaddr_reg:x5; val_offset:2925*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2925*FLEN/8, x9, x1, x4)

inst_1000:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x27f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x37f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x217 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x367f; op2val:0xbf7f;
op3val:0x3a17; valaddr_reg:x5; val_offset:2928*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2928*FLEN/8, x9, x1, x4)

inst_1001:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x27f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x37f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x217 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x367f; op2val:0xbf7f;
op3val:0x3a17; valaddr_reg:x5; val_offset:2931*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2931*FLEN/8, x9, x1, x4)

inst_1002:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x27f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x37f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x217 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x367f; op2val:0xbf7f;
op3val:0x3a17; valaddr_reg:x5; val_offset:2934*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2934*FLEN/8, x9, x1, x4)

inst_1003:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x27f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x37f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x217 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x367f; op2val:0xbf7f;
op3val:0x3a17; valaddr_reg:x5; val_offset:2937*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2937*FLEN/8, x9, x1, x4)

inst_1004:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x27f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x37f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x217 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x367f; op2val:0xbf7f;
op3val:0x3a17; valaddr_reg:x5; val_offset:2940*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2940*FLEN/8, x9, x1, x4)

inst_1005:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3e1 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x038 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x028 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2fe1; op2val:0xc438;
op3val:0x3828; valaddr_reg:x5; val_offset:2943*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2943*FLEN/8, x9, x1, x4)

inst_1006:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3e1 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x038 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x028 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2fe1; op2val:0xc438;
op3val:0x3828; valaddr_reg:x5; val_offset:2946*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2946*FLEN/8, x9, x1, x4)

inst_1007:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3e1 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x038 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x028 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2fe1; op2val:0xc438;
op3val:0x3828; valaddr_reg:x5; val_offset:2949*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2949*FLEN/8, x9, x1, x4)

inst_1008:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3e1 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x038 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x028 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2fe1; op2val:0xc438;
op3val:0x3828; valaddr_reg:x5; val_offset:2952*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2952*FLEN/8, x9, x1, x4)

inst_1009:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3e1 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x038 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x028 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2fe1; op2val:0xc438;
op3val:0x3828; valaddr_reg:x5; val_offset:2955*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2955*FLEN/8, x9, x1, x4)

inst_1010:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x169 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0cf and fs3 == 0 and fe3 == 0x0c and fm3 == 0x283 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3969; op2val:0xb4cf;
op3val:0x3283; valaddr_reg:x5; val_offset:2958*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2958*FLEN/8, x9, x1, x4)

inst_1011:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x169 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0cf and fs3 == 0 and fe3 == 0x0c and fm3 == 0x283 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3969; op2val:0xb4cf;
op3val:0x3283; valaddr_reg:x5; val_offset:2961*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2961*FLEN/8, x9, x1, x4)

inst_1012:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x169 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0cf and fs3 == 0 and fe3 == 0x0c and fm3 == 0x283 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3969; op2val:0xb4cf;
op3val:0x3283; valaddr_reg:x5; val_offset:2964*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2964*FLEN/8, x9, x1, x4)

inst_1013:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x169 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0cf and fs3 == 0 and fe3 == 0x0c and fm3 == 0x283 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3969; op2val:0xb4cf;
op3val:0x3283; valaddr_reg:x5; val_offset:2967*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2967*FLEN/8, x9, x1, x4)

inst_1014:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x169 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0cf and fs3 == 0 and fe3 == 0x0c and fm3 == 0x283 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3969; op2val:0xb4cf;
op3val:0x3283; valaddr_reg:x5; val_offset:2970*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2970*FLEN/8, x9, x1, x4)

inst_1015:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c3 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x088 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x066 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bc3; op2val:0xb488;
op3val:0x3466; valaddr_reg:x5; val_offset:2973*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2973*FLEN/8, x9, x1, x4)

inst_1016:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c3 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x088 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x066 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bc3; op2val:0xb488;
op3val:0x3466; valaddr_reg:x5; val_offset:2976*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2976*FLEN/8, x9, x1, x4)

inst_1017:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c3 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x088 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x066 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bc3; op2val:0xb488;
op3val:0x3466; valaddr_reg:x5; val_offset:2979*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2979*FLEN/8, x9, x1, x4)

inst_1018:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c3 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x088 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x066 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bc3; op2val:0xb488;
op3val:0x3466; valaddr_reg:x5; val_offset:2982*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2982*FLEN/8, x9, x1, x4)

inst_1019:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c3 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x088 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x066 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bc3; op2val:0xb488;
op3val:0x3466; valaddr_reg:x5; val_offset:2985*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 2985*FLEN/8, x9, x1, x4)

inst_1020:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x32d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2cb and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b92; op2val:0xbb2d;
op3val:0x3acb; valaddr_reg:x5; val_offset:2988*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 2988*FLEN/8, x9, x1, x4)

inst_1021:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x32d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2cb and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b92; op2val:0xbb2d;
op3val:0x3acb; valaddr_reg:x5; val_offset:2991*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 2991*FLEN/8, x9, x1, x4)

inst_1022:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x32d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2cb and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b92; op2val:0xbb2d;
op3val:0x3acb; valaddr_reg:x5; val_offset:2994*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 2994*FLEN/8, x9, x1, x4)

inst_1023:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x32d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2cb and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b92; op2val:0xbb2d;
op3val:0x3acb; valaddr_reg:x5; val_offset:2997*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 2997*FLEN/8, x9, x1, x4)

inst_1024:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x32d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2cb and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b92; op2val:0xbb2d;
op3val:0x3acb; valaddr_reg:x5; val_offset:3000*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3000*FLEN/8, x9, x1, x4)

inst_1025:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x225 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x2a3 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x11a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2a25; op2val:0xc6a3;
op3val:0x351a; valaddr_reg:x5; val_offset:3003*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3003*FLEN/8, x9, x1, x4)

inst_1026:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x225 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x2a3 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x11a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2a25; op2val:0xc6a3;
op3val:0x351a; valaddr_reg:x5; val_offset:3006*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3006*FLEN/8, x9, x1, x4)

inst_1027:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x225 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x2a3 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x11a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2a25; op2val:0xc6a3;
op3val:0x351a; valaddr_reg:x5; val_offset:3009*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3009*FLEN/8, x9, x1, x4)

inst_1028:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x225 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x2a3 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x11a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2a25; op2val:0xc6a3;
op3val:0x351a; valaddr_reg:x5; val_offset:3012*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3012*FLEN/8, x9, x1, x4)

inst_1029:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x225 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x2a3 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x11a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2a25; op2val:0xc6a3;
op3val:0x351a; valaddr_reg:x5; val_offset:3015*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3015*FLEN/8, x9, x1, x4)

inst_1030:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x237 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x08c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x312 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a37; op2val:0xbc8c;
op3val:0x3b12; valaddr_reg:x5; val_offset:3018*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3018*FLEN/8, x9, x1, x4)

inst_1031:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x237 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x08c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x312 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a37; op2val:0xbc8c;
op3val:0x3b12; valaddr_reg:x5; val_offset:3021*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3021*FLEN/8, x9, x1, x4)

inst_1032:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x237 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x08c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x312 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a37; op2val:0xbc8c;
op3val:0x3b12; valaddr_reg:x5; val_offset:3024*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3024*FLEN/8, x9, x1, x4)

inst_1033:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x237 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x08c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x312 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a37; op2val:0xbc8c;
op3val:0x3b12; valaddr_reg:x5; val_offset:3027*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3027*FLEN/8, x9, x1, x4)

inst_1034:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x237 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x08c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x312 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a37; op2val:0xbc8c;
op3val:0x3b12; valaddr_reg:x5; val_offset:3030*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3030*FLEN/8, x9, x1, x4)

inst_1035:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x301 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x21e and fs3 == 0 and fe3 == 0x0d and fm3 == 0x15c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2701; op2val:0xca1e;
op3val:0x355c; valaddr_reg:x5; val_offset:3033*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3033*FLEN/8, x9, x1, x4)

inst_1036:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x301 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x21e and fs3 == 0 and fe3 == 0x0d and fm3 == 0x15c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2701; op2val:0xca1e;
op3val:0x355c; valaddr_reg:x5; val_offset:3036*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3036*FLEN/8, x9, x1, x4)

inst_1037:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x301 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x21e and fs3 == 0 and fe3 == 0x0d and fm3 == 0x15c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2701; op2val:0xca1e;
op3val:0x355c; valaddr_reg:x5; val_offset:3039*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3039*FLEN/8, x9, x1, x4)

inst_1038:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x301 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x21e and fs3 == 0 and fe3 == 0x0d and fm3 == 0x15c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2701; op2val:0xca1e;
op3val:0x355c; valaddr_reg:x5; val_offset:3042*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3042*FLEN/8, x9, x1, x4)

inst_1039:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x301 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x21e and fs3 == 0 and fe3 == 0x0d and fm3 == 0x15c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2701; op2val:0xca1e;
op3val:0x355c; valaddr_reg:x5; val_offset:3045*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3045*FLEN/8, x9, x1, x4)

inst_1040:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1be and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0cb and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2e1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31be; op2val:0xc4cb;
op3val:0x3ae1; valaddr_reg:x5; val_offset:3048*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3048*FLEN/8, x9, x1, x4)

inst_1041:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1be and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0cb and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2e1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31be; op2val:0xc4cb;
op3val:0x3ae1; valaddr_reg:x5; val_offset:3051*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3051*FLEN/8, x9, x1, x4)

inst_1042:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1be and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0cb and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2e1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31be; op2val:0xc4cb;
op3val:0x3ae1; valaddr_reg:x5; val_offset:3054*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3054*FLEN/8, x9, x1, x4)

inst_1043:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1be and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0cb and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2e1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31be; op2val:0xc4cb;
op3val:0x3ae1; valaddr_reg:x5; val_offset:3057*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3057*FLEN/8, x9, x1, x4)

inst_1044:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1be and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0cb and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2e1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31be; op2val:0xc4cb;
op3val:0x3ae1; valaddr_reg:x5; val_offset:3060*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3060*FLEN/8, x9, x1, x4)

inst_1045:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x200 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2e1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x12a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3600; op2val:0xbee1;
op3val:0x392a; valaddr_reg:x5; val_offset:3063*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3063*FLEN/8, x9, x1, x4)

inst_1046:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x200 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2e1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x12a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3600; op2val:0xbee1;
op3val:0x392a; valaddr_reg:x5; val_offset:3066*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3066*FLEN/8, x9, x1, x4)

inst_1047:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x200 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2e1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x12a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3600; op2val:0xbee1;
op3val:0x392a; valaddr_reg:x5; val_offset:3069*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3069*FLEN/8, x9, x1, x4)

inst_1048:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x200 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2e1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x12a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3600; op2val:0xbee1;
op3val:0x392a; valaddr_reg:x5; val_offset:3072*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3072*FLEN/8, x9, x1, x4)

inst_1049:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x200 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2e1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x12a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3600; op2val:0xbee1;
op3val:0x392a; valaddr_reg:x5; val_offset:3075*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3075*FLEN/8, x9, x1, x4)

inst_1050:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x21e and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2f8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a1e; op2val:0xbaf8;
op3val:0x3955; valaddr_reg:x5; val_offset:3078*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3078*FLEN/8, x9, x1, x4)

inst_1051:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x21e and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2f8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x155 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a1e; op2val:0xbaf8;
op3val:0x3955; valaddr_reg:x5; val_offset:3081*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3081*FLEN/8, x9, x1, x4)

inst_1052:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x21e and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2f8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x155 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a1e; op2val:0xbaf8;
op3val:0x3955; valaddr_reg:x5; val_offset:3084*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3084*FLEN/8, x9, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_9)

inst_1053:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x21e and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2f8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x155 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a1e; op2val:0xbaf8;
op3val:0x3955; valaddr_reg:x5; val_offset:3087*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3087*FLEN/8, x9, x1, x4)

inst_1054:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x21e and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2f8 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x155 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a1e; op2val:0xbaf8;
op3val:0x3955; valaddr_reg:x5; val_offset:3090*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3090*FLEN/8, x9, x1, x4)

inst_1055:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x22e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2be and fs3 == 0 and fe3 == 0x0e and fm3 == 0x135 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x362e; op2val:0xbebe;
op3val:0x3935; valaddr_reg:x5; val_offset:3093*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3093*FLEN/8, x9, x1, x4)

inst_1056:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x22e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2be and fs3 == 0 and fe3 == 0x0e and fm3 == 0x135 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x362e; op2val:0xbebe;
op3val:0x3935; valaddr_reg:x5; val_offset:3096*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3096*FLEN/8, x9, x1, x4)

inst_1057:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x22e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2be and fs3 == 0 and fe3 == 0x0e and fm3 == 0x135 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x362e; op2val:0xbebe;
op3val:0x3935; valaddr_reg:x5; val_offset:3099*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3099*FLEN/8, x9, x1, x4)

inst_1058:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x22e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2be and fs3 == 0 and fe3 == 0x0e and fm3 == 0x135 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x362e; op2val:0xbebe;
op3val:0x3935; valaddr_reg:x5; val_offset:3102*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3102*FLEN/8, x9, x1, x4)

inst_1059:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x22e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2be and fs3 == 0 and fe3 == 0x0e and fm3 == 0x135 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x362e; op2val:0xbebe;
op3val:0x3935; valaddr_reg:x5; val_offset:3105*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3105*FLEN/8, x9, x1, x4)

inst_1060:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ea and fs2 == 1 and fe2 == 0x0f and fm2 == 0x19f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2e8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ea; op2val:0xbd9f;
op3val:0x3ae8; valaddr_reg:x5; val_offset:3108*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3108*FLEN/8, x9, x1, x4)

inst_1061:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ea and fs2 == 1 and fe2 == 0x0f and fm2 == 0x19f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2e8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ea; op2val:0xbd9f;
op3val:0x3ae8; valaddr_reg:x5; val_offset:3111*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3111*FLEN/8, x9, x1, x4)

inst_1062:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ea and fs2 == 1 and fe2 == 0x0f and fm2 == 0x19f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2e8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ea; op2val:0xbd9f;
op3val:0x3ae8; valaddr_reg:x5; val_offset:3114*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3114*FLEN/8, x9, x1, x4)

inst_1063:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ea and fs2 == 1 and fe2 == 0x0f and fm2 == 0x19f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2e8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ea; op2val:0xbd9f;
op3val:0x3ae8; valaddr_reg:x5; val_offset:3117*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3117*FLEN/8, x9, x1, x4)

inst_1064:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ea and fs2 == 1 and fe2 == 0x0f and fm2 == 0x19f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2e8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ea; op2val:0xbd9f;
op3val:0x3ae8; valaddr_reg:x5; val_offset:3120*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3120*FLEN/8, x9, x1, x4)

inst_1065:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x168 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x02a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1a2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3168; op2val:0xc02a;
op3val:0x35a2; valaddr_reg:x5; val_offset:3123*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3123*FLEN/8, x9, x1, x4)

inst_1066:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x168 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x02a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1a2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3168; op2val:0xc02a;
op3val:0x35a2; valaddr_reg:x5; val_offset:3126*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3126*FLEN/8, x9, x1, x4)

inst_1067:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x168 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x02a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1a2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3168; op2val:0xc02a;
op3val:0x35a2; valaddr_reg:x5; val_offset:3129*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3129*FLEN/8, x9, x1, x4)

inst_1068:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x168 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x02a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1a2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3168; op2val:0xc02a;
op3val:0x35a2; valaddr_reg:x5; val_offset:3132*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3132*FLEN/8, x9, x1, x4)

inst_1069:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x168 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x02a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1a2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3168; op2val:0xc02a;
op3val:0x35a2; valaddr_reg:x5; val_offset:3135*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3135*FLEN/8, x9, x1, x4)

inst_1070:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x241 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1cb and fs3 == 0 and fe3 == 0x0e and fm3 == 0x088 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3241; op2val:0xc1cb;
op3val:0x3888; valaddr_reg:x5; val_offset:3138*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3138*FLEN/8, x9, x1, x4)

inst_1071:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x241 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1cb and fs3 == 0 and fe3 == 0x0e and fm3 == 0x088 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3241; op2val:0xc1cb;
op3val:0x3888; valaddr_reg:x5; val_offset:3141*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3141*FLEN/8, x9, x1, x4)

inst_1072:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x241 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1cb and fs3 == 0 and fe3 == 0x0e and fm3 == 0x088 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3241; op2val:0xc1cb;
op3val:0x3888; valaddr_reg:x5; val_offset:3144*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3144*FLEN/8, x9, x1, x4)

inst_1073:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x241 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1cb and fs3 == 0 and fe3 == 0x0e and fm3 == 0x088 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3241; op2val:0xc1cb;
op3val:0x3888; valaddr_reg:x5; val_offset:3147*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3147*FLEN/8, x9, x1, x4)

inst_1074:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x241 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1cb and fs3 == 0 and fe3 == 0x0e and fm3 == 0x088 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3241; op2val:0xc1cb;
op3val:0x3888; valaddr_reg:x5; val_offset:3150*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3150*FLEN/8, x9, x1, x4)

inst_1075:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x0c0 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x27f and fs3 == 0 and fe3 == 0x0d and fm3 == 0x3b8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x30c0; op2val:0xc27f;
op3val:0x37b8; valaddr_reg:x5; val_offset:3153*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3153*FLEN/8, x9, x1, x4)

inst_1076:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x0c0 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x27f and fs3 == 0 and fe3 == 0x0d and fm3 == 0x3b8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x30c0; op2val:0xc27f;
op3val:0x37b8; valaddr_reg:x5; val_offset:3156*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3156*FLEN/8, x9, x1, x4)

inst_1077:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x0c0 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x27f and fs3 == 0 and fe3 == 0x0d and fm3 == 0x3b8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x30c0; op2val:0xc27f;
op3val:0x37b8; valaddr_reg:x5; val_offset:3159*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3159*FLEN/8, x9, x1, x4)

inst_1078:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x0c0 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x27f and fs3 == 0 and fe3 == 0x0d and fm3 == 0x3b8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x30c0; op2val:0xc27f;
op3val:0x37b8; valaddr_reg:x5; val_offset:3162*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3162*FLEN/8, x9, x1, x4)

inst_1079:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x0c0 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x27f and fs3 == 0 and fe3 == 0x0d and fm3 == 0x3b8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x30c0; op2val:0xc27f;
op3val:0x37b8; valaddr_reg:x5; val_offset:3165*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3165*FLEN/8, x9, x1, x4)

inst_1080:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x284 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x030 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2d4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3684; op2val:0xbc30;
op3val:0x36d4; valaddr_reg:x5; val_offset:3168*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3168*FLEN/8, x9, x1, x4)

inst_1081:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x284 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x030 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2d4 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3684; op2val:0xbc30;
op3val:0x36d4; valaddr_reg:x5; val_offset:3171*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3171*FLEN/8, x9, x1, x4)

inst_1082:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x284 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x030 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2d4 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3684; op2val:0xbc30;
op3val:0x36d4; valaddr_reg:x5; val_offset:3174*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3174*FLEN/8, x9, x1, x4)

inst_1083:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x284 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x030 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2d4 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3684; op2val:0xbc30;
op3val:0x36d4; valaddr_reg:x5; val_offset:3177*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3177*FLEN/8, x9, x1, x4)

inst_1084:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x284 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x030 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2d4 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3684; op2val:0xbc30;
op3val:0x36d4; valaddr_reg:x5; val_offset:3180*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3180*FLEN/8, x9, x1, x4)

inst_1085:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x028 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0a6 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0d6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3428; op2val:0xc0a6;
op3val:0x38d6; valaddr_reg:x5; val_offset:3183*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3183*FLEN/8, x9, x1, x4)

inst_1086:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x028 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0a6 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0d6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3428; op2val:0xc0a6;
op3val:0x38d6; valaddr_reg:x5; val_offset:3186*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3186*FLEN/8, x9, x1, x4)

inst_1087:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x028 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0a6 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0d6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3428; op2val:0xc0a6;
op3val:0x38d6; valaddr_reg:x5; val_offset:3189*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3189*FLEN/8, x9, x1, x4)

inst_1088:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x028 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0a6 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0d6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3428; op2val:0xc0a6;
op3val:0x38d6; valaddr_reg:x5; val_offset:3192*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3192*FLEN/8, x9, x1, x4)

inst_1089:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x028 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0a6 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0d6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3428; op2val:0xc0a6;
op3val:0x38d6; valaddr_reg:x5; val_offset:3195*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3195*FLEN/8, x9, x1, x4)

inst_1090:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x339 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x048 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3bc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b39; op2val:0xbc48;
op3val:0x3bbc; valaddr_reg:x5; val_offset:3198*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3198*FLEN/8, x9, x1, x4)

inst_1091:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x339 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x048 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3bc and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b39; op2val:0xbc48;
op3val:0x3bbc; valaddr_reg:x5; val_offset:3201*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3201*FLEN/8, x9, x1, x4)

inst_1092:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x339 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x048 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3bc and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b39; op2val:0xbc48;
op3val:0x3bbc; valaddr_reg:x5; val_offset:3204*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3204*FLEN/8, x9, x1, x4)

inst_1093:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x339 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x048 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3bc and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b39; op2val:0xbc48;
op3val:0x3bbc; valaddr_reg:x5; val_offset:3207*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3207*FLEN/8, x9, x1, x4)

inst_1094:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x339 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x048 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3bc and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b39; op2val:0xbc48;
op3val:0x3bbc; valaddr_reg:x5; val_offset:3210*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3210*FLEN/8, x9, x1, x4)

inst_1095:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x261 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0d1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3af and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a61; op2val:0xbcd1;
op3val:0x3baf; valaddr_reg:x5; val_offset:3213*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3213*FLEN/8, x9, x1, x4)

inst_1096:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x261 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0d1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3af and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a61; op2val:0xbcd1;
op3val:0x3baf; valaddr_reg:x5; val_offset:3216*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3216*FLEN/8, x9, x1, x4)

inst_1097:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x261 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0d1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3af and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a61; op2val:0xbcd1;
op3val:0x3baf; valaddr_reg:x5; val_offset:3219*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3219*FLEN/8, x9, x1, x4)

inst_1098:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x261 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0d1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3af and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a61; op2val:0xbcd1;
op3val:0x3baf; valaddr_reg:x5; val_offset:3222*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3222*FLEN/8, x9, x1, x4)

inst_1099:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x261 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0d1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3af and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a61; op2val:0xbcd1;
op3val:0x3baf; valaddr_reg:x5; val_offset:3225*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3225*FLEN/8, x9, x1, x4)

inst_1100:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x317 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0af and fs3 == 0 and fe3 == 0x0e and fm3 == 0x026 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2f17; op2val:0xc4af;
op3val:0x3826; valaddr_reg:x5; val_offset:3228*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3228*FLEN/8, x9, x1, x4)

inst_1101:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x317 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0af and fs3 == 0 and fe3 == 0x0e and fm3 == 0x026 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2f17; op2val:0xc4af;
op3val:0x3826; valaddr_reg:x5; val_offset:3231*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3231*FLEN/8, x9, x1, x4)

inst_1102:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x317 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0af and fs3 == 0 and fe3 == 0x0e and fm3 == 0x026 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2f17; op2val:0xc4af;
op3val:0x3826; valaddr_reg:x5; val_offset:3234*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3234*FLEN/8, x9, x1, x4)

inst_1103:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x317 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0af and fs3 == 0 and fe3 == 0x0e and fm3 == 0x026 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2f17; op2val:0xc4af;
op3val:0x3826; valaddr_reg:x5; val_offset:3237*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3237*FLEN/8, x9, x1, x4)

inst_1104:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x317 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0af and fs3 == 0 and fe3 == 0x0e and fm3 == 0x026 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2f17; op2val:0xc4af;
op3val:0x3826; valaddr_reg:x5; val_offset:3240*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3240*FLEN/8, x9, x1, x4)

inst_1105:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3ab and fs2 == 1 and fe2 == 0x11 and fm2 == 0x02b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x33ab; op2val:0xc42b;
op3val:0x3bff; valaddr_reg:x5; val_offset:3243*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3243*FLEN/8, x9, x1, x4)

inst_1106:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3ab and fs2 == 1 and fe2 == 0x11 and fm2 == 0x02b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3ff and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x33ab; op2val:0xc42b;
op3val:0x3bff; valaddr_reg:x5; val_offset:3246*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3246*FLEN/8, x9, x1, x4)

inst_1107:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3ab and fs2 == 1 and fe2 == 0x11 and fm2 == 0x02b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3ff and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x33ab; op2val:0xc42b;
op3val:0x3bff; valaddr_reg:x5; val_offset:3249*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3249*FLEN/8, x9, x1, x4)

inst_1108:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3ab and fs2 == 1 and fe2 == 0x11 and fm2 == 0x02b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3ff and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x33ab; op2val:0xc42b;
op3val:0x3bff; valaddr_reg:x5; val_offset:3252*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3252*FLEN/8, x9, x1, x4)

inst_1109:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3ab and fs2 == 1 and fe2 == 0x11 and fm2 == 0x02b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3ff and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x33ab; op2val:0xc42b;
op3val:0x3bff; valaddr_reg:x5; val_offset:3255*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3255*FLEN/8, x9, x1, x4)

inst_1110:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x03d and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2a8 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x30e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x383d; op2val:0xb2a8;
op3val:0x2f0e; valaddr_reg:x5; val_offset:3258*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3258*FLEN/8, x9, x1, x4)

inst_1111:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x03d and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2a8 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x30e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x383d; op2val:0xb2a8;
op3val:0x2f0e; valaddr_reg:x5; val_offset:3261*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3261*FLEN/8, x9, x1, x4)

inst_1112:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x03d and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2a8 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x30e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x383d; op2val:0xb2a8;
op3val:0x2f0e; valaddr_reg:x5; val_offset:3264*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3264*FLEN/8, x9, x1, x4)

inst_1113:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x03d and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2a8 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x30e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x383d; op2val:0xb2a8;
op3val:0x2f0e; valaddr_reg:x5; val_offset:3267*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3267*FLEN/8, x9, x1, x4)

inst_1114:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x03d and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2a8 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x30e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x383d; op2val:0xb2a8;
op3val:0x2f0e; valaddr_reg:x5; val_offset:3270*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3270*FLEN/8, x9, x1, x4)

inst_1115:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x216 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x201 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x092 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3616; op2val:0xbe01;
op3val:0x3892; valaddr_reg:x5; val_offset:3273*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3273*FLEN/8, x9, x1, x4)

inst_1116:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x216 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x201 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x092 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3616; op2val:0xbe01;
op3val:0x3892; valaddr_reg:x5; val_offset:3276*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3276*FLEN/8, x9, x1, x4)

inst_1117:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x216 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x201 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x092 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3616; op2val:0xbe01;
op3val:0x3892; valaddr_reg:x5; val_offset:3279*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3279*FLEN/8, x9, x1, x4)

inst_1118:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x216 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x201 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x092 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3616; op2val:0xbe01;
op3val:0x3892; valaddr_reg:x5; val_offset:3282*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3282*FLEN/8, x9, x1, x4)

inst_1119:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x216 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x201 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x092 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3616; op2val:0xbe01;
op3val:0x3892; valaddr_reg:x5; val_offset:3285*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3285*FLEN/8, x9, x1, x4)

inst_1120:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x046 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2bc and fs3 == 0 and fe3 == 0x0e and fm3 == 0x333 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3846; op2val:0xbebc;
op3val:0x3b33; valaddr_reg:x5; val_offset:3288*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3288*FLEN/8, x9, x1, x4)

inst_1121:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x046 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2bc and fs3 == 0 and fe3 == 0x0e and fm3 == 0x333 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3846; op2val:0xbebc;
op3val:0x3b33; valaddr_reg:x5; val_offset:3291*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3291*FLEN/8, x9, x1, x4)

inst_1122:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x046 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2bc and fs3 == 0 and fe3 == 0x0e and fm3 == 0x333 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3846; op2val:0xbebc;
op3val:0x3b33; valaddr_reg:x5; val_offset:3294*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3294*FLEN/8, x9, x1, x4)

inst_1123:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x046 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2bc and fs3 == 0 and fe3 == 0x0e and fm3 == 0x333 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3846; op2val:0xbebc;
op3val:0x3b33; valaddr_reg:x5; val_offset:3297*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3297*FLEN/8, x9, x1, x4)

inst_1124:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x046 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2bc and fs3 == 0 and fe3 == 0x0e and fm3 == 0x333 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3846; op2val:0xbebc;
op3val:0x3b33; valaddr_reg:x5; val_offset:3300*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3300*FLEN/8, x9, x1, x4)

inst_1125:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2c3 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3f5 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ba and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ac3; op2val:0xbbf5;
op3val:0x3aba; valaddr_reg:x5; val_offset:3303*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3303*FLEN/8, x9, x1, x4)

inst_1126:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2c3 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3f5 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ba and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ac3; op2val:0xbbf5;
op3val:0x3aba; valaddr_reg:x5; val_offset:3306*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3306*FLEN/8, x9, x1, x4)

inst_1127:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2c3 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3f5 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ba and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ac3; op2val:0xbbf5;
op3val:0x3aba; valaddr_reg:x5; val_offset:3309*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3309*FLEN/8, x9, x1, x4)

inst_1128:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2c3 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3f5 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ba and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ac3; op2val:0xbbf5;
op3val:0x3aba; valaddr_reg:x5; val_offset:3312*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3312*FLEN/8, x9, x1, x4)

inst_1129:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2c3 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3f5 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ba and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ac3; op2val:0xbbf5;
op3val:0x3aba; valaddr_reg:x5; val_offset:3315*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3315*FLEN/8, x9, x1, x4)

inst_1130:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x100 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3db and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0ea and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3900; op2val:0xbbdb;
op3val:0x38ea; valaddr_reg:x5; val_offset:3318*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3318*FLEN/8, x9, x1, x4)

inst_1131:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x100 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3db and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0ea and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3900; op2val:0xbbdb;
op3val:0x38ea; valaddr_reg:x5; val_offset:3321*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3321*FLEN/8, x9, x1, x4)

inst_1132:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x100 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3db and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0ea and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3900; op2val:0xbbdb;
op3val:0x38ea; valaddr_reg:x5; val_offset:3324*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3324*FLEN/8, x9, x1, x4)

inst_1133:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x100 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3db and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0ea and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3900; op2val:0xbbdb;
op3val:0x38ea; valaddr_reg:x5; val_offset:3327*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3327*FLEN/8, x9, x1, x4)

inst_1134:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x100 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3db and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0ea and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3900; op2val:0xbbdb;
op3val:0x38ea; valaddr_reg:x5; val_offset:3330*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3330*FLEN/8, x9, x1, x4)

inst_1135:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3a9 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x314 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2c8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2fa9; op2val:0xc714;
op3val:0x3ac8; valaddr_reg:x5; val_offset:3333*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3333*FLEN/8, x9, x1, x4)

inst_1136:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3a9 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x314 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2c8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2fa9; op2val:0xc714;
op3val:0x3ac8; valaddr_reg:x5; val_offset:3336*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3336*FLEN/8, x9, x1, x4)

inst_1137:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3a9 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x314 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2c8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2fa9; op2val:0xc714;
op3val:0x3ac8; valaddr_reg:x5; val_offset:3339*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3339*FLEN/8, x9, x1, x4)

inst_1138:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3a9 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x314 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2c8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2fa9; op2val:0xc714;
op3val:0x3ac8; valaddr_reg:x5; val_offset:3342*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3342*FLEN/8, x9, x1, x4)

inst_1139:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3a9 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x314 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2c8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2fa9; op2val:0xc714;
op3val:0x3ac8; valaddr_reg:x5; val_offset:3345*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3345*FLEN/8, x9, x1, x4)

inst_1140:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1f7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3bf and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1c7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39f7; op2val:0xbbbf;
op3val:0x39c7; valaddr_reg:x5; val_offset:3348*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3348*FLEN/8, x9, x1, x4)

inst_1141:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1f7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3bf and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1c7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39f7; op2val:0xbbbf;
op3val:0x39c7; valaddr_reg:x5; val_offset:3351*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3351*FLEN/8, x9, x1, x4)

inst_1142:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1f7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3bf and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1c7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39f7; op2val:0xbbbf;
op3val:0x39c7; valaddr_reg:x5; val_offset:3354*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3354*FLEN/8, x9, x1, x4)

inst_1143:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1f7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3bf and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1c7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39f7; op2val:0xbbbf;
op3val:0x39c7; valaddr_reg:x5; val_offset:3357*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3357*FLEN/8, x9, x1, x4)

inst_1144:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1f7 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3bf and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1c7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39f7; op2val:0xbbbf;
op3val:0x39c7; valaddr_reg:x5; val_offset:3360*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3360*FLEN/8, x9, x1, x4)

inst_1145:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2cd and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1b4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ab5; op2val:0xbacd;
op3val:0x39b4; valaddr_reg:x5; val_offset:3363*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3363*FLEN/8, x9, x1, x4)

inst_1146:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2cd and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1b4 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ab5; op2val:0xbacd;
op3val:0x39b4; valaddr_reg:x5; val_offset:3366*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3366*FLEN/8, x9, x1, x4)

inst_1147:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2cd and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1b4 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ab5; op2val:0xbacd;
op3val:0x39b4; valaddr_reg:x5; val_offset:3369*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3369*FLEN/8, x9, x1, x4)

inst_1148:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2cd and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1b4 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ab5; op2val:0xbacd;
op3val:0x39b4; valaddr_reg:x5; val_offset:3372*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3372*FLEN/8, x9, x1, x4)

inst_1149:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2cd and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1b4 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ab5; op2val:0xbacd;
op3val:0x39b4; valaddr_reg:x5; val_offset:3375*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3375*FLEN/8, x9, x1, x4)

inst_1150:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x21e and fs2 == 1 and fe2 == 0x0e and fm2 == 0x16a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x024 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a1e; op2val:0xb96a;
op3val:0x3824; valaddr_reg:x5; val_offset:3378*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3378*FLEN/8, x9, x1, x4)

inst_1151:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x21e and fs2 == 1 and fe2 == 0x0e and fm2 == 0x16a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x024 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a1e; op2val:0xb96a;
op3val:0x3824; valaddr_reg:x5; val_offset:3381*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3381*FLEN/8, x9, x1, x4)

inst_1152:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x21e and fs2 == 1 and fe2 == 0x0e and fm2 == 0x16a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x024 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a1e; op2val:0xb96a;
op3val:0x3824; valaddr_reg:x5; val_offset:3384*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3384*FLEN/8, x9, x1, x4)

inst_1153:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x21e and fs2 == 1 and fe2 == 0x0e and fm2 == 0x16a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x024 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a1e; op2val:0xb96a;
op3val:0x3824; valaddr_reg:x5; val_offset:3387*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3387*FLEN/8, x9, x1, x4)

inst_1154:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x21e and fs2 == 1 and fe2 == 0x0e and fm2 == 0x16a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x024 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a1e; op2val:0xb96a;
op3val:0x3824; valaddr_reg:x5; val_offset:3390*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3390*FLEN/8, x9, x1, x4)

inst_1155:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3be and fs2 == 1 and fe2 == 0x0b and fm2 == 0x0fd and fs3 == 0 and fe3 == 0x0b and fm3 == 0x0d5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bbe; op2val:0xacfd;
op3val:0x2cd5; valaddr_reg:x5; val_offset:3393*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3393*FLEN/8, x9, x1, x4)

inst_1156:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3be and fs2 == 1 and fe2 == 0x0b and fm2 == 0x0fd and fs3 == 0 and fe3 == 0x0b and fm3 == 0x0d5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bbe; op2val:0xacfd;
op3val:0x2cd5; valaddr_reg:x5; val_offset:3396*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3396*FLEN/8, x9, x1, x4)

inst_1157:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3be and fs2 == 1 and fe2 == 0x0b and fm2 == 0x0fd and fs3 == 0 and fe3 == 0x0b and fm3 == 0x0d5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bbe; op2val:0xacfd;
op3val:0x2cd5; valaddr_reg:x5; val_offset:3399*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3399*FLEN/8, x9, x1, x4)

inst_1158:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3be and fs2 == 1 and fe2 == 0x0b and fm2 == 0x0fd and fs3 == 0 and fe3 == 0x0b and fm3 == 0x0d5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bbe; op2val:0xacfd;
op3val:0x2cd5; valaddr_reg:x5; val_offset:3402*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3402*FLEN/8, x9, x1, x4)

inst_1159:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3be and fs2 == 1 and fe2 == 0x0b and fm2 == 0x0fd and fs3 == 0 and fe3 == 0x0b and fm3 == 0x0d5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bbe; op2val:0xacfd;
op3val:0x2cd5; valaddr_reg:x5; val_offset:3405*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3405*FLEN/8, x9, x1, x4)

inst_1160:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x10c and fs2 == 1 and fe2 == 0x0b and fm2 == 0x24b and fs3 == 0 and fe3 == 0x0a and fm3 == 0x3f3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x390c; op2val:0xae4b;
op3val:0x2bf3; valaddr_reg:x5; val_offset:3408*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3408*FLEN/8, x9, x1, x4)

inst_1161:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x10c and fs2 == 1 and fe2 == 0x0b and fm2 == 0x24b and fs3 == 0 and fe3 == 0x0a and fm3 == 0x3f3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x390c; op2val:0xae4b;
op3val:0x2bf3; valaddr_reg:x5; val_offset:3411*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3411*FLEN/8, x9, x1, x4)

inst_1162:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x10c and fs2 == 1 and fe2 == 0x0b and fm2 == 0x24b and fs3 == 0 and fe3 == 0x0a and fm3 == 0x3f3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x390c; op2val:0xae4b;
op3val:0x2bf3; valaddr_reg:x5; val_offset:3414*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3414*FLEN/8, x9, x1, x4)

inst_1163:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x10c and fs2 == 1 and fe2 == 0x0b and fm2 == 0x24b and fs3 == 0 and fe3 == 0x0a and fm3 == 0x3f3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x390c; op2val:0xae4b;
op3val:0x2bf3; valaddr_reg:x5; val_offset:3417*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3417*FLEN/8, x9, x1, x4)

inst_1164:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x10c and fs2 == 1 and fe2 == 0x0b and fm2 == 0x24b and fs3 == 0 and fe3 == 0x0a and fm3 == 0x3f3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x390c; op2val:0xae4b;
op3val:0x2bf3; valaddr_reg:x5; val_offset:3420*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3420*FLEN/8, x9, x1, x4)

inst_1165:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x02d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x138 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34ff; op2val:0xbc2d;
op3val:0x3538; valaddr_reg:x5; val_offset:3423*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3423*FLEN/8, x9, x1, x4)

inst_1166:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x02d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x138 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34ff; op2val:0xbc2d;
op3val:0x3538; valaddr_reg:x5; val_offset:3426*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3426*FLEN/8, x9, x1, x4)

inst_1167:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x02d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x138 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34ff; op2val:0xbc2d;
op3val:0x3538; valaddr_reg:x5; val_offset:3429*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3429*FLEN/8, x9, x1, x4)

inst_1168:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x02d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x138 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34ff; op2val:0xbc2d;
op3val:0x3538; valaddr_reg:x5; val_offset:3432*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3432*FLEN/8, x9, x1, x4)

inst_1169:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x02d and fs3 == 0 and fe3 == 0x0d and fm3 == 0x138 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34ff; op2val:0xbc2d;
op3val:0x3538; valaddr_reg:x5; val_offset:3435*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3435*FLEN/8, x9, x1, x4)

inst_1170:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x039 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x29d and fs3 == 0 and fe3 == 0x0a and fm3 == 0x2ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3839; op2val:0xae9d;
op3val:0x2aff; valaddr_reg:x5; val_offset:3438*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3438*FLEN/8, x9, x1, x4)

inst_1171:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x039 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x29d and fs3 == 0 and fe3 == 0x0a and fm3 == 0x2ff and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3839; op2val:0xae9d;
op3val:0x2aff; valaddr_reg:x5; val_offset:3441*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3441*FLEN/8, x9, x1, x4)

inst_1172:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x039 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x29d and fs3 == 0 and fe3 == 0x0a and fm3 == 0x2ff and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3839; op2val:0xae9d;
op3val:0x2aff; valaddr_reg:x5; val_offset:3444*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3444*FLEN/8, x9, x1, x4)

inst_1173:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x039 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x29d and fs3 == 0 and fe3 == 0x0a and fm3 == 0x2ff and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3839; op2val:0xae9d;
op3val:0x2aff; valaddr_reg:x5; val_offset:3447*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3447*FLEN/8, x9, x1, x4)

inst_1174:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x039 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x29d and fs3 == 0 and fe3 == 0x0a and fm3 == 0x2ff and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3839; op2val:0xae9d;
op3val:0x2aff; valaddr_reg:x5; val_offset:3450*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3450*FLEN/8, x9, x1, x4)

inst_1175:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x30e and fs2 == 1 and fe2 == 0x0d and fm2 == 0x202 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x14d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b0e; op2val:0xb602;
op3val:0x354d; valaddr_reg:x5; val_offset:3453*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3453*FLEN/8, x9, x1, x4)

inst_1176:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x30e and fs2 == 1 and fe2 == 0x0d and fm2 == 0x202 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x14d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b0e; op2val:0xb602;
op3val:0x354d; valaddr_reg:x5; val_offset:3456*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3456*FLEN/8, x9, x1, x4)

inst_1177:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x30e and fs2 == 1 and fe2 == 0x0d and fm2 == 0x202 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x14d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b0e; op2val:0xb602;
op3val:0x354d; valaddr_reg:x5; val_offset:3459*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3459*FLEN/8, x9, x1, x4)

inst_1178:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x30e and fs2 == 1 and fe2 == 0x0d and fm2 == 0x202 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x14d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b0e; op2val:0xb602;
op3val:0x354d; valaddr_reg:x5; val_offset:3462*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3462*FLEN/8, x9, x1, x4)

inst_1179:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x30e and fs2 == 1 and fe2 == 0x0d and fm2 == 0x202 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x14d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b0e; op2val:0xb602;
op3val:0x354d; valaddr_reg:x5; val_offset:3465*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3465*FLEN/8, x9, x1, x4)

inst_1180:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ab and fs2 == 1 and fe2 == 0x0d and fm2 == 0x358 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x135 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39ab; op2val:0xb758;
op3val:0x3535; valaddr_reg:x5; val_offset:3468*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3468*FLEN/8, x9, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_10)

inst_1181:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ab and fs2 == 1 and fe2 == 0x0d and fm2 == 0x358 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x135 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39ab; op2val:0xb758;
op3val:0x3535; valaddr_reg:x5; val_offset:3471*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3471*FLEN/8, x9, x1, x4)

inst_1182:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ab and fs2 == 1 and fe2 == 0x0d and fm2 == 0x358 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x135 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39ab; op2val:0xb758;
op3val:0x3535; valaddr_reg:x5; val_offset:3474*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3474*FLEN/8, x9, x1, x4)

inst_1183:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ab and fs2 == 1 and fe2 == 0x0d and fm2 == 0x358 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x135 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39ab; op2val:0xb758;
op3val:0x3535; valaddr_reg:x5; val_offset:3477*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3477*FLEN/8, x9, x1, x4)

inst_1184:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ab and fs2 == 1 and fe2 == 0x0d and fm2 == 0x358 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x135 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39ab; op2val:0xb758;
op3val:0x3535; valaddr_reg:x5; val_offset:3480*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3480*FLEN/8, x9, x1, x4)

inst_1185:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x055 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x22e and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2b1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3455; op2val:0xc22e;
op3val:0x3ab1; valaddr_reg:x5; val_offset:3483*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3483*FLEN/8, x9, x1, x4)

inst_1186:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x055 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x22e and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2b1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3455; op2val:0xc22e;
op3val:0x3ab1; valaddr_reg:x5; val_offset:3486*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3486*FLEN/8, x9, x1, x4)

inst_1187:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x055 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x22e and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2b1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3455; op2val:0xc22e;
op3val:0x3ab1; valaddr_reg:x5; val_offset:3489*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3489*FLEN/8, x9, x1, x4)

inst_1188:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x055 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x22e and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2b1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3455; op2val:0xc22e;
op3val:0x3ab1; valaddr_reg:x5; val_offset:3492*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3492*FLEN/8, x9, x1, x4)

inst_1189:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x055 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x22e and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2b1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3455; op2val:0xc22e;
op3val:0x3ab1; valaddr_reg:x5; val_offset:3495*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3495*FLEN/8, x9, x1, x4)

inst_1190:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x264 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0e1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3cc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a64; op2val:0xbce1;
op3val:0x3bcc; valaddr_reg:x5; val_offset:3498*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3498*FLEN/8, x9, x1, x4)

inst_1191:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x264 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0e1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3cc and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a64; op2val:0xbce1;
op3val:0x3bcc; valaddr_reg:x5; val_offset:3501*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3501*FLEN/8, x9, x1, x4)

inst_1192:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x264 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0e1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3cc and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a64; op2val:0xbce1;
op3val:0x3bcc; valaddr_reg:x5; val_offset:3504*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3504*FLEN/8, x9, x1, x4)

inst_1193:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x264 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0e1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3cc and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a64; op2val:0xbce1;
op3val:0x3bcc; valaddr_reg:x5; val_offset:3507*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3507*FLEN/8, x9, x1, x4)

inst_1194:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x264 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0e1 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3cc and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a64; op2val:0xbce1;
op3val:0x3bcc; valaddr_reg:x5; val_offset:3510*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3510*FLEN/8, x9, x1, x4)

inst_1195:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x228 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0ca and fs3 == 0 and fe3 == 0x0e and fm3 == 0x35f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a28; op2val:0xbcca;
op3val:0x3b5f; valaddr_reg:x5; val_offset:3513*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3513*FLEN/8, x9, x1, x4)

inst_1196:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x228 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0ca and fs3 == 0 and fe3 == 0x0e and fm3 == 0x35f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a28; op2val:0xbcca;
op3val:0x3b5f; valaddr_reg:x5; val_offset:3516*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3516*FLEN/8, x9, x1, x4)

inst_1197:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x228 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0ca and fs3 == 0 and fe3 == 0x0e and fm3 == 0x35f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a28; op2val:0xbcca;
op3val:0x3b5f; valaddr_reg:x5; val_offset:3519*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3519*FLEN/8, x9, x1, x4)

inst_1198:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x228 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0ca and fs3 == 0 and fe3 == 0x0e and fm3 == 0x35f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a28; op2val:0xbcca;
op3val:0x3b5f; valaddr_reg:x5; val_offset:3522*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3522*FLEN/8, x9, x1, x4)

inst_1199:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x228 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0ca and fs3 == 0 and fe3 == 0x0e and fm3 == 0x35f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a28; op2val:0xbcca;
op3val:0x3b5f; valaddr_reg:x5; val_offset:3525*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3525*FLEN/8, x9, x1, x4)

inst_1200:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ca and fs2 == 1 and fe2 == 0x0a and fm2 == 0x1a4 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x2c7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ca; op2val:0xa9a4;
op3val:0x26c7; valaddr_reg:x5; val_offset:3528*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3528*FLEN/8, x9, x1, x4)

inst_1201:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ca and fs2 == 1 and fe2 == 0x0a and fm2 == 0x1a4 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x2c7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ca; op2val:0xa9a4;
op3val:0x26c7; valaddr_reg:x5; val_offset:3531*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3531*FLEN/8, x9, x1, x4)

inst_1202:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ca and fs2 == 1 and fe2 == 0x0a and fm2 == 0x1a4 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x2c7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ca; op2val:0xa9a4;
op3val:0x26c7; valaddr_reg:x5; val_offset:3534*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3534*FLEN/8, x9, x1, x4)

inst_1203:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ca and fs2 == 1 and fe2 == 0x0a and fm2 == 0x1a4 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x2c7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ca; op2val:0xa9a4;
op3val:0x26c7; valaddr_reg:x5; val_offset:3537*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3537*FLEN/8, x9, x1, x4)

inst_1204:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ca and fs2 == 1 and fe2 == 0x0a and fm2 == 0x1a4 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x2c7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ca; op2val:0xa9a4;
op3val:0x26c7; valaddr_reg:x5; val_offset:3540*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3540*FLEN/8, x9, x1, x4)

inst_1205:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x116 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x054 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x181 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3916; op2val:0xbc54;
op3val:0x3981; valaddr_reg:x5; val_offset:3543*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3543*FLEN/8, x9, x1, x4)

inst_1206:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x116 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x054 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x181 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3916; op2val:0xbc54;
op3val:0x3981; valaddr_reg:x5; val_offset:3546*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3546*FLEN/8, x9, x1, x4)

inst_1207:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x116 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x054 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x181 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3916; op2val:0xbc54;
op3val:0x3981; valaddr_reg:x5; val_offset:3549*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3549*FLEN/8, x9, x1, x4)

inst_1208:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x116 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x054 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x181 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3916; op2val:0xbc54;
op3val:0x3981; valaddr_reg:x5; val_offset:3552*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3552*FLEN/8, x9, x1, x4)

inst_1209:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x116 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x054 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x181 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3916; op2val:0xbc54;
op3val:0x3981; valaddr_reg:x5; val_offset:3555*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3555*FLEN/8, x9, x1, x4)

inst_1210:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x041 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x163 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1bc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3841; op2val:0xbd63;
op3val:0x39bc; valaddr_reg:x5; val_offset:3558*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3558*FLEN/8, x9, x1, x4)

inst_1211:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x041 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x163 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1bc and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3841; op2val:0xbd63;
op3val:0x39bc; valaddr_reg:x5; val_offset:3561*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3561*FLEN/8, x9, x1, x4)

inst_1212:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x041 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x163 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1bc and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3841; op2val:0xbd63;
op3val:0x39bc; valaddr_reg:x5; val_offset:3564*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3564*FLEN/8, x9, x1, x4)

inst_1213:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x041 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x163 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1bc and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3841; op2val:0xbd63;
op3val:0x39bc; valaddr_reg:x5; val_offset:3567*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3567*FLEN/8, x9, x1, x4)

inst_1214:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x041 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x163 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1bc and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3841; op2val:0xbd63;
op3val:0x39bc; valaddr_reg:x5; val_offset:3570*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3570*FLEN/8, x9, x1, x4)

inst_1215:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x048 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x036 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x083 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3448; op2val:0xbc36;
op3val:0x3483; valaddr_reg:x5; val_offset:3573*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3573*FLEN/8, x9, x1, x4)

inst_1216:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x048 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x036 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x083 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3448; op2val:0xbc36;
op3val:0x3483; valaddr_reg:x5; val_offset:3576*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3576*FLEN/8, x9, x1, x4)

inst_1217:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x048 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x036 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x083 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3448; op2val:0xbc36;
op3val:0x3483; valaddr_reg:x5; val_offset:3579*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3579*FLEN/8, x9, x1, x4)

inst_1218:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x048 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x036 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x083 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3448; op2val:0xbc36;
op3val:0x3483; valaddr_reg:x5; val_offset:3582*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3582*FLEN/8, x9, x1, x4)

inst_1219:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x048 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x036 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x083 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3448; op2val:0xbc36;
op3val:0x3483; valaddr_reg:x5; val_offset:3585*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3585*FLEN/8, x9, x1, x4)

inst_1220:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b1 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x342 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x213 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ab1; op2val:0xbb42;
op3val:0x3a13; valaddr_reg:x5; val_offset:3588*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3588*FLEN/8, x9, x1, x4)

inst_1221:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b1 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x342 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x213 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ab1; op2val:0xbb42;
op3val:0x3a13; valaddr_reg:x5; val_offset:3591*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3591*FLEN/8, x9, x1, x4)

inst_1222:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b1 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x342 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x213 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ab1; op2val:0xbb42;
op3val:0x3a13; valaddr_reg:x5; val_offset:3594*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3594*FLEN/8, x9, x1, x4)

inst_1223:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b1 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x342 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x213 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ab1; op2val:0xbb42;
op3val:0x3a13; valaddr_reg:x5; val_offset:3597*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3597*FLEN/8, x9, x1, x4)

inst_1224:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b1 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x342 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x213 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3ab1; op2val:0xbb42;
op3val:0x3a13; valaddr_reg:x5; val_offset:3600*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3600*FLEN/8, x9, x1, x4)

inst_1225:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x13e and fs2 == 1 and fe2 == 0x0c and fm2 == 0x1cf and fs3 == 0 and fe3 == 0x0a and fm3 == 0x3a0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x353e; op2val:0xb1cf;
op3val:0x2ba0; valaddr_reg:x5; val_offset:3603*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3603*FLEN/8, x9, x1, x4)

inst_1226:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x13e and fs2 == 1 and fe2 == 0x0c and fm2 == 0x1cf and fs3 == 0 and fe3 == 0x0a and fm3 == 0x3a0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x353e; op2val:0xb1cf;
op3val:0x2ba0; valaddr_reg:x5; val_offset:3606*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3606*FLEN/8, x9, x1, x4)

inst_1227:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x13e and fs2 == 1 and fe2 == 0x0c and fm2 == 0x1cf and fs3 == 0 and fe3 == 0x0a and fm3 == 0x3a0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x353e; op2val:0xb1cf;
op3val:0x2ba0; valaddr_reg:x5; val_offset:3609*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3609*FLEN/8, x9, x1, x4)

inst_1228:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x13e and fs2 == 1 and fe2 == 0x0c and fm2 == 0x1cf and fs3 == 0 and fe3 == 0x0a and fm3 == 0x3a0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x353e; op2val:0xb1cf;
op3val:0x2ba0; valaddr_reg:x5; val_offset:3612*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3612*FLEN/8, x9, x1, x4)

inst_1229:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x13e and fs2 == 1 and fe2 == 0x0c and fm2 == 0x1cf and fs3 == 0 and fe3 == 0x0a and fm3 == 0x3a0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x353e; op2val:0xb1cf;
op3val:0x2ba0; valaddr_reg:x5; val_offset:3615*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3615*FLEN/8, x9, x1, x4)

inst_1230:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1aa and fs2 == 1 and fe2 == 0x0f and fm2 == 0x26e and fs3 == 0 and fe3 == 0x0e and fm3 == 0x08e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35aa; op2val:0xbe6e;
op3val:0x388e; valaddr_reg:x5; val_offset:3618*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3618*FLEN/8, x9, x1, x4)

inst_1231:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1aa and fs2 == 1 and fe2 == 0x0f and fm2 == 0x26e and fs3 == 0 and fe3 == 0x0e and fm3 == 0x08e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35aa; op2val:0xbe6e;
op3val:0x388e; valaddr_reg:x5; val_offset:3621*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3621*FLEN/8, x9, x1, x4)

inst_1232:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1aa and fs2 == 1 and fe2 == 0x0f and fm2 == 0x26e and fs3 == 0 and fe3 == 0x0e and fm3 == 0x08e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35aa; op2val:0xbe6e;
op3val:0x388e; valaddr_reg:x5; val_offset:3624*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3624*FLEN/8, x9, x1, x4)

inst_1233:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1aa and fs2 == 1 and fe2 == 0x0f and fm2 == 0x26e and fs3 == 0 and fe3 == 0x0e and fm3 == 0x08e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35aa; op2val:0xbe6e;
op3val:0x388e; valaddr_reg:x5; val_offset:3627*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3627*FLEN/8, x9, x1, x4)

inst_1234:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1aa and fs2 == 1 and fe2 == 0x0f and fm2 == 0x26e and fs3 == 0 and fe3 == 0x0e and fm3 == 0x08e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x35aa; op2val:0xbe6e;
op3val:0x388e; valaddr_reg:x5; val_offset:3630*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3630*FLEN/8, x9, x1, x4)

inst_1235:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x24e and fs2 == 1 and fe2 == 0x14 and fm2 == 0x10a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3f3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x264e; op2val:0xd10a;
op3val:0x3bf3; valaddr_reg:x5; val_offset:3633*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3633*FLEN/8, x9, x1, x4)

inst_1236:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x24e and fs2 == 1 and fe2 == 0x14 and fm2 == 0x10a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3f3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x264e; op2val:0xd10a;
op3val:0x3bf3; valaddr_reg:x5; val_offset:3636*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3636*FLEN/8, x9, x1, x4)

inst_1237:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x24e and fs2 == 1 and fe2 == 0x14 and fm2 == 0x10a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3f3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x264e; op2val:0xd10a;
op3val:0x3bf3; valaddr_reg:x5; val_offset:3639*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3639*FLEN/8, x9, x1, x4)

inst_1238:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x24e and fs2 == 1 and fe2 == 0x14 and fm2 == 0x10a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3f3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x264e; op2val:0xd10a;
op3val:0x3bf3; valaddr_reg:x5; val_offset:3642*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3642*FLEN/8, x9, x1, x4)

inst_1239:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x24e and fs2 == 1 and fe2 == 0x14 and fm2 == 0x10a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3f3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x264e; op2val:0xd10a;
op3val:0x3bf3; valaddr_reg:x5; val_offset:3645*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3645*FLEN/8, x9, x1, x4)

inst_1240:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x383 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x385 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x310 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b83; op2val:0xb385;
op3val:0x3310; valaddr_reg:x5; val_offset:3648*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3648*FLEN/8, x9, x1, x4)

inst_1241:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x383 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x385 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x310 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b83; op2val:0xb385;
op3val:0x3310; valaddr_reg:x5; val_offset:3651*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3651*FLEN/8, x9, x1, x4)

inst_1242:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x383 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x385 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x310 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b83; op2val:0xb385;
op3val:0x3310; valaddr_reg:x5; val_offset:3654*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3654*FLEN/8, x9, x1, x4)

inst_1243:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x383 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x385 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x310 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b83; op2val:0xb385;
op3val:0x3310; valaddr_reg:x5; val_offset:3657*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3657*FLEN/8, x9, x1, x4)

inst_1244:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x383 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x385 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x310 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b83; op2val:0xb385;
op3val:0x3310; valaddr_reg:x5; val_offset:3660*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3660*FLEN/8, x9, x1, x4)

inst_1245:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0b8 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x279 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3a3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38b8; op2val:0xbe79;
op3val:0x3ba3; valaddr_reg:x5; val_offset:3663*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3663*FLEN/8, x9, x1, x4)

inst_1246:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0b8 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x279 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3a3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38b8; op2val:0xbe79;
op3val:0x3ba3; valaddr_reg:x5; val_offset:3666*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3666*FLEN/8, x9, x1, x4)

inst_1247:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0b8 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x279 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3a3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38b8; op2val:0xbe79;
op3val:0x3ba3; valaddr_reg:x5; val_offset:3669*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3669*FLEN/8, x9, x1, x4)

inst_1248:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0b8 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x279 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3a3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38b8; op2val:0xbe79;
op3val:0x3ba3; valaddr_reg:x5; val_offset:3672*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3672*FLEN/8, x9, x1, x4)

inst_1249:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0b8 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x279 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3a3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38b8; op2val:0xbe79;
op3val:0x3ba3; valaddr_reg:x5; val_offset:3675*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3675*FLEN/8, x9, x1, x4)

inst_1250:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x339 and fs2 == 1 and fe2 == 0x09 and fm2 == 0x1e4 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x15b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3739; op2val:0xa5e4;
op3val:0x215b; valaddr_reg:x5; val_offset:3678*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3678*FLEN/8, x9, x1, x4)

inst_1251:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x339 and fs2 == 1 and fe2 == 0x09 and fm2 == 0x1e4 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x15b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3739; op2val:0xa5e4;
op3val:0x215b; valaddr_reg:x5; val_offset:3681*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3681*FLEN/8, x9, x1, x4)

inst_1252:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x339 and fs2 == 1 and fe2 == 0x09 and fm2 == 0x1e4 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x15b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3739; op2val:0xa5e4;
op3val:0x215b; valaddr_reg:x5; val_offset:3684*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3684*FLEN/8, x9, x1, x4)

inst_1253:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x339 and fs2 == 1 and fe2 == 0x09 and fm2 == 0x1e4 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x15b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3739; op2val:0xa5e4;
op3val:0x215b; valaddr_reg:x5; val_offset:3687*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3687*FLEN/8, x9, x1, x4)

inst_1254:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x339 and fs2 == 1 and fe2 == 0x09 and fm2 == 0x1e4 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x15b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3739; op2val:0xa5e4;
op3val:0x215b; valaddr_reg:x5; val_offset:3690*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3690*FLEN/8, x9, x1, x4)

inst_1255:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3b2 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x167 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x133 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37b2; op2val:0xbd67;
op3val:0x3933; valaddr_reg:x5; val_offset:3693*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3693*FLEN/8, x9, x1, x4)

inst_1256:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3b2 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x167 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x133 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37b2; op2val:0xbd67;
op3val:0x3933; valaddr_reg:x5; val_offset:3696*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3696*FLEN/8, x9, x1, x4)

inst_1257:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3b2 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x167 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x133 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37b2; op2val:0xbd67;
op3val:0x3933; valaddr_reg:x5; val_offset:3699*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3699*FLEN/8, x9, x1, x4)

inst_1258:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3b2 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x167 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x133 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37b2; op2val:0xbd67;
op3val:0x3933; valaddr_reg:x5; val_offset:3702*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3702*FLEN/8, x9, x1, x4)

inst_1259:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3b2 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x167 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x133 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37b2; op2val:0xbd67;
op3val:0x3933; valaddr_reg:x5; val_offset:3705*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3705*FLEN/8, x9, x1, x4)

inst_1260:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x2e9 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x03b and fs3 == 0 and fe3 == 0x11 and fm3 == 0x17c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x46e9; op2val:0x483b;
op3val:0x457c; valaddr_reg:x5; val_offset:3708*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3708*FLEN/8, x9, x1, x4)

inst_1261:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x2e9 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x03b and fs3 == 0 and fe3 == 0x11 and fm3 == 0x17c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x46e9; op2val:0x483b;
op3val:0x457c; valaddr_reg:x5; val_offset:3711*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3711*FLEN/8, x9, x1, x4)

inst_1262:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x2e9 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x03b and fs3 == 0 and fe3 == 0x11 and fm3 == 0x17c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x46e9; op2val:0x483b;
op3val:0x457c; valaddr_reg:x5; val_offset:3714*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3714*FLEN/8, x9, x1, x4)

inst_1263:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x2e9 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x03b and fs3 == 0 and fe3 == 0x11 and fm3 == 0x17c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x46e9; op2val:0x483b;
op3val:0x457c; valaddr_reg:x5; val_offset:3717*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3717*FLEN/8, x9, x1, x4)

inst_1264:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x2e9 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x03b and fs3 == 0 and fe3 == 0x11 and fm3 == 0x17c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x46e9; op2val:0x483b;
op3val:0x457c; valaddr_reg:x5; val_offset:3720*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3720*FLEN/8, x9, x1, x4)

inst_1265:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x334 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x073 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5334; op2val:0x3873;
op3val:0x4ffc; valaddr_reg:x5; val_offset:3723*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3723*FLEN/8, x9, x1, x4)

inst_1266:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x334 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x073 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x3fc and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5334; op2val:0x3873;
op3val:0x4ffc; valaddr_reg:x5; val_offset:3726*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3726*FLEN/8, x9, x1, x4)

inst_1267:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x334 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x073 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x3fc and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5334; op2val:0x3873;
op3val:0x4ffc; valaddr_reg:x5; val_offset:3729*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3729*FLEN/8, x9, x1, x4)

inst_1268:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x334 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x073 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x3fc and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5334; op2val:0x3873;
op3val:0x4ffc; valaddr_reg:x5; val_offset:3732*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3732*FLEN/8, x9, x1, x4)

inst_1269:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x334 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x073 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x3fc and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5334; op2val:0x3873;
op3val:0x4ffc; valaddr_reg:x5; val_offset:3735*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3735*FLEN/8, x9, x1, x4)

inst_1270:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x37e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3f4 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x063 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x537e; op2val:0x3bf4;
op3val:0x4463; valaddr_reg:x5; val_offset:3738*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3738*FLEN/8, x9, x1, x4)

inst_1271:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x37e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3f4 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x063 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x537e; op2val:0x3bf4;
op3val:0x4463; valaddr_reg:x5; val_offset:3741*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3741*FLEN/8, x9, x1, x4)

inst_1272:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x37e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3f4 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x063 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x537e; op2val:0x3bf4;
op3val:0x4463; valaddr_reg:x5; val_offset:3744*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3744*FLEN/8, x9, x1, x4)

inst_1273:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x37e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3f4 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x063 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x537e; op2val:0x3bf4;
op3val:0x4463; valaddr_reg:x5; val_offset:3747*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3747*FLEN/8, x9, x1, x4)

inst_1274:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x37e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3f4 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x063 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x537e; op2val:0x3bf4;
op3val:0x4463; valaddr_reg:x5; val_offset:3750*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3750*FLEN/8, x9, x1, x4)

inst_1275:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x015 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x352 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x02d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c15; op2val:0x4352;
op3val:0x442d; valaddr_reg:x5; val_offset:3753*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3753*FLEN/8, x9, x1, x4)

inst_1276:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x015 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x352 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x02d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c15; op2val:0x4352;
op3val:0x442d; valaddr_reg:x5; val_offset:3756*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3756*FLEN/8, x9, x1, x4)

inst_1277:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x015 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x352 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x02d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c15; op2val:0x4352;
op3val:0x442d; valaddr_reg:x5; val_offset:3759*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3759*FLEN/8, x9, x1, x4)

inst_1278:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x015 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x352 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x02d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c15; op2val:0x4352;
op3val:0x442d; valaddr_reg:x5; val_offset:3762*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3762*FLEN/8, x9, x1, x4)

inst_1279:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x015 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x352 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x02d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c15; op2val:0x4352;
op3val:0x442d; valaddr_reg:x5; val_offset:3765*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3765*FLEN/8, x9, x1, x4)

inst_1280:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x282 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08c and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0ca and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e82; op2val:0x408c;
op3val:0x44ca; valaddr_reg:x5; val_offset:3768*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3768*FLEN/8, x9, x1, x4)

inst_1281:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x282 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08c and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0ca and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e82; op2val:0x408c;
op3val:0x44ca; valaddr_reg:x5; val_offset:3771*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3771*FLEN/8, x9, x1, x4)

inst_1282:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x282 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08c and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0ca and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e82; op2val:0x408c;
op3val:0x44ca; valaddr_reg:x5; val_offset:3774*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3774*FLEN/8, x9, x1, x4)

inst_1283:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x282 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08c and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0ca and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e82; op2val:0x408c;
op3val:0x44ca; valaddr_reg:x5; val_offset:3777*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3777*FLEN/8, x9, x1, x4)

inst_1284:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x282 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08c and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0ca and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e82; op2val:0x408c;
op3val:0x44ca; valaddr_reg:x5; val_offset:3780*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3780*FLEN/8, x9, x1, x4)

inst_1285:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x046 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x05e and fs3 == 0 and fe3 == 0x13 and fm3 == 0x2ab and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c46; op2val:0x405e;
op3val:0x4eab; valaddr_reg:x5; val_offset:3783*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3783*FLEN/8, x9, x1, x4)

inst_1286:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x046 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x05e and fs3 == 0 and fe3 == 0x13 and fm3 == 0x2ab and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c46; op2val:0x405e;
op3val:0x4eab; valaddr_reg:x5; val_offset:3786*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3786*FLEN/8, x9, x1, x4)

inst_1287:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x046 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x05e and fs3 == 0 and fe3 == 0x13 and fm3 == 0x2ab and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c46; op2val:0x405e;
op3val:0x4eab; valaddr_reg:x5; val_offset:3789*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3789*FLEN/8, x9, x1, x4)

inst_1288:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x046 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x05e and fs3 == 0 and fe3 == 0x13 and fm3 == 0x2ab and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c46; op2val:0x405e;
op3val:0x4eab; valaddr_reg:x5; val_offset:3792*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3792*FLEN/8, x9, x1, x4)

inst_1289:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x046 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x05e and fs3 == 0 and fe3 == 0x13 and fm3 == 0x2ab and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c46; op2val:0x405e;
op3val:0x4eab; valaddr_reg:x5; val_offset:3795*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3795*FLEN/8, x9, x1, x4)

inst_1290:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x111 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1e5 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x03c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4d11; op2val:0x41e5;
op3val:0x443c; valaddr_reg:x5; val_offset:3798*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3798*FLEN/8, x9, x1, x4)

inst_1291:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x111 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1e5 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x03c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4d11; op2val:0x41e5;
op3val:0x443c; valaddr_reg:x5; val_offset:3801*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3801*FLEN/8, x9, x1, x4)

inst_1292:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x111 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1e5 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x03c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4d11; op2val:0x41e5;
op3val:0x443c; valaddr_reg:x5; val_offset:3804*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3804*FLEN/8, x9, x1, x4)

inst_1293:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x111 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1e5 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x03c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4d11; op2val:0x41e5;
op3val:0x443c; valaddr_reg:x5; val_offset:3807*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3807*FLEN/8, x9, x1, x4)

inst_1294:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x111 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1e5 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x03c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4d11; op2val:0x41e5;
op3val:0x443c; valaddr_reg:x5; val_offset:3810*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3810*FLEN/8, x9, x1, x4)

inst_1295:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x2bd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x03e and fs3 == 0 and fe3 == 0x14 and fm3 == 0x3c7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x42bd; op2val:0x383e;
op3val:0x53c7; valaddr_reg:x5; val_offset:3813*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3813*FLEN/8, x9, x1, x4)

inst_1296:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x2bd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x03e and fs3 == 0 and fe3 == 0x14 and fm3 == 0x3c7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x42bd; op2val:0x383e;
op3val:0x53c7; valaddr_reg:x5; val_offset:3816*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3816*FLEN/8, x9, x1, x4)

inst_1297:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x2bd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x03e and fs3 == 0 and fe3 == 0x14 and fm3 == 0x3c7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x42bd; op2val:0x383e;
op3val:0x53c7; valaddr_reg:x5; val_offset:3819*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3819*FLEN/8, x9, x1, x4)

inst_1298:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x2bd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x03e and fs3 == 0 and fe3 == 0x14 and fm3 == 0x3c7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x42bd; op2val:0x383e;
op3val:0x53c7; valaddr_reg:x5; val_offset:3822*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3822*FLEN/8, x9, x1, x4)

inst_1299:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x2bd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x03e and fs3 == 0 and fe3 == 0x14 and fm3 == 0x3c7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x42bd; op2val:0x383e;
op3val:0x53c7; valaddr_reg:x5; val_offset:3825*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3825*FLEN/8, x9, x1, x4)

inst_1300:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x226 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x108 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x021 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4a26; op2val:0x4108;
op3val:0x5021; valaddr_reg:x5; val_offset:3828*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3828*FLEN/8, x9, x1, x4)

inst_1301:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x226 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x108 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x021 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4a26; op2val:0x4108;
op3val:0x5021; valaddr_reg:x5; val_offset:3831*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3831*FLEN/8, x9, x1, x4)

inst_1302:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x226 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x108 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x021 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4a26; op2val:0x4108;
op3val:0x5021; valaddr_reg:x5; val_offset:3834*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3834*FLEN/8, x9, x1, x4)

inst_1303:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x226 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x108 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x021 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4a26; op2val:0x4108;
op3val:0x5021; valaddr_reg:x5; val_offset:3837*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3837*FLEN/8, x9, x1, x4)

inst_1304:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x226 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x108 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x021 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4a26; op2val:0x4108;
op3val:0x5021; valaddr_reg:x5; val_offset:3840*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3840*FLEN/8, x9, x1, x4)

inst_1305:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x296 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x07b and fs3 == 0 and fe3 == 0x14 and fm3 == 0x04f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e96; op2val:0x3c7b;
op3val:0x504f; valaddr_reg:x5; val_offset:3843*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3843*FLEN/8, x9, x1, x4)

inst_1306:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x296 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x07b and fs3 == 0 and fe3 == 0x14 and fm3 == 0x04f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e96; op2val:0x3c7b;
op3val:0x504f; valaddr_reg:x5; val_offset:3846*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3846*FLEN/8, x9, x1, x4)

inst_1307:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x296 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x07b and fs3 == 0 and fe3 == 0x14 and fm3 == 0x04f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e96; op2val:0x3c7b;
op3val:0x504f; valaddr_reg:x5; val_offset:3849*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3849*FLEN/8, x9, x1, x4)

inst_1308:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x296 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x07b and fs3 == 0 and fe3 == 0x14 and fm3 == 0x04f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e96; op2val:0x3c7b;
op3val:0x504f; valaddr_reg:x5; val_offset:3852*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3852*FLEN/8, x9, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_11)

inst_1309:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x296 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x07b and fs3 == 0 and fe3 == 0x14 and fm3 == 0x04f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e96; op2val:0x3c7b;
op3val:0x504f; valaddr_reg:x5; val_offset:3855*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3855*FLEN/8, x9, x1, x4)

inst_1310:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x250 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d8 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x131 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4650; op2val:0x46d8;
op3val:0x4d31; valaddr_reg:x5; val_offset:3858*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3858*FLEN/8, x9, x1, x4)

inst_1311:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x250 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d8 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x131 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4650; op2val:0x46d8;
op3val:0x4d31; valaddr_reg:x5; val_offset:3861*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3861*FLEN/8, x9, x1, x4)

inst_1312:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x250 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d8 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x131 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4650; op2val:0x46d8;
op3val:0x4d31; valaddr_reg:x5; val_offset:3864*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3864*FLEN/8, x9, x1, x4)

inst_1313:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x250 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d8 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x131 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4650; op2val:0x46d8;
op3val:0x4d31; valaddr_reg:x5; val_offset:3867*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3867*FLEN/8, x9, x1, x4)

inst_1314:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x250 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d8 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x131 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4650; op2val:0x46d8;
op3val:0x4d31; valaddr_reg:x5; val_offset:3870*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3870*FLEN/8, x9, x1, x4)

inst_1315:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x3cd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x365 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x064 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x47cd; op2val:0x4365;
op3val:0x5064; valaddr_reg:x5; val_offset:3873*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3873*FLEN/8, x9, x1, x4)

inst_1316:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x3cd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x365 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x064 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x47cd; op2val:0x4365;
op3val:0x5064; valaddr_reg:x5; val_offset:3876*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3876*FLEN/8, x9, x1, x4)

inst_1317:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x3cd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x365 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x064 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x47cd; op2val:0x4365;
op3val:0x5064; valaddr_reg:x5; val_offset:3879*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3879*FLEN/8, x9, x1, x4)

inst_1318:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x3cd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x365 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x064 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x47cd; op2val:0x4365;
op3val:0x5064; valaddr_reg:x5; val_offset:3882*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3882*FLEN/8, x9, x1, x4)

inst_1319:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x3cd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x365 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x064 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x47cd; op2val:0x4365;
op3val:0x5064; valaddr_reg:x5; val_offset:3885*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3885*FLEN/8, x9, x1, x4)

inst_1320:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x361 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2db and fs3 == 0 and fe3 == 0x14 and fm3 == 0x0d6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5361; op2val:0x36db;
op3val:0x50d6; valaddr_reg:x5; val_offset:3888*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3888*FLEN/8, x9, x1, x4)

inst_1321:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x361 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2db and fs3 == 0 and fe3 == 0x14 and fm3 == 0x0d6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5361; op2val:0x36db;
op3val:0x50d6; valaddr_reg:x5; val_offset:3891*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3891*FLEN/8, x9, x1, x4)

inst_1322:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x361 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2db and fs3 == 0 and fe3 == 0x14 and fm3 == 0x0d6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5361; op2val:0x36db;
op3val:0x50d6; valaddr_reg:x5; val_offset:3894*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3894*FLEN/8, x9, x1, x4)

inst_1323:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x361 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2db and fs3 == 0 and fe3 == 0x14 and fm3 == 0x0d6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5361; op2val:0x36db;
op3val:0x50d6; valaddr_reg:x5; val_offset:3897*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3897*FLEN/8, x9, x1, x4)

inst_1324:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x361 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2db and fs3 == 0 and fe3 == 0x14 and fm3 == 0x0d6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5361; op2val:0x36db;
op3val:0x50d6; valaddr_reg:x5; val_offset:3900*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3900*FLEN/8, x9, x1, x4)

inst_1325:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2df and fs2 == 0 and fe2 == 0x0e and fm2 == 0x333 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x341 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x52df; op2val:0x3b33;
op3val:0x4b41; valaddr_reg:x5; val_offset:3903*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3903*FLEN/8, x9, x1, x4)

inst_1326:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2df and fs2 == 0 and fe2 == 0x0e and fm2 == 0x333 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x341 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x52df; op2val:0x3b33;
op3val:0x4b41; valaddr_reg:x5; val_offset:3906*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3906*FLEN/8, x9, x1, x4)

inst_1327:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2df and fs2 == 0 and fe2 == 0x0e and fm2 == 0x333 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x341 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x52df; op2val:0x3b33;
op3val:0x4b41; valaddr_reg:x5; val_offset:3909*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3909*FLEN/8, x9, x1, x4)

inst_1328:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2df and fs2 == 0 and fe2 == 0x0e and fm2 == 0x333 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x341 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x52df; op2val:0x3b33;
op3val:0x4b41; valaddr_reg:x5; val_offset:3912*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3912*FLEN/8, x9, x1, x4)

inst_1329:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2df and fs2 == 0 and fe2 == 0x0e and fm2 == 0x333 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x341 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x52df; op2val:0x3b33;
op3val:0x4b41; valaddr_reg:x5; val_offset:3915*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3915*FLEN/8, x9, x1, x4)

inst_1330:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x031 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x14 and fm3 == 0x05f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4031; op2val:0x4aea;
op3val:0x505f; valaddr_reg:x5; val_offset:3918*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3918*FLEN/8, x9, x1, x4)

inst_1331:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x031 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x14 and fm3 == 0x05f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4031; op2val:0x4aea;
op3val:0x505f; valaddr_reg:x5; val_offset:3921*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3921*FLEN/8, x9, x1, x4)

inst_1332:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x031 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x14 and fm3 == 0x05f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4031; op2val:0x4aea;
op3val:0x505f; valaddr_reg:x5; val_offset:3924*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3924*FLEN/8, x9, x1, x4)

inst_1333:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x031 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x14 and fm3 == 0x05f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4031; op2val:0x4aea;
op3val:0x505f; valaddr_reg:x5; val_offset:3927*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3927*FLEN/8, x9, x1, x4)

inst_1334:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x031 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x14 and fm3 == 0x05f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4031; op2val:0x4aea;
op3val:0x505f; valaddr_reg:x5; val_offset:3930*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3930*FLEN/8, x9, x1, x4)

inst_1335:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x3e9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x0a0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4fe9; op2val:0x3ad3;
op3val:0x50a0; valaddr_reg:x5; val_offset:3933*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3933*FLEN/8, x9, x1, x4)

inst_1336:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x3e9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x0a0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4fe9; op2val:0x3ad3;
op3val:0x50a0; valaddr_reg:x5; val_offset:3936*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3936*FLEN/8, x9, x1, x4)

inst_1337:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x3e9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x0a0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4fe9; op2val:0x3ad3;
op3val:0x50a0; valaddr_reg:x5; val_offset:3939*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3939*FLEN/8, x9, x1, x4)

inst_1338:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x3e9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x0a0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4fe9; op2val:0x3ad3;
op3val:0x50a0; valaddr_reg:x5; val_offset:3942*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3942*FLEN/8, x9, x1, x4)

inst_1339:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x3e9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x0a0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4fe9; op2val:0x3ad3;
op3val:0x50a0; valaddr_reg:x5; val_offset:3945*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3945*FLEN/8, x9, x1, x4)

inst_1340:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x22e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3a4 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x10c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e2e; op2val:0x3ba4;
op3val:0x510c; valaddr_reg:x5; val_offset:3948*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3948*FLEN/8, x9, x1, x4)

inst_1341:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x22e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3a4 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x10c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e2e; op2val:0x3ba4;
op3val:0x510c; valaddr_reg:x5; val_offset:3951*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3951*FLEN/8, x9, x1, x4)

inst_1342:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x22e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3a4 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x10c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e2e; op2val:0x3ba4;
op3val:0x510c; valaddr_reg:x5; val_offset:3954*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3954*FLEN/8, x9, x1, x4)

inst_1343:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x22e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3a4 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x10c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e2e; op2val:0x3ba4;
op3val:0x510c; valaddr_reg:x5; val_offset:3957*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3957*FLEN/8, x9, x1, x4)

inst_1344:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x22e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3a4 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x10c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e2e; op2val:0x3ba4;
op3val:0x510c; valaddr_reg:x5; val_offset:3960*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3960*FLEN/8, x9, x1, x4)

inst_1345:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1d7 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x382 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x350 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x51d7; op2val:0x2f82;
op3val:0x5350; valaddr_reg:x5; val_offset:3963*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3963*FLEN/8, x9, x1, x4)

inst_1346:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1d7 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x382 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x350 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x51d7; op2val:0x2f82;
op3val:0x5350; valaddr_reg:x5; val_offset:3966*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3966*FLEN/8, x9, x1, x4)

inst_1347:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1d7 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x382 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x350 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x51d7; op2val:0x2f82;
op3val:0x5350; valaddr_reg:x5; val_offset:3969*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3969*FLEN/8, x9, x1, x4)

inst_1348:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1d7 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x382 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x350 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x51d7; op2val:0x2f82;
op3val:0x5350; valaddr_reg:x5; val_offset:3972*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3972*FLEN/8, x9, x1, x4)

inst_1349:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1d7 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x382 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x350 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x51d7; op2val:0x2f82;
op3val:0x5350; valaddr_reg:x5; val_offset:3975*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3975*FLEN/8, x9, x1, x4)

inst_1350:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x118 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d0 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x352 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4d18; op2val:0x3ed0;
op3val:0x4f52; valaddr_reg:x5; val_offset:3978*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3978*FLEN/8, x9, x1, x4)

inst_1351:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x118 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d0 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x352 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4d18; op2val:0x3ed0;
op3val:0x4f52; valaddr_reg:x5; val_offset:3981*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3981*FLEN/8, x9, x1, x4)

inst_1352:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x118 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d0 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x352 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4d18; op2val:0x3ed0;
op3val:0x4f52; valaddr_reg:x5; val_offset:3984*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3984*FLEN/8, x9, x1, x4)

inst_1353:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x118 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d0 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x352 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4d18; op2val:0x3ed0;
op3val:0x4f52; valaddr_reg:x5; val_offset:3987*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 3987*FLEN/8, x9, x1, x4)

inst_1354:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x118 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d0 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x352 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4d18; op2val:0x3ed0;
op3val:0x4f52; valaddr_reg:x5; val_offset:3990*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 3990*FLEN/8, x9, x1, x4)

inst_1355:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2a2 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x35e and fs3 == 0 and fe3 == 0x12 and fm3 == 0x38e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x52a2; op2val:0x3b5e;
op3val:0x4b8e; valaddr_reg:x5; val_offset:3993*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 3993*FLEN/8, x9, x1, x4)

inst_1356:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2a2 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x35e and fs3 == 0 and fe3 == 0x12 and fm3 == 0x38e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x52a2; op2val:0x3b5e;
op3val:0x4b8e; valaddr_reg:x5; val_offset:3996*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 3996*FLEN/8, x9, x1, x4)

inst_1357:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2a2 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x35e and fs3 == 0 and fe3 == 0x12 and fm3 == 0x38e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x52a2; op2val:0x3b5e;
op3val:0x4b8e; valaddr_reg:x5; val_offset:3999*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 3999*FLEN/8, x9, x1, x4)

inst_1358:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2a2 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x35e and fs3 == 0 and fe3 == 0x12 and fm3 == 0x38e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x52a2; op2val:0x3b5e;
op3val:0x4b8e; valaddr_reg:x5; val_offset:4002*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4002*FLEN/8, x9, x1, x4)

inst_1359:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2a2 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x35e and fs3 == 0 and fe3 == 0x12 and fm3 == 0x38e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x52a2; op2val:0x3b5e;
op3val:0x4b8e; valaddr_reg:x5; val_offset:4005*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4005*FLEN/8, x9, x1, x4)

inst_1360:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x025 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x13b and fs3 == 0 and fe3 == 0x13 and fm3 == 0x129 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4825; op2val:0x453b;
op3val:0x4d29; valaddr_reg:x5; val_offset:4008*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4008*FLEN/8, x9, x1, x4)

inst_1361:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x025 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x13b and fs3 == 0 and fe3 == 0x13 and fm3 == 0x129 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4825; op2val:0x453b;
op3val:0x4d29; valaddr_reg:x5; val_offset:4011*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4011*FLEN/8, x9, x1, x4)

inst_1362:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x025 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x13b and fs3 == 0 and fe3 == 0x13 and fm3 == 0x129 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4825; op2val:0x453b;
op3val:0x4d29; valaddr_reg:x5; val_offset:4014*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4014*FLEN/8, x9, x1, x4)

inst_1363:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x025 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x13b and fs3 == 0 and fe3 == 0x13 and fm3 == 0x129 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4825; op2val:0x453b;
op3val:0x4d29; valaddr_reg:x5; val_offset:4017*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4017*FLEN/8, x9, x1, x4)

inst_1364:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x025 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x13b and fs3 == 0 and fe3 == 0x13 and fm3 == 0x129 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4825; op2val:0x453b;
op3val:0x4d29; valaddr_reg:x5; val_offset:4020*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4020*FLEN/8, x9, x1, x4)

inst_1365:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x285 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x065 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x235 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4685; op2val:0x4065;
op3val:0x5235; valaddr_reg:x5; val_offset:4023*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4023*FLEN/8, x9, x1, x4)

inst_1366:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x285 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x065 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x235 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4685; op2val:0x4065;
op3val:0x5235; valaddr_reg:x5; val_offset:4026*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4026*FLEN/8, x9, x1, x4)

inst_1367:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x285 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x065 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x235 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4685; op2val:0x4065;
op3val:0x5235; valaddr_reg:x5; val_offset:4029*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4029*FLEN/8, x9, x1, x4)

inst_1368:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x285 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x065 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x235 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4685; op2val:0x4065;
op3val:0x5235; valaddr_reg:x5; val_offset:4032*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4032*FLEN/8, x9, x1, x4)

inst_1369:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x285 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x065 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x235 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4685; op2val:0x4065;
op3val:0x5235; valaddr_reg:x5; val_offset:4035*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4035*FLEN/8, x9, x1, x4)

inst_1370:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x294 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x294 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x12d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5294; op2val:0x3a94;
op3val:0x4d2d; valaddr_reg:x5; val_offset:4038*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4038*FLEN/8, x9, x1, x4)

inst_1371:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x294 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x294 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x12d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5294; op2val:0x3a94;
op3val:0x4d2d; valaddr_reg:x5; val_offset:4041*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4041*FLEN/8, x9, x1, x4)

inst_1372:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x294 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x294 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x12d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5294; op2val:0x3a94;
op3val:0x4d2d; valaddr_reg:x5; val_offset:4044*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4044*FLEN/8, x9, x1, x4)

inst_1373:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x294 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x294 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x12d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5294; op2val:0x3a94;
op3val:0x4d2d; valaddr_reg:x5; val_offset:4047*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4047*FLEN/8, x9, x1, x4)

inst_1374:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x294 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x294 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x12d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5294; op2val:0x3a94;
op3val:0x4d2d; valaddr_reg:x5; val_offset:4050*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4050*FLEN/8, x9, x1, x4)

inst_1375:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x097 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x24d and fs3 == 0 and fe3 == 0x11 and fm3 == 0x22a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4897; op2val:0x464d;
op3val:0x462a; valaddr_reg:x5; val_offset:4053*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4053*FLEN/8, x9, x1, x4)

inst_1376:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x097 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x24d and fs3 == 0 and fe3 == 0x11 and fm3 == 0x22a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4897; op2val:0x464d;
op3val:0x462a; valaddr_reg:x5; val_offset:4056*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4056*FLEN/8, x9, x1, x4)

inst_1377:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x097 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x24d and fs3 == 0 and fe3 == 0x11 and fm3 == 0x22a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4897; op2val:0x464d;
op3val:0x462a; valaddr_reg:x5; val_offset:4059*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4059*FLEN/8, x9, x1, x4)

inst_1378:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x097 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x24d and fs3 == 0 and fe3 == 0x11 and fm3 == 0x22a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4897; op2val:0x464d;
op3val:0x462a; valaddr_reg:x5; val_offset:4062*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4062*FLEN/8, x9, x1, x4)

inst_1379:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x097 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x24d and fs3 == 0 and fe3 == 0x11 and fm3 == 0x22a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4897; op2val:0x464d;
op3val:0x462a; valaddr_reg:x5; val_offset:4065*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4065*FLEN/8, x9, x1, x4)

inst_1380:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x01b and fs2 == 0 and fe2 == 0x10 and fm2 == 0x306 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x250 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c1b; op2val:0x4306;
op3val:0x4650; valaddr_reg:x5; val_offset:4068*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4068*FLEN/8, x9, x1, x4)

inst_1381:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x01b and fs2 == 0 and fe2 == 0x10 and fm2 == 0x306 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x250 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c1b; op2val:0x4306;
op3val:0x4650; valaddr_reg:x5; val_offset:4071*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4071*FLEN/8, x9, x1, x4)

inst_1382:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x01b and fs2 == 0 and fe2 == 0x10 and fm2 == 0x306 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x250 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c1b; op2val:0x4306;
op3val:0x4650; valaddr_reg:x5; val_offset:4074*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4074*FLEN/8, x9, x1, x4)

inst_1383:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x01b and fs2 == 0 and fe2 == 0x10 and fm2 == 0x306 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x250 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c1b; op2val:0x4306;
op3val:0x4650; valaddr_reg:x5; val_offset:4077*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4077*FLEN/8, x9, x1, x4)

inst_1384:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x01b and fs2 == 0 and fe2 == 0x10 and fm2 == 0x306 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x250 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c1b; op2val:0x4306;
op3val:0x4650; valaddr_reg:x5; val_offset:4080*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4080*FLEN/8, x9, x1, x4)

inst_1385:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x39c and fs3 == 0 and fe3 == 0x14 and fm3 == 0x0ab and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4f00; op2val:0x3b9c;
op3val:0x50ab; valaddr_reg:x5; val_offset:4083*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4083*FLEN/8, x9, x1, x4)

inst_1386:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x39c and fs3 == 0 and fe3 == 0x14 and fm3 == 0x0ab and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4f00; op2val:0x3b9c;
op3val:0x50ab; valaddr_reg:x5; val_offset:4086*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4086*FLEN/8, x9, x1, x4)

inst_1387:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x39c and fs3 == 0 and fe3 == 0x14 and fm3 == 0x0ab and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4f00; op2val:0x3b9c;
op3val:0x50ab; valaddr_reg:x5; val_offset:4089*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4089*FLEN/8, x9, x1, x4)

inst_1388:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x39c and fs3 == 0 and fe3 == 0x14 and fm3 == 0x0ab and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4f00; op2val:0x3b9c;
op3val:0x50ab; valaddr_reg:x5; val_offset:4092*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4092*FLEN/8, x9, x1, x4)

inst_1389:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x39c and fs3 == 0 and fe3 == 0x14 and fm3 == 0x0ab and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4f00; op2val:0x3b9c;
op3val:0x50ab; valaddr_reg:x5; val_offset:4095*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4095*FLEN/8, x9, x1, x4)

inst_1390:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x01d and fs2 == 0 and fe2 == 0x10 and fm2 == 0x32f and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0df and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c1d; op2val:0x432f;
op3val:0x44df; valaddr_reg:x5; val_offset:4098*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4098*FLEN/8, x9, x1, x4)

inst_1391:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x01d and fs2 == 0 and fe2 == 0x10 and fm2 == 0x32f and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0df and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c1d; op2val:0x432f;
op3val:0x44df; valaddr_reg:x5; val_offset:4101*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4101*FLEN/8, x9, x1, x4)

inst_1392:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x01d and fs2 == 0 and fe2 == 0x10 and fm2 == 0x32f and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0df and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c1d; op2val:0x432f;
op3val:0x44df; valaddr_reg:x5; val_offset:4104*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4104*FLEN/8, x9, x1, x4)

inst_1393:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x01d and fs2 == 0 and fe2 == 0x10 and fm2 == 0x32f and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0df and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c1d; op2val:0x432f;
op3val:0x44df; valaddr_reg:x5; val_offset:4107*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4107*FLEN/8, x9, x1, x4)

inst_1394:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x01d and fs2 == 0 and fe2 == 0x10 and fm2 == 0x32f and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0df and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c1d; op2val:0x432f;
op3val:0x44df; valaddr_reg:x5; val_offset:4110*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4110*FLEN/8, x9, x1, x4)

inst_1395:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1a4 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x150 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x006 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x51a4; op2val:0x3d50;
op3val:0x4406; valaddr_reg:x5; val_offset:4113*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4113*FLEN/8, x9, x1, x4)

inst_1396:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1a4 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x150 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x006 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x51a4; op2val:0x3d50;
op3val:0x4406; valaddr_reg:x5; val_offset:4116*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4116*FLEN/8, x9, x1, x4)

inst_1397:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1a4 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x150 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x006 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x51a4; op2val:0x3d50;
op3val:0x4406; valaddr_reg:x5; val_offset:4119*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4119*FLEN/8, x9, x1, x4)

inst_1398:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1a4 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x150 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x006 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x51a4; op2val:0x3d50;
op3val:0x4406; valaddr_reg:x5; val_offset:4122*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4122*FLEN/8, x9, x1, x4)

inst_1399:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1a4 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x150 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x006 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x51a4; op2val:0x3d50;
op3val:0x4406; valaddr_reg:x5; val_offset:4125*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4125*FLEN/8, x9, x1, x4)

inst_1400:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x2cb and fs2 == 0 and fe2 == 0x10 and fm2 == 0x29e and fs3 == 0 and fe3 == 0x13 and fm3 == 0x0c1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4acb; op2val:0x429e;
op3val:0x4cc1; valaddr_reg:x5; val_offset:4128*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4128*FLEN/8, x9, x1, x4)

inst_1401:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x2cb and fs2 == 0 and fe2 == 0x10 and fm2 == 0x29e and fs3 == 0 and fe3 == 0x13 and fm3 == 0x0c1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4acb; op2val:0x429e;
op3val:0x4cc1; valaddr_reg:x5; val_offset:4131*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4131*FLEN/8, x9, x1, x4)

inst_1402:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x2cb and fs2 == 0 and fe2 == 0x10 and fm2 == 0x29e and fs3 == 0 and fe3 == 0x13 and fm3 == 0x0c1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4acb; op2val:0x429e;
op3val:0x4cc1; valaddr_reg:x5; val_offset:4134*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4134*FLEN/8, x9, x1, x4)

inst_1403:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x2cb and fs2 == 0 and fe2 == 0x10 and fm2 == 0x29e and fs3 == 0 and fe3 == 0x13 and fm3 == 0x0c1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4acb; op2val:0x429e;
op3val:0x4cc1; valaddr_reg:x5; val_offset:4137*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4137*FLEN/8, x9, x1, x4)

inst_1404:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x2cb and fs2 == 0 and fe2 == 0x10 and fm2 == 0x29e and fs3 == 0 and fe3 == 0x13 and fm3 == 0x0c1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4acb; op2val:0x429e;
op3val:0x4cc1; valaddr_reg:x5; val_offset:4140*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4140*FLEN/8, x9, x1, x4)

inst_1405:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x223 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0a0 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x335 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e23; op2val:0x40a0;
op3val:0x4735; valaddr_reg:x5; val_offset:4143*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4143*FLEN/8, x9, x1, x4)

inst_1406:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x223 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0a0 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x335 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e23; op2val:0x40a0;
op3val:0x4735; valaddr_reg:x5; val_offset:4146*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4146*FLEN/8, x9, x1, x4)

inst_1407:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x223 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0a0 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x335 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e23; op2val:0x40a0;
op3val:0x4735; valaddr_reg:x5; val_offset:4149*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4149*FLEN/8, x9, x1, x4)

inst_1408:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x223 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0a0 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x335 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e23; op2val:0x40a0;
op3val:0x4735; valaddr_reg:x5; val_offset:4152*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4152*FLEN/8, x9, x1, x4)

inst_1409:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x223 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0a0 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x335 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e23; op2val:0x40a0;
op3val:0x4735; valaddr_reg:x5; val_offset:4155*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4155*FLEN/8, x9, x1, x4)

inst_1410:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x2df and fs2 == 0 and fe2 == 0x0f and fm2 == 0x249 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x131 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4edf; op2val:0x3e49;
op3val:0x4d31; valaddr_reg:x5; val_offset:4158*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4158*FLEN/8, x9, x1, x4)

inst_1411:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x2df and fs2 == 0 and fe2 == 0x0f and fm2 == 0x249 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x131 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4edf; op2val:0x3e49;
op3val:0x4d31; valaddr_reg:x5; val_offset:4161*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4161*FLEN/8, x9, x1, x4)

inst_1412:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x2df and fs2 == 0 and fe2 == 0x0f and fm2 == 0x249 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x131 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4edf; op2val:0x3e49;
op3val:0x4d31; valaddr_reg:x5; val_offset:4164*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4164*FLEN/8, x9, x1, x4)

inst_1413:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x2df and fs2 == 0 and fe2 == 0x0f and fm2 == 0x249 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x131 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4edf; op2val:0x3e49;
op3val:0x4d31; valaddr_reg:x5; val_offset:4167*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4167*FLEN/8, x9, x1, x4)

inst_1414:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x2df and fs2 == 0 and fe2 == 0x0f and fm2 == 0x249 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x131 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4edf; op2val:0x3e49;
op3val:0x4d31; valaddr_reg:x5; val_offset:4170*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4170*FLEN/8, x9, x1, x4)

inst_1415:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x20c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x09f and fs3 == 0 and fe3 == 0x14 and fm3 == 0x081 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x520c; op2val:0x389f;
op3val:0x5081; valaddr_reg:x5; val_offset:4173*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4173*FLEN/8, x9, x1, x4)

inst_1416:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x20c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x09f and fs3 == 0 and fe3 == 0x14 and fm3 == 0x081 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x520c; op2val:0x389f;
op3val:0x5081; valaddr_reg:x5; val_offset:4176*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4176*FLEN/8, x9, x1, x4)

inst_1417:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x20c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x09f and fs3 == 0 and fe3 == 0x14 and fm3 == 0x081 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x520c; op2val:0x389f;
op3val:0x5081; valaddr_reg:x5; val_offset:4179*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4179*FLEN/8, x9, x1, x4)

inst_1418:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x20c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x09f and fs3 == 0 and fe3 == 0x14 and fm3 == 0x081 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x520c; op2val:0x389f;
op3val:0x5081; valaddr_reg:x5; val_offset:4182*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4182*FLEN/8, x9, x1, x4)

inst_1419:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x20c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x09f and fs3 == 0 and fe3 == 0x14 and fm3 == 0x081 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x520c; op2val:0x389f;
op3val:0x5081; valaddr_reg:x5; val_offset:4185*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4185*FLEN/8, x9, x1, x4)

inst_1420:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x32e and fs2 == 0 and fe2 == 0x0d and fm2 == 0x211 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x146 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x532e; op2val:0x3611;
op3val:0x5146; valaddr_reg:x5; val_offset:4188*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4188*FLEN/8, x9, x1, x4)

inst_1421:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x32e and fs2 == 0 and fe2 == 0x0d and fm2 == 0x211 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x146 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x532e; op2val:0x3611;
op3val:0x5146; valaddr_reg:x5; val_offset:4191*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4191*FLEN/8, x9, x1, x4)

inst_1422:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x32e and fs2 == 0 and fe2 == 0x0d and fm2 == 0x211 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x146 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x532e; op2val:0x3611;
op3val:0x5146; valaddr_reg:x5; val_offset:4194*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4194*FLEN/8, x9, x1, x4)

inst_1423:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x32e and fs2 == 0 and fe2 == 0x0d and fm2 == 0x211 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x146 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x532e; op2val:0x3611;
op3val:0x5146; valaddr_reg:x5; val_offset:4197*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4197*FLEN/8, x9, x1, x4)

inst_1424:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x32e and fs2 == 0 and fe2 == 0x0d and fm2 == 0x211 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x146 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x532e; op2val:0x3611;
op3val:0x5146; valaddr_reg:x5; val_offset:4200*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4200*FLEN/8, x9, x1, x4)

inst_1425:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x21b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x062 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x0a6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x521b; op2val:0x3862;
op3val:0x50a6; valaddr_reg:x5; val_offset:4203*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4203*FLEN/8, x9, x1, x4)

inst_1426:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x21b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x062 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x0a6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x521b; op2val:0x3862;
op3val:0x50a6; valaddr_reg:x5; val_offset:4206*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4206*FLEN/8, x9, x1, x4)

inst_1427:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x21b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x062 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x0a6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x521b; op2val:0x3862;
op3val:0x50a6; valaddr_reg:x5; val_offset:4209*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4209*FLEN/8, x9, x1, x4)

inst_1428:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x21b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x062 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x0a6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x521b; op2val:0x3862;
op3val:0x50a6; valaddr_reg:x5; val_offset:4212*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4212*FLEN/8, x9, x1, x4)

inst_1429:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x21b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x062 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x0a6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x521b; op2val:0x3862;
op3val:0x50a6; valaddr_reg:x5; val_offset:4215*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4215*FLEN/8, x9, x1, x4)

inst_1430:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x337 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x266 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x28e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4f37; op2val:0x3666;
op3val:0x528e; valaddr_reg:x5; val_offset:4218*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4218*FLEN/8, x9, x1, x4)

inst_1431:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x337 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x266 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x28e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4f37; op2val:0x3666;
op3val:0x528e; valaddr_reg:x5; val_offset:4221*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4221*FLEN/8, x9, x1, x4)

inst_1432:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x337 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x266 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x28e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4f37; op2val:0x3666;
op3val:0x528e; valaddr_reg:x5; val_offset:4224*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4224*FLEN/8, x9, x1, x4)

inst_1433:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x337 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x266 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x28e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4f37; op2val:0x3666;
op3val:0x528e; valaddr_reg:x5; val_offset:4227*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4227*FLEN/8, x9, x1, x4)

inst_1434:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x337 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x266 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x28e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4f37; op2val:0x3666;
op3val:0x528e; valaddr_reg:x5; val_offset:4230*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4230*FLEN/8, x9, x1, x4)

inst_1435:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x149 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x04f and fs3 == 0 and fe3 == 0x14 and fm3 == 0x3a5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5149; op2val:0x2c4f;
op3val:0x53a5; valaddr_reg:x5; val_offset:4233*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4233*FLEN/8, x9, x1, x4)

inst_1436:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x149 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x04f and fs3 == 0 and fe3 == 0x14 and fm3 == 0x3a5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5149; op2val:0x2c4f;
op3val:0x53a5; valaddr_reg:x5; val_offset:4236*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4236*FLEN/8, x9, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_12)

inst_1437:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x149 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x04f and fs3 == 0 and fe3 == 0x14 and fm3 == 0x3a5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5149; op2val:0x2c4f;
op3val:0x53a5; valaddr_reg:x5; val_offset:4239*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4239*FLEN/8, x9, x1, x4)

inst_1438:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x149 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x04f and fs3 == 0 and fe3 == 0x14 and fm3 == 0x3a5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5149; op2val:0x2c4f;
op3val:0x53a5; valaddr_reg:x5; val_offset:4242*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4242*FLEN/8, x9, x1, x4)

inst_1439:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x149 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x04f and fs3 == 0 and fe3 == 0x14 and fm3 == 0x3a5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5149; op2val:0x2c4f;
op3val:0x53a5; valaddr_reg:x5; val_offset:4245*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4245*FLEN/8, x9, x1, x4)

inst_1440:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1db and fs2 == 0 and fe2 == 0x0d and fm2 == 0x26d and fs3 == 0 and fe3 == 0x14 and fm3 == 0x1a5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x51db; op2val:0x366d;
op3val:0x51a5; valaddr_reg:x5; val_offset:4248*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4248*FLEN/8, x9, x1, x4)

inst_1441:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1db and fs2 == 0 and fe2 == 0x0d and fm2 == 0x26d and fs3 == 0 and fe3 == 0x14 and fm3 == 0x1a5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x51db; op2val:0x366d;
op3val:0x51a5; valaddr_reg:x5; val_offset:4251*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4251*FLEN/8, x9, x1, x4)

inst_1442:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1db and fs2 == 0 and fe2 == 0x0d and fm2 == 0x26d and fs3 == 0 and fe3 == 0x14 and fm3 == 0x1a5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x51db; op2val:0x366d;
op3val:0x51a5; valaddr_reg:x5; val_offset:4254*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4254*FLEN/8, x9, x1, x4)

inst_1443:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1db and fs2 == 0 and fe2 == 0x0d and fm2 == 0x26d and fs3 == 0 and fe3 == 0x14 and fm3 == 0x1a5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x51db; op2val:0x366d;
op3val:0x51a5; valaddr_reg:x5; val_offset:4257*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4257*FLEN/8, x9, x1, x4)

inst_1444:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1db and fs2 == 0 and fe2 == 0x0d and fm2 == 0x26d and fs3 == 0 and fe3 == 0x14 and fm3 == 0x1a5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x51db; op2val:0x366d;
op3val:0x51a5; valaddr_reg:x5; val_offset:4260*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4260*FLEN/8, x9, x1, x4)

inst_1445:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x077 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x14d and fs3 == 0 and fe3 == 0x14 and fm3 == 0x285 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c77; op2val:0x394d;
op3val:0x5285; valaddr_reg:x5; val_offset:4263*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4263*FLEN/8, x9, x1, x4)

inst_1446:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x077 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x14d and fs3 == 0 and fe3 == 0x14 and fm3 == 0x285 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c77; op2val:0x394d;
op3val:0x5285; valaddr_reg:x5; val_offset:4266*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4266*FLEN/8, x9, x1, x4)

inst_1447:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x077 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x14d and fs3 == 0 and fe3 == 0x14 and fm3 == 0x285 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c77; op2val:0x394d;
op3val:0x5285; valaddr_reg:x5; val_offset:4269*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4269*FLEN/8, x9, x1, x4)

inst_1448:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x077 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x14d and fs3 == 0 and fe3 == 0x14 and fm3 == 0x285 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c77; op2val:0x394d;
op3val:0x5285; valaddr_reg:x5; val_offset:4272*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4272*FLEN/8, x9, x1, x4)

inst_1449:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x077 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x14d and fs3 == 0 and fe3 == 0x14 and fm3 == 0x285 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c77; op2val:0x394d;
op3val:0x5285; valaddr_reg:x5; val_offset:4275*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4275*FLEN/8, x9, x1, x4)

inst_1450:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x246 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x05e and fs3 == 0 and fe3 == 0x12 and fm3 == 0x09a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e46; op2val:0x405e;
op3val:0x489a; valaddr_reg:x5; val_offset:4278*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4278*FLEN/8, x9, x1, x4)

inst_1451:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x246 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x05e and fs3 == 0 and fe3 == 0x12 and fm3 == 0x09a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e46; op2val:0x405e;
op3val:0x489a; valaddr_reg:x5; val_offset:4281*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4281*FLEN/8, x9, x1, x4)

inst_1452:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x246 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x05e and fs3 == 0 and fe3 == 0x12 and fm3 == 0x09a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e46; op2val:0x405e;
op3val:0x489a; valaddr_reg:x5; val_offset:4284*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4284*FLEN/8, x9, x1, x4)

inst_1453:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x246 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x05e and fs3 == 0 and fe3 == 0x12 and fm3 == 0x09a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e46; op2val:0x405e;
op3val:0x489a; valaddr_reg:x5; val_offset:4287*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4287*FLEN/8, x9, x1, x4)

inst_1454:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x246 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x05e and fs3 == 0 and fe3 == 0x12 and fm3 == 0x09a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4e46; op2val:0x405e;
op3val:0x489a; valaddr_reg:x5; val_offset:4290*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4290*FLEN/8, x9, x1, x4)

inst_1455:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x127 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x113 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x1d6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4527; op2val:0x4913;
op3val:0x49d6; valaddr_reg:x5; val_offset:4293*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4293*FLEN/8, x9, x1, x4)

inst_1456:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x127 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x113 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x1d6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4527; op2val:0x4913;
op3val:0x49d6; valaddr_reg:x5; val_offset:4296*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4296*FLEN/8, x9, x1, x4)

inst_1457:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x127 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x113 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x1d6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4527; op2val:0x4913;
op3val:0x49d6; valaddr_reg:x5; val_offset:4299*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4299*FLEN/8, x9, x1, x4)

inst_1458:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x127 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x113 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x1d6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4527; op2val:0x4913;
op3val:0x49d6; valaddr_reg:x5; val_offset:4302*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4302*FLEN/8, x9, x1, x4)

inst_1459:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x127 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x113 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x1d6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4527; op2val:0x4913;
op3val:0x49d6; valaddr_reg:x5; val_offset:4305*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4305*FLEN/8, x9, x1, x4)

inst_1460:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x063 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0a7 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x172 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c63; op2val:0x3ca7;
op3val:0x5172; valaddr_reg:x5; val_offset:4308*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4308*FLEN/8, x9, x1, x4)

inst_1461:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x063 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0a7 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x172 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c63; op2val:0x3ca7;
op3val:0x5172; valaddr_reg:x5; val_offset:4311*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4311*FLEN/8, x9, x1, x4)

inst_1462:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x063 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0a7 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x172 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c63; op2val:0x3ca7;
op3val:0x5172; valaddr_reg:x5; val_offset:4314*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4314*FLEN/8, x9, x1, x4)

inst_1463:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x063 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0a7 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x172 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c63; op2val:0x3ca7;
op3val:0x5172; valaddr_reg:x5; val_offset:4317*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4317*FLEN/8, x9, x1, x4)

inst_1464:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x063 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0a7 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x172 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4c63; op2val:0x3ca7;
op3val:0x5172; valaddr_reg:x5; val_offset:4320*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4320*FLEN/8, x9, x1, x4)

inst_1465:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x0bf and fs2 == 0 and fe2 == 0x10 and fm2 == 0x236 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x100 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4cbf; op2val:0x4236;
op3val:0x4500; valaddr_reg:x5; val_offset:4323*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4323*FLEN/8, x9, x1, x4)

inst_1466:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x0bf and fs2 == 0 and fe2 == 0x10 and fm2 == 0x236 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x100 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4cbf; op2val:0x4236;
op3val:0x4500; valaddr_reg:x5; val_offset:4326*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4326*FLEN/8, x9, x1, x4)

inst_1467:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x0bf and fs2 == 0 and fe2 == 0x10 and fm2 == 0x236 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x100 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4cbf; op2val:0x4236;
op3val:0x4500; valaddr_reg:x5; val_offset:4329*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4329*FLEN/8, x9, x1, x4)

inst_1468:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x0bf and fs2 == 0 and fe2 == 0x10 and fm2 == 0x236 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x100 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4cbf; op2val:0x4236;
op3val:0x4500; valaddr_reg:x5; val_offset:4332*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4332*FLEN/8, x9, x1, x4)

inst_1469:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x0bf and fs2 == 0 and fe2 == 0x10 and fm2 == 0x236 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x100 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4cbf; op2val:0x4236;
op3val:0x4500; valaddr_reg:x5; val_offset:4335*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4335*FLEN/8, x9, x1, x4)

inst_1470:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x029 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x298 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x35c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3429; op2val:0xbe98;
op3val:0x375c; valaddr_reg:x5; val_offset:4338*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4338*FLEN/8, x9, x1, x4)

inst_1471:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x029 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x298 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x35c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3429; op2val:0xbe98;
op3val:0x375c; valaddr_reg:x5; val_offset:4341*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4341*FLEN/8, x9, x1, x4)

inst_1472:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x029 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x298 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x35c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3429; op2val:0xbe98;
op3val:0x375c; valaddr_reg:x5; val_offset:4344*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4344*FLEN/8, x9, x1, x4)

inst_1473:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x029 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x298 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x35c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3429; op2val:0xbe98;
op3val:0x375c; valaddr_reg:x5; val_offset:4347*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4347*FLEN/8, x9, x1, x4)

inst_1474:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x029 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x298 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x35c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3429; op2val:0xbe98;
op3val:0x375c; valaddr_reg:x5; val_offset:4350*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4350*FLEN/8, x9, x1, x4)

inst_1475:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c9 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x38f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x39b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bc9; op2val:0xbb8f;
op3val:0x3b9b; valaddr_reg:x5; val_offset:4353*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4353*FLEN/8, x9, x1, x4)

inst_1476:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c9 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x38f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x39b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bc9; op2val:0xbb8f;
op3val:0x3b9b; valaddr_reg:x5; val_offset:4356*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4356*FLEN/8, x9, x1, x4)

inst_1477:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c9 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x38f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x39b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bc9; op2val:0xbb8f;
op3val:0x3b9b; valaddr_reg:x5; val_offset:4359*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4359*FLEN/8, x9, x1, x4)

inst_1478:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c9 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x38f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x39b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bc9; op2val:0xbb8f;
op3val:0x3b9b; valaddr_reg:x5; val_offset:4362*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4362*FLEN/8, x9, x1, x4)

inst_1479:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c9 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x38f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x39b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bc9; op2val:0xbb8f;
op3val:0x3b9b; valaddr_reg:x5; val_offset:4365*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4365*FLEN/8, x9, x1, x4)

inst_1480:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2fd and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1b3 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x13b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3afd; op2val:0xb9b3;
op3val:0x393b; valaddr_reg:x5; val_offset:4368*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4368*FLEN/8, x9, x1, x4)

inst_1481:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2fd and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1b3 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x13b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3afd; op2val:0xb9b3;
op3val:0x393b; valaddr_reg:x5; val_offset:4371*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4371*FLEN/8, x9, x1, x4)

inst_1482:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2fd and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1b3 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x13b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3afd; op2val:0xb9b3;
op3val:0x393b; valaddr_reg:x5; val_offset:4374*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4374*FLEN/8, x9, x1, x4)

inst_1483:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2fd and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1b3 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x13b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3afd; op2val:0xb9b3;
op3val:0x393b; valaddr_reg:x5; val_offset:4377*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4377*FLEN/8, x9, x1, x4)

inst_1484:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2fd and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1b3 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x13b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3afd; op2val:0xb9b3;
op3val:0x393b; valaddr_reg:x5; val_offset:4380*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4380*FLEN/8, x9, x1, x4)

inst_1485:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x158 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0b6 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x126 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3158; op2val:0xb4b6;
op3val:0x2d26; valaddr_reg:x5; val_offset:4383*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4383*FLEN/8, x9, x1, x4)

inst_1486:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x158 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0b6 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x126 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3158; op2val:0xb4b6;
op3val:0x2d26; valaddr_reg:x5; val_offset:4386*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4386*FLEN/8, x9, x1, x4)

inst_1487:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x158 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0b6 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x126 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3158; op2val:0xb4b6;
op3val:0x2d26; valaddr_reg:x5; val_offset:4389*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4389*FLEN/8, x9, x1, x4)

inst_1488:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x158 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0b6 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x126 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3158; op2val:0xb4b6;
op3val:0x2d26; valaddr_reg:x5; val_offset:4392*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4392*FLEN/8, x9, x1, x4)

inst_1489:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x158 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0b6 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x126 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3158; op2val:0xb4b6;
op3val:0x2d26; valaddr_reg:x5; val_offset:4395*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4395*FLEN/8, x9, x1, x4)

inst_1490:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x283 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x351 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x235 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3683; op2val:0xbf51;
op3val:0x3a35; valaddr_reg:x5; val_offset:4398*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4398*FLEN/8, x9, x1, x4)

inst_1491:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x283 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x351 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x235 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3683; op2val:0xbf51;
op3val:0x3a35; valaddr_reg:x5; val_offset:4401*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4401*FLEN/8, x9, x1, x4)

inst_1492:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x283 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x351 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x235 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3683; op2val:0xbf51;
op3val:0x3a35; valaddr_reg:x5; val_offset:4404*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4404*FLEN/8, x9, x1, x4)

inst_1493:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x283 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x351 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x235 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3683; op2val:0xbf51;
op3val:0x3a35; valaddr_reg:x5; val_offset:4407*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4407*FLEN/8, x9, x1, x4)

inst_1494:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x283 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x351 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x235 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3683; op2val:0xbf51;
op3val:0x3a35; valaddr_reg:x5; val_offset:4410*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4410*FLEN/8, x9, x1, x4)

inst_1495:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ad and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x130 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ad; op2val:0xbc3a;
op3val:0x3930; valaddr_reg:x5; val_offset:4413*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4413*FLEN/8, x9, x1, x4)

inst_1496:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ad and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x130 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ad; op2val:0xbc3a;
op3val:0x3930; valaddr_reg:x5; val_offset:4416*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4416*FLEN/8, x9, x1, x4)

inst_1497:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ad and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x130 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ad; op2val:0xbc3a;
op3val:0x3930; valaddr_reg:x5; val_offset:4419*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4419*FLEN/8, x9, x1, x4)

inst_1498:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ad and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x130 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ad; op2val:0xbc3a;
op3val:0x3930; valaddr_reg:x5; val_offset:4422*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4422*FLEN/8, x9, x1, x4)

inst_1499:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ad and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x130 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38ad; op2val:0xbc3a;
op3val:0x3930; valaddr_reg:x5; val_offset:4425*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4425*FLEN/8, x9, x1, x4)

inst_1500:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x170 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1a0 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3e7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3970; op2val:0xbda0;
op3val:0x3be7; valaddr_reg:x5; val_offset:4428*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4428*FLEN/8, x9, x1, x4)

inst_1501:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x170 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1a0 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3e7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3970; op2val:0xbda0;
op3val:0x3be7; valaddr_reg:x5; val_offset:4431*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4431*FLEN/8, x9, x1, x4)

inst_1502:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x170 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1a0 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3e7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3970; op2val:0xbda0;
op3val:0x3be7; valaddr_reg:x5; val_offset:4434*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4434*FLEN/8, x9, x1, x4)

inst_1503:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x170 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1a0 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3e7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3970; op2val:0xbda0;
op3val:0x3be7; valaddr_reg:x5; val_offset:4437*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4437*FLEN/8, x9, x1, x4)

inst_1504:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x170 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1a0 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3e7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3970; op2val:0xbda0;
op3val:0x3be7; valaddr_reg:x5; val_offset:4440*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4440*FLEN/8, x9, x1, x4)

inst_1505:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2f1 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x22e and fs3 == 0 and fe3 == 0x0c and fm3 == 0x25d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x36f1; op2val:0xb62e;
op3val:0x325d; valaddr_reg:x5; val_offset:4443*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4443*FLEN/8, x9, x1, x4)

inst_1506:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2f1 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x22e and fs3 == 0 and fe3 == 0x0c and fm3 == 0x25d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x36f1; op2val:0xb62e;
op3val:0x325d; valaddr_reg:x5; val_offset:4446*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4446*FLEN/8, x9, x1, x4)

inst_1507:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2f1 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x22e and fs3 == 0 and fe3 == 0x0c and fm3 == 0x25d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x36f1; op2val:0xb62e;
op3val:0x325d; valaddr_reg:x5; val_offset:4449*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4449*FLEN/8, x9, x1, x4)

inst_1508:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2f1 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x22e and fs3 == 0 and fe3 == 0x0c and fm3 == 0x25d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x36f1; op2val:0xb62e;
op3val:0x325d; valaddr_reg:x5; val_offset:4452*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4452*FLEN/8, x9, x1, x4)

inst_1509:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2f1 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x22e and fs3 == 0 and fe3 == 0x0c and fm3 == 0x25d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x36f1; op2val:0xb62e;
op3val:0x325d; valaddr_reg:x5; val_offset:4455*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4455*FLEN/8, x9, x1, x4)

inst_1510:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0bb and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1ec and fs3 == 0 and fe3 == 0x0e and fm3 == 0x342 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34bb; op2val:0xc1ec;
op3val:0x3b42; valaddr_reg:x5; val_offset:4458*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4458*FLEN/8, x9, x1, x4)

inst_1511:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0bb and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1ec and fs3 == 0 and fe3 == 0x0e and fm3 == 0x342 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34bb; op2val:0xc1ec;
op3val:0x3b42; valaddr_reg:x5; val_offset:4461*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4461*FLEN/8, x9, x1, x4)

inst_1512:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0bb and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1ec and fs3 == 0 and fe3 == 0x0e and fm3 == 0x342 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34bb; op2val:0xc1ec;
op3val:0x3b42; valaddr_reg:x5; val_offset:4464*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4464*FLEN/8, x9, x1, x4)

inst_1513:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0bb and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1ec and fs3 == 0 and fe3 == 0x0e and fm3 == 0x342 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34bb; op2val:0xc1ec;
op3val:0x3b42; valaddr_reg:x5; val_offset:4467*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4467*FLEN/8, x9, x1, x4)

inst_1514:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0bb and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1ec and fs3 == 0 and fe3 == 0x0e and fm3 == 0x342 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x34bb; op2val:0xc1ec;
op3val:0x3b42; valaddr_reg:x5; val_offset:4470*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4470*FLEN/8, x9, x1, x4)

inst_1515:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3c7 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x29a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ac and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37c7; op2val:0xbe9a;
op3val:0x3aac; valaddr_reg:x5; val_offset:4473*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4473*FLEN/8, x9, x1, x4)

inst_1516:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3c7 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x29a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ac and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37c7; op2val:0xbe9a;
op3val:0x3aac; valaddr_reg:x5; val_offset:4476*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4476*FLEN/8, x9, x1, x4)

inst_1517:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3c7 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x29a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ac and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37c7; op2val:0xbe9a;
op3val:0x3aac; valaddr_reg:x5; val_offset:4479*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4479*FLEN/8, x9, x1, x4)

inst_1518:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3c7 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x29a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ac and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37c7; op2val:0xbe9a;
op3val:0x3aac; valaddr_reg:x5; val_offset:4482*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4482*FLEN/8, x9, x1, x4)

inst_1519:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3c7 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x29a and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2ac and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37c7; op2val:0xbe9a;
op3val:0x3aac; valaddr_reg:x5; val_offset:4485*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4485*FLEN/8, x9, x1, x4)

inst_1520:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x100 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2dc and fs3 == 0 and fe3 == 0x0e and fm3 == 0x08a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3500; op2val:0xbedc;
op3val:0x388a; valaddr_reg:x5; val_offset:4488*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4488*FLEN/8, x9, x1, x4)

inst_1521:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x100 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2dc and fs3 == 0 and fe3 == 0x0e and fm3 == 0x08a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3500; op2val:0xbedc;
op3val:0x388a; valaddr_reg:x5; val_offset:4491*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4491*FLEN/8, x9, x1, x4)

inst_1522:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x100 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2dc and fs3 == 0 and fe3 == 0x0e and fm3 == 0x08a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3500; op2val:0xbedc;
op3val:0x388a; valaddr_reg:x5; val_offset:4494*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4494*FLEN/8, x9, x1, x4)

inst_1523:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x100 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2dc and fs3 == 0 and fe3 == 0x0e and fm3 == 0x08a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3500; op2val:0xbedc;
op3val:0x388a; valaddr_reg:x5; val_offset:4497*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4497*FLEN/8, x9, x1, x4)

inst_1524:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x100 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2dc and fs3 == 0 and fe3 == 0x0e and fm3 == 0x08a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3500; op2val:0xbedc;
op3val:0x388a; valaddr_reg:x5; val_offset:4500*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4500*FLEN/8, x9, x1, x4)

inst_1525:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1cf and fs2 == 1 and fe2 == 0x10 and fm2 == 0x061 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x35c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2dcf; op2val:0xc061;
op3val:0x335c; valaddr_reg:x5; val_offset:4503*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4503*FLEN/8, x9, x1, x4)

inst_1526:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1cf and fs2 == 1 and fe2 == 0x10 and fm2 == 0x061 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x35c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2dcf; op2val:0xc061;
op3val:0x335c; valaddr_reg:x5; val_offset:4506*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4506*FLEN/8, x9, x1, x4)

inst_1527:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1cf and fs2 == 1 and fe2 == 0x10 and fm2 == 0x061 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x35c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2dcf; op2val:0xc061;
op3val:0x335c; valaddr_reg:x5; val_offset:4509*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4509*FLEN/8, x9, x1, x4)

inst_1528:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1cf and fs2 == 1 and fe2 == 0x10 and fm2 == 0x061 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x35c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2dcf; op2val:0xc061;
op3val:0x335c; valaddr_reg:x5; val_offset:4512*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4512*FLEN/8, x9, x1, x4)

inst_1529:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1cf and fs2 == 1 and fe2 == 0x10 and fm2 == 0x061 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x35c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2dcf; op2val:0xc061;
op3val:0x335c; valaddr_reg:x5; val_offset:4515*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4515*FLEN/8, x9, x1, x4)

inst_1530:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x315 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1fa and fs3 == 0 and fe3 == 0x0e and fm3 == 0x18a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b15; op2val:0xb9fa;
op3val:0x398a; valaddr_reg:x5; val_offset:4518*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4518*FLEN/8, x9, x1, x4)

inst_1531:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x315 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1fa and fs3 == 0 and fe3 == 0x0e and fm3 == 0x18a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b15; op2val:0xb9fa;
op3val:0x398a; valaddr_reg:x5; val_offset:4521*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4521*FLEN/8, x9, x1, x4)

inst_1532:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x315 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1fa and fs3 == 0 and fe3 == 0x0e and fm3 == 0x18a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b15; op2val:0xb9fa;
op3val:0x398a; valaddr_reg:x5; val_offset:4524*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4524*FLEN/8, x9, x1, x4)

inst_1533:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x315 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1fa and fs3 == 0 and fe3 == 0x0e and fm3 == 0x18a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b15; op2val:0xb9fa;
op3val:0x398a; valaddr_reg:x5; val_offset:4527*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4527*FLEN/8, x9, x1, x4)

inst_1534:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x315 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1fa and fs3 == 0 and fe3 == 0x0e and fm3 == 0x18a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b15; op2val:0xb9fa;
op3val:0x398a; valaddr_reg:x5; val_offset:4530*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4530*FLEN/8, x9, x1, x4)

inst_1535:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x345 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x098 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x06d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2f45; op2val:0xc498;
op3val:0x386d; valaddr_reg:x5; val_offset:4533*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4533*FLEN/8, x9, x1, x4)

inst_1536:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x345 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x098 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x06d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2f45; op2val:0xc498;
op3val:0x386d; valaddr_reg:x5; val_offset:4536*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4536*FLEN/8, x9, x1, x4)

inst_1537:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x345 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x098 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x06d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2f45; op2val:0xc498;
op3val:0x386d; valaddr_reg:x5; val_offset:4539*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4539*FLEN/8, x9, x1, x4)

inst_1538:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x345 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x098 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x06d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2f45; op2val:0xc498;
op3val:0x386d; valaddr_reg:x5; val_offset:4542*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4542*FLEN/8, x9, x1, x4)

inst_1539:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x345 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x098 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x06d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2f45; op2val:0xc498;
op3val:0x386d; valaddr_reg:x5; val_offset:4545*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4545*FLEN/8, x9, x1, x4)

inst_1540:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0a2 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x378 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x094 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38a2; op2val:0xbb78;
op3val:0x3894; valaddr_reg:x5; val_offset:4548*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4548*FLEN/8, x9, x1, x4)

inst_1541:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0a2 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x378 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x094 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38a2; op2val:0xbb78;
op3val:0x3894; valaddr_reg:x5; val_offset:4551*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4551*FLEN/8, x9, x1, x4)

inst_1542:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0a2 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x378 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x094 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38a2; op2val:0xbb78;
op3val:0x3894; valaddr_reg:x5; val_offset:4554*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4554*FLEN/8, x9, x1, x4)

inst_1543:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0a2 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x378 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x094 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38a2; op2val:0xbb78;
op3val:0x3894; valaddr_reg:x5; val_offset:4557*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4557*FLEN/8, x9, x1, x4)

inst_1544:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0a2 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x378 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x094 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38a2; op2val:0xbb78;
op3val:0x3894; valaddr_reg:x5; val_offset:4560*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4560*FLEN/8, x9, x1, x4)

inst_1545:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x01a and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3b3 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x1f3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x341a; op2val:0xb3b3;
op3val:0x2df3; valaddr_reg:x5; val_offset:4563*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4563*FLEN/8, x9, x1, x4)

inst_1546:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x01a and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3b3 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x1f3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x341a; op2val:0xb3b3;
op3val:0x2df3; valaddr_reg:x5; val_offset:4566*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4566*FLEN/8, x9, x1, x4)

inst_1547:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x01a and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3b3 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x1f3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x341a; op2val:0xb3b3;
op3val:0x2df3; valaddr_reg:x5; val_offset:4569*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4569*FLEN/8, x9, x1, x4)

inst_1548:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x01a and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3b3 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x1f3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x341a; op2val:0xb3b3;
op3val:0x2df3; valaddr_reg:x5; val_offset:4572*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4572*FLEN/8, x9, x1, x4)

inst_1549:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x01a and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3b3 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x1f3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x341a; op2val:0xb3b3;
op3val:0x2df3; valaddr_reg:x5; val_offset:4575*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4575*FLEN/8, x9, x1, x4)

inst_1550:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3be and fs2 == 1 and fe2 == 0x0a and fm2 == 0x3c5 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x3c3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37be; op2val:0xabc5;
op3val:0x2bc3; valaddr_reg:x5; val_offset:4578*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4578*FLEN/8, x9, x1, x4)

inst_1551:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3be and fs2 == 1 and fe2 == 0x0a and fm2 == 0x3c5 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x3c3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37be; op2val:0xabc5;
op3val:0x2bc3; valaddr_reg:x5; val_offset:4581*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4581*FLEN/8, x9, x1, x4)

inst_1552:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3be and fs2 == 1 and fe2 == 0x0a and fm2 == 0x3c5 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x3c3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37be; op2val:0xabc5;
op3val:0x2bc3; valaddr_reg:x5; val_offset:4584*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4584*FLEN/8, x9, x1, x4)

inst_1553:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3be and fs2 == 1 and fe2 == 0x0a and fm2 == 0x3c5 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x3c3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37be; op2val:0xabc5;
op3val:0x2bc3; valaddr_reg:x5; val_offset:4587*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4587*FLEN/8, x9, x1, x4)

inst_1554:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3be and fs2 == 1 and fe2 == 0x0a and fm2 == 0x3c5 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x3c3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x37be; op2val:0xabc5;
op3val:0x2bc3; valaddr_reg:x5; val_offset:4590*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4590*FLEN/8, x9, x1, x4)

inst_1555:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2c3 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x01c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x332 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x36c3; op2val:0xc01c;
op3val:0x3b32; valaddr_reg:x5; val_offset:4593*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4593*FLEN/8, x9, x1, x4)

inst_1556:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2c3 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x01c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x332 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x36c3; op2val:0xc01c;
op3val:0x3b32; valaddr_reg:x5; val_offset:4596*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4596*FLEN/8, x9, x1, x4)

inst_1557:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2c3 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x01c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x332 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x36c3; op2val:0xc01c;
op3val:0x3b32; valaddr_reg:x5; val_offset:4599*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4599*FLEN/8, x9, x1, x4)

inst_1558:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2c3 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x01c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x332 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x36c3; op2val:0xc01c;
op3val:0x3b32; valaddr_reg:x5; val_offset:4602*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4602*FLEN/8, x9, x1, x4)

inst_1559:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2c3 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x01c and fs3 == 0 and fe3 == 0x0e and fm3 == 0x332 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x36c3; op2val:0xc01c;
op3val:0x3b32; valaddr_reg:x5; val_offset:4605*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4605*FLEN/8, x9, x1, x4)

inst_1560:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2c2 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x153 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0bf and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32c2; op2val:0xc153;
op3val:0x38bf; valaddr_reg:x5; val_offset:4608*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4608*FLEN/8, x9, x1, x4)

inst_1561:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2c2 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x153 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0bf and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32c2; op2val:0xc153;
op3val:0x38bf; valaddr_reg:x5; val_offset:4611*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4611*FLEN/8, x9, x1, x4)

inst_1562:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2c2 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x153 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0bf and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32c2; op2val:0xc153;
op3val:0x38bf; valaddr_reg:x5; val_offset:4614*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4614*FLEN/8, x9, x1, x4)

inst_1563:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2c2 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x153 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0bf and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32c2; op2val:0xc153;
op3val:0x38bf; valaddr_reg:x5; val_offset:4617*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4617*FLEN/8, x9, x1, x4)

inst_1564:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2c2 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x153 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0bf and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x32c2; op2val:0xc153;
op3val:0x38bf; valaddr_reg:x5; val_offset:4620*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4620*FLEN/8, x9, x1, x4)
RVTEST_SIGBASE(x1,signature_x1_13)

inst_1565:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x398 and fs2 == 1 and fe2 == 0x09 and fm2 == 0x1be and fs3 == 0 and fe3 == 0x0a and fm3 == 0x2ba and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b98; op2val:0xa5be;
op3val:0x2aba; valaddr_reg:x5; val_offset:4623*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4623*FLEN/8, x9, x1, x4)

inst_1566:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x398 and fs2 == 1 and fe2 == 0x09 and fm2 == 0x1be and fs3 == 0 and fe3 == 0x0a and fm3 == 0x2ba and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b98; op2val:0xa5be;
op3val:0x2aba; valaddr_reg:x5; val_offset:4626*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4626*FLEN/8, x9, x1, x4)

inst_1567:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x398 and fs2 == 1 and fe2 == 0x09 and fm2 == 0x1be and fs3 == 0 and fe3 == 0x0a and fm3 == 0x2ba and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b98; op2val:0xa5be;
op3val:0x2aba; valaddr_reg:x5; val_offset:4629*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4629*FLEN/8, x9, x1, x4)

inst_1568:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x398 and fs2 == 1 and fe2 == 0x09 and fm2 == 0x1be and fs3 == 0 and fe3 == 0x0a and fm3 == 0x2ba and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b98; op2val:0xa5be;
op3val:0x2aba; valaddr_reg:x5; val_offset:4632*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4632*FLEN/8, x9, x1, x4)

inst_1569:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x398 and fs2 == 1 and fe2 == 0x09 and fm2 == 0x1be and fs3 == 0 and fe3 == 0x0a and fm3 == 0x2ba and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b98; op2val:0xa5be;
op3val:0x2aba; valaddr_reg:x5; val_offset:4635*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4635*FLEN/8, x9, x1, x4)

inst_1570:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3be and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2c5 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x30e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bbe; op2val:0xb6c5;
op3val:0x370e; valaddr_reg:x5; val_offset:4638*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4638*FLEN/8, x9, x1, x4)

inst_1571:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3be and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2c5 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x30e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bbe; op2val:0xb6c5;
op3val:0x370e; valaddr_reg:x5; val_offset:4641*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4641*FLEN/8, x9, x1, x4)

inst_1572:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3be and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2c5 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x30e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bbe; op2val:0xb6c5;
op3val:0x370e; valaddr_reg:x5; val_offset:4644*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4644*FLEN/8, x9, x1, x4)

inst_1573:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3be and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2c5 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x30e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bbe; op2val:0xb6c5;
op3val:0x370e; valaddr_reg:x5; val_offset:4647*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4647*FLEN/8, x9, x1, x4)

inst_1574:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3be and fs2 == 1 and fe2 == 0x0d and fm2 == 0x2c5 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x30e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bbe; op2val:0xb6c5;
op3val:0x370e; valaddr_reg:x5; val_offset:4650*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4650*FLEN/8, x9, x1, x4)

inst_1575:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x043 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2df and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0aa and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3843; op2val:0xb2df;
op3val:0x30aa; valaddr_reg:x5; val_offset:4653*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4653*FLEN/8, x9, x1, x4)

inst_1576:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x043 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2df and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0aa and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3843; op2val:0xb2df;
op3val:0x30aa; valaddr_reg:x5; val_offset:4656*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4656*FLEN/8, x9, x1, x4)

inst_1577:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x043 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2df and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0aa and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3843; op2val:0xb2df;
op3val:0x30aa; valaddr_reg:x5; val_offset:4659*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4659*FLEN/8, x9, x1, x4)

inst_1578:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x043 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2df and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0aa and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3843; op2val:0xb2df;
op3val:0x30aa; valaddr_reg:x5; val_offset:4662*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4662*FLEN/8, x9, x1, x4)

inst_1579:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x043 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x2df and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0aa and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3843; op2val:0xb2df;
op3val:0x30aa; valaddr_reg:x5; val_offset:4665*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4665*FLEN/8, x9, x1, x4)

inst_1580:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0f4 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0e7 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x254 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38f4; op2val:0xbce7;
op3val:0x3a54; valaddr_reg:x5; val_offset:4668*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4668*FLEN/8, x9, x1, x4)

inst_1581:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0f4 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0e7 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x254 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38f4; op2val:0xbce7;
op3val:0x3a54; valaddr_reg:x5; val_offset:4671*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4671*FLEN/8, x9, x1, x4)

inst_1582:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0f4 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0e7 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x254 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38f4; op2val:0xbce7;
op3val:0x3a54; valaddr_reg:x5; val_offset:4674*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4674*FLEN/8, x9, x1, x4)

inst_1583:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0f4 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0e7 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x254 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38f4; op2val:0xbce7;
op3val:0x3a54; valaddr_reg:x5; val_offset:4677*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4677*FLEN/8, x9, x1, x4)

inst_1584:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0f4 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0e7 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x254 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38f4; op2val:0xbce7;
op3val:0x3a54; valaddr_reg:x5; val_offset:4680*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4680*FLEN/8, x9, x1, x4)

inst_1585:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1da and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x270 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39da; op2val:0xbc3b;
op3val:0x3a70; valaddr_reg:x5; val_offset:4683*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4683*FLEN/8, x9, x1, x4)

inst_1586:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1da and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x270 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39da; op2val:0xbc3b;
op3val:0x3a70; valaddr_reg:x5; val_offset:4686*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4686*FLEN/8, x9, x1, x4)

inst_1587:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1da and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x270 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39da; op2val:0xbc3b;
op3val:0x3a70; valaddr_reg:x5; val_offset:4689*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4689*FLEN/8, x9, x1, x4)

inst_1588:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1da and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x270 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39da; op2val:0xbc3b;
op3val:0x3a70; valaddr_reg:x5; val_offset:4692*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4692*FLEN/8, x9, x1, x4)

inst_1589:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1da and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x270 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x39da; op2val:0xbc3b;
op3val:0x3a70; valaddr_reg:x5; val_offset:4695*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4695*FLEN/8, x9, x1, x4)

inst_1590:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x348 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x179 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x13b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3748; op2val:0xbd79;
op3val:0x393b; valaddr_reg:x5; val_offset:4698*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4698*FLEN/8, x9, x1, x4)

inst_1591:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x348 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x179 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x13b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3748; op2val:0xbd79;
op3val:0x393b; valaddr_reg:x5; val_offset:4701*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4701*FLEN/8, x9, x1, x4)

inst_1592:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x348 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x179 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x13b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3748; op2val:0xbd79;
op3val:0x393b; valaddr_reg:x5; val_offset:4704*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4704*FLEN/8, x9, x1, x4)

inst_1593:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x348 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x179 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x13b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3748; op2val:0xbd79;
op3val:0x393b; valaddr_reg:x5; val_offset:4707*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4707*FLEN/8, x9, x1, x4)

inst_1594:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x348 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x179 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x13b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3748; op2val:0xbd79;
op3val:0x393b; valaddr_reg:x5; val_offset:4710*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4710*FLEN/8, x9, x1, x4)

inst_1595:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x05b and fs2 == 1 and fe2 == 0x10 and fm2 == 0x165 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x220 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x345b; op2val:0xc165;
op3val:0x3a20; valaddr_reg:x5; val_offset:4713*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4713*FLEN/8, x9, x1, x4)

inst_1596:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x05b and fs2 == 1 and fe2 == 0x10 and fm2 == 0x165 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x220 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x345b; op2val:0xc165;
op3val:0x3a20; valaddr_reg:x5; val_offset:4716*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4716*FLEN/8, x9, x1, x4)

inst_1597:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x05b and fs2 == 1 and fe2 == 0x10 and fm2 == 0x165 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x220 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x345b; op2val:0xc165;
op3val:0x3a20; valaddr_reg:x5; val_offset:4719*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4719*FLEN/8, x9, x1, x4)

inst_1598:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x05b and fs2 == 1 and fe2 == 0x10 and fm2 == 0x165 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x220 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x345b; op2val:0xc165;
op3val:0x3a20; valaddr_reg:x5; val_offset:4722*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4722*FLEN/8, x9, x1, x4)

inst_1599:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x05b and fs2 == 1 and fe2 == 0x10 and fm2 == 0x165 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x220 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x345b; op2val:0xc165;
op3val:0x3a20; valaddr_reg:x5; val_offset:4725*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4725*FLEN/8, x9, x1, x4)

inst_1600:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x146 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x06b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x213 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3946; op2val:0xbc6b;
op3val:0x3a13; valaddr_reg:x5; val_offset:4728*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4728*FLEN/8, x9, x1, x4)

inst_1601:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x146 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x06b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x213 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3946; op2val:0xbc6b;
op3val:0x3a13; valaddr_reg:x5; val_offset:4731*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4731*FLEN/8, x9, x1, x4)

inst_1602:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x146 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x06b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x213 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3946; op2val:0xbc6b;
op3val:0x3a13; valaddr_reg:x5; val_offset:4734*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4734*FLEN/8, x9, x1, x4)

inst_1603:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x146 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x06b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x213 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3946; op2val:0xbc6b;
op3val:0x3a13; valaddr_reg:x5; val_offset:4737*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4737*FLEN/8, x9, x1, x4)

inst_1604:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x146 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x06b and fs3 == 0 and fe3 == 0x0e and fm3 == 0x213 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3946; op2val:0xbc6b;
op3val:0x3a13; valaddr_reg:x5; val_offset:4740*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4740*FLEN/8, x9, x1, x4)

inst_1605:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x22e and fs2 == 1 and fe2 == 0x10 and fm2 == 0x269 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x1f4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2a2e; op2val:0xc269;
op3val:0x31f4; valaddr_reg:x5; val_offset:4743*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4743*FLEN/8, x9, x1, x4)

inst_1606:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x22e and fs2 == 1 and fe2 == 0x10 and fm2 == 0x269 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x1f4 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2a2e; op2val:0xc269;
op3val:0x31f4; valaddr_reg:x5; val_offset:4746*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4746*FLEN/8, x9, x1, x4)

inst_1607:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x22e and fs2 == 1 and fe2 == 0x10 and fm2 == 0x269 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x1f4 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2a2e; op2val:0xc269;
op3val:0x31f4; valaddr_reg:x5; val_offset:4749*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4749*FLEN/8, x9, x1, x4)

inst_1608:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x22e and fs2 == 1 and fe2 == 0x10 and fm2 == 0x269 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x1f4 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2a2e; op2val:0xc269;
op3val:0x31f4; valaddr_reg:x5; val_offset:4752*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4752*FLEN/8, x9, x1, x4)

inst_1609:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x22e and fs2 == 1 and fe2 == 0x10 and fm2 == 0x269 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x1f4 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2a2e; op2val:0xc269;
op3val:0x31f4; valaddr_reg:x5; val_offset:4755*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4755*FLEN/8, x9, x1, x4)

inst_1610:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1a7 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x02f and fs3 == 0 and fe3 == 0x0d and fm3 == 0x26b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31a7; op2val:0xc02f;
op3val:0x366b; valaddr_reg:x5; val_offset:4758*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4758*FLEN/8, x9, x1, x4)

inst_1611:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1a7 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x02f and fs3 == 0 and fe3 == 0x0d and fm3 == 0x26b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31a7; op2val:0xc02f;
op3val:0x366b; valaddr_reg:x5; val_offset:4761*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4761*FLEN/8, x9, x1, x4)

inst_1612:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1a7 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x02f and fs3 == 0 and fe3 == 0x0d and fm3 == 0x26b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31a7; op2val:0xc02f;
op3val:0x366b; valaddr_reg:x5; val_offset:4764*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4764*FLEN/8, x9, x1, x4)

inst_1613:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1a7 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x02f and fs3 == 0 and fe3 == 0x0d and fm3 == 0x26b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31a7; op2val:0xc02f;
op3val:0x366b; valaddr_reg:x5; val_offset:4767*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4767*FLEN/8, x9, x1, x4)

inst_1614:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1a7 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x02f and fs3 == 0 and fe3 == 0x0d and fm3 == 0x26b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x31a7; op2val:0xc02f;
op3val:0x366b; valaddr_reg:x5; val_offset:4770*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4770*FLEN/8, x9, x1, x4)

inst_1615:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0e4 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x16d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2e4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38e4; op2val:0xbd6d;
op3val:0x3ae4; valaddr_reg:x5; val_offset:4773*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4773*FLEN/8, x9, x1, x4)

inst_1616:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0e4 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x16d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2e4 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38e4; op2val:0xbd6d;
op3val:0x3ae4; valaddr_reg:x5; val_offset:4776*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4776*FLEN/8, x9, x1, x4)

inst_1617:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0e4 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x16d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2e4 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38e4; op2val:0xbd6d;
op3val:0x3ae4; valaddr_reg:x5; val_offset:4779*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4779*FLEN/8, x9, x1, x4)

inst_1618:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0e4 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x16d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2e4 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38e4; op2val:0xbd6d;
op3val:0x3ae4; valaddr_reg:x5; val_offset:4782*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4782*FLEN/8, x9, x1, x4)

inst_1619:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0e4 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x16d and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2e4 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x38e4; op2val:0xbd6d;
op3val:0x3ae4; valaddr_reg:x5; val_offset:4785*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4785*FLEN/8, x9, x1, x4)

inst_1620:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x237 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x115 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x033 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3237; op2val:0xc115;
op3val:0x3833; valaddr_reg:x5; val_offset:4788*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4788*FLEN/8, x9, x1, x4)

inst_1621:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x237 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x115 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x033 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3237; op2val:0xc115;
op3val:0x3833; valaddr_reg:x5; val_offset:4791*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4791*FLEN/8, x9, x1, x4)

inst_1622:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x237 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x115 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x033 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3237; op2val:0xc115;
op3val:0x3833; valaddr_reg:x5; val_offset:4794*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4794*FLEN/8, x9, x1, x4)

inst_1623:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x237 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x115 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x033 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3237; op2val:0xc115;
op3val:0x3833; valaddr_reg:x5; val_offset:4797*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4797*FLEN/8, x9, x1, x4)

inst_1624:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x237 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x115 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x033 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3237; op2val:0xc115;
op3val:0x3833; valaddr_reg:x5; val_offset:4800*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4800*FLEN/8, x9, x1, x4)

inst_1625:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2ae and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2af and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bb5; op2val:0xbaae;
op3val:0x3aaf; valaddr_reg:x5; val_offset:4803*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4803*FLEN/8, x9, x1, x4)

inst_1626:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2ae and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2af and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bb5; op2val:0xbaae;
op3val:0x3aaf; valaddr_reg:x5; val_offset:4806*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4806*FLEN/8, x9, x1, x4)

inst_1627:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2ae and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2af and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bb5; op2val:0xbaae;
op3val:0x3aaf; valaddr_reg:x5; val_offset:4809*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4809*FLEN/8, x9, x1, x4)

inst_1628:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2ae and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2af and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bb5; op2val:0xbaae;
op3val:0x3aaf; valaddr_reg:x5; val_offset:4812*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4812*FLEN/8, x9, x1, x4)

inst_1629:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3b5 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2ae and fs3 == 0 and fe3 == 0x0e and fm3 == 0x2af and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bb5; op2val:0xbaae;
op3val:0x3aaf; valaddr_reg:x5; val_offset:4815*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4815*FLEN/8, x9, x1, x4)

inst_1630:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x33c and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0d6 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0e0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b3c; op2val:0xb4d6;
op3val:0x34e0; valaddr_reg:x5; val_offset:4818*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4818*FLEN/8, x9, x1, x4)

inst_1631:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x33c and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0d6 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0e0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b3c; op2val:0xb4d6;
op3val:0x34e0; valaddr_reg:x5; val_offset:4821*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4821*FLEN/8, x9, x1, x4)

inst_1632:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x33c and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0d6 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0e0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b3c; op2val:0xb4d6;
op3val:0x34e0; valaddr_reg:x5; val_offset:4824*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4824*FLEN/8, x9, x1, x4)

inst_1633:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x33c and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0d6 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0e0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b3c; op2val:0xb4d6;
op3val:0x34e0; valaddr_reg:x5; val_offset:4827*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4827*FLEN/8, x9, x1, x4)

inst_1634:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x33c and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0d6 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0e0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3b3c; op2val:0xb4d6;
op3val:0x34e0; valaddr_reg:x5; val_offset:4830*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4830*FLEN/8, x9, x1, x4)

inst_1635:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x018 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x20f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x274 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3018; op2val:0xc60f;
op3val:0x3a74; valaddr_reg:x5; val_offset:4833*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4833*FLEN/8, x9, x1, x4)

inst_1636:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x018 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x20f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x274 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3018; op2val:0xc60f;
op3val:0x3a74; valaddr_reg:x5; val_offset:4836*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4836*FLEN/8, x9, x1, x4)

inst_1637:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x018 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x20f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x274 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3018; op2val:0xc60f;
op3val:0x3a74; valaddr_reg:x5; val_offset:4839*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4839*FLEN/8, x9, x1, x4)

inst_1638:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x018 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x20f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x274 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3018; op2val:0xc60f;
op3val:0x3a74; valaddr_reg:x5; val_offset:4842*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4842*FLEN/8, x9, x1, x4)

inst_1639:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x018 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x20f and fs3 == 0 and fe3 == 0x0e and fm3 == 0x274 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3018; op2val:0xc60f;
op3val:0x3a74; valaddr_reg:x5; val_offset:4845*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4845*FLEN/8, x9, x1, x4)

inst_1640:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x34a and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1bf and fs3 == 0 and fe3 == 0x0e and fm3 == 0x17d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x334a; op2val:0xc1bf;
op3val:0x397d; valaddr_reg:x5; val_offset:4848*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4848*FLEN/8, x9, x1, x4)

inst_1641:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x34a and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1bf and fs3 == 0 and fe3 == 0x0e and fm3 == 0x17d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x334a; op2val:0xc1bf;
op3val:0x397d; valaddr_reg:x5; val_offset:4851*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4851*FLEN/8, x9, x1, x4)

inst_1642:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x34a and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1bf and fs3 == 0 and fe3 == 0x0e and fm3 == 0x17d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x334a; op2val:0xc1bf;
op3val:0x397d; valaddr_reg:x5; val_offset:4854*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4854*FLEN/8, x9, x1, x4)

inst_1643:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x34a and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1bf and fs3 == 0 and fe3 == 0x0e and fm3 == 0x17d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x334a; op2val:0xc1bf;
op3val:0x397d; valaddr_reg:x5; val_offset:4857*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4857*FLEN/8, x9, x1, x4)

inst_1644:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x34a and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1bf and fs3 == 0 and fe3 == 0x0e and fm3 == 0x17d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x334a; op2val:0xc1bf;
op3val:0x397d; valaddr_reg:x5; val_offset:4860*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4860*FLEN/8, x9, x1, x4)

inst_1645:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x16a and fs2 == 1 and fe2 == 0x0d and fm2 == 0x244 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x13e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x356a; op2val:0xb644;
op3val:0x313e; valaddr_reg:x5; val_offset:4863*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4863*FLEN/8, x9, x1, x4)

inst_1646:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x16a and fs2 == 1 and fe2 == 0x0d and fm2 == 0x244 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x13e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x356a; op2val:0xb644;
op3val:0x313e; valaddr_reg:x5; val_offset:4866*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4866*FLEN/8, x9, x1, x4)

inst_1647:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x16a and fs2 == 1 and fe2 == 0x0d and fm2 == 0x244 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x13e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x356a; op2val:0xb644;
op3val:0x313e; valaddr_reg:x5; val_offset:4869*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4869*FLEN/8, x9, x1, x4)

inst_1648:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x16a and fs2 == 1 and fe2 == 0x0d and fm2 == 0x244 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x13e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x356a; op2val:0xb644;
op3val:0x313e; valaddr_reg:x5; val_offset:4872*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4872*FLEN/8, x9, x1, x4)

inst_1649:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x16a and fs2 == 1 and fe2 == 0x0d and fm2 == 0x244 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x13e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x356a; op2val:0xb644;
op3val:0x313e; valaddr_reg:x5; val_offset:4875*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4875*FLEN/8, x9, x1, x4)

inst_1650:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x257 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3ce and fs3 == 0 and fe3 == 0x0c and fm3 == 0x330 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3657; op2val:0xb7ce;
op3val:0x3330; valaddr_reg:x5; val_offset:4878*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4878*FLEN/8, x9, x1, x4)

inst_1651:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x257 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3ce and fs3 == 0 and fe3 == 0x0c and fm3 == 0x330 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3657; op2val:0xb7ce;
op3val:0x3330; valaddr_reg:x5; val_offset:4881*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4881*FLEN/8, x9, x1, x4)

inst_1652:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x257 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3ce and fs3 == 0 and fe3 == 0x0c and fm3 == 0x330 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3657; op2val:0xb7ce;
op3val:0x3330; valaddr_reg:x5; val_offset:4884*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4884*FLEN/8, x9, x1, x4)

inst_1653:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x257 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3ce and fs3 == 0 and fe3 == 0x0c and fm3 == 0x330 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3657; op2val:0xb7ce;
op3val:0x3330; valaddr_reg:x5; val_offset:4887*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4887*FLEN/8, x9, x1, x4)

inst_1654:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x257 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3ce and fs3 == 0 and fe3 == 0x0c and fm3 == 0x330 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3657; op2val:0xb7ce;
op3val:0x3330; valaddr_reg:x5; val_offset:4890*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4890*FLEN/8, x9, x1, x4)

inst_1655:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x115 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x209 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3eb and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3915; op2val:0xbe09;
op3val:0x3beb; valaddr_reg:x5; val_offset:4893*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4893*FLEN/8, x9, x1, x4)

inst_1656:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x115 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x209 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3eb and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3915; op2val:0xbe09;
op3val:0x3beb; valaddr_reg:x5; val_offset:4896*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4896*FLEN/8, x9, x1, x4)

inst_1657:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x115 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x209 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3eb and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3915; op2val:0xbe09;
op3val:0x3beb; valaddr_reg:x5; val_offset:4899*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4899*FLEN/8, x9, x1, x4)

inst_1658:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x115 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x209 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3eb and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3915; op2val:0xbe09;
op3val:0x3beb; valaddr_reg:x5; val_offset:4902*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4902*FLEN/8, x9, x1, x4)

inst_1659:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x115 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x209 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3eb and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3915; op2val:0xbe09;
op3val:0x3beb; valaddr_reg:x5; val_offset:4905*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4905*FLEN/8, x9, x1, x4)

inst_1660:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x008 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x25a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2e8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3808; op2val:0xba5a;
op3val:0x36e8; valaddr_reg:x5; val_offset:4908*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4908*FLEN/8, x9, x1, x4)

inst_1661:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x008 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x25a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2e8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3808; op2val:0xba5a;
op3val:0x36e8; valaddr_reg:x5; val_offset:4911*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4911*FLEN/8, x9, x1, x4)

inst_1662:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x008 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x25a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2e8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3808; op2val:0xba5a;
op3val:0x36e8; valaddr_reg:x5; val_offset:4914*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4914*FLEN/8, x9, x1, x4)

inst_1663:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x008 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x25a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2e8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3808; op2val:0xba5a;
op3val:0x36e8; valaddr_reg:x5; val_offset:4917*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4917*FLEN/8, x9, x1, x4)

inst_1664:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x008 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x25a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x2e8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3808; op2val:0xba5a;
op3val:0x36e8; valaddr_reg:x5; val_offset:4920*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4920*FLEN/8, x9, x1, x4)

inst_1665:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x291 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1c4 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0fc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a91; op2val:0xb9c4;
op3val:0x38fc; valaddr_reg:x5; val_offset:4923*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4923*FLEN/8, x9, x1, x4)

inst_1666:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x291 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1c4 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0fc and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a91; op2val:0xb9c4;
op3val:0x38fc; valaddr_reg:x5; val_offset:4926*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4926*FLEN/8, x9, x1, x4)

inst_1667:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x291 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1c4 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0fc and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a91; op2val:0xb9c4;
op3val:0x38fc; valaddr_reg:x5; val_offset:4929*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4929*FLEN/8, x9, x1, x4)

inst_1668:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x291 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1c4 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0fc and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a91; op2val:0xb9c4;
op3val:0x38fc; valaddr_reg:x5; val_offset:4932*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4932*FLEN/8, x9, x1, x4)

inst_1669:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x291 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1c4 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0fc and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3a91; op2val:0xb9c4;
op3val:0x38fc; valaddr_reg:x5; val_offset:4935*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4935*FLEN/8, x9, x1, x4)

inst_1670:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x18a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x171 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3ca and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x398a; op2val:0xbd71;
op3val:0x3bca; valaddr_reg:x5; val_offset:4938*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4938*FLEN/8, x9, x1, x4)

inst_1671:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x18a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x171 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3ca and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x398a; op2val:0xbd71;
op3val:0x3bca; valaddr_reg:x5; val_offset:4941*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4941*FLEN/8, x9, x1, x4)

inst_1672:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x18a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x171 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3ca and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x398a; op2val:0xbd71;
op3val:0x3bca; valaddr_reg:x5; val_offset:4944*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4944*FLEN/8, x9, x1, x4)

inst_1673:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x18a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x171 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3ca and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x398a; op2val:0xbd71;
op3val:0x3bca; valaddr_reg:x5; val_offset:4947*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4947*FLEN/8, x9, x1, x4)

inst_1674:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x18a and fs2 == 1 and fe2 == 0x0f and fm2 == 0x171 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3ca and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x398a; op2val:0xbd71;
op3val:0x3bca; valaddr_reg:x5; val_offset:4950*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4950*FLEN/8, x9, x1, x4)

inst_1675:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x194 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2db and fs3 == 0 and fe3 == 0x0e and fm3 == 0x108 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3994; op2val:0xbadb;
op3val:0x3908; valaddr_reg:x5; val_offset:4953*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4953*FLEN/8, x9, x1, x4)

inst_1676:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x194 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2db and fs3 == 0 and fe3 == 0x0e and fm3 == 0x108 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3994; op2val:0xbadb;
op3val:0x3908; valaddr_reg:x5; val_offset:4956*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4956*FLEN/8, x9, x1, x4)

inst_1677:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x194 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2db and fs3 == 0 and fe3 == 0x0e and fm3 == 0x108 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3994; op2val:0xbadb;
op3val:0x3908; valaddr_reg:x5; val_offset:4959*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4959*FLEN/8, x9, x1, x4)

inst_1678:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x194 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2db and fs3 == 0 and fe3 == 0x0e and fm3 == 0x108 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3994; op2val:0xbadb;
op3val:0x3908; valaddr_reg:x5; val_offset:4962*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4962*FLEN/8, x9, x1, x4)

inst_1679:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x194 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x2db and fs3 == 0 and fe3 == 0x0e and fm3 == 0x108 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3994; op2val:0xbadb;
op3val:0x3908; valaddr_reg:x5; val_offset:4965*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4965*FLEN/8, x9, x1, x4)

inst_1680:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x208 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x17a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x021 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3608; op2val:0xb97a;
op3val:0x3421; valaddr_reg:x5; val_offset:4968*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4968*FLEN/8, x9, x1, x4)

inst_1681:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x208 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x17a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x021 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3608; op2val:0xb97a;
op3val:0x3421; valaddr_reg:x5; val_offset:4971*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4971*FLEN/8, x9, x1, x4)

inst_1682:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x208 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x17a and fs3 == 0 and fe3 == 0x0d and fm3 == 0x021 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3608; op2val:0xb97a;
op3val:0x3421; valaddr_reg:x5; val_offset:4974*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4974*FLEN/8, x9, x1, x4)

inst_1683:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x28d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x07e and fs3 == 0 and fe3 == 0x0a and fm3 == 0x35d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x328d; op2val:0xb47e;
op3val:0x2b5d; valaddr_reg:x5; val_offset:4977*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4977*FLEN/8, x9, x1, x4)

inst_1684:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x28d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x07e and fs3 == 0 and fe3 == 0x0a and fm3 == 0x35d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x328d; op2val:0xb47e;
op3val:0x2b5d; valaddr_reg:x5; val_offset:4980*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4980*FLEN/8, x9, x1, x4)

inst_1685:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x28d and fs2 == 1 and fe2 == 0x0d and fm2 == 0x07e and fs3 == 0 and fe3 == 0x0a and fm3 == 0x35d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x328d; op2val:0xb47e;
op3val:0x2b5d; valaddr_reg:x5; val_offset:4983*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4983*FLEN/8, x9, x1, x4)

inst_1686:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x029 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0c7 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x0f8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3429; op2val:0xb4c7;
op3val:0x2cf8; valaddr_reg:x5; val_offset:4986*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 0, 0, x5, 4986*FLEN/8, x9, x1, x4)

inst_1687:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x029 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0c7 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x0f8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3429; op2val:0xb4c7;
op3val:0x2cf8; valaddr_reg:x5; val_offset:4989*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:32 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 32, 0, x5, 4989*FLEN/8, x9, x1, x4)

inst_1688:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c4 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x067 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x046 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x3bc4; op2val:0xb867;
op3val:0x3846; valaddr_reg:x5; val_offset:4992*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:96 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 96, 0, x5, 4992*FLEN/8, x9, x1, x4)

inst_1689:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x257 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x079 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x318 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x2e57; op2val:0xc879;
op3val:0x3b18; valaddr_reg:x5; val_offset:4995*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:128 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 128, 0, x5, 4995*FLEN/8, x9, x1, x4)

inst_1690:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x03f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1ad and fs3 == 0 and fe3 == 0x0e and fm3 == 0x207 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0x0000  
/* opcode: fmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x383f; op2val:0xbdad;
op3val:0x3a07; valaddr_reg:x5; val_offset:4998*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:64 */
TEST_FPR4_OP(fmadd.h, x31, x30, x29, x28, dyn, 64, 0, x5, 4998*FLEN/8, x9, x1, x4)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(13832,32,FLEN)
NAN_BOXED(13832,16,FLEN)
NAN_BOXED(13345,32,FLEN)
NAN_BOXED(13832,32,FLEN)
NAN_BOXED(47482,16,FLEN)
NAN_BOXED(13832,32,FLEN)
NAN_BOXED(13832,32,FLEN)
NAN_BOXED(47482,16,FLEN)
NAN_BOXED(13345,32,FLEN)
NAN_BOXED(13832,32,FLEN)
NAN_BOXED(13832,16,FLEN)
NAN_BOXED(13832,32,FLEN)
NAN_BOXED(13832,32,FLEN)
NAN_BOXED(47482,16,FLEN)
NAN_BOXED(13345,32,FLEN)
NAN_BOXED(12941,32,FLEN)
NAN_BOXED(46206,16,FLEN)
NAN_BOXED(11101,32,FLEN)
NAN_BOXED(12941,32,FLEN)
NAN_BOXED(46206,16,FLEN)
NAN_BOXED(11101,32,FLEN)
NAN_BOXED(12941,32,FLEN)
NAN_BOXED(46206,16,FLEN)
NAN_BOXED(46206,32,FLEN)
NAN_BOXED(12941,32,FLEN)
NAN_BOXED(46206,16,FLEN)
NAN_BOXED(12941,32,FLEN)
NAN_BOXED(12941,32,FLEN)
NAN_BOXED(12941,16,FLEN)
NAN_BOXED(12941,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(46279,16,FLEN)
NAN_BOXED(46279,32,FLEN)
NAN_BOXED(13353,32,FLEN)
NAN_BOXED(13353,16,FLEN)
NAN_BOXED(11512,32,FLEN)
NAN_BOXED(13353,32,FLEN)
NAN_BOXED(46279,16,FLEN)
NAN_BOXED(11512,32,FLEN)
test_dataset_1:
NAN_BOXED(13353,32,FLEN)
NAN_BOXED(46279,16,FLEN)
NAN_BOXED(11512,32,FLEN)
NAN_BOXED(13353,32,FLEN)
NAN_BOXED(46279,16,FLEN)
NAN_BOXED(11512,32,FLEN)
NAN_BOXED(15300,32,FLEN)
NAN_BOXED(47207,16,FLEN)
NAN_BOXED(14406,32,FLEN)
NAN_BOXED(15300,32,FLEN)
NAN_BOXED(47207,16,FLEN)
NAN_BOXED(14406,32,FLEN)
NAN_BOXED(15300,32,FLEN)
NAN_BOXED(47207,16,FLEN)
NAN_BOXED(14406,32,FLEN)
NAN_BOXED(15300,32,FLEN)
NAN_BOXED(47207,16,FLEN)
NAN_BOXED(14406,32,FLEN)
NAN_BOXED(15300,32,FLEN)
NAN_BOXED(47207,16,FLEN)
NAN_BOXED(14406,32,FLEN)
NAN_BOXED(11072,32,FLEN)
NAN_BOXED(50738,16,FLEN)
NAN_BOXED(13725,32,FLEN)
NAN_BOXED(11072,32,FLEN)
NAN_BOXED(50738,16,FLEN)
NAN_BOXED(13725,32,FLEN)
NAN_BOXED(11072,32,FLEN)
NAN_BOXED(50738,16,FLEN)
NAN_BOXED(13725,32,FLEN)
NAN_BOXED(11072,32,FLEN)
NAN_BOXED(50738,16,FLEN)
NAN_BOXED(13725,32,FLEN)
test_dataset_2:
NAN_BOXED(11072,16,FLEN)
NAN_BOXED(50738,16,FLEN)
NAN_BOXED(13725,16,FLEN)
NAN_BOXED(11863,16,FLEN)
NAN_BOXED(51321,16,FLEN)
NAN_BOXED(15128,16,FLEN)
NAN_BOXED(11863,16,FLEN)
NAN_BOXED(51321,16,FLEN)
NAN_BOXED(15128,16,FLEN)
NAN_BOXED(11863,16,FLEN)
NAN_BOXED(51321,16,FLEN)
NAN_BOXED(15128,16,FLEN)
NAN_BOXED(11863,16,FLEN)
NAN_BOXED(51321,16,FLEN)
NAN_BOXED(15128,16,FLEN)
NAN_BOXED(11863,16,FLEN)
NAN_BOXED(51321,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(14399,16,FLEN)
NAN_BOXED(48557,16,FLEN)
NAN_BOXED(14855,16,FLEN)
NAN_BOXED(14399,16,FLEN)
NAN_BOXED(48557,16,FLEN)
NAN_BOXED(14855,16,FLEN)
NAN_BOXED(14399,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(14855,16,FLEN)
NAN_BOXED(14399,16,FLEN)
NAN_BOXED(48557,16,FLEN)
NAN_BOXED(14855,16,FLEN)
NAN_BOXED(14399,16,FLEN)
NAN_BOXED(48557,16,FLEN)
NAN_BOXED(14855,16,FLEN)
NAN_BOXED(14156,16,FLEN)
NAN_BOXED(47992,16,FLEN)
NAN_BOXED(14033,16,FLEN)
NAN_BOXED(14156,16,FLEN)
NAN_BOXED(47992,16,FLEN)
NAN_BOXED(14033,16,FLEN)
NAN_BOXED(14156,16,FLEN)
NAN_BOXED(47992,16,FLEN)
NAN_BOXED(14033,16,FLEN)
NAN_BOXED(14156,16,FLEN)
NAN_BOXED(47992,16,FLEN)
NAN_BOXED(14033,16,FLEN)
NAN_BOXED(14156,16,FLEN)
NAN_BOXED(47992,16,FLEN)
NAN_BOXED(14033,16,FLEN)
NAN_BOXED(15333,16,FLEN)
NAN_BOXED(47705,16,FLEN)
NAN_BOXED(14916,16,FLEN)
NAN_BOXED(15333,16,FLEN)
NAN_BOXED(47705,16,FLEN)
NAN_BOXED(14916,16,FLEN)
NAN_BOXED(15333,16,FLEN)
NAN_BOXED(47705,16,FLEN)
NAN_BOXED(14916,16,FLEN)
NAN_BOXED(15333,16,FLEN)
NAN_BOXED(47705,16,FLEN)
NAN_BOXED(14916,16,FLEN)
NAN_BOXED(15333,16,FLEN)
NAN_BOXED(47705,16,FLEN)
NAN_BOXED(14916,16,FLEN)
NAN_BOXED(14787,16,FLEN)
NAN_BOXED(44910,16,FLEN)
NAN_BOXED(11610,16,FLEN)
NAN_BOXED(14787,16,FLEN)
NAN_BOXED(44910,16,FLEN)
NAN_BOXED(11610,16,FLEN)
NAN_BOXED(14787,16,FLEN)
NAN_BOXED(44910,16,FLEN)
NAN_BOXED(11610,16,FLEN)
NAN_BOXED(14787,16,FLEN)
NAN_BOXED(44910,16,FLEN)
NAN_BOXED(11610,16,FLEN)
NAN_BOXED(14787,16,FLEN)
NAN_BOXED(44910,16,FLEN)
NAN_BOXED(11610,16,FLEN)
NAN_BOXED(13183,16,FLEN)
NAN_BOXED(49964,16,FLEN)
NAN_BOXED(15033,16,FLEN)
NAN_BOXED(13183,16,FLEN)
NAN_BOXED(49964,16,FLEN)
NAN_BOXED(15033,16,FLEN)
NAN_BOXED(13183,16,FLEN)
NAN_BOXED(49964,16,FLEN)
NAN_BOXED(15033,16,FLEN)
NAN_BOXED(13183,16,FLEN)
NAN_BOXED(49964,16,FLEN)
NAN_BOXED(15033,16,FLEN)
NAN_BOXED(13183,16,FLEN)
NAN_BOXED(49964,16,FLEN)
NAN_BOXED(15033,16,FLEN)
NAN_BOXED(12925,16,FLEN)
NAN_BOXED(50238,16,FLEN)
NAN_BOXED(15075,16,FLEN)
NAN_BOXED(12925,16,FLEN)
NAN_BOXED(50238,16,FLEN)
NAN_BOXED(15075,16,FLEN)
NAN_BOXED(12925,16,FLEN)
NAN_BOXED(50238,16,FLEN)
NAN_BOXED(15075,16,FLEN)
NAN_BOXED(12925,16,FLEN)
NAN_BOXED(50238,16,FLEN)
NAN_BOXED(15075,16,FLEN)
NAN_BOXED(12925,16,FLEN)
NAN_BOXED(50238,16,FLEN)
NAN_BOXED(15075,16,FLEN)
NAN_BOXED(13854,16,FLEN)
NAN_BOXED(49296,16,FLEN)
NAN_BOXED(15100,16,FLEN)
NAN_BOXED(13854,16,FLEN)
NAN_BOXED(49296,16,FLEN)
NAN_BOXED(15100,16,FLEN)
NAN_BOXED(13854,16,FLEN)
NAN_BOXED(49296,16,FLEN)
NAN_BOXED(15100,16,FLEN)
NAN_BOXED(13854,16,FLEN)
NAN_BOXED(49296,16,FLEN)
NAN_BOXED(15100,16,FLEN)
NAN_BOXED(13854,16,FLEN)
NAN_BOXED(49296,16,FLEN)
NAN_BOXED(15100,16,FLEN)
NAN_BOXED(15356,16,FLEN)
NAN_BOXED(45087,16,FLEN)
NAN_BOXED(12317,16,FLEN)
NAN_BOXED(15356,16,FLEN)
NAN_BOXED(45087,16,FLEN)
NAN_BOXED(12317,16,FLEN)
NAN_BOXED(15356,16,FLEN)
NAN_BOXED(45087,16,FLEN)
NAN_BOXED(12317,16,FLEN)
NAN_BOXED(15356,16,FLEN)
NAN_BOXED(45087,16,FLEN)
NAN_BOXED(12317,16,FLEN)
NAN_BOXED(15356,16,FLEN)
NAN_BOXED(45087,16,FLEN)
NAN_BOXED(12317,16,FLEN)
NAN_BOXED(14931,16,FLEN)
NAN_BOXED(48112,16,FLEN)
NAN_BOXED(14918,16,FLEN)
NAN_BOXED(14931,16,FLEN)
NAN_BOXED(48112,16,FLEN)
NAN_BOXED(14918,16,FLEN)
NAN_BOXED(14931,16,FLEN)
NAN_BOXED(48112,16,FLEN)
NAN_BOXED(14918,16,FLEN)
NAN_BOXED(14931,16,FLEN)
NAN_BOXED(48112,16,FLEN)
NAN_BOXED(14918,16,FLEN)
NAN_BOXED(14931,16,FLEN)
NAN_BOXED(48112,16,FLEN)
NAN_BOXED(14918,16,FLEN)
NAN_BOXED(9344,16,FLEN)
NAN_BOXED(51010,16,FLEN)
NAN_BOXED(12309,16,FLEN)
NAN_BOXED(9344,16,FLEN)
NAN_BOXED(51010,16,FLEN)
NAN_BOXED(12309,16,FLEN)
NAN_BOXED(9344,16,FLEN)
NAN_BOXED(51010,16,FLEN)
NAN_BOXED(12309,16,FLEN)
NAN_BOXED(9344,16,FLEN)
NAN_BOXED(51010,16,FLEN)
NAN_BOXED(12309,16,FLEN)
NAN_BOXED(9344,16,FLEN)
NAN_BOXED(51010,16,FLEN)
NAN_BOXED(12309,16,FLEN)
NAN_BOXED(14767,16,FLEN)
NAN_BOXED(43760,16,FLEN)
NAN_BOXED(10478,16,FLEN)
NAN_BOXED(14767,16,FLEN)
NAN_BOXED(43760,16,FLEN)
NAN_BOXED(10478,16,FLEN)
NAN_BOXED(14767,16,FLEN)
NAN_BOXED(43760,16,FLEN)
NAN_BOXED(10478,16,FLEN)
NAN_BOXED(14767,16,FLEN)
NAN_BOXED(43760,16,FLEN)
NAN_BOXED(10478,16,FLEN)
NAN_BOXED(14767,16,FLEN)
NAN_BOXED(43760,16,FLEN)
NAN_BOXED(10478,16,FLEN)
NAN_BOXED(14175,16,FLEN)
NAN_BOXED(47511,16,FLEN)
NAN_BOXED(13607,16,FLEN)
NAN_BOXED(14175,16,FLEN)
NAN_BOXED(47511,16,FLEN)
NAN_BOXED(13607,16,FLEN)
NAN_BOXED(14175,16,FLEN)
NAN_BOXED(47511,16,FLEN)
NAN_BOXED(13607,16,FLEN)
NAN_BOXED(14175,16,FLEN)
NAN_BOXED(47511,16,FLEN)
NAN_BOXED(13607,16,FLEN)
NAN_BOXED(14175,16,FLEN)
NAN_BOXED(47511,16,FLEN)
NAN_BOXED(13607,16,FLEN)
NAN_BOXED(14940,16,FLEN)
NAN_BOXED(44224,16,FLEN)
NAN_BOXED(11150,16,FLEN)
NAN_BOXED(14940,16,FLEN)
NAN_BOXED(44224,16,FLEN)
NAN_BOXED(11150,16,FLEN)
NAN_BOXED(14940,16,FLEN)
NAN_BOXED(44224,16,FLEN)
NAN_BOXED(11150,16,FLEN)
NAN_BOXED(14940,16,FLEN)
NAN_BOXED(44224,16,FLEN)
NAN_BOXED(11150,16,FLEN)
NAN_BOXED(14940,16,FLEN)
NAN_BOXED(44224,16,FLEN)
NAN_BOXED(11150,16,FLEN)
NAN_BOXED(13555,16,FLEN)
NAN_BOXED(44778,16,FLEN)
NAN_BOXED(10311,16,FLEN)
NAN_BOXED(13555,16,FLEN)
NAN_BOXED(44778,16,FLEN)
NAN_BOXED(10311,16,FLEN)
NAN_BOXED(13555,16,FLEN)
NAN_BOXED(44778,16,FLEN)
NAN_BOXED(10311,16,FLEN)
NAN_BOXED(13555,16,FLEN)
NAN_BOXED(44778,16,FLEN)
NAN_BOXED(10311,16,FLEN)
NAN_BOXED(13555,16,FLEN)
NAN_BOXED(44778,16,FLEN)
NAN_BOXED(10311,16,FLEN)
NAN_BOXED(11980,16,FLEN)
NAN_BOXED(50841,16,FLEN)
NAN_BOXED(14748,16,FLEN)
NAN_BOXED(11980,16,FLEN)
NAN_BOXED(50841,16,FLEN)
NAN_BOXED(14748,16,FLEN)
NAN_BOXED(11980,16,FLEN)
NAN_BOXED(50841,16,FLEN)
NAN_BOXED(14748,16,FLEN)
NAN_BOXED(11980,16,FLEN)
NAN_BOXED(50841,16,FLEN)
NAN_BOXED(14748,16,FLEN)
NAN_BOXED(11980,16,FLEN)
NAN_BOXED(50841,16,FLEN)
NAN_BOXED(14748,16,FLEN)
NAN_BOXED(14620,16,FLEN)
NAN_BOXED(48440,16,FLEN)
NAN_BOXED(15020,16,FLEN)
NAN_BOXED(14620,16,FLEN)
NAN_BOXED(48440,16,FLEN)
NAN_BOXED(15020,16,FLEN)
NAN_BOXED(14620,16,FLEN)
NAN_BOXED(48440,16,FLEN)
NAN_BOXED(15020,16,FLEN)
NAN_BOXED(14620,16,FLEN)
NAN_BOXED(48440,16,FLEN)
NAN_BOXED(15020,16,FLEN)
NAN_BOXED(14620,16,FLEN)
NAN_BOXED(48440,16,FLEN)
NAN_BOXED(15020,16,FLEN)
NAN_BOXED(15061,16,FLEN)
NAN_BOXED(48224,16,FLEN)
NAN_BOXED(15226,16,FLEN)
NAN_BOXED(15061,16,FLEN)
NAN_BOXED(48224,16,FLEN)
NAN_BOXED(15226,16,FLEN)
NAN_BOXED(15061,16,FLEN)
NAN_BOXED(48224,16,FLEN)
NAN_BOXED(15226,16,FLEN)
NAN_BOXED(15061,16,FLEN)
NAN_BOXED(48224,16,FLEN)
NAN_BOXED(15226,16,FLEN)
NAN_BOXED(15061,16,FLEN)
NAN_BOXED(48224,16,FLEN)
NAN_BOXED(15226,16,FLEN)
NAN_BOXED(14742,16,FLEN)
NAN_BOXED(47243,16,FLEN)
NAN_BOXED(13913,16,FLEN)
NAN_BOXED(14742,16,FLEN)
NAN_BOXED(47243,16,FLEN)
NAN_BOXED(13913,16,FLEN)
NAN_BOXED(14742,16,FLEN)
NAN_BOXED(47243,16,FLEN)
NAN_BOXED(13913,16,FLEN)
NAN_BOXED(14742,16,FLEN)
NAN_BOXED(47243,16,FLEN)
NAN_BOXED(13913,16,FLEN)
NAN_BOXED(14742,16,FLEN)
NAN_BOXED(47243,16,FLEN)
NAN_BOXED(13913,16,FLEN)
NAN_BOXED(15353,16,FLEN)
NAN_BOXED(46379,16,FLEN)
NAN_BOXED(13607,16,FLEN)
NAN_BOXED(15353,16,FLEN)
NAN_BOXED(46379,16,FLEN)
NAN_BOXED(13607,16,FLEN)
NAN_BOXED(15353,16,FLEN)
NAN_BOXED(46379,16,FLEN)
NAN_BOXED(13607,16,FLEN)
NAN_BOXED(15353,16,FLEN)
NAN_BOXED(46379,16,FLEN)
NAN_BOXED(13607,16,FLEN)
NAN_BOXED(15353,16,FLEN)
NAN_BOXED(46379,16,FLEN)
NAN_BOXED(13607,16,FLEN)
NAN_BOXED(14667,16,FLEN)
NAN_BOXED(48171,16,FLEN)
NAN_BOXED(14725,16,FLEN)
NAN_BOXED(14667,16,FLEN)
NAN_BOXED(48171,16,FLEN)
NAN_BOXED(14725,16,FLEN)
NAN_BOXED(14667,16,FLEN)
NAN_BOXED(48171,16,FLEN)
NAN_BOXED(14725,16,FLEN)
NAN_BOXED(14667,16,FLEN)
NAN_BOXED(48171,16,FLEN)
NAN_BOXED(14725,16,FLEN)
NAN_BOXED(14667,16,FLEN)
NAN_BOXED(48171,16,FLEN)
NAN_BOXED(14725,16,FLEN)
NAN_BOXED(12750,16,FLEN)
NAN_BOXED(49592,16,FLEN)
NAN_BOXED(14375,16,FLEN)
NAN_BOXED(12750,16,FLEN)
NAN_BOXED(49592,16,FLEN)
NAN_BOXED(14375,16,FLEN)
NAN_BOXED(12750,16,FLEN)
NAN_BOXED(49592,16,FLEN)
NAN_BOXED(14375,16,FLEN)
NAN_BOXED(12750,16,FLEN)
NAN_BOXED(49592,16,FLEN)
NAN_BOXED(14375,16,FLEN)
NAN_BOXED(12750,16,FLEN)
NAN_BOXED(49592,16,FLEN)
NAN_BOXED(14375,16,FLEN)
NAN_BOXED(14713,16,FLEN)
NAN_BOXED(47632,16,FLEN)
NAN_BOXED(14374,16,FLEN)
NAN_BOXED(14713,16,FLEN)
NAN_BOXED(47632,16,FLEN)
NAN_BOXED(14374,16,FLEN)
NAN_BOXED(14713,16,FLEN)
NAN_BOXED(47632,16,FLEN)
NAN_BOXED(14374,16,FLEN)
NAN_BOXED(14713,16,FLEN)
NAN_BOXED(47632,16,FLEN)
NAN_BOXED(14374,16,FLEN)
NAN_BOXED(14713,16,FLEN)
NAN_BOXED(47632,16,FLEN)
NAN_BOXED(14374,16,FLEN)
NAN_BOXED(13497,16,FLEN)
NAN_BOXED(49762,16,FLEN)
NAN_BOXED(15243,16,FLEN)
NAN_BOXED(13497,16,FLEN)
NAN_BOXED(49762,16,FLEN)
NAN_BOXED(15243,16,FLEN)
NAN_BOXED(13497,16,FLEN)
NAN_BOXED(49762,16,FLEN)
NAN_BOXED(15243,16,FLEN)
NAN_BOXED(13497,16,FLEN)
NAN_BOXED(49762,16,FLEN)
NAN_BOXED(15243,16,FLEN)
NAN_BOXED(13497,16,FLEN)
NAN_BOXED(49762,16,FLEN)
NAN_BOXED(15243,16,FLEN)
NAN_BOXED(9823,16,FLEN)
NAN_BOXED(53479,16,FLEN)
NAN_BOXED(15313,16,FLEN)
NAN_BOXED(9823,16,FLEN)
NAN_BOXED(53479,16,FLEN)
NAN_BOXED(15313,16,FLEN)
NAN_BOXED(9823,16,FLEN)
NAN_BOXED(53479,16,FLEN)
NAN_BOXED(15313,16,FLEN)
NAN_BOXED(9823,16,FLEN)
NAN_BOXED(53479,16,FLEN)
NAN_BOXED(15313,16,FLEN)
NAN_BOXED(9823,16,FLEN)
NAN_BOXED(53479,16,FLEN)
NAN_BOXED(15313,16,FLEN)
NAN_BOXED(13312,16,FLEN)
NAN_BOXED(47349,16,FLEN)
NAN_BOXED(12534,16,FLEN)
NAN_BOXED(13312,16,FLEN)
NAN_BOXED(47349,16,FLEN)
NAN_BOXED(12534,16,FLEN)
NAN_BOXED(13312,16,FLEN)
NAN_BOXED(47349,16,FLEN)
NAN_BOXED(12534,16,FLEN)
NAN_BOXED(13312,16,FLEN)
NAN_BOXED(47349,16,FLEN)
NAN_BOXED(12534,16,FLEN)
NAN_BOXED(13312,16,FLEN)
NAN_BOXED(47349,16,FLEN)
NAN_BOXED(12534,16,FLEN)
NAN_BOXED(15322,16,FLEN)
NAN_BOXED(45802,16,FLEN)
NAN_BOXED(13002,16,FLEN)
NAN_BOXED(15322,16,FLEN)
NAN_BOXED(45802,16,FLEN)
NAN_BOXED(13002,16,FLEN)
NAN_BOXED(15322,16,FLEN)
NAN_BOXED(45802,16,FLEN)
NAN_BOXED(13002,16,FLEN)
NAN_BOXED(15322,16,FLEN)
NAN_BOXED(45802,16,FLEN)
NAN_BOXED(13002,16,FLEN)
NAN_BOXED(15322,16,FLEN)
NAN_BOXED(45802,16,FLEN)
NAN_BOXED(13002,16,FLEN)
NAN_BOXED(14610,16,FLEN)
NAN_BOXED(47441,16,FLEN)
NAN_BOXED(14014,16,FLEN)
NAN_BOXED(14610,16,FLEN)
NAN_BOXED(47441,16,FLEN)
NAN_BOXED(14014,16,FLEN)
NAN_BOXED(14610,16,FLEN)
NAN_BOXED(47441,16,FLEN)
NAN_BOXED(14014,16,FLEN)
NAN_BOXED(14610,16,FLEN)
NAN_BOXED(47441,16,FLEN)
NAN_BOXED(14014,16,FLEN)
NAN_BOXED(14610,16,FLEN)
NAN_BOXED(47441,16,FLEN)
NAN_BOXED(14014,16,FLEN)
NAN_BOXED(15341,16,FLEN)
NAN_BOXED(48050,16,FLEN)
NAN_BOXED(15264,16,FLEN)
NAN_BOXED(15341,16,FLEN)
NAN_BOXED(48050,16,FLEN)
NAN_BOXED(15264,16,FLEN)
NAN_BOXED(15341,16,FLEN)
NAN_BOXED(48050,16,FLEN)
NAN_BOXED(15264,16,FLEN)
NAN_BOXED(15341,16,FLEN)
NAN_BOXED(48050,16,FLEN)
NAN_BOXED(15264,16,FLEN)
NAN_BOXED(15341,16,FLEN)
NAN_BOXED(48050,16,FLEN)
NAN_BOXED(15264,16,FLEN)
NAN_BOXED(14989,16,FLEN)
NAN_BOXED(43777,16,FLEN)
NAN_BOXED(10684,16,FLEN)
NAN_BOXED(14989,16,FLEN)
NAN_BOXED(43777,16,FLEN)
NAN_BOXED(10684,16,FLEN)
NAN_BOXED(14989,16,FLEN)
NAN_BOXED(43777,16,FLEN)
NAN_BOXED(10684,16,FLEN)
NAN_BOXED(14989,16,FLEN)
NAN_BOXED(43777,16,FLEN)
NAN_BOXED(10684,16,FLEN)
NAN_BOXED(14989,16,FLEN)
NAN_BOXED(43777,16,FLEN)
NAN_BOXED(10684,16,FLEN)
NAN_BOXED(14957,16,FLEN)
NAN_BOXED(46301,16,FLEN)
NAN_BOXED(13265,16,FLEN)
NAN_BOXED(14957,16,FLEN)
NAN_BOXED(46301,16,FLEN)
NAN_BOXED(13265,16,FLEN)
NAN_BOXED(14957,16,FLEN)
NAN_BOXED(46301,16,FLEN)
NAN_BOXED(13265,16,FLEN)
NAN_BOXED(14957,16,FLEN)
NAN_BOXED(46301,16,FLEN)
NAN_BOXED(13265,16,FLEN)
NAN_BOXED(14957,16,FLEN)
NAN_BOXED(46301,16,FLEN)
NAN_BOXED(13265,16,FLEN)
NAN_BOXED(11392,16,FLEN)
NAN_BOXED(47767,16,FLEN)
NAN_BOXED(11115,16,FLEN)
NAN_BOXED(11392,16,FLEN)
NAN_BOXED(47767,16,FLEN)
NAN_BOXED(11115,16,FLEN)
NAN_BOXED(11392,16,FLEN)
NAN_BOXED(47767,16,FLEN)
NAN_BOXED(11115,16,FLEN)
NAN_BOXED(11392,16,FLEN)
NAN_BOXED(47767,16,FLEN)
NAN_BOXED(11115,16,FLEN)
NAN_BOXED(11392,16,FLEN)
NAN_BOXED(47767,16,FLEN)
NAN_BOXED(11115,16,FLEN)
NAN_BOXED(14654,16,FLEN)
NAN_BOXED(48095,16,FLEN)
NAN_BOXED(14633,16,FLEN)
NAN_BOXED(14654,16,FLEN)
NAN_BOXED(48095,16,FLEN)
NAN_BOXED(14633,16,FLEN)
NAN_BOXED(14654,16,FLEN)
NAN_BOXED(48095,16,FLEN)
NAN_BOXED(14633,16,FLEN)
NAN_BOXED(14654,16,FLEN)
NAN_BOXED(48095,16,FLEN)
NAN_BOXED(14633,16,FLEN)
NAN_BOXED(14654,16,FLEN)
NAN_BOXED(48095,16,FLEN)
NAN_BOXED(14633,16,FLEN)
NAN_BOXED(14234,16,FLEN)
NAN_BOXED(46989,16,FLEN)
NAN_BOXED(13102,16,FLEN)
NAN_BOXED(14234,16,FLEN)
NAN_BOXED(46989,16,FLEN)
NAN_BOXED(13102,16,FLEN)
NAN_BOXED(14234,16,FLEN)
NAN_BOXED(46989,16,FLEN)
NAN_BOXED(13102,16,FLEN)
NAN_BOXED(14234,16,FLEN)
NAN_BOXED(46989,16,FLEN)
NAN_BOXED(13102,16,FLEN)
NAN_BOXED(14234,16,FLEN)
NAN_BOXED(46989,16,FLEN)
NAN_BOXED(13102,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(46211,16,FLEN)
NAN_BOXED(13318,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(46211,16,FLEN)
NAN_BOXED(13318,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(46211,16,FLEN)
NAN_BOXED(13318,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(46211,16,FLEN)
NAN_BOXED(13318,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(46211,16,FLEN)
NAN_BOXED(13318,16,FLEN)
NAN_BOXED(12925,16,FLEN)
NAN_BOXED(47497,16,FLEN)
NAN_BOXED(12413,16,FLEN)
NAN_BOXED(12925,16,FLEN)
NAN_BOXED(47497,16,FLEN)
NAN_BOXED(12413,16,FLEN)
NAN_BOXED(12925,16,FLEN)
NAN_BOXED(47497,16,FLEN)
NAN_BOXED(12413,16,FLEN)
NAN_BOXED(12925,16,FLEN)
NAN_BOXED(47497,16,FLEN)
NAN_BOXED(12413,16,FLEN)
NAN_BOXED(12925,16,FLEN)
NAN_BOXED(47497,16,FLEN)
NAN_BOXED(12413,16,FLEN)
NAN_BOXED(15284,16,FLEN)
NAN_BOXED(43827,16,FLEN)
NAN_BOXED(10992,16,FLEN)
NAN_BOXED(15284,16,FLEN)
NAN_BOXED(43827,16,FLEN)
NAN_BOXED(10992,16,FLEN)
NAN_BOXED(15284,16,FLEN)
NAN_BOXED(43827,16,FLEN)
NAN_BOXED(10992,16,FLEN)
NAN_BOXED(15284,16,FLEN)
NAN_BOXED(43827,16,FLEN)
NAN_BOXED(10992,16,FLEN)
NAN_BOXED(15284,16,FLEN)
NAN_BOXED(43827,16,FLEN)
NAN_BOXED(10992,16,FLEN)
NAN_BOXED(15173,16,FLEN)
NAN_BOXED(47565,16,FLEN)
NAN_BOXED(14662,16,FLEN)
NAN_BOXED(15173,16,FLEN)
NAN_BOXED(47565,16,FLEN)
NAN_BOXED(14662,16,FLEN)
NAN_BOXED(15173,16,FLEN)
NAN_BOXED(47565,16,FLEN)
NAN_BOXED(14662,16,FLEN)
NAN_BOXED(15173,16,FLEN)
NAN_BOXED(47565,16,FLEN)
NAN_BOXED(14662,16,FLEN)
NAN_BOXED(15173,16,FLEN)
NAN_BOXED(47565,16,FLEN)
NAN_BOXED(14662,16,FLEN)
NAN_BOXED(13882,16,FLEN)
NAN_BOXED(45755,16,FLEN)
NAN_BOXED(11582,16,FLEN)
NAN_BOXED(13882,16,FLEN)
NAN_BOXED(45755,16,FLEN)
NAN_BOXED(11582,16,FLEN)
NAN_BOXED(13882,16,FLEN)
NAN_BOXED(45755,16,FLEN)
NAN_BOXED(11582,16,FLEN)
NAN_BOXED(13882,16,FLEN)
NAN_BOXED(45755,16,FLEN)
NAN_BOXED(11582,16,FLEN)
NAN_BOXED(13882,16,FLEN)
NAN_BOXED(45755,16,FLEN)
NAN_BOXED(11582,16,FLEN)
NAN_BOXED(14663,16,FLEN)
NAN_BOXED(44889,16,FLEN)
NAN_BOXED(11482,16,FLEN)
NAN_BOXED(14663,16,FLEN)
NAN_BOXED(44889,16,FLEN)
NAN_BOXED(11482,16,FLEN)
NAN_BOXED(14663,16,FLEN)
NAN_BOXED(44889,16,FLEN)
NAN_BOXED(11482,16,FLEN)
NAN_BOXED(14663,16,FLEN)
NAN_BOXED(44889,16,FLEN)
NAN_BOXED(11482,16,FLEN)
NAN_BOXED(14663,16,FLEN)
NAN_BOXED(44889,16,FLEN)
NAN_BOXED(11482,16,FLEN)
NAN_BOXED(14151,16,FLEN)
NAN_BOXED(48651,16,FLEN)
NAN_BOXED(14720,16,FLEN)
NAN_BOXED(14151,16,FLEN)
NAN_BOXED(48651,16,FLEN)
NAN_BOXED(14720,16,FLEN)
NAN_BOXED(14151,16,FLEN)
NAN_BOXED(48651,16,FLEN)
NAN_BOXED(14720,16,FLEN)
NAN_BOXED(14151,16,FLEN)
NAN_BOXED(48651,16,FLEN)
NAN_BOXED(14720,16,FLEN)
NAN_BOXED(14151,16,FLEN)
NAN_BOXED(48651,16,FLEN)
NAN_BOXED(14720,16,FLEN)
NAN_BOXED(14711,16,FLEN)
NAN_BOXED(48336,16,FLEN)
NAN_BOXED(14996,16,FLEN)
NAN_BOXED(14711,16,FLEN)
NAN_BOXED(48336,16,FLEN)
NAN_BOXED(14996,16,FLEN)
NAN_BOXED(14711,16,FLEN)
NAN_BOXED(48336,16,FLEN)
NAN_BOXED(14996,16,FLEN)
NAN_BOXED(14711,16,FLEN)
NAN_BOXED(48336,16,FLEN)
NAN_BOXED(14996,16,FLEN)
NAN_BOXED(14711,16,FLEN)
NAN_BOXED(48336,16,FLEN)
NAN_BOXED(14996,16,FLEN)
NAN_BOXED(15199,16,FLEN)
NAN_BOXED(47970,16,FLEN)
NAN_BOXED(15055,16,FLEN)
NAN_BOXED(15199,16,FLEN)
NAN_BOXED(47970,16,FLEN)
NAN_BOXED(15055,16,FLEN)
NAN_BOXED(15199,16,FLEN)
NAN_BOXED(47970,16,FLEN)
NAN_BOXED(15055,16,FLEN)
NAN_BOXED(15199,16,FLEN)
NAN_BOXED(47970,16,FLEN)
NAN_BOXED(15055,16,FLEN)
NAN_BOXED(15199,16,FLEN)
NAN_BOXED(47970,16,FLEN)
NAN_BOXED(15055,16,FLEN)
NAN_BOXED(13561,16,FLEN)
NAN_BOXED(41315,16,FLEN)
NAN_BOXED(6867,16,FLEN)
NAN_BOXED(13561,16,FLEN)
NAN_BOXED(41315,16,FLEN)
NAN_BOXED(6867,16,FLEN)
NAN_BOXED(13561,16,FLEN)
NAN_BOXED(41315,16,FLEN)
NAN_BOXED(6867,16,FLEN)
NAN_BOXED(13561,16,FLEN)
NAN_BOXED(41315,16,FLEN)
NAN_BOXED(6867,16,FLEN)
NAN_BOXED(13561,16,FLEN)
NAN_BOXED(41315,16,FLEN)
NAN_BOXED(6867,16,FLEN)
NAN_BOXED(15029,16,FLEN)
NAN_BOXED(48265,16,FLEN)
NAN_BOXED(15260,16,FLEN)
NAN_BOXED(15029,16,FLEN)
NAN_BOXED(48265,16,FLEN)
NAN_BOXED(15260,16,FLEN)
NAN_BOXED(15029,16,FLEN)
NAN_BOXED(48265,16,FLEN)
NAN_BOXED(15260,16,FLEN)
NAN_BOXED(15029,16,FLEN)
NAN_BOXED(48265,16,FLEN)
NAN_BOXED(15260,16,FLEN)
NAN_BOXED(15029,16,FLEN)
NAN_BOXED(48265,16,FLEN)
NAN_BOXED(15260,16,FLEN)
NAN_BOXED(8919,16,FLEN)
NAN_BOXED(53341,16,FLEN)
NAN_BOXED(14198,16,FLEN)
NAN_BOXED(8919,16,FLEN)
NAN_BOXED(53341,16,FLEN)
NAN_BOXED(14198,16,FLEN)
NAN_BOXED(8919,16,FLEN)
NAN_BOXED(53341,16,FLEN)
NAN_BOXED(14198,16,FLEN)
NAN_BOXED(8919,16,FLEN)
NAN_BOXED(53341,16,FLEN)
NAN_BOXED(14198,16,FLEN)
NAN_BOXED(8919,16,FLEN)
NAN_BOXED(53341,16,FLEN)
NAN_BOXED(14198,16,FLEN)
NAN_BOXED(14528,16,FLEN)
NAN_BOXED(48418,16,FLEN)
NAN_BOXED(14873,16,FLEN)
NAN_BOXED(14528,16,FLEN)
NAN_BOXED(48418,16,FLEN)
NAN_BOXED(14873,16,FLEN)
NAN_BOXED(14528,16,FLEN)
NAN_BOXED(48418,16,FLEN)
NAN_BOXED(14873,16,FLEN)
NAN_BOXED(14528,16,FLEN)
NAN_BOXED(48418,16,FLEN)
NAN_BOXED(14873,16,FLEN)
NAN_BOXED(14528,16,FLEN)
NAN_BOXED(48418,16,FLEN)
NAN_BOXED(14873,16,FLEN)
NAN_BOXED(13951,16,FLEN)
NAN_BOXED(46808,16,FLEN)
NAN_BOXED(12687,16,FLEN)
NAN_BOXED(13951,16,FLEN)
NAN_BOXED(46808,16,FLEN)
NAN_BOXED(12687,16,FLEN)
NAN_BOXED(13951,16,FLEN)
NAN_BOXED(46808,16,FLEN)
NAN_BOXED(12687,16,FLEN)
NAN_BOXED(13951,16,FLEN)
NAN_BOXED(46808,16,FLEN)
NAN_BOXED(12687,16,FLEN)
NAN_BOXED(13951,16,FLEN)
NAN_BOXED(46808,16,FLEN)
NAN_BOXED(12687,16,FLEN)
NAN_BOXED(14426,16,FLEN)
NAN_BOXED(48191,16,FLEN)
NAN_BOXED(14496,16,FLEN)
NAN_BOXED(14426,16,FLEN)
NAN_BOXED(48191,16,FLEN)
NAN_BOXED(14496,16,FLEN)
NAN_BOXED(14426,16,FLEN)
NAN_BOXED(48191,16,FLEN)
NAN_BOXED(14496,16,FLEN)
NAN_BOXED(14426,16,FLEN)
NAN_BOXED(48191,16,FLEN)
NAN_BOXED(14496,16,FLEN)
NAN_BOXED(14426,16,FLEN)
NAN_BOXED(48191,16,FLEN)
NAN_BOXED(14496,16,FLEN)
NAN_BOXED(15245,16,FLEN)
NAN_BOXED(44464,16,FLEN)
NAN_BOXED(11616,16,FLEN)
NAN_BOXED(15245,16,FLEN)
NAN_BOXED(44464,16,FLEN)
NAN_BOXED(11616,16,FLEN)
NAN_BOXED(15245,16,FLEN)
NAN_BOXED(44464,16,FLEN)
NAN_BOXED(11616,16,FLEN)
NAN_BOXED(15245,16,FLEN)
NAN_BOXED(44464,16,FLEN)
NAN_BOXED(11616,16,FLEN)
NAN_BOXED(15245,16,FLEN)
NAN_BOXED(44464,16,FLEN)
NAN_BOXED(11616,16,FLEN)
NAN_BOXED(15292,16,FLEN)
NAN_BOXED(47152,16,FLEN)
NAN_BOXED(14349,16,FLEN)
NAN_BOXED(15292,16,FLEN)
NAN_BOXED(47152,16,FLEN)
NAN_BOXED(14349,16,FLEN)
NAN_BOXED(15292,16,FLEN)
NAN_BOXED(47152,16,FLEN)
NAN_BOXED(14349,16,FLEN)
NAN_BOXED(15292,16,FLEN)
NAN_BOXED(47152,16,FLEN)
NAN_BOXED(14349,16,FLEN)
NAN_BOXED(15292,16,FLEN)
NAN_BOXED(47152,16,FLEN)
NAN_BOXED(14349,16,FLEN)
NAN_BOXED(12588,16,FLEN)
NAN_BOXED(50529,16,FLEN)
NAN_BOXED(15092,16,FLEN)
NAN_BOXED(12588,16,FLEN)
NAN_BOXED(50529,16,FLEN)
NAN_BOXED(15092,16,FLEN)
NAN_BOXED(12588,16,FLEN)
NAN_BOXED(50529,16,FLEN)
NAN_BOXED(15092,16,FLEN)
NAN_BOXED(12588,16,FLEN)
NAN_BOXED(50529,16,FLEN)
NAN_BOXED(15092,16,FLEN)
NAN_BOXED(12588,16,FLEN)
NAN_BOXED(50529,16,FLEN)
NAN_BOXED(15092,16,FLEN)
NAN_BOXED(13387,16,FLEN)
NAN_BOXED(45564,16,FLEN)
NAN_BOXED(10862,16,FLEN)
NAN_BOXED(13387,16,FLEN)
NAN_BOXED(45564,16,FLEN)
NAN_BOXED(10862,16,FLEN)
NAN_BOXED(13387,16,FLEN)
NAN_BOXED(45564,16,FLEN)
NAN_BOXED(10862,16,FLEN)
NAN_BOXED(13387,16,FLEN)
NAN_BOXED(45564,16,FLEN)
NAN_BOXED(10862,16,FLEN)
NAN_BOXED(13387,16,FLEN)
NAN_BOXED(45564,16,FLEN)
NAN_BOXED(10862,16,FLEN)
NAN_BOXED(13802,16,FLEN)
NAN_BOXED(47254,16,FLEN)
NAN_BOXED(13001,16,FLEN)
NAN_BOXED(13802,16,FLEN)
NAN_BOXED(47254,16,FLEN)
NAN_BOXED(13001,16,FLEN)
NAN_BOXED(13802,16,FLEN)
NAN_BOXED(47254,16,FLEN)
NAN_BOXED(13001,16,FLEN)
NAN_BOXED(13802,16,FLEN)
NAN_BOXED(47254,16,FLEN)
NAN_BOXED(13001,16,FLEN)
NAN_BOXED(13802,16,FLEN)
NAN_BOXED(47254,16,FLEN)
NAN_BOXED(13001,16,FLEN)
NAN_BOXED(15141,16,FLEN)
NAN_BOXED(47376,16,FLEN)
NAN_BOXED(14470,16,FLEN)
NAN_BOXED(15141,16,FLEN)
NAN_BOXED(47376,16,FLEN)
NAN_BOXED(14470,16,FLEN)
NAN_BOXED(15141,16,FLEN)
NAN_BOXED(47376,16,FLEN)
NAN_BOXED(14470,16,FLEN)
NAN_BOXED(15141,16,FLEN)
NAN_BOXED(47376,16,FLEN)
NAN_BOXED(14470,16,FLEN)
NAN_BOXED(15141,16,FLEN)
NAN_BOXED(47376,16,FLEN)
NAN_BOXED(14470,16,FLEN)
NAN_BOXED(15054,16,FLEN)
NAN_BOXED(45526,16,FLEN)
NAN_BOXED(12536,16,FLEN)
NAN_BOXED(15054,16,FLEN)
NAN_BOXED(45526,16,FLEN)
NAN_BOXED(12536,16,FLEN)
NAN_BOXED(15054,16,FLEN)
NAN_BOXED(45526,16,FLEN)
NAN_BOXED(12536,16,FLEN)
NAN_BOXED(15054,16,FLEN)
NAN_BOXED(45526,16,FLEN)
NAN_BOXED(12536,16,FLEN)
NAN_BOXED(15054,16,FLEN)
NAN_BOXED(45526,16,FLEN)
NAN_BOXED(12536,16,FLEN)
NAN_BOXED(14756,16,FLEN)
NAN_BOXED(47668,16,FLEN)
NAN_BOXED(14431,16,FLEN)
NAN_BOXED(14756,16,FLEN)
NAN_BOXED(47668,16,FLEN)
NAN_BOXED(14431,16,FLEN)
NAN_BOXED(14756,16,FLEN)
NAN_BOXED(47668,16,FLEN)
NAN_BOXED(14431,16,FLEN)
NAN_BOXED(14756,16,FLEN)
NAN_BOXED(47668,16,FLEN)
NAN_BOXED(14431,16,FLEN)
NAN_BOXED(14756,16,FLEN)
NAN_BOXED(47668,16,FLEN)
NAN_BOXED(14431,16,FLEN)
NAN_BOXED(4667,16,FLEN)
NAN_BOXED(55825,16,FLEN)
NAN_BOXED(12474,16,FLEN)
NAN_BOXED(4667,16,FLEN)
NAN_BOXED(55825,16,FLEN)
NAN_BOXED(12474,16,FLEN)
NAN_BOXED(4667,16,FLEN)
NAN_BOXED(55825,16,FLEN)
NAN_BOXED(12474,16,FLEN)
NAN_BOXED(4667,16,FLEN)
NAN_BOXED(55825,16,FLEN)
NAN_BOXED(12474,16,FLEN)
NAN_BOXED(4667,16,FLEN)
NAN_BOXED(55825,16,FLEN)
NAN_BOXED(12474,16,FLEN)
NAN_BOXED(9768,16,FLEN)
NAN_BOXED(52653,16,FLEN)
NAN_BOXED(14431,16,FLEN)
NAN_BOXED(9768,16,FLEN)
NAN_BOXED(52653,16,FLEN)
NAN_BOXED(14431,16,FLEN)
NAN_BOXED(9768,16,FLEN)
NAN_BOXED(52653,16,FLEN)
NAN_BOXED(14431,16,FLEN)
NAN_BOXED(9768,16,FLEN)
NAN_BOXED(52653,16,FLEN)
NAN_BOXED(14431,16,FLEN)
NAN_BOXED(9768,16,FLEN)
NAN_BOXED(52653,16,FLEN)
NAN_BOXED(14431,16,FLEN)
NAN_BOXED(14360,16,FLEN)
NAN_BOXED(47162,16,FLEN)
NAN_BOXED(13396,16,FLEN)
NAN_BOXED(14360,16,FLEN)
NAN_BOXED(47162,16,FLEN)
NAN_BOXED(13396,16,FLEN)
NAN_BOXED(14360,16,FLEN)
NAN_BOXED(47162,16,FLEN)
NAN_BOXED(13396,16,FLEN)
NAN_BOXED(14360,16,FLEN)
NAN_BOXED(47162,16,FLEN)
NAN_BOXED(13396,16,FLEN)
NAN_BOXED(14360,16,FLEN)
NAN_BOXED(47162,16,FLEN)
NAN_BOXED(13396,16,FLEN)
NAN_BOXED(14378,16,FLEN)
NAN_BOXED(48497,16,FLEN)
NAN_BOXED(14764,16,FLEN)
NAN_BOXED(14378,16,FLEN)
NAN_BOXED(48497,16,FLEN)
NAN_BOXED(14764,16,FLEN)
NAN_BOXED(14378,16,FLEN)
NAN_BOXED(48497,16,FLEN)
NAN_BOXED(14764,16,FLEN)
NAN_BOXED(14378,16,FLEN)
NAN_BOXED(48497,16,FLEN)
NAN_BOXED(14764,16,FLEN)
NAN_BOXED(14378,16,FLEN)
NAN_BOXED(48497,16,FLEN)
NAN_BOXED(14764,16,FLEN)
NAN_BOXED(14533,16,FLEN)
NAN_BOXED(48569,16,FLEN)
NAN_BOXED(15059,16,FLEN)
NAN_BOXED(14533,16,FLEN)
NAN_BOXED(48569,16,FLEN)
NAN_BOXED(15059,16,FLEN)
NAN_BOXED(14533,16,FLEN)
NAN_BOXED(48569,16,FLEN)
NAN_BOXED(15059,16,FLEN)
NAN_BOXED(14533,16,FLEN)
NAN_BOXED(48569,16,FLEN)
NAN_BOXED(15059,16,FLEN)
NAN_BOXED(14533,16,FLEN)
NAN_BOXED(48569,16,FLEN)
NAN_BOXED(15059,16,FLEN)
NAN_BOXED(14587,16,FLEN)
NAN_BOXED(42181,16,FLEN)
NAN_BOXED(8697,16,FLEN)
NAN_BOXED(14587,16,FLEN)
NAN_BOXED(42181,16,FLEN)
NAN_BOXED(8697,16,FLEN)
NAN_BOXED(14587,16,FLEN)
NAN_BOXED(42181,16,FLEN)
NAN_BOXED(8697,16,FLEN)
NAN_BOXED(14587,16,FLEN)
NAN_BOXED(42181,16,FLEN)
NAN_BOXED(8697,16,FLEN)
NAN_BOXED(14587,16,FLEN)
NAN_BOXED(42181,16,FLEN)
NAN_BOXED(8697,16,FLEN)
NAN_BOXED(10534,16,FLEN)
NAN_BOXED(51362,16,FLEN)
NAN_BOXED(13816,16,FLEN)
NAN_BOXED(10534,16,FLEN)
NAN_BOXED(51362,16,FLEN)
NAN_BOXED(13816,16,FLEN)
NAN_BOXED(10534,16,FLEN)
NAN_BOXED(51362,16,FLEN)
NAN_BOXED(13816,16,FLEN)
NAN_BOXED(10534,16,FLEN)
NAN_BOXED(51362,16,FLEN)
NAN_BOXED(13816,16,FLEN)
NAN_BOXED(10534,16,FLEN)
NAN_BOXED(51362,16,FLEN)
NAN_BOXED(13816,16,FLEN)
NAN_BOXED(14337,16,FLEN)
NAN_BOXED(48456,16,FLEN)
NAN_BOXED(14666,16,FLEN)
NAN_BOXED(14337,16,FLEN)
NAN_BOXED(48456,16,FLEN)
NAN_BOXED(14666,16,FLEN)
NAN_BOXED(14337,16,FLEN)
NAN_BOXED(48456,16,FLEN)
NAN_BOXED(14666,16,FLEN)
NAN_BOXED(14337,16,FLEN)
NAN_BOXED(48456,16,FLEN)
NAN_BOXED(14666,16,FLEN)
NAN_BOXED(14337,16,FLEN)
NAN_BOXED(48456,16,FLEN)
NAN_BOXED(14666,16,FLEN)
NAN_BOXED(15177,16,FLEN)
NAN_BOXED(47716,16,FLEN)
NAN_BOXED(14802,16,FLEN)
NAN_BOXED(15177,16,FLEN)
NAN_BOXED(47716,16,FLEN)
NAN_BOXED(14802,16,FLEN)
NAN_BOXED(15177,16,FLEN)
NAN_BOXED(47716,16,FLEN)
NAN_BOXED(14802,16,FLEN)
NAN_BOXED(15177,16,FLEN)
NAN_BOXED(47716,16,FLEN)
NAN_BOXED(14802,16,FLEN)
NAN_BOXED(15177,16,FLEN)
NAN_BOXED(47716,16,FLEN)
NAN_BOXED(14802,16,FLEN)
NAN_BOXED(13050,16,FLEN)
NAN_BOXED(47325,16,FLEN)
NAN_BOXED(12350,16,FLEN)
NAN_BOXED(13050,16,FLEN)
NAN_BOXED(47325,16,FLEN)
NAN_BOXED(12350,16,FLEN)
NAN_BOXED(13050,16,FLEN)
NAN_BOXED(47325,16,FLEN)
NAN_BOXED(12350,16,FLEN)
NAN_BOXED(13050,16,FLEN)
NAN_BOXED(47325,16,FLEN)
NAN_BOXED(12350,16,FLEN)
NAN_BOXED(13050,16,FLEN)
NAN_BOXED(47325,16,FLEN)
NAN_BOXED(12350,16,FLEN)
NAN_BOXED(14620,16,FLEN)
NAN_BOXED(46428,16,FLEN)
NAN_BOXED(13017,16,FLEN)
NAN_BOXED(14620,16,FLEN)
NAN_BOXED(46428,16,FLEN)
NAN_BOXED(13017,16,FLEN)
NAN_BOXED(14620,16,FLEN)
NAN_BOXED(46428,16,FLEN)
NAN_BOXED(13017,16,FLEN)
NAN_BOXED(14620,16,FLEN)
NAN_BOXED(46428,16,FLEN)
NAN_BOXED(13017,16,FLEN)
NAN_BOXED(14620,16,FLEN)
NAN_BOXED(46428,16,FLEN)
NAN_BOXED(13017,16,FLEN)
NAN_BOXED(13108,16,FLEN)
NAN_BOXED(48492,16,FLEN)
NAN_BOXED(13539,16,FLEN)
NAN_BOXED(13108,16,FLEN)
NAN_BOXED(48492,16,FLEN)
NAN_BOXED(13539,16,FLEN)
NAN_BOXED(13108,16,FLEN)
NAN_BOXED(48492,16,FLEN)
NAN_BOXED(13539,16,FLEN)
NAN_BOXED(13108,16,FLEN)
NAN_BOXED(48492,16,FLEN)
NAN_BOXED(13539,16,FLEN)
NAN_BOXED(13108,16,FLEN)
NAN_BOXED(48492,16,FLEN)
NAN_BOXED(13539,16,FLEN)
NAN_BOXED(13664,16,FLEN)
NAN_BOXED(47544,16,FLEN)
NAN_BOXED(13233,16,FLEN)
NAN_BOXED(13664,16,FLEN)
NAN_BOXED(47544,16,FLEN)
NAN_BOXED(13233,16,FLEN)
NAN_BOXED(13664,16,FLEN)
NAN_BOXED(47544,16,FLEN)
NAN_BOXED(13233,16,FLEN)
NAN_BOXED(13664,16,FLEN)
NAN_BOXED(47544,16,FLEN)
NAN_BOXED(13233,16,FLEN)
NAN_BOXED(13664,16,FLEN)
NAN_BOXED(47544,16,FLEN)
NAN_BOXED(13233,16,FLEN)
NAN_BOXED(14615,16,FLEN)
NAN_BOXED(46957,16,FLEN)
NAN_BOXED(13498,16,FLEN)
NAN_BOXED(14615,16,FLEN)
NAN_BOXED(46957,16,FLEN)
NAN_BOXED(13498,16,FLEN)
NAN_BOXED(14615,16,FLEN)
NAN_BOXED(46957,16,FLEN)
NAN_BOXED(13498,16,FLEN)
NAN_BOXED(14615,16,FLEN)
NAN_BOXED(46957,16,FLEN)
NAN_BOXED(13498,16,FLEN)
NAN_BOXED(14615,16,FLEN)
NAN_BOXED(46957,16,FLEN)
NAN_BOXED(13498,16,FLEN)
NAN_BOXED(14784,16,FLEN)
NAN_BOXED(47544,16,FLEN)
NAN_BOXED(14365,16,FLEN)
NAN_BOXED(14784,16,FLEN)
NAN_BOXED(47544,16,FLEN)
NAN_BOXED(14365,16,FLEN)
NAN_BOXED(14784,16,FLEN)
NAN_BOXED(47544,16,FLEN)
NAN_BOXED(14365,16,FLEN)
NAN_BOXED(14784,16,FLEN)
NAN_BOXED(47544,16,FLEN)
NAN_BOXED(14365,16,FLEN)
NAN_BOXED(14784,16,FLEN)
NAN_BOXED(47544,16,FLEN)
NAN_BOXED(14365,16,FLEN)
NAN_BOXED(13150,16,FLEN)
NAN_BOXED(48478,16,FLEN)
NAN_BOXED(13554,16,FLEN)
NAN_BOXED(13150,16,FLEN)
NAN_BOXED(48478,16,FLEN)
NAN_BOXED(13554,16,FLEN)
NAN_BOXED(13150,16,FLEN)
NAN_BOXED(48478,16,FLEN)
NAN_BOXED(13554,16,FLEN)
NAN_BOXED(13150,16,FLEN)
NAN_BOXED(48478,16,FLEN)
NAN_BOXED(13554,16,FLEN)
NAN_BOXED(13150,16,FLEN)
NAN_BOXED(48478,16,FLEN)
NAN_BOXED(13554,16,FLEN)
NAN_BOXED(14758,16,FLEN)
NAN_BOXED(44271,16,FLEN)
NAN_BOXED(11002,16,FLEN)
NAN_BOXED(14758,16,FLEN)
NAN_BOXED(44271,16,FLEN)
NAN_BOXED(11002,16,FLEN)
NAN_BOXED(14758,16,FLEN)
NAN_BOXED(44271,16,FLEN)
NAN_BOXED(11002,16,FLEN)
NAN_BOXED(14758,16,FLEN)
NAN_BOXED(44271,16,FLEN)
NAN_BOXED(11002,16,FLEN)
NAN_BOXED(14758,16,FLEN)
NAN_BOXED(44271,16,FLEN)
NAN_BOXED(11002,16,FLEN)
NAN_BOXED(13723,16,FLEN)
NAN_BOXED(48329,16,FLEN)
NAN_BOXED(14005,16,FLEN)
NAN_BOXED(13723,16,FLEN)
NAN_BOXED(48329,16,FLEN)
NAN_BOXED(14005,16,FLEN)
NAN_BOXED(13723,16,FLEN)
NAN_BOXED(48329,16,FLEN)
NAN_BOXED(14005,16,FLEN)
NAN_BOXED(13723,16,FLEN)
NAN_BOXED(48329,16,FLEN)
NAN_BOXED(14005,16,FLEN)
NAN_BOXED(13723,16,FLEN)
NAN_BOXED(48329,16,FLEN)
NAN_BOXED(14005,16,FLEN)
NAN_BOXED(15336,16,FLEN)
NAN_BOXED(46933,16,FLEN)
NAN_BOXED(14143,16,FLEN)
NAN_BOXED(15336,16,FLEN)
NAN_BOXED(46933,16,FLEN)
NAN_BOXED(14143,16,FLEN)
NAN_BOXED(15336,16,FLEN)
NAN_BOXED(46933,16,FLEN)
NAN_BOXED(14143,16,FLEN)
NAN_BOXED(15336,16,FLEN)
NAN_BOXED(46933,16,FLEN)
NAN_BOXED(14143,16,FLEN)
NAN_BOXED(15336,16,FLEN)
NAN_BOXED(46933,16,FLEN)
NAN_BOXED(14143,16,FLEN)
NAN_BOXED(14846,16,FLEN)
NAN_BOXED(46850,16,FLEN)
NAN_BOXED(13633,16,FLEN)
NAN_BOXED(14846,16,FLEN)
NAN_BOXED(46850,16,FLEN)
NAN_BOXED(13633,16,FLEN)
NAN_BOXED(14846,16,FLEN)
NAN_BOXED(46850,16,FLEN)
NAN_BOXED(13633,16,FLEN)
NAN_BOXED(14846,16,FLEN)
NAN_BOXED(46850,16,FLEN)
NAN_BOXED(13633,16,FLEN)
NAN_BOXED(14846,16,FLEN)
NAN_BOXED(46850,16,FLEN)
NAN_BOXED(13633,16,FLEN)
NAN_BOXED(14411,16,FLEN)
NAN_BOXED(46453,16,FLEN)
NAN_BOXED(12766,16,FLEN)
NAN_BOXED(14411,16,FLEN)
NAN_BOXED(46453,16,FLEN)
NAN_BOXED(12766,16,FLEN)
NAN_BOXED(14411,16,FLEN)
NAN_BOXED(46453,16,FLEN)
NAN_BOXED(12766,16,FLEN)
NAN_BOXED(14411,16,FLEN)
NAN_BOXED(46453,16,FLEN)
NAN_BOXED(12766,16,FLEN)
NAN_BOXED(14411,16,FLEN)
NAN_BOXED(46453,16,FLEN)
NAN_BOXED(12766,16,FLEN)
NAN_BOXED(13732,16,FLEN)
NAN_BOXED(47255,16,FLEN)
NAN_BOXED(12922,16,FLEN)
NAN_BOXED(13732,16,FLEN)
NAN_BOXED(47255,16,FLEN)
NAN_BOXED(12922,16,FLEN)
NAN_BOXED(13732,16,FLEN)
NAN_BOXED(47255,16,FLEN)
NAN_BOXED(12922,16,FLEN)
NAN_BOXED(13732,16,FLEN)
NAN_BOXED(47255,16,FLEN)
NAN_BOXED(12922,16,FLEN)
NAN_BOXED(13732,16,FLEN)
NAN_BOXED(47255,16,FLEN)
NAN_BOXED(12922,16,FLEN)
NAN_BOXED(14647,16,FLEN)
NAN_BOXED(47197,16,FLEN)
NAN_BOXED(13746,16,FLEN)
NAN_BOXED(14647,16,FLEN)
NAN_BOXED(47197,16,FLEN)
NAN_BOXED(13746,16,FLEN)
NAN_BOXED(14647,16,FLEN)
NAN_BOXED(47197,16,FLEN)
NAN_BOXED(13746,16,FLEN)
NAN_BOXED(14647,16,FLEN)
NAN_BOXED(47197,16,FLEN)
NAN_BOXED(13746,16,FLEN)
NAN_BOXED(14647,16,FLEN)
NAN_BOXED(47197,16,FLEN)
NAN_BOXED(13746,16,FLEN)
NAN_BOXED(13361,16,FLEN)
NAN_BOXED(47421,16,FLEN)
NAN_BOXED(12671,16,FLEN)
NAN_BOXED(13361,16,FLEN)
NAN_BOXED(47421,16,FLEN)
NAN_BOXED(12671,16,FLEN)
NAN_BOXED(13361,16,FLEN)
NAN_BOXED(47421,16,FLEN)
NAN_BOXED(12671,16,FLEN)
NAN_BOXED(13361,16,FLEN)
NAN_BOXED(47421,16,FLEN)
NAN_BOXED(12671,16,FLEN)
NAN_BOXED(13361,16,FLEN)
NAN_BOXED(47421,16,FLEN)
NAN_BOXED(12671,16,FLEN)
NAN_BOXED(14643,16,FLEN)
NAN_BOXED(46012,16,FLEN)
NAN_BOXED(12551,16,FLEN)
NAN_BOXED(14643,16,FLEN)
NAN_BOXED(46012,16,FLEN)
NAN_BOXED(12551,16,FLEN)
NAN_BOXED(14643,16,FLEN)
NAN_BOXED(46012,16,FLEN)
NAN_BOXED(12551,16,FLEN)
NAN_BOXED(14643,16,FLEN)
NAN_BOXED(46012,16,FLEN)
NAN_BOXED(12551,16,FLEN)
NAN_BOXED(14643,16,FLEN)
NAN_BOXED(46012,16,FLEN)
NAN_BOXED(12551,16,FLEN)
NAN_BOXED(12329,16,FLEN)
NAN_BOXED(49354,16,FLEN)
NAN_BOXED(13564,16,FLEN)
NAN_BOXED(12329,16,FLEN)
NAN_BOXED(49354,16,FLEN)
NAN_BOXED(13564,16,FLEN)
NAN_BOXED(12329,16,FLEN)
NAN_BOXED(49354,16,FLEN)
NAN_BOXED(13564,16,FLEN)
NAN_BOXED(12329,16,FLEN)
NAN_BOXED(49354,16,FLEN)
NAN_BOXED(13564,16,FLEN)
NAN_BOXED(12329,16,FLEN)
NAN_BOXED(49354,16,FLEN)
NAN_BOXED(13564,16,FLEN)
NAN_BOXED(9759,16,FLEN)
NAN_BOXED(48965,16,FLEN)
NAN_BOXED(10642,16,FLEN)
NAN_BOXED(9759,16,FLEN)
NAN_BOXED(48965,16,FLEN)
NAN_BOXED(10642,16,FLEN)
NAN_BOXED(9759,16,FLEN)
NAN_BOXED(48965,16,FLEN)
NAN_BOXED(10642,16,FLEN)
NAN_BOXED(9759,16,FLEN)
NAN_BOXED(48965,16,FLEN)
NAN_BOXED(10642,16,FLEN)
NAN_BOXED(9759,16,FLEN)
NAN_BOXED(48965,16,FLEN)
NAN_BOXED(10642,16,FLEN)
NAN_BOXED(14261,16,FLEN)
NAN_BOXED(48080,16,FLEN)
NAN_BOXED(14215,16,FLEN)
NAN_BOXED(14261,16,FLEN)
NAN_BOXED(48080,16,FLEN)
NAN_BOXED(14215,16,FLEN)
NAN_BOXED(14261,16,FLEN)
NAN_BOXED(48080,16,FLEN)
NAN_BOXED(14215,16,FLEN)
NAN_BOXED(14261,16,FLEN)
NAN_BOXED(48080,16,FLEN)
NAN_BOXED(14215,16,FLEN)
NAN_BOXED(14261,16,FLEN)
NAN_BOXED(48080,16,FLEN)
NAN_BOXED(14215,16,FLEN)
NAN_BOXED(15019,16,FLEN)
NAN_BOXED(45637,16,FLEN)
NAN_BOXED(12602,16,FLEN)
NAN_BOXED(15019,16,FLEN)
NAN_BOXED(45637,16,FLEN)
NAN_BOXED(12602,16,FLEN)
NAN_BOXED(15019,16,FLEN)
NAN_BOXED(45637,16,FLEN)
NAN_BOXED(12602,16,FLEN)
NAN_BOXED(15019,16,FLEN)
NAN_BOXED(45637,16,FLEN)
NAN_BOXED(12602,16,FLEN)
NAN_BOXED(15019,16,FLEN)
NAN_BOXED(45637,16,FLEN)
NAN_BOXED(12602,16,FLEN)
NAN_BOXED(11266,16,FLEN)
NAN_BOXED(51243,16,FLEN)
NAN_BOXED(14382,16,FLEN)
NAN_BOXED(11266,16,FLEN)
NAN_BOXED(51243,16,FLEN)
NAN_BOXED(14382,16,FLEN)
NAN_BOXED(11266,16,FLEN)
NAN_BOXED(51243,16,FLEN)
NAN_BOXED(14382,16,FLEN)
NAN_BOXED(11266,16,FLEN)
NAN_BOXED(51243,16,FLEN)
NAN_BOXED(14382,16,FLEN)
NAN_BOXED(11266,16,FLEN)
NAN_BOXED(51243,16,FLEN)
NAN_BOXED(14382,16,FLEN)
NAN_BOXED(13552,16,FLEN)
NAN_BOXED(47940,16,FLEN)
NAN_BOXED(13436,16,FLEN)
NAN_BOXED(13552,16,FLEN)
NAN_BOXED(47940,16,FLEN)
NAN_BOXED(13436,16,FLEN)
NAN_BOXED(13552,16,FLEN)
NAN_BOXED(47940,16,FLEN)
NAN_BOXED(13436,16,FLEN)
NAN_BOXED(13552,16,FLEN)
NAN_BOXED(47940,16,FLEN)
NAN_BOXED(13436,16,FLEN)
NAN_BOXED(13552,16,FLEN)
NAN_BOXED(47940,16,FLEN)
NAN_BOXED(13436,16,FLEN)
NAN_BOXED(13392,16,FLEN)
NAN_BOXED(49700,16,FLEN)
NAN_BOXED(15008,16,FLEN)
NAN_BOXED(13392,16,FLEN)
NAN_BOXED(49700,16,FLEN)
NAN_BOXED(15008,16,FLEN)
NAN_BOXED(13392,16,FLEN)
NAN_BOXED(49700,16,FLEN)
NAN_BOXED(15008,16,FLEN)
NAN_BOXED(13392,16,FLEN)
NAN_BOXED(49700,16,FLEN)
NAN_BOXED(15008,16,FLEN)
NAN_BOXED(13392,16,FLEN)
NAN_BOXED(49700,16,FLEN)
NAN_BOXED(15008,16,FLEN)
NAN_BOXED(13063,16,FLEN)
NAN_BOXED(49057,16,FLEN)
NAN_BOXED(14004,16,FLEN)
NAN_BOXED(13063,16,FLEN)
NAN_BOXED(49057,16,FLEN)
NAN_BOXED(14004,16,FLEN)
NAN_BOXED(13063,16,FLEN)
NAN_BOXED(49057,16,FLEN)
NAN_BOXED(14004,16,FLEN)
NAN_BOXED(13063,16,FLEN)
NAN_BOXED(49057,16,FLEN)
NAN_BOXED(14004,16,FLEN)
NAN_BOXED(13063,16,FLEN)
NAN_BOXED(49057,16,FLEN)
NAN_BOXED(14004,16,FLEN)
NAN_BOXED(13657,16,FLEN)
NAN_BOXED(48877,16,FLEN)
NAN_BOXED(14498,16,FLEN)
NAN_BOXED(13657,16,FLEN)
NAN_BOXED(48877,16,FLEN)
NAN_BOXED(14498,16,FLEN)
NAN_BOXED(13657,16,FLEN)
NAN_BOXED(48877,16,FLEN)
NAN_BOXED(14498,16,FLEN)
NAN_BOXED(13657,16,FLEN)
NAN_BOXED(48877,16,FLEN)
NAN_BOXED(14498,16,FLEN)
NAN_BOXED(13657,16,FLEN)
NAN_BOXED(48877,16,FLEN)
NAN_BOXED(14498,16,FLEN)
NAN_BOXED(13829,16,FLEN)
NAN_BOXED(47306,16,FLEN)
NAN_BOXED(13109,16,FLEN)
NAN_BOXED(13829,16,FLEN)
NAN_BOXED(47306,16,FLEN)
NAN_BOXED(13109,16,FLEN)
NAN_BOXED(13829,16,FLEN)
NAN_BOXED(47306,16,FLEN)
NAN_BOXED(13109,16,FLEN)
NAN_BOXED(13829,16,FLEN)
NAN_BOXED(47306,16,FLEN)
NAN_BOXED(13109,16,FLEN)
NAN_BOXED(13829,16,FLEN)
NAN_BOXED(47306,16,FLEN)
NAN_BOXED(13109,16,FLEN)
NAN_BOXED(13775,16,FLEN)
NAN_BOXED(47656,16,FLEN)
NAN_BOXED(13433,16,FLEN)
NAN_BOXED(13775,16,FLEN)
NAN_BOXED(47656,16,FLEN)
NAN_BOXED(13433,16,FLEN)
NAN_BOXED(13775,16,FLEN)
NAN_BOXED(47656,16,FLEN)
NAN_BOXED(13433,16,FLEN)
NAN_BOXED(13775,16,FLEN)
NAN_BOXED(47656,16,FLEN)
NAN_BOXED(13433,16,FLEN)
NAN_BOXED(13775,16,FLEN)
NAN_BOXED(47656,16,FLEN)
NAN_BOXED(13433,16,FLEN)
NAN_BOXED(15303,16,FLEN)
NAN_BOXED(47849,16,FLEN)
NAN_BOXED(15032,16,FLEN)
NAN_BOXED(15303,16,FLEN)
NAN_BOXED(47849,16,FLEN)
NAN_BOXED(15032,16,FLEN)
NAN_BOXED(15303,16,FLEN)
NAN_BOXED(47849,16,FLEN)
NAN_BOXED(15032,16,FLEN)
NAN_BOXED(15303,16,FLEN)
NAN_BOXED(47849,16,FLEN)
NAN_BOXED(15032,16,FLEN)
NAN_BOXED(15303,16,FLEN)
NAN_BOXED(47849,16,FLEN)
NAN_BOXED(15032,16,FLEN)
NAN_BOXED(14456,16,FLEN)
NAN_BOXED(47361,16,FLEN)
NAN_BOXED(13721,16,FLEN)
NAN_BOXED(14456,16,FLEN)
NAN_BOXED(47361,16,FLEN)
NAN_BOXED(13721,16,FLEN)
NAN_BOXED(14456,16,FLEN)
NAN_BOXED(47361,16,FLEN)
NAN_BOXED(13721,16,FLEN)
NAN_BOXED(14456,16,FLEN)
NAN_BOXED(47361,16,FLEN)
NAN_BOXED(13721,16,FLEN)
NAN_BOXED(14456,16,FLEN)
NAN_BOXED(47361,16,FLEN)
NAN_BOXED(13721,16,FLEN)
NAN_BOXED(14911,16,FLEN)
NAN_BOXED(46703,16,FLEN)
NAN_BOXED(13574,16,FLEN)
NAN_BOXED(14911,16,FLEN)
NAN_BOXED(46703,16,FLEN)
NAN_BOXED(13574,16,FLEN)
NAN_BOXED(14911,16,FLEN)
NAN_BOXED(46703,16,FLEN)
NAN_BOXED(13574,16,FLEN)
NAN_BOXED(14911,16,FLEN)
NAN_BOXED(46703,16,FLEN)
NAN_BOXED(13574,16,FLEN)
NAN_BOXED(14911,16,FLEN)
NAN_BOXED(46703,16,FLEN)
NAN_BOXED(13574,16,FLEN)
NAN_BOXED(13800,16,FLEN)
NAN_BOXED(49456,16,FLEN)
NAN_BOXED(15274,16,FLEN)
NAN_BOXED(13800,16,FLEN)
NAN_BOXED(49456,16,FLEN)
NAN_BOXED(15274,16,FLEN)
NAN_BOXED(13800,16,FLEN)
NAN_BOXED(49456,16,FLEN)
NAN_BOXED(15274,16,FLEN)
NAN_BOXED(13800,16,FLEN)
NAN_BOXED(49456,16,FLEN)
NAN_BOXED(15274,16,FLEN)
NAN_BOXED(13800,16,FLEN)
NAN_BOXED(49456,16,FLEN)
NAN_BOXED(15274,16,FLEN)
NAN_BOXED(14394,16,FLEN)
NAN_BOXED(48603,16,FLEN)
NAN_BOXED(14896,16,FLEN)
NAN_BOXED(14394,16,FLEN)
NAN_BOXED(48603,16,FLEN)
NAN_BOXED(14896,16,FLEN)
NAN_BOXED(14394,16,FLEN)
NAN_BOXED(48603,16,FLEN)
NAN_BOXED(14896,16,FLEN)
NAN_BOXED(14394,16,FLEN)
NAN_BOXED(48603,16,FLEN)
NAN_BOXED(14896,16,FLEN)
NAN_BOXED(14394,16,FLEN)
NAN_BOXED(48603,16,FLEN)
NAN_BOXED(14896,16,FLEN)
NAN_BOXED(15249,16,FLEN)
NAN_BOXED(47956,16,FLEN)
NAN_BOXED(15086,16,FLEN)
NAN_BOXED(15249,16,FLEN)
NAN_BOXED(47956,16,FLEN)
NAN_BOXED(15086,16,FLEN)
NAN_BOXED(15249,16,FLEN)
NAN_BOXED(47956,16,FLEN)
NAN_BOXED(15086,16,FLEN)
NAN_BOXED(15249,16,FLEN)
NAN_BOXED(47956,16,FLEN)
NAN_BOXED(15086,16,FLEN)
NAN_BOXED(15249,16,FLEN)
NAN_BOXED(47956,16,FLEN)
NAN_BOXED(15086,16,FLEN)
NAN_BOXED(14710,16,FLEN)
NAN_BOXED(48331,16,FLEN)
NAN_BOXED(14988,16,FLEN)
NAN_BOXED(14710,16,FLEN)
NAN_BOXED(48331,16,FLEN)
NAN_BOXED(14988,16,FLEN)
NAN_BOXED(14710,16,FLEN)
NAN_BOXED(48331,16,FLEN)
NAN_BOXED(14988,16,FLEN)
NAN_BOXED(14710,16,FLEN)
NAN_BOXED(48331,16,FLEN)
NAN_BOXED(14988,16,FLEN)
NAN_BOXED(14710,16,FLEN)
NAN_BOXED(48331,16,FLEN)
NAN_BOXED(14988,16,FLEN)
NAN_BOXED(14964,16,FLEN)
NAN_BOXED(48328,16,FLEN)
NAN_BOXED(15286,16,FLEN)
NAN_BOXED(14964,16,FLEN)
NAN_BOXED(48328,16,FLEN)
NAN_BOXED(15286,16,FLEN)
NAN_BOXED(14964,16,FLEN)
NAN_BOXED(48328,16,FLEN)
NAN_BOXED(15286,16,FLEN)
NAN_BOXED(14964,16,FLEN)
NAN_BOXED(48328,16,FLEN)
NAN_BOXED(15286,16,FLEN)
NAN_BOXED(14964,16,FLEN)
NAN_BOXED(48328,16,FLEN)
NAN_BOXED(15286,16,FLEN)
NAN_BOXED(14407,16,FLEN)
NAN_BOXED(48290,16,FLEN)
NAN_BOXED(14581,16,FLEN)
NAN_BOXED(14407,16,FLEN)
NAN_BOXED(48290,16,FLEN)
NAN_BOXED(14581,16,FLEN)
NAN_BOXED(14407,16,FLEN)
NAN_BOXED(48290,16,FLEN)
NAN_BOXED(14581,16,FLEN)
NAN_BOXED(14407,16,FLEN)
NAN_BOXED(48290,16,FLEN)
NAN_BOXED(14581,16,FLEN)
NAN_BOXED(14407,16,FLEN)
NAN_BOXED(48290,16,FLEN)
NAN_BOXED(14581,16,FLEN)
NAN_BOXED(13878,16,FLEN)
NAN_BOXED(48184,16,FLEN)
NAN_BOXED(13966,16,FLEN)
NAN_BOXED(13878,16,FLEN)
NAN_BOXED(48184,16,FLEN)
NAN_BOXED(13966,16,FLEN)
NAN_BOXED(13878,16,FLEN)
NAN_BOXED(48184,16,FLEN)
NAN_BOXED(13966,16,FLEN)
NAN_BOXED(13878,16,FLEN)
NAN_BOXED(48184,16,FLEN)
NAN_BOXED(13966,16,FLEN)
NAN_BOXED(13878,16,FLEN)
NAN_BOXED(48184,16,FLEN)
NAN_BOXED(13966,16,FLEN)
NAN_BOXED(14872,16,FLEN)
NAN_BOXED(45072,16,FLEN)
NAN_BOXED(11826,16,FLEN)
NAN_BOXED(14872,16,FLEN)
NAN_BOXED(45072,16,FLEN)
NAN_BOXED(11826,16,FLEN)
NAN_BOXED(14872,16,FLEN)
NAN_BOXED(45072,16,FLEN)
NAN_BOXED(11826,16,FLEN)
NAN_BOXED(14872,16,FLEN)
NAN_BOXED(45072,16,FLEN)
NAN_BOXED(11826,16,FLEN)
NAN_BOXED(14872,16,FLEN)
NAN_BOXED(45072,16,FLEN)
NAN_BOXED(11826,16,FLEN)
NAN_BOXED(15358,16,FLEN)
NAN_BOXED(47298,16,FLEN)
NAN_BOXED(14529,16,FLEN)
NAN_BOXED(15358,16,FLEN)
NAN_BOXED(47298,16,FLEN)
NAN_BOXED(14529,16,FLEN)
NAN_BOXED(15358,16,FLEN)
NAN_BOXED(47298,16,FLEN)
NAN_BOXED(14529,16,FLEN)
NAN_BOXED(15358,16,FLEN)
NAN_BOXED(47298,16,FLEN)
NAN_BOXED(14529,16,FLEN)
NAN_BOXED(15358,16,FLEN)
NAN_BOXED(47298,16,FLEN)
NAN_BOXED(14529,16,FLEN)
NAN_BOXED(14789,16,FLEN)
NAN_BOXED(47754,16,FLEN)
NAN_BOXED(14520,16,FLEN)
NAN_BOXED(14789,16,FLEN)
NAN_BOXED(47754,16,FLEN)
NAN_BOXED(14520,16,FLEN)
NAN_BOXED(14789,16,FLEN)
NAN_BOXED(47754,16,FLEN)
NAN_BOXED(14520,16,FLEN)
NAN_BOXED(14789,16,FLEN)
NAN_BOXED(47754,16,FLEN)
NAN_BOXED(14520,16,FLEN)
NAN_BOXED(14789,16,FLEN)
NAN_BOXED(47754,16,FLEN)
NAN_BOXED(14520,16,FLEN)
NAN_BOXED(15124,16,FLEN)
NAN_BOXED(45592,16,FLEN)
NAN_BOXED(12645,16,FLEN)
NAN_BOXED(15124,16,FLEN)
NAN_BOXED(45592,16,FLEN)
NAN_BOXED(12645,16,FLEN)
NAN_BOXED(15124,16,FLEN)
NAN_BOXED(45592,16,FLEN)
NAN_BOXED(12645,16,FLEN)
NAN_BOXED(15124,16,FLEN)
NAN_BOXED(45592,16,FLEN)
NAN_BOXED(12645,16,FLEN)
NAN_BOXED(15124,16,FLEN)
NAN_BOXED(45592,16,FLEN)
NAN_BOXED(12645,16,FLEN)
NAN_BOXED(14594,16,FLEN)
NAN_BOXED(48680,16,FLEN)
NAN_BOXED(15286,16,FLEN)
NAN_BOXED(14594,16,FLEN)
NAN_BOXED(48680,16,FLEN)
NAN_BOXED(15286,16,FLEN)
NAN_BOXED(14594,16,FLEN)
NAN_BOXED(48680,16,FLEN)
NAN_BOXED(15286,16,FLEN)
NAN_BOXED(14594,16,FLEN)
NAN_BOXED(48680,16,FLEN)
NAN_BOXED(15286,16,FLEN)
NAN_BOXED(14594,16,FLEN)
NAN_BOXED(48680,16,FLEN)
NAN_BOXED(15286,16,FLEN)
NAN_BOXED(13870,16,FLEN)
NAN_BOXED(49327,16,FLEN)
NAN_BOXED(15165,16,FLEN)
NAN_BOXED(13870,16,FLEN)
NAN_BOXED(49327,16,FLEN)
NAN_BOXED(15165,16,FLEN)
NAN_BOXED(13870,16,FLEN)
NAN_BOXED(49327,16,FLEN)
NAN_BOXED(15165,16,FLEN)
NAN_BOXED(13870,16,FLEN)
NAN_BOXED(49327,16,FLEN)
NAN_BOXED(15165,16,FLEN)
NAN_BOXED(13870,16,FLEN)
NAN_BOXED(49327,16,FLEN)
NAN_BOXED(15165,16,FLEN)
NAN_BOXED(14150,16,FLEN)
NAN_BOXED(48591,16,FLEN)
NAN_BOXED(14664,16,FLEN)
NAN_BOXED(14150,16,FLEN)
NAN_BOXED(48591,16,FLEN)
NAN_BOXED(14664,16,FLEN)
NAN_BOXED(14150,16,FLEN)
NAN_BOXED(48591,16,FLEN)
NAN_BOXED(14664,16,FLEN)
NAN_BOXED(14150,16,FLEN)
NAN_BOXED(48591,16,FLEN)
NAN_BOXED(14664,16,FLEN)
NAN_BOXED(14150,16,FLEN)
NAN_BOXED(48591,16,FLEN)
NAN_BOXED(14664,16,FLEN)
NAN_BOXED(14004,16,FLEN)
NAN_BOXED(44637,16,FLEN)
NAN_BOXED(10583,16,FLEN)
NAN_BOXED(14004,16,FLEN)
NAN_BOXED(44637,16,FLEN)
NAN_BOXED(10583,16,FLEN)
NAN_BOXED(14004,16,FLEN)
NAN_BOXED(44637,16,FLEN)
NAN_BOXED(10583,16,FLEN)
NAN_BOXED(14004,16,FLEN)
NAN_BOXED(44637,16,FLEN)
NAN_BOXED(10583,16,FLEN)
NAN_BOXED(14004,16,FLEN)
NAN_BOXED(44637,16,FLEN)
NAN_BOXED(10583,16,FLEN)
NAN_BOXED(12750,16,FLEN)
NAN_BOXED(49766,16,FLEN)
NAN_BOXED(14501,16,FLEN)
NAN_BOXED(12750,16,FLEN)
NAN_BOXED(49766,16,FLEN)
NAN_BOXED(14501,16,FLEN)
NAN_BOXED(12750,16,FLEN)
NAN_BOXED(49766,16,FLEN)
NAN_BOXED(14501,16,FLEN)
NAN_BOXED(12750,16,FLEN)
NAN_BOXED(49766,16,FLEN)
NAN_BOXED(14501,16,FLEN)
NAN_BOXED(12750,16,FLEN)
NAN_BOXED(49766,16,FLEN)
NAN_BOXED(14501,16,FLEN)
NAN_BOXED(12796,16,FLEN)
NAN_BOXED(49062,16,FLEN)
NAN_BOXED(13753,16,FLEN)
NAN_BOXED(12796,16,FLEN)
NAN_BOXED(49062,16,FLEN)
NAN_BOXED(13753,16,FLEN)
NAN_BOXED(12796,16,FLEN)
NAN_BOXED(49062,16,FLEN)
NAN_BOXED(13753,16,FLEN)
NAN_BOXED(12796,16,FLEN)
NAN_BOXED(49062,16,FLEN)
NAN_BOXED(13753,16,FLEN)
NAN_BOXED(12796,16,FLEN)
NAN_BOXED(49062,16,FLEN)
NAN_BOXED(13753,16,FLEN)
NAN_BOXED(14603,16,FLEN)
NAN_BOXED(48497,16,FLEN)
NAN_BOXED(15068,16,FLEN)
NAN_BOXED(14603,16,FLEN)
NAN_BOXED(48497,16,FLEN)
NAN_BOXED(15068,16,FLEN)
NAN_BOXED(14603,16,FLEN)
NAN_BOXED(48497,16,FLEN)
NAN_BOXED(15068,16,FLEN)
NAN_BOXED(14603,16,FLEN)
NAN_BOXED(48497,16,FLEN)
NAN_BOXED(15068,16,FLEN)
NAN_BOXED(14603,16,FLEN)
NAN_BOXED(48497,16,FLEN)
NAN_BOXED(15068,16,FLEN)
NAN_BOXED(13943,16,FLEN)
NAN_BOXED(48209,16,FLEN)
NAN_BOXED(14074,16,FLEN)
NAN_BOXED(13943,16,FLEN)
NAN_BOXED(48209,16,FLEN)
NAN_BOXED(14074,16,FLEN)
NAN_BOXED(13943,16,FLEN)
NAN_BOXED(48209,16,FLEN)
NAN_BOXED(14074,16,FLEN)
NAN_BOXED(13943,16,FLEN)
NAN_BOXED(48209,16,FLEN)
NAN_BOXED(14074,16,FLEN)
NAN_BOXED(13943,16,FLEN)
NAN_BOXED(48209,16,FLEN)
NAN_BOXED(14074,16,FLEN)
NAN_BOXED(10619,16,FLEN)
NAN_BOXED(47610,16,FLEN)
NAN_BOXED(10265,16,FLEN)
NAN_BOXED(10619,16,FLEN)
NAN_BOXED(47610,16,FLEN)
NAN_BOXED(10265,16,FLEN)
NAN_BOXED(10619,16,FLEN)
NAN_BOXED(47610,16,FLEN)
NAN_BOXED(10265,16,FLEN)
NAN_BOXED(10619,16,FLEN)
NAN_BOXED(47610,16,FLEN)
NAN_BOXED(10265,16,FLEN)
NAN_BOXED(10619,16,FLEN)
NAN_BOXED(47610,16,FLEN)
NAN_BOXED(10265,16,FLEN)
NAN_BOXED(13891,16,FLEN)
NAN_BOXED(48801,16,FLEN)
NAN_BOXED(14640,16,FLEN)
NAN_BOXED(13891,16,FLEN)
NAN_BOXED(48801,16,FLEN)
NAN_BOXED(14640,16,FLEN)
NAN_BOXED(13891,16,FLEN)
NAN_BOXED(48801,16,FLEN)
NAN_BOXED(14640,16,FLEN)
NAN_BOXED(13891,16,FLEN)
NAN_BOXED(48801,16,FLEN)
NAN_BOXED(14640,16,FLEN)
NAN_BOXED(13891,16,FLEN)
NAN_BOXED(48801,16,FLEN)
NAN_BOXED(14640,16,FLEN)
NAN_BOXED(11986,16,FLEN)
NAN_BOXED(51375,16,FLEN)
NAN_BOXED(15358,16,FLEN)
NAN_BOXED(11986,16,FLEN)
NAN_BOXED(51375,16,FLEN)
NAN_BOXED(15358,16,FLEN)
NAN_BOXED(11986,16,FLEN)
NAN_BOXED(51375,16,FLEN)
NAN_BOXED(15358,16,FLEN)
NAN_BOXED(11986,16,FLEN)
NAN_BOXED(51375,16,FLEN)
NAN_BOXED(15358,16,FLEN)
NAN_BOXED(11986,16,FLEN)
NAN_BOXED(51375,16,FLEN)
NAN_BOXED(15358,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(47049,16,FLEN)
NAN_BOXED(14066,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(47049,16,FLEN)
NAN_BOXED(14066,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(47049,16,FLEN)
NAN_BOXED(14066,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(47049,16,FLEN)
NAN_BOXED(14066,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(47049,16,FLEN)
NAN_BOXED(14066,16,FLEN)
NAN_BOXED(13864,16,FLEN)
NAN_BOXED(49271,16,FLEN)
NAN_BOXED(15071,16,FLEN)
NAN_BOXED(13864,16,FLEN)
NAN_BOXED(49271,16,FLEN)
NAN_BOXED(15071,16,FLEN)
NAN_BOXED(13864,16,FLEN)
NAN_BOXED(49271,16,FLEN)
NAN_BOXED(15071,16,FLEN)
NAN_BOXED(13864,16,FLEN)
NAN_BOXED(49271,16,FLEN)
NAN_BOXED(15071,16,FLEN)
NAN_BOXED(13864,16,FLEN)
NAN_BOXED(49271,16,FLEN)
NAN_BOXED(15071,16,FLEN)
NAN_BOXED(13805,16,FLEN)
NAN_BOXED(46257,16,FLEN)
NAN_BOXED(12021,16,FLEN)
NAN_BOXED(13805,16,FLEN)
NAN_BOXED(46257,16,FLEN)
NAN_BOXED(12021,16,FLEN)
NAN_BOXED(13805,16,FLEN)
NAN_BOXED(46257,16,FLEN)
NAN_BOXED(12021,16,FLEN)
NAN_BOXED(13805,16,FLEN)
NAN_BOXED(46257,16,FLEN)
NAN_BOXED(12021,16,FLEN)
NAN_BOXED(13805,16,FLEN)
NAN_BOXED(46257,16,FLEN)
NAN_BOXED(12021,16,FLEN)
NAN_BOXED(14590,16,FLEN)
NAN_BOXED(47944,16,FLEN)
NAN_BOXED(14475,16,FLEN)
NAN_BOXED(14590,16,FLEN)
NAN_BOXED(47944,16,FLEN)
NAN_BOXED(14475,16,FLEN)
NAN_BOXED(14590,16,FLEN)
NAN_BOXED(47944,16,FLEN)
NAN_BOXED(14475,16,FLEN)
NAN_BOXED(14590,16,FLEN)
NAN_BOXED(47944,16,FLEN)
NAN_BOXED(14475,16,FLEN)
NAN_BOXED(14590,16,FLEN)
NAN_BOXED(47944,16,FLEN)
NAN_BOXED(14475,16,FLEN)
NAN_BOXED(14896,16,FLEN)
NAN_BOXED(47955,16,FLEN)
NAN_BOXED(14763,16,FLEN)
NAN_BOXED(14896,16,FLEN)
NAN_BOXED(47955,16,FLEN)
NAN_BOXED(14763,16,FLEN)
NAN_BOXED(14896,16,FLEN)
NAN_BOXED(47955,16,FLEN)
NAN_BOXED(14763,16,FLEN)
NAN_BOXED(14896,16,FLEN)
NAN_BOXED(47955,16,FLEN)
NAN_BOXED(14763,16,FLEN)
NAN_BOXED(14896,16,FLEN)
NAN_BOXED(47955,16,FLEN)
NAN_BOXED(14763,16,FLEN)
NAN_BOXED(10001,16,FLEN)
NAN_BOXED(52637,16,FLEN)
NAN_BOXED(14582,16,FLEN)
NAN_BOXED(10001,16,FLEN)
NAN_BOXED(52637,16,FLEN)
NAN_BOXED(14582,16,FLEN)
NAN_BOXED(10001,16,FLEN)
NAN_BOXED(52637,16,FLEN)
NAN_BOXED(14582,16,FLEN)
NAN_BOXED(10001,16,FLEN)
NAN_BOXED(52637,16,FLEN)
NAN_BOXED(14582,16,FLEN)
NAN_BOXED(10001,16,FLEN)
NAN_BOXED(52637,16,FLEN)
NAN_BOXED(14582,16,FLEN)
NAN_BOXED(10491,16,FLEN)
NAN_BOXED(49262,16,FLEN)
NAN_BOXED(11654,16,FLEN)
NAN_BOXED(10491,16,FLEN)
NAN_BOXED(49262,16,FLEN)
NAN_BOXED(11654,16,FLEN)
NAN_BOXED(10491,16,FLEN)
NAN_BOXED(49262,16,FLEN)
NAN_BOXED(11654,16,FLEN)
NAN_BOXED(10491,16,FLEN)
NAN_BOXED(49262,16,FLEN)
NAN_BOXED(11654,16,FLEN)
NAN_BOXED(10491,16,FLEN)
NAN_BOXED(49262,16,FLEN)
NAN_BOXED(11654,16,FLEN)
NAN_BOXED(13943,16,FLEN)
NAN_BOXED(48978,16,FLEN)
NAN_BOXED(14827,16,FLEN)
NAN_BOXED(13943,16,FLEN)
NAN_BOXED(48978,16,FLEN)
NAN_BOXED(14827,16,FLEN)
NAN_BOXED(13943,16,FLEN)
NAN_BOXED(48978,16,FLEN)
NAN_BOXED(14827,16,FLEN)
NAN_BOXED(13943,16,FLEN)
NAN_BOXED(48978,16,FLEN)
NAN_BOXED(14827,16,FLEN)
NAN_BOXED(13943,16,FLEN)
NAN_BOXED(48978,16,FLEN)
NAN_BOXED(14827,16,FLEN)
NAN_BOXED(9442,16,FLEN)
NAN_BOXED(52889,16,FLEN)
NAN_BOXED(14343,16,FLEN)
NAN_BOXED(9442,16,FLEN)
NAN_BOXED(52889,16,FLEN)
NAN_BOXED(14343,16,FLEN)
NAN_BOXED(9442,16,FLEN)
NAN_BOXED(52889,16,FLEN)
NAN_BOXED(14343,16,FLEN)
NAN_BOXED(9442,16,FLEN)
NAN_BOXED(52889,16,FLEN)
NAN_BOXED(14343,16,FLEN)
NAN_BOXED(9442,16,FLEN)
NAN_BOXED(52889,16,FLEN)
NAN_BOXED(14343,16,FLEN)
NAN_BOXED(14509,16,FLEN)
NAN_BOXED(48296,16,FLEN)
NAN_BOXED(14706,16,FLEN)
NAN_BOXED(14509,16,FLEN)
NAN_BOXED(48296,16,FLEN)
NAN_BOXED(14706,16,FLEN)
NAN_BOXED(14509,16,FLEN)
NAN_BOXED(48296,16,FLEN)
NAN_BOXED(14706,16,FLEN)
NAN_BOXED(14509,16,FLEN)
NAN_BOXED(48296,16,FLEN)
NAN_BOXED(14706,16,FLEN)
NAN_BOXED(14509,16,FLEN)
NAN_BOXED(48296,16,FLEN)
NAN_BOXED(14706,16,FLEN)
NAN_BOXED(9226,16,FLEN)
NAN_BOXED(53254,16,FLEN)
NAN_BOXED(14352,16,FLEN)
NAN_BOXED(9226,16,FLEN)
NAN_BOXED(53254,16,FLEN)
NAN_BOXED(14352,16,FLEN)
NAN_BOXED(9226,16,FLEN)
NAN_BOXED(53254,16,FLEN)
NAN_BOXED(14352,16,FLEN)
NAN_BOXED(9226,16,FLEN)
NAN_BOXED(53254,16,FLEN)
NAN_BOXED(14352,16,FLEN)
NAN_BOXED(9226,16,FLEN)
NAN_BOXED(53254,16,FLEN)
NAN_BOXED(14352,16,FLEN)
NAN_BOXED(14773,16,FLEN)
NAN_BOXED(47581,16,FLEN)
NAN_BOXED(14383,16,FLEN)
NAN_BOXED(14773,16,FLEN)
NAN_BOXED(47581,16,FLEN)
NAN_BOXED(14383,16,FLEN)
NAN_BOXED(14773,16,FLEN)
NAN_BOXED(47581,16,FLEN)
NAN_BOXED(14383,16,FLEN)
NAN_BOXED(14773,16,FLEN)
NAN_BOXED(47581,16,FLEN)
NAN_BOXED(14383,16,FLEN)
NAN_BOXED(14773,16,FLEN)
NAN_BOXED(47581,16,FLEN)
NAN_BOXED(14383,16,FLEN)
NAN_BOXED(15110,16,FLEN)
NAN_BOXED(46820,16,FLEN)
NAN_BOXED(13837,16,FLEN)
NAN_BOXED(15110,16,FLEN)
NAN_BOXED(46820,16,FLEN)
NAN_BOXED(13837,16,FLEN)
NAN_BOXED(15110,16,FLEN)
NAN_BOXED(46820,16,FLEN)
NAN_BOXED(13837,16,FLEN)
NAN_BOXED(15110,16,FLEN)
NAN_BOXED(46820,16,FLEN)
NAN_BOXED(13837,16,FLEN)
NAN_BOXED(15110,16,FLEN)
NAN_BOXED(46820,16,FLEN)
NAN_BOXED(13837,16,FLEN)
NAN_BOXED(14451,16,FLEN)
NAN_BOXED(48404,16,FLEN)
NAN_BOXED(14759,16,FLEN)
NAN_BOXED(14451,16,FLEN)
NAN_BOXED(48404,16,FLEN)
NAN_BOXED(14759,16,FLEN)
NAN_BOXED(14451,16,FLEN)
NAN_BOXED(48404,16,FLEN)
NAN_BOXED(14759,16,FLEN)
NAN_BOXED(14451,16,FLEN)
NAN_BOXED(48404,16,FLEN)
NAN_BOXED(14759,16,FLEN)
NAN_BOXED(14451,16,FLEN)
NAN_BOXED(48404,16,FLEN)
NAN_BOXED(14759,16,FLEN)
NAN_BOXED(13052,16,FLEN)
NAN_BOXED(47704,16,FLEN)
NAN_BOXED(12683,16,FLEN)
NAN_BOXED(13052,16,FLEN)
NAN_BOXED(47704,16,FLEN)
NAN_BOXED(12683,16,FLEN)
NAN_BOXED(13052,16,FLEN)
NAN_BOXED(47704,16,FLEN)
NAN_BOXED(12683,16,FLEN)
NAN_BOXED(13052,16,FLEN)
NAN_BOXED(47704,16,FLEN)
NAN_BOXED(12683,16,FLEN)
NAN_BOXED(13052,16,FLEN)
NAN_BOXED(47704,16,FLEN)
NAN_BOXED(12683,16,FLEN)
NAN_BOXED(15332,16,FLEN)
NAN_BOXED(46996,16,FLEN)
NAN_BOXED(14202,16,FLEN)
NAN_BOXED(15332,16,FLEN)
NAN_BOXED(46996,16,FLEN)
NAN_BOXED(14202,16,FLEN)
NAN_BOXED(15332,16,FLEN)
NAN_BOXED(46996,16,FLEN)
NAN_BOXED(14202,16,FLEN)
NAN_BOXED(15332,16,FLEN)
NAN_BOXED(46996,16,FLEN)
NAN_BOXED(14202,16,FLEN)
NAN_BOXED(15332,16,FLEN)
NAN_BOXED(46996,16,FLEN)
NAN_BOXED(14202,16,FLEN)
NAN_BOXED(14799,16,FLEN)
NAN_BOXED(44468,16,FLEN)
NAN_BOXED(11301,16,FLEN)
NAN_BOXED(14799,16,FLEN)
NAN_BOXED(44468,16,FLEN)
NAN_BOXED(11301,16,FLEN)
NAN_BOXED(14799,16,FLEN)
NAN_BOXED(44468,16,FLEN)
NAN_BOXED(11301,16,FLEN)
NAN_BOXED(14799,16,FLEN)
NAN_BOXED(44468,16,FLEN)
NAN_BOXED(11301,16,FLEN)
NAN_BOXED(14799,16,FLEN)
NAN_BOXED(44468,16,FLEN)
NAN_BOXED(11301,16,FLEN)
NAN_BOXED(13051,16,FLEN)
NAN_BOXED(49898,16,FLEN)
NAN_BOXED(14856,16,FLEN)
NAN_BOXED(13051,16,FLEN)
NAN_BOXED(49898,16,FLEN)
NAN_BOXED(14856,16,FLEN)
NAN_BOXED(13051,16,FLEN)
NAN_BOXED(49898,16,FLEN)
NAN_BOXED(14856,16,FLEN)
NAN_BOXED(13051,16,FLEN)
NAN_BOXED(49898,16,FLEN)
NAN_BOXED(14856,16,FLEN)
NAN_BOXED(13051,16,FLEN)
NAN_BOXED(49898,16,FLEN)
NAN_BOXED(14856,16,FLEN)
NAN_BOXED(14811,16,FLEN)
NAN_BOXED(48285,16,FLEN)
NAN_BOXED(15043,16,FLEN)
NAN_BOXED(14811,16,FLEN)
NAN_BOXED(48285,16,FLEN)
NAN_BOXED(15043,16,FLEN)
NAN_BOXED(14811,16,FLEN)
NAN_BOXED(48285,16,FLEN)
NAN_BOXED(15043,16,FLEN)
NAN_BOXED(14811,16,FLEN)
NAN_BOXED(48285,16,FLEN)
NAN_BOXED(15043,16,FLEN)
NAN_BOXED(14811,16,FLEN)
NAN_BOXED(48285,16,FLEN)
NAN_BOXED(15043,16,FLEN)
NAN_BOXED(8640,16,FLEN)
NAN_BOXED(54237,16,FLEN)
NAN_BOXED(14759,16,FLEN)
NAN_BOXED(8640,16,FLEN)
NAN_BOXED(54237,16,FLEN)
NAN_BOXED(14759,16,FLEN)
NAN_BOXED(8640,16,FLEN)
NAN_BOXED(54237,16,FLEN)
NAN_BOXED(14759,16,FLEN)
NAN_BOXED(8640,16,FLEN)
NAN_BOXED(54237,16,FLEN)
NAN_BOXED(14759,16,FLEN)
NAN_BOXED(8640,16,FLEN)
NAN_BOXED(54237,16,FLEN)
NAN_BOXED(14759,16,FLEN)
NAN_BOXED(13893,16,FLEN)
NAN_BOXED(48476,16,FLEN)
NAN_BOXED(14388,16,FLEN)
NAN_BOXED(13893,16,FLEN)
NAN_BOXED(48476,16,FLEN)
NAN_BOXED(14388,16,FLEN)
NAN_BOXED(13893,16,FLEN)
NAN_BOXED(48476,16,FLEN)
NAN_BOXED(14388,16,FLEN)
NAN_BOXED(13893,16,FLEN)
NAN_BOXED(48476,16,FLEN)
NAN_BOXED(14388,16,FLEN)
NAN_BOXED(13893,16,FLEN)
NAN_BOXED(48476,16,FLEN)
NAN_BOXED(14388,16,FLEN)
NAN_BOXED(13742,16,FLEN)
NAN_BOXED(48246,16,FLEN)
NAN_BOXED(13910,16,FLEN)
NAN_BOXED(13742,16,FLEN)
NAN_BOXED(48246,16,FLEN)
NAN_BOXED(13910,16,FLEN)
NAN_BOXED(13742,16,FLEN)
NAN_BOXED(48246,16,FLEN)
NAN_BOXED(13910,16,FLEN)
NAN_BOXED(13742,16,FLEN)
NAN_BOXED(48246,16,FLEN)
NAN_BOXED(13910,16,FLEN)
NAN_BOXED(13742,16,FLEN)
NAN_BOXED(48246,16,FLEN)
NAN_BOXED(13910,16,FLEN)
NAN_BOXED(13338,16,FLEN)
NAN_BOXED(49887,16,FLEN)
NAN_BOXED(15117,16,FLEN)
NAN_BOXED(13338,16,FLEN)
NAN_BOXED(49887,16,FLEN)
NAN_BOXED(15117,16,FLEN)
NAN_BOXED(13338,16,FLEN)
NAN_BOXED(49887,16,FLEN)
NAN_BOXED(15117,16,FLEN)
NAN_BOXED(13338,16,FLEN)
NAN_BOXED(49887,16,FLEN)
NAN_BOXED(15117,16,FLEN)
NAN_BOXED(13338,16,FLEN)
NAN_BOXED(49887,16,FLEN)
NAN_BOXED(15117,16,FLEN)
NAN_BOXED(13227,16,FLEN)
NAN_BOXED(49621,16,FLEN)
NAN_BOXED(14744,16,FLEN)
NAN_BOXED(13227,16,FLEN)
NAN_BOXED(49621,16,FLEN)
NAN_BOXED(14744,16,FLEN)
NAN_BOXED(13227,16,FLEN)
NAN_BOXED(49621,16,FLEN)
NAN_BOXED(14744,16,FLEN)
NAN_BOXED(13227,16,FLEN)
NAN_BOXED(49621,16,FLEN)
NAN_BOXED(14744,16,FLEN)
NAN_BOXED(13227,16,FLEN)
NAN_BOXED(49621,16,FLEN)
NAN_BOXED(14744,16,FLEN)
NAN_BOXED(14198,16,FLEN)
NAN_BOXED(48561,16,FLEN)
NAN_BOXED(14671,16,FLEN)
NAN_BOXED(14198,16,FLEN)
NAN_BOXED(48561,16,FLEN)
NAN_BOXED(14671,16,FLEN)
NAN_BOXED(14198,16,FLEN)
NAN_BOXED(48561,16,FLEN)
NAN_BOXED(14671,16,FLEN)
NAN_BOXED(14198,16,FLEN)
NAN_BOXED(48561,16,FLEN)
NAN_BOXED(14671,16,FLEN)
NAN_BOXED(14198,16,FLEN)
NAN_BOXED(48561,16,FLEN)
NAN_BOXED(14671,16,FLEN)
NAN_BOXED(14752,16,FLEN)
NAN_BOXED(47449,16,FLEN)
NAN_BOXED(14213,16,FLEN)
NAN_BOXED(14752,16,FLEN)
NAN_BOXED(47449,16,FLEN)
NAN_BOXED(14213,16,FLEN)
NAN_BOXED(14752,16,FLEN)
NAN_BOXED(47449,16,FLEN)
NAN_BOXED(14213,16,FLEN)
NAN_BOXED(14752,16,FLEN)
NAN_BOXED(47449,16,FLEN)
NAN_BOXED(14213,16,FLEN)
NAN_BOXED(14752,16,FLEN)
NAN_BOXED(47449,16,FLEN)
NAN_BOXED(14213,16,FLEN)
NAN_BOXED(14409,16,FLEN)
NAN_BOXED(48325,16,FLEN)
NAN_BOXED(14620,16,FLEN)
NAN_BOXED(14409,16,FLEN)
NAN_BOXED(48325,16,FLEN)
NAN_BOXED(14620,16,FLEN)
NAN_BOXED(14409,16,FLEN)
NAN_BOXED(48325,16,FLEN)
NAN_BOXED(14620,16,FLEN)
NAN_BOXED(14409,16,FLEN)
NAN_BOXED(48325,16,FLEN)
NAN_BOXED(14620,16,FLEN)
NAN_BOXED(14409,16,FLEN)
NAN_BOXED(48325,16,FLEN)
NAN_BOXED(14620,16,FLEN)
NAN_BOXED(13332,16,FLEN)
NAN_BOXED(48746,16,FLEN)
NAN_BOXED(13964,16,FLEN)
NAN_BOXED(13332,16,FLEN)
NAN_BOXED(48746,16,FLEN)
NAN_BOXED(13964,16,FLEN)
NAN_BOXED(13332,16,FLEN)
NAN_BOXED(48746,16,FLEN)
NAN_BOXED(13964,16,FLEN)
NAN_BOXED(13332,16,FLEN)
NAN_BOXED(48746,16,FLEN)
NAN_BOXED(13964,16,FLEN)
NAN_BOXED(13332,16,FLEN)
NAN_BOXED(48746,16,FLEN)
NAN_BOXED(13964,16,FLEN)
NAN_BOXED(15285,16,FLEN)
NAN_BOXED(47668,16,FLEN)
NAN_BOXED(14843,16,FLEN)
NAN_BOXED(15285,16,FLEN)
NAN_BOXED(47668,16,FLEN)
NAN_BOXED(14843,16,FLEN)
NAN_BOXED(15285,16,FLEN)
NAN_BOXED(47668,16,FLEN)
NAN_BOXED(14843,16,FLEN)
NAN_BOXED(15285,16,FLEN)
NAN_BOXED(47668,16,FLEN)
NAN_BOXED(14843,16,FLEN)
NAN_BOXED(15285,16,FLEN)
NAN_BOXED(47668,16,FLEN)
NAN_BOXED(14843,16,FLEN)
NAN_BOXED(14426,16,FLEN)
NAN_BOXED(45287,16,FLEN)
NAN_BOXED(11607,16,FLEN)
NAN_BOXED(14426,16,FLEN)
NAN_BOXED(45287,16,FLEN)
NAN_BOXED(11607,16,FLEN)
NAN_BOXED(14426,16,FLEN)
NAN_BOXED(45287,16,FLEN)
NAN_BOXED(11607,16,FLEN)
NAN_BOXED(14426,16,FLEN)
NAN_BOXED(45287,16,FLEN)
NAN_BOXED(11607,16,FLEN)
NAN_BOXED(14426,16,FLEN)
NAN_BOXED(45287,16,FLEN)
NAN_BOXED(11607,16,FLEN)
NAN_BOXED(12076,16,FLEN)
NAN_BOXED(50189,16,FLEN)
NAN_BOXED(14149,16,FLEN)
NAN_BOXED(12076,16,FLEN)
NAN_BOXED(50189,16,FLEN)
NAN_BOXED(14149,16,FLEN)
NAN_BOXED(12076,16,FLEN)
NAN_BOXED(50189,16,FLEN)
NAN_BOXED(14149,16,FLEN)
NAN_BOXED(12076,16,FLEN)
NAN_BOXED(50189,16,FLEN)
NAN_BOXED(14149,16,FLEN)
NAN_BOXED(12076,16,FLEN)
NAN_BOXED(50189,16,FLEN)
NAN_BOXED(14149,16,FLEN)
NAN_BOXED(15330,16,FLEN)
NAN_BOXED(45874,16,FLEN)
NAN_BOXED(13079,16,FLEN)
NAN_BOXED(15330,16,FLEN)
NAN_BOXED(45874,16,FLEN)
NAN_BOXED(13079,16,FLEN)
NAN_BOXED(15330,16,FLEN)
NAN_BOXED(45874,16,FLEN)
NAN_BOXED(13079,16,FLEN)
NAN_BOXED(15330,16,FLEN)
NAN_BOXED(45874,16,FLEN)
NAN_BOXED(13079,16,FLEN)
NAN_BOXED(15330,16,FLEN)
NAN_BOXED(45874,16,FLEN)
NAN_BOXED(13079,16,FLEN)
NAN_BOXED(14484,16,FLEN)
NAN_BOXED(47598,16,FLEN)
NAN_BOXED(14026,16,FLEN)
NAN_BOXED(14484,16,FLEN)
NAN_BOXED(47598,16,FLEN)
NAN_BOXED(14026,16,FLEN)
NAN_BOXED(14484,16,FLEN)
NAN_BOXED(47598,16,FLEN)
NAN_BOXED(14026,16,FLEN)
NAN_BOXED(14484,16,FLEN)
NAN_BOXED(47598,16,FLEN)
NAN_BOXED(14026,16,FLEN)
NAN_BOXED(14484,16,FLEN)
NAN_BOXED(47598,16,FLEN)
NAN_BOXED(14026,16,FLEN)
NAN_BOXED(13483,16,FLEN)
NAN_BOXED(48394,16,FLEN)
NAN_BOXED(13794,16,FLEN)
NAN_BOXED(13483,16,FLEN)
NAN_BOXED(48394,16,FLEN)
NAN_BOXED(13794,16,FLEN)
NAN_BOXED(13483,16,FLEN)
NAN_BOXED(48394,16,FLEN)
NAN_BOXED(13794,16,FLEN)
NAN_BOXED(13483,16,FLEN)
NAN_BOXED(48394,16,FLEN)
NAN_BOXED(13794,16,FLEN)
NAN_BOXED(13483,16,FLEN)
NAN_BOXED(48394,16,FLEN)
NAN_BOXED(13794,16,FLEN)
NAN_BOXED(14373,16,FLEN)
NAN_BOXED(45427,16,FLEN)
NAN_BOXED(11687,16,FLEN)
NAN_BOXED(14373,16,FLEN)
NAN_BOXED(45427,16,FLEN)
NAN_BOXED(11687,16,FLEN)
NAN_BOXED(14373,16,FLEN)
NAN_BOXED(45427,16,FLEN)
NAN_BOXED(11687,16,FLEN)
NAN_BOXED(14373,16,FLEN)
NAN_BOXED(45427,16,FLEN)
NAN_BOXED(11687,16,FLEN)
NAN_BOXED(14373,16,FLEN)
NAN_BOXED(45427,16,FLEN)
NAN_BOXED(11687,16,FLEN)
NAN_BOXED(14570,16,FLEN)
NAN_BOXED(48106,16,FLEN)
NAN_BOXED(14557,16,FLEN)
NAN_BOXED(14570,16,FLEN)
NAN_BOXED(48106,16,FLEN)
NAN_BOXED(14557,16,FLEN)
NAN_BOXED(14570,16,FLEN)
NAN_BOXED(48106,16,FLEN)
NAN_BOXED(14557,16,FLEN)
NAN_BOXED(14570,16,FLEN)
NAN_BOXED(48106,16,FLEN)
NAN_BOXED(14557,16,FLEN)
NAN_BOXED(14570,16,FLEN)
NAN_BOXED(48106,16,FLEN)
NAN_BOXED(14557,16,FLEN)
NAN_BOXED(12477,16,FLEN)
NAN_BOXED(50540,16,FLEN)
NAN_BOXED(14957,16,FLEN)
NAN_BOXED(12477,16,FLEN)
NAN_BOXED(50540,16,FLEN)
NAN_BOXED(14957,16,FLEN)
NAN_BOXED(12477,16,FLEN)
NAN_BOXED(50540,16,FLEN)
NAN_BOXED(14957,16,FLEN)
NAN_BOXED(12477,16,FLEN)
NAN_BOXED(50540,16,FLEN)
NAN_BOXED(14957,16,FLEN)
NAN_BOXED(12477,16,FLEN)
NAN_BOXED(50540,16,FLEN)
NAN_BOXED(14957,16,FLEN)
NAN_BOXED(14752,16,FLEN)
NAN_BOXED(46010,16,FLEN)
NAN_BOXED(12656,16,FLEN)
NAN_BOXED(14752,16,FLEN)
NAN_BOXED(46010,16,FLEN)
NAN_BOXED(12656,16,FLEN)
NAN_BOXED(14752,16,FLEN)
NAN_BOXED(46010,16,FLEN)
NAN_BOXED(12656,16,FLEN)
NAN_BOXED(14752,16,FLEN)
NAN_BOXED(46010,16,FLEN)
NAN_BOXED(12656,16,FLEN)
NAN_BOXED(14752,16,FLEN)
NAN_BOXED(46010,16,FLEN)
NAN_BOXED(12656,16,FLEN)
NAN_BOXED(15224,16,FLEN)
NAN_BOXED(45467,16,FLEN)
NAN_BOXED(12605,16,FLEN)
NAN_BOXED(15224,16,FLEN)
NAN_BOXED(45467,16,FLEN)
NAN_BOXED(12605,16,FLEN)
NAN_BOXED(15224,16,FLEN)
NAN_BOXED(45467,16,FLEN)
NAN_BOXED(12605,16,FLEN)
NAN_BOXED(15224,16,FLEN)
NAN_BOXED(45467,16,FLEN)
NAN_BOXED(12605,16,FLEN)
NAN_BOXED(15224,16,FLEN)
NAN_BOXED(45467,16,FLEN)
NAN_BOXED(12605,16,FLEN)
NAN_BOXED(13539,16,FLEN)
NAN_BOXED(49005,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(13539,16,FLEN)
NAN_BOXED(49005,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(13539,16,FLEN)
NAN_BOXED(49005,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(13539,16,FLEN)
NAN_BOXED(49005,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(13539,16,FLEN)
NAN_BOXED(49005,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(14773,16,FLEN)
NAN_BOXED(46314,16,FLEN)
NAN_BOXED(13060,16,FLEN)
NAN_BOXED(14773,16,FLEN)
NAN_BOXED(46314,16,FLEN)
NAN_BOXED(13060,16,FLEN)
NAN_BOXED(14773,16,FLEN)
NAN_BOXED(46314,16,FLEN)
NAN_BOXED(13060,16,FLEN)
NAN_BOXED(14773,16,FLEN)
NAN_BOXED(46314,16,FLEN)
NAN_BOXED(13060,16,FLEN)
NAN_BOXED(14773,16,FLEN)
NAN_BOXED(46314,16,FLEN)
NAN_BOXED(13060,16,FLEN)
NAN_BOXED(11704,16,FLEN)
NAN_BOXED(51403,16,FLEN)
NAN_BOXED(15067,16,FLEN)
NAN_BOXED(11704,16,FLEN)
NAN_BOXED(51403,16,FLEN)
NAN_BOXED(15067,16,FLEN)
NAN_BOXED(11704,16,FLEN)
NAN_BOXED(51403,16,FLEN)
NAN_BOXED(15067,16,FLEN)
NAN_BOXED(11704,16,FLEN)
NAN_BOXED(51403,16,FLEN)
NAN_BOXED(15067,16,FLEN)
NAN_BOXED(11704,16,FLEN)
NAN_BOXED(51403,16,FLEN)
NAN_BOXED(15067,16,FLEN)
NAN_BOXED(14380,16,FLEN)
NAN_BOXED(47850,16,FLEN)
NAN_BOXED(14135,16,FLEN)
NAN_BOXED(14380,16,FLEN)
NAN_BOXED(47850,16,FLEN)
NAN_BOXED(14135,16,FLEN)
NAN_BOXED(14380,16,FLEN)
NAN_BOXED(47850,16,FLEN)
NAN_BOXED(14135,16,FLEN)
NAN_BOXED(14380,16,FLEN)
NAN_BOXED(47850,16,FLEN)
NAN_BOXED(14135,16,FLEN)
NAN_BOXED(14380,16,FLEN)
NAN_BOXED(47850,16,FLEN)
NAN_BOXED(14135,16,FLEN)
NAN_BOXED(14340,16,FLEN)
NAN_BOXED(48468,16,FLEN)
NAN_BOXED(14682,16,FLEN)
NAN_BOXED(14340,16,FLEN)
NAN_BOXED(48468,16,FLEN)
NAN_BOXED(14682,16,FLEN)
NAN_BOXED(14340,16,FLEN)
NAN_BOXED(48468,16,FLEN)
NAN_BOXED(14682,16,FLEN)
NAN_BOXED(14340,16,FLEN)
NAN_BOXED(48468,16,FLEN)
NAN_BOXED(14682,16,FLEN)
NAN_BOXED(14340,16,FLEN)
NAN_BOXED(48468,16,FLEN)
NAN_BOXED(14682,16,FLEN)
NAN_BOXED(15045,16,FLEN)
NAN_BOXED(47059,16,FLEN)
NAN_BOXED(13984,16,FLEN)
NAN_BOXED(15045,16,FLEN)
NAN_BOXED(47059,16,FLEN)
NAN_BOXED(13984,16,FLEN)
NAN_BOXED(15045,16,FLEN)
NAN_BOXED(47059,16,FLEN)
NAN_BOXED(13984,16,FLEN)
NAN_BOXED(15045,16,FLEN)
NAN_BOXED(47059,16,FLEN)
NAN_BOXED(13984,16,FLEN)
NAN_BOXED(15045,16,FLEN)
NAN_BOXED(47059,16,FLEN)
NAN_BOXED(13984,16,FLEN)
NAN_BOXED(12805,16,FLEN)
NAN_BOXED(50418,16,FLEN)
NAN_BOXED(15219,16,FLEN)
NAN_BOXED(12805,16,FLEN)
NAN_BOXED(50418,16,FLEN)
NAN_BOXED(15219,16,FLEN)
NAN_BOXED(12805,16,FLEN)
NAN_BOXED(50418,16,FLEN)
NAN_BOXED(15219,16,FLEN)
NAN_BOXED(12805,16,FLEN)
NAN_BOXED(50418,16,FLEN)
NAN_BOXED(15219,16,FLEN)
NAN_BOXED(12805,16,FLEN)
NAN_BOXED(50418,16,FLEN)
NAN_BOXED(15219,16,FLEN)
NAN_BOXED(14888,16,FLEN)
NAN_BOXED(45951,16,FLEN)
NAN_BOXED(12742,16,FLEN)
NAN_BOXED(14888,16,FLEN)
NAN_BOXED(45951,16,FLEN)
NAN_BOXED(12742,16,FLEN)
NAN_BOXED(14888,16,FLEN)
NAN_BOXED(45951,16,FLEN)
NAN_BOXED(12742,16,FLEN)
NAN_BOXED(14888,16,FLEN)
NAN_BOXED(45951,16,FLEN)
NAN_BOXED(12742,16,FLEN)
NAN_BOXED(14888,16,FLEN)
NAN_BOXED(45951,16,FLEN)
NAN_BOXED(12742,16,FLEN)
NAN_BOXED(12970,16,FLEN)
NAN_BOXED(48757,16,FLEN)
NAN_BOXED(13666,16,FLEN)
NAN_BOXED(12970,16,FLEN)
NAN_BOXED(48757,16,FLEN)
NAN_BOXED(13666,16,FLEN)
NAN_BOXED(12970,16,FLEN)
NAN_BOXED(48757,16,FLEN)
NAN_BOXED(13666,16,FLEN)
NAN_BOXED(12970,16,FLEN)
NAN_BOXED(48757,16,FLEN)
NAN_BOXED(13666,16,FLEN)
NAN_BOXED(12970,16,FLEN)
NAN_BOXED(48757,16,FLEN)
NAN_BOXED(13666,16,FLEN)
NAN_BOXED(15307,16,FLEN)
NAN_BOXED(46221,16,FLEN)
NAN_BOXED(13424,16,FLEN)
NAN_BOXED(15307,16,FLEN)
NAN_BOXED(46221,16,FLEN)
NAN_BOXED(13424,16,FLEN)
NAN_BOXED(15307,16,FLEN)
NAN_BOXED(46221,16,FLEN)
NAN_BOXED(13424,16,FLEN)
NAN_BOXED(15307,16,FLEN)
NAN_BOXED(46221,16,FLEN)
NAN_BOXED(13424,16,FLEN)
NAN_BOXED(15307,16,FLEN)
NAN_BOXED(46221,16,FLEN)
NAN_BOXED(13424,16,FLEN)
NAN_BOXED(9593,16,FLEN)
NAN_BOXED(44284,16,FLEN)
NAN_BOXED(5911,16,FLEN)
NAN_BOXED(9593,16,FLEN)
NAN_BOXED(44284,16,FLEN)
NAN_BOXED(5911,16,FLEN)
NAN_BOXED(9593,16,FLEN)
NAN_BOXED(44284,16,FLEN)
NAN_BOXED(5911,16,FLEN)
NAN_BOXED(9593,16,FLEN)
NAN_BOXED(44284,16,FLEN)
NAN_BOXED(5911,16,FLEN)
NAN_BOXED(9593,16,FLEN)
NAN_BOXED(44284,16,FLEN)
NAN_BOXED(5911,16,FLEN)
NAN_BOXED(13511,16,FLEN)
NAN_BOXED(49757,16,FLEN)
NAN_BOXED(15259,16,FLEN)
NAN_BOXED(13511,16,FLEN)
NAN_BOXED(49757,16,FLEN)
NAN_BOXED(15259,16,FLEN)
NAN_BOXED(13511,16,FLEN)
NAN_BOXED(49757,16,FLEN)
NAN_BOXED(15259,16,FLEN)
NAN_BOXED(13511,16,FLEN)
NAN_BOXED(49757,16,FLEN)
NAN_BOXED(15259,16,FLEN)
NAN_BOXED(13511,16,FLEN)
NAN_BOXED(49757,16,FLEN)
NAN_BOXED(15259,16,FLEN)
NAN_BOXED(12558,16,FLEN)
NAN_BOXED(50417,16,FLEN)
NAN_BOXED(14911,16,FLEN)
NAN_BOXED(12558,16,FLEN)
NAN_BOXED(50417,16,FLEN)
NAN_BOXED(14911,16,FLEN)
NAN_BOXED(12558,16,FLEN)
NAN_BOXED(50417,16,FLEN)
NAN_BOXED(14911,16,FLEN)
NAN_BOXED(12558,16,FLEN)
NAN_BOXED(50417,16,FLEN)
NAN_BOXED(14911,16,FLEN)
NAN_BOXED(12558,16,FLEN)
NAN_BOXED(50417,16,FLEN)
NAN_BOXED(14911,16,FLEN)
NAN_BOXED(13739,16,FLEN)
NAN_BOXED(45136,16,FLEN)
NAN_BOXED(10782,16,FLEN)
NAN_BOXED(13739,16,FLEN)
NAN_BOXED(45136,16,FLEN)
NAN_BOXED(10782,16,FLEN)
NAN_BOXED(13739,16,FLEN)
NAN_BOXED(45136,16,FLEN)
NAN_BOXED(10782,16,FLEN)
NAN_BOXED(13739,16,FLEN)
NAN_BOXED(45136,16,FLEN)
NAN_BOXED(10782,16,FLEN)
NAN_BOXED(13739,16,FLEN)
NAN_BOXED(45136,16,FLEN)
NAN_BOXED(10782,16,FLEN)
NAN_BOXED(13466,16,FLEN)
NAN_BOXED(49668,16,FLEN)
NAN_BOXED(15084,16,FLEN)
NAN_BOXED(13466,16,FLEN)
NAN_BOXED(49668,16,FLEN)
NAN_BOXED(15084,16,FLEN)
NAN_BOXED(13466,16,FLEN)
NAN_BOXED(49668,16,FLEN)
NAN_BOXED(15084,16,FLEN)
NAN_BOXED(13466,16,FLEN)
NAN_BOXED(49668,16,FLEN)
NAN_BOXED(15084,16,FLEN)
NAN_BOXED(13466,16,FLEN)
NAN_BOXED(49668,16,FLEN)
NAN_BOXED(15084,16,FLEN)
NAN_BOXED(14761,16,FLEN)
NAN_BOXED(44906,16,FLEN)
NAN_BOXED(11584,16,FLEN)
NAN_BOXED(14761,16,FLEN)
NAN_BOXED(44906,16,FLEN)
NAN_BOXED(11584,16,FLEN)
NAN_BOXED(14761,16,FLEN)
NAN_BOXED(44906,16,FLEN)
NAN_BOXED(11584,16,FLEN)
NAN_BOXED(14761,16,FLEN)
NAN_BOXED(44906,16,FLEN)
NAN_BOXED(11584,16,FLEN)
NAN_BOXED(14761,16,FLEN)
NAN_BOXED(44906,16,FLEN)
NAN_BOXED(11584,16,FLEN)
NAN_BOXED(15053,16,FLEN)
NAN_BOXED(46931,16,FLEN)
NAN_BOXED(13883,16,FLEN)
NAN_BOXED(15053,16,FLEN)
NAN_BOXED(46931,16,FLEN)
NAN_BOXED(13883,16,FLEN)
NAN_BOXED(15053,16,FLEN)
NAN_BOXED(46931,16,FLEN)
NAN_BOXED(13883,16,FLEN)
NAN_BOXED(15053,16,FLEN)
NAN_BOXED(46931,16,FLEN)
NAN_BOXED(13883,16,FLEN)
NAN_BOXED(15053,16,FLEN)
NAN_BOXED(46931,16,FLEN)
NAN_BOXED(13883,16,FLEN)
NAN_BOXED(14512,16,FLEN)
NAN_BOXED(48569,16,FLEN)
NAN_BOXED(15029,16,FLEN)
NAN_BOXED(14512,16,FLEN)
NAN_BOXED(48569,16,FLEN)
NAN_BOXED(15029,16,FLEN)
NAN_BOXED(14512,16,FLEN)
NAN_BOXED(48569,16,FLEN)
NAN_BOXED(15029,16,FLEN)
NAN_BOXED(14512,16,FLEN)
NAN_BOXED(48569,16,FLEN)
NAN_BOXED(15029,16,FLEN)
NAN_BOXED(14512,16,FLEN)
NAN_BOXED(48569,16,FLEN)
NAN_BOXED(15029,16,FLEN)
NAN_BOXED(13834,16,FLEN)
NAN_BOXED(49424,16,FLEN)
NAN_BOXED(15270,16,FLEN)
NAN_BOXED(13834,16,FLEN)
NAN_BOXED(49424,16,FLEN)
NAN_BOXED(15270,16,FLEN)
NAN_BOXED(13834,16,FLEN)
NAN_BOXED(49424,16,FLEN)
NAN_BOXED(15270,16,FLEN)
NAN_BOXED(13834,16,FLEN)
NAN_BOXED(49424,16,FLEN)
NAN_BOXED(15270,16,FLEN)
NAN_BOXED(13834,16,FLEN)
NAN_BOXED(49424,16,FLEN)
NAN_BOXED(15270,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(47505,16,FLEN)
NAN_BOXED(14583,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(47505,16,FLEN)
NAN_BOXED(14583,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(47505,16,FLEN)
NAN_BOXED(14583,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(47505,16,FLEN)
NAN_BOXED(14583,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(47505,16,FLEN)
NAN_BOXED(14583,16,FLEN)
NAN_BOXED(15212,16,FLEN)
NAN_BOXED(48143,16,FLEN)
NAN_BOXED(15242,16,FLEN)
NAN_BOXED(15212,16,FLEN)
NAN_BOXED(48143,16,FLEN)
NAN_BOXED(15242,16,FLEN)
NAN_BOXED(15212,16,FLEN)
NAN_BOXED(48143,16,FLEN)
NAN_BOXED(15242,16,FLEN)
NAN_BOXED(15212,16,FLEN)
NAN_BOXED(48143,16,FLEN)
NAN_BOXED(15242,16,FLEN)
NAN_BOXED(15212,16,FLEN)
NAN_BOXED(48143,16,FLEN)
NAN_BOXED(15242,16,FLEN)
NAN_BOXED(14027,16,FLEN)
NAN_BOXED(47322,16,FLEN)
NAN_BOXED(13343,16,FLEN)
NAN_BOXED(14027,16,FLEN)
NAN_BOXED(47322,16,FLEN)
NAN_BOXED(13343,16,FLEN)
NAN_BOXED(14027,16,FLEN)
NAN_BOXED(47322,16,FLEN)
NAN_BOXED(13343,16,FLEN)
NAN_BOXED(14027,16,FLEN)
NAN_BOXED(47322,16,FLEN)
NAN_BOXED(13343,16,FLEN)
NAN_BOXED(14027,16,FLEN)
NAN_BOXED(47322,16,FLEN)
NAN_BOXED(13343,16,FLEN)
NAN_BOXED(12232,16,FLEN)
NAN_BOXED(50974,16,FLEN)
NAN_BOXED(15084,16,FLEN)
NAN_BOXED(12232,16,FLEN)
NAN_BOXED(50974,16,FLEN)
NAN_BOXED(15084,16,FLEN)
NAN_BOXED(12232,16,FLEN)
NAN_BOXED(50974,16,FLEN)
NAN_BOXED(15084,16,FLEN)
NAN_BOXED(12232,16,FLEN)
NAN_BOXED(50974,16,FLEN)
NAN_BOXED(15084,16,FLEN)
NAN_BOXED(12232,16,FLEN)
NAN_BOXED(50974,16,FLEN)
NAN_BOXED(15084,16,FLEN)
NAN_BOXED(14475,16,FLEN)
NAN_BOXED(48338,16,FLEN)
NAN_BOXED(14715,16,FLEN)
NAN_BOXED(14475,16,FLEN)
NAN_BOXED(48338,16,FLEN)
NAN_BOXED(14715,16,FLEN)
NAN_BOXED(14475,16,FLEN)
NAN_BOXED(48338,16,FLEN)
NAN_BOXED(14715,16,FLEN)
NAN_BOXED(14475,16,FLEN)
NAN_BOXED(48338,16,FLEN)
NAN_BOXED(14715,16,FLEN)
NAN_BOXED(14475,16,FLEN)
NAN_BOXED(48338,16,FLEN)
NAN_BOXED(14715,16,FLEN)
NAN_BOXED(13925,16,FLEN)
NAN_BOXED(48411,16,FLEN)
NAN_BOXED(14357,16,FLEN)
NAN_BOXED(13925,16,FLEN)
NAN_BOXED(48411,16,FLEN)
NAN_BOXED(14357,16,FLEN)
NAN_BOXED(13925,16,FLEN)
NAN_BOXED(48411,16,FLEN)
NAN_BOXED(14357,16,FLEN)
NAN_BOXED(13925,16,FLEN)
NAN_BOXED(48411,16,FLEN)
NAN_BOXED(14357,16,FLEN)
NAN_BOXED(13925,16,FLEN)
NAN_BOXED(48411,16,FLEN)
NAN_BOXED(14357,16,FLEN)
NAN_BOXED(11232,16,FLEN)
NAN_BOXED(51477,16,FLEN)
NAN_BOXED(14593,16,FLEN)
NAN_BOXED(11232,16,FLEN)
NAN_BOXED(51477,16,FLEN)
NAN_BOXED(14593,16,FLEN)
NAN_BOXED(11232,16,FLEN)
NAN_BOXED(51477,16,FLEN)
NAN_BOXED(14593,16,FLEN)
NAN_BOXED(11232,16,FLEN)
NAN_BOXED(51477,16,FLEN)
NAN_BOXED(14593,16,FLEN)
NAN_BOXED(11232,16,FLEN)
NAN_BOXED(51477,16,FLEN)
NAN_BOXED(14593,16,FLEN)
NAN_BOXED(15245,16,FLEN)
NAN_BOXED(46368,16,FLEN)
NAN_BOXED(13528,16,FLEN)
NAN_BOXED(15245,16,FLEN)
NAN_BOXED(46368,16,FLEN)
NAN_BOXED(13528,16,FLEN)
NAN_BOXED(15245,16,FLEN)
NAN_BOXED(46368,16,FLEN)
NAN_BOXED(13528,16,FLEN)
NAN_BOXED(15245,16,FLEN)
NAN_BOXED(46368,16,FLEN)
NAN_BOXED(13528,16,FLEN)
NAN_BOXED(15245,16,FLEN)
NAN_BOXED(46368,16,FLEN)
NAN_BOXED(13528,16,FLEN)
NAN_BOXED(15050,16,FLEN)
NAN_BOXED(46834,16,FLEN)
NAN_BOXED(13798,16,FLEN)
NAN_BOXED(15050,16,FLEN)
NAN_BOXED(46834,16,FLEN)
NAN_BOXED(13798,16,FLEN)
NAN_BOXED(15050,16,FLEN)
NAN_BOXED(46834,16,FLEN)
NAN_BOXED(13798,16,FLEN)
NAN_BOXED(15050,16,FLEN)
NAN_BOXED(46834,16,FLEN)
NAN_BOXED(13798,16,FLEN)
NAN_BOXED(15050,16,FLEN)
NAN_BOXED(46834,16,FLEN)
NAN_BOXED(13798,16,FLEN)
NAN_BOXED(14312,16,FLEN)
NAN_BOXED(45516,16,FLEN)
NAN_BOXED(11708,16,FLEN)
NAN_BOXED(14312,16,FLEN)
NAN_BOXED(45516,16,FLEN)
NAN_BOXED(11708,16,FLEN)
NAN_BOXED(14312,16,FLEN)
NAN_BOXED(45516,16,FLEN)
NAN_BOXED(11708,16,FLEN)
NAN_BOXED(14312,16,FLEN)
NAN_BOXED(45516,16,FLEN)
NAN_BOXED(11708,16,FLEN)
NAN_BOXED(14312,16,FLEN)
NAN_BOXED(45516,16,FLEN)
NAN_BOXED(11708,16,FLEN)
NAN_BOXED(14111,16,FLEN)
NAN_BOXED(47824,16,FLEN)
NAN_BOXED(13841,16,FLEN)
NAN_BOXED(14111,16,FLEN)
NAN_BOXED(47824,16,FLEN)
NAN_BOXED(13841,16,FLEN)
NAN_BOXED(14111,16,FLEN)
NAN_BOXED(47824,16,FLEN)
NAN_BOXED(13841,16,FLEN)
NAN_BOXED(14111,16,FLEN)
NAN_BOXED(47824,16,FLEN)
NAN_BOXED(13841,16,FLEN)
NAN_BOXED(14111,16,FLEN)
NAN_BOXED(47824,16,FLEN)
NAN_BOXED(13841,16,FLEN)
NAN_BOXED(14820,16,FLEN)
NAN_BOXED(47326,16,FLEN)
NAN_BOXED(14124,16,FLEN)
NAN_BOXED(14820,16,FLEN)
NAN_BOXED(47326,16,FLEN)
NAN_BOXED(14124,16,FLEN)
NAN_BOXED(14820,16,FLEN)
NAN_BOXED(47326,16,FLEN)
NAN_BOXED(14124,16,FLEN)
NAN_BOXED(14820,16,FLEN)
NAN_BOXED(47326,16,FLEN)
NAN_BOXED(14124,16,FLEN)
NAN_BOXED(14820,16,FLEN)
NAN_BOXED(47326,16,FLEN)
NAN_BOXED(14124,16,FLEN)
NAN_BOXED(14839,16,FLEN)
NAN_BOXED(46425,16,FLEN)
NAN_BOXED(13307,16,FLEN)
NAN_BOXED(14839,16,FLEN)
NAN_BOXED(46425,16,FLEN)
NAN_BOXED(13307,16,FLEN)
NAN_BOXED(14839,16,FLEN)
NAN_BOXED(46425,16,FLEN)
NAN_BOXED(13307,16,FLEN)
NAN_BOXED(14839,16,FLEN)
NAN_BOXED(46425,16,FLEN)
NAN_BOXED(13307,16,FLEN)
NAN_BOXED(14839,16,FLEN)
NAN_BOXED(46425,16,FLEN)
NAN_BOXED(13307,16,FLEN)
NAN_BOXED(14266,16,FLEN)
NAN_BOXED(48940,16,FLEN)
NAN_BOXED(15086,16,FLEN)
NAN_BOXED(14266,16,FLEN)
NAN_BOXED(48940,16,FLEN)
NAN_BOXED(15086,16,FLEN)
NAN_BOXED(14266,16,FLEN)
NAN_BOXED(48940,16,FLEN)
NAN_BOXED(15086,16,FLEN)
NAN_BOXED(14266,16,FLEN)
NAN_BOXED(48940,16,FLEN)
NAN_BOXED(15086,16,FLEN)
NAN_BOXED(14266,16,FLEN)
NAN_BOXED(48940,16,FLEN)
NAN_BOXED(15086,16,FLEN)
NAN_BOXED(14879,16,FLEN)
NAN_BOXED(47761,16,FLEN)
NAN_BOXED(14599,16,FLEN)
NAN_BOXED(14879,16,FLEN)
NAN_BOXED(47761,16,FLEN)
NAN_BOXED(14599,16,FLEN)
NAN_BOXED(14879,16,FLEN)
NAN_BOXED(47761,16,FLEN)
NAN_BOXED(14599,16,FLEN)
NAN_BOXED(14879,16,FLEN)
NAN_BOXED(47761,16,FLEN)
NAN_BOXED(14599,16,FLEN)
NAN_BOXED(14879,16,FLEN)
NAN_BOXED(47761,16,FLEN)
NAN_BOXED(14599,16,FLEN)
NAN_BOXED(13366,16,FLEN)
NAN_BOXED(49723,16,FLEN)
NAN_BOXED(14992,16,FLEN)
NAN_BOXED(13366,16,FLEN)
NAN_BOXED(49723,16,FLEN)
NAN_BOXED(14992,16,FLEN)
NAN_BOXED(13366,16,FLEN)
NAN_BOXED(49723,16,FLEN)
NAN_BOXED(14992,16,FLEN)
NAN_BOXED(13366,16,FLEN)
NAN_BOXED(49723,16,FLEN)
NAN_BOXED(14992,16,FLEN)
NAN_BOXED(13366,16,FLEN)
NAN_BOXED(49723,16,FLEN)
NAN_BOXED(14992,16,FLEN)
NAN_BOXED(13462,16,FLEN)
NAN_BOXED(48335,16,FLEN)
NAN_BOXED(13701,16,FLEN)
NAN_BOXED(13462,16,FLEN)
NAN_BOXED(48335,16,FLEN)
NAN_BOXED(13701,16,FLEN)
NAN_BOXED(13462,16,FLEN)
NAN_BOXED(48335,16,FLEN)
NAN_BOXED(13701,16,FLEN)
NAN_BOXED(13462,16,FLEN)
NAN_BOXED(48335,16,FLEN)
NAN_BOXED(13701,16,FLEN)
NAN_BOXED(13462,16,FLEN)
NAN_BOXED(48335,16,FLEN)
NAN_BOXED(13701,16,FLEN)
NAN_BOXED(15185,16,FLEN)
NAN_BOXED(46542,16,FLEN)
NAN_BOXED(13648,16,FLEN)
NAN_BOXED(15185,16,FLEN)
NAN_BOXED(46542,16,FLEN)
NAN_BOXED(13648,16,FLEN)
NAN_BOXED(15185,16,FLEN)
NAN_BOXED(46542,16,FLEN)
NAN_BOXED(13648,16,FLEN)
NAN_BOXED(15185,16,FLEN)
NAN_BOXED(46542,16,FLEN)
NAN_BOXED(13648,16,FLEN)
NAN_BOXED(15185,16,FLEN)
NAN_BOXED(46542,16,FLEN)
NAN_BOXED(13648,16,FLEN)
NAN_BOXED(15173,16,FLEN)
NAN_BOXED(48052,16,FLEN)
NAN_BOXED(15104,16,FLEN)
NAN_BOXED(15173,16,FLEN)
NAN_BOXED(48052,16,FLEN)
NAN_BOXED(15104,16,FLEN)
NAN_BOXED(15173,16,FLEN)
NAN_BOXED(48052,16,FLEN)
NAN_BOXED(15104,16,FLEN)
NAN_BOXED(15173,16,FLEN)
NAN_BOXED(48052,16,FLEN)
NAN_BOXED(15104,16,FLEN)
NAN_BOXED(15173,16,FLEN)
NAN_BOXED(48052,16,FLEN)
NAN_BOXED(15104,16,FLEN)
NAN_BOXED(13951,16,FLEN)
NAN_BOXED(49023,16,FLEN)
NAN_BOXED(14871,16,FLEN)
NAN_BOXED(13951,16,FLEN)
NAN_BOXED(49023,16,FLEN)
NAN_BOXED(14871,16,FLEN)
NAN_BOXED(13951,16,FLEN)
NAN_BOXED(49023,16,FLEN)
NAN_BOXED(14871,16,FLEN)
NAN_BOXED(13951,16,FLEN)
NAN_BOXED(49023,16,FLEN)
NAN_BOXED(14871,16,FLEN)
NAN_BOXED(13951,16,FLEN)
NAN_BOXED(49023,16,FLEN)
NAN_BOXED(14871,16,FLEN)
NAN_BOXED(12257,16,FLEN)
NAN_BOXED(50232,16,FLEN)
NAN_BOXED(14376,16,FLEN)
NAN_BOXED(12257,16,FLEN)
NAN_BOXED(50232,16,FLEN)
NAN_BOXED(14376,16,FLEN)
NAN_BOXED(12257,16,FLEN)
NAN_BOXED(50232,16,FLEN)
NAN_BOXED(14376,16,FLEN)
NAN_BOXED(12257,16,FLEN)
NAN_BOXED(50232,16,FLEN)
NAN_BOXED(14376,16,FLEN)
NAN_BOXED(12257,16,FLEN)
NAN_BOXED(50232,16,FLEN)
NAN_BOXED(14376,16,FLEN)
NAN_BOXED(14697,16,FLEN)
NAN_BOXED(46287,16,FLEN)
NAN_BOXED(12931,16,FLEN)
NAN_BOXED(14697,16,FLEN)
NAN_BOXED(46287,16,FLEN)
NAN_BOXED(12931,16,FLEN)
NAN_BOXED(14697,16,FLEN)
NAN_BOXED(46287,16,FLEN)
NAN_BOXED(12931,16,FLEN)
NAN_BOXED(14697,16,FLEN)
NAN_BOXED(46287,16,FLEN)
NAN_BOXED(12931,16,FLEN)
NAN_BOXED(14697,16,FLEN)
NAN_BOXED(46287,16,FLEN)
NAN_BOXED(12931,16,FLEN)
NAN_BOXED(15299,16,FLEN)
NAN_BOXED(46216,16,FLEN)
NAN_BOXED(13414,16,FLEN)
NAN_BOXED(15299,16,FLEN)
NAN_BOXED(46216,16,FLEN)
NAN_BOXED(13414,16,FLEN)
NAN_BOXED(15299,16,FLEN)
NAN_BOXED(46216,16,FLEN)
NAN_BOXED(13414,16,FLEN)
NAN_BOXED(15299,16,FLEN)
NAN_BOXED(46216,16,FLEN)
NAN_BOXED(13414,16,FLEN)
NAN_BOXED(15299,16,FLEN)
NAN_BOXED(46216,16,FLEN)
NAN_BOXED(13414,16,FLEN)
NAN_BOXED(15250,16,FLEN)
NAN_BOXED(47917,16,FLEN)
NAN_BOXED(15051,16,FLEN)
NAN_BOXED(15250,16,FLEN)
NAN_BOXED(47917,16,FLEN)
NAN_BOXED(15051,16,FLEN)
NAN_BOXED(15250,16,FLEN)
NAN_BOXED(47917,16,FLEN)
NAN_BOXED(15051,16,FLEN)
NAN_BOXED(15250,16,FLEN)
NAN_BOXED(47917,16,FLEN)
NAN_BOXED(15051,16,FLEN)
NAN_BOXED(15250,16,FLEN)
NAN_BOXED(47917,16,FLEN)
NAN_BOXED(15051,16,FLEN)
NAN_BOXED(10789,16,FLEN)
NAN_BOXED(50851,16,FLEN)
NAN_BOXED(13594,16,FLEN)
NAN_BOXED(10789,16,FLEN)
NAN_BOXED(50851,16,FLEN)
NAN_BOXED(13594,16,FLEN)
NAN_BOXED(10789,16,FLEN)
NAN_BOXED(50851,16,FLEN)
NAN_BOXED(13594,16,FLEN)
NAN_BOXED(10789,16,FLEN)
NAN_BOXED(50851,16,FLEN)
NAN_BOXED(13594,16,FLEN)
NAN_BOXED(10789,16,FLEN)
NAN_BOXED(50851,16,FLEN)
NAN_BOXED(13594,16,FLEN)
NAN_BOXED(14903,16,FLEN)
NAN_BOXED(48268,16,FLEN)
NAN_BOXED(15122,16,FLEN)
NAN_BOXED(14903,16,FLEN)
NAN_BOXED(48268,16,FLEN)
NAN_BOXED(15122,16,FLEN)
NAN_BOXED(14903,16,FLEN)
NAN_BOXED(48268,16,FLEN)
NAN_BOXED(15122,16,FLEN)
NAN_BOXED(14903,16,FLEN)
NAN_BOXED(48268,16,FLEN)
NAN_BOXED(15122,16,FLEN)
NAN_BOXED(14903,16,FLEN)
NAN_BOXED(48268,16,FLEN)
NAN_BOXED(15122,16,FLEN)
NAN_BOXED(9985,16,FLEN)
NAN_BOXED(51742,16,FLEN)
NAN_BOXED(13660,16,FLEN)
NAN_BOXED(9985,16,FLEN)
NAN_BOXED(51742,16,FLEN)
NAN_BOXED(13660,16,FLEN)
NAN_BOXED(9985,16,FLEN)
NAN_BOXED(51742,16,FLEN)
NAN_BOXED(13660,16,FLEN)
NAN_BOXED(9985,16,FLEN)
NAN_BOXED(51742,16,FLEN)
NAN_BOXED(13660,16,FLEN)
NAN_BOXED(9985,16,FLEN)
NAN_BOXED(51742,16,FLEN)
NAN_BOXED(13660,16,FLEN)
NAN_BOXED(12734,16,FLEN)
NAN_BOXED(50379,16,FLEN)
NAN_BOXED(15073,16,FLEN)
NAN_BOXED(12734,16,FLEN)
NAN_BOXED(50379,16,FLEN)
NAN_BOXED(15073,16,FLEN)
NAN_BOXED(12734,16,FLEN)
NAN_BOXED(50379,16,FLEN)
NAN_BOXED(15073,16,FLEN)
NAN_BOXED(12734,16,FLEN)
NAN_BOXED(50379,16,FLEN)
NAN_BOXED(15073,16,FLEN)
NAN_BOXED(12734,16,FLEN)
NAN_BOXED(50379,16,FLEN)
NAN_BOXED(15073,16,FLEN)
NAN_BOXED(13824,16,FLEN)
NAN_BOXED(48865,16,FLEN)
NAN_BOXED(14634,16,FLEN)
NAN_BOXED(13824,16,FLEN)
NAN_BOXED(48865,16,FLEN)
NAN_BOXED(14634,16,FLEN)
NAN_BOXED(13824,16,FLEN)
NAN_BOXED(48865,16,FLEN)
NAN_BOXED(14634,16,FLEN)
NAN_BOXED(13824,16,FLEN)
NAN_BOXED(48865,16,FLEN)
NAN_BOXED(14634,16,FLEN)
NAN_BOXED(13824,16,FLEN)
NAN_BOXED(48865,16,FLEN)
NAN_BOXED(14634,16,FLEN)
NAN_BOXED(14878,16,FLEN)
NAN_BOXED(47864,16,FLEN)
NAN_BOXED(14677,16,FLEN)
NAN_BOXED(14878,16,FLEN)
NAN_BOXED(47864,16,FLEN)
NAN_BOXED(14677,16,FLEN)
NAN_BOXED(14878,16,FLEN)
NAN_BOXED(47864,16,FLEN)
NAN_BOXED(14677,16,FLEN)
NAN_BOXED(14878,16,FLEN)
NAN_BOXED(47864,16,FLEN)
NAN_BOXED(14677,16,FLEN)
NAN_BOXED(14878,16,FLEN)
NAN_BOXED(47864,16,FLEN)
NAN_BOXED(14677,16,FLEN)
NAN_BOXED(13870,16,FLEN)
NAN_BOXED(48830,16,FLEN)
NAN_BOXED(14645,16,FLEN)
NAN_BOXED(13870,16,FLEN)
NAN_BOXED(48830,16,FLEN)
NAN_BOXED(14645,16,FLEN)
NAN_BOXED(13870,16,FLEN)
NAN_BOXED(48830,16,FLEN)
NAN_BOXED(14645,16,FLEN)
NAN_BOXED(13870,16,FLEN)
NAN_BOXED(48830,16,FLEN)
NAN_BOXED(14645,16,FLEN)
NAN_BOXED(13870,16,FLEN)
NAN_BOXED(48830,16,FLEN)
NAN_BOXED(14645,16,FLEN)
NAN_BOXED(14570,16,FLEN)
NAN_BOXED(48543,16,FLEN)
NAN_BOXED(15080,16,FLEN)
NAN_BOXED(14570,16,FLEN)
NAN_BOXED(48543,16,FLEN)
NAN_BOXED(15080,16,FLEN)
NAN_BOXED(14570,16,FLEN)
NAN_BOXED(48543,16,FLEN)
NAN_BOXED(15080,16,FLEN)
NAN_BOXED(14570,16,FLEN)
NAN_BOXED(48543,16,FLEN)
NAN_BOXED(15080,16,FLEN)
NAN_BOXED(14570,16,FLEN)
NAN_BOXED(48543,16,FLEN)
NAN_BOXED(15080,16,FLEN)
NAN_BOXED(12648,16,FLEN)
NAN_BOXED(49194,16,FLEN)
NAN_BOXED(13730,16,FLEN)
NAN_BOXED(12648,16,FLEN)
NAN_BOXED(49194,16,FLEN)
NAN_BOXED(13730,16,FLEN)
NAN_BOXED(12648,16,FLEN)
NAN_BOXED(49194,16,FLEN)
NAN_BOXED(13730,16,FLEN)
NAN_BOXED(12648,16,FLEN)
NAN_BOXED(49194,16,FLEN)
NAN_BOXED(13730,16,FLEN)
NAN_BOXED(12648,16,FLEN)
NAN_BOXED(49194,16,FLEN)
NAN_BOXED(13730,16,FLEN)
NAN_BOXED(12865,16,FLEN)
NAN_BOXED(49611,16,FLEN)
NAN_BOXED(14472,16,FLEN)
NAN_BOXED(12865,16,FLEN)
NAN_BOXED(49611,16,FLEN)
NAN_BOXED(14472,16,FLEN)
NAN_BOXED(12865,16,FLEN)
NAN_BOXED(49611,16,FLEN)
NAN_BOXED(14472,16,FLEN)
NAN_BOXED(12865,16,FLEN)
NAN_BOXED(49611,16,FLEN)
NAN_BOXED(14472,16,FLEN)
NAN_BOXED(12865,16,FLEN)
NAN_BOXED(49611,16,FLEN)
NAN_BOXED(14472,16,FLEN)
NAN_BOXED(12480,16,FLEN)
NAN_BOXED(49791,16,FLEN)
NAN_BOXED(14264,16,FLEN)
NAN_BOXED(12480,16,FLEN)
NAN_BOXED(49791,16,FLEN)
NAN_BOXED(14264,16,FLEN)
NAN_BOXED(12480,16,FLEN)
NAN_BOXED(49791,16,FLEN)
NAN_BOXED(14264,16,FLEN)
NAN_BOXED(12480,16,FLEN)
NAN_BOXED(49791,16,FLEN)
NAN_BOXED(14264,16,FLEN)
NAN_BOXED(12480,16,FLEN)
NAN_BOXED(49791,16,FLEN)
NAN_BOXED(14264,16,FLEN)
NAN_BOXED(13956,16,FLEN)
NAN_BOXED(48176,16,FLEN)
NAN_BOXED(14036,16,FLEN)
NAN_BOXED(13956,16,FLEN)
NAN_BOXED(48176,16,FLEN)
NAN_BOXED(14036,16,FLEN)
NAN_BOXED(13956,16,FLEN)
NAN_BOXED(48176,16,FLEN)
NAN_BOXED(14036,16,FLEN)
NAN_BOXED(13956,16,FLEN)
NAN_BOXED(48176,16,FLEN)
NAN_BOXED(14036,16,FLEN)
NAN_BOXED(13956,16,FLEN)
NAN_BOXED(48176,16,FLEN)
NAN_BOXED(14036,16,FLEN)
NAN_BOXED(13352,16,FLEN)
NAN_BOXED(49318,16,FLEN)
NAN_BOXED(14550,16,FLEN)
NAN_BOXED(13352,16,FLEN)
NAN_BOXED(49318,16,FLEN)
NAN_BOXED(14550,16,FLEN)
NAN_BOXED(13352,16,FLEN)
NAN_BOXED(49318,16,FLEN)
NAN_BOXED(14550,16,FLEN)
NAN_BOXED(13352,16,FLEN)
NAN_BOXED(49318,16,FLEN)
NAN_BOXED(14550,16,FLEN)
NAN_BOXED(13352,16,FLEN)
NAN_BOXED(49318,16,FLEN)
NAN_BOXED(14550,16,FLEN)
NAN_BOXED(15161,16,FLEN)
NAN_BOXED(48200,16,FLEN)
NAN_BOXED(15292,16,FLEN)
NAN_BOXED(15161,16,FLEN)
NAN_BOXED(48200,16,FLEN)
NAN_BOXED(15292,16,FLEN)
NAN_BOXED(15161,16,FLEN)
NAN_BOXED(48200,16,FLEN)
NAN_BOXED(15292,16,FLEN)
NAN_BOXED(15161,16,FLEN)
NAN_BOXED(48200,16,FLEN)
NAN_BOXED(15292,16,FLEN)
NAN_BOXED(15161,16,FLEN)
NAN_BOXED(48200,16,FLEN)
NAN_BOXED(15292,16,FLEN)
NAN_BOXED(14945,16,FLEN)
NAN_BOXED(48337,16,FLEN)
NAN_BOXED(15279,16,FLEN)
NAN_BOXED(14945,16,FLEN)
NAN_BOXED(48337,16,FLEN)
NAN_BOXED(15279,16,FLEN)
NAN_BOXED(14945,16,FLEN)
NAN_BOXED(48337,16,FLEN)
NAN_BOXED(15279,16,FLEN)
NAN_BOXED(14945,16,FLEN)
NAN_BOXED(48337,16,FLEN)
NAN_BOXED(15279,16,FLEN)
NAN_BOXED(14945,16,FLEN)
NAN_BOXED(48337,16,FLEN)
NAN_BOXED(15279,16,FLEN)
NAN_BOXED(12055,16,FLEN)
NAN_BOXED(50351,16,FLEN)
NAN_BOXED(14374,16,FLEN)
NAN_BOXED(12055,16,FLEN)
NAN_BOXED(50351,16,FLEN)
NAN_BOXED(14374,16,FLEN)
NAN_BOXED(12055,16,FLEN)
NAN_BOXED(50351,16,FLEN)
NAN_BOXED(14374,16,FLEN)
NAN_BOXED(12055,16,FLEN)
NAN_BOXED(50351,16,FLEN)
NAN_BOXED(14374,16,FLEN)
NAN_BOXED(12055,16,FLEN)
NAN_BOXED(50351,16,FLEN)
NAN_BOXED(14374,16,FLEN)
NAN_BOXED(13227,16,FLEN)
NAN_BOXED(50219,16,FLEN)
NAN_BOXED(15359,16,FLEN)
NAN_BOXED(13227,16,FLEN)
NAN_BOXED(50219,16,FLEN)
NAN_BOXED(15359,16,FLEN)
NAN_BOXED(13227,16,FLEN)
NAN_BOXED(50219,16,FLEN)
NAN_BOXED(15359,16,FLEN)
NAN_BOXED(13227,16,FLEN)
NAN_BOXED(50219,16,FLEN)
NAN_BOXED(15359,16,FLEN)
NAN_BOXED(13227,16,FLEN)
NAN_BOXED(50219,16,FLEN)
NAN_BOXED(15359,16,FLEN)
NAN_BOXED(14397,16,FLEN)
NAN_BOXED(45736,16,FLEN)
NAN_BOXED(12046,16,FLEN)
NAN_BOXED(14397,16,FLEN)
NAN_BOXED(45736,16,FLEN)
NAN_BOXED(12046,16,FLEN)
NAN_BOXED(14397,16,FLEN)
NAN_BOXED(45736,16,FLEN)
NAN_BOXED(12046,16,FLEN)
NAN_BOXED(14397,16,FLEN)
NAN_BOXED(45736,16,FLEN)
NAN_BOXED(12046,16,FLEN)
NAN_BOXED(14397,16,FLEN)
NAN_BOXED(45736,16,FLEN)
NAN_BOXED(12046,16,FLEN)
NAN_BOXED(13846,16,FLEN)
NAN_BOXED(48641,16,FLEN)
NAN_BOXED(14482,16,FLEN)
NAN_BOXED(13846,16,FLEN)
NAN_BOXED(48641,16,FLEN)
NAN_BOXED(14482,16,FLEN)
NAN_BOXED(13846,16,FLEN)
NAN_BOXED(48641,16,FLEN)
NAN_BOXED(14482,16,FLEN)
NAN_BOXED(13846,16,FLEN)
NAN_BOXED(48641,16,FLEN)
NAN_BOXED(14482,16,FLEN)
NAN_BOXED(13846,16,FLEN)
NAN_BOXED(48641,16,FLEN)
NAN_BOXED(14482,16,FLEN)
NAN_BOXED(14406,16,FLEN)
NAN_BOXED(48828,16,FLEN)
NAN_BOXED(15155,16,FLEN)
NAN_BOXED(14406,16,FLEN)
NAN_BOXED(48828,16,FLEN)
NAN_BOXED(15155,16,FLEN)
NAN_BOXED(14406,16,FLEN)
NAN_BOXED(48828,16,FLEN)
NAN_BOXED(15155,16,FLEN)
NAN_BOXED(14406,16,FLEN)
NAN_BOXED(48828,16,FLEN)
NAN_BOXED(15155,16,FLEN)
NAN_BOXED(14406,16,FLEN)
NAN_BOXED(48828,16,FLEN)
NAN_BOXED(15155,16,FLEN)
NAN_BOXED(15043,16,FLEN)
NAN_BOXED(48117,16,FLEN)
NAN_BOXED(15034,16,FLEN)
NAN_BOXED(15043,16,FLEN)
NAN_BOXED(48117,16,FLEN)
NAN_BOXED(15034,16,FLEN)
NAN_BOXED(15043,16,FLEN)
NAN_BOXED(48117,16,FLEN)
NAN_BOXED(15034,16,FLEN)
NAN_BOXED(15043,16,FLEN)
NAN_BOXED(48117,16,FLEN)
NAN_BOXED(15034,16,FLEN)
NAN_BOXED(15043,16,FLEN)
NAN_BOXED(48117,16,FLEN)
NAN_BOXED(15034,16,FLEN)
NAN_BOXED(14592,16,FLEN)
NAN_BOXED(48091,16,FLEN)
NAN_BOXED(14570,16,FLEN)
NAN_BOXED(14592,16,FLEN)
NAN_BOXED(48091,16,FLEN)
NAN_BOXED(14570,16,FLEN)
NAN_BOXED(14592,16,FLEN)
NAN_BOXED(48091,16,FLEN)
NAN_BOXED(14570,16,FLEN)
NAN_BOXED(14592,16,FLEN)
NAN_BOXED(48091,16,FLEN)
NAN_BOXED(14570,16,FLEN)
NAN_BOXED(14592,16,FLEN)
NAN_BOXED(48091,16,FLEN)
NAN_BOXED(14570,16,FLEN)
NAN_BOXED(12201,16,FLEN)
NAN_BOXED(50964,16,FLEN)
NAN_BOXED(15048,16,FLEN)
NAN_BOXED(12201,16,FLEN)
NAN_BOXED(50964,16,FLEN)
NAN_BOXED(15048,16,FLEN)
NAN_BOXED(12201,16,FLEN)
NAN_BOXED(50964,16,FLEN)
NAN_BOXED(15048,16,FLEN)
NAN_BOXED(12201,16,FLEN)
NAN_BOXED(50964,16,FLEN)
NAN_BOXED(15048,16,FLEN)
NAN_BOXED(12201,16,FLEN)
NAN_BOXED(50964,16,FLEN)
NAN_BOXED(15048,16,FLEN)
NAN_BOXED(14839,16,FLEN)
NAN_BOXED(48063,16,FLEN)
NAN_BOXED(14791,16,FLEN)
NAN_BOXED(14839,16,FLEN)
NAN_BOXED(48063,16,FLEN)
NAN_BOXED(14791,16,FLEN)
NAN_BOXED(14839,16,FLEN)
NAN_BOXED(48063,16,FLEN)
NAN_BOXED(14791,16,FLEN)
NAN_BOXED(14839,16,FLEN)
NAN_BOXED(48063,16,FLEN)
NAN_BOXED(14791,16,FLEN)
NAN_BOXED(14839,16,FLEN)
NAN_BOXED(48063,16,FLEN)
NAN_BOXED(14791,16,FLEN)
NAN_BOXED(15029,16,FLEN)
NAN_BOXED(47821,16,FLEN)
NAN_BOXED(14772,16,FLEN)
NAN_BOXED(15029,16,FLEN)
NAN_BOXED(47821,16,FLEN)
NAN_BOXED(14772,16,FLEN)
NAN_BOXED(15029,16,FLEN)
NAN_BOXED(47821,16,FLEN)
NAN_BOXED(14772,16,FLEN)
NAN_BOXED(15029,16,FLEN)
NAN_BOXED(47821,16,FLEN)
NAN_BOXED(14772,16,FLEN)
NAN_BOXED(15029,16,FLEN)
NAN_BOXED(47821,16,FLEN)
NAN_BOXED(14772,16,FLEN)
NAN_BOXED(14878,16,FLEN)
NAN_BOXED(47466,16,FLEN)
NAN_BOXED(14372,16,FLEN)
NAN_BOXED(14878,16,FLEN)
NAN_BOXED(47466,16,FLEN)
NAN_BOXED(14372,16,FLEN)
NAN_BOXED(14878,16,FLEN)
NAN_BOXED(47466,16,FLEN)
NAN_BOXED(14372,16,FLEN)
NAN_BOXED(14878,16,FLEN)
NAN_BOXED(47466,16,FLEN)
NAN_BOXED(14372,16,FLEN)
NAN_BOXED(14878,16,FLEN)
NAN_BOXED(47466,16,FLEN)
NAN_BOXED(14372,16,FLEN)
NAN_BOXED(15294,16,FLEN)
NAN_BOXED(44285,16,FLEN)
NAN_BOXED(11477,16,FLEN)
NAN_BOXED(15294,16,FLEN)
NAN_BOXED(44285,16,FLEN)
NAN_BOXED(11477,16,FLEN)
NAN_BOXED(15294,16,FLEN)
NAN_BOXED(44285,16,FLEN)
NAN_BOXED(11477,16,FLEN)
NAN_BOXED(15294,16,FLEN)
NAN_BOXED(44285,16,FLEN)
NAN_BOXED(11477,16,FLEN)
NAN_BOXED(15294,16,FLEN)
NAN_BOXED(44285,16,FLEN)
NAN_BOXED(11477,16,FLEN)
NAN_BOXED(14604,16,FLEN)
NAN_BOXED(44619,16,FLEN)
NAN_BOXED(11251,16,FLEN)
NAN_BOXED(14604,16,FLEN)
NAN_BOXED(44619,16,FLEN)
NAN_BOXED(11251,16,FLEN)
NAN_BOXED(14604,16,FLEN)
NAN_BOXED(44619,16,FLEN)
NAN_BOXED(11251,16,FLEN)
NAN_BOXED(14604,16,FLEN)
NAN_BOXED(44619,16,FLEN)
NAN_BOXED(11251,16,FLEN)
NAN_BOXED(14604,16,FLEN)
NAN_BOXED(44619,16,FLEN)
NAN_BOXED(11251,16,FLEN)
NAN_BOXED(13567,16,FLEN)
NAN_BOXED(48173,16,FLEN)
NAN_BOXED(13624,16,FLEN)
NAN_BOXED(13567,16,FLEN)
NAN_BOXED(48173,16,FLEN)
NAN_BOXED(13624,16,FLEN)
NAN_BOXED(13567,16,FLEN)
NAN_BOXED(48173,16,FLEN)
NAN_BOXED(13624,16,FLEN)
NAN_BOXED(13567,16,FLEN)
NAN_BOXED(48173,16,FLEN)
NAN_BOXED(13624,16,FLEN)
NAN_BOXED(13567,16,FLEN)
NAN_BOXED(48173,16,FLEN)
NAN_BOXED(13624,16,FLEN)
NAN_BOXED(14393,16,FLEN)
NAN_BOXED(44701,16,FLEN)
NAN_BOXED(11007,16,FLEN)
NAN_BOXED(14393,16,FLEN)
NAN_BOXED(44701,16,FLEN)
NAN_BOXED(11007,16,FLEN)
NAN_BOXED(14393,16,FLEN)
NAN_BOXED(44701,16,FLEN)
NAN_BOXED(11007,16,FLEN)
NAN_BOXED(14393,16,FLEN)
NAN_BOXED(44701,16,FLEN)
NAN_BOXED(11007,16,FLEN)
NAN_BOXED(14393,16,FLEN)
NAN_BOXED(44701,16,FLEN)
NAN_BOXED(11007,16,FLEN)
NAN_BOXED(15118,16,FLEN)
NAN_BOXED(46594,16,FLEN)
NAN_BOXED(13645,16,FLEN)
NAN_BOXED(15118,16,FLEN)
NAN_BOXED(46594,16,FLEN)
NAN_BOXED(13645,16,FLEN)
NAN_BOXED(15118,16,FLEN)
NAN_BOXED(46594,16,FLEN)
NAN_BOXED(13645,16,FLEN)
NAN_BOXED(15118,16,FLEN)
NAN_BOXED(46594,16,FLEN)
NAN_BOXED(13645,16,FLEN)
NAN_BOXED(15118,16,FLEN)
NAN_BOXED(46594,16,FLEN)
NAN_BOXED(13645,16,FLEN)
NAN_BOXED(14763,16,FLEN)
NAN_BOXED(46936,16,FLEN)
NAN_BOXED(13621,16,FLEN)
NAN_BOXED(14763,16,FLEN)
NAN_BOXED(46936,16,FLEN)
NAN_BOXED(13621,16,FLEN)
NAN_BOXED(14763,16,FLEN)
NAN_BOXED(46936,16,FLEN)
NAN_BOXED(13621,16,FLEN)
NAN_BOXED(14763,16,FLEN)
NAN_BOXED(46936,16,FLEN)
NAN_BOXED(13621,16,FLEN)
NAN_BOXED(14763,16,FLEN)
NAN_BOXED(46936,16,FLEN)
NAN_BOXED(13621,16,FLEN)
NAN_BOXED(13397,16,FLEN)
NAN_BOXED(49710,16,FLEN)
NAN_BOXED(15025,16,FLEN)
NAN_BOXED(13397,16,FLEN)
NAN_BOXED(49710,16,FLEN)
NAN_BOXED(15025,16,FLEN)
NAN_BOXED(13397,16,FLEN)
NAN_BOXED(49710,16,FLEN)
NAN_BOXED(15025,16,FLEN)
NAN_BOXED(13397,16,FLEN)
NAN_BOXED(49710,16,FLEN)
NAN_BOXED(15025,16,FLEN)
NAN_BOXED(13397,16,FLEN)
NAN_BOXED(49710,16,FLEN)
NAN_BOXED(15025,16,FLEN)
NAN_BOXED(14948,16,FLEN)
NAN_BOXED(48353,16,FLEN)
NAN_BOXED(15308,16,FLEN)
NAN_BOXED(14948,16,FLEN)
NAN_BOXED(48353,16,FLEN)
NAN_BOXED(15308,16,FLEN)
NAN_BOXED(14948,16,FLEN)
NAN_BOXED(48353,16,FLEN)
NAN_BOXED(15308,16,FLEN)
NAN_BOXED(14948,16,FLEN)
NAN_BOXED(48353,16,FLEN)
NAN_BOXED(15308,16,FLEN)
NAN_BOXED(14948,16,FLEN)
NAN_BOXED(48353,16,FLEN)
NAN_BOXED(15308,16,FLEN)
NAN_BOXED(14888,16,FLEN)
NAN_BOXED(48330,16,FLEN)
NAN_BOXED(15199,16,FLEN)
NAN_BOXED(14888,16,FLEN)
NAN_BOXED(48330,16,FLEN)
NAN_BOXED(15199,16,FLEN)
NAN_BOXED(14888,16,FLEN)
NAN_BOXED(48330,16,FLEN)
NAN_BOXED(15199,16,FLEN)
NAN_BOXED(14888,16,FLEN)
NAN_BOXED(48330,16,FLEN)
NAN_BOXED(15199,16,FLEN)
NAN_BOXED(14888,16,FLEN)
NAN_BOXED(48330,16,FLEN)
NAN_BOXED(15199,16,FLEN)
NAN_BOXED(14538,16,FLEN)
NAN_BOXED(43428,16,FLEN)
NAN_BOXED(9927,16,FLEN)
NAN_BOXED(14538,16,FLEN)
NAN_BOXED(43428,16,FLEN)
NAN_BOXED(9927,16,FLEN)
NAN_BOXED(14538,16,FLEN)
NAN_BOXED(43428,16,FLEN)
NAN_BOXED(9927,16,FLEN)
NAN_BOXED(14538,16,FLEN)
NAN_BOXED(43428,16,FLEN)
NAN_BOXED(9927,16,FLEN)
NAN_BOXED(14538,16,FLEN)
NAN_BOXED(43428,16,FLEN)
NAN_BOXED(9927,16,FLEN)
NAN_BOXED(14614,16,FLEN)
NAN_BOXED(48212,16,FLEN)
NAN_BOXED(14721,16,FLEN)
NAN_BOXED(14614,16,FLEN)
NAN_BOXED(48212,16,FLEN)
NAN_BOXED(14721,16,FLEN)
NAN_BOXED(14614,16,FLEN)
NAN_BOXED(48212,16,FLEN)
NAN_BOXED(14721,16,FLEN)
NAN_BOXED(14614,16,FLEN)
NAN_BOXED(48212,16,FLEN)
NAN_BOXED(14721,16,FLEN)
NAN_BOXED(14614,16,FLEN)
NAN_BOXED(48212,16,FLEN)
NAN_BOXED(14721,16,FLEN)
NAN_BOXED(14401,16,FLEN)
NAN_BOXED(48483,16,FLEN)
NAN_BOXED(14780,16,FLEN)
NAN_BOXED(14401,16,FLEN)
NAN_BOXED(48483,16,FLEN)
NAN_BOXED(14780,16,FLEN)
NAN_BOXED(14401,16,FLEN)
NAN_BOXED(48483,16,FLEN)
NAN_BOXED(14780,16,FLEN)
NAN_BOXED(14401,16,FLEN)
NAN_BOXED(48483,16,FLEN)
NAN_BOXED(14780,16,FLEN)
NAN_BOXED(14401,16,FLEN)
NAN_BOXED(48483,16,FLEN)
NAN_BOXED(14780,16,FLEN)
NAN_BOXED(13384,16,FLEN)
NAN_BOXED(48182,16,FLEN)
NAN_BOXED(13443,16,FLEN)
NAN_BOXED(13384,16,FLEN)
NAN_BOXED(48182,16,FLEN)
NAN_BOXED(13443,16,FLEN)
NAN_BOXED(13384,16,FLEN)
NAN_BOXED(48182,16,FLEN)
NAN_BOXED(13443,16,FLEN)
NAN_BOXED(13384,16,FLEN)
NAN_BOXED(48182,16,FLEN)
NAN_BOXED(13443,16,FLEN)
NAN_BOXED(13384,16,FLEN)
NAN_BOXED(48182,16,FLEN)
NAN_BOXED(13443,16,FLEN)
NAN_BOXED(15025,16,FLEN)
NAN_BOXED(47938,16,FLEN)
NAN_BOXED(14867,16,FLEN)
NAN_BOXED(15025,16,FLEN)
NAN_BOXED(47938,16,FLEN)
NAN_BOXED(14867,16,FLEN)
NAN_BOXED(15025,16,FLEN)
NAN_BOXED(47938,16,FLEN)
NAN_BOXED(14867,16,FLEN)
NAN_BOXED(15025,16,FLEN)
NAN_BOXED(47938,16,FLEN)
NAN_BOXED(14867,16,FLEN)
NAN_BOXED(15025,16,FLEN)
NAN_BOXED(47938,16,FLEN)
NAN_BOXED(14867,16,FLEN)
NAN_BOXED(13630,16,FLEN)
NAN_BOXED(45519,16,FLEN)
NAN_BOXED(11168,16,FLEN)
NAN_BOXED(13630,16,FLEN)
NAN_BOXED(45519,16,FLEN)
NAN_BOXED(11168,16,FLEN)
NAN_BOXED(13630,16,FLEN)
NAN_BOXED(45519,16,FLEN)
NAN_BOXED(11168,16,FLEN)
NAN_BOXED(13630,16,FLEN)
NAN_BOXED(45519,16,FLEN)
NAN_BOXED(11168,16,FLEN)
NAN_BOXED(13630,16,FLEN)
NAN_BOXED(45519,16,FLEN)
NAN_BOXED(11168,16,FLEN)
NAN_BOXED(13738,16,FLEN)
NAN_BOXED(48750,16,FLEN)
NAN_BOXED(14478,16,FLEN)
NAN_BOXED(13738,16,FLEN)
NAN_BOXED(48750,16,FLEN)
NAN_BOXED(14478,16,FLEN)
NAN_BOXED(13738,16,FLEN)
NAN_BOXED(48750,16,FLEN)
NAN_BOXED(14478,16,FLEN)
NAN_BOXED(13738,16,FLEN)
NAN_BOXED(48750,16,FLEN)
NAN_BOXED(14478,16,FLEN)
NAN_BOXED(13738,16,FLEN)
NAN_BOXED(48750,16,FLEN)
NAN_BOXED(14478,16,FLEN)
NAN_BOXED(9806,16,FLEN)
NAN_BOXED(53514,16,FLEN)
NAN_BOXED(15347,16,FLEN)
NAN_BOXED(9806,16,FLEN)
NAN_BOXED(53514,16,FLEN)
NAN_BOXED(15347,16,FLEN)
NAN_BOXED(9806,16,FLEN)
NAN_BOXED(53514,16,FLEN)
NAN_BOXED(15347,16,FLEN)
NAN_BOXED(9806,16,FLEN)
NAN_BOXED(53514,16,FLEN)
NAN_BOXED(15347,16,FLEN)
NAN_BOXED(9806,16,FLEN)
NAN_BOXED(53514,16,FLEN)
NAN_BOXED(15347,16,FLEN)
NAN_BOXED(15235,16,FLEN)
NAN_BOXED(45957,16,FLEN)
NAN_BOXED(13072,16,FLEN)
NAN_BOXED(15235,16,FLEN)
NAN_BOXED(45957,16,FLEN)
NAN_BOXED(13072,16,FLEN)
NAN_BOXED(15235,16,FLEN)
NAN_BOXED(45957,16,FLEN)
NAN_BOXED(13072,16,FLEN)
NAN_BOXED(15235,16,FLEN)
NAN_BOXED(45957,16,FLEN)
NAN_BOXED(13072,16,FLEN)
NAN_BOXED(15235,16,FLEN)
NAN_BOXED(45957,16,FLEN)
NAN_BOXED(13072,16,FLEN)
NAN_BOXED(14520,16,FLEN)
NAN_BOXED(48761,16,FLEN)
NAN_BOXED(15267,16,FLEN)
NAN_BOXED(14520,16,FLEN)
NAN_BOXED(48761,16,FLEN)
NAN_BOXED(15267,16,FLEN)
NAN_BOXED(14520,16,FLEN)
NAN_BOXED(48761,16,FLEN)
NAN_BOXED(15267,16,FLEN)
NAN_BOXED(14520,16,FLEN)
NAN_BOXED(48761,16,FLEN)
NAN_BOXED(15267,16,FLEN)
NAN_BOXED(14520,16,FLEN)
NAN_BOXED(48761,16,FLEN)
NAN_BOXED(15267,16,FLEN)
NAN_BOXED(14137,16,FLEN)
NAN_BOXED(42468,16,FLEN)
NAN_BOXED(8539,16,FLEN)
NAN_BOXED(14137,16,FLEN)
NAN_BOXED(42468,16,FLEN)
NAN_BOXED(8539,16,FLEN)
NAN_BOXED(14137,16,FLEN)
NAN_BOXED(42468,16,FLEN)
NAN_BOXED(8539,16,FLEN)
NAN_BOXED(14137,16,FLEN)
NAN_BOXED(42468,16,FLEN)
NAN_BOXED(8539,16,FLEN)
NAN_BOXED(14137,16,FLEN)
NAN_BOXED(42468,16,FLEN)
NAN_BOXED(8539,16,FLEN)
NAN_BOXED(14258,16,FLEN)
NAN_BOXED(48487,16,FLEN)
NAN_BOXED(14643,16,FLEN)
NAN_BOXED(14258,16,FLEN)
NAN_BOXED(48487,16,FLEN)
NAN_BOXED(14643,16,FLEN)
NAN_BOXED(14258,16,FLEN)
NAN_BOXED(48487,16,FLEN)
NAN_BOXED(14643,16,FLEN)
NAN_BOXED(14258,16,FLEN)
NAN_BOXED(48487,16,FLEN)
NAN_BOXED(14643,16,FLEN)
NAN_BOXED(14258,16,FLEN)
NAN_BOXED(48487,16,FLEN)
NAN_BOXED(14643,16,FLEN)
NAN_BOXED(18153,16,FLEN)
NAN_BOXED(18491,16,FLEN)
NAN_BOXED(17788,16,FLEN)
NAN_BOXED(18153,16,FLEN)
NAN_BOXED(18491,16,FLEN)
NAN_BOXED(17788,16,FLEN)
NAN_BOXED(18153,16,FLEN)
NAN_BOXED(18491,16,FLEN)
NAN_BOXED(17788,16,FLEN)
NAN_BOXED(18153,16,FLEN)
NAN_BOXED(18491,16,FLEN)
NAN_BOXED(17788,16,FLEN)
NAN_BOXED(18153,16,FLEN)
NAN_BOXED(18491,16,FLEN)
NAN_BOXED(17788,16,FLEN)
NAN_BOXED(21300,16,FLEN)
NAN_BOXED(14451,16,FLEN)
NAN_BOXED(20476,16,FLEN)
NAN_BOXED(21300,16,FLEN)
NAN_BOXED(14451,16,FLEN)
NAN_BOXED(20476,16,FLEN)
NAN_BOXED(21300,16,FLEN)
NAN_BOXED(14451,16,FLEN)
NAN_BOXED(20476,16,FLEN)
NAN_BOXED(21300,16,FLEN)
NAN_BOXED(14451,16,FLEN)
NAN_BOXED(20476,16,FLEN)
NAN_BOXED(21300,16,FLEN)
NAN_BOXED(14451,16,FLEN)
NAN_BOXED(20476,16,FLEN)
NAN_BOXED(21374,16,FLEN)
NAN_BOXED(15348,16,FLEN)
NAN_BOXED(17507,16,FLEN)
NAN_BOXED(21374,16,FLEN)
NAN_BOXED(15348,16,FLEN)
NAN_BOXED(17507,16,FLEN)
NAN_BOXED(21374,16,FLEN)
NAN_BOXED(15348,16,FLEN)
NAN_BOXED(17507,16,FLEN)
NAN_BOXED(21374,16,FLEN)
NAN_BOXED(15348,16,FLEN)
NAN_BOXED(17507,16,FLEN)
NAN_BOXED(21374,16,FLEN)
NAN_BOXED(15348,16,FLEN)
NAN_BOXED(17507,16,FLEN)
NAN_BOXED(19477,16,FLEN)
NAN_BOXED(17234,16,FLEN)
NAN_BOXED(17453,16,FLEN)
NAN_BOXED(19477,16,FLEN)
NAN_BOXED(17234,16,FLEN)
NAN_BOXED(17453,16,FLEN)
NAN_BOXED(19477,16,FLEN)
NAN_BOXED(17234,16,FLEN)
NAN_BOXED(17453,16,FLEN)
NAN_BOXED(19477,16,FLEN)
NAN_BOXED(17234,16,FLEN)
NAN_BOXED(17453,16,FLEN)
NAN_BOXED(19477,16,FLEN)
NAN_BOXED(17234,16,FLEN)
NAN_BOXED(17453,16,FLEN)
NAN_BOXED(20098,16,FLEN)
NAN_BOXED(16524,16,FLEN)
NAN_BOXED(17610,16,FLEN)
NAN_BOXED(20098,16,FLEN)
NAN_BOXED(16524,16,FLEN)
NAN_BOXED(17610,16,FLEN)
NAN_BOXED(20098,16,FLEN)
NAN_BOXED(16524,16,FLEN)
NAN_BOXED(17610,16,FLEN)
NAN_BOXED(20098,16,FLEN)
NAN_BOXED(16524,16,FLEN)
NAN_BOXED(17610,16,FLEN)
NAN_BOXED(20098,16,FLEN)
NAN_BOXED(16524,16,FLEN)
NAN_BOXED(17610,16,FLEN)
NAN_BOXED(19526,16,FLEN)
NAN_BOXED(16478,16,FLEN)
NAN_BOXED(20139,16,FLEN)
NAN_BOXED(19526,16,FLEN)
NAN_BOXED(16478,16,FLEN)
NAN_BOXED(20139,16,FLEN)
NAN_BOXED(19526,16,FLEN)
NAN_BOXED(16478,16,FLEN)
NAN_BOXED(20139,16,FLEN)
NAN_BOXED(19526,16,FLEN)
NAN_BOXED(16478,16,FLEN)
NAN_BOXED(20139,16,FLEN)
NAN_BOXED(19526,16,FLEN)
NAN_BOXED(16478,16,FLEN)
NAN_BOXED(20139,16,FLEN)
NAN_BOXED(19729,16,FLEN)
NAN_BOXED(16869,16,FLEN)
NAN_BOXED(17468,16,FLEN)
NAN_BOXED(19729,16,FLEN)
NAN_BOXED(16869,16,FLEN)
NAN_BOXED(17468,16,FLEN)
NAN_BOXED(19729,16,FLEN)
NAN_BOXED(16869,16,FLEN)
NAN_BOXED(17468,16,FLEN)
NAN_BOXED(19729,16,FLEN)
NAN_BOXED(16869,16,FLEN)
NAN_BOXED(17468,16,FLEN)
NAN_BOXED(19729,16,FLEN)
NAN_BOXED(16869,16,FLEN)
NAN_BOXED(17468,16,FLEN)
NAN_BOXED(17085,16,FLEN)
NAN_BOXED(14398,16,FLEN)
NAN_BOXED(21447,16,FLEN)
NAN_BOXED(17085,16,FLEN)
NAN_BOXED(14398,16,FLEN)
NAN_BOXED(21447,16,FLEN)
NAN_BOXED(17085,16,FLEN)
NAN_BOXED(14398,16,FLEN)
NAN_BOXED(21447,16,FLEN)
NAN_BOXED(17085,16,FLEN)
NAN_BOXED(14398,16,FLEN)
NAN_BOXED(21447,16,FLEN)
NAN_BOXED(17085,16,FLEN)
NAN_BOXED(14398,16,FLEN)
NAN_BOXED(21447,16,FLEN)
NAN_BOXED(18982,16,FLEN)
NAN_BOXED(16648,16,FLEN)
NAN_BOXED(20513,16,FLEN)
NAN_BOXED(18982,16,FLEN)
NAN_BOXED(16648,16,FLEN)
NAN_BOXED(20513,16,FLEN)
NAN_BOXED(18982,16,FLEN)
NAN_BOXED(16648,16,FLEN)
NAN_BOXED(20513,16,FLEN)
NAN_BOXED(18982,16,FLEN)
NAN_BOXED(16648,16,FLEN)
NAN_BOXED(20513,16,FLEN)
NAN_BOXED(18982,16,FLEN)
NAN_BOXED(16648,16,FLEN)
NAN_BOXED(20513,16,FLEN)
NAN_BOXED(20118,16,FLEN)
NAN_BOXED(15483,16,FLEN)
NAN_BOXED(20559,16,FLEN)
NAN_BOXED(20118,16,FLEN)
NAN_BOXED(15483,16,FLEN)
NAN_BOXED(20559,16,FLEN)
NAN_BOXED(20118,16,FLEN)
NAN_BOXED(15483,16,FLEN)
NAN_BOXED(20559,16,FLEN)
NAN_BOXED(20118,16,FLEN)
NAN_BOXED(15483,16,FLEN)
NAN_BOXED(20559,16,FLEN)
NAN_BOXED(20118,16,FLEN)
NAN_BOXED(15483,16,FLEN)
NAN_BOXED(20559,16,FLEN)
NAN_BOXED(18000,16,FLEN)
NAN_BOXED(18136,16,FLEN)
NAN_BOXED(19761,16,FLEN)
NAN_BOXED(18000,16,FLEN)
NAN_BOXED(18136,16,FLEN)
NAN_BOXED(19761,16,FLEN)
NAN_BOXED(18000,16,FLEN)
NAN_BOXED(18136,16,FLEN)
NAN_BOXED(19761,16,FLEN)
NAN_BOXED(18000,16,FLEN)
NAN_BOXED(18136,16,FLEN)
NAN_BOXED(19761,16,FLEN)
NAN_BOXED(18000,16,FLEN)
NAN_BOXED(18136,16,FLEN)
NAN_BOXED(19761,16,FLEN)
NAN_BOXED(18381,16,FLEN)
NAN_BOXED(17253,16,FLEN)
NAN_BOXED(20580,16,FLEN)
NAN_BOXED(18381,16,FLEN)
NAN_BOXED(17253,16,FLEN)
NAN_BOXED(20580,16,FLEN)
NAN_BOXED(18381,16,FLEN)
NAN_BOXED(17253,16,FLEN)
NAN_BOXED(20580,16,FLEN)
NAN_BOXED(18381,16,FLEN)
NAN_BOXED(17253,16,FLEN)
NAN_BOXED(20580,16,FLEN)
NAN_BOXED(18381,16,FLEN)
NAN_BOXED(17253,16,FLEN)
NAN_BOXED(20580,16,FLEN)
NAN_BOXED(21345,16,FLEN)
NAN_BOXED(14043,16,FLEN)
NAN_BOXED(20694,16,FLEN)
NAN_BOXED(21345,16,FLEN)
NAN_BOXED(14043,16,FLEN)
NAN_BOXED(20694,16,FLEN)
NAN_BOXED(21345,16,FLEN)
NAN_BOXED(14043,16,FLEN)
NAN_BOXED(20694,16,FLEN)
NAN_BOXED(21345,16,FLEN)
NAN_BOXED(14043,16,FLEN)
NAN_BOXED(20694,16,FLEN)
NAN_BOXED(21345,16,FLEN)
NAN_BOXED(14043,16,FLEN)
NAN_BOXED(20694,16,FLEN)
NAN_BOXED(21215,16,FLEN)
NAN_BOXED(15155,16,FLEN)
NAN_BOXED(19265,16,FLEN)
NAN_BOXED(21215,16,FLEN)
NAN_BOXED(15155,16,FLEN)
NAN_BOXED(19265,16,FLEN)
NAN_BOXED(21215,16,FLEN)
NAN_BOXED(15155,16,FLEN)
NAN_BOXED(19265,16,FLEN)
NAN_BOXED(21215,16,FLEN)
NAN_BOXED(15155,16,FLEN)
NAN_BOXED(19265,16,FLEN)
NAN_BOXED(21215,16,FLEN)
NAN_BOXED(15155,16,FLEN)
NAN_BOXED(19265,16,FLEN)
NAN_BOXED(16433,16,FLEN)
NAN_BOXED(19178,16,FLEN)
NAN_BOXED(20575,16,FLEN)
NAN_BOXED(16433,16,FLEN)
NAN_BOXED(19178,16,FLEN)
NAN_BOXED(20575,16,FLEN)
NAN_BOXED(16433,16,FLEN)
NAN_BOXED(19178,16,FLEN)
NAN_BOXED(20575,16,FLEN)
NAN_BOXED(16433,16,FLEN)
NAN_BOXED(19178,16,FLEN)
NAN_BOXED(20575,16,FLEN)
NAN_BOXED(16433,16,FLEN)
NAN_BOXED(19178,16,FLEN)
NAN_BOXED(20575,16,FLEN)
NAN_BOXED(20457,16,FLEN)
NAN_BOXED(15059,16,FLEN)
NAN_BOXED(20640,16,FLEN)
NAN_BOXED(20457,16,FLEN)
NAN_BOXED(15059,16,FLEN)
NAN_BOXED(20640,16,FLEN)
NAN_BOXED(20457,16,FLEN)
NAN_BOXED(15059,16,FLEN)
NAN_BOXED(20640,16,FLEN)
NAN_BOXED(20457,16,FLEN)
NAN_BOXED(15059,16,FLEN)
NAN_BOXED(20640,16,FLEN)
NAN_BOXED(20457,16,FLEN)
NAN_BOXED(15059,16,FLEN)
NAN_BOXED(20640,16,FLEN)
NAN_BOXED(20014,16,FLEN)
NAN_BOXED(15268,16,FLEN)
NAN_BOXED(20748,16,FLEN)
NAN_BOXED(20014,16,FLEN)
NAN_BOXED(15268,16,FLEN)
NAN_BOXED(20748,16,FLEN)
NAN_BOXED(20014,16,FLEN)
NAN_BOXED(15268,16,FLEN)
NAN_BOXED(20748,16,FLEN)
NAN_BOXED(20014,16,FLEN)
NAN_BOXED(15268,16,FLEN)
NAN_BOXED(20748,16,FLEN)
NAN_BOXED(20014,16,FLEN)
NAN_BOXED(15268,16,FLEN)
NAN_BOXED(20748,16,FLEN)
NAN_BOXED(20951,16,FLEN)
NAN_BOXED(12162,16,FLEN)
NAN_BOXED(21328,16,FLEN)
NAN_BOXED(20951,16,FLEN)
NAN_BOXED(12162,16,FLEN)
NAN_BOXED(21328,16,FLEN)
NAN_BOXED(20951,16,FLEN)
NAN_BOXED(12162,16,FLEN)
NAN_BOXED(21328,16,FLEN)
NAN_BOXED(20951,16,FLEN)
NAN_BOXED(12162,16,FLEN)
NAN_BOXED(21328,16,FLEN)
NAN_BOXED(20951,16,FLEN)
NAN_BOXED(12162,16,FLEN)
NAN_BOXED(21328,16,FLEN)
NAN_BOXED(19736,16,FLEN)
NAN_BOXED(16080,16,FLEN)
NAN_BOXED(20306,16,FLEN)
NAN_BOXED(19736,16,FLEN)
NAN_BOXED(16080,16,FLEN)
NAN_BOXED(20306,16,FLEN)
NAN_BOXED(19736,16,FLEN)
NAN_BOXED(16080,16,FLEN)
NAN_BOXED(20306,16,FLEN)
NAN_BOXED(19736,16,FLEN)
NAN_BOXED(16080,16,FLEN)
NAN_BOXED(20306,16,FLEN)
NAN_BOXED(19736,16,FLEN)
NAN_BOXED(16080,16,FLEN)
NAN_BOXED(20306,16,FLEN)
NAN_BOXED(21154,16,FLEN)
NAN_BOXED(15198,16,FLEN)
NAN_BOXED(19342,16,FLEN)
NAN_BOXED(21154,16,FLEN)
NAN_BOXED(15198,16,FLEN)
NAN_BOXED(19342,16,FLEN)
NAN_BOXED(21154,16,FLEN)
NAN_BOXED(15198,16,FLEN)
NAN_BOXED(19342,16,FLEN)
NAN_BOXED(21154,16,FLEN)
NAN_BOXED(15198,16,FLEN)
NAN_BOXED(19342,16,FLEN)
NAN_BOXED(21154,16,FLEN)
NAN_BOXED(15198,16,FLEN)
NAN_BOXED(19342,16,FLEN)
NAN_BOXED(18469,16,FLEN)
NAN_BOXED(17723,16,FLEN)
NAN_BOXED(19753,16,FLEN)
NAN_BOXED(18469,16,FLEN)
NAN_BOXED(17723,16,FLEN)
NAN_BOXED(19753,16,FLEN)
NAN_BOXED(18469,16,FLEN)
NAN_BOXED(17723,16,FLEN)
NAN_BOXED(19753,16,FLEN)
NAN_BOXED(18469,16,FLEN)
NAN_BOXED(17723,16,FLEN)
NAN_BOXED(19753,16,FLEN)
NAN_BOXED(18469,16,FLEN)
NAN_BOXED(17723,16,FLEN)
NAN_BOXED(19753,16,FLEN)
NAN_BOXED(18053,16,FLEN)
NAN_BOXED(16485,16,FLEN)
NAN_BOXED(21045,16,FLEN)
NAN_BOXED(18053,16,FLEN)
NAN_BOXED(16485,16,FLEN)
NAN_BOXED(21045,16,FLEN)
NAN_BOXED(18053,16,FLEN)
NAN_BOXED(16485,16,FLEN)
NAN_BOXED(21045,16,FLEN)
NAN_BOXED(18053,16,FLEN)
NAN_BOXED(16485,16,FLEN)
NAN_BOXED(21045,16,FLEN)
NAN_BOXED(18053,16,FLEN)
NAN_BOXED(16485,16,FLEN)
NAN_BOXED(21045,16,FLEN)
NAN_BOXED(21140,16,FLEN)
NAN_BOXED(14996,16,FLEN)
NAN_BOXED(19757,16,FLEN)
NAN_BOXED(21140,16,FLEN)
NAN_BOXED(14996,16,FLEN)
NAN_BOXED(19757,16,FLEN)
NAN_BOXED(21140,16,FLEN)
NAN_BOXED(14996,16,FLEN)
NAN_BOXED(19757,16,FLEN)
NAN_BOXED(21140,16,FLEN)
NAN_BOXED(14996,16,FLEN)
NAN_BOXED(19757,16,FLEN)
NAN_BOXED(21140,16,FLEN)
NAN_BOXED(14996,16,FLEN)
NAN_BOXED(19757,16,FLEN)
NAN_BOXED(18583,16,FLEN)
NAN_BOXED(17997,16,FLEN)
NAN_BOXED(17962,16,FLEN)
NAN_BOXED(18583,16,FLEN)
NAN_BOXED(17997,16,FLEN)
NAN_BOXED(17962,16,FLEN)
NAN_BOXED(18583,16,FLEN)
NAN_BOXED(17997,16,FLEN)
NAN_BOXED(17962,16,FLEN)
NAN_BOXED(18583,16,FLEN)
NAN_BOXED(17997,16,FLEN)
NAN_BOXED(17962,16,FLEN)
NAN_BOXED(18583,16,FLEN)
NAN_BOXED(17997,16,FLEN)
NAN_BOXED(17962,16,FLEN)
NAN_BOXED(19483,16,FLEN)
NAN_BOXED(17158,16,FLEN)
NAN_BOXED(18000,16,FLEN)
NAN_BOXED(19483,16,FLEN)
NAN_BOXED(17158,16,FLEN)
NAN_BOXED(18000,16,FLEN)
NAN_BOXED(19483,16,FLEN)
NAN_BOXED(17158,16,FLEN)
NAN_BOXED(18000,16,FLEN)
NAN_BOXED(19483,16,FLEN)
NAN_BOXED(17158,16,FLEN)
NAN_BOXED(18000,16,FLEN)
NAN_BOXED(19483,16,FLEN)
NAN_BOXED(17158,16,FLEN)
NAN_BOXED(18000,16,FLEN)
NAN_BOXED(20224,16,FLEN)
NAN_BOXED(15260,16,FLEN)
NAN_BOXED(20651,16,FLEN)
NAN_BOXED(20224,16,FLEN)
NAN_BOXED(15260,16,FLEN)
NAN_BOXED(20651,16,FLEN)
NAN_BOXED(20224,16,FLEN)
NAN_BOXED(15260,16,FLEN)
NAN_BOXED(20651,16,FLEN)
NAN_BOXED(20224,16,FLEN)
NAN_BOXED(15260,16,FLEN)
NAN_BOXED(20651,16,FLEN)
NAN_BOXED(20224,16,FLEN)
NAN_BOXED(15260,16,FLEN)
NAN_BOXED(20651,16,FLEN)
NAN_BOXED(19485,16,FLEN)
NAN_BOXED(17199,16,FLEN)
NAN_BOXED(17631,16,FLEN)
NAN_BOXED(19485,16,FLEN)
NAN_BOXED(17199,16,FLEN)
NAN_BOXED(17631,16,FLEN)
NAN_BOXED(19485,16,FLEN)
NAN_BOXED(17199,16,FLEN)
NAN_BOXED(17631,16,FLEN)
NAN_BOXED(19485,16,FLEN)
NAN_BOXED(17199,16,FLEN)
NAN_BOXED(17631,16,FLEN)
NAN_BOXED(19485,16,FLEN)
NAN_BOXED(17199,16,FLEN)
NAN_BOXED(17631,16,FLEN)
NAN_BOXED(20900,16,FLEN)
NAN_BOXED(15696,16,FLEN)
NAN_BOXED(17414,16,FLEN)
NAN_BOXED(20900,16,FLEN)
NAN_BOXED(15696,16,FLEN)
NAN_BOXED(17414,16,FLEN)
NAN_BOXED(20900,16,FLEN)
NAN_BOXED(15696,16,FLEN)
NAN_BOXED(17414,16,FLEN)
NAN_BOXED(20900,16,FLEN)
NAN_BOXED(15696,16,FLEN)
NAN_BOXED(17414,16,FLEN)
NAN_BOXED(20900,16,FLEN)
NAN_BOXED(15696,16,FLEN)
NAN_BOXED(17414,16,FLEN)
NAN_BOXED(19147,16,FLEN)
NAN_BOXED(17054,16,FLEN)
NAN_BOXED(19649,16,FLEN)
NAN_BOXED(19147,16,FLEN)
NAN_BOXED(17054,16,FLEN)
NAN_BOXED(19649,16,FLEN)
NAN_BOXED(19147,16,FLEN)
NAN_BOXED(17054,16,FLEN)
NAN_BOXED(19649,16,FLEN)
NAN_BOXED(19147,16,FLEN)
NAN_BOXED(17054,16,FLEN)
NAN_BOXED(19649,16,FLEN)
NAN_BOXED(19147,16,FLEN)
NAN_BOXED(17054,16,FLEN)
NAN_BOXED(19649,16,FLEN)
NAN_BOXED(20003,16,FLEN)
NAN_BOXED(16544,16,FLEN)
NAN_BOXED(18229,16,FLEN)
NAN_BOXED(20003,16,FLEN)
NAN_BOXED(16544,16,FLEN)
NAN_BOXED(18229,16,FLEN)
NAN_BOXED(20003,16,FLEN)
NAN_BOXED(16544,16,FLEN)
NAN_BOXED(18229,16,FLEN)
NAN_BOXED(20003,16,FLEN)
NAN_BOXED(16544,16,FLEN)
NAN_BOXED(18229,16,FLEN)
NAN_BOXED(20003,16,FLEN)
NAN_BOXED(16544,16,FLEN)
NAN_BOXED(18229,16,FLEN)
NAN_BOXED(20191,16,FLEN)
NAN_BOXED(15945,16,FLEN)
NAN_BOXED(19761,16,FLEN)
NAN_BOXED(20191,16,FLEN)
NAN_BOXED(15945,16,FLEN)
NAN_BOXED(19761,16,FLEN)
NAN_BOXED(20191,16,FLEN)
NAN_BOXED(15945,16,FLEN)
NAN_BOXED(19761,16,FLEN)
NAN_BOXED(20191,16,FLEN)
NAN_BOXED(15945,16,FLEN)
NAN_BOXED(19761,16,FLEN)
NAN_BOXED(20191,16,FLEN)
NAN_BOXED(15945,16,FLEN)
NAN_BOXED(19761,16,FLEN)
NAN_BOXED(21004,16,FLEN)
NAN_BOXED(14495,16,FLEN)
NAN_BOXED(20609,16,FLEN)
NAN_BOXED(21004,16,FLEN)
NAN_BOXED(14495,16,FLEN)
NAN_BOXED(20609,16,FLEN)
NAN_BOXED(21004,16,FLEN)
NAN_BOXED(14495,16,FLEN)
NAN_BOXED(20609,16,FLEN)
NAN_BOXED(21004,16,FLEN)
NAN_BOXED(14495,16,FLEN)
NAN_BOXED(20609,16,FLEN)
NAN_BOXED(21004,16,FLEN)
NAN_BOXED(14495,16,FLEN)
NAN_BOXED(20609,16,FLEN)
NAN_BOXED(21294,16,FLEN)
NAN_BOXED(13841,16,FLEN)
NAN_BOXED(20806,16,FLEN)
NAN_BOXED(21294,16,FLEN)
NAN_BOXED(13841,16,FLEN)
NAN_BOXED(20806,16,FLEN)
NAN_BOXED(21294,16,FLEN)
NAN_BOXED(13841,16,FLEN)
NAN_BOXED(20806,16,FLEN)
NAN_BOXED(21294,16,FLEN)
NAN_BOXED(13841,16,FLEN)
NAN_BOXED(20806,16,FLEN)
NAN_BOXED(21294,16,FLEN)
NAN_BOXED(13841,16,FLEN)
NAN_BOXED(20806,16,FLEN)
NAN_BOXED(21019,16,FLEN)
NAN_BOXED(14434,16,FLEN)
NAN_BOXED(20646,16,FLEN)
NAN_BOXED(21019,16,FLEN)
NAN_BOXED(14434,16,FLEN)
NAN_BOXED(20646,16,FLEN)
NAN_BOXED(21019,16,FLEN)
NAN_BOXED(14434,16,FLEN)
NAN_BOXED(20646,16,FLEN)
NAN_BOXED(21019,16,FLEN)
NAN_BOXED(14434,16,FLEN)
NAN_BOXED(20646,16,FLEN)
NAN_BOXED(21019,16,FLEN)
NAN_BOXED(14434,16,FLEN)
NAN_BOXED(20646,16,FLEN)
NAN_BOXED(20279,16,FLEN)
NAN_BOXED(13926,16,FLEN)
NAN_BOXED(21134,16,FLEN)
NAN_BOXED(20279,16,FLEN)
NAN_BOXED(13926,16,FLEN)
NAN_BOXED(21134,16,FLEN)
NAN_BOXED(20279,16,FLEN)
NAN_BOXED(13926,16,FLEN)
NAN_BOXED(21134,16,FLEN)
NAN_BOXED(20279,16,FLEN)
NAN_BOXED(13926,16,FLEN)
NAN_BOXED(21134,16,FLEN)
NAN_BOXED(20279,16,FLEN)
NAN_BOXED(13926,16,FLEN)
NAN_BOXED(21134,16,FLEN)
NAN_BOXED(20809,16,FLEN)
NAN_BOXED(11343,16,FLEN)
NAN_BOXED(21413,16,FLEN)
NAN_BOXED(20809,16,FLEN)
NAN_BOXED(11343,16,FLEN)
NAN_BOXED(21413,16,FLEN)
NAN_BOXED(20809,16,FLEN)
NAN_BOXED(11343,16,FLEN)
NAN_BOXED(21413,16,FLEN)
NAN_BOXED(20809,16,FLEN)
NAN_BOXED(11343,16,FLEN)
NAN_BOXED(21413,16,FLEN)
NAN_BOXED(20809,16,FLEN)
NAN_BOXED(11343,16,FLEN)
NAN_BOXED(21413,16,FLEN)
NAN_BOXED(20955,16,FLEN)
NAN_BOXED(13933,16,FLEN)
NAN_BOXED(20901,16,FLEN)
NAN_BOXED(20955,16,FLEN)
NAN_BOXED(13933,16,FLEN)
NAN_BOXED(20901,16,FLEN)
NAN_BOXED(20955,16,FLEN)
NAN_BOXED(13933,16,FLEN)
NAN_BOXED(20901,16,FLEN)
NAN_BOXED(20955,16,FLEN)
NAN_BOXED(13933,16,FLEN)
NAN_BOXED(20901,16,FLEN)
NAN_BOXED(20955,16,FLEN)
NAN_BOXED(13933,16,FLEN)
NAN_BOXED(20901,16,FLEN)
NAN_BOXED(19575,16,FLEN)
NAN_BOXED(14669,16,FLEN)
NAN_BOXED(21125,16,FLEN)
NAN_BOXED(19575,16,FLEN)
NAN_BOXED(14669,16,FLEN)
NAN_BOXED(21125,16,FLEN)
NAN_BOXED(19575,16,FLEN)
NAN_BOXED(14669,16,FLEN)
NAN_BOXED(21125,16,FLEN)
NAN_BOXED(19575,16,FLEN)
NAN_BOXED(14669,16,FLEN)
NAN_BOXED(21125,16,FLEN)
NAN_BOXED(19575,16,FLEN)
NAN_BOXED(14669,16,FLEN)
NAN_BOXED(21125,16,FLEN)
NAN_BOXED(20038,16,FLEN)
NAN_BOXED(16478,16,FLEN)
NAN_BOXED(18586,16,FLEN)
NAN_BOXED(20038,16,FLEN)
NAN_BOXED(16478,16,FLEN)
NAN_BOXED(18586,16,FLEN)
NAN_BOXED(20038,16,FLEN)
NAN_BOXED(16478,16,FLEN)
NAN_BOXED(18586,16,FLEN)
NAN_BOXED(20038,16,FLEN)
NAN_BOXED(16478,16,FLEN)
NAN_BOXED(18586,16,FLEN)
NAN_BOXED(20038,16,FLEN)
NAN_BOXED(16478,16,FLEN)
NAN_BOXED(18586,16,FLEN)
NAN_BOXED(17703,16,FLEN)
NAN_BOXED(18707,16,FLEN)
NAN_BOXED(18902,16,FLEN)
NAN_BOXED(17703,16,FLEN)
NAN_BOXED(18707,16,FLEN)
NAN_BOXED(18902,16,FLEN)
NAN_BOXED(17703,16,FLEN)
NAN_BOXED(18707,16,FLEN)
NAN_BOXED(18902,16,FLEN)
NAN_BOXED(17703,16,FLEN)
NAN_BOXED(18707,16,FLEN)
NAN_BOXED(18902,16,FLEN)
NAN_BOXED(17703,16,FLEN)
NAN_BOXED(18707,16,FLEN)
NAN_BOXED(18902,16,FLEN)
NAN_BOXED(19555,16,FLEN)
NAN_BOXED(15527,16,FLEN)
NAN_BOXED(20850,16,FLEN)
NAN_BOXED(19555,16,FLEN)
NAN_BOXED(15527,16,FLEN)
NAN_BOXED(20850,16,FLEN)
NAN_BOXED(19555,16,FLEN)
NAN_BOXED(15527,16,FLEN)
NAN_BOXED(20850,16,FLEN)
NAN_BOXED(19555,16,FLEN)
NAN_BOXED(15527,16,FLEN)
NAN_BOXED(20850,16,FLEN)
NAN_BOXED(19555,16,FLEN)
NAN_BOXED(15527,16,FLEN)
NAN_BOXED(20850,16,FLEN)
NAN_BOXED(19647,16,FLEN)
NAN_BOXED(16950,16,FLEN)
NAN_BOXED(17664,16,FLEN)
NAN_BOXED(19647,16,FLEN)
NAN_BOXED(16950,16,FLEN)
NAN_BOXED(17664,16,FLEN)
NAN_BOXED(19647,16,FLEN)
NAN_BOXED(16950,16,FLEN)
NAN_BOXED(17664,16,FLEN)
NAN_BOXED(19647,16,FLEN)
NAN_BOXED(16950,16,FLEN)
NAN_BOXED(17664,16,FLEN)
NAN_BOXED(19647,16,FLEN)
NAN_BOXED(16950,16,FLEN)
NAN_BOXED(17664,16,FLEN)
NAN_BOXED(13353,16,FLEN)
NAN_BOXED(48792,16,FLEN)
NAN_BOXED(14172,16,FLEN)
NAN_BOXED(13353,16,FLEN)
NAN_BOXED(48792,16,FLEN)
NAN_BOXED(14172,16,FLEN)
NAN_BOXED(13353,16,FLEN)
NAN_BOXED(48792,16,FLEN)
NAN_BOXED(14172,16,FLEN)
NAN_BOXED(13353,16,FLEN)
NAN_BOXED(48792,16,FLEN)
NAN_BOXED(14172,16,FLEN)
NAN_BOXED(13353,16,FLEN)
NAN_BOXED(48792,16,FLEN)
NAN_BOXED(14172,16,FLEN)
NAN_BOXED(15305,16,FLEN)
NAN_BOXED(48015,16,FLEN)
NAN_BOXED(15259,16,FLEN)
NAN_BOXED(15305,16,FLEN)
NAN_BOXED(48015,16,FLEN)
NAN_BOXED(15259,16,FLEN)
NAN_BOXED(15305,16,FLEN)
NAN_BOXED(48015,16,FLEN)
NAN_BOXED(15259,16,FLEN)
NAN_BOXED(15305,16,FLEN)
NAN_BOXED(48015,16,FLEN)
NAN_BOXED(15259,16,FLEN)
NAN_BOXED(15305,16,FLEN)
NAN_BOXED(48015,16,FLEN)
NAN_BOXED(15259,16,FLEN)
NAN_BOXED(15101,16,FLEN)
NAN_BOXED(47539,16,FLEN)
NAN_BOXED(14651,16,FLEN)
NAN_BOXED(15101,16,FLEN)
NAN_BOXED(47539,16,FLEN)
NAN_BOXED(14651,16,FLEN)
NAN_BOXED(15101,16,FLEN)
NAN_BOXED(47539,16,FLEN)
NAN_BOXED(14651,16,FLEN)
NAN_BOXED(15101,16,FLEN)
NAN_BOXED(47539,16,FLEN)
NAN_BOXED(14651,16,FLEN)
NAN_BOXED(15101,16,FLEN)
NAN_BOXED(47539,16,FLEN)
NAN_BOXED(14651,16,FLEN)
NAN_BOXED(12632,16,FLEN)
NAN_BOXED(46262,16,FLEN)
NAN_BOXED(11558,16,FLEN)
NAN_BOXED(12632,16,FLEN)
NAN_BOXED(46262,16,FLEN)
NAN_BOXED(11558,16,FLEN)
NAN_BOXED(12632,16,FLEN)
NAN_BOXED(46262,16,FLEN)
NAN_BOXED(11558,16,FLEN)
NAN_BOXED(12632,16,FLEN)
NAN_BOXED(46262,16,FLEN)
NAN_BOXED(11558,16,FLEN)
NAN_BOXED(12632,16,FLEN)
NAN_BOXED(46262,16,FLEN)
NAN_BOXED(11558,16,FLEN)
NAN_BOXED(13955,16,FLEN)
NAN_BOXED(48977,16,FLEN)
NAN_BOXED(14901,16,FLEN)
NAN_BOXED(13955,16,FLEN)
NAN_BOXED(48977,16,FLEN)
NAN_BOXED(14901,16,FLEN)
NAN_BOXED(13955,16,FLEN)
NAN_BOXED(48977,16,FLEN)
NAN_BOXED(14901,16,FLEN)
NAN_BOXED(13955,16,FLEN)
NAN_BOXED(48977,16,FLEN)
NAN_BOXED(14901,16,FLEN)
NAN_BOXED(13955,16,FLEN)
NAN_BOXED(48977,16,FLEN)
NAN_BOXED(14901,16,FLEN)
NAN_BOXED(14509,16,FLEN)
NAN_BOXED(48186,16,FLEN)
NAN_BOXED(14640,16,FLEN)
NAN_BOXED(14509,16,FLEN)
NAN_BOXED(48186,16,FLEN)
NAN_BOXED(14640,16,FLEN)
NAN_BOXED(14509,16,FLEN)
NAN_BOXED(48186,16,FLEN)
NAN_BOXED(14640,16,FLEN)
NAN_BOXED(14509,16,FLEN)
NAN_BOXED(48186,16,FLEN)
NAN_BOXED(14640,16,FLEN)
NAN_BOXED(14509,16,FLEN)
NAN_BOXED(48186,16,FLEN)
NAN_BOXED(14640,16,FLEN)
NAN_BOXED(14704,16,FLEN)
NAN_BOXED(48544,16,FLEN)
NAN_BOXED(15335,16,FLEN)
NAN_BOXED(14704,16,FLEN)
NAN_BOXED(48544,16,FLEN)
NAN_BOXED(15335,16,FLEN)
NAN_BOXED(14704,16,FLEN)
NAN_BOXED(48544,16,FLEN)
NAN_BOXED(15335,16,FLEN)
NAN_BOXED(14704,16,FLEN)
NAN_BOXED(48544,16,FLEN)
NAN_BOXED(15335,16,FLEN)
NAN_BOXED(14704,16,FLEN)
NAN_BOXED(48544,16,FLEN)
NAN_BOXED(15335,16,FLEN)
NAN_BOXED(14065,16,FLEN)
NAN_BOXED(46638,16,FLEN)
NAN_BOXED(12893,16,FLEN)
NAN_BOXED(14065,16,FLEN)
NAN_BOXED(46638,16,FLEN)
NAN_BOXED(12893,16,FLEN)
NAN_BOXED(14065,16,FLEN)
NAN_BOXED(46638,16,FLEN)
NAN_BOXED(12893,16,FLEN)
NAN_BOXED(14065,16,FLEN)
NAN_BOXED(46638,16,FLEN)
NAN_BOXED(12893,16,FLEN)
NAN_BOXED(14065,16,FLEN)
NAN_BOXED(46638,16,FLEN)
NAN_BOXED(12893,16,FLEN)
NAN_BOXED(13499,16,FLEN)
NAN_BOXED(49644,16,FLEN)
NAN_BOXED(15170,16,FLEN)
NAN_BOXED(13499,16,FLEN)
NAN_BOXED(49644,16,FLEN)
NAN_BOXED(15170,16,FLEN)
NAN_BOXED(13499,16,FLEN)
NAN_BOXED(49644,16,FLEN)
NAN_BOXED(15170,16,FLEN)
NAN_BOXED(13499,16,FLEN)
NAN_BOXED(49644,16,FLEN)
NAN_BOXED(15170,16,FLEN)
NAN_BOXED(13499,16,FLEN)
NAN_BOXED(49644,16,FLEN)
NAN_BOXED(15170,16,FLEN)
NAN_BOXED(14279,16,FLEN)
NAN_BOXED(48794,16,FLEN)
NAN_BOXED(15020,16,FLEN)
NAN_BOXED(14279,16,FLEN)
NAN_BOXED(48794,16,FLEN)
NAN_BOXED(15020,16,FLEN)
NAN_BOXED(14279,16,FLEN)
NAN_BOXED(48794,16,FLEN)
NAN_BOXED(15020,16,FLEN)
NAN_BOXED(14279,16,FLEN)
NAN_BOXED(48794,16,FLEN)
NAN_BOXED(15020,16,FLEN)
NAN_BOXED(14279,16,FLEN)
NAN_BOXED(48794,16,FLEN)
NAN_BOXED(15020,16,FLEN)
NAN_BOXED(13568,16,FLEN)
NAN_BOXED(48860,16,FLEN)
NAN_BOXED(14474,16,FLEN)
NAN_BOXED(13568,16,FLEN)
NAN_BOXED(48860,16,FLEN)
NAN_BOXED(14474,16,FLEN)
NAN_BOXED(13568,16,FLEN)
NAN_BOXED(48860,16,FLEN)
NAN_BOXED(14474,16,FLEN)
NAN_BOXED(13568,16,FLEN)
NAN_BOXED(48860,16,FLEN)
NAN_BOXED(14474,16,FLEN)
NAN_BOXED(13568,16,FLEN)
NAN_BOXED(48860,16,FLEN)
NAN_BOXED(14474,16,FLEN)
NAN_BOXED(11727,16,FLEN)
NAN_BOXED(49249,16,FLEN)
NAN_BOXED(13148,16,FLEN)
NAN_BOXED(11727,16,FLEN)
NAN_BOXED(49249,16,FLEN)
NAN_BOXED(13148,16,FLEN)
NAN_BOXED(11727,16,FLEN)
NAN_BOXED(49249,16,FLEN)
NAN_BOXED(13148,16,FLEN)
NAN_BOXED(11727,16,FLEN)
NAN_BOXED(49249,16,FLEN)
NAN_BOXED(13148,16,FLEN)
NAN_BOXED(11727,16,FLEN)
NAN_BOXED(49249,16,FLEN)
NAN_BOXED(13148,16,FLEN)
NAN_BOXED(15125,16,FLEN)
NAN_BOXED(47610,16,FLEN)
NAN_BOXED(14730,16,FLEN)
NAN_BOXED(15125,16,FLEN)
NAN_BOXED(47610,16,FLEN)
NAN_BOXED(14730,16,FLEN)
NAN_BOXED(15125,16,FLEN)
NAN_BOXED(47610,16,FLEN)
NAN_BOXED(14730,16,FLEN)
NAN_BOXED(15125,16,FLEN)
NAN_BOXED(47610,16,FLEN)
NAN_BOXED(14730,16,FLEN)
NAN_BOXED(15125,16,FLEN)
NAN_BOXED(47610,16,FLEN)
NAN_BOXED(14730,16,FLEN)
NAN_BOXED(12101,16,FLEN)
NAN_BOXED(50328,16,FLEN)
NAN_BOXED(14445,16,FLEN)
NAN_BOXED(12101,16,FLEN)
NAN_BOXED(50328,16,FLEN)
NAN_BOXED(14445,16,FLEN)
NAN_BOXED(12101,16,FLEN)
NAN_BOXED(50328,16,FLEN)
NAN_BOXED(14445,16,FLEN)
NAN_BOXED(12101,16,FLEN)
NAN_BOXED(50328,16,FLEN)
NAN_BOXED(14445,16,FLEN)
NAN_BOXED(12101,16,FLEN)
NAN_BOXED(50328,16,FLEN)
NAN_BOXED(14445,16,FLEN)
NAN_BOXED(14498,16,FLEN)
NAN_BOXED(47992,16,FLEN)
NAN_BOXED(14484,16,FLEN)
NAN_BOXED(14498,16,FLEN)
NAN_BOXED(47992,16,FLEN)
NAN_BOXED(14484,16,FLEN)
NAN_BOXED(14498,16,FLEN)
NAN_BOXED(47992,16,FLEN)
NAN_BOXED(14484,16,FLEN)
NAN_BOXED(14498,16,FLEN)
NAN_BOXED(47992,16,FLEN)
NAN_BOXED(14484,16,FLEN)
NAN_BOXED(14498,16,FLEN)
NAN_BOXED(47992,16,FLEN)
NAN_BOXED(14484,16,FLEN)
NAN_BOXED(13338,16,FLEN)
NAN_BOXED(46003,16,FLEN)
NAN_BOXED(11763,16,FLEN)
NAN_BOXED(13338,16,FLEN)
NAN_BOXED(46003,16,FLEN)
NAN_BOXED(11763,16,FLEN)
NAN_BOXED(13338,16,FLEN)
NAN_BOXED(46003,16,FLEN)
NAN_BOXED(11763,16,FLEN)
NAN_BOXED(13338,16,FLEN)
NAN_BOXED(46003,16,FLEN)
NAN_BOXED(11763,16,FLEN)
NAN_BOXED(13338,16,FLEN)
NAN_BOXED(46003,16,FLEN)
NAN_BOXED(11763,16,FLEN)
NAN_BOXED(14270,16,FLEN)
NAN_BOXED(43973,16,FLEN)
NAN_BOXED(11203,16,FLEN)
NAN_BOXED(14270,16,FLEN)
NAN_BOXED(43973,16,FLEN)
NAN_BOXED(11203,16,FLEN)
NAN_BOXED(14270,16,FLEN)
NAN_BOXED(43973,16,FLEN)
NAN_BOXED(11203,16,FLEN)
NAN_BOXED(14270,16,FLEN)
NAN_BOXED(43973,16,FLEN)
NAN_BOXED(11203,16,FLEN)
NAN_BOXED(14270,16,FLEN)
NAN_BOXED(43973,16,FLEN)
NAN_BOXED(11203,16,FLEN)
NAN_BOXED(14019,16,FLEN)
NAN_BOXED(49180,16,FLEN)
NAN_BOXED(15154,16,FLEN)
NAN_BOXED(14019,16,FLEN)
NAN_BOXED(49180,16,FLEN)
NAN_BOXED(15154,16,FLEN)
NAN_BOXED(14019,16,FLEN)
NAN_BOXED(49180,16,FLEN)
NAN_BOXED(15154,16,FLEN)
NAN_BOXED(14019,16,FLEN)
NAN_BOXED(49180,16,FLEN)
NAN_BOXED(15154,16,FLEN)
NAN_BOXED(14019,16,FLEN)
NAN_BOXED(49180,16,FLEN)
NAN_BOXED(15154,16,FLEN)
NAN_BOXED(12994,16,FLEN)
NAN_BOXED(49491,16,FLEN)
NAN_BOXED(14527,16,FLEN)
NAN_BOXED(12994,16,FLEN)
NAN_BOXED(49491,16,FLEN)
NAN_BOXED(14527,16,FLEN)
NAN_BOXED(12994,16,FLEN)
NAN_BOXED(49491,16,FLEN)
NAN_BOXED(14527,16,FLEN)
NAN_BOXED(12994,16,FLEN)
NAN_BOXED(49491,16,FLEN)
NAN_BOXED(14527,16,FLEN)
NAN_BOXED(12994,16,FLEN)
NAN_BOXED(49491,16,FLEN)
NAN_BOXED(14527,16,FLEN)
NAN_BOXED(15256,16,FLEN)
NAN_BOXED(42430,16,FLEN)
NAN_BOXED(10938,16,FLEN)
NAN_BOXED(15256,16,FLEN)
NAN_BOXED(42430,16,FLEN)
NAN_BOXED(10938,16,FLEN)
NAN_BOXED(15256,16,FLEN)
NAN_BOXED(42430,16,FLEN)
NAN_BOXED(10938,16,FLEN)
NAN_BOXED(15256,16,FLEN)
NAN_BOXED(42430,16,FLEN)
NAN_BOXED(10938,16,FLEN)
NAN_BOXED(15256,16,FLEN)
NAN_BOXED(42430,16,FLEN)
NAN_BOXED(10938,16,FLEN)
NAN_BOXED(15294,16,FLEN)
NAN_BOXED(46789,16,FLEN)
NAN_BOXED(14094,16,FLEN)
NAN_BOXED(15294,16,FLEN)
NAN_BOXED(46789,16,FLEN)
NAN_BOXED(14094,16,FLEN)
NAN_BOXED(15294,16,FLEN)
NAN_BOXED(46789,16,FLEN)
NAN_BOXED(14094,16,FLEN)
NAN_BOXED(15294,16,FLEN)
NAN_BOXED(46789,16,FLEN)
NAN_BOXED(14094,16,FLEN)
NAN_BOXED(15294,16,FLEN)
NAN_BOXED(46789,16,FLEN)
NAN_BOXED(14094,16,FLEN)
NAN_BOXED(14403,16,FLEN)
NAN_BOXED(45791,16,FLEN)
NAN_BOXED(12458,16,FLEN)
NAN_BOXED(14403,16,FLEN)
NAN_BOXED(45791,16,FLEN)
NAN_BOXED(12458,16,FLEN)
NAN_BOXED(14403,16,FLEN)
NAN_BOXED(45791,16,FLEN)
NAN_BOXED(12458,16,FLEN)
NAN_BOXED(14403,16,FLEN)
NAN_BOXED(45791,16,FLEN)
NAN_BOXED(12458,16,FLEN)
NAN_BOXED(14403,16,FLEN)
NAN_BOXED(45791,16,FLEN)
NAN_BOXED(12458,16,FLEN)
NAN_BOXED(14580,16,FLEN)
NAN_BOXED(48359,16,FLEN)
NAN_BOXED(14932,16,FLEN)
NAN_BOXED(14580,16,FLEN)
NAN_BOXED(48359,16,FLEN)
NAN_BOXED(14932,16,FLEN)
NAN_BOXED(14580,16,FLEN)
NAN_BOXED(48359,16,FLEN)
NAN_BOXED(14932,16,FLEN)
NAN_BOXED(14580,16,FLEN)
NAN_BOXED(48359,16,FLEN)
NAN_BOXED(14932,16,FLEN)
NAN_BOXED(14580,16,FLEN)
NAN_BOXED(48359,16,FLEN)
NAN_BOXED(14932,16,FLEN)
NAN_BOXED(14810,16,FLEN)
NAN_BOXED(48187,16,FLEN)
NAN_BOXED(14960,16,FLEN)
NAN_BOXED(14810,16,FLEN)
NAN_BOXED(48187,16,FLEN)
NAN_BOXED(14960,16,FLEN)
NAN_BOXED(14810,16,FLEN)
NAN_BOXED(48187,16,FLEN)
NAN_BOXED(14960,16,FLEN)
NAN_BOXED(14810,16,FLEN)
NAN_BOXED(48187,16,FLEN)
NAN_BOXED(14960,16,FLEN)
NAN_BOXED(14810,16,FLEN)
NAN_BOXED(48187,16,FLEN)
NAN_BOXED(14960,16,FLEN)
NAN_BOXED(14152,16,FLEN)
NAN_BOXED(48505,16,FLEN)
NAN_BOXED(14651,16,FLEN)
NAN_BOXED(14152,16,FLEN)
NAN_BOXED(48505,16,FLEN)
NAN_BOXED(14651,16,FLEN)
NAN_BOXED(14152,16,FLEN)
NAN_BOXED(48505,16,FLEN)
NAN_BOXED(14651,16,FLEN)
NAN_BOXED(14152,16,FLEN)
NAN_BOXED(48505,16,FLEN)
NAN_BOXED(14651,16,FLEN)
NAN_BOXED(14152,16,FLEN)
NAN_BOXED(48505,16,FLEN)
NAN_BOXED(14651,16,FLEN)
NAN_BOXED(13403,16,FLEN)
NAN_BOXED(49509,16,FLEN)
NAN_BOXED(14880,16,FLEN)
NAN_BOXED(13403,16,FLEN)
NAN_BOXED(49509,16,FLEN)
NAN_BOXED(14880,16,FLEN)
NAN_BOXED(13403,16,FLEN)
NAN_BOXED(49509,16,FLEN)
NAN_BOXED(14880,16,FLEN)
NAN_BOXED(13403,16,FLEN)
NAN_BOXED(49509,16,FLEN)
NAN_BOXED(14880,16,FLEN)
NAN_BOXED(13403,16,FLEN)
NAN_BOXED(49509,16,FLEN)
NAN_BOXED(14880,16,FLEN)
NAN_BOXED(14662,16,FLEN)
NAN_BOXED(48235,16,FLEN)
NAN_BOXED(14867,16,FLEN)
NAN_BOXED(14662,16,FLEN)
NAN_BOXED(48235,16,FLEN)
NAN_BOXED(14867,16,FLEN)
NAN_BOXED(14662,16,FLEN)
NAN_BOXED(48235,16,FLEN)
NAN_BOXED(14867,16,FLEN)
NAN_BOXED(14662,16,FLEN)
NAN_BOXED(48235,16,FLEN)
NAN_BOXED(14867,16,FLEN)
NAN_BOXED(14662,16,FLEN)
NAN_BOXED(48235,16,FLEN)
NAN_BOXED(14867,16,FLEN)
NAN_BOXED(10798,16,FLEN)
NAN_BOXED(49769,16,FLEN)
NAN_BOXED(12788,16,FLEN)
NAN_BOXED(10798,16,FLEN)
NAN_BOXED(49769,16,FLEN)
NAN_BOXED(12788,16,FLEN)
NAN_BOXED(10798,16,FLEN)
NAN_BOXED(49769,16,FLEN)
NAN_BOXED(12788,16,FLEN)
NAN_BOXED(10798,16,FLEN)
NAN_BOXED(49769,16,FLEN)
NAN_BOXED(12788,16,FLEN)
NAN_BOXED(10798,16,FLEN)
NAN_BOXED(49769,16,FLEN)
NAN_BOXED(12788,16,FLEN)
NAN_BOXED(12711,16,FLEN)
NAN_BOXED(49199,16,FLEN)
NAN_BOXED(13931,16,FLEN)
NAN_BOXED(12711,16,FLEN)
NAN_BOXED(49199,16,FLEN)
NAN_BOXED(13931,16,FLEN)
NAN_BOXED(12711,16,FLEN)
NAN_BOXED(49199,16,FLEN)
NAN_BOXED(13931,16,FLEN)
NAN_BOXED(12711,16,FLEN)
NAN_BOXED(49199,16,FLEN)
NAN_BOXED(13931,16,FLEN)
NAN_BOXED(12711,16,FLEN)
NAN_BOXED(49199,16,FLEN)
NAN_BOXED(13931,16,FLEN)
NAN_BOXED(14564,16,FLEN)
NAN_BOXED(48493,16,FLEN)
NAN_BOXED(15076,16,FLEN)
NAN_BOXED(14564,16,FLEN)
NAN_BOXED(48493,16,FLEN)
NAN_BOXED(15076,16,FLEN)
NAN_BOXED(14564,16,FLEN)
NAN_BOXED(48493,16,FLEN)
NAN_BOXED(15076,16,FLEN)
NAN_BOXED(14564,16,FLEN)
NAN_BOXED(48493,16,FLEN)
NAN_BOXED(15076,16,FLEN)
NAN_BOXED(14564,16,FLEN)
NAN_BOXED(48493,16,FLEN)
NAN_BOXED(15076,16,FLEN)
NAN_BOXED(12855,16,FLEN)
NAN_BOXED(49429,16,FLEN)
NAN_BOXED(14387,16,FLEN)
NAN_BOXED(12855,16,FLEN)
NAN_BOXED(49429,16,FLEN)
NAN_BOXED(14387,16,FLEN)
NAN_BOXED(12855,16,FLEN)
NAN_BOXED(49429,16,FLEN)
NAN_BOXED(14387,16,FLEN)
NAN_BOXED(12855,16,FLEN)
NAN_BOXED(49429,16,FLEN)
NAN_BOXED(14387,16,FLEN)
NAN_BOXED(12855,16,FLEN)
NAN_BOXED(49429,16,FLEN)
NAN_BOXED(14387,16,FLEN)
NAN_BOXED(15285,16,FLEN)
NAN_BOXED(47790,16,FLEN)
NAN_BOXED(15023,16,FLEN)
NAN_BOXED(15285,16,FLEN)
NAN_BOXED(47790,16,FLEN)
NAN_BOXED(15023,16,FLEN)
NAN_BOXED(15285,16,FLEN)
NAN_BOXED(47790,16,FLEN)
NAN_BOXED(15023,16,FLEN)
NAN_BOXED(15285,16,FLEN)
NAN_BOXED(47790,16,FLEN)
NAN_BOXED(15023,16,FLEN)
NAN_BOXED(15285,16,FLEN)
NAN_BOXED(47790,16,FLEN)
NAN_BOXED(15023,16,FLEN)
NAN_BOXED(15164,16,FLEN)
NAN_BOXED(46294,16,FLEN)
NAN_BOXED(13536,16,FLEN)
NAN_BOXED(15164,16,FLEN)
NAN_BOXED(46294,16,FLEN)
NAN_BOXED(13536,16,FLEN)
NAN_BOXED(15164,16,FLEN)
NAN_BOXED(46294,16,FLEN)
NAN_BOXED(13536,16,FLEN)
NAN_BOXED(15164,16,FLEN)
NAN_BOXED(46294,16,FLEN)
NAN_BOXED(13536,16,FLEN)
NAN_BOXED(15164,16,FLEN)
NAN_BOXED(46294,16,FLEN)
NAN_BOXED(13536,16,FLEN)
NAN_BOXED(12312,16,FLEN)
NAN_BOXED(50703,16,FLEN)
NAN_BOXED(14964,16,FLEN)
NAN_BOXED(12312,16,FLEN)
NAN_BOXED(50703,16,FLEN)
NAN_BOXED(14964,16,FLEN)
NAN_BOXED(12312,16,FLEN)
NAN_BOXED(50703,16,FLEN)
NAN_BOXED(14964,16,FLEN)
NAN_BOXED(12312,16,FLEN)
NAN_BOXED(50703,16,FLEN)
NAN_BOXED(14964,16,FLEN)
NAN_BOXED(12312,16,FLEN)
NAN_BOXED(50703,16,FLEN)
NAN_BOXED(14964,16,FLEN)
NAN_BOXED(13130,16,FLEN)
NAN_BOXED(49599,16,FLEN)
NAN_BOXED(14717,16,FLEN)
NAN_BOXED(13130,16,FLEN)
NAN_BOXED(49599,16,FLEN)
NAN_BOXED(14717,16,FLEN)
NAN_BOXED(13130,16,FLEN)
NAN_BOXED(49599,16,FLEN)
NAN_BOXED(14717,16,FLEN)
NAN_BOXED(13130,16,FLEN)
NAN_BOXED(49599,16,FLEN)
NAN_BOXED(14717,16,FLEN)
NAN_BOXED(13130,16,FLEN)
NAN_BOXED(49599,16,FLEN)
NAN_BOXED(14717,16,FLEN)
NAN_BOXED(13674,16,FLEN)
NAN_BOXED(46660,16,FLEN)
NAN_BOXED(12606,16,FLEN)
NAN_BOXED(13674,16,FLEN)
NAN_BOXED(46660,16,FLEN)
NAN_BOXED(12606,16,FLEN)
NAN_BOXED(13674,16,FLEN)
NAN_BOXED(46660,16,FLEN)
NAN_BOXED(12606,16,FLEN)
NAN_BOXED(13674,16,FLEN)
NAN_BOXED(46660,16,FLEN)
NAN_BOXED(12606,16,FLEN)
NAN_BOXED(13674,16,FLEN)
NAN_BOXED(46660,16,FLEN)
NAN_BOXED(12606,16,FLEN)
NAN_BOXED(13911,16,FLEN)
NAN_BOXED(47054,16,FLEN)
NAN_BOXED(13104,16,FLEN)
NAN_BOXED(13911,16,FLEN)
NAN_BOXED(47054,16,FLEN)
NAN_BOXED(13104,16,FLEN)
NAN_BOXED(13911,16,FLEN)
NAN_BOXED(47054,16,FLEN)
NAN_BOXED(13104,16,FLEN)
NAN_BOXED(13911,16,FLEN)
NAN_BOXED(47054,16,FLEN)
NAN_BOXED(13104,16,FLEN)
NAN_BOXED(13911,16,FLEN)
NAN_BOXED(47054,16,FLEN)
NAN_BOXED(13104,16,FLEN)
NAN_BOXED(14613,16,FLEN)
NAN_BOXED(48649,16,FLEN)
NAN_BOXED(15339,16,FLEN)
NAN_BOXED(14613,16,FLEN)
NAN_BOXED(48649,16,FLEN)
NAN_BOXED(15339,16,FLEN)
NAN_BOXED(14613,16,FLEN)
NAN_BOXED(48649,16,FLEN)
NAN_BOXED(15339,16,FLEN)
NAN_BOXED(14613,16,FLEN)
NAN_BOXED(48649,16,FLEN)
NAN_BOXED(15339,16,FLEN)
NAN_BOXED(14613,16,FLEN)
NAN_BOXED(48649,16,FLEN)
NAN_BOXED(15339,16,FLEN)
NAN_BOXED(14344,16,FLEN)
NAN_BOXED(47706,16,FLEN)
NAN_BOXED(14056,16,FLEN)
NAN_BOXED(14344,16,FLEN)
NAN_BOXED(47706,16,FLEN)
NAN_BOXED(14056,16,FLEN)
NAN_BOXED(14344,16,FLEN)
NAN_BOXED(47706,16,FLEN)
NAN_BOXED(14056,16,FLEN)
NAN_BOXED(14344,16,FLEN)
NAN_BOXED(47706,16,FLEN)
NAN_BOXED(14056,16,FLEN)
NAN_BOXED(14344,16,FLEN)
NAN_BOXED(47706,16,FLEN)
NAN_BOXED(14056,16,FLEN)
NAN_BOXED(14993,16,FLEN)
NAN_BOXED(47556,16,FLEN)
NAN_BOXED(14588,16,FLEN)
NAN_BOXED(14993,16,FLEN)
NAN_BOXED(47556,16,FLEN)
NAN_BOXED(14588,16,FLEN)
NAN_BOXED(14993,16,FLEN)
NAN_BOXED(47556,16,FLEN)
NAN_BOXED(14588,16,FLEN)
NAN_BOXED(14993,16,FLEN)
NAN_BOXED(47556,16,FLEN)
NAN_BOXED(14588,16,FLEN)
NAN_BOXED(14993,16,FLEN)
NAN_BOXED(47556,16,FLEN)
NAN_BOXED(14588,16,FLEN)
NAN_BOXED(14730,16,FLEN)
NAN_BOXED(48497,16,FLEN)
NAN_BOXED(15306,16,FLEN)
NAN_BOXED(14730,16,FLEN)
NAN_BOXED(48497,16,FLEN)
NAN_BOXED(15306,16,FLEN)
NAN_BOXED(14730,16,FLEN)
NAN_BOXED(48497,16,FLEN)
NAN_BOXED(15306,16,FLEN)
NAN_BOXED(14730,16,FLEN)
NAN_BOXED(48497,16,FLEN)
NAN_BOXED(15306,16,FLEN)
NAN_BOXED(14730,16,FLEN)
NAN_BOXED(48497,16,FLEN)
NAN_BOXED(15306,16,FLEN)
NAN_BOXED(14740,16,FLEN)
NAN_BOXED(47835,16,FLEN)
NAN_BOXED(14600,16,FLEN)
NAN_BOXED(14740,16,FLEN)
NAN_BOXED(47835,16,FLEN)
NAN_BOXED(14600,16,FLEN)
NAN_BOXED(14740,16,FLEN)
NAN_BOXED(47835,16,FLEN)
NAN_BOXED(14600,16,FLEN)
NAN_BOXED(14740,16,FLEN)
NAN_BOXED(47835,16,FLEN)
NAN_BOXED(14600,16,FLEN)
NAN_BOXED(14740,16,FLEN)
NAN_BOXED(47835,16,FLEN)
NAN_BOXED(14600,16,FLEN)
NAN_BOXED(13832,16,FLEN)
NAN_BOXED(47482,16,FLEN)
NAN_BOXED(13345,16,FLEN)
NAN_BOXED(13832,16,FLEN)
NAN_BOXED(47482,16,FLEN)
NAN_BOXED(13345,16,FLEN)
NAN_BOXED(13832,16,FLEN)
NAN_BOXED(47482,16,FLEN)
NAN_BOXED(13345,16,FLEN)
NAN_BOXED(12941,16,FLEN)
NAN_BOXED(46206,16,FLEN)
NAN_BOXED(11101,16,FLEN)
NAN_BOXED(12941,16,FLEN)
NAN_BOXED(46206,16,FLEN)
NAN_BOXED(11101,16,FLEN)
NAN_BOXED(12941,16,FLEN)
NAN_BOXED(46206,16,FLEN)
NAN_BOXED(11101,16,FLEN)
NAN_BOXED(13353,16,FLEN)
NAN_BOXED(46279,16,FLEN)
NAN_BOXED(11512,16,FLEN)
NAN_BOXED(13353,16,FLEN)
NAN_BOXED(46279,16,FLEN)
NAN_BOXED(11512,16,FLEN)
NAN_BOXED(15300,16,FLEN)
NAN_BOXED(47207,16,FLEN)
NAN_BOXED(14406,16,FLEN)
NAN_BOXED(11863,16,FLEN)
NAN_BOXED(51321,16,FLEN)
NAN_BOXED(15128,16,FLEN)
NAN_BOXED(14399,16,FLEN)
NAN_BOXED(48557,16,FLEN)
NAN_BOXED(14855,16,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x2_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x2_1:
    .fill 28*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_0:
    .fill 30*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_7:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_8:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_9:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_10:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_11:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_12:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_13:
    .fill 252*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
