# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.srcs/sources_1/bd/top/ip/top_zynq_ps_0/top_zynq_ps_0.xci
# IP: The module: 'top_zynq_ps_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.gen/sources_1/bd/top/ip/top_zynq_ps_0/top_zynq_ps_0.xdc
# XDC: The top module name and the constraint reference have the same name: 'top_zynq_ps_0'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: /home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.srcs/sources_1/bd/top/ip/top_zynq_ps_0/top_zynq_ps_0.xci
# IP: The module: 'top_zynq_ps_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.gen/sources_1/bd/top/ip/top_zynq_ps_0/top_zynq_ps_0.xdc
# XDC: The top module name and the constraint reference have the same name: 'top_zynq_ps_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
