// Seed: 1721748295
module module_0;
  uwire id_2 = -1'd0 - id_1, id_3;
  id_4(
      1, -1
  );
  assign module_1.id_2 = 0;
  wire id_5;
  module_2 modCall_1 (
      id_5,
      id_2,
      id_5
  );
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input supply0 id_2,
    output wire id_3
);
  wire id_5;
  assign id_3 = 1;
  module_0 modCall_1 ();
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wor id_4;
  tri0 id_5, id_6;
  uwire id_7, id_8;
  id_9(
      (-1), id_4 < "", id_6, id_8, 1, 1, id_7 || id_5, id_4, id_5, 1 & 1
  );
  wire id_10;
  wire id_11, id_12, id_13;
  assign module_0.id_2 = 0;
endmodule
