$date
	Mon Sep 08 14:46:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB_T $end
$var wire 1 ! Q $end
$var reg 1 " CLK $end
$var reg 1 # RST $end
$var reg 1 $ T $end
$scope module newT $end
$var wire 1 % T $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var reg 1 ( Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
1'
0&
0%
0$
1#
0"
x!
$end
#5
0(
0!
1"
1&
#7
0#
0'
#10
0"
0&
#15
1"
1&
#20
0"
0&
#25
1"
1&
#30
0"
0&
#35
1(
1!
1"
1&
1$
1%
#40
0"
0&
#45
0(
0!
1"
1&
#50
0"
0&
#55
1(
1!
1"
1&
#60
0"
0&
#65
0(
0!
1"
1&
#70
0"
0&
#75
1"
1&
0$
0%
#80
0"
0&
#85
1"
1&
#90
0"
0&
#95
1"
1&
1#
1'
#100
0"
0&
#101
0#
0'
#105
1"
1&
#110
0"
0&
#115
1"
1&
