
*** Running vivado
    with args -log system_microblaze_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_microblaze_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_microblaze_0_0.tcl -notrace
Command: synth_design -top system_microblaze_0_0 -part xc7z007sclg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12635 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1235.121 ; gain = 90.000 ; free physical = 8485 ; free virtual = 12997
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_0' [/ectf/pl/proj/test/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:147]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: system_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 1 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 1 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 2 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 0 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 0 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 1 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/ectf/pl/proj/test/bd/system/ipshared/4f30/hdl/microblaze_v10_0_vh_rfs.vhd:157134' bound to instance 'U0' of component 'MicroBlaze' [/ectf/pl/proj/test/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:869]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_0' (60#1) [/ectf/pl/proj/test/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:147]
WARNING: [Synth 8-3331] design MB_SRLC16E has unconnected port Config_Reset
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[1]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port Single_Step_N
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[1]
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design MB_RAMB36 has unconnected port ADDR_ENA
WARNING: [Synth 8-3331] design MB_RAMB36 has unconnected port ADDR_ENB
WARNING: [Synth 8-3331] design MB_RAMB36 has unconnected port CASCADEINREGA
WARNING: [Synth 8-3331] design MB_RAMB36 has unconnected port CASCADEINREGB
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1023]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1022]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1021]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1020]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1019]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1018]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1017]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1016]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1015]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1014]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1013]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1012]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1011]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1010]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1009]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1008]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1007]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1006]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1005]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1004]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1003]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1002]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1001]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[1000]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[999]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[998]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[997]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[996]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[995]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[994]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[993]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[992]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[991]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[990]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[989]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[988]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[987]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[986]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[985]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[984]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[983]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[982]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[981]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[980]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[979]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[978]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[977]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[976]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[975]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[974]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[973]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[972]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[971]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[970]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[969]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[968]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[967]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[966]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[965]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[964]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[963]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[962]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[961]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[960]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[959]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[958]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[957]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[956]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[955]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[954]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[953]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[952]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[951]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[950]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[949]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[948]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[947]
WARNING: [Synth 8-3331] design RAM_Module has unconnected port RAM_Static[946]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1568.387 ; gain = 423.266 ; free physical = 8287 ; free virtual = 12802
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1568.387 ; gain = 423.266 ; free physical = 8277 ; free virtual = 12793
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 739 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/ectf/pl/proj/test/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Finished Parsing XDC File [/ectf/pl/proj/test/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Parsing XDC File [/ectf/pl/proj/test/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/ectf/pl/proj/test/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/ectf/pl/proj/test/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [/ectf/pl/proj/test/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/ectf/pl/proj/test/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_microblaze_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_microblaze_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/ectf/pl/proj/test/test.runs/system_microblaze_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/ectf/pl/proj/test/test.runs/system_microblaze_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 468 instances were transformed.
  FDE => FDRE: 32 instances
  FDR => FDRE: 126 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 212 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1820.418 ; gain = 1.000 ; free physical = 8339 ; free virtual = 12793
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1820.418 ; gain = 675.297 ; free physical = 8582 ; free virtual = 13035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1820.418 ; gain = 675.297 ; free physical = 8582 ; free virtual = 13035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /ectf/pl/proj/test/test.runs/system_microblaze_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1820.418 ; gain = 675.297 ; free physical = 8586 ; free virtual = 13038
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "of_fsl_get" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "of_fsl_get" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "of_Sel_SPR_MSR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "branch_data_first" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "branch_data_first" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "save_sel_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_wen" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "branch_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_din_muxed" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_din_muxed" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trace_din_muxed" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 1820.418 ; gain = 675.297 ; free physical = 8690 ; free virtual = 13138
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 36    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	              512 Bit    Registers := 1     
	              198 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 38    
	               30 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 15    
	                2 Bit    Registers := 37    
	                1 Bit    Registers := 333   
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 21    
	   4 Input     32 Bit        Muxes := 5     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 22    
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 9     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 30    
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 166   
	   4 Input      3 Bit        Muxes := 15    
	   3 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 75    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 374   
	   8 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Streaming_AXI 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module interrupt_mode_converter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 150   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 62    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module mul_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Barrel_Shifter_gti 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Div_unit_gti 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 46    
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module IAXI_Interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Debug_Trace 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              198 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 11    
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 19    
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 30    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   4 Input      3 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 165   
	   3 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 57    
	   2 Input      1 Bit        Muxes := 120   
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 68    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 55    
	   5 Input      1 Bit        Muxes := 2     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Use_Trace.Debug_Trace_I/save_sel_reg[10][0] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[15]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[13]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[7]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[11]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[9]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Op_reg[22]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Arith_Shift_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Exclusive_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_bt_hit_hold_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Data_Flow_I/\Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_is_fpu_instr_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_DBUS.DAXI_Interface_I1/mem_access_failed_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_MSR_set_decode_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/\Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/\Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/FSL_Will_Break_reg)
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[2]' (FDCE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[3]' (FDCE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[4]' (FDCE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_Sel_SPR_EA_I_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_IBUS.IAXI_Interface_I1/M_AXI_IP_ARPROT_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_Instr_Excep_combo_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4012] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3228]' (FDR) to 'U0/LOCKSTEP_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[663]' (FDR) to 'U0/LOCKSTEP_Out_reg[497]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[662]' (FDR) to 'U0/LOCKSTEP_Out_reg[496]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[661]' (FDR) to 'U0/LOCKSTEP_Out_reg[495]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[660]' (FDR) to 'U0/LOCKSTEP_Out_reg[494]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[659]' (FDR) to 'U0/LOCKSTEP_Out_reg[493]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[658]' (FDR) to 'U0/LOCKSTEP_Out_reg[492]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[657]' (FDR) to 'U0/LOCKSTEP_Out_reg[491]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[656]' (FDR) to 'U0/LOCKSTEP_Out_reg[490]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[655]' (FDR) to 'U0/LOCKSTEP_Out_reg[489]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[654]' (FDR) to 'U0/LOCKSTEP_Out_reg[488]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[653]' (FDR) to 'U0/LOCKSTEP_Out_reg[487]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[652]' (FDR) to 'U0/LOCKSTEP_Out_reg[486]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[651]' (FDR) to 'U0/LOCKSTEP_Out_reg[485]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[650]' (FDR) to 'U0/LOCKSTEP_Out_reg[484]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[649]' (FDR) to 'U0/LOCKSTEP_Out_reg[483]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[648]' (FDR) to 'U0/LOCKSTEP_Out_reg[482]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[647]' (FDR) to 'U0/LOCKSTEP_Out_reg[481]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[646]' (FDR) to 'U0/LOCKSTEP_Out_reg[480]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[645]' (FDR) to 'U0/LOCKSTEP_Out_reg[479]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[644]' (FDR) to 'U0/LOCKSTEP_Out_reg[478]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[643]' (FDR) to 'U0/LOCKSTEP_Out_reg[477]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[642]' (FDR) to 'U0/LOCKSTEP_Out_reg[476]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[641]' (FDR) to 'U0/LOCKSTEP_Out_reg[475]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[640]' (FDR) to 'U0/LOCKSTEP_Out_reg[474]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[639]' (FDR) to 'U0/LOCKSTEP_Out_reg[473]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[638]' (FDR) to 'U0/LOCKSTEP_Out_reg[472]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[637]' (FDR) to 'U0/LOCKSTEP_Out_reg[471]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[636]' (FDR) to 'U0/LOCKSTEP_Out_reg[470]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[635]' (FDR) to 'U0/LOCKSTEP_Out_reg[469]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[634]' (FDR) to 'U0/LOCKSTEP_Out_reg[468]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[633]' (FDR) to 'U0/LOCKSTEP_Out_reg[467]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[632]' (FDR) to 'U0/LOCKSTEP_Out_reg[466]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[9]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_disable_interrupt_i_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[5]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[3]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[1]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[0]'
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_MSR_set_decode_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (wb_exception_kind_i_reg[27]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (wb_exception_kind_i_reg[29]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_Sel_SPR_EA_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Logic_Op_reg[0]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Logic_Op_reg[1]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Sign_Extend_Sel_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Pattern_Cmp_Sel_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Logic_Sel_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (of_set_MSR_EE_hold_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_set_MSR_EE_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_move_to_FSR_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (FSL_Will_Break_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Op_reg[23]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Op_reg[24]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Cond_reg[25]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Cond_reg[26]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Cond_reg[27]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_start_fpu_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Not_FPU_Instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_FSR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_is_fpu_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_potential_exception_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_SLR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_SHR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (wb_is_fpu_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_PVR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_SPR_PVR_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_is_load_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_DataBus_Read_Data_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_MEM_Res_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_is_mul_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (wb_is_mul_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_PVR_Select_reg[0]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_PVR_Select_reg[1]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_PVR_Select_reg[2]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_PVR_Select_reg[3]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_PVR_Select_reg[0]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_PVR_Select_reg[1]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_PVR_Select_reg[2]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_PVR_Select_reg[3]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_EA_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_write_icache_done_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_BTR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_ESR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_EAR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_EDR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_is_store_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_SW_Instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_word_access_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Word_Access_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (Using_FSL.ex_fsl_test_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_jump_hit_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (Trace_WB_Jump_Hit_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_Instr_Excep_combo_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_is_bs_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_EX_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_bt_hit_hold_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[31]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (Data_Flow_Logic_I/mem_FSL_No_reg[3]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (Data_Flow_Logic_I/mem_FSL_No_reg[2]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (Data_Flow_Logic_I/mem_FSL_No_reg[1]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (Data_Flow_Logic_I/mem_FSL_No_reg[0]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (Data_Flow_Logic_I/WB_FSL_No_reg[3]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (Data_Flow_Logic_I/WB_FSL_No_reg[2]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (Data_Flow_Logic_I/WB_FSL_No_reg[1]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (Data_Flow_Logic_I/WB_FSL_No_reg[0]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (Data_Flow_Logic_I/MEM_Not_FPU_Op_reg) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[24].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[722]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[717]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[713]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[712]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[708]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[705]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[630]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[628]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[551]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[547]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[546]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[542]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[539]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[464]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[462]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[461]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[460]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[456]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[455]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[454]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[450]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[447]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[296]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[295]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[294]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[290]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[284]' (FDR) to 'U0/LOCKSTEP_Out_reg[281]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/save_sel_reg[10][2]' (FD) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/save_sel_reg[9][0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 1820.418 ; gain = 675.297 ; free physical = 8615 ; free virtual = 13072
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:03 . Memory (MB): peak = 1820.418 ; gain = 675.297 ; free physical = 8449 ; free virtual = 12909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:07 . Memory (MB): peak = 1831.520 ; gain = 686.398 ; free physical = 8386 ; free virtual = 12851
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[11]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[13]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[12]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[7]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Byte_Access_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Doublet_Access_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_doublet_access_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[15].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[3].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[14].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[3].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[11].sync_bit/Single_Synchronize.use_async_reset.sync_reg' (FDC) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[3].sync_bit/Single_Synchronize.use_async_reset.sync_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:09 . Memory (MB): peak = 1839.527 ; gain = 694.406 ; free physical = 8379 ; free virtual = 12851
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:10 . Memory (MB): peak = 1839.527 ; gain = 694.406 ; free physical = 8382 ; free virtual = 12852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:10 . Memory (MB): peak = 1839.527 ; gain = 694.406 ; free physical = 8383 ; free virtual = 12853
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 1839.527 ; gain = 694.406 ; free physical = 8389 ; free virtual = 12854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 1839.527 ; gain = 694.406 ; free physical = 8389 ; free virtual = 12854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 1839.527 ; gain = 694.406 ; free physical = 8389 ; free virtual = 12854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 1839.527 ; gain = 694.406 ; free physical = 8389 ; free virtual = 12854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MicroBlaze  | MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | PC_Buffer_reg[3] | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | ibuffer_reg[3]   | 4      | 43         | 43     | 0       | 0      | 0      | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |AND2B1L   |     3|
|2     |CARRY4    |    22|
|3     |DSP48E1   |     1|
|4     |DSP48E1_1 |     1|
|5     |DSP48E1_2 |     1|
|6     |LUT1      |    27|
|7     |LUT2      |   136|
|8     |LUT3      |   317|
|9     |LUT4      |   260|
|10    |LUT5      |   595|
|11    |LUT6      |  1118|
|12    |LUT6_2    |    64|
|13    |MULT_AND  |     1|
|14    |MUXCY_L   |   208|
|15    |MUXF7     |   278|
|16    |RAM32M    |    16|
|17    |RAMB36E1  |     2|
|18    |SRL16E    |    91|
|19    |SRLC16E   |    16|
|20    |SRLC32E   |     1|
|21    |XORCY     |   158|
|22    |FDCE      |   194|
|23    |FDE       |    32|
|24    |FDR       |    93|
|25    |FDRE      |  2196|
|26    |FDS       |     1|
|27    |FDSE      |    72|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------+--------------------------------+------+
|      |Instance                                                                         |Module                          |Cells |
+------+---------------------------------------------------------------------------------+--------------------------------+------+
|1     |top                                                                              |                                |  5904|
|2     |  U0                                                                             |MicroBlaze                      |  5904|
|3     |    MicroBlaze_Core_I                                                            |MicroBlaze_Core                 |  5466|
|4     |      \Performance.Core                                                          |MicroBlaze_GTi                  |  5381|
|5     |        Data_Flow_I                                                              |Data_Flow_gti                   |  1561|
|6     |          ALU_I                                                                  |ALU                             |   124|
|7     |            \Use_Carry_Decoding.CarryIn_MUXCY                                    |MB_MUXCY_675                    |     1|
|8     |            \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                   |ALU_Bit__parameterized2         |     6|
|9     |              \Last_Bit.I_ALU_LUT_2                                              |MB_LUT4                         |     1|
|10    |              \Last_Bit.I_ALU_LUT_V5                                             |MB_LUT6__parameterized12        |     1|
|11    |              \Last_Bit.MULT_AND_I                                               |MB_MULT_AND                     |     1|
|12    |              \Last_Bit.MUXCY_XOR_I                                              |MB_MUXCY_XORCY_767              |     2|
|13    |              \Last_Bit.Pre_MUXCY_I                                              |MB_MUXCY_768                    |     1|
|14    |            \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                  |ALU_Bit                         |     4|
|15    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_765                   |     1|
|16    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_766              |     3|
|17    |            \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                  |ALU_Bit_676                     |     4|
|18    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_763                   |     1|
|19    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_764              |     3|
|20    |            \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                  |ALU_Bit_677                     |     4|
|21    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_761                   |     1|
|22    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_762              |     3|
|23    |            \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                  |ALU_Bit_678                     |     4|
|24    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_759                   |     1|
|25    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_760              |     3|
|26    |            \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                  |ALU_Bit_679                     |     4|
|27    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_757                   |     1|
|28    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_758              |     3|
|29    |            \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                  |ALU_Bit_680                     |     4|
|30    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_755                   |     1|
|31    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_756              |     3|
|32    |            \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                  |ALU_Bit_681                     |     4|
|33    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_753                   |     1|
|34    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_754              |     3|
|35    |            \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                  |ALU_Bit_682                     |     4|
|36    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_751                   |     1|
|37    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_752              |     3|
|38    |            \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                  |ALU_Bit_683                     |     4|
|39    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_749                   |     1|
|40    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_750              |     3|
|41    |            \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                  |ALU_Bit_684                     |     4|
|42    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_747                   |     1|
|43    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_748              |     3|
|44    |            \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                   |ALU_Bit_685                     |     4|
|45    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_745                   |     1|
|46    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_746              |     3|
|47    |            \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                  |ALU_Bit_686                     |     4|
|48    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_743                   |     1|
|49    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_744              |     3|
|50    |            \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                  |ALU_Bit_687                     |     4|
|51    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_741                   |     1|
|52    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_742              |     3|
|53    |            \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                  |ALU_Bit_688                     |     4|
|54    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_739                   |     1|
|55    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_740              |     3|
|56    |            \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                  |ALU_Bit_689                     |     4|
|57    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_737                   |     1|
|58    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_738              |     3|
|59    |            \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                  |ALU_Bit_690                     |     3|
|60    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_735                   |     1|
|61    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_736              |     2|
|62    |            \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                  |ALU_Bit_691                     |     3|
|63    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_733                   |     1|
|64    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_734              |     2|
|65    |            \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                  |ALU_Bit_692                     |     3|
|66    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_731                   |     1|
|67    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_732              |     2|
|68    |            \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                  |ALU_Bit_693                     |     3|
|69    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_729                   |     1|
|70    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_730              |     2|
|71    |            \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                  |ALU_Bit_694                     |     3|
|72    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_727                   |     1|
|73    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_728              |     2|
|74    |            \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                  |ALU_Bit_695                     |     3|
|75    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_725                   |     1|
|76    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_726              |     2|
|77    |            \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                   |ALU_Bit_696                     |     4|
|78    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_723                   |     1|
|79    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_724              |     3|
|80    |            \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                  |ALU_Bit_697                     |     3|
|81    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_721                   |     1|
|82    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_722              |     2|
|83    |            \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                  |ALU_Bit_698                     |     3|
|84    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_719                   |     1|
|85    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_720              |     2|
|86    |            \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                   |ALU_Bit_699                     |     4|
|87    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_717                   |     1|
|88    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_718              |     3|
|89    |            \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                   |ALU_Bit_700                     |     4|
|90    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_715                   |     1|
|91    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_716              |     3|
|92    |            \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                   |ALU_Bit_701                     |     4|
|93    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_713                   |     1|
|94    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_714              |     3|
|95    |            \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                   |ALU_Bit_702                     |     4|
|96    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_711                   |     1|
|97    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_712              |     3|
|98    |            \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                   |ALU_Bit_703                     |     4|
|99    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_709                   |     1|
|100   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_710              |     3|
|101   |            \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                   |ALU_Bit_704                     |     4|
|102   |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_707                   |     1|
|103   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_708              |     3|
|104   |            \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                   |ALU_Bit_705                     |     4|
|105   |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2                       |     1|
|106   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_706              |     3|
|107   |          Barrel_Shifter_I                                                       |Barrel_Shifter_gti              |   227|
|108   |            \Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                   |MB_LUT6__parameterized20        |     2|
|109   |            \Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                  |MB_LUT6__parameterized20_644    |     2|
|110   |            \Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                  |MB_LUT6__parameterized20_645    |     2|
|111   |            \Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                  |MB_LUT6__parameterized20_646    |     2|
|112   |            \Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                  |MB_LUT6__parameterized20_647    |     2|
|113   |            \Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                  |MB_LUT6__parameterized20_648    |     2|
|114   |            \Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                  |MB_LUT6__parameterized20_649    |     2|
|115   |            \Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                  |MB_LUT6__parameterized20_650    |     4|
|116   |            \Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                  |MB_LUT6__parameterized20_651    |     4|
|117   |            \Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                  |MB_LUT6__parameterized20_652    |     4|
|118   |            \Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                  |MB_LUT6__parameterized20_653    |     4|
|119   |            \Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                   |MB_LUT6__parameterized20_654    |     2|
|120   |            \Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                  |MB_LUT6__parameterized20_655    |     4|
|121   |            \Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                  |MB_LUT6__parameterized20_656    |     4|
|122   |            \Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                  |MB_LUT6__parameterized20_657    |     4|
|123   |            \Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                  |MB_LUT6__parameterized20_658    |     4|
|124   |            \Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                  |MB_LUT6__parameterized20_659    |     4|
|125   |            \Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                  |MB_LUT6__parameterized20_660    |     4|
|126   |            \Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                  |MB_LUT6__parameterized20_661    |     4|
|127   |            \Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                  |MB_LUT6__parameterized20_662    |     4|
|128   |            \Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                  |MB_LUT6__parameterized20_663    |     4|
|129   |            \Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                  |MB_LUT6__parameterized20_664    |     4|
|130   |            \Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                   |MB_LUT6__parameterized20_665    |     2|
|131   |            \Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                  |MB_LUT6__parameterized20_666    |     4|
|132   |            \Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                  |MB_LUT6__parameterized20_667    |     4|
|133   |            \Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                   |MB_LUT6__parameterized20_668    |     2|
|134   |            \Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                   |MB_LUT6__parameterized20_669    |     2|
|135   |            \Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                   |MB_LUT6__parameterized20_670    |     2|
|136   |            \Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                   |MB_LUT6__parameterized20_671    |     2|
|137   |            \Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                   |MB_LUT6__parameterized20_672    |     2|
|138   |            \Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                   |MB_LUT6__parameterized20_673    |     2|
|139   |            \Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                   |MB_LUT6__parameterized20_674    |     2|
|140   |          Byte_Doublet_Handle_gti_I                                              |Byte_Doublet_Handle_gti         |    45|
|141   |          Data_Flow_Logic_I                                                      |Data_Flow_Logic                 |    65|
|142   |            \Gen_Bits[0].MEM_EX_Result_Inst                                      |MB_FDRE_612                     |     1|
|143   |            \Gen_Bits[10].MEM_EX_Result_Inst                                     |MB_FDRE_613                     |     1|
|144   |            \Gen_Bits[11].MEM_EX_Result_Inst                                     |MB_FDRE_614                     |     1|
|145   |            \Gen_Bits[12].MEM_EX_Result_Inst                                     |MB_FDRE_615                     |     1|
|146   |            \Gen_Bits[13].MEM_EX_Result_Inst                                     |MB_FDRE_616                     |     1|
|147   |            \Gen_Bits[14].MEM_EX_Result_Inst                                     |MB_FDRE_617                     |     1|
|148   |            \Gen_Bits[15].MEM_EX_Result_Inst                                     |MB_FDRE_618                     |     1|
|149   |            \Gen_Bits[16].MEM_EX_Result_Inst                                     |MB_FDRE_619                     |     1|
|150   |            \Gen_Bits[17].MEM_EX_Result_Inst                                     |MB_FDRE_620                     |     1|
|151   |            \Gen_Bits[18].MEM_EX_Result_Inst                                     |MB_FDRE_621                     |     1|
|152   |            \Gen_Bits[19].MEM_EX_Result_Inst                                     |MB_FDRE_622                     |     1|
|153   |            \Gen_Bits[1].MEM_EX_Result_Inst                                      |MB_FDRE_623                     |     1|
|154   |            \Gen_Bits[20].MEM_EX_Result_Inst                                     |MB_FDRE_624                     |     1|
|155   |            \Gen_Bits[21].MEM_EX_Result_Inst                                     |MB_FDRE_625                     |     1|
|156   |            \Gen_Bits[22].MEM_EX_Result_Inst                                     |MB_FDRE_626                     |     1|
|157   |            \Gen_Bits[23].MEM_EX_Result_Inst                                     |MB_FDRE_627                     |     1|
|158   |            \Gen_Bits[24].MEM_EX_Result_Inst                                     |MB_FDRE_628                     |     1|
|159   |            \Gen_Bits[25].MEM_EX_Result_Inst                                     |MB_FDRE_629                     |     1|
|160   |            \Gen_Bits[26].MEM_EX_Result_Inst                                     |MB_FDRE_630                     |     1|
|161   |            \Gen_Bits[27].MEM_EX_Result_Inst                                     |MB_FDRE_631                     |     1|
|162   |            \Gen_Bits[28].MEM_EX_Result_Inst                                     |MB_FDRE_632                     |     1|
|163   |            \Gen_Bits[29].MEM_EX_Result_Inst                                     |MB_FDRE_633                     |     1|
|164   |            \Gen_Bits[2].MEM_EX_Result_Inst                                      |MB_FDRE_634                     |     1|
|165   |            \Gen_Bits[30].MEM_EX_Result_Inst                                     |MB_FDRE_635                     |     1|
|166   |            \Gen_Bits[31].MEM_EX_Result_Inst                                     |MB_FDRE_636                     |     1|
|167   |            \Gen_Bits[3].MEM_EX_Result_Inst                                      |MB_FDRE_637                     |     1|
|168   |            \Gen_Bits[4].MEM_EX_Result_Inst                                      |MB_FDRE_638                     |     1|
|169   |            \Gen_Bits[5].MEM_EX_Result_Inst                                      |MB_FDRE_639                     |     1|
|170   |            \Gen_Bits[6].MEM_EX_Result_Inst                                      |MB_FDRE_640                     |     1|
|171   |            \Gen_Bits[7].MEM_EX_Result_Inst                                      |MB_FDRE_641                     |     1|
|172   |            \Gen_Bits[8].MEM_EX_Result_Inst                                      |MB_FDRE_642                     |     1|
|173   |            \Gen_Bits[9].MEM_EX_Result_Inst                                      |MB_FDRE_643                     |     1|
|174   |          MUL_Unit_I                                                             |mul_unit                        |    20|
|175   |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2         |dsp_module__parameterized1      |     1|
|176   |              \Using_DSP48E1.DSP48E1_I1                                          |MB_DSP48E1__parameterized1      |     1|
|177   |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3         |dsp_module__parameterized3      |     1|
|178   |              \Using_DSP48E1.DSP48E1_I1                                          |MB_DSP48E1__parameterized3      |     1|
|179   |            \Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                  |dsp_module                      |     1|
|180   |              \Using_DSP48E1.DSP48E1_I1                                          |MB_DSP48E1                      |     1|
|181   |          Operand_Select_I                                                       |Operand_Select_gti              |   413|
|182   |            \Gen_Bit[0].MUXF7_I1                                                 |MB_MUXF7_580                    |     2|
|183   |            \Gen_Bit[10].MUXF7_I1                                                |MB_MUXF7_581                    |     3|
|184   |            \Gen_Bit[11].MUXF7_I1                                                |MB_MUXF7_582                    |     3|
|185   |            \Gen_Bit[12].MUXF7_I1                                                |MB_MUXF7_583                    |     3|
|186   |            \Gen_Bit[13].MUXF7_I1                                                |MB_MUXF7_584                    |     3|
|187   |            \Gen_Bit[14].MUXF7_I1                                                |MB_MUXF7_585                    |     3|
|188   |            \Gen_Bit[15].MUXF7_I1                                                |MB_MUXF7_586                    |     3|
|189   |            \Gen_Bit[16].MUXF7_I1                                                |MB_MUXF7_587                    |     3|
|190   |            \Gen_Bit[17].MUXF7_I1                                                |MB_MUXF7_588                    |     3|
|191   |            \Gen_Bit[18].MUXF7_I1                                                |MB_MUXF7_589                    |     3|
|192   |            \Gen_Bit[19].MUXF7_I1                                                |MB_MUXF7_590                    |     3|
|193   |            \Gen_Bit[1].MUXF7_I1                                                 |MB_MUXF7_591                    |     3|
|194   |            \Gen_Bit[20].MUXF7_I1                                                |MB_MUXF7_592                    |     3|
|195   |            \Gen_Bit[21].MUXF7_I1                                                |MB_MUXF7_593                    |     3|
|196   |            \Gen_Bit[22].MUXF7_I1                                                |MB_MUXF7_594                    |     3|
|197   |            \Gen_Bit[23].MUXF7_I1                                                |MB_MUXF7_595                    |     3|
|198   |            \Gen_Bit[24].MUXF7_I1                                                |MB_MUXF7_596                    |     1|
|199   |            \Gen_Bit[25].MUXF7_I1                                                |MB_MUXF7_597                    |     1|
|200   |            \Gen_Bit[26].MUXF7_I1                                                |MB_MUXF7_598                    |     1|
|201   |            \Gen_Bit[27].MUXF7_I1                                                |MB_MUXF7_599                    |     1|
|202   |            \Gen_Bit[28].MUXF7_I1                                                |MB_MUXF7_600                    |     1|
|203   |            \Gen_Bit[29].MUXF7_I1                                                |MB_MUXF7_601                    |     1|
|204   |            \Gen_Bit[2].MUXF7_I1                                                 |MB_MUXF7_602                    |     3|
|205   |            \Gen_Bit[30].MUXF7_I1                                                |MB_MUXF7_603                    |     1|
|206   |            \Gen_Bit[31].MUXF7_I1                                                |MB_MUXF7_604                    |     1|
|207   |            \Gen_Bit[3].MUXF7_I1                                                 |MB_MUXF7_605                    |     3|
|208   |            \Gen_Bit[4].MUXF7_I1                                                 |MB_MUXF7_606                    |     3|
|209   |            \Gen_Bit[5].MUXF7_I1                                                 |MB_MUXF7_607                    |     3|
|210   |            \Gen_Bit[6].MUXF7_I1                                                 |MB_MUXF7_608                    |     3|
|211   |            \Gen_Bit[7].MUXF7_I1                                                 |MB_MUXF7_609                    |     3|
|212   |            \Gen_Bit[8].MUXF7_I1                                                 |MB_MUXF7_610                    |     3|
|213   |            \Gen_Bit[9].MUXF7_I1                                                 |MB_MUXF7_611                    |     3|
|214   |          Register_File_I                                                        |Register_File_gti               |    16|
|215   |            \Using_LUT6.All_RAM32M[0].ram32m_i                                   |MB_RAM32M                       |     1|
|216   |            \Using_LUT6.All_RAM32M[10].ram32m_i                                  |MB_RAM32M_565                   |     1|
|217   |            \Using_LUT6.All_RAM32M[11].ram32m_i                                  |MB_RAM32M_566                   |     1|
|218   |            \Using_LUT6.All_RAM32M[12].ram32m_i                                  |MB_RAM32M_567                   |     1|
|219   |            \Using_LUT6.All_RAM32M[13].ram32m_i                                  |MB_RAM32M_568                   |     1|
|220   |            \Using_LUT6.All_RAM32M[14].ram32m_i                                  |MB_RAM32M_569                   |     1|
|221   |            \Using_LUT6.All_RAM32M[15].ram32m_i                                  |MB_RAM32M_570                   |     1|
|222   |            \Using_LUT6.All_RAM32M[1].ram32m_i                                   |MB_RAM32M_571                   |     1|
|223   |            \Using_LUT6.All_RAM32M[2].ram32m_i                                   |MB_RAM32M_572                   |     1|
|224   |            \Using_LUT6.All_RAM32M[3].ram32m_i                                   |MB_RAM32M_573                   |     1|
|225   |            \Using_LUT6.All_RAM32M[4].ram32m_i                                   |MB_RAM32M_574                   |     1|
|226   |            \Using_LUT6.All_RAM32M[5].ram32m_i                                   |MB_RAM32M_575                   |     1|
|227   |            \Using_LUT6.All_RAM32M[6].ram32m_i                                   |MB_RAM32M_576                   |     1|
|228   |            \Using_LUT6.All_RAM32M[7].ram32m_i                                   |MB_RAM32M_577                   |     1|
|229   |            \Using_LUT6.All_RAM32M[8].ram32m_i                                   |MB_RAM32M_578                   |     1|
|230   |            \Using_LUT6.All_RAM32M[9].ram32m_i                                   |MB_RAM32M_579                   |     1|
|231   |          Shift_Logic_Module_I                                                   |Shift_Logic_Module_gti          |     0|
|232   |          \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                   |MB_MUXCY_354                    |     1|
|233   |          \Using_DAXI_ALU_Carry.Post_MUXCY_I                                     |MB_MUXCY_355                    |     1|
|234   |          \Using_DAXI_ALU_Carry.direct_lut_INST                                  |MB_LUT6_2__parameterized1       |     1|
|235   |          \Using_Div_Unit.Div_unit_I1                                            |Div_unit_gti                    |   328|
|236   |            \FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_470              |     1|
|237   |            \FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_471              |     2|
|238   |            \FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_472              |     2|
|239   |            \FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_473              |     2|
|240   |            \FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_474              |     2|
|241   |            \FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_475              |     2|
|242   |            \FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_476              |     2|
|243   |            \FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_477              |     2|
|244   |            \FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_478              |     2|
|245   |            \FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_479              |     2|
|246   |            \FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_480              |     2|
|247   |            \FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_481              |     2|
|248   |            \FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_482              |     2|
|249   |            \FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_483              |     2|
|250   |            \FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_484              |     2|
|251   |            \FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_485              |     2|
|252   |            \FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_486              |     2|
|253   |            \FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_487              |     2|
|254   |            \FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_488              |     2|
|255   |            \FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_489              |     2|
|256   |            \FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_490              |     2|
|257   |            \FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_491              |     2|
|258   |            \FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_492              |     2|
|259   |            \FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_493              |     2|
|260   |            \FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_494              |     2|
|261   |            \FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_495              |     2|
|262   |            \FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_496              |     2|
|263   |            \FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_497              |     2|
|264   |            \FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_498              |     2|
|265   |            \FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_499              |     2|
|266   |            \FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_500              |     2|
|267   |            \FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_501              |     2|
|268   |            \FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                              |MB_MUXCY_XORCY_502              |     4|
|269   |            \FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                               |MB_LUT4__parameterized1         |     1|
|270   |            \FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                             |MB_MUXCY_XORCY_503              |     2|
|271   |            \FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                              |MB_LUT4__parameterized1_504     |     1|
|272   |            \FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                             |MB_MUXCY_XORCY_505              |     2|
|273   |            \FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                              |MB_LUT4__parameterized1_506     |     1|
|274   |            \FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                             |MB_MUXCY_XORCY_507              |     2|
|275   |            \FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                              |MB_LUT4__parameterized1_508     |     1|
|276   |            \FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                             |MB_MUXCY_XORCY_509              |     2|
|277   |            \FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                              |MB_LUT4__parameterized1_510     |     1|
|278   |            \FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                             |MB_MUXCY_XORCY_511              |     2|
|279   |            \FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                              |MB_LUT4__parameterized1_512     |     1|
|280   |            \FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                             |MB_MUXCY_XORCY_513              |     2|
|281   |            \FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                              |MB_LUT4__parameterized1_514     |     1|
|282   |            \FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                             |MB_MUXCY_XORCY_515              |     2|
|283   |            \FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                              |MB_LUT4__parameterized1_516     |     1|
|284   |            \FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                             |MB_MUXCY_XORCY_517              |     2|
|285   |            \FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                              |MB_LUT4__parameterized1_518     |     1|
|286   |            \FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                             |MB_MUXCY_XORCY_519              |     2|
|287   |            \FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                              |MB_LUT4__parameterized1_520     |     1|
|288   |            \FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                             |MB_MUXCY_XORCY_521              |     2|
|289   |            \FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                              |MB_LUT4__parameterized1_522     |     1|
|290   |            \FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                              |MB_MUXCY_XORCY_523              |     2|
|291   |            \FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                               |MB_LUT4__parameterized1_524     |     1|
|292   |            \FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                             |MB_MUXCY_XORCY_525              |     2|
|293   |            \FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                              |MB_LUT4__parameterized1_526     |     1|
|294   |            \FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                             |MB_MUXCY_XORCY_527              |     2|
|295   |            \FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                              |MB_LUT4__parameterized1_528     |     1|
|296   |            \FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                             |MB_MUXCY_XORCY_529              |     2|
|297   |            \FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                              |MB_LUT4__parameterized1_530     |     1|
|298   |            \FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                             |MB_MUXCY_XORCY_531              |     2|
|299   |            \FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                              |MB_LUT4__parameterized1_532     |     1|
|300   |            \FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                             |MB_MUXCY_XORCY_533              |     2|
|301   |            \FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                              |MB_LUT4__parameterized1_534     |     1|
|302   |            \FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                             |MB_MUXCY_XORCY_535              |     2|
|303   |            \FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                              |MB_LUT4__parameterized1_536     |     1|
|304   |            \FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                             |MB_MUXCY_XORCY_537              |     2|
|305   |            \FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                              |MB_LUT4__parameterized1_538     |     1|
|306   |            \FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                             |MB_MUXCY_XORCY_539              |     2|
|307   |            \FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                              |MB_LUT4__parameterized1_540     |     1|
|308   |            \FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                             |MB_MUXCY_XORCY_541              |     2|
|309   |            \FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                              |MB_LUT4__parameterized1_542     |     1|
|310   |            \FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                             |MB_MUXCY_XORCY_543              |     2|
|311   |            \FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                              |MB_LUT4__parameterized1_544     |     1|
|312   |            \FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                              |MB_MUXCY_XORCY_545              |     2|
|313   |            \FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                               |MB_LUT4__parameterized1_546     |     1|
|314   |            \FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                             |MB_MUXCY_XORCY_547              |     2|
|315   |            \FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                              |MB_LUT4__parameterized1_548     |     1|
|316   |            \FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                             |MB_MUXCY_XORCY_549              |     3|
|317   |            \FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                              |MB_LUT4__parameterized1_550     |     1|
|318   |            \FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                              |MB_MUXCY_XORCY_551              |     2|
|319   |            \FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                               |MB_LUT4__parameterized1_552     |     1|
|320   |            \FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                              |MB_MUXCY_XORCY_553              |     2|
|321   |            \FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                               |MB_LUT4__parameterized1_554     |     1|
|322   |            \FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                              |MB_MUXCY_XORCY_555              |     2|
|323   |            \FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                               |MB_LUT4__parameterized1_556     |     1|
|324   |            \FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                              |MB_MUXCY_XORCY_557              |     2|
|325   |            \FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                               |MB_LUT4__parameterized1_558     |     1|
|326   |            \FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                              |MB_MUXCY_XORCY_559              |     2|
|327   |            \FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                               |MB_LUT4__parameterized1_560     |     1|
|328   |            \FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                              |MB_MUXCY_XORCY_561              |     2|
|329   |            \FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                               |MB_LUT4__parameterized1_562     |     1|
|330   |            \FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                              |MB_MUXCY_XORCY_563              |     2|
|331   |            \FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                               |MB_LUT4__parameterized1_564     |     1|
|332   |          Zero_Detect_I                                                          |Zero_Detect_gti                 |    15|
|333   |            Part_Of_Zero_Carry_Start                                             |MB_MUXCY_463                    |     1|
|334   |            \Zero_Detecting[0].I_Part_Of_Zero_Detect                             |MB_MUXCY_464                    |     1|
|335   |            \Zero_Detecting[1].I_Part_Of_Zero_Detect                             |MB_MUXCY_465                    |     1|
|336   |            \Zero_Detecting[2].I_Part_Of_Zero_Detect                             |MB_MUXCY_466                    |     1|
|337   |            \Zero_Detecting[3].I_Part_Of_Zero_Detect                             |MB_MUXCY_467                    |     1|
|338   |            \Zero_Detecting[4].I_Part_Of_Zero_Detect                             |MB_MUXCY_468                    |     1|
|339   |            \Zero_Detecting[5].I_Part_Of_Zero_Detect                             |MB_MUXCY_469                    |     4|
|340   |          exception_registers_I1                                                 |exception_registers_gti         |   279|
|341   |            CarryIn_MUXCY                                                        |MB_MUXCY_368                    |     1|
|342   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5       |     1|
|343   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                         |MB_MUXCY_XORCY_369              |     5|
|344   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                           |MB_FDE                          |     1|
|345   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_370   |     1|
|346   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                        |MB_MUXCY_XORCY_371              |     7|
|347   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                          |MB_FDE_372                      |     1|
|348   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_373   |     1|
|349   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                        |MB_MUXCY_XORCY_374              |     7|
|350   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                          |MB_FDE_375                      |     1|
|351   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_376   |     1|
|352   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                        |MB_MUXCY_XORCY_377              |     7|
|353   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                          |MB_FDE_378                      |     1|
|354   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_379   |     1|
|355   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                        |MB_MUXCY_XORCY_380              |     7|
|356   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                          |MB_FDE_381                      |     1|
|357   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_382   |     1|
|358   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                        |MB_MUXCY_XORCY_383              |     7|
|359   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                          |MB_FDE_384                      |     1|
|360   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_385   |     1|
|361   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                        |MB_MUXCY_XORCY_386              |     7|
|362   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                          |MB_FDE_387                      |     1|
|363   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_388   |     1|
|364   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                        |MB_MUXCY_XORCY_389              |     7|
|365   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                          |MB_FDE_390                      |     1|
|366   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_391   |     1|
|367   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                        |MB_MUXCY_XORCY_392              |     7|
|368   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                          |MB_FDE_393                      |     1|
|369   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_394   |     1|
|370   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                        |MB_MUXCY_XORCY_395              |     7|
|371   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                          |MB_FDE_396                      |     1|
|372   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_397   |     1|
|373   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                        |MB_MUXCY_XORCY_398              |     7|
|374   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                          |MB_FDE_399                      |     1|
|375   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_400   |     1|
|376   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                         |MB_MUXCY_XORCY_401              |     7|
|377   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                           |MB_FDE_402                      |     1|
|378   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_403   |     1|
|379   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                        |MB_MUXCY_XORCY_404              |     7|
|380   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                          |MB_FDE_405                      |     1|
|381   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_406   |     1|
|382   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                        |MB_MUXCY_XORCY_407              |     7|
|383   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                          |MB_FDE_408                      |     1|
|384   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_409   |     1|
|385   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                        |MB_MUXCY_XORCY_410              |     7|
|386   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                          |MB_FDE_411                      |     1|
|387   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_412   |     1|
|388   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                        |MB_MUXCY_XORCY_413              |     7|
|389   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                          |MB_FDE_414                      |     1|
|390   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_415   |     1|
|391   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                        |MB_MUXCY_XORCY_416              |     6|
|392   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                          |MB_FDE_417                      |     1|
|393   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_418   |     1|
|394   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                        |MB_MUXCY_XORCY_419              |     6|
|395   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                          |MB_FDE_420                      |     1|
|396   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_421   |     1|
|397   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                        |MB_MUXCY_XORCY_422              |     6|
|398   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                          |MB_FDE_423                      |     1|
|399   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_424   |     1|
|400   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                        |MB_MUXCY_XORCY_425              |     6|
|401   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                          |MB_FDE_426                      |     1|
|402   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_427   |     1|
|403   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                        |MB_MUXCY_XORCY_428              |     6|
|404   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                          |MB_FDE_429                      |     1|
|405   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_430   |     1|
|406   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                        |MB_MUXCY_XORCY_431              |     6|
|407   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                          |MB_FDE_432                      |     1|
|408   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_433   |     1|
|409   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                         |MB_MUXCY_XORCY_434              |     7|
|410   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                           |MB_FDE_435                      |     1|
|411   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_436   |     1|
|412   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                        |MB_MUXCY_XORCY_437              |     6|
|413   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                          |MB_FDE_438                      |     1|
|414   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_439   |     1|
|415   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                        |MB_MUXCY_XORCY_440              |     6|
|416   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                          |MB_FDE_441                      |     1|
|417   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_442   |     1|
|418   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                         |MB_MUXCY_XORCY_443              |     7|
|419   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                           |MB_FDE_444                      |     1|
|420   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_445   |     1|
|421   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                         |MB_MUXCY_XORCY_446              |     7|
|422   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                           |MB_FDE_447                      |     1|
|423   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_448   |     1|
|424   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                         |MB_MUXCY_XORCY_449              |     7|
|425   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                           |MB_FDE_450                      |     1|
|426   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_451   |     1|
|427   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                         |MB_MUXCY_XORCY_452              |     7|
|428   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                           |MB_FDE_453                      |     1|
|429   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_454   |     1|
|430   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                         |MB_MUXCY_XORCY_455              |     7|
|431   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                           |MB_FDE_456                      |     1|
|432   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_457   |     1|
|433   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                         |MB_MUXCY_XORCY_458              |     7|
|434   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                           |MB_FDE_459                      |     1|
|435   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_460   |     1|
|436   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                         |MB_MUXCY_XORCY_461              |     7|
|437   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                           |MB_FDE_462                      |     1|
|438   |          msr_reg_i                                                              |msr_reg_gti                     |    26|
|439   |            \MEM_MSR_Bits[25].Using_FDR.MSR_I                                    |MB_FDR_356                      |     3|
|440   |            \MEM_MSR_Bits[27].Using_FDR.MSR_I                                    |MB_FDR_357                      |     2|
|441   |            \MEM_MSR_Bits[28].Using_FDR.MSR_I                                    |MB_FDR_358                      |     2|
|442   |            \MEM_MSR_Bits[29].Using_FDR.MSR_I                                    |MB_FDR_359                      |     3|
|443   |            \MEM_MSR_Bits[30].Using_FDR.MSR_I                                    |MB_FDR_360                      |     3|
|444   |            \OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                               |MB_FDR_361                      |     1|
|445   |            \OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I                               |MB_FDR_362                      |     1|
|446   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                               |MB_FDR_363                      |     1|
|447   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                               |MB_FDR_364                      |     2|
|448   |            \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                               |MB_FDR_365                      |     1|
|449   |            \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                               |MB_FDR_366                      |     1|
|450   |            \OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                               |MB_FDR_367                      |     1|
|451   |        Decode_I                                                                 |Decode_gti                      |  1414|
|452   |          PC_Module_I                                                            |PC_Module_gti                   |   347|
|453   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_261                      |     3|
|454   |            \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                            |MB_MUXF7_262                    |     2|
|455   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_263                      |     3|
|456   |            \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                           |MB_MUXF7_264                    |     2|
|457   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_265                      |     3|
|458   |            \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                           |MB_MUXF7_266                    |     2|
|459   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_267                      |     3|
|460   |            \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                           |MB_MUXF7_268                    |     2|
|461   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_269                      |     3|
|462   |            \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                           |MB_MUXF7_270                    |     2|
|463   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_271                      |     3|
|464   |            \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                           |MB_MUXF7_272                    |     2|
|465   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_273                      |     3|
|466   |            \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                           |MB_MUXF7_274                    |     2|
|467   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_275                      |     3|
|468   |            \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                           |MB_MUXF7_276                    |     2|
|469   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_277                      |     3|
|470   |            \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                           |MB_MUXF7_278                    |     2|
|471   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_279                      |     3|
|472   |            \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                           |MB_MUXF7_280                    |     2|
|473   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_281                      |     3|
|474   |            \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                           |MB_MUXF7_282                    |     2|
|475   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_283                      |     3|
|476   |            \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                            |MB_MUXF7_284                    |     2|
|477   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_285                      |     3|
|478   |            \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                           |MB_MUXF7_286                    |     2|
|479   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_287                      |     3|
|480   |            \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                           |MB_MUXF7_288                    |     2|
|481   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_289                      |     3|
|482   |            \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                           |MB_MUXF7_290                    |     2|
|483   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_291                      |     3|
|484   |            \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                           |MB_MUXF7_292                    |     2|
|485   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_293                      |     3|
|486   |            \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                           |MB_MUXF7_294                    |     2|
|487   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_295                      |     3|
|488   |            \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                           |MB_MUXF7_296                    |     2|
|489   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_297                      |     3|
|490   |            \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                           |MB_MUXF7_298                    |     2|
|491   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_299                      |     3|
|492   |            \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                           |MB_MUXF7_300                    |     2|
|493   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_301                      |     3|
|494   |            \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                           |MB_MUXF7_302                    |     2|
|495   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_303                      |     3|
|496   |            \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                           |MB_MUXF7_304                    |     2|
|497   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_305                      |     3|
|498   |            \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                            |MB_MUXF7_306                    |     2|
|499   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_307                      |     3|
|500   |            \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                           |MB_MUXF7_308                    |     2|
|501   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_309                      |     3|
|502   |            \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                           |MB_MUXF7_310                    |     2|
|503   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_311                      |     3|
|504   |            \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                            |MB_MUXF7_312                    |     2|
|505   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_313                      |     3|
|506   |            \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                            |MB_MUXF7_314                    |     2|
|507   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_315                      |     3|
|508   |            \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                            |MB_MUXF7_316                    |     2|
|509   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_317                      |     3|
|510   |            \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                            |MB_MUXF7_318                    |     2|
|511   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_319                      |     3|
|512   |            \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                            |MB_MUXF7_320                    |     2|
|513   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_321                      |     3|
|514   |            \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                            |MB_MUXF7_322                    |     2|
|515   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_323                      |     3|
|516   |            \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                            |MB_MUXF7_324                    |     2|
|517   |            \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                   |MB_MUXCY_XORCY                  |     1|
|518   |            \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_325              |     2|
|519   |            \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_326              |     2|
|520   |            \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_327              |     2|
|521   |            \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_328              |     2|
|522   |            \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_329              |     2|
|523   |            \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_330              |     2|
|524   |            \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_331              |     2|
|525   |            \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_332              |     2|
|526   |            \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_333              |     2|
|527   |            \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_334              |     2|
|528   |            \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_335              |     2|
|529   |            \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_336              |     2|
|530   |            \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_337              |     2|
|531   |            \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_338              |     2|
|532   |            \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_339              |     2|
|533   |            \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_340              |     2|
|534   |            \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_341              |     2|
|535   |            \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_342              |     2|
|536   |            \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_343              |     2|
|537   |            \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_344              |     2|
|538   |            \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_345              |     2|
|539   |            \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_346              |     2|
|540   |            \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_347              |     2|
|541   |            \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_348              |     2|
|542   |            \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_349              |     2|
|543   |            \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_350              |     2|
|544   |            \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_351              |     2|
|545   |            \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_352              |     2|
|546   |            \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_353              |     2|
|547   |          PreFetch_Buffer_I1                                                     |PreFetch_Buffer_gti             |   351|
|548   |            \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                  |MB_FDR_167                      |     4|
|549   |            \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                              |MB_LUT6                         |     1|
|550   |            \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                  |MB_FDR_168                      |     4|
|551   |            \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                              |MB_LUT6_169                     |     1|
|552   |            \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                  |MB_FDR_170                      |     1|
|553   |            \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                              |MB_LUT6_171                     |     1|
|554   |            \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                  |MB_FDR_172                      |    43|
|555   |            \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                              |MB_LUT6_173                     |     1|
|556   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6     |MB_LUT6__parameterized2         |     1|
|557   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                 |MB_MUXF7                        |     2|
|558   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_174                      |    10|
|559   |            \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                         |MB_MUXF7_175                    |     1|
|560   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_176                      |     3|
|561   |            \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                        |MB_MUXF7_177                    |     1|
|562   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_178                      |     1|
|563   |            \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                        |MB_MUXF7_179                    |     1|
|564   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_180                      |     1|
|565   |            \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                        |MB_MUXF7_181                    |     1|
|566   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_182                      |     2|
|567   |            \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                        |MB_MUXF7_183                    |     1|
|568   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_184                      |     2|
|569   |            \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                        |MB_MUXF7_185                    |     1|
|570   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_186                      |     1|
|571   |            \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                        |MB_MUXF7_187                    |     1|
|572   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_188                      |     4|
|573   |            \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                        |MB_MUXF7_189                    |     1|
|574   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_190                      |     7|
|575   |            \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                        |MB_MUXF7_191                    |     1|
|576   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_192                      |     2|
|577   |            \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                        |MB_MUXF7_193                    |     1|
|578   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_194                      |     1|
|579   |            \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                        |MB_MUXF7_195                    |     1|
|580   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_196                      |    21|
|581   |            \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                         |MB_MUXF7_197                    |     1|
|582   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_198                      |     1|
|583   |            \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                        |MB_MUXF7_199                    |     1|
|584   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_200                      |     5|
|585   |            \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                        |MB_MUXF7_201                    |     1|
|586   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_202                      |     3|
|587   |            \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                        |MB_MUXF7_203                    |     1|
|588   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_204                      |     2|
|589   |            \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                        |MB_MUXF7_205                    |     1|
|590   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_206                      |     1|
|591   |            \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                        |MB_MUXF7_207                    |     1|
|592   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_208                      |     1|
|593   |            \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                        |MB_MUXF7_209                    |     1|
|594   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_210                      |     2|
|595   |            \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                        |MB_MUXF7_211                    |     1|
|596   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_212                      |     2|
|597   |            \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                        |MB_MUXF7_213                    |     1|
|598   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_214                      |     1|
|599   |            \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                        |MB_MUXF7_215                    |     1|
|600   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_216                      |     1|
|601   |            \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                        |MB_MUXF7_217                    |     1|
|602   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_218                      |    38|
|603   |            \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                         |MB_MUXF7_219                    |     1|
|604   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_220                      |     4|
|605   |            \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                        |MB_MUXF7_221                    |     1|
|606   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_222                      |     1|
|607   |            \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                        |MB_MUXF7_223                    |     1|
|608   |            \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                          |MB_FDR_224                      |     6|
|609   |            \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                        |MB_MUXF7_225                    |     1|
|610   |            \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                          |MB_FDR_226                      |     2|
|611   |            \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                        |MB_MUXF7_227                    |     1|
|612   |            \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                          |MB_FDR_228                      |     4|
|613   |            \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                        |MB_MUXF7_229                    |     1|
|614   |            \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                          |MB_FDR_230                      |     1|
|615   |            \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                        |MB_MUXF7_231                    |     1|
|616   |            \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                          |MB_FDR_232                      |     1|
|617   |            \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                        |MB_MUXF7_233                    |     1|
|618   |            \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                          |MB_FDR_234                      |     5|
|619   |            \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                        |MB_MUXF7_235                    |     1|
|620   |            \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                          |MB_FDR_236                      |    14|
|621   |            \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                        |MB_MUXF7_237                    |     1|
|622   |            \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                          |MB_FDR_238                      |     2|
|623   |            \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                        |MB_MUXF7_239                    |     1|
|624   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_240                      |     7|
|625   |            \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                         |MB_MUXF7_241                    |     1|
|626   |            \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                          |MB_FDR_242                      |     1|
|627   |            \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                        |MB_MUXF7_243                    |     1|
|628   |            \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                          |MB_FDR_244                      |     2|
|629   |            \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                        |MB_MUXF7_245                    |     1|
|630   |            \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                          |MB_FDR_246                      |     3|
|631   |            \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                        |MB_MUXF7_247                    |     1|
|632   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_248                      |     8|
|633   |            \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                         |MB_MUXF7_249                    |     1|
|634   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_250                      |    15|
|635   |            \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                         |MB_MUXF7_251                    |     1|
|636   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_252                      |     4|
|637   |            \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                         |MB_MUXF7_253                    |     1|
|638   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_254                      |     3|
|639   |            \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                         |MB_MUXF7_255                    |     1|
|640   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_256                      |     1|
|641   |            \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                         |MB_MUXF7_257                    |     1|
|642   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_258                      |     5|
|643   |            \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                         |MB_MUXF7_259                    |     1|
|644   |            Last_Sel_DFF                                                         |MB_FDS                          |     1|
|645   |            Mux_Select_Empty_LUT6                                                |MB_LUT6__parameterized4         |     1|
|646   |            Mux_Select_OF_Valid_LUT6                                             |MB_LUT6__parameterized6         |     1|
|647   |            OF_Valid_DFF                                                         |MB_FDR_260                      |     1|
|648   |          \Use_MuxCy[10].OF_Piperun_Stage                                        |carry_and                       |     1|
|649   |            MUXCY_I                                                              |MB_MUXCY_166                    |     1|
|650   |          \Use_MuxCy[11].OF_Piperun_Stage                                        |carry_and_109                   |     7|
|651   |            MUXCY_I                                                              |MB_MUXCY_165                    |     7|
|652   |          \Use_MuxCy[1].OF_Piperun_Stage                                         |carry_and_110                   |     3|
|653   |            MUXCY_I                                                              |MB_MUXCY_164                    |     3|
|654   |          \Use_MuxCy[2].OF_Piperun_Stage                                         |carry_and_111                   |     2|
|655   |            MUXCY_I                                                              |MB_MUXCY_163                    |     2|
|656   |          \Use_MuxCy[3].OF_Piperun_Stage                                         |carry_and_112                   |    16|
|657   |            MUXCY_I                                                              |MB_MUXCY_162                    |    16|
|658   |          \Use_MuxCy[4].OF_Piperun_Stage                                         |carry_and_113                   |     1|
|659   |            MUXCY_I                                                              |MB_MUXCY_161                    |     1|
|660   |          \Use_MuxCy[5].OF_Piperun_Stage                                         |carry_and_114                   |     1|
|661   |            MUXCY_I                                                              |MB_MUXCY_160                    |     1|
|662   |          \Use_MuxCy[6].OF_Piperun_Stage                                         |carry_and_115                   |     1|
|663   |            MUXCY_I                                                              |MB_MUXCY_159                    |     1|
|664   |          \Use_MuxCy[7].OF_Piperun_Stage                                         |carry_and_116                   |     1|
|665   |            MUXCY_I                                                              |MB_MUXCY_158                    |     1|
|666   |          \Use_MuxCy[8].OF_Piperun_Stage                                         |carry_and_117                   |     1|
|667   |            MUXCY_I                                                              |MB_MUXCY_157                    |     1|
|668   |          \Use_MuxCy[9].OF_Piperun_Stage                                         |carry_and_118                   |     1|
|669   |            MUXCY_I                                                              |MB_MUXCY_156                    |     1|
|670   |          \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                            |MB_FDRE_119                     |     2|
|671   |          \Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                            |MB_FDRE_120                     |     3|
|672   |          \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                            |MB_FDRE_121                     |     2|
|673   |          \Using_FPGA_2.ex_byte_access_i_Inst                                    |MB_FDRE_122                     |    33|
|674   |          \Using_FPGA_2.ex_doublet_access_i_Inst                                 |MB_FDRE_123                     |     3|
|675   |          \Using_FPGA_2.ex_is_load_instr_Inst                                    |MB_FDRE_124                     |     5|
|676   |          \Using_FPGA_2.ex_is_lwx_instr_Inst                                     |MB_FDRE_125                     |     5|
|677   |          \Using_FPGA_2.ex_is_swx_instr_Inst                                     |MB_FDRE_126                     |     3|
|678   |          \Using_FPGA_2.ex_load_store_instr_Inst                                 |MB_FDRE_127                     |     6|
|679   |          \Using_FPGA_2.ex_reverse_mem_access_inst                               |MB_FDRE_128                     |     1|
|680   |          \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                              |MB_FDRE_129                     |     6|
|681   |          \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                               |MB_FDR                          |     2|
|682   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                      |MB_LUT6__parameterized8         |     2|
|683   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                      |MB_LUT6__parameterized10        |     1|
|684   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                      |MB_LUT6__parameterized8_130     |     1|
|685   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                      |MB_LUT6__parameterized10_131    |     1|
|686   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                      |MB_LUT6__parameterized8_132     |     1|
|687   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                      |MB_LUT6__parameterized10_133    |     1|
|688   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                     |MB_LUT6__parameterized8_134     |     2|
|689   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                     |MB_LUT6__parameterized10_135    |     1|
|690   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                     |MB_LUT6__parameterized8_136     |     1|
|691   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                     |MB_LUT6__parameterized10_137    |     1|
|692   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                     |MB_LUT6__parameterized8_138     |     1|
|693   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                     |MB_LUT6__parameterized10_139    |     1|
|694   |          \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                      |carry_and_140                   |     1|
|695   |            MUXCY_I                                                              |MB_MUXCY_155                    |     1|
|696   |          if_pc_incr_carry_and_0                                                 |carry_and_141                   |     2|
|697   |            MUXCY_I                                                              |MB_MUXCY_154                    |     2|
|698   |          if_pc_incr_carry_and_3                                                 |carry_and_142                   |     1|
|699   |            MUXCY_I                                                              |MB_MUXCY_153                    |     1|
|700   |          jump_logic_I1                                                          |jump_logic                      |    66|
|701   |            MUXCY_JUMP_CARRY                                                     |MB_MUXCY_147                    |     3|
|702   |            MUXCY_JUMP_CARRY2                                                    |MB_MUXCY_148                    |     3|
|703   |            MUXCY_JUMP_CARRY3                                                    |MB_MUXCY_149                    |     2|
|704   |            MUXCY_JUMP_CARRY4                                                    |MB_MUXCY_150                    |     2|
|705   |            MUXCY_JUMP_CARRY5                                                    |MB_MUXCY_151                    |     1|
|706   |            MUXCY_JUMP_CARRY6                                                    |MB_MUXCY_152                    |    46|
|707   |          mem_PipeRun_carry_and                                                  |carry_and_143                   |     7|
|708   |            MUXCY_I                                                              |MB_MUXCY_146                    |     7|
|709   |          mem_wait_on_ready_N_carry_or                                           |carry_or_144                    |     2|
|710   |            MUXCY_I                                                              |MB_MUXCY_145                    |     2|
|711   |        \Use_DBUS.DAXI_Interface_I1                                              |DAXI_interface                  |   106|
|712   |        \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                |MB_AND2B1L                      |     1|
|713   |        \Use_Debug_Logic.Master_Core.Debug_Perf                                  |Debug                           |  2072|
|714   |          \Serial_Dbg_Intf.SRL16E_1                                              |MB_SRL16E                       |     4|
|715   |          \Serial_Dbg_Intf.SRL16E_2                                              |MB_SRL16E__parameterized1       |     3|
|716   |          \Serial_Dbg_Intf.SRL16E_3                                              |MB_SRL16E__parameterized9       |     1|
|717   |          \Serial_Dbg_Intf.SRL16E_4                                              |MB_SRL16E__parameterized11      |     3|
|718   |          \Serial_Dbg_Intf.SRL16E_7                                              |MB_SRL16E__parameterized7       |     1|
|719   |          \Serial_Dbg_Intf.SRL16E_8                                              |MB_SRL16E__parameterized7_33    |     1|
|720   |          \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                 |MB_SRL16E__parameterized3       |     1|
|721   |          \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                 |MB_SRL16E__parameterized5       |     1|
|722   |          \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                 |MB_SRL16E__parameterized7_34    |     1|
|723   |          \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                 |MB_SRL16E__parameterized7_35    |     2|
|724   |          \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                 |MB_SRL16E__parameterized3_36    |     1|
|725   |          \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                 |MB_SRL16E__parameterized5_37    |     1|
|726   |          \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                 |MB_SRL16E__parameterized7_38    |     1|
|727   |          \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                 |MB_SRL16E__parameterized7_39    |     1|
|728   |          \Serial_Dbg_Intf.Use_Extended_Features.SRL16E_10                       |MB_SRL16E__parameterized7_40    |     1|
|729   |          \Serial_Dbg_Intf.Use_Extended_Features.SRL16E_9                        |MB_SRL16E__parameterized13      |     1|
|730   |          \Serial_Dbg_Intf.sync_dbg_brk_hit                                      |mb_sync_bit__parameterized4     |     1|
|731   |          \Serial_Dbg_Intf.sync_dbg_hit                                          |mb_sync_vec                     |     2|
|732   |            \sync_bits[0].sync_bit                                               |mb_sync_bit__parameterized4_107 |     1|
|733   |            \sync_bits[1].sync_bit                                               |mb_sync_bit__parameterized4_108 |     1|
|734   |          \Serial_Dbg_Intf.sync_dbg_wakeup                                       |mb_sync_bit__parameterized1_41  |     3|
|735   |          \Serial_Dbg_Intf.sync_pause                                            |mb_sync_bit__parameterized4_42  |     1|
|736   |          \Serial_Dbg_Intf.sync_running_clock                                    |mb_sync_bit__parameterized4_43  |     1|
|737   |          \Serial_Dbg_Intf.sync_sample                                           |mb_sync_vec__parameterized1     |    30|
|738   |            \sync_bits[0].sync_bit                                               |mb_sync_bit_97                  |     3|
|739   |            \sync_bits[1].sync_bit                                               |mb_sync_bit_98                  |     3|
|740   |            \sync_bits[2].sync_bit                                               |mb_sync_bit_99                  |     4|
|741   |            \sync_bits[3].sync_bit                                               |mb_sync_bit_100                 |     3|
|742   |            \sync_bits[4].sync_bit                                               |mb_sync_bit_101                 |     3|
|743   |            \sync_bits[5].sync_bit                                               |mb_sync_bit_102                 |     2|
|744   |            \sync_bits[6].sync_bit                                               |mb_sync_bit_103                 |     3|
|745   |            \sync_bits[7].sync_bit                                               |mb_sync_bit_104                 |     4|
|746   |            \sync_bits[8].sync_bit                                               |mb_sync_bit_105                 |     3|
|747   |            \sync_bits[9].sync_bit                                               |mb_sync_bit_106                 |     2|
|748   |          \Serial_Dbg_Intf.sync_sleep                                            |mb_sync_bit__parameterized4_44  |     1|
|749   |          \Serial_Dbg_Intf.sync_stop_CPU                                         |mb_sync_bit__parameterized4_45  |     1|
|750   |          \Use_Trace.Debug_Trace_I                                               |Debug_Trace                     |  1575|
|751   |            \Embedded_Trace.Embedded_Trace_Buffer                                |RAM_Module                      |    56|
|752   |              \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                |MB_RAMB36                       |     1|
|753   |              \Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1                |MB_RAMB36_96                    |    55|
|754   |            \Embedded_Trace.Serial_Dbg_Intf.sync_sample                          |mb_sync_bit_84                  |     3|
|755   |            \Serial_Dbg_Intf.sync_cc_overflow                                    |mb_sync_bit__parameterized4_85  |     2|
|756   |            \Serial_Dbg_Intf.sync_sample                                         |mb_sync_vec__parameterized3     |    31|
|757   |              \sync_bits[0].sync_bit                                             |mb_sync_bit_87                  |     3|
|758   |              \sync_bits[1].sync_bit                                             |mb_sync_bit_88                  |     3|
|759   |              \sync_bits[2].sync_bit                                             |mb_sync_bit_89                  |     3|
|760   |              \sync_bits[3].sync_bit                                             |mb_sync_bit_90                  |     3|
|761   |              \sync_bits[4].sync_bit                                             |mb_sync_bit_91                  |     5|
|762   |              \sync_bits[5].sync_bit                                             |mb_sync_bit_92                  |     6|
|763   |              \sync_bits[6].sync_bit                                             |mb_sync_bit_93                  |     3|
|764   |              \sync_bits[7].sync_bit                                             |mb_sync_bit_94                  |     3|
|765   |              \sync_bits[8].sync_bit                                             |mb_sync_bit_95                  |     2|
|766   |            \Serial_Dbg_Intf.sync_started                                        |mb_sync_bit__parameterized4_86  |     1|
|767   |          \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I  |address_hit                     |    23|
|768   |            \Compare[0].MUXCY_I                                                  |MB_MUXCY_65                     |     1|
|769   |            \Compare[0].SRLC16E_I                                                |MB_SRLC16E_66                   |     3|
|770   |            \Compare[1].MUXCY_I                                                  |MB_MUXCY_67                     |     1|
|771   |            \Compare[1].SRLC16E_I                                                |MB_SRLC16E_68                   |     1|
|772   |            \Compare[2].MUXCY_I                                                  |MB_MUXCY_69                     |     1|
|773   |            \Compare[2].SRLC16E_I                                                |MB_SRLC16E_70                   |     1|
|774   |            \Compare[3].MUXCY_I                                                  |MB_MUXCY_71                     |     1|
|775   |            \Compare[3].SRLC16E_I                                                |MB_SRLC16E_72                   |     1|
|776   |            \Compare[4].MUXCY_I                                                  |MB_MUXCY_73                     |     1|
|777   |            \Compare[4].SRLC16E_I                                                |MB_SRLC16E_74                   |     1|
|778   |            \Compare[5].MUXCY_I                                                  |MB_MUXCY_75                     |     1|
|779   |            \Compare[5].SRLC16E_I                                                |MB_SRLC16E_76                   |     1|
|780   |            \Compare[6].MUXCY_I                                                  |MB_MUXCY_77                     |     1|
|781   |            \Compare[6].SRLC16E_I                                                |MB_SRLC16E_78                   |     1|
|782   |            \Compare[7].MUXCY_I                                                  |MB_MUXCY_79                     |     1|
|783   |            \Compare[7].SRLC16E_I                                                |MB_SRLC16E_80                   |     1|
|784   |            \Has_Trace.AND2B1L_Trace                                             |MB_AND2B1L_81                   |     2|
|785   |            \Has_Trace.MUXCY_Trace                                               |MB_MUXCY_82                     |     2|
|786   |            \The_First_BreakPoints.MUXCY_Post                                    |MB_MUXCY_83                     |     1|
|787   |          \Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I  |address_hit__parameterized1     |    20|
|788   |            \Compare[0].MUXCY_I                                                  |MB_MUXCY_48                     |     1|
|789   |            \Compare[0].SRLC16E_I                                                |MB_SRLC16E                      |     3|
|790   |            \Compare[1].MUXCY_I                                                  |MB_MUXCY_49                     |     1|
|791   |            \Compare[1].SRLC16E_I                                                |MB_SRLC16E_50                   |     1|
|792   |            \Compare[2].MUXCY_I                                                  |MB_MUXCY_51                     |     1|
|793   |            \Compare[2].SRLC16E_I                                                |MB_SRLC16E_52                   |     1|
|794   |            \Compare[3].MUXCY_I                                                  |MB_MUXCY_53                     |     1|
|795   |            \Compare[3].SRLC16E_I                                                |MB_SRLC16E_54                   |     1|
|796   |            \Compare[4].MUXCY_I                                                  |MB_MUXCY_55                     |     1|
|797   |            \Compare[4].SRLC16E_I                                                |MB_SRLC16E_56                   |     1|
|798   |            \Compare[5].MUXCY_I                                                  |MB_MUXCY_57                     |     1|
|799   |            \Compare[5].SRLC16E_I                                                |MB_SRLC16E_58                   |     1|
|800   |            \Compare[6].MUXCY_I                                                  |MB_MUXCY_59                     |     1|
|801   |            \Compare[6].SRLC16E_I                                                |MB_SRLC16E_60                   |     1|
|802   |            \Compare[7].MUXCY_I                                                  |MB_MUXCY_61                     |     1|
|803   |            \Compare[7].SRLC16E_I                                                |MB_SRLC16E_62                   |     1|
|804   |            \Has_Trace.AND2B1L_Trace                                             |MB_AND2B1L_63                   |     1|
|805   |            \Has_Trace.MUXCY_Trace                                               |MB_MUXCY_64                     |     1|
|806   |          sync_trig_ack_in_0                                                     |mb_sync_bit__parameterized1_46  |     2|
|807   |          sync_trig_out_0                                                        |mb_sync_bit__parameterized1_47  |     4|
|808   |        \Use_IBUS.IAXI_Interface_I1                                              |IAXI_Interface                  |    72|
|809   |        instr_mux_I                                                              |instr_mux                       |    32|
|810   |        interrupt_mode_converter_I                                               |interrupt_mode_converter        |     2|
|811   |        mem_databus_ready_sel_carry_or                                           |carry_or                        |     1|
|812   |          MUXCY_I                                                                |MB_MUXCY                        |     1|
|813   |        read_data_mux_I                                                          |read_data_mux                   |    16|
|814   |      Reset_DFF                                                                  |mb_sync_bit                     |     2|
|815   |      \Using_Async_Interrupt.Interrupt_DFF                                       |mb_sync_bit__parameterized1     |     1|
|816   |      \Using_Async_Wakeup_0.Wakeup_DFF                                           |mb_sync_bit_0                   |     2|
|817   |      \Using_Async_Wakeup_1.Wakeup_DFF                                           |mb_sync_bit_1                   |     3|
|818   |      \Using_Streaming.Streaming_AXI_I                                           |Streaming_AXI                   |    72|
|819   |        \Read_AXI_Performance.Gen_Bits[0].MEM_EX_Result_Inst                     |MB_FDRE                         |     1|
|820   |        \Read_AXI_Performance.Gen_Bits[10].MEM_EX_Result_Inst                    |MB_FDRE_2                       |     1|
|821   |        \Read_AXI_Performance.Gen_Bits[11].MEM_EX_Result_Inst                    |MB_FDRE_3                       |     1|
|822   |        \Read_AXI_Performance.Gen_Bits[12].MEM_EX_Result_Inst                    |MB_FDRE_4                       |     1|
|823   |        \Read_AXI_Performance.Gen_Bits[13].MEM_EX_Result_Inst                    |MB_FDRE_5                       |     1|
|824   |        \Read_AXI_Performance.Gen_Bits[14].MEM_EX_Result_Inst                    |MB_FDRE_6                       |     1|
|825   |        \Read_AXI_Performance.Gen_Bits[15].MEM_EX_Result_Inst                    |MB_FDRE_7                       |     1|
|826   |        \Read_AXI_Performance.Gen_Bits[16].MEM_EX_Result_Inst                    |MB_FDRE_8                       |     1|
|827   |        \Read_AXI_Performance.Gen_Bits[17].MEM_EX_Result_Inst                    |MB_FDRE_9                       |     1|
|828   |        \Read_AXI_Performance.Gen_Bits[18].MEM_EX_Result_Inst                    |MB_FDRE_10                      |     1|
|829   |        \Read_AXI_Performance.Gen_Bits[19].MEM_EX_Result_Inst                    |MB_FDRE_11                      |     1|
|830   |        \Read_AXI_Performance.Gen_Bits[1].MEM_EX_Result_Inst                     |MB_FDRE_12                      |     1|
|831   |        \Read_AXI_Performance.Gen_Bits[20].MEM_EX_Result_Inst                    |MB_FDRE_13                      |     1|
|832   |        \Read_AXI_Performance.Gen_Bits[21].MEM_EX_Result_Inst                    |MB_FDRE_14                      |     1|
|833   |        \Read_AXI_Performance.Gen_Bits[22].MEM_EX_Result_Inst                    |MB_FDRE_15                      |     1|
|834   |        \Read_AXI_Performance.Gen_Bits[23].MEM_EX_Result_Inst                    |MB_FDRE_16                      |     1|
|835   |        \Read_AXI_Performance.Gen_Bits[24].MEM_EX_Result_Inst                    |MB_FDRE_17                      |     1|
|836   |        \Read_AXI_Performance.Gen_Bits[25].MEM_EX_Result_Inst                    |MB_FDRE_18                      |     1|
|837   |        \Read_AXI_Performance.Gen_Bits[26].MEM_EX_Result_Inst                    |MB_FDRE_19                      |     1|
|838   |        \Read_AXI_Performance.Gen_Bits[27].MEM_EX_Result_Inst                    |MB_FDRE_20                      |     1|
|839   |        \Read_AXI_Performance.Gen_Bits[28].MEM_EX_Result_Inst                    |MB_FDRE_21                      |     1|
|840   |        \Read_AXI_Performance.Gen_Bits[29].MEM_EX_Result_Inst                    |MB_FDRE_22                      |     1|
|841   |        \Read_AXI_Performance.Gen_Bits[2].MEM_EX_Result_Inst                     |MB_FDRE_23                      |     1|
|842   |        \Read_AXI_Performance.Gen_Bits[30].MEM_EX_Result_Inst                    |MB_FDRE_24                      |     1|
|843   |        \Read_AXI_Performance.Gen_Bits[31].MEM_EX_Result_Inst                    |MB_FDRE_25                      |     1|
|844   |        \Read_AXI_Performance.Gen_Bits[3].MEM_EX_Result_Inst                     |MB_FDRE_26                      |     1|
|845   |        \Read_AXI_Performance.Gen_Bits[4].MEM_EX_Result_Inst                     |MB_FDRE_27                      |     1|
|846   |        \Read_AXI_Performance.Gen_Bits[5].MEM_EX_Result_Inst                     |MB_FDRE_28                      |     1|
|847   |        \Read_AXI_Performance.Gen_Bits[6].MEM_EX_Result_Inst                     |MB_FDRE_29                      |     1|
|848   |        \Read_AXI_Performance.Gen_Bits[7].MEM_EX_Result_Inst                     |MB_FDRE_30                      |     1|
|849   |        \Read_AXI_Performance.Gen_Bits[8].MEM_EX_Result_Inst                     |MB_FDRE_31                      |     1|
|850   |        \Read_AXI_Performance.Gen_Bits[9].MEM_EX_Result_Inst                     |MB_FDRE_32                      |     1|
+------+---------------------------------------------------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 1839.527 ; gain = 694.406 ; free physical = 8389 ; free virtual = 12855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28743 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 1839.527 ; gain = 442.375 ; free physical = 8454 ; free virtual = 12920
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 1839.535 ; gain = 694.406 ; free physical = 8454 ; free virtual = 12920
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 878 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 264 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 57 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 93 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  MULT_AND => LUT2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
357 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:13 . Memory (MB): peak = 1871.543 ; gain = 739.793 ; free physical = 8550 ; free virtual = 13010
INFO: [Common 17-1381] The checkpoint '/ectf/pl/proj/test/test.runs/system_microblaze_0_0_synth_1/system_microblaze_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /ectf/pl/proj/test/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xci
INFO: [Coretcl 2-1174] Renamed 849 cell refs.
INFO: [Common 17-1381] The checkpoint '/ectf/pl/proj/test/test.runs/system_microblaze_0_0_synth_1/system_microblaze_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_microblaze_0_0_utilization_synth.rpt -pb system_microblaze_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1895.555 ; gain = 0.000 ; free physical = 8514 ; free virtual = 13004
INFO: [Common 17-206] Exiting Vivado at Sat Feb 22 17:51:59 2020...
