/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az292-843
+ date
Wed Oct  5 18:11:37 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ sort
+ env
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1664993497
+ CACTUS_STARTTIME=1664993497
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.12.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.12.0
Compile date:      Oct 05 2022 (18:03:32)
Run date:          Oct 05 2022 (18:11:38+0000)
Run host:          fv-az292-843.tqgtyn10aqxuxoi0mkfbldi5vh.jx.internal.cloudapp.net (pid=101649)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az292-843
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110660KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=fd2b2c70-2e10-7b4b-ade7-04f96b8388fb, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1020-azure, OSVersion="#25~20.04.1-Ubuntu SMP Thu Sep 1 19:20:56 UTC 2022", HostName=fv-az292-843, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110660KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.0028238 sec
      iterations=10000000... time=0.0310002 sec
      iterations=100000000... time=0.298094 sec
      iterations=400000000... time=1.18581 sec
      iterations=400000000... time=0.892884 sec
      result: 2.73111 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0030656 sec
      iterations=10000000... time=0.0308771 sec
      iterations=100000000... time=0.31268 sec
      iterations=400000000... time=1.25051 sec
      result: 10.2358 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0018739 sec
      iterations=10000000... time=0.0202683 sec
      iterations=100000000... time=0.201518 sec
      iterations=500000000... time=1.0047 sec
      result: 7.96255 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000151601 sec
      iterations=10000... time=0.001571 sec
      iterations=100000... time=0.0149978 sec
      iterations=1000000... time=0.152514 sec
      iterations=7000000... time=1.05689 sec
      result: 1.50984 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.0006602 sec
      iterations=10000... time=0.00481841 sec
      iterations=100000... time=0.0496764 sec
      iterations=1000000... time=0.514027 sec
      iterations=2000000... time=0.994285 sec
      iterations=4000000... time=2.03419 sec
      result: 5.08548 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=2.9e-06 sec
      iterations=100... time=2.69e-05 sec
      iterations=1000... time=0.000288001 sec
      iterations=10000... time=0.0030897 sec
      iterations=100000... time=0.0308178 sec
      iterations=1000000... time=0.298697 sec
      iterations=4000000... time=1.18598 sec
      result: 82.8881 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.4e-06 sec
      iterations=10... time=4.58e-05 sec
      iterations=100... time=0.0004819 sec
      iterations=1000... time=0.00451271 sec
      iterations=10000... time=0.046104 sec
      iterations=100000... time=0.491899 sec
      iterations=200000... time=0.979706 sec
      iterations=400000... time=1.91826 sec
      result: 40.9972 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.6e-06 sec
      iterations=10000... time=2.77e-05 sec
      iterations=100000... time=0.000267701 sec
      iterations=1000000... time=0.0027673 sec
      iterations=10000000... time=0.0323714 sec
      iterations=100000000... time=0.298674 sec
      iterations=400000000... time=1.16258 sec
      result: 0.363307 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=1.82e-05 sec
      iterations=10000... time=0.0001589 sec
      iterations=100000... time=0.001565 sec
      iterations=1000000... time=0.016621 sec
      iterations=10000000... time=0.17096 sec
      iterations=60000000... time=1.0955 sec
      result: 2.28229 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=5e-07 sec
      iterations=10... time=3e-06 sec
      iterations=100... time=2.68e-05 sec
      iterations=1000... time=0.000296801 sec
      iterations=10000... time=0.0034158 sec
      iterations=100000... time=0.0302477 sec
      iterations=1000000... time=0.310536 sec
      iterations=4000000... time=1.20917 sec
      result: 81.2991 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.2e-06 sec
      iterations=10... time=0.0001151 sec
      iterations=100... time=0.0010001 sec
      iterations=1000... time=0.00929211 sec
      iterations=10000... time=0.0868315 sec
      iterations=100000... time=0.904433 sec
      iterations=200000... time=1.80816 sec
      result: 21.7468 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.48e-05 sec
      iterations=10... time=0.0002148 sec
      iterations=100... time=0.0020256 sec
      iterations=1000... time=0.0229324 sec
      iterations=10000... time=0.234134 sec
      iterations=50000... time=1.19429 sec
      result: 0.0723439 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=2.88e-05 sec
      iterations=10... time=0.000979001 sec
      iterations=100... time=0.00860731 sec
      iterations=1000... time=0.0819979 sec
      iterations=10000... time=0.843959 sec
      iterations=20000... time=1.68045 sec
      result: 0.144807 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00571891 sec
      iterations=10... time=0.0587195 sec
      iterations=100... time=0.638295 sec
      iterations=200... time=1.23898 sec
      result: 0.397161 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00308215 sec
      iterations=10000000... time=0.0312934 sec
      iterations=100000000... time=0.305996 sec
      iterations=400000000... time=1.22502 sec
      iterations=400000000... time=0.93255 sec
      result: 2.73531 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00315065 sec
      iterations=10000000... time=0.0315056 sec
      iterations=100000000... time=0.320525 sec
      iterations=300000000... time=0.968826 sec
      iterations=600000000... time=1.89011 sec
      result: 10.1582 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00223065 sec
      iterations=10000000... time=0.0207702 sec
      iterations=100000000... time=0.212955 sec
      iterations=500000000... time=1.0284 sec
      result: 7.77909 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.00012975 sec
      iterations=10000... time=0.00143825 sec
      iterations=100000... time=0.0155539 sec
      iterations=1000000... time=0.154344 sec
      iterations=7000000... time=1.05843 sec
      result: 1.51204 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.0006521 sec
      iterations=10000... time=0.00525795 sec
      iterations=100000... time=0.051713 sec
      iterations=1000000... time=0.496064 sec
      iterations=2000000... time=1.00016 sec
      result: 5.00079 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=5e-07 sec
      iterations=10... time=2.7e-06 sec
      iterations=100... time=2.51e-05 sec
      iterations=1000... time=0.00029975 sec
      iterations=10000... time=0.0031693 sec
      iterations=100000... time=0.0318161 sec
      iterations=1000000... time=0.298362 sec
      iterations=4000000... time=1.1916 sec
      result: 82.4973 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.4e-06 sec
      iterations=10... time=6.485e-05 sec
      iterations=100... time=0.000660401 sec
      iterations=1000... time=0.0050144 sec
      iterations=10000... time=0.0506668 sec
      iterations=100000... time=0.504256 sec
      iterations=200000... time=1.00624 sec
      result: 39.0777 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.9e-06 sec
      iterations=10000... time=2.995e-05 sec
      iterations=100000... time=0.0003347 sec
      iterations=1000000... time=0.0031562 sec
      iterations=10000000... time=0.0302929 sec
      iterations=100000000... time=0.309814 sec
      iterations=400000000... time=1.22572 sec
      result: 0.383037 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.91e-05 sec
      iterations=10000... time=0.0002078 sec
      iterations=100000... time=0.0017903 sec
      iterations=1000000... time=0.0184604 sec
      iterations=10000000... time=0.18489 sec
      iterations=60000000... time=1.08924 sec
      result: 2.26926 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=3.25e-06 sec
      iterations=100... time=2.77e-05 sec
      iterations=1000... time=0.00030985 sec
      iterations=10000... time=0.0032648 sec
      iterations=100000... time=0.0338588 sec
      iterations=1000000... time=0.310623 sec
      iterations=4000000... time=1.26032 sec
      result: 77.999 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=9.05e-06 sec
      iterations=10... time=0.00010535 sec
      iterations=100... time=0.0009047 sec
      iterations=1000... time=0.0108518 sec
      iterations=10000... time=0.0898162 sec
      iterations=100000... time=0.912735 sec
      iterations=200000... time=1.86078 sec
      result: 21.1318 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.65e-06 sec
      iterations=10... time=2.625e-05 sec
      iterations=100... time=0.000288801 sec
      iterations=1000... time=0.00295505 sec
      iterations=10000... time=0.0303249 sec
      iterations=100000... time=0.304161 sec
      iterations=400000... time=1.19425 sec
      result: 0.244169 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.165e-05 sec
      iterations=10... time=0.00012225 sec
      iterations=100... time=0.0014237 sec
      iterations=1000... time=0.0134731 sec
      iterations=10000... time=0.148336 sec
      iterations=70000... time=0.996813 sec
      iterations=140000... time=2.00734 sec
      result: 0.406746 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00158755 sec
      iterations=10... time=0.0203828 sec
      iterations=100... time=0.202057 sec
      iterations=500... time=0.999029 sec
      iterations=1000... time=1.99185 sec
      result: 1.23522 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Oct  5 18:12:42 UTC 2022
+ echo Done.
Done.
  Elapsed time: 65.3 s
