// Seed: 565499428
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    output logic id_4,
    output id_5
);
  assign id_4 = id_1;
  reg id_6;
  always @(id_1 or posedge id_1) begin
    id_5 <= id_6;
    id_4 = id_1;
  end
endmodule
