

================================================================
== Vitis HLS Report for 'vscale_core_polyphase'
================================================================
* Date:           Mon Aug 29 12:25:41 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  4.106 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |      391|  2108546|  2.199 us|  11.861 ms|  391|  2108546|       no|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                                                                     |                                                                          |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |                                       Instance                                      |                                  Module                                  |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229  |vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap  |      389|      389|   2.188 us|   2.188 us|  389|   389|       no|
        |grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247                     |vscale_core_polyphase_Pipeline_loop_width_for_procpix                     |       14|     1938|  78.750 ns|  10.901 us|   14|  1938|       no|
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +---------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |               |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +---------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- loop_height  |        0|  2108155|  19 ~ 1943|          -|          -|  0 ~ 1085|        no|
        +---------------+---------+---------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    521|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   18|    2937|   1440|    -|
|Memory           |       18|    -|      96|     96|    0|
|Multiplexer      |        -|    -|       -|    399|    -|
|Register         |        -|    -|     374|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       18|   18|    3407|   2456|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        6|    8|       3|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                       Instance                                      |                                  Module                                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229  |vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap  |        0|   0|   200|   234|    0|
    |grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247                     |vscale_core_polyphase_Pipeline_loop_width_for_procpix                     |        0|  18|  2737|  1206|    0|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                                |                                                                          |        0|  18|  2937|  1440|    0|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |                       Module                       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |FiltCoeff_U        |vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W  |        0|  16|  16|    0|    64|   16|     1|         1024|
    |FiltCoeff_1_U      |vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W  |        0|  16|  16|    0|    64|   16|     1|         1024|
    |FiltCoeff_2_U      |vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W  |        0|  16|  16|    0|    64|   16|     1|         1024|
    |FiltCoeff_3_U      |vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W  |        0|  16|  16|    0|    64|   16|     1|         1024|
    |FiltCoeff_4_U      |vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W  |        0|  16|  16|    0|    64|   16|     1|         1024|
    |FiltCoeff_5_U      |vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W  |        0|  16|  16|    0|    64|   16|     1|         1024|
    |LineBuf_val_V_U    |vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W   |        3|   0|   0|    0|  1920|   24|     1|        46080|
    |LineBuf_val_V_1_U  |vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W   |        3|   0|   0|    0|  1920|   24|     1|        46080|
    |LineBuf_val_V_2_U  |vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W   |        3|   0|   0|    0|  1920|   24|     1|        46080|
    |LineBuf_val_V_3_U  |vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W   |        3|   0|   0|    0|  1920|   24|     1|        46080|
    |LineBuf_val_V_4_U  |vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W   |        3|   0|   0|    0|  1920|   24|     1|        46080|
    |LineBuf_val_V_5_U  |vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W   |        3|   0|   0|    0|  1920|   24|     1|        46080|
    +-------------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                                                    |       18|  96|  96|    0| 11904|  240|    12|       282624|
    +-------------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |PixArrayLoc_1_fu_375_p2    |         +|   0|  0|  23|          16|           1|
    |WriteLocNext_fu_475_p2     |         +|   0|  0|  39|          32|           1|
    |YLoopSize_fu_314_p2        |         +|   0|  0|  12|          11|           2|
    |add117_fu_509_p2           |         +|   0|  0|  24|          17|           2|
    |offset_1_fu_381_p2         |         +|   0|  0|  39|          32|          18|
    |offset_3_fu_471_p2         |         +|   0|  0|  39|          32|          32|
    |y_2_fu_328_p2              |         +|   0|  0|  12|          11|           1|
    |OutputWriteEn_1_fu_536_p2  |       and|   0|  0|   2|           1|           1|
    |OutputWriteEn_fu_466_p2    |       and|   0|  0|   2|           1|           1|
    |GetNewLine_1_fu_369_p2     |      icmp|   0|  0|  13|          16|           1|
    |cmp119_fu_544_p2           |      icmp|   0|  0|  13|          17|          17|
    |cmp159_fu_450_p2           |      icmp|   0|  0|  11|          11|           1|
    |icmp124_fu_444_p2          |      icmp|   0|  0|  11|           9|           1|
    |icmp_ln180_fu_304_p2       |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln214_fu_323_p2       |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln222_fu_343_p2       |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln241_1_fu_413_p2     |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln241_fu_461_p2       |      icmp|   0|  0|  13|          16|           1|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |brmerge_fu_515_p2          |        or|   0|  0|   2|           1|           1|
    |GetNewLine_2_fu_426_p3     |    select|   0|  0|   2|           1|           1|
    |PhaseV_1_fu_529_p3         |    select|   0|  0|   8|           1|           8|
    |PixArrayLoc_2_fu_395_p3    |    select|   0|  0|  16|           1|          16|
    |PixArrayLoc_3_fu_418_p3    |    select|   0|  0|  16|           1|          16|
    |TotalLines_fu_308_p3       |    select|   0|  0|  11|           1|          11|
    |WriteLocNext_1_fu_480_p3   |    select|   0|  0|  32|           1|          32|
    |WriteLocNext_2_fu_494_p3   |    select|   0|  0|  32|           1|          32|
    |offset_2_fu_387_p3         |    select|   0|  0|  32|           1|          32|
    |offset_4_fu_487_p3         |    select|   0|  0|  32|           1|          32|
    |offset_5_fu_500_p3         |    select|   0|  0|  32|           1|          32|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 521|         299|         350|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |FiltCoeff_1_address0     |  14|          3|    6|         18|
    |FiltCoeff_1_ce0          |  14|          3|    1|          3|
    |FiltCoeff_1_we0          |   9|          2|    1|          2|
    |FiltCoeff_2_address0     |  14|          3|    6|         18|
    |FiltCoeff_2_ce0          |  14|          3|    1|          3|
    |FiltCoeff_2_we0          |   9|          2|    1|          2|
    |FiltCoeff_3_address0     |  14|          3|    6|         18|
    |FiltCoeff_3_ce0          |  14|          3|    1|          3|
    |FiltCoeff_3_we0          |   9|          2|    1|          2|
    |FiltCoeff_4_address0     |  14|          3|    6|         18|
    |FiltCoeff_4_ce0          |  14|          3|    1|          3|
    |FiltCoeff_4_we0          |   9|          2|    1|          2|
    |FiltCoeff_5_address0     |  14|          3|    6|         18|
    |FiltCoeff_5_ce0          |  14|          3|    1|          3|
    |FiltCoeff_5_we0          |   9|          2|    1|          2|
    |FiltCoeff_address0       |  14|          3|    6|         18|
    |FiltCoeff_ce0            |  14|          3|    1|          3|
    |FiltCoeff_we0            |   9|          2|    1|          2|
    |GetNewLine_reg_218       |   9|          2|    1|          2|
    |HeightIn_blk_n           |   9|          2|    1|          2|
    |HeightOut_blk_n          |   9|          2|    1|          2|
    |HwReg_HeightOut_c_blk_n  |   9|          2|    1|          2|
    |HwReg_Width_c_blk_n      |   9|          2|    1|          2|
    |LineRate_blk_n           |   9|          2|    1|          2|
    |OutYUV_write             |   9|          2|    1|          2|
    |PhaseV_fu_118            |   9|          2|    8|         16|
    |PixArrayLoc_fu_122       |   9|          2|   16|         32|
    |SrcYUV_read              |   9|          2|    1|          2|
    |Width_blk_n              |   9|          2|    1|          2|
    |WriteLoc_fu_110          |   9|          2|   32|         64|
    |ap_NS_fsm                |  42|          8|    1|          8|
    |ap_done                  |   9|          2|    1|          2|
    |offset_fu_114            |   9|          2|   32|         64|
    |y_fu_126                 |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 399|         86|  158|        364|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                               Name                                               | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |GetNewLine_2_reg_679                                                                              |   1|   0|    1|          0|
    |GetNewLine_reg_218                                                                                |   1|   0|    1|          0|
    |InLines_reg_608                                                                                   |  11|   0|   11|          0|
    |InPixels_reg_603                                                                                  |  11|   0|   11|          0|
    |OutLines_reg_596                                                                                  |  11|   0|   11|          0|
    |OutputWriteEn_1_reg_720                                                                           |   1|   0|    1|          0|
    |OutputWriteEn_reg_695                                                                             |   1|   0|    1|          0|
    |PhaseV_fu_118                                                                                     |   8|   0|    8|          0|
    |PixArrayLoc_3_reg_673                                                                             |  16|   0|   16|          0|
    |PixArrayLoc_fu_122                                                                                |  16|   0|   16|          0|
    |Rate_reg_615                                                                                      |  32|   0|   32|          0|
    |WriteLocNext_2_reg_700                                                                            |  32|   0|   32|          0|
    |WriteLoc_fu_110                                                                                   |  32|   0|   32|          0|
    |YLoopSize_reg_630                                                                                 |  11|   0|   11|          0|
    |add117_reg_710                                                                                    |  17|   0|   17|          0|
    |ap_CS_fsm                                                                                         |   7|   0|    7|          0|
    |ap_done_reg                                                                                       |   1|   0|    1|          0|
    |brmerge_reg_715                                                                                   |   1|   0|    1|          0|
    |cmp119_reg_730                                                                                    |   1|   0|    1|          0|
    |cmp159_reg_690                                                                                    |   1|   0|    1|          0|
    |empty_reg_725                                                                                     |   6|   0|    6|          0|
    |grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg  |   1|   0|    1|          0|
    |grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg                     |   1|   0|    1|          0|
    |icmp124_reg_685                                                                                   |   1|   0|    1|          0|
    |icmp_ln222_reg_644                                                                                |   1|   0|    1|          0|
    |icmp_ln241_1_reg_668                                                                              |   1|   0|    1|          0|
    |offset_2_reg_657                                                                                  |  32|   0|   32|          0|
    |offset_5_reg_705                                                                                  |  32|   0|   32|          0|
    |offset_fu_114                                                                                     |  32|   0|   32|          0|
    |tmp_6_reg_663                                                                                     |  16|   0|   16|          0|
    |trunc_ln_reg_652                                                                                  |   6|   0|    6|          0|
    |y_fu_126                                                                                          |  11|   0|   11|          0|
    |zext_ln177_reg_620                                                                                |  11|   0|   32|         21|
    |zext_ln180_reg_625                                                                                |  11|   0|   17|          6|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                             | 374|   0|  401|         27|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-----------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+----------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  vscale_core_polyphase|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  vscale_core_polyphase|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  vscale_core_polyphase|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  vscale_core_polyphase|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  vscale_core_polyphase|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  vscale_core_polyphase|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  vscale_core_polyphase|  return value|
|SrcYUV_dout                       |   in|   24|     ap_fifo|                 SrcYUV|       pointer|
|SrcYUV_num_data_valid             |   in|    5|     ap_fifo|                 SrcYUV|       pointer|
|SrcYUV_fifo_cap                   |   in|    5|     ap_fifo|                 SrcYUV|       pointer|
|SrcYUV_empty_n                    |   in|    1|     ap_fifo|                 SrcYUV|       pointer|
|SrcYUV_read                       |  out|    1|     ap_fifo|                 SrcYUV|       pointer|
|HeightIn_dout                     |   in|   11|     ap_fifo|               HeightIn|       pointer|
|HeightIn_num_data_valid           |   in|    2|     ap_fifo|               HeightIn|       pointer|
|HeightIn_fifo_cap                 |   in|    2|     ap_fifo|               HeightIn|       pointer|
|HeightIn_empty_n                  |   in|    1|     ap_fifo|               HeightIn|       pointer|
|HeightIn_read                     |  out|    1|     ap_fifo|               HeightIn|       pointer|
|Width_dout                        |   in|   11|     ap_fifo|                  Width|       pointer|
|Width_num_data_valid              |   in|    2|     ap_fifo|                  Width|       pointer|
|Width_fifo_cap                    |   in|    2|     ap_fifo|                  Width|       pointer|
|Width_empty_n                     |   in|    1|     ap_fifo|                  Width|       pointer|
|Width_read                        |  out|    1|     ap_fifo|                  Width|       pointer|
|HeightOut_dout                    |   in|   11|     ap_fifo|              HeightOut|       pointer|
|HeightOut_num_data_valid          |   in|    2|     ap_fifo|              HeightOut|       pointer|
|HeightOut_fifo_cap                |   in|    2|     ap_fifo|              HeightOut|       pointer|
|HeightOut_empty_n                 |   in|    1|     ap_fifo|              HeightOut|       pointer|
|HeightOut_read                    |  out|    1|     ap_fifo|              HeightOut|       pointer|
|LineRate_dout                     |   in|   32|     ap_fifo|               LineRate|       pointer|
|LineRate_num_data_valid           |   in|    2|     ap_fifo|               LineRate|       pointer|
|LineRate_fifo_cap                 |   in|    2|     ap_fifo|               LineRate|       pointer|
|LineRate_empty_n                  |   in|    1|     ap_fifo|               LineRate|       pointer|
|LineRate_read                     |  out|    1|     ap_fifo|               LineRate|       pointer|
|vfltCoeff_address0                |  out|    9|   ap_memory|              vfltCoeff|         array|
|vfltCoeff_ce0                     |  out|    1|   ap_memory|              vfltCoeff|         array|
|vfltCoeff_q0                      |   in|   16|   ap_memory|              vfltCoeff|         array|
|OutYUV_din                        |  out|   24|     ap_fifo|                 OutYUV|       pointer|
|OutYUV_num_data_valid             |   in|    5|     ap_fifo|                 OutYUV|       pointer|
|OutYUV_fifo_cap                   |   in|    5|     ap_fifo|                 OutYUV|       pointer|
|OutYUV_full_n                     |   in|    1|     ap_fifo|                 OutYUV|       pointer|
|OutYUV_write                      |  out|    1|     ap_fifo|                 OutYUV|       pointer|
|HwReg_Width_c_din                 |  out|   11|     ap_fifo|          HwReg_Width_c|       pointer|
|HwReg_Width_c_num_data_valid      |   in|    2|     ap_fifo|          HwReg_Width_c|       pointer|
|HwReg_Width_c_fifo_cap            |   in|    2|     ap_fifo|          HwReg_Width_c|       pointer|
|HwReg_Width_c_full_n              |   in|    1|     ap_fifo|          HwReg_Width_c|       pointer|
|HwReg_Width_c_write               |  out|    1|     ap_fifo|          HwReg_Width_c|       pointer|
|HwReg_HeightOut_c_din             |  out|   11|     ap_fifo|      HwReg_HeightOut_c|       pointer|
|HwReg_HeightOut_c_num_data_valid  |   in|    2|     ap_fifo|      HwReg_HeightOut_c|       pointer|
|HwReg_HeightOut_c_fifo_cap        |   in|    2|     ap_fifo|      HwReg_HeightOut_c|       pointer|
|HwReg_HeightOut_c_full_n          |   in|    1|     ap_fifo|      HwReg_HeightOut_c|       pointer|
|HwReg_HeightOut_c_write           |  out|    1|     ap_fifo|      HwReg_HeightOut_c|       pointer|
+----------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.10>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%WriteLoc = alloca i32 1"   --->   Operation 8 'alloca' 'WriteLoc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%offset = alloca i32 1"   --->   Operation 9 'alloca' 'offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%PhaseV = alloca i32 1"   --->   Operation 10 'alloca' 'PhaseV' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%PixArrayLoc = alloca i32 1"   --->   Operation 11 'alloca' 'PixArrayLoc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 12 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.05ns)   --->   "%OutLines = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %HeightOut"   --->   Operation 13 'read' 'OutLines' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (2.05ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i11P0A, i11 %HwReg_HeightOut_c, i11 %OutLines"   --->   Operation 14 'write' 'write_ln0' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (2.05ns)   --->   "%InPixels = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %Width"   --->   Operation 15 'read' 'InPixels' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (2.05ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i11P0A, i11 %HwReg_Width_c, i11 %InPixels"   --->   Operation 16 'write' 'write_ln0' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (2.05ns)   --->   "%InLines = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %HeightIn"   --->   Operation 17 'read' 'InLines' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%FiltCoeff = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:168]   --->   Operation 18 'alloca' 'FiltCoeff' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%FiltCoeff_1 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:168]   --->   Operation 19 'alloca' 'FiltCoeff_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%FiltCoeff_2 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:168]   --->   Operation 20 'alloca' 'FiltCoeff_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%FiltCoeff_3 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:168]   --->   Operation 21 'alloca' 'FiltCoeff_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%FiltCoeff_4 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:168]   --->   Operation 22 'alloca' 'FiltCoeff_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%FiltCoeff_5 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:168]   --->   Operation 23 'alloca' 'FiltCoeff_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%LineBuf_val_V = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169]   --->   Operation 24 'alloca' 'LineBuf_val_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%LineBuf_val_V_1 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169]   --->   Operation 25 'alloca' 'LineBuf_val_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%LineBuf_val_V_2 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169]   --->   Operation 26 'alloca' 'LineBuf_val_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%LineBuf_val_V_3 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169]   --->   Operation 27 'alloca' 'LineBuf_val_V_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%LineBuf_val_V_4 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169]   --->   Operation 28 'alloca' 'LineBuf_val_V_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%LineBuf_val_V_5 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169]   --->   Operation 29 'alloca' 'LineBuf_val_V_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (2.05ns)   --->   "%Rate = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %LineRate" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:159]   --->   Operation 30 'read' 'Rate' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln0 = call void @vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap, i16 %FiltCoeff, i16 %vfltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln214 = store i11 0, i11 %y" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:214]   --->   Operation 32 'store' 'store_ln214' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln214 = store i16 0, i16 %PixArrayLoc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:214]   --->   Operation 33 'store' 'store_ln214' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln214 = store i8 0, i8 %PhaseV" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:214]   --->   Operation 34 'store' 'store_ln214' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln214 = store i32 0, i32 %offset" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:214]   --->   Operation 35 'store' 'store_ln214' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln214 = store i32 0, i32 %WriteLoc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:214]   --->   Operation 36 'store' 'store_ln214' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.51>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %LineRate, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %HeightOut, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %HwReg_HeightOut_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %Width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %HwReg_Width_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %HeightIn, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %vfltCoeff, i64 666, i64 207, i64 1"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %OutYUV, void @empty_5, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %SrcYUV, void @empty_5, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %vfltCoeff, void @empty_6, i32 0, i32 0, void @empty_15, i32 1, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln175 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_5, i64 666, i64 19, i64 18446744073709551615" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:175]   --->   Operation 47 'specmemcore' 'specmemcore_ln175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln175 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_4, i64 666, i64 19, i64 18446744073709551615" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:175]   --->   Operation 48 'specmemcore' 'specmemcore_ln175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln175 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_3, i64 666, i64 19, i64 18446744073709551615" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:175]   --->   Operation 49 'specmemcore' 'specmemcore_ln175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln175 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_2, i64 666, i64 19, i64 18446744073709551615" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:175]   --->   Operation 50 'specmemcore' 'specmemcore_ln175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln175 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_1, i64 666, i64 19, i64 18446744073709551615" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:175]   --->   Operation 51 'specmemcore' 'specmemcore_ln175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln175 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff, i64 666, i64 19, i64 18446744073709551615" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:175]   --->   Operation 52 'specmemcore' 'specmemcore_ln175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i11 %OutLines" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:177]   --->   Operation 53 'zext' 'zext_ln177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i11 %InLines" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:180]   --->   Operation 54 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.88ns)   --->   "%icmp_ln180 = icmp_ugt  i11 %OutLines, i11 %InLines" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:180]   --->   Operation 55 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node YLoopSize)   --->   "%TotalLines = select i1 %icmp_ln180, i11 %OutLines, i11 %InLines" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:180]   --->   Operation 56 'select' 'TotalLines' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.63ns) (out node of the LUT)   --->   "%YLoopSize = add i11 %TotalLines, i11 3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:181]   --->   Operation 57 'add' 'YLoopSize' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln0 = call void @vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap, i16 %FiltCoeff, i16 %vfltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%br_ln214 = br void %for.body34" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:214]   --->   Operation 59 'br' 'br_ln214' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.46>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%GetNewLine = phi i1 %GetNewLine_2, void %for.body34.split_ifconv, i1 1, void %entry"   --->   Operation 60 'phi' 'GetNewLine' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%y_1 = load i11 %y"   --->   Operation 61 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.88ns)   --->   "%icmp_ln214 = icmp_ult  i11 %y_1, i11 %YLoopSize" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:214]   --->   Operation 62 'icmp' 'icmp_ln214' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1085, i64 0"   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.63ns)   --->   "%y_2 = add i11 %y_1, i11 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:214]   --->   Operation 64 'add' 'y_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %icmp_ln214, void %for.end211.loopexit, void %for.body34.split_ifconv" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:214]   --->   Operation 65 'br' 'br_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%WriteLoc_load = load i32 %WriteLoc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:246]   --->   Operation 66 'load' 'WriteLoc_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%offset_load = load i32 %offset" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:229]   --->   Operation 67 'load' 'offset_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%PixArrayLoc_load = load i16 %PixArrayLoc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:235]   --->   Operation 68 'load' 'PixArrayLoc_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.88ns)   --->   "%icmp_ln222 = icmp_ugt  i11 %y_1, i11 2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:222]   --->   Operation 69 'icmp' 'icmp_ln222' <Predicate = (icmp_ln214)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %offset_load, i32 10, i32 15" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:196]   --->   Operation 70 'partselect' 'trunc_ln' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %offset_load, i32 16, i32 31" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:229]   --->   Operation 71 'partselect' 'tmp' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.42ns)   --->   "%GetNewLine_1 = icmp_ne  i16 %tmp, i16 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:229]   --->   Operation 72 'icmp' 'GetNewLine_1' <Predicate = (icmp_ln214)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (2.07ns)   --->   "%PixArrayLoc_1 = add i16 %PixArrayLoc_load, i16 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:235]   --->   Operation 73 'add' 'PixArrayLoc_1' <Predicate = (icmp_ln214)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (2.55ns)   --->   "%offset_1 = add i32 %offset_load, i32 4294901760" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:236]   --->   Operation 74 'add' 'offset_1' <Predicate = (icmp_ln214)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.69ns)   --->   "%offset_2 = select i1 %GetNewLine_1, i32 %offset_1, i32 %offset_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:229]   --->   Operation 75 'select' 'offset_2' <Predicate = (icmp_ln214)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node PixArrayLoc_3)   --->   "%PixArrayLoc_2 = select i1 %GetNewLine_1, i16 %PixArrayLoc_1, i16 %PixArrayLoc_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:229]   --->   Operation 76 'select' 'PixArrayLoc_2' <Predicate = (icmp_ln214)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %offset_2, i32 16, i32 31" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:241]   --->   Operation 77 'partselect' 'tmp_6' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (2.47ns)   --->   "%icmp_ln241_1 = icmp_ult  i32 %WriteLoc_load, i32 %zext_ln177" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:241]   --->   Operation 78 'icmp' 'icmp_ln241_1' <Predicate = (icmp_ln214)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.80ns) (out node of the LUT)   --->   "%PixArrayLoc_3 = select i1 %icmp_ln222, i16 %PixArrayLoc_2, i16 %PixArrayLoc_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:222]   --->   Operation 79 'select' 'PixArrayLoc_3' <Predicate = (icmp_ln214)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.99ns)   --->   "%GetNewLine_2 = select i1 %icmp_ln222, i1 %GetNewLine_1, i1 %GetNewLine" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:222]   --->   Operation 80 'select' 'GetNewLine_2' <Predicate = (icmp_ln214)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %y_1, i32 2, i32 10"   --->   Operation 81 'partselect' 'tmp_7' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.66ns)   --->   "%icmp124 = icmp_eq  i9 %tmp_7, i9 0"   --->   Operation 82 'icmp' 'icmp124' <Predicate = (icmp_ln214)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.88ns)   --->   "%cmp159 = icmp_eq  i11 %y_1, i11 0"   --->   Operation 83 'icmp' 'cmp159' <Predicate = (icmp_ln214)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%empty_42 = wait i32 @_ssdm_op_Wait"   --->   Operation 84 'wait' 'empty_42' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln214 = store i11 %y_2, i11 %y" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:214]   --->   Operation 85 'store' 'store_ln214' <Predicate = (icmp_ln214)> <Delay = 1.58>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln331 = ret" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:331]   --->   Operation 86 'ret' 'ret_ln331' <Predicate = (!icmp_ln214)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.10>
ST_4 : Operation 87 [1/1] (2.42ns)   --->   "%icmp_ln241 = icmp_eq  i16 %tmp_6, i16 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:241]   --->   Operation 87 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.97ns)   --->   "%OutputWriteEn = and i1 %icmp_ln241, i1 %icmp_ln241_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:241]   --->   Operation 88 'and' 'OutputWriteEn' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (2.55ns)   --->   "%offset_3 = add i32 %offset_2, i32 %Rate" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:244]   --->   Operation 89 'add' 'offset_3' <Predicate = (icmp_ln222)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (2.55ns)   --->   "%WriteLocNext = add i32 %WriteLoc_load, i32 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:246]   --->   Operation 90 'add' 'WriteLocNext' <Predicate = (icmp_ln222)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node WriteLocNext_2)   --->   "%WriteLocNext_1 = select i1 %OutputWriteEn, i32 %WriteLocNext, i32 %WriteLoc_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:241]   --->   Operation 91 'select' 'WriteLocNext_1' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node offset_5)   --->   "%offset_4 = select i1 %OutputWriteEn, i32 %offset_3, i32 %offset_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:241]   --->   Operation 92 'select' 'offset_4' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.69ns) (out node of the LUT)   --->   "%WriteLocNext_2 = select i1 %icmp_ln222, i32 %WriteLocNext_1, i32 %WriteLoc_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:222]   --->   Operation 93 'select' 'WriteLocNext_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.69ns) (out node of the LUT)   --->   "%offset_5 = select i1 %icmp_ln222, i32 %offset_4, i32 %offset_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:222]   --->   Operation 94 'select' 'offset_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%PixArrayLoc_2_cast = zext i16 %PixArrayLoc_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:222]   --->   Operation 95 'zext' 'PixArrayLoc_2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (2.07ns)   --->   "%add117 = add i17 %PixArrayLoc_2_cast, i17 3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:222]   --->   Operation 96 'add' 'add117' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.97ns)   --->   "%brmerge = or i1 %GetNewLine_2, i1 %icmp124" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:222]   --->   Operation 97 'or' 'brmerge' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln214 = store i16 %PixArrayLoc_3, i16 %PixArrayLoc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:214]   --->   Operation 98 'store' 'store_ln214' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 2.83>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%PhaseV_load = load i8 %PhaseV" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:222]   --->   Operation 99 'load' 'PhaseV_load' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i6 %trunc_ln" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:196]   --->   Operation 100 'zext' 'zext_ln196' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.24ns)   --->   "%PhaseV_1 = select i1 %icmp_ln222, i8 %zext_ln196, i8 %PhaseV_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:222]   --->   Operation 101 'select' 'PhaseV_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.97ns)   --->   "%OutputWriteEn_1 = and i1 %icmp_ln222, i1 %OutputWriteEn" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:222]   --->   Operation 102 'and' 'OutputWriteEn_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%empty = trunc i8 %PhaseV_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:222]   --->   Operation 103 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (2.43ns)   --->   "%cmp119 = icmp_ugt  i17 %zext_ln180, i17 %add117" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:180]   --->   Operation 104 'icmp' 'cmp119' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln214 = store i8 %PhaseV_1, i8 %PhaseV" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:214]   --->   Operation 105 'store' 'store_ln214' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln214 = store i32 %offset_5, i32 %offset" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:214]   --->   Operation 106 'store' 'store_ln214' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln214 = store i32 %WriteLocNext_2, i32 %WriteLoc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:214]   --->   Operation 107 'store' 'store_ln214' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.46>
ST_6 : Operation 108 [2/2] (3.46ns)   --->   "%call_ln222 = call void @vscale_core_polyphase_Pipeline_loop_width_for_procpix, i16 %FiltCoeff_5, i6 %empty, i16 %FiltCoeff_4, i16 %FiltCoeff_3, i16 %FiltCoeff_2, i16 %FiltCoeff_1, i16 %FiltCoeff, i11 %InPixels, i1 %OutputWriteEn_1, i24 %LineBuf_val_V_5, i24 %LineBuf_val_V_4, i24 %LineBuf_val_V_3, i24 %LineBuf_val_V_2, i24 %LineBuf_val_V_1, i24 %LineBuf_val_V, i1 %brmerge, i1 %cmp159, i1 %cmp119, i24 %SrcYUV, i24 %OutYUV" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:222]   --->   Operation 108 'call' 'call_ln222' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln200 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:200]   --->   Operation 109 'specloopname' 'specloopname_ln200' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln222 = call void @vscale_core_polyphase_Pipeline_loop_width_for_procpix, i16 %FiltCoeff_5, i6 %empty, i16 %FiltCoeff_4, i16 %FiltCoeff_3, i16 %FiltCoeff_2, i16 %FiltCoeff_1, i16 %FiltCoeff, i11 %InPixels, i1 %OutputWriteEn_1, i24 %LineBuf_val_V_5, i24 %LineBuf_val_V_4, i24 %LineBuf_val_V_3, i24 %LineBuf_val_V_2, i24 %LineBuf_val_V_1, i24 %LineBuf_val_V, i1 %brmerge, i1 %cmp159, i1 %cmp119, i24 %SrcYUV, i24 %OutYUV" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:222]   --->   Operation 110 'call' 'call_ln222' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln214 = br void %for.body34" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:214]   --->   Operation 111 'br' 'br_ln214' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ SrcYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HeightIn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HeightOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ LineRate]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vfltCoeff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ OutYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_Width_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_HeightOut_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
WriteLoc              (alloca           ) [ 01111111]
offset                (alloca           ) [ 01111111]
PhaseV                (alloca           ) [ 01111111]
PixArrayLoc           (alloca           ) [ 01111111]
y                     (alloca           ) [ 01111111]
OutLines              (read             ) [ 00100000]
write_ln0             (write            ) [ 00000000]
InPixels              (read             ) [ 00111111]
write_ln0             (write            ) [ 00000000]
InLines               (read             ) [ 00100000]
FiltCoeff             (alloca           ) [ 00111111]
FiltCoeff_1           (alloca           ) [ 00111111]
FiltCoeff_2           (alloca           ) [ 00111111]
FiltCoeff_3           (alloca           ) [ 00111111]
FiltCoeff_4           (alloca           ) [ 00111111]
FiltCoeff_5           (alloca           ) [ 00111111]
LineBuf_val_V         (alloca           ) [ 00111111]
LineBuf_val_V_1       (alloca           ) [ 00111111]
LineBuf_val_V_2       (alloca           ) [ 00111111]
LineBuf_val_V_3       (alloca           ) [ 00111111]
LineBuf_val_V_4       (alloca           ) [ 00111111]
LineBuf_val_V_5       (alloca           ) [ 00111111]
Rate                  (read             ) [ 00111111]
store_ln214           (store            ) [ 00000000]
store_ln214           (store            ) [ 00000000]
store_ln214           (store            ) [ 00000000]
store_ln214           (store            ) [ 00000000]
store_ln214           (store            ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specmemcore_ln0       (specmemcore      ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specmemcore_ln175     (specmemcore      ) [ 00000000]
specmemcore_ln175     (specmemcore      ) [ 00000000]
specmemcore_ln175     (specmemcore      ) [ 00000000]
specmemcore_ln175     (specmemcore      ) [ 00000000]
specmemcore_ln175     (specmemcore      ) [ 00000000]
specmemcore_ln175     (specmemcore      ) [ 00000000]
zext_ln177            (zext             ) [ 00011111]
zext_ln180            (zext             ) [ 00011111]
icmp_ln180            (icmp             ) [ 00000000]
TotalLines            (select           ) [ 00000000]
YLoopSize             (add              ) [ 00011111]
call_ln0              (call             ) [ 00000000]
br_ln214              (br               ) [ 00111111]
GetNewLine            (phi              ) [ 00010000]
y_1                   (load             ) [ 00000000]
icmp_ln214            (icmp             ) [ 00011111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
y_2                   (add              ) [ 00000000]
br_ln214              (br               ) [ 00000000]
WriteLoc_load         (load             ) [ 00001000]
offset_load           (load             ) [ 00001000]
PixArrayLoc_load      (load             ) [ 00000000]
icmp_ln222            (icmp             ) [ 00001100]
trunc_ln              (partselect       ) [ 00001100]
tmp                   (partselect       ) [ 00000000]
GetNewLine_1          (icmp             ) [ 00000000]
PixArrayLoc_1         (add              ) [ 00000000]
offset_1              (add              ) [ 00000000]
offset_2              (select           ) [ 00001000]
PixArrayLoc_2         (select           ) [ 00000000]
tmp_6                 (partselect       ) [ 00001000]
icmp_ln241_1          (icmp             ) [ 00001000]
PixArrayLoc_3         (select           ) [ 00001000]
GetNewLine_2          (select           ) [ 00111111]
tmp_7                 (partselect       ) [ 00000000]
icmp124               (icmp             ) [ 00001000]
cmp159                (icmp             ) [ 00001111]
empty_42              (wait             ) [ 00000000]
store_ln214           (store            ) [ 00000000]
ret_ln331             (ret              ) [ 00000000]
icmp_ln241            (icmp             ) [ 00000000]
OutputWriteEn         (and              ) [ 00000100]
offset_3              (add              ) [ 00000000]
WriteLocNext          (add              ) [ 00000000]
WriteLocNext_1        (select           ) [ 00000000]
offset_4              (select           ) [ 00000000]
WriteLocNext_2        (select           ) [ 00000100]
offset_5              (select           ) [ 00000100]
PixArrayLoc_2_cast    (zext             ) [ 00000000]
add117                (add              ) [ 00000100]
brmerge               (or               ) [ 00000111]
store_ln214           (store            ) [ 00000000]
PhaseV_load           (load             ) [ 00000000]
zext_ln196            (zext             ) [ 00000000]
PhaseV_1              (select           ) [ 00000000]
OutputWriteEn_1       (and              ) [ 00000011]
empty                 (trunc            ) [ 00000011]
cmp119                (icmp             ) [ 00000011]
store_ln214           (store            ) [ 00000000]
store_ln214           (store            ) [ 00000000]
store_ln214           (store            ) [ 00000000]
specloopname_ln200    (specloopname     ) [ 00000000]
call_ln222            (call             ) [ 00000000]
br_ln214              (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="SrcYUV">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SrcYUV"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="HeightIn">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HeightIn"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="HeightOut">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HeightOut"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="LineRate">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LineRate"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vfltCoeff">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vfltCoeff"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="OutYUV">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutYUV"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="HwReg_Width_c">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_Width_c"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="HwReg_HeightOut_c">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_HeightOut_c"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i11P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vscale_core_polyphase_Pipeline_loop_width_for_procpix"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="WriteLoc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="WriteLoc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="offset_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="offset/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="PhaseV_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PhaseV/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="PixArrayLoc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixArrayLoc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="y_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="FiltCoeff_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FiltCoeff/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="FiltCoeff_1_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FiltCoeff_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="FiltCoeff_2_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FiltCoeff_2/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="FiltCoeff_3_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FiltCoeff_3/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="FiltCoeff_4_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FiltCoeff_4/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="FiltCoeff_5_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FiltCoeff_5/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="LineBuf_val_V_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="LineBuf_val_V/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="LineBuf_val_V_1_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="LineBuf_val_V_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="LineBuf_val_V_2_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="LineBuf_val_V_2/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="LineBuf_val_V_3_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="LineBuf_val_V_3/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="LineBuf_val_V_4_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="LineBuf_val_V_4/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="LineBuf_val_V_5_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="LineBuf_val_V_5/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="OutLines_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="11" slack="0"/>
<pin id="180" dir="0" index="1" bw="11" slack="0"/>
<pin id="181" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="OutLines/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln0_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="11" slack="0"/>
<pin id="187" dir="0" index="2" bw="11" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="InPixels_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="0"/>
<pin id="194" dir="0" index="1" bw="11" slack="0"/>
<pin id="195" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="InPixels/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln0_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="11" slack="0"/>
<pin id="201" dir="0" index="2" bw="11" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="InLines_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="11" slack="0"/>
<pin id="208" dir="0" index="1" bw="11" slack="0"/>
<pin id="209" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="InLines/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="Rate_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Rate/1 "/>
</bind>
</comp>

<comp id="218" class="1005" name="GetNewLine_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="GetNewLine (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="GetNewLine_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="GetNewLine/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="16" slack="0"/>
<pin id="232" dir="0" index="2" bw="16" slack="0"/>
<pin id="233" dir="0" index="3" bw="16" slack="0"/>
<pin id="234" dir="0" index="4" bw="16" slack="0"/>
<pin id="235" dir="0" index="5" bw="16" slack="0"/>
<pin id="236" dir="0" index="6" bw="16" slack="0"/>
<pin id="237" dir="0" index="7" bw="16" slack="0"/>
<pin id="238" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="6" slack="1"/>
<pin id="251" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="252" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="253" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="254" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="255" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="256" dir="0" index="8" bw="11" slack="5"/>
<pin id="257" dir="0" index="9" bw="1" slack="1"/>
<pin id="258" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="259" dir="0" index="11" bw="24" slack="2147483647"/>
<pin id="260" dir="0" index="12" bw="24" slack="2147483647"/>
<pin id="261" dir="0" index="13" bw="24" slack="2147483647"/>
<pin id="262" dir="0" index="14" bw="24" slack="2147483647"/>
<pin id="263" dir="0" index="15" bw="24" slack="2147483647"/>
<pin id="264" dir="0" index="16" bw="1" slack="2"/>
<pin id="265" dir="0" index="17" bw="1" slack="3"/>
<pin id="266" dir="0" index="18" bw="1" slack="1"/>
<pin id="267" dir="0" index="19" bw="24" slack="0"/>
<pin id="268" dir="0" index="20" bw="24" slack="0"/>
<pin id="269" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln222/6 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln214_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="11" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln214_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln214_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln214_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln214_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln177_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln180_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="11" slack="1"/>
<pin id="303" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln180_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="1"/>
<pin id="306" dir="0" index="1" bw="11" slack="1"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="TotalLines_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="11" slack="1"/>
<pin id="311" dir="0" index="2" bw="11" slack="1"/>
<pin id="312" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="TotalLines/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="YLoopSize_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="0"/>
<pin id="316" dir="0" index="1" bw="3" slack="0"/>
<pin id="317" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="YLoopSize/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="y_1_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="2"/>
<pin id="322" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln214_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="0"/>
<pin id="325" dir="0" index="1" bw="11" slack="1"/>
<pin id="326" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln214/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="y_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="WriteLoc_load_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="2"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WriteLoc_load/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="offset_load_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="2"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="offset_load/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="PixArrayLoc_load_load_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="2"/>
<pin id="342" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PixArrayLoc_load/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln222_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="0"/>
<pin id="345" dir="0" index="1" bw="11" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln222/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="trunc_ln_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="0" index="2" bw="5" slack="0"/>
<pin id="353" dir="0" index="3" bw="5" slack="0"/>
<pin id="354" dir="1" index="4" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="0" index="2" bw="6" slack="0"/>
<pin id="363" dir="0" index="3" bw="6" slack="0"/>
<pin id="364" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="GetNewLine_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="0" index="1" bw="16" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="GetNewLine_1/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="PixArrayLoc_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="PixArrayLoc_1/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="offset_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="17" slack="0"/>
<pin id="384" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset_1/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="offset_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="0" index="2" bw="32" slack="0"/>
<pin id="391" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="offset_2/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="PixArrayLoc_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="16" slack="0"/>
<pin id="398" dir="0" index="2" bw="16" slack="0"/>
<pin id="399" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="PixArrayLoc_2/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_6_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="0" index="2" bw="6" slack="0"/>
<pin id="407" dir="0" index="3" bw="6" slack="0"/>
<pin id="408" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln241_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="1"/>
<pin id="416" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241_1/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="PixArrayLoc_3_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="0"/>
<pin id="421" dir="0" index="2" bw="16" slack="0"/>
<pin id="422" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="PixArrayLoc_3/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="GetNewLine_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="GetNewLine_2/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_7_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="9" slack="0"/>
<pin id="436" dir="0" index="1" bw="11" slack="0"/>
<pin id="437" dir="0" index="2" bw="3" slack="0"/>
<pin id="438" dir="0" index="3" bw="5" slack="0"/>
<pin id="439" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp124_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="9" slack="0"/>
<pin id="446" dir="0" index="1" bw="9" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp124/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="cmp159_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="11" slack="0"/>
<pin id="452" dir="0" index="1" bw="11" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp159/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln214_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="0"/>
<pin id="458" dir="0" index="1" bw="11" slack="2"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln241_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="1"/>
<pin id="463" dir="0" index="1" bw="16" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="OutputWriteEn_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="1"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="OutputWriteEn/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="offset_3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="0" index="1" bw="32" slack="3"/>
<pin id="474" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset_3/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="WriteLocNext_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="WriteLocNext/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="WriteLocNext_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="484" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="WriteLocNext_1/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="offset_4_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="0"/>
<pin id="490" dir="0" index="2" bw="32" slack="1"/>
<pin id="491" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="offset_4/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="WriteLocNext_2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="1"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="498" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="WriteLocNext_2/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="offset_5_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="504" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="offset_5/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="PixArrayLoc_2_cast_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="1"/>
<pin id="508" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="PixArrayLoc_2_cast/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add117_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="0"/>
<pin id="511" dir="0" index="1" bw="3" slack="0"/>
<pin id="512" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add117/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="brmerge_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="1"/>
<pin id="517" dir="0" index="1" bw="1" slack="1"/>
<pin id="518" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="store_ln214_store_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="1"/>
<pin id="521" dir="0" index="1" bw="16" slack="3"/>
<pin id="522" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="PhaseV_load_load_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="4"/>
<pin id="525" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PhaseV_load/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln196_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="2"/>
<pin id="528" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="PhaseV_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="2"/>
<pin id="531" dir="0" index="1" bw="8" slack="0"/>
<pin id="532" dir="0" index="2" bw="8" slack="0"/>
<pin id="533" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="PhaseV_1/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="OutputWriteEn_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="2"/>
<pin id="538" dir="0" index="1" bw="1" slack="1"/>
<pin id="539" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="OutputWriteEn_1/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="empty_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="cmp119_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="17" slack="3"/>
<pin id="546" dir="0" index="1" bw="17" slack="1"/>
<pin id="547" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp119/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln214_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="0"/>
<pin id="550" dir="0" index="1" bw="8" slack="4"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="store_ln214_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="0" index="1" bw="32" slack="4"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="store_ln214_store_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="0" index="1" bw="32" slack="4"/>
<pin id="560" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/5 "/>
</bind>
</comp>

<comp id="561" class="1005" name="WriteLoc_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="WriteLoc "/>
</bind>
</comp>

<comp id="568" class="1005" name="offset_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="offset "/>
</bind>
</comp>

<comp id="575" class="1005" name="PhaseV_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="PhaseV "/>
</bind>
</comp>

<comp id="582" class="1005" name="PixArrayLoc_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="0"/>
<pin id="584" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="PixArrayLoc "/>
</bind>
</comp>

<comp id="589" class="1005" name="y_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="11" slack="0"/>
<pin id="591" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="596" class="1005" name="OutLines_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="11" slack="1"/>
<pin id="598" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="OutLines "/>
</bind>
</comp>

<comp id="603" class="1005" name="InPixels_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="11" slack="5"/>
<pin id="605" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="InPixels "/>
</bind>
</comp>

<comp id="608" class="1005" name="InLines_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="11" slack="1"/>
<pin id="610" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="InLines "/>
</bind>
</comp>

<comp id="615" class="1005" name="Rate_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="3"/>
<pin id="617" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="Rate "/>
</bind>
</comp>

<comp id="620" class="1005" name="zext_ln177_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177 "/>
</bind>
</comp>

<comp id="625" class="1005" name="zext_ln180_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="17" slack="3"/>
<pin id="627" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln180 "/>
</bind>
</comp>

<comp id="630" class="1005" name="YLoopSize_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="11" slack="1"/>
<pin id="632" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="YLoopSize "/>
</bind>
</comp>

<comp id="644" class="1005" name="icmp_ln222_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln222 "/>
</bind>
</comp>

<comp id="652" class="1005" name="trunc_ln_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="6" slack="2"/>
<pin id="654" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="657" class="1005" name="offset_2_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset_2 "/>
</bind>
</comp>

<comp id="663" class="1005" name="tmp_6_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="16" slack="1"/>
<pin id="665" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="668" class="1005" name="icmp_ln241_1_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="1"/>
<pin id="670" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln241_1 "/>
</bind>
</comp>

<comp id="673" class="1005" name="PixArrayLoc_3_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="16" slack="1"/>
<pin id="675" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="PixArrayLoc_3 "/>
</bind>
</comp>

<comp id="679" class="1005" name="GetNewLine_2_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="GetNewLine_2 "/>
</bind>
</comp>

<comp id="685" class="1005" name="icmp124_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp124 "/>
</bind>
</comp>

<comp id="690" class="1005" name="cmp159_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="3"/>
<pin id="692" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp159 "/>
</bind>
</comp>

<comp id="695" class="1005" name="OutputWriteEn_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="OutputWriteEn "/>
</bind>
</comp>

<comp id="700" class="1005" name="WriteLocNext_2_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WriteLocNext_2 "/>
</bind>
</comp>

<comp id="705" class="1005" name="offset_5_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="1"/>
<pin id="707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset_5 "/>
</bind>
</comp>

<comp id="710" class="1005" name="add117_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="17" slack="1"/>
<pin id="712" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add117 "/>
</bind>
</comp>

<comp id="715" class="1005" name="brmerge_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="2"/>
<pin id="717" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="720" class="1005" name="OutputWriteEn_1_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="1"/>
<pin id="722" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="OutputWriteEn_1 "/>
</bind>
</comp>

<comp id="725" class="1005" name="empty_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="6" slack="1"/>
<pin id="727" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="730" class="1005" name="cmp119_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="1"/>
<pin id="732" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp119 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="22" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="178" pin="2"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="14" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="192" pin="2"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="2" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="70" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="130" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="10" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="242"><net_src comp="134" pin="1"/><net_sink comp="229" pin=3"/></net>

<net id="243"><net_src comp="138" pin="1"/><net_sink comp="229" pin=4"/></net>

<net id="244"><net_src comp="142" pin="1"/><net_sink comp="229" pin=5"/></net>

<net id="245"><net_src comp="146" pin="1"/><net_sink comp="229" pin=6"/></net>

<net id="246"><net_src comp="150" pin="1"/><net_sink comp="229" pin=7"/></net>

<net id="270"><net_src comp="104" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="271"><net_src comp="0" pin="0"/><net_sink comp="247" pin=19"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="247" pin=20"/></net>

<net id="277"><net_src comp="30" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="32" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="36" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="68" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="327"><net_src comp="320" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="320" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="78" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="347"><net_src comp="320" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="80" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="82" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="337" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="84" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="358"><net_src comp="86" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="365"><net_src comp="88" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="337" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="46" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="90" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="373"><net_src comp="359" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="32" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="340" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="92" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="337" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="94" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="392"><net_src comp="369" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="337" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="400"><net_src comp="369" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="375" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="340" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="409"><net_src comp="88" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="387" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="46" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="90" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="417"><net_src comp="334" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="423"><net_src comp="343" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="395" pin="3"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="340" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="431"><net_src comp="343" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="369" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="222" pin="4"/><net_sink comp="426" pin=2"/></net>

<net id="440"><net_src comp="96" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="320" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="44" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="84" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="448"><net_src comp="434" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="98" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="320" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="30" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="328" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="32" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="461" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="479"><net_src comp="18" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="466" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="475" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="492"><net_src comp="466" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="471" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="499"><net_src comp="480" pin="3"/><net_sink comp="494" pin=1"/></net>

<net id="505"><net_src comp="487" pin="3"/><net_sink comp="500" pin=1"/></net>

<net id="513"><net_src comp="506" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="102" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="535"><net_src comp="523" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="543"><net_src comp="529" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="552"><net_src comp="529" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="564"><net_src comp="110" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="567"><net_src comp="561" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="571"><net_src comp="114" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="574"><net_src comp="568" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="578"><net_src comp="118" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="581"><net_src comp="575" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="585"><net_src comp="122" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="588"><net_src comp="582" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="592"><net_src comp="126" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="599"><net_src comp="178" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="602"><net_src comp="596" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="606"><net_src comp="192" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="247" pin=8"/></net>

<net id="611"><net_src comp="206" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="614"><net_src comp="608" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="618"><net_src comp="212" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="623"><net_src comp="298" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="628"><net_src comp="301" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="633"><net_src comp="314" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="647"><net_src comp="343" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="650"><net_src comp="644" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="651"><net_src comp="644" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="655"><net_src comp="349" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="660"><net_src comp="387" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="666"><net_src comp="403" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="671"><net_src comp="413" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="676"><net_src comp="418" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="682"><net_src comp="426" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="688"><net_src comp="444" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="693"><net_src comp="450" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="247" pin=17"/></net>

<net id="698"><net_src comp="466" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="703"><net_src comp="494" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="708"><net_src comp="500" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="713"><net_src comp="509" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="718"><net_src comp="515" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="247" pin=16"/></net>

<net id="723"><net_src comp="536" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="247" pin=9"/></net>

<net id="728"><net_src comp="540" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="733"><net_src comp="544" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="247" pin=18"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vfltCoeff | {}
	Port: OutYUV | {6 7 }
	Port: HwReg_Width_c | {1 }
	Port: HwReg_HeightOut_c | {1 }
 - Input state : 
	Port: vscale_core_polyphase : SrcYUV | {6 7 }
	Port: vscale_core_polyphase : HeightIn | {1 }
	Port: vscale_core_polyphase : Width | {1 }
	Port: vscale_core_polyphase : HeightOut | {1 }
	Port: vscale_core_polyphase : LineRate | {1 }
	Port: vscale_core_polyphase : vfltCoeff | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln214 : 1
		store_ln214 : 1
		store_ln214 : 1
		store_ln214 : 1
		store_ln214 : 1
	State 2
		TotalLines : 1
		YLoopSize : 2
	State 3
		icmp_ln214 : 1
		y_2 : 1
		br_ln214 : 2
		icmp_ln222 : 1
		trunc_ln : 1
		tmp : 1
		GetNewLine_1 : 2
		PixArrayLoc_1 : 1
		offset_1 : 1
		offset_2 : 3
		PixArrayLoc_2 : 3
		tmp_6 : 4
		icmp_ln241_1 : 1
		PixArrayLoc_3 : 4
		GetNewLine_2 : 3
		tmp_7 : 1
		icmp124 : 2
		cmp159 : 1
		store_ln214 : 2
	State 4
		OutputWriteEn : 1
		WriteLocNext_1 : 1
		offset_4 : 1
		WriteLocNext_2 : 2
		offset_5 : 2
		add117 : 1
	State 5
		PhaseV_1 : 1
		empty : 2
		store_ln214 : 2
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                   Functional Unit                                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229 |    0    |  1.588  |    73   |    95   |
|          |           grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247          |    18   | 70.0735 |   1943  |   695   |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  TotalLines_fu_308                                  |    0    |    0    |    0    |    11   |
|          |                                   offset_2_fu_387                                   |    0    |    0    |    0    |    32   |
|          |                                 PixArrayLoc_2_fu_395                                |    0    |    0    |    0    |    16   |
|          |                                 PixArrayLoc_3_fu_418                                |    0    |    0    |    0    |    16   |
|  select  |                                 GetNewLine_2_fu_426                                 |    0    |    0    |    0    |    2    |
|          |                                WriteLocNext_1_fu_480                                |    0    |    0    |    0    |    32   |
|          |                                   offset_4_fu_487                                   |    0    |    0    |    0    |    32   |
|          |                                WriteLocNext_2_fu_494                                |    0    |    0    |    0    |    32   |
|          |                                   offset_5_fu_500                                   |    0    |    0    |    0    |    32   |
|          |                                   PhaseV_1_fu_529                                   |    0    |    0    |    0    |    8    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   YLoopSize_fu_314                                  |    0    |    0    |    0    |    12   |
|          |                                      y_2_fu_328                                     |    0    |    0    |    0    |    12   |
|          |                                 PixArrayLoc_1_fu_375                                |    0    |    0    |    0    |    23   |
|    add   |                                   offset_1_fu_381                                   |    0    |    0    |    0    |    39   |
|          |                                   offset_3_fu_471                                   |    0    |    0    |    0    |    39   |
|          |                                 WriteLocNext_fu_475                                 |    0    |    0    |    0    |    39   |
|          |                                    add117_fu_509                                    |    0    |    0    |    0    |    23   |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  icmp_ln180_fu_304                                  |    0    |    0    |    0    |    11   |
|          |                                  icmp_ln214_fu_323                                  |    0    |    0    |    0    |    11   |
|          |                                  icmp_ln222_fu_343                                  |    0    |    0    |    0    |    11   |
|          |                                 GetNewLine_1_fu_369                                 |    0    |    0    |    0    |    13   |
|   icmp   |                                 icmp_ln241_1_fu_413                                 |    0    |    0    |    0    |    18   |
|          |                                    icmp124_fu_444                                   |    0    |    0    |    0    |    11   |
|          |                                    cmp159_fu_450                                    |    0    |    0    |    0    |    11   |
|          |                                  icmp_ln241_fu_461                                  |    0    |    0    |    0    |    13   |
|          |                                    cmp119_fu_544                                    |    0    |    0    |    0    |    13   |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    and   |                                 OutputWriteEn_fu_466                                |    0    |    0    |    0    |    2    |
|          |                                OutputWriteEn_1_fu_536                               |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                                    brmerge_fu_515                                   |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 OutLines_read_fu_178                                |    0    |    0    |    0    |    0    |
|   read   |                                 InPixels_read_fu_192                                |    0    |    0    |    0    |    0    |
|          |                                 InLines_read_fu_206                                 |    0    |    0    |    0    |    0    |
|          |                                   Rate_read_fu_212                                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                                write_ln0_write_fu_184                               |    0    |    0    |    0    |    0    |
|          |                                write_ln0_write_fu_198                               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  zext_ln177_fu_298                                  |    0    |    0    |    0    |    0    |
|   zext   |                                  zext_ln180_fu_301                                  |    0    |    0    |    0    |    0    |
|          |                              PixArrayLoc_2_cast_fu_506                              |    0    |    0    |    0    |    0    |
|          |                                  zext_ln196_fu_526                                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   trunc_ln_fu_349                                   |    0    |    0    |    0    |    0    |
|partselect|                                      tmp_fu_359                                     |    0    |    0    |    0    |    0    |
|          |                                     tmp_6_fu_403                                    |    0    |    0    |    0    |    0    |
|          |                                     tmp_7_fu_434                                    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                                     empty_fu_540                                    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                     |    18   | 71.6615 |   2016  |   1308  |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|   FiltCoeff   |    -   |   16   |   16   |    -   |
|  FiltCoeff_1  |    -   |   16   |   16   |    -   |
|  FiltCoeff_2  |    -   |   16   |   16   |    -   |
|  FiltCoeff_3  |    -   |   16   |   16   |    -   |
|  FiltCoeff_4  |    -   |   16   |   16   |    -   |
|  FiltCoeff_5  |    -   |   16   |   16   |    -   |
| LineBuf_val_V |    3   |    0   |    0   |    0   |
|LineBuf_val_V_1|    3   |    0   |    0   |    0   |
|LineBuf_val_V_2|    3   |    0   |    0   |    0   |
|LineBuf_val_V_3|    3   |    0   |    0   |    0   |
|LineBuf_val_V_4|    3   |    0   |    0   |    0   |
|LineBuf_val_V_5|    3   |    0   |    0   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |   18   |   96   |   96   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  GetNewLine_2_reg_679 |    1   |
|   GetNewLine_reg_218  |    1   |
|    InLines_reg_608    |   11   |
|    InPixels_reg_603   |   11   |
|    OutLines_reg_596   |   11   |
|OutputWriteEn_1_reg_720|    1   |
| OutputWriteEn_reg_695 |    1   |
|     PhaseV_reg_575    |    8   |
| PixArrayLoc_3_reg_673 |   16   |
|  PixArrayLoc_reg_582  |   16   |
|      Rate_reg_615     |   32   |
| WriteLocNext_2_reg_700|   32   |
|    WriteLoc_reg_561   |   32   |
|   YLoopSize_reg_630   |   11   |
|     add117_reg_710    |   17   |
|    brmerge_reg_715    |    1   |
|     cmp119_reg_730    |    1   |
|     cmp159_reg_690    |    1   |
|     empty_reg_725     |    6   |
|    icmp124_reg_685    |    1   |
|   icmp_ln222_reg_644  |    1   |
|  icmp_ln241_1_reg_668 |    1   |
|    offset_2_reg_657   |   32   |
|    offset_5_reg_705   |   32   |
|     offset_reg_568    |   32   |
|     tmp_6_reg_663     |   16   |
|    trunc_ln_reg_652   |    6   |
|       y_reg_589       |   11   |
|   zext_ln177_reg_620  |   32   |
|   zext_ln180_reg_625  |   17   |
+-----------------------+--------+
|         Total         |   391  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   18   |   71   |  2016  |  1308  |    -   |
|   Memory  |   18   |    -   |    -   |   96   |   96   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   391  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   18   |   18   |   71   |  2503  |  1404  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
