INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/shiyan1/shiyan12/shiyan12.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/shiyan1/shiyan12/shiyan12.srcs/sim_1/new/sim_Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Add
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/DELL/Desktop/shiyan1/shiyan12/shiyan12.srcs/sim_1/new/sim_Add.v:28]
