
*** Running vivado
    with args -log bd_077c_axis_fifo_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_077c_axis_fifo_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source bd_077c_axis_fifo_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1496.746 ; gain = 0.000 ; free physical = 3154 ; free virtual = 47139
INFO: [Synth 8-638] synthesizing module 'bd_077c_axis_fifo_0' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_8/synth/bd_077c_axis_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_v1_1_15_axis_data_fifo' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/f1e5/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (1#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (2#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (3#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_sync_rst' [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_sync_rst' (4#1) [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_v1_1_15_axis_data_fifo' (31#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/f1e5/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'bd_077c_axis_fifo_0' (32#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_8/synth/bd_077c_axis_fifo_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:01:18 ; elapsed = 00:01:31 . Memory (MB): peak = 1496.746 ; gain = 0.000 ; free physical = 16525 ; free virtual = 47274
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:18 ; elapsed = 00:01:32 . Memory (MB): peak = 1496.746 ; gain = 0.000 ; free physical = 16366 ; free virtual = 47116
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2084.949 ; gain = 0.000 ; free physical = 18231 ; free virtual = 49058
Finished Constraint Validation : Time (s): cpu = 00:01:40 ; elapsed = 00:02:05 . Memory (MB): peak = 2084.949 ; gain = 588.203 ; free physical = 16761 ; free virtual = 47598
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:40 ; elapsed = 00:02:05 . Memory (MB): peak = 2084.949 ; gain = 588.203 ; free physical = 16761 ; free virtual = 47598
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:02:05 . Memory (MB): peak = 2084.949 ; gain = 588.203 ; free physical = 16762 ; free virtual = 47599
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:40 ; elapsed = 00:02:05 . Memory (MB): peak = 2084.949 ; gain = 588.203 ; free physical = 16598 ; free virtual = 47441
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:02:06 . Memory (MB): peak = 2084.949 ; gain = 588.203 ; free physical = 16469 ; free virtual = 47304
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:59 ; elapsed = 00:02:43 . Memory (MB): peak = 2741.895 ; gain = 1245.148 ; free physical = 10026 ; free virtual = 40865
Finished Timing Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:44 . Memory (MB): peak = 2762.926 ; gain = 1266.180 ; free physical = 9988 ; free virtual = 40828
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:02:44 . Memory (MB): peak = 2763.934 ; gain = 1267.188 ; free physical = 9922 ; free virtual = 40761
Finished IO Insertion : Time (s): cpu = 00:02:00 ; elapsed = 00:02:44 . Memory (MB): peak = 2763.934 ; gain = 1267.188 ; free physical = 9555 ; free virtual = 40394
Finished Renaming Generated Instances : Time (s): cpu = 00:02:00 ; elapsed = 00:02:44 . Memory (MB): peak = 2763.934 ; gain = 1267.188 ; free physical = 9554 ; free virtual = 40393
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:00 ; elapsed = 00:02:44 . Memory (MB): peak = 2763.934 ; gain = 1267.188 ; free physical = 9539 ; free virtual = 40378
Finished Renaming Generated Ports : Time (s): cpu = 00:02:00 ; elapsed = 00:02:44 . Memory (MB): peak = 2763.934 ; gain = 1267.188 ; free physical = 9539 ; free virtual = 40378
Finished Handling Custom Attributes : Time (s): cpu = 00:02:00 ; elapsed = 00:02:44 . Memory (MB): peak = 2763.934 ; gain = 1267.188 ; free physical = 9538 ; free virtual = 40377
Finished Renaming Generated Nets : Time (s): cpu = 00:02:00 ; elapsed = 00:02:44 . Memory (MB): peak = 2763.934 ; gain = 1267.188 ; free physical = 9537 ; free virtual = 40376

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |     2|
|2     |LUT1     |     9|
|3     |LUT2     |    16|
|4     |LUT3     |     7|
|5     |LUT4     |    30|
|6     |LUT5     |     6|
|7     |LUT6     |     7|
|8     |MUXCY    |    20|
|9     |RAMB36E2 |     2|
|10    |SRL16E   |     1|
|11    |FDRE     |   132|
|12    |FDSE     |    12|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:00 ; elapsed = 00:02:44 . Memory (MB): peak = 2763.934 ; gain = 1267.188 ; free physical = 9536 ; free virtual = 40375
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:02:46 . Memory (MB): peak = 2816.949 ; gain = 1341.578 ; free physical = 9226 ; free virtual = 40065
