<stg><name>AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_INITIALIZE_HIST</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i11 0, i11 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc:0 %k_1 = load i11 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:1 %icmp_ln445 = icmp_eq  i11 %k_1, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln445"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:2 %add_ln445 = add i11 %k_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln445"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln445 = br i1 %icmp_ln445, void %for.inc.split, void %for.end9.exitStub

]]></Node>
<StgValue><ssdm name="br_ln445"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:0 %zext_ln445 = zext i11 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln445"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln447 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln447"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln448 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln448"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln445 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln445"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %hist_0_addr = getelementptr i32 %hist_0, i64 0, i64 %zext_ln445

]]></Node>
<StgValue><ssdm name="hist_0_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:5 %store_ln455 = store i32 0, i10 %hist_0_addr

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %hist_1_addr = getelementptr i32 %hist_1, i64 0, i64 %zext_ln445

]]></Node>
<StgValue><ssdm name="hist_1_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:7 %store_ln455 = store i32 0, i10 %hist_1_addr

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %hist_2_addr = getelementptr i32 %hist_2, i64 0, i64 %zext_ln445

]]></Node>
<StgValue><ssdm name="hist_2_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:9 %store_ln455 = store i32 0, i10 %hist_2_addr

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:10 %store_ln445 = store i11 %add_ln445, i11 %k

]]></Node>
<StgValue><ssdm name="store_ln445"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:11 %br_ln445 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln445"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0">
<![CDATA[
for.end9.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="30" name="hist_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="hist_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="31" name="hist_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="hist_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="32" name="hist_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="hist_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="34" from="StgValue_33" to="k" fromId="33" toId="4">
</dataflow>
<dataflow id="36" from="StgValue_35" to="store_ln0" fromId="35" toId="5">
</dataflow>
<dataflow id="37" from="k" to="store_ln0" fromId="4" toId="5">
</dataflow>
<dataflow id="38" from="k" to="k_1" fromId="4" toId="7">
</dataflow>
<dataflow id="39" from="k_1" to="icmp_ln445" fromId="7" toId="8">
</dataflow>
<dataflow id="41" from="StgValue_40" to="icmp_ln445" fromId="40" toId="8">
</dataflow>
<dataflow id="42" from="k_1" to="add_ln445" fromId="7" toId="9">
</dataflow>
<dataflow id="44" from="StgValue_43" to="add_ln445" fromId="43" toId="9">
</dataflow>
<dataflow id="45" from="icmp_ln445" to="br_ln445" fromId="8" toId="10">
</dataflow>
<dataflow id="46" from="k_1" to="zext_ln445" fromId="7" toId="11">
</dataflow>
<dataflow id="48" from="_ssdm_op_SpecPipeline" to="specpipeline_ln447" fromId="47" toId="12">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specpipeline_ln447" fromId="49" toId="12">
</dataflow>
<dataflow id="52" from="StgValue_51" to="specpipeline_ln447" fromId="51" toId="12">
</dataflow>
<dataflow id="53" from="StgValue_51" to="specpipeline_ln447" fromId="51" toId="12">
</dataflow>
<dataflow id="54" from="StgValue_51" to="specpipeline_ln447" fromId="51" toId="12">
</dataflow>
<dataflow id="56" from="empty_18" to="specpipeline_ln447" fromId="55" toId="12">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln448" fromId="57" toId="13">
</dataflow>
<dataflow id="60" from="StgValue_59" to="speclooptripcount_ln448" fromId="59" toId="13">
</dataflow>
<dataflow id="61" from="StgValue_59" to="speclooptripcount_ln448" fromId="59" toId="13">
</dataflow>
<dataflow id="62" from="StgValue_59" to="speclooptripcount_ln448" fromId="59" toId="13">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecLoopName" to="specloopname_ln445" fromId="63" toId="14">
</dataflow>
<dataflow id="66" from="empty_34" to="specloopname_ln445" fromId="65" toId="14">
</dataflow>
<dataflow id="67" from="hist_0" to="hist_0_addr" fromId="32" toId="15">
</dataflow>
<dataflow id="69" from="StgValue_68" to="hist_0_addr" fromId="68" toId="15">
</dataflow>
<dataflow id="70" from="zext_ln445" to="hist_0_addr" fromId="11" toId="15">
</dataflow>
<dataflow id="71" from="StgValue_51" to="store_ln455" fromId="51" toId="16">
</dataflow>
<dataflow id="72" from="hist_0_addr" to="store_ln455" fromId="15" toId="16">
</dataflow>
<dataflow id="73" from="hist_1" to="hist_1_addr" fromId="31" toId="17">
</dataflow>
<dataflow id="74" from="StgValue_68" to="hist_1_addr" fromId="68" toId="17">
</dataflow>
<dataflow id="75" from="zext_ln445" to="hist_1_addr" fromId="11" toId="17">
</dataflow>
<dataflow id="76" from="StgValue_51" to="store_ln455" fromId="51" toId="18">
</dataflow>
<dataflow id="77" from="hist_1_addr" to="store_ln455" fromId="17" toId="18">
</dataflow>
<dataflow id="78" from="hist_2" to="hist_2_addr" fromId="30" toId="19">
</dataflow>
<dataflow id="79" from="StgValue_68" to="hist_2_addr" fromId="68" toId="19">
</dataflow>
<dataflow id="80" from="zext_ln445" to="hist_2_addr" fromId="11" toId="19">
</dataflow>
<dataflow id="81" from="StgValue_51" to="store_ln455" fromId="51" toId="20">
</dataflow>
<dataflow id="82" from="hist_2_addr" to="store_ln455" fromId="19" toId="20">
</dataflow>
<dataflow id="83" from="add_ln445" to="store_ln445" fromId="9" toId="21">
</dataflow>
<dataflow id="84" from="k" to="store_ln445" fromId="4" toId="21">
</dataflow>
<dataflow id="85" from="icmp_ln445" to="StgValue_2" fromId="8" toId="2">
</dataflow>
</dataflows>


</stg>
