INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.sim/sim_1/impl/func/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.sim/sim_1/impl/func/xsim/Testing_IP_TB_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CNT
INFO: [VRFC 10-307] analyzing entity clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-307] analyzing entity lfsr
INFO: [VRFC 10-307] analyzing entity normal_shift_reg
INFO: [VRFC 10-307] analyzing entity parallel_tapped_shift_reg
INFO: [VRFC 10-307] analyzing entity reg
INFO: [VRFC 10-307] analyzing entity reg_0
INFO: [VRFC 10-307] analyzing entity Simon_32_64_parallel
INFO: [VRFC 10-307] analyzing entity clk_wiz_0
INFO: [VRFC 10-307] analyzing entity Testing_IP
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.srcs/sim_1/new/Testing_IP_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Testing_IP_TB
