#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Aug 30 16:47:04 2020
# Process ID: 14632
# Current directory: D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.runs/impl_1
# Command line: vivado.exe -log mb_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_design_wrapper.tcl -notrace
# Log file: D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.runs/impl_1/mb_design_wrapper.vdi
# Journal file: D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mb_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/ip_repo/censor_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/ip_repo/censor_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/ip_repo/censor_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top mb_design_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_uart16550_0_0/mb_design_axi_uart16550_0_0.dcp' for cell 'mb_design_i/axi_uart16550_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_censor_ip_0_0/mb_design_censor_ip_0_0.dcp' for cell 'mb_design_i/censor_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0.dcp' for cell 'mb_design_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_1/mb_design_axi_gpio_0_1.dcp' for cell 'mb_design_i/gpio_char_in_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_2/mb_design_axi_gpio_0_2.dcp' for cell 'mb_design_i/gpio_char_out_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_2_0/mb_design_axi_gpio_2_0.dcp' for cell 'mb_design_i/gpio_in_ready_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0.dcp' for cell 'mb_design_i/gpio_out_ready_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_mdm_1_1/mb_design_mdm_1_1.dcp' for cell 'mb_design_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_1/mb_design_microblaze_0_1.dcp' for cell 'mb_design_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_design_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_xbar_0/mb_design_xbar_0.dcp' for cell 'mb_design_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_dlmb_bram_if_cntlr_1/mb_design_dlmb_bram_if_cntlr_1.dcp' for cell 'mb_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_dlmb_v10_1/mb_design_dlmb_v10_1.dcp' for cell 'mb_design_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_ilmb_bram_if_cntlr_1/mb_design_ilmb_bram_if_cntlr_1.dcp' for cell 'mb_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_ilmb_v10_1/mb_design_ilmb_v10_1.dcp' for cell 'mb_design_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_lmb_bram_1/mb_design_lmb_bram_1.dcp' for cell 'mb_design_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 397 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_board.xdc] for cell 'mb_design_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_board.xdc] for cell 'mb_design_i/clk_wiz_1/inst'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0.xdc] for cell 'mb_design_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1207.266 ; gain = 524.855
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0.xdc] for cell 'mb_design_i/clk_wiz_1/inst'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_design_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_design_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_design_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_design_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0_board.xdc] for cell 'mb_design_i/gpio_out_ready_0/U0'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0_board.xdc] for cell 'mb_design_i/gpio_out_ready_0/U0'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0.xdc] for cell 'mb_design_i/gpio_out_ready_0/U0'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0.xdc] for cell 'mb_design_i/gpio_out_ready_0/U0'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_1/mb_design_axi_gpio_0_1_board.xdc] for cell 'mb_design_i/gpio_char_in_0/U0'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_1/mb_design_axi_gpio_0_1_board.xdc] for cell 'mb_design_i/gpio_char_in_0/U0'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_1/mb_design_axi_gpio_0_1.xdc] for cell 'mb_design_i/gpio_char_in_0/U0'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_1/mb_design_axi_gpio_0_1.xdc] for cell 'mb_design_i/gpio_char_in_0/U0'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_2/mb_design_axi_gpio_0_2_board.xdc] for cell 'mb_design_i/gpio_char_out_0/U0'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_2/mb_design_axi_gpio_0_2_board.xdc] for cell 'mb_design_i/gpio_char_out_0/U0'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_2/mb_design_axi_gpio_0_2.xdc] for cell 'mb_design_i/gpio_char_out_0/U0'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_2/mb_design_axi_gpio_0_2.xdc] for cell 'mb_design_i/gpio_char_out_0/U0'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_2_0/mb_design_axi_gpio_2_0_board.xdc] for cell 'mb_design_i/gpio_in_ready_0/U0'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_2_0/mb_design_axi_gpio_2_0_board.xdc] for cell 'mb_design_i/gpio_in_ready_0/U0'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_2_0/mb_design_axi_gpio_2_0.xdc] for cell 'mb_design_i/gpio_in_ready_0/U0'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_2_0/mb_design_axi_gpio_2_0.xdc] for cell 'mb_design_i/gpio_in_ready_0/U0'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_1/mb_design_microblaze_0_1.xdc] for cell 'mb_design_i/microblaze_0/U0'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_1/mb_design_microblaze_0_1.xdc] for cell 'mb_design_i/microblaze_0/U0'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_dlmb_v10_1/mb_design_dlmb_v10_1.xdc] for cell 'mb_design_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_dlmb_v10_1/mb_design_dlmb_v10_1.xdc] for cell 'mb_design_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_ilmb_v10_1/mb_design_ilmb_v10_1.xdc] for cell 'mb_design_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_ilmb_v10_1/mb_design_ilmb_v10_1.xdc] for cell 'mb_design_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_mdm_1_1/mb_design_mdm_1_1.xdc] for cell 'mb_design_i/mdm_1/U0'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_mdm_1_1/mb_design_mdm_1_1.xdc] for cell 'mb_design_i/mdm_1/U0'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_uart16550_0_0/mb_design_axi_uart16550_0_0_board.xdc] for cell 'mb_design_i/axi_uart16550_0/U0'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_uart16550_0_0/mb_design_axi_uart16550_0_0_board.xdc] for cell 'mb_design_i/axi_uart16550_0/U0'
Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_uart16550_0_0/mb_design_axi_uart16550_0_0.xdc] for cell 'mb_design_i/axi_uart16550_0/U0'
Finished Parsing XDC File [d:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_axi_uart16550_0_0/mb_design_axi_uart16550_0_0.xdc] for cell 'mb_design_i/axi_uart16550_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'mb_design_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.sdk/censor_axii/Debug/censor_axii.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1208.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 224 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 128 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1208.707 ; gain = 900.891
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/Q[0] has multiple drivers: mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[3]/Q, and mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[3]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/Q[10] has multiple drivers: mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[14]/Q, and mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[14]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/Q[11] has multiple drivers: mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[15]/Q, and mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[15]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/Q[1] has multiple drivers: mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[4]__0/Q, and mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[4]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/Q[2] has multiple drivers: mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[5]__0/Q, and mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[5]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/Q[3] has multiple drivers: mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[7]__0/Q, and mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[7]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/Q[4] has multiple drivers: mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[8]/Q, and mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[8]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/Q[5] has multiple drivers: mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[9]__0/Q, and mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[9]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/Q[6] has multiple drivers: mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[10]/Q, and mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[10]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/Q[7] has multiple drivers: mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[11]/Q, and mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[11]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/Q[8] has multiple drivers: mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[12]__0/Q, and mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[12]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/Q[9] has multiple drivers: mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[13]__0/Q, and mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_controller/mask_bits_reg[13]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg2[0] has multiple drivers: mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q, and mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg2_reg[0]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3[0] has multiple drivers: mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3_reg[0]__0/Q, and mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3[1] has multiple drivers: mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q, and mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3_reg[1]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3[2] has multiple drivers: mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q, and mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3_reg[2]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3[3] has multiple drivers: mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3_reg[3]/Q, and mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3_reg[3]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3[4] has multiple drivers: mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3_reg[4]__0/Q, and mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3_reg[4]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3[5] has multiple drivers: mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3_reg[5]__0/Q, and mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3_reg[5]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3[6] has multiple drivers: mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3_reg[6]/Q, and mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3_reg[6]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3[7] has multiple drivers: mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3_reg[7]/Q, and mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_reg3_reg[7]__0/Q.
INFO: [Project 1-461] DRC finished with 21 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1208.707 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 22 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sun Aug 30 16:47:50 2020...
