#ifndefSTM32L4xx_LL_DMA_H#defineSTM32L4xx_LL_DMA_H#ifdef__cplusplusextern"C"{#endif#include"stm32l4xx.h"#ifdefined(DMAMUX1)#include"stm32l4xx_ll_dmamux.h"#endif#ifdefined(DMA1)||defined(DMA2)staticconstuint8_tCHANNEL_OFFSET_TAB[]={(uint8_t)(DMA1_Channel1_BASE-DMA1_BASE),(uint8_t)(DMA1_Channel2_BASE-DMA1_BASE),(uint8_t)(DMA1_Channel3_BASE-DMA1_BASE),(uint8_t)(DMA1_Channel4_BASE-DMA1_BASE),(uint8_t)(DMA1_Channel5_BASE-DMA1_BASE),(uint8_t)(DMA1_Channel6_BASE-DMA1_BASE),(uint8_t)(DMA1_Channel7_BASE-DMA1_BASE)};#ifdefined(DMAMUX1)#else#defineDMA_CSELR_OFFSET(uint32_t)(DMA1_CSELR_BASE-DMA1_BASE)#defineDMA_POSITION_CSELR_CXS(Channel)POSITION_VAL(DMA_CSELR_C1S<<(((Channel)*4U)&0x1FU))#endif#ifdefined(DMAMUX1)#define__LL_DMA_INSTANCE_TO_DMAMUX_CHANNEL(__DMA_INSTANCE__)\(((__DMA_INSTANCE__)==DMA1)?0x00000000U:LL_DMA_CHANNEL_7)#else#ifdefined(USE_FULL_LL_DRIVER)#endif#endif#ifdefined(USE_FULL_LL_DRIVER)typedefstruct{uint32_tPeriphOrM2MSrcAddress;uint32_tMemoryOrM2MDstAddress;uint32_tDirection;uint32_tMode;uint32_tPeriphOrM2MSrcIncMode;uint32_tMemoryOrM2MDstIncMode;uint32_tPeriphOrM2MSrcDataSize;uint32_tMemoryOrM2MDstDataSize;uint32_tNbData;#ifdefined(DMAMUX1)uint32_tPeriphRequest;#elseuint32_tPeriphRequest;#endifuint32_tPriority;}LL_DMA_InitTypeDef;#endif#defineLL_DMA_IFCR_CGIF1DMA_IFCR_CGIF1#defineLL_DMA_IFCR_CTCIF1DMA_IFCR_CTCIF1#defineLL_DMA_IFCR_CHTIF1DMA_IFCR_CHTIF1#defineLL_DMA_IFCR_CTEIF1DMA_IFCR_CTEIF1#defineLL_DMA_IFCR_CGIF2DMA_IFCR_CGIF2#defineLL_DMA_IFCR_CTCIF2DMA_IFCR_CTCIF2#defineLL_DMA_IFCR_CHTIF2DMA_IFCR_CHTIF2#defineLL_DMA_IFCR_CTEIF2DMA_IFCR_CTEIF2#defineLL_DMA_IFCR_CGIF3DMA_IFCR_CGIF3#defineLL_DMA_IFCR_CTCIF3DMA_IFCR_CTCIF3#defineLL_DMA_IFCR_CHTIF3DMA_IFCR_CHTIF3#defineLL_DMA_IFCR_CTEIF3DMA_IFCR_CTEIF3#defineLL_DMA_IFCR_CGIF4DMA_IFCR_CGIF4#defineLL_DMA_IFCR_CTCIF4DMA_IFCR_CTCIF4#defineLL_DMA_IFCR_CHTIF4DMA_IFCR_CHTIF4#defineLL_DMA_IFCR_CTEIF4DMA_IFCR_CTEIF4#defineLL_DMA_IFCR_CGIF5DMA_IFCR_CGIF5#defineLL_DMA_IFCR_CTCIF5DMA_IFCR_CTCIF5#defineLL_DMA_IFCR_CHTIF5DMA_IFCR_CHTIF5#defineLL_DMA_IFCR_CTEIF5DMA_IFCR_CTEIF5#defineLL_DMA_IFCR_CGIF6DMA_IFCR_CGIF6#defineLL_DMA_IFCR_CTCIF6DMA_IFCR_CTCIF6#defineLL_DMA_IFCR_CHTIF6DMA_IFCR_CHTIF6#defineLL_DMA_IFCR_CTEIF6DMA_IFCR_CTEIF6#defineLL_DMA_IFCR_CGIF7DMA_IFCR_CGIF7#defineLL_DMA_IFCR_CTCIF7DMA_IFCR_CTCIF7#defineLL_DMA_IFCR_CHTIF7DMA_IFCR_CHTIF7#defineLL_DMA_IFCR_CTEIF7DMA_IFCR_CTEIF7#defineLL_DMA_ISR_GIF1DMA_ISR_GIF1#defineLL_DMA_ISR_TCIF1DMA_ISR_TCIF1#defineLL_DMA_ISR_HTIF1DMA_ISR_HTIF1#defineLL_DMA_ISR_TEIF1DMA_ISR_TEIF1#defineLL_DMA_ISR_GIF2DMA_ISR_GIF2#defineLL_DMA_ISR_TCIF2DMA_ISR_TCIF2#defineLL_DMA_ISR_HTIF2DMA_ISR_HTIF2#defineLL_DMA_ISR_TEIF2DMA_ISR_TEIF2#defineLL_DMA_ISR_GIF3DMA_ISR_GIF3#defineLL_DMA_ISR_TCIF3DMA_ISR_TCIF3#defineLL_DMA_ISR_HTIF3DMA_ISR_HTIF3#defineLL_DMA_ISR_TEIF3DMA_ISR_TEIF3#defineLL_DMA_ISR_GIF4DMA_ISR_GIF4#defineLL_DMA_ISR_TCIF4DMA_ISR_TCIF4#defineLL_DMA_ISR_HTIF4DMA_ISR_HTIF4#defineLL_DMA_ISR_TEIF4DMA_ISR_TEIF4#defineLL_DMA_ISR_GIF5DMA_ISR_GIF5#defineLL_DMA_ISR_TCIF5DMA_ISR_TCIF5#defineLL_DMA_ISR_HTIF5DMA_ISR_HTIF5#defineLL_DMA_ISR_TEIF5DMA_ISR_TEIF5#defineLL_DMA_ISR_GIF6DMA_ISR_GIF6#defineLL_DMA_ISR_TCIF6DMA_ISR_TCIF6#defineLL_DMA_ISR_HTIF6DMA_ISR_HTIF6#defineLL_DMA_ISR_TEIF6DMA_ISR_TEIF6#defineLL_DMA_ISR_GIF7DMA_ISR_GIF7#defineLL_DMA_ISR_TCIF7DMA_ISR_TCIF7#defineLL_DMA_ISR_HTIF7DMA_ISR_HTIF7#defineLL_DMA_ISR_TEIF7DMA_ISR_TEIF7#defineLL_DMA_CCR_TCIEDMA_CCR_TCIE#defineLL_DMA_CCR_HTIEDMA_CCR_HTIE#defineLL_DMA_CCR_TEIEDMA_CCR_TEIE#defineLL_DMA_CHANNEL_10x00000000U#defineLL_DMA_CHANNEL_20x00000001U#defineLL_DMA_CHANNEL_30x00000002U#defineLL_DMA_CHANNEL_40x00000003U#defineLL_DMA_CHANNEL_50x00000004U#defineLL_DMA_CHANNEL_60x00000005U#defineLL_DMA_CHANNEL_70x00000006U#ifdefined(USE_FULL_LL_DRIVER)#defineLL_DMA_CHANNEL_ALL0xFFFF0000U#endif#defineLL_DMA_DIRECTION_PERIPH_TO_MEMORY0x00000000U#defineLL_DMA_DIRECTION_MEMORY_TO_PERIPHDMA_CCR_DIR#defineLL_DMA_DIRECTION_MEMORY_TO_MEMORYDMA_CCR_MEM2MEM#defineLL_DMA_MODE_NORMAL0x00000000U#defineLL_DMA_MODE_CIRCULARDMA_CCR_CIRC#defineLL_DMA_PERIPH_INCREMENTDMA_CCR_PINC#defineLL_DMA_PERIPH_NOINCREMENT0x00000000U#defineLL_DMA_MEMORY_INCREMENTDMA_CCR_MINC#defineLL_DMA_MEMORY_NOINCREMENT0x00000000U#defineLL_DMA_PDATAALIGN_BYTE0x00000000U#defineLL_DMA_PDATAALIGN_HALFWORDDMA_CCR_PSIZE_0#defineLL_DMA_PDATAALIGN_WORDDMA_CCR_PSIZE_1#defineLL_DMA_MDATAALIGN_BYTE0x00000000U#defineLL_DMA_MDATAALIGN_HALFWORDDMA_CCR_MSIZE_0#defineLL_DMA_MDATAALIGN_WORDDMA_CCR_MSIZE_1#defineLL_DMA_PRIORITY_LOW0x00000000U#defineLL_DMA_PRIORITY_MEDIUMDMA_CCR_PL_0#defineLL_DMA_PRIORITY_HIGHDMA_CCR_PL_1#defineLL_DMA_PRIORITY_VERYHIGHDMA_CCR_PL#if!defined(DMAMUX1)#defineLL_DMA_REQUEST_00x00000000U#defineLL_DMA_REQUEST_10x00000001U#defineLL_DMA_REQUEST_20x00000002U#defineLL_DMA_REQUEST_30x00000003U#defineLL_DMA_REQUEST_40x00000004U#defineLL_DMA_REQUEST_50x00000005U#defineLL_DMA_REQUEST_60x00000006U#defineLL_DMA_REQUEST_70x00000007U#endif#defineLL_DMA_WriteReg(__INSTANCE__,__REG__,__VALUE__)WRITE_REG(__INSTANCE__->__REG__,(__VALUE__))#defineLL_DMA_ReadReg(__INSTANCE__,__REG__)READ_REG(__INSTANCE__->__REG__)#ifdefined(DMA2)#define__LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)\(((uint32_t)(__CHANNEL_INSTANCE__)>((uint32_t)DMA1_Channel7))?DMA2:DMA1)#else#define__LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)(DMA1)#endif#ifdefined(DMA2)#ifdefined(DMA2_Channel6)&&defined(DMA2_Channel7)#define__LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)\(((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA1_Channel1))?LL_DMA_CHANNEL_1:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA2_Channel1))?LL_DMA_CHANNEL_1:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA1_Channel2))?LL_DMA_CHANNEL_2:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA2_Channel2))?LL_DMA_CHANNEL_2:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA1_Channel3))?LL_DMA_CHANNEL_3:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA2_Channel3))?LL_DMA_CHANNEL_3:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA1_Channel4))?LL_DMA_CHANNEL_4:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA2_Channel4))?LL_DMA_CHANNEL_4:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA1_Channel5))?LL_DMA_CHANNEL_5:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA2_Channel5))?LL_DMA_CHANNEL_5:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA1_Channel6))?LL_DMA_CHANNEL_6:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA2_Channel6))?LL_DMA_CHANNEL_6:\LL_DMA_CHANNEL_7)#else#define__LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)\(((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA1_Channel1))?LL_DMA_CHANNEL_1:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA2_Channel1))?LL_DMA_CHANNEL_1:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA1_Channel2))?LL_DMA_CHANNEL_2:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA2_Channel2))?LL_DMA_CHANNEL_2:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA1_Channel3))?LL_DMA_CHANNEL_3:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA2_Channel3))?LL_DMA_CHANNEL_3:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA1_Channel4))?LL_DMA_CHANNEL_4:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA2_Channel4))?LL_DMA_CHANNEL_4:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA1_Channel5))?LL_DMA_CHANNEL_5:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA2_Channel5))?LL_DMA_CHANNEL_5:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA1_Channel6))?LL_DMA_CHANNEL_6:\LL_DMA_CHANNEL_7)#endif#else#define__LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)\(((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA1_Channel1))?LL_DMA_CHANNEL_1:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA1_Channel2))?LL_DMA_CHANNEL_2:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA1_Channel3))?LL_DMA_CHANNEL_3:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA1_Channel4))?LL_DMA_CHANNEL_4:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA1_Channel5))?LL_DMA_CHANNEL_5:\((uint32_t)(__CHANNEL_INSTANCE__)==((uint32_t)DMA1_Channel6))?LL_DMA_CHANNEL_6:\LL_DMA_CHANNEL_7)#endif#ifdefined(DMA2)#ifdefined(DMA2_Channel6)&&defined(DMA2_Channel7)#define__LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__,__CHANNEL__)\((((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA1))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_1)))?DMA1_Channel1:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA2))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_1)))?DMA2_Channel1:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA1))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_2)))?DMA1_Channel2:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA2))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_2)))?DMA2_Channel2:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA1))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_3)))?DMA1_Channel3:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA2))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_3)))?DMA2_Channel3:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA1))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_4)))?DMA1_Channel4:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA2))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_4)))?DMA2_Channel4:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA1))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_5)))?DMA1_Channel5:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA2))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_5)))?DMA2_Channel5:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA1))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_6)))?DMA1_Channel6:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA2))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_6)))?DMA2_Channel6:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA1))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_7)))?DMA1_Channel7:\DMA2_Channel7)#else#define__LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__,__CHANNEL__)\((((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA1))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_1)))?DMA1_Channel1:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA2))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_1)))?DMA2_Channel1:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA1))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_2)))?DMA1_Channel2:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA2))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_2)))?DMA2_Channel2:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA1))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_3)))?DMA1_Channel3:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA2))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_3)))?DMA2_Channel3:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA1))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_4)))?DMA1_Channel4:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA2))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_4)))?DMA2_Channel4:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA1))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_5)))?DMA1_Channel5:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA2))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_5)))?DMA2_Channel5:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA1))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_6)))?DMA1_Channel6:\DMA1_Channel7)#endif#else#define__LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__,__CHANNEL__)\((((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA1))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_1)))?DMA1_Channel1:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA1))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_2)))?DMA1_Channel2:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA1))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_3)))?DMA1_Channel3:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA1))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_4)))?DMA1_Channel4:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA1))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_5)))?DMA1_Channel5:\(((uint32_t)(__DMA_INSTANCE__)==((uint32_t)DMA1))&&((uint32_t)(__CHANNEL__)==((uint32_t)LL_DMA_CHANNEL_6)))?DMA1_Channel6:\DMA1_Channel7)#endif__STATIC_INLINEvoidLL_DMA_EnableChannel(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;SET_BIT(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_EN);}__STATIC_INLINEvoidLL_DMA_DisableChannel(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;CLEAR_BIT(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_EN);}__STATIC_INLINEuint32_tLL_DMA_IsEnabledChannel(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;return((READ_BIT(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_EN)==(DMA_CCR_EN))?1UL:0UL);}__STATIC_INLINEvoidLL_DMA_ConfigTransfer(DMA_TypeDef*DMAx,uint32_tChannel,uint32_tConfiguration){uint32_tdma_base_addr=(uint32_t)DMAx;MODIFY_REG(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_DIR|DMA_CCR_MEM2MEM|DMA_CCR_CIRC|DMA_CCR_PINC|DMA_CCR_MINC|DMA_CCR_PSIZE|DMA_CCR_MSIZE|DMA_CCR_PL,Configuration);}__STATIC_INLINEvoidLL_DMA_SetDataTransferDirection(DMA_TypeDef*DMAx,uint32_tChannel,uint32_tDirection){uint32_tdma_base_addr=(uint32_t)DMAx;MODIFY_REG(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_DIR|DMA_CCR_MEM2MEM,Direction);}__STATIC_INLINEuint32_tLL_DMA_GetDataTransferDirection(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;return(READ_BIT(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_DIR|DMA_CCR_MEM2MEM));}__STATIC_INLINEvoidLL_DMA_SetMode(DMA_TypeDef*DMAx,uint32_tChannel,uint32_tMode){uint32_tdma_base_addr=(uint32_t)DMAx;MODIFY_REG(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_CIRC,Mode);}__STATIC_INLINEuint32_tLL_DMA_GetMode(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;return(READ_BIT(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_CIRC));}__STATIC_INLINEvoidLL_DMA_SetPeriphIncMode(DMA_TypeDef*DMAx,uint32_tChannel,uint32_tPeriphOrM2MSrcIncMode){uint32_tdma_base_addr=(uint32_t)DMAx;MODIFY_REG(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_PINC,PeriphOrM2MSrcIncMode);}__STATIC_INLINEuint32_tLL_DMA_GetPeriphIncMode(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;return(READ_BIT(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_PINC));}__STATIC_INLINEvoidLL_DMA_SetMemoryIncMode(DMA_TypeDef*DMAx,uint32_tChannel,uint32_tMemoryOrM2MDstIncMode){uint32_tdma_base_addr=(uint32_t)DMAx;MODIFY_REG(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_MINC,MemoryOrM2MDstIncMode);}__STATIC_INLINEuint32_tLL_DMA_GetMemoryIncMode(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;return(READ_BIT(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_MINC));}__STATIC_INLINEvoidLL_DMA_SetPeriphSize(DMA_TypeDef*DMAx,uint32_tChannel,uint32_tPeriphOrM2MSrcDataSize){uint32_tdma_base_addr=(uint32_t)DMAx;MODIFY_REG(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_PSIZE,PeriphOrM2MSrcDataSize);}__STATIC_INLINEuint32_tLL_DMA_GetPeriphSize(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;return(READ_BIT(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_PSIZE));}__STATIC_INLINEvoidLL_DMA_SetMemorySize(DMA_TypeDef*DMAx,uint32_tChannel,uint32_tMemoryOrM2MDstDataSize){uint32_tdma_base_addr=(uint32_t)DMAx;MODIFY_REG(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_MSIZE,MemoryOrM2MDstDataSize);}__STATIC_INLINEuint32_tLL_DMA_GetMemorySize(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;return(READ_BIT(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_MSIZE));}__STATIC_INLINEvoidLL_DMA_SetChannelPriorityLevel(DMA_TypeDef*DMAx,uint32_tChannel,uint32_tPriority){uint32_tdma_base_addr=(uint32_t)DMAx;MODIFY_REG(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_PL,Priority);}__STATIC_INLINEuint32_tLL_DMA_GetChannelPriorityLevel(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;return(READ_BIT(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_PL));}__STATIC_INLINEvoidLL_DMA_SetDataLength(DMA_TypeDef*DMAx,uint32_tChannel,uint32_tNbData){uint32_tdma_base_addr=(uint32_t)DMAx;MODIFY_REG(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CNDTR,DMA_CNDTR_NDT,NbData);}__STATIC_INLINEuint32_tLL_DMA_GetDataLength(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;return(READ_BIT(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CNDTR,DMA_CNDTR_NDT));}__STATIC_INLINEvoidLL_DMA_ConfigAddresses(DMA_TypeDef*DMAx,uint32_tChannel,uint32_tSrcAddress,uint32_tDstAddress,uint32_tDirection){uint32_tdma_base_addr=(uint32_t)DMAx;if(Direction==LL_DMA_DIRECTION_MEMORY_TO_PERIPH){WRITE_REG(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CMAR,SrcAddress);WRITE_REG(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CPAR,DstAddress);}else{WRITE_REG(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CPAR,SrcAddress);WRITE_REG(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CMAR,DstAddress);}}__STATIC_INLINEvoidLL_DMA_SetMemoryAddress(DMA_TypeDef*DMAx,uint32_tChannel,uint32_tMemoryAddress){uint32_tdma_base_addr=(uint32_t)DMAx;WRITE_REG(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CMAR,MemoryAddress);}__STATIC_INLINEvoidLL_DMA_SetPeriphAddress(DMA_TypeDef*DMAx,uint32_tChannel,uint32_tPeriphAddress){uint32_tdma_base_addr=(uint32_t)DMAx;WRITE_REG(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CPAR,PeriphAddress);}__STATIC_INLINEuint32_tLL_DMA_GetMemoryAddress(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;return(READ_REG(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CMAR));}__STATIC_INLINEuint32_tLL_DMA_GetPeriphAddress(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;return(READ_REG(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CPAR));}__STATIC_INLINEvoidLL_DMA_SetM2MSrcAddress(DMA_TypeDef*DMAx,uint32_tChannel,uint32_tMemoryAddress){uint32_tdma_base_addr=(uint32_t)DMAx;WRITE_REG(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CPAR,MemoryAddress);}__STATIC_INLINEvoidLL_DMA_SetM2MDstAddress(DMA_TypeDef*DMAx,uint32_tChannel,uint32_tMemoryAddress){uint32_tdma_base_addr=(uint32_t)DMAx;WRITE_REG(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CMAR,MemoryAddress);}__STATIC_INLINEuint32_tLL_DMA_GetM2MSrcAddress(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;return(READ_REG(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CPAR));}__STATIC_INLINEuint32_tLL_DMA_GetM2MDstAddress(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;return(READ_REG(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CMAR));}#ifdefined(DMAMUX1)__STATIC_INLINEvoidLL_DMA_SetPeriphRequest(DMA_TypeDef*DMAx,uint32_tChannel,uint32_tRequest){uint32_tdmamux_ccr_offset=((((uint32_t)DMAx^(uint32_t)DMA1)>>10U)*7U);MODIFY_REG((DMAMUX1_Channel0+Channel+dmamux_ccr_offset)->CCR,DMAMUX_CxCR_DMAREQ_ID,Request);}__STATIC_INLINEuint32_tLL_DMA_GetPeriphRequest(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdmamux_ccr_offset=((((uint32_t)DMAx^(uint32_t)DMA1)>>10U)*7U);return(READ_BIT((DMAMUX1_Channel0+Channel+dmamux_ccr_offset)->CCR,DMAMUX_CxCR_DMAREQ_ID));}#else__STATIC_INLINEvoidLL_DMA_SetPeriphRequest(DMA_TypeDef*DMAx,uint32_tChannel,uint32_tPeriphRequest){MODIFY_REG(((DMA_Request_TypeDef*)((uint32_t)((uint32_t)DMAx+DMA_CSELR_OFFSET)))->CSELR,DMA_CSELR_C1S<<(((Channel)*4U)&0x1FU),PeriphRequest<<DMA_POSITION_CSELR_CXS(Channel));}__STATIC_INLINEuint32_tLL_DMA_GetPeriphRequest(DMA_TypeDef*DMAx,uint32_tChannel){return(READ_BIT(((DMA_Request_TypeDef*)((uint32_t)((uint32_t)DMAx+DMA_CSELR_OFFSET)))->CSELR,DMA_CSELR_C1S<<((Channel)*4U))>>DMA_POSITION_CSELR_CXS(Channel));}#endif__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_GI1(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_GIF1)==(DMA_ISR_GIF1))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_GI2(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_GIF2)==(DMA_ISR_GIF2))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_GI3(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_GIF3)==(DMA_ISR_GIF3))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_GI4(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_GIF4)==(DMA_ISR_GIF4))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_GI5(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_GIF5)==(DMA_ISR_GIF5))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_GI6(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_GIF6)==(DMA_ISR_GIF6))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_GI7(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_GIF7)==(DMA_ISR_GIF7))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_TC1(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_TCIF1)==(DMA_ISR_TCIF1))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_TC2(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_TCIF2)==(DMA_ISR_TCIF2))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_TC3(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_TCIF3)==(DMA_ISR_TCIF3))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_TC4(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_TCIF4)==(DMA_ISR_TCIF4))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_TC5(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_TCIF5)==(DMA_ISR_TCIF5))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_TC6(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_TCIF6)==(DMA_ISR_TCIF6))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_TC7(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_TCIF7)==(DMA_ISR_TCIF7))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_HT1(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_HTIF1)==(DMA_ISR_HTIF1))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_HT2(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_HTIF2)==(DMA_ISR_HTIF2))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_HT3(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_HTIF3)==(DMA_ISR_HTIF3))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_HT4(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_HTIF4)==(DMA_ISR_HTIF4))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_HT5(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_HTIF5)==(DMA_ISR_HTIF5))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_HT6(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_HTIF6)==(DMA_ISR_HTIF6))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_HT7(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_HTIF7)==(DMA_ISR_HTIF7))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_TE1(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_TEIF1)==(DMA_ISR_TEIF1))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_TE2(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_TEIF2)==(DMA_ISR_TEIF2))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_TE3(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_TEIF3)==(DMA_ISR_TEIF3))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_TE4(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_TEIF4)==(DMA_ISR_TEIF4))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_TE5(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_TEIF5)==(DMA_ISR_TEIF5))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_TE6(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_TEIF6)==(DMA_ISR_TEIF6))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsActiveFlag_TE7(DMA_TypeDef*DMAx){return((READ_BIT(DMAx->ISR,DMA_ISR_TEIF7)==(DMA_ISR_TEIF7))?1UL:0UL);}__STATIC_INLINEvoidLL_DMA_ClearFlag_GI1(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CGIF1);}__STATIC_INLINEvoidLL_DMA_ClearFlag_GI2(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CGIF2);}__STATIC_INLINEvoidLL_DMA_ClearFlag_GI3(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CGIF3);}__STATIC_INLINEvoidLL_DMA_ClearFlag_GI4(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CGIF4);}__STATIC_INLINEvoidLL_DMA_ClearFlag_GI5(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CGIF5);}__STATIC_INLINEvoidLL_DMA_ClearFlag_GI6(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CGIF6);}__STATIC_INLINEvoidLL_DMA_ClearFlag_GI7(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CGIF7);}__STATIC_INLINEvoidLL_DMA_ClearFlag_TC1(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CTCIF1);}__STATIC_INLINEvoidLL_DMA_ClearFlag_TC2(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CTCIF2);}__STATIC_INLINEvoidLL_DMA_ClearFlag_TC3(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CTCIF3);}__STATIC_INLINEvoidLL_DMA_ClearFlag_TC4(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CTCIF4);}__STATIC_INLINEvoidLL_DMA_ClearFlag_TC5(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CTCIF5);}__STATIC_INLINEvoidLL_DMA_ClearFlag_TC6(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CTCIF6);}__STATIC_INLINEvoidLL_DMA_ClearFlag_TC7(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CTCIF7);}__STATIC_INLINEvoidLL_DMA_ClearFlag_HT1(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CHTIF1);}__STATIC_INLINEvoidLL_DMA_ClearFlag_HT2(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CHTIF2);}__STATIC_INLINEvoidLL_DMA_ClearFlag_HT3(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CHTIF3);}__STATIC_INLINEvoidLL_DMA_ClearFlag_HT4(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CHTIF4);}__STATIC_INLINEvoidLL_DMA_ClearFlag_HT5(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CHTIF5);}__STATIC_INLINEvoidLL_DMA_ClearFlag_HT6(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CHTIF6);}__STATIC_INLINEvoidLL_DMA_ClearFlag_HT7(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CHTIF7);}__STATIC_INLINEvoidLL_DMA_ClearFlag_TE1(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CTEIF1);}__STATIC_INLINEvoidLL_DMA_ClearFlag_TE2(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CTEIF2);}__STATIC_INLINEvoidLL_DMA_ClearFlag_TE3(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CTEIF3);}__STATIC_INLINEvoidLL_DMA_ClearFlag_TE4(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CTEIF4);}__STATIC_INLINEvoidLL_DMA_ClearFlag_TE5(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CTEIF5);}__STATIC_INLINEvoidLL_DMA_ClearFlag_TE6(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CTEIF6);}__STATIC_INLINEvoidLL_DMA_ClearFlag_TE7(DMA_TypeDef*DMAx){WRITE_REG(DMAx->IFCR,DMA_IFCR_CTEIF7);}__STATIC_INLINEvoidLL_DMA_EnableIT_TC(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;SET_BIT(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_TCIE);}__STATIC_INLINEvoidLL_DMA_EnableIT_HT(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;SET_BIT(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_HTIE);}__STATIC_INLINEvoidLL_DMA_EnableIT_TE(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;SET_BIT(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_TEIE);}__STATIC_INLINEvoidLL_DMA_DisableIT_TC(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;CLEAR_BIT(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_TCIE);}__STATIC_INLINEvoidLL_DMA_DisableIT_HT(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;CLEAR_BIT(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_HTIE);}__STATIC_INLINEvoidLL_DMA_DisableIT_TE(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;CLEAR_BIT(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_TEIE);}__STATIC_INLINEuint32_tLL_DMA_IsEnabledIT_TC(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;return((READ_BIT(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_TCIE)==(DMA_CCR_TCIE))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsEnabledIT_HT(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;return((READ_BIT(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_HTIE)==(DMA_CCR_HTIE))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMA_IsEnabledIT_TE(DMA_TypeDef*DMAx,uint32_tChannel){uint32_tdma_base_addr=(uint32_t)DMAx;return((READ_BIT(((DMA_Channel_TypeDef*)(dma_base_addr+CHANNEL_OFFSET_TAB[Channel]))->CCR,DMA_CCR_TEIE)==(DMA_CCR_TEIE))?1UL:0UL);}#ifdefined(USE_FULL_LL_DRIVER)ErrorStatusLL_DMA_Init(DMA_TypeDef*DMAx,uint32_tChannel,LL_DMA_InitTypeDef*DMA_InitStruct);ErrorStatusLL_DMA_DeInit(DMA_TypeDef*DMAx,uint32_tChannel);voidLL_DMA_StructInit(LL_DMA_InitTypeDef*DMA_InitStruct);#endif#endif#ifdef__cplusplus}#endif#endif