
---------- Begin Simulation Statistics ----------
final_tick                               246463131250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 335934                       # Simulator instruction rate (inst/s)
host_mem_usage                               16965260                       # Number of bytes of host memory used
host_op_rate                                   335928                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.98                       # Real time elapsed on the host
host_tick_rate                              155868271                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000030                       # Number of instructions simulated
sim_ops                                       1000030                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000464                       # Number of seconds simulated
sim_ticks                                   464008050                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          30                       # Number of instructions committed
system.cpu.committedOps                            30                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               30                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         30                       # Number of busy cycles
system.cpu.num_cc_register_reads                    3                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   3                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           3                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    28                       # Number of integer alu accesses
system.cpu.num_int_insts                           28                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 22                       # number of times the integer registers were written
system.cpu.num_load_insts                          10                       # Number of load instructions
system.cpu.num_mem_refs                            14                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     53.33%     53.33% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::MemRead                       10     33.33%     86.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       4     13.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         30                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           33                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6370                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            123951                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           123963                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.436526                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.436526                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     873                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts           33                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           124012                       # Number of branches executed
system.switch_cpus.iew.exec_nop                 20673                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.697490                       # Inst execution rate
system.switch_cpus.iew.exec_refs               475289                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             154778                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          130709                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        320415                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       155025                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1023251                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        320511                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts           63                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1001963                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           2185                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        273870                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles             51                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        276417                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           33                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers            926074                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1001532                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.752499                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            696870                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.697190                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1001552                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1115290                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          764152                       # number of integer regfile writes
system.switch_cpus.ipc                       0.696124                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.696124                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        526682     52.56%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     52.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       320557     31.99%     84.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       154781     15.45%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1002026                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                9887                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.009867                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           9886     99.99%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             1      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1011907                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3449592                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1001532                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1005096                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1002578                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1002026                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined         2494                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined         1415                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1435653                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.697958                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.272263                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       986743     68.73%     68.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       171000     11.91%     80.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       122110      8.51%     89.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        82191      5.72%     94.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        40568      2.83%     97.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        23650      1.65%     99.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         6965      0.49%     99.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         1487      0.10%     99.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          939      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1435653                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.697534                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       208226                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        79417                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       320415                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       155025                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2231812                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  1436526                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        32220                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        64702                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            9                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       250962                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           250971                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            9                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       250962                       # number of overall hits
system.cpu.dcache.overall_hits::total          250971                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        32490                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          32495                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        32490                       # number of overall misses
system.cpu.dcache.overall_misses::total         32495                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    759850070                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    759850070                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    759850070                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    759850070                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           14                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       283452                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       283466                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           14                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       283452                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       283466                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.357143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.114623                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.114635                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.357143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.114623                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.114635                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 23387.198215                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23383.599631                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 23387.198215                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23383.599631                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28171                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1086                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.940147                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        30940                       # number of writebacks
system.cpu.dcache.writebacks::total             30940                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data           18                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data           18                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        32472                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32472                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        32472                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32472                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    738209070                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    738209070                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    738209070                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    738209070                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.114559                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.114553                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.114559                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.114553                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 22733.711197                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22733.711197                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 22733.711197                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22733.711197                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32220                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            7                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       112743                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          112750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        16096                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16099                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    275102653                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    275102653                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           10                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       128839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       128849                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.300000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.124931                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.124945                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 17091.367607                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17088.182682                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        16089                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16089                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    264561871                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    264561871                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.124877                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.124867                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 16443.649139                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16443.649139                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       138219                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         138221                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        16394                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16396                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    484747417                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    484747417                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       154613                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       154617                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.106032                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.106043                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 29568.587105                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29564.980300                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        16383                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16383                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    473647199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    473647199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.105961                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.105959                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 28910.895379                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28910.895379                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 246463131250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           252.473015                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               81762                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             32220                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.537616                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      245999123662                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     3.052742                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   249.420273                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.011925                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.974298                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986223                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2300204                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2300204                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 246463131250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 246463131250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 246463131250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           26                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       144938                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           144964                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           26                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       144938                       # number of overall hits
system.cpu.icache.overall_hits::total          144964                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              8                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::total             8                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       235467                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       235467                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       235467                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       235467                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           30                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       144942                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       144972                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           30                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       144942                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       144972                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000028                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000028                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 58866.750000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29433.375000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 58866.750000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29433.375000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            1                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst        86887                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total        86887                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst        86887                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total        86887                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        86887                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        86887                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        86887                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        86887                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           26                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       144938                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          144964                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             8                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       235467                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       235467                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       144942                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       144972                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 58866.750000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29433.375000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst        86887                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total        86887                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        86887                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        86887                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 246463131250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             4.999616                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      245999123662                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     3.999958                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.999658                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.007812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.001952                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.009765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.009766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1159781                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1159781                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 246463131250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 246463131250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 246463131250                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 245999133200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    463998050                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       323                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        26791                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26791                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        26791                       # number of overall hits
system.l2.overall_hits::total                   26791                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         5681                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5691                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 4                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         5681                       # number of overall misses
system.l2.overall_misses::total                  5691                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst        85918                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    522908253                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        522994171                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst        85918                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    522908253                       # number of overall miss cycles
system.l2.overall_miss_latency::total       522994171                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        32472                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                32482                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        32472                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               32482                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.174951                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.175205                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.174951                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.175205                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        85918                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 92045.107023                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91898.466175                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        85918                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 92045.107023                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91898.466175                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  24                       # number of writebacks
system.l2.writebacks::total                        24                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         5681                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5682                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          646                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         5681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6328                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst        79309                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    485296574                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    485375883                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     49555366                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst        79309                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    485296574                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    534931249                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.174951                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.174928                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.174951                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.194816                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        79309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 85424.498152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85423.421859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 76711.092879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        79309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 85424.498152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84534.015329                       # average overall mshr miss latency
system.l2.replacements                             33                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        30940                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30940                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        30940                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30940                       # number of WritebackDirty accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          646                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            646                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     49555366                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     49555366                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 76711.092879                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 76711.092879                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        12366                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12366                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         4017                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4019                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    372834055                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     372834055                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        16383                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16385                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.245193                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.245285                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92814.054020                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92767.866385                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4017                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4017                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    346234175                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    346234175                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.245193                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.245163                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 86192.226786                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86192.226786                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst        85918                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total        85918                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        85918                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 17183.600000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst        79309                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total        79309                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        79309                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        79309                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        14425                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14425                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1664                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1667                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    150074198                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    150074198                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        16089                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16092                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.103425                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.103592                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90188.820913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90026.513497                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1664                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1664                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    139062399                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    139062399                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.103425                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.103405                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 83571.153245                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83571.153245                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 246463131250                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                     661                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 661                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    19                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 246463131250                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3653.088169                       # Cycle average of tags in use
system.l2.tags.total_refs                         118                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        33                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.575758                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              245999123662                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         3.999958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         4.999960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   271.566442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.999673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3371.522136                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.033150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.411563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.445934                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           640                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5664                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          156                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          464                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          736                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4853                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1041569                       # Number of tag accesses
system.l2.tags.data_accesses                  1041569                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 246463131250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      1292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     11358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000155751990                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18412                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 15                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6328                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         24                       # Number of write requests accepted
system.mem_ctrls.readBursts                     12656                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       48                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.53                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 12656                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   48                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean          12460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  12460.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  809984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1745.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     463802160                       # Total gap between requests
system.mem_ctrls.avgGap                      73016.71                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher        82688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst          128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       726912                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         1024                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 178203804.869333624840                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 275857.283079463814                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 1566593510.608275175095                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2206858.264635710511                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         1292                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst            2                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        11362                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           48                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     52456298                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst        79748                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    516560700                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks    774611096                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     40600.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     39874.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     45463.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16137731.17                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher        82688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       727168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        811136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         3072                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         3072                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          646                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         5681                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6337                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           24                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            24                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1103429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1379286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    178203805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       275857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   1567145225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1748107603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1103429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       275857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1379286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6620575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6620575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6620575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1103429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1379286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    178203805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       275857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   1567145225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1754728178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                12652                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  16                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          780                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          802                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          682                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          756                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          724                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          714                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          918                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            2                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               356011762                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              47470304                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          569096746                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                28138.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           44980.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                7829                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  9                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            61.88                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           56.25                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4816                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   167.973422                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   146.012281                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   150.129429                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            8      0.17%      0.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         4235     87.94%     88.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          334      6.94%     95.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           59      1.23%     96.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           13      0.27%     96.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           28      0.58%     97.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           21      0.44%     97.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           27      0.56%     98.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           91      1.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4816                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                809728                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               1024                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1745.073173                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                2.206858                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.24                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               10.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               61.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 246463131250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    25791187.968000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    12693863.952000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   41061347.712000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  50877.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 38031907.872000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 240860255.328000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 3442974.024000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  361932413.976000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   780.013222                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      6175934                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     15340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    442482116                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    25095837.312000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    12350646.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   42676268.544000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  30526.272000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 38031907.872000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 241205949.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 3153109.512000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  362544245.112000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   781.331800                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      5494590                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     15340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    443163460                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 246463131250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2318                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           24                       # Transaction distribution
system.membus.trans_dist::CleanEvict                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4019                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4019                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2318                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        12707                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  12707                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       814208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  814208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6337                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6337    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6337                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 246463131250                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             9642448                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58490075                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          124241                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted        41411                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect           32                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        51763                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           51755                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.984545                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           41405                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts         2600                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts           28                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      1435290                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.711078                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.813959                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      1091946     76.08%     76.08% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       175684     12.24%     88.32% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        40318      2.81%     91.13% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        26768      1.86%     92.99% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4        10533      0.73%     93.73% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5        17865      1.24%     94.97% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6         4737      0.33%     95.30% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        15412      1.07%     96.38% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8        52027      3.62%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      1435290                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1020603                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1020603                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              474236                       # Number of memory references committed
system.switch_cpus.commit.loads                319621                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             123764                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              958721                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         41243                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       546367     53.53%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       319621     31.32%     84.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       154615     15.15%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1020603                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples        52027                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            49486                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       1245090                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles             77346                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         63679                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles             51                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved        51719                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             6                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1023622                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts             8                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 246463131250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 246463131250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       145147                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1024575                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              124241                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        93160                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               1290310                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles             114                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          138                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines            144942                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            13                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      1435653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.713704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     1.924856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          1220196     84.99%     84.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            18010      1.25%     86.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            20519      1.43%     87.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            51740      3.60%     91.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4             6227      0.43%     91.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            36675      2.55%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            22511      1.57%     95.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            11185      0.78%     96.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            48590      3.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      1435653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.086487                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.713231                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 246463131250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 246463131250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              191283                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads             766                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           25                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores            397                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            862                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    464008050                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles             51                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles            74615                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          451361                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            113337                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        796283                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1023383                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           201                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         152697                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         364822                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         389807                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands       889037                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1240464                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1116366                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps        886699                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps             2259                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            357415                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  2406466                       # The number of ROB reads
system.switch_cpus.rob.writes                 2046857                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000000                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             16096                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        30964                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1289                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1139                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16385                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16385                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             5                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16092                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           10                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        97173                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 97183                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8117248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                8117888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1172                       # Total snoops (count)
system.tol2bus.snoopTraffic                      3072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            33654                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  33654    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              33654                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 246463131250                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           60870319                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              1615                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52440665                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            11.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               249143322911                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 389318                       # Simulator instruction rate (inst/s)
host_mem_usage                               16967308                       # Number of bytes of host memory used
host_op_rate                                   416620                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    28.25                       # Real time elapsed on the host
host_tick_rate                               94858369                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000033                       # Number of instructions simulated
sim_ops                                      11771469                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002680                       # Number of seconds simulated
sim_ticks                                  2680191661                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        12323                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         26541                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           3109377                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3068460                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10771439                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.829780                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.829780                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                   17188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        95259                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1937253                       # Number of branches executed
system.switch_cpus.iew.exec_nop                111835                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.492683                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4967488                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1783095                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          960057                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3454415                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            7                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         7879                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1968046                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     13183153                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3184393                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       155001                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      12385995                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10605                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        512798                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          93286                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        525914                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          499                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        51595                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        43664                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          10466134                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              12303476                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.662351                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           6932252                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.482738                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               12348403                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         13854986                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         9065244                       # number of integer regfile writes
system.switch_cpus.ipc                       1.205138                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.205138                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           10      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       7441953     59.34%     59.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        48341      0.39%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            56      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3225322     25.72%     85.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1825314     14.55%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       12540996                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              183518                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014633                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           35492     19.34%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          96739     52.71%     72.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         51287     27.95%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       12724504                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     33553611                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     12303476                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     15371743                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           13071307                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          12540996                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           11                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2299951                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         7482                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1065156                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      8280619                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.514500                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.930416                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3923039     47.38%     47.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1154464     13.94%     61.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1151981     13.91%     75.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       674132      8.14%     83.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       528881      6.39%     89.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       379816      4.59%     94.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       302804      3.66%     98.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        95270      1.15%     99.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        70232      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8280619                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.511363                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1635364                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       605187                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3454415                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1968046                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        26517782                       # number of misc regfile reads
system.switch_cpus.numCycles                  8297807                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      86                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       154279                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       308662                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              8                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3125501                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3125501                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3125501                       # number of overall hits
system.cpu.dcache.overall_hits::total         3125501                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       157965                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         157965                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       157965                       # number of overall misses
system.cpu.dcache.overall_misses::total        157965                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2412999598                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2412999598                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2412999598                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2412999598                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3283466                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3283466                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3283466                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3283466                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.048109                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048109                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.048109                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048109                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 15275.533175                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15275.533175                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 15275.533175                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15275.533175                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        43294                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           17                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4832                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.959851                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           17                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       148198                       # number of writebacks
system.cpu.dcache.writebacks::total            148198                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3687                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3687                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3687                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3687                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       154278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       154278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       154278                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       154278                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2149880247                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2149880247                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2149880247                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2149880247                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.046986                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.046986                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.046986                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.046986                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 13935.105764                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13935.105764                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 13935.105764                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13935.105764                       # average overall mshr miss latency
system.cpu.dcache.replacements                 154279                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1543716                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1543716                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        79760                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         79760                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1093535234                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1093535234                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1623476                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1623476                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.049129                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.049129                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 13710.321389                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13710.321389                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         2769                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2769                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        76991                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        76991                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    921195354                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    921195354                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.047424                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047424                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 11964.974529                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11964.974529                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1581785                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1581785                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        78205                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        78205                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1319464364                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1319464364                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1659990                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1659990                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.047112                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047112                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 16871.867067                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16871.867067                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          918                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          918                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        77287                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        77287                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1228684893                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1228684893                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.046559                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046559                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 15897.691630                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15897.691630                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2680191661                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3481465                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            154535                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.528650                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     2.633128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   253.366872                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.010286                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.989714                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          26422007                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         26422007                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2680191661                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2680191661                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2680191661                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      2033251                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2033251                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2033251                       # number of overall hits
system.cpu.icache.overall_hits::total         2033251                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst          131                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            131                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst          131                       # number of overall misses
system.cpu.icache.overall_misses::total           131                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     10298532                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10298532                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     10298532                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10298532                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      2033382                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2033382                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2033382                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2033382                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000064                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000064                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 78614.748092                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78614.748092                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 78614.748092                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78614.748092                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          161                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          161                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           26                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          105                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          105                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          105                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          105                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      8591154                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8591154                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      8591154                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8591154                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 81820.514286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81820.514286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 81820.514286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81820.514286                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2033251                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2033251                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          131                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           131                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     10298532                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10298532                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2033382                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2033382                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 78614.748092                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78614.748092                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           26                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          105                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          105                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      8591154                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8591154                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 81820.514286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81820.514286                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2680191661                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            47.550817                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2178325                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               110                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19802.954545                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            4                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    43.550817                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.007812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.085060                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.092873                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.214844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16267161                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16267161                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2680191661                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2680191661                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2680191661                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   2680191661                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       323                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       143220                       # number of demand (read+write) hits
system.l2.demand_hits::total                   143220                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       143220                       # number of overall hits
system.l2.overall_hits::total                  143220                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          105                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        11058                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11163                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          105                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        11058                       # number of overall misses
system.l2.overall_misses::total                 11163                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      8489086                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    992576739                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1001065825                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      8489086                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    992576739                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1001065825                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          105                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       154278                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               154383                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          105                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       154278                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              154383                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.071676                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072307                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.071676                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072307                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80848.438095                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 89760.963918                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89677.132043                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80848.438095                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 89760.963918                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89677.132043                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6808                       # number of writebacks
system.l2.writebacks::total                      6808                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        11058                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11163                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         3055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        11058                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14218                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      7793479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    919359254                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    927152733                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    234472726                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      7793479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    919359254                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1161625459                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.071676                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072307                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.071676                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.092096                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74223.609524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 83139.740821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83055.875034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 76750.483142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74223.609524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 83139.740821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81701.045084                       # average overall mshr miss latency
system.l2.replacements                          12331                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       148198                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           148198                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       148198                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       148198                       # number of WritebackDirty accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         3055                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3055                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    234472726                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    234472726                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 76750.483142                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 76750.483142                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        69972                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 69972                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         7315                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7315                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    670951104                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     670951104                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        77287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             77287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.094647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.094647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 91722.638961                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91722.638961                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         7315                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7315                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    622510813                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    622510813                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.094647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.094647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 85100.589610                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85100.589610                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst          105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      8489086                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      8489086                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          105                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            105                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80848.438095                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80848.438095                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          105                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          105                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      7793479                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      7793479                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74223.609524                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74223.609524                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        73248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             73248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         3743                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3743                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    321625635                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    321625635                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        76991                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         76991                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.048616                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.048616                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85927.233503                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85927.233503                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         3743                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3743                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    296848441                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    296848441                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.048616                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.048616                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79307.625167                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79307.625167                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2680191661                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    3061                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                3061                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     3                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2680191661                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8089.115206                       # Cycle average of tags in use
system.l2.tags.total_refs                      376947                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20523                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.367052                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.366872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.258620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.405525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1020.108493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    42.561019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7025.414677                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.124525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.005195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.857595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987441                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           936                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          913                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          602                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6585                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.114258                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.885742                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4952811                       # Number of tag accesses
system.l2.tags.data_accesses                  4952811                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2680191661                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     13616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      6110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     22070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000331468552                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          751                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          751                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               48242                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12884                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       14218                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6808                       # Number of write requests accepted
system.mem_ctrls.readBursts                     28436                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13616                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     46                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28436                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                13616                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          751                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.045273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.801179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.272481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              2      0.27%      0.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           276     36.75%     37.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           381     50.73%     87.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            61      8.12%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            11      1.46%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             6      0.80%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            2      0.27%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      0.13%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.40%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.13%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.13%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.27%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.13%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.13%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           751                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          751                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.150466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.056810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.923884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              178     23.70%     23.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      4.53%     28.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              368     49.00%     77.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               31      4.13%     81.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               66      8.79%     90.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               19      2.53%     92.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               30      3.99%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.80%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      1.20%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.27%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.93%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           751                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1819904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               871424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    679.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    325.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2678570847                       # Total gap between requests
system.mem_ctrls.avgGap                     127393.27                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       391040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        13440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1412480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       872384                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 145900013.678163588047                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 5014566.754895966500                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 527007087.050257027149                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 325493140.171366274357                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         6110                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          210                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        22116                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        13616                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    249050912                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      7137266                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    952385106                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  63101341363                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     40761.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     33986.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     43063.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4634352.33                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       391040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        13440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1415424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1819904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        13440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        13440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       871424                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       871424                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         3055                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          105                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        11058                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          14218                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6808                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6808                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    145900014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      5014567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    528105516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        679020096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      5014567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      5014567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    325134957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       325134957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    325134957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    145900014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      5014567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    528105516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1004155053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                28390                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               13631                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1768                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1758                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1684                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1700                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1750                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1802                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1654                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          966                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          904                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          850                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          920                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          768                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          824                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          904                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          922                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1031                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          842                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               730428904                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             106519280                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1208573284                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                25728.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           42570.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               20188                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               7793                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.11                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           57.17                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        14053                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   191.453497                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   153.664072                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   193.907199                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          622      4.43%      4.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        10971     78.07%     82.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1277      9.09%     91.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          282      2.01%     93.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           54      0.38%     93.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          120      0.85%     94.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          150      1.07%     95.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          109      0.78%     96.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          468      3.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        14053                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1816960                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             872384                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              677.921667                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              325.493140                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.88                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2680191661                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    76046076.288000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    37571965.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   96882012.864000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  35369773.824000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 221745361.152001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 1061688522.047999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 297221489.880000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1826525201.256000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   681.490517                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    660529555                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     89440000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1930222106                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    71873972.352000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    35507457.216000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   91017997.056000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  33980828.448000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 221745361.152001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 1058537157.215999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 299871501.216000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1812534274.655999                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   676.270396                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    666715266                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     89440000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1924036395                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2680191661                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6903                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6808                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5515                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7315                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7315                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6903                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        40759                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  40759                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2691328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2691328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14218                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14218    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14218                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2680191661                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            90837749                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          131387206                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         2222413                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1109933                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        92967                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       892147                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          891529                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.930729                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          426411                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       196493                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       194090                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         2403                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted           91                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      2306090                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        92899                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      7936589                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.370508                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.402933                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      4648697     58.57%     58.57% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1366718     17.22%     75.79% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       493915      6.22%     82.02% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       365954      4.61%     86.63% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       101249      1.28%     87.90% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       142513      1.80%     89.70% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6        44787      0.56%     90.26% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       143580      1.81%     92.07% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       629176      7.93%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      7936589                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10105725                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10877161                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4589038                       # Number of memory references committed
system.switch_cpus.commit.loads               2929047                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   1                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1593081                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             9894698                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        319969                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      6247355     57.44%     57.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        40733      0.37%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv           35      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2929047     26.93%     84.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1659991     15.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10877161                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       629176                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          1453939                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       4279279                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           2075455                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        378660                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          93286                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       879056                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            75                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       13910175                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           214                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2680191661                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2680191661                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      2089233                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               13032207                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             2222413                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1512030                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               6097968                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          186714                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           59                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines           2033382                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         33919                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      8280619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.707012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.740781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          5376332     64.93%     64.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           172127      2.08%     67.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           555269      6.71%     73.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           380534      4.60%     78.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           234767      2.84%     81.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           353111      4.26%     85.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           255600      3.09%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           150405      1.82%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           802474      9.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      8280619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.267831                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.570560                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2680191661                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2680191661                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1575579                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          525393                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          407                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          499                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         308068                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads         2478                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           2791                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   2680191661                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          93286                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1639979                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1604397                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         4019                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           2258698                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       2680240                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       13700513                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           390                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         444368                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        1407361                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        1055431                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     13294794                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            18731007                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         15286856                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps      10405870                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          2888980                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             277                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            9                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1798857                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 20490573                       # The number of ROB reads
system.switch_cpus.rob.writes                26715530                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000003                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10771439                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             77097                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       155006                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11604                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             5385                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            77287                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           77287                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           105                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        76991                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          210                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       462836                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                463046                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        13440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     38717056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38730496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           17716                       # Total snoops (count)
system.tol2bus.snoopTraffic                    871424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           172099                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000046                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006818                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 172091    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             172099                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2680191661                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          291169642                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            169575                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         249160585                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
