// Seed: 1490433840
module module_0 #(
    parameter id_2 = 32'd99
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire _id_2;
  output wire id_1;
  logic [1 : id_2] id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd61,
    parameter id_4 = 32'd28,
    parameter id_7 = 32'd24
) (
    input  tri0 _id_0,
    output wand id_1
);
  assign id_1 = -1;
  reg id_3, _id_4, id_5, id_6, _id_7, id_8, id_9;
  assign id_4 = id_0;
  supply1 [-1 : id_0] id_10;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
  assign id_10 = 1'b0;
  assign id_6  = 1;
  assign id_3  = id_7;
  always @(posedge id_7) begin : LABEL_0
    @(posedge 1 > 1) begin : LABEL_1
      id_3 <= 1;
    end
  end
  logic [-1 : -1] id_11;
  ;
  logic [id_7  &  id_4 : id_0] id_12;
  ;
  initial id_12[1] <= id_8;
  final id_3 <= -1'b0;
  assign id_10 = -1 <-> -1'd0;
  logic id_13;
  wire  id_14;
endmodule
