// Seed: 1874840844
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3++;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    input wire id_4,
    output tri0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input uwire id_8,
    input tri1 id_9,
    output wand id_10,
    input tri0 id_11,
    output tri0 id_12,
    output tri0 id_13
);
  id_15 :
  assert property (@(negedge id_9) id_15)
  else $display(1);
  wire id_16;
  module_0(
      id_16, id_16, id_16
  );
endmodule
