# 
# do tb/simulation/msim_run.tcl
# Model Technology ModelSim ALTERA STARTER EDITION vsim 10.5b Simulator 2016.10 Oct  5 2016
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# 1
# +nowarnTFMPC -dpioutoftheblue 1 -sv_lib C:/intelFPGA_lite/21.1/hls/windows64/bin/hls_cosim_msim32 -nodpiexports -wlf ../../vsim.wlf -voptargs=+acc
# [exec] elab
# Loading work.tb
# Loading sv_std.std
# Loading clock_reset_inst.hls_sim_clock_reset
# Loading component_dpi_controller_dut_inst.hls_sim_component_dpi_controller
# Loading component_dpi_controller_dut_inst.hls_sim_stream_source_dpi_bfm
# Loading component_dpi_controller_dut_inst.hld_sim_latency_tracker
# Loading concatenate_component_done_inst.tb_concatenate_component_done_inst
# Loading dut_component_dpi_controller_bind_conduit_fanout_inst.tb_dut_component_dpi_controller_bind_conduit_fanout_inst
# Loading dut_inst.tb_dut_inst
# Loading dut_internal_inst.dut_internal
# Loading dut_internal_inst.dut_function_wrapper
# Loading dut_internal_inst.dut_function
# Loading dut_internal_inst.dut_i_llvm_fpga_pipeline_keep_going_1_valid_fifo
# Loading dut_internal_inst.acl_data_fifo
# Loading dut_internal_inst.acl_reset_handler
# Loading dut_internal_inst.dut_i_llvm_fpga_pipeline_keep_going_1_sr
# Loading dut_internal_inst.dut_bb_B1_start
# Loading dut_internal_inst.dut_B1_start_merge
# Loading dut_internal_inst.dut_B1_start_branch
# Loading dut_internal_inst.dut_bb_B1_start_stall_region
# Loading dut_internal_inst.dut_B1_start_merge_reg
# Loading dut_internal_inst.dut_i_sfc_s_c0_in_wt_entry_s_c0_enter1_dut0
# Loading dut_internal_inst.dut_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_dut0
# Loading dut_internal_inst.dut_i_llvm_fpga_pipeline_keep_going_0
# Loading dut_internal_inst.acl_pipeline
# Loading dut_internal_inst.acl_dspba_buffer
# Loading dut_internal_inst.dut_i_llvm_fpga_push_i1_notexitcond_0
# Loading dut_internal_inst.acl_push
# Loading dut_internal_inst.dut_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_dut0
# Loading dut_internal_inst.acl_enable_sink
# Loading dut_internal_inst.dut_i_iowr_bl_return_unnamed_dut4_dut0
# Loading dut_internal_inst.hld_iowr
# Loading dut_internal_inst.dut_i_iord_bl_call_unnamed_dut2_dut0
# Loading dut_internal_inst.hld_iord
# Loading dut_internal_inst.hld_loop_profiler
# Loading dut_internal_inst.hld_sim_latency_tracker
# Loading dut_internal_inst.dut_bb_B0_runOnce
# Loading dut_internal_inst.dut_B0_runOnce_branch
# Loading dut_internal_inst.dut_bb_B0_runOnce_stall_region
# Loading dut_internal_inst.dut_B0_runOnce_merge_reg
# Loading dut_internal_inst.dut_i_llvm_fpga_push_token_i1_wt_limpush_0
# Loading dut_internal_inst.dut_i_llvm_fpga_push_token_i1_wt_limpush_1_reg
# Loading dut_internal_inst.dut_i_llvm_fpga_pop_token_i1_wt_limpop_0
# Loading dut_internal_inst.acl_pop
# Loading dut_internal_inst.dut_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg
# Loading dut_internal_inst.dut_B0_runOnce_merge
# Loading dut_internal_inst.acl_reset_wire
# Loading main_dpi_controller_inst.hls_sim_main_dpi_controller
# Loading split_component_start_inst.tb_split_component_start_inst
# Loading stream_source_dpi_bfm_dut_x_inst.hls_sim_stream_source_dpi_bfm
# Loading irq_mapper.tb_irq_mapper
# Loading component_dpi_controller_dut_inst.hls_sim_stream_sink_dpi_bfm
# Loading dut_internal_inst.acl_staging_reg
# Loading dut_internal_inst.hld_iowr_stall_valid
# Loading dut_internal_inst.hld_memory_depth_quantization_pkg
# Loading dut_internal_inst.hld_iord_stall_valid
# Loading dut_internal_inst.acl_token_fifo_counter
# ** Warning: (vsim-3015) c:/Users/Admins/Downloads/examples/mul/test6.prj/verification/tb/simulation/./submodules/hld_iowr.sv(410): [PCDPC] - Port size (18) does not match connection size (19) for port 'i_data'. The port definition is at: c:/Users/Admins/Downloads/examples/mul/test6.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv(97).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut_inst/dut_internal_inst/dut_internal/thedut_function/thebb_dut_B1_start/thebb_dut_B1_start_stall_region/thei_iowr_bl_return_dut_unnamed_dut4_dut6_aunroll_x/theiowr/GEN_STALL_VALID/hld_iowr_stall_valid_inst File: c:/Users/Admins/Downloads/examples/mul/test6.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv
# ** Warning: (vsim-3015) c:/Users/Admins/Downloads/examples/mul/test6.prj/verification/tb/simulation/./submodules/hld_iowr.sv(410): [PCDPC] - Port size (18) does not match connection size (19) for port 'o_fifodata'. The port definition is at: c:/Users/Admins/Downloads/examples/mul/test6.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv(107).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut_inst/dut_internal_inst/dut_internal/thedut_function/thebb_dut_B1_start/thebb_dut_B1_start_stall_region/thei_iowr_bl_return_dut_unnamed_dut4_dut6_aunroll_x/theiowr/GEN_STALL_VALID/hld_iowr_stall_valid_inst File: c:/Users/Admins/Downloads/examples/mul/test6.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv
# ** Warning: (vsim-3015) c:/Users/Admins/Downloads/examples/mul/test6.prj/verification/tb/simulation/./submodules/hld_iord.sv(427): [PCDPC] - Port size (18) does not match connection size (19) for port 'o_data'. The port definition is at: c:/Users/Admins/Downloads/examples/mul/test6.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut_inst/dut_internal_inst/dut_internal/thedut_function/thebb_dut_B1_start/thebb_dut_B1_start_stall_region/thei_iord_bl_call_dut_unnamed_dut2_dut1_aunroll_x/theiord/GEN_STALL_VALID/hld_iord_stall_valid_inst File: c:/Users/Admins/Downloads/examples/mul/test6.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv
# ** Warning: (vsim-3015) c:/Users/Admins/Downloads/examples/mul/test6.prj/verification/tb/simulation/./submodules/hld_iord.sv(427): [PCDPC] - Port size (18) does not match connection size (19) for port 'i_fifodata'. The port definition is at: c:/Users/Admins/Downloads/examples/mul/test6.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut_inst/dut_internal_inst/dut_internal/thedut_function/thebb_dut_B1_start/thebb_dut_B1_start_stall_region/thei_iord_bl_call_dut_unnamed_dut2_dut1_aunroll_x/theiord/GEN_STALL_VALID/hld_iord_stall_valid_inst File: c:/Users/Admins/Downloads/examples/mul/test6.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv
# Loading C:/intelFPGA_lite/21.1/hls/windows64/bin/hls_cosim_msim32.dll
# ** Note: $finish    : c:/Users/Admins/Downloads/examples/mul/test6.prj/verification/tb/simulation/./submodules/hls_sim_main_dpi_controller.sv(159)
#    Time: 124250 ps  Iteration: 2  Instance: /tb/main_dpi_controller_inst
# Break in Module hls_sim_main_dpi_controller at c:/Users/Admins/Downloads/examples/mul/test6.prj/verification/tb/simulation/./submodules/hls_sim_main_dpi_controller.sv line 159
# 0
