<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: arch/arm/pmu.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<h1>arch/arm/pmu.cc</h1><a href="pmu_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2011-2014 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00006"></a>00006 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00007"></a>00007 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00008"></a>00008 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00009"></a>00009 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00010"></a>00010 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00011"></a>00011 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00012"></a>00012 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00015"></a>00015 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00016"></a>00016 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00017"></a>00017 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00018"></a>00018 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00019"></a>00019 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00020"></a>00020 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00021"></a>00021 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00022"></a>00022 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00023"></a>00023 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00024"></a>00024 <span class="comment"> *</span>
<a name="l00025"></a>00025 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00026"></a>00026 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00027"></a>00027 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00028"></a>00028 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00029"></a>00029 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00030"></a>00030 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00031"></a>00031 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00032"></a>00032 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00033"></a>00033 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00034"></a>00034 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00035"></a>00035 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00036"></a>00036 <span class="comment"> *</span>
<a name="l00037"></a>00037 <span class="comment"> * Authors: Dam Sunwoo</span>
<a name="l00038"></a>00038 <span class="comment"> *          Matt Horsnell</span>
<a name="l00039"></a>00039 <span class="comment"> *          Andreas Sandberg</span>
<a name="l00040"></a>00040 <span class="comment"> */</span>
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 <span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2pmu_8hh.html">arch/arm/pmu.hh</a>&quot;</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 <span class="preprocessor">#include &quot;<a class="code" href="arm_2isa_8hh.html">arch/arm/isa.hh</a>&quot;</span>
<a name="l00045"></a>00045 <span class="preprocessor">#include &quot;<a class="code" href="arm_2utility_8hh.html">arch/arm/utility.hh</a>&quot;</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span>
<a name="l00047"></a>00047 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span>
<a name="l00048"></a>00048 <span class="preprocessor">#include &quot;debug/Checkpoint.hh&quot;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &quot;debug/PMUVerbose.hh&quot;</span>
<a name="l00050"></a>00050 <span class="preprocessor">#include &quot;<a class="code" href="base__gic_8hh.html" title="Base class for ARM GIC implementations.">dev/arm/base_gic.hh</a>&quot;</span>
<a name="l00051"></a>00051 <span class="preprocessor">#include &quot;<a class="code" href="realview_8hh.html" title="Declaration of top level class for the RealView platform chips.">dev/arm/realview.hh</a>&quot;</span>
<a name="l00052"></a>00052 <span class="preprocessor">#include &quot;params/ArmPMU.hh&quot;</span>
<a name="l00053"></a>00053 
<a name="l00054"></a>00054 <span class="keyword">namespace </span>ArmISA {
<a name="l00055"></a>00055 
<a name="l00056"></a>00056 <span class="keyword">const</span> <a class="code" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a> <a class="code" href="classArmISA_1_1PMU.html#adce65618111f97088e780b7ad5db44d4" title="PMCR write mask when accessed from the guest.">PMU::reg_pmcr_wr_mask</a> = 0x39;
<a name="l00057"></a>00057 
<a name="l00058"></a><a class="code" href="classArmISA_1_1PMU.html#a9f2126373885cf3f9753b38c2c7c22b4">00058</a> <a class="code" href="classArmISA_1_1PMU.html#a9f2126373885cf3f9753b38c2c7c22b4">PMU::PMU</a>(<span class="keyword">const</span> ArmPMUParams *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>)
<a name="l00059"></a>00059     : <a class="code" href="classSimObject.html" title="Abstract superclass for simulation objects.">SimObject</a>(p), <a class="code" href="classArmISA_1_1BaseISADevice.html" title="Base class for devices that use the MiscReg interfaces.">BaseISADevice</a>(),
<a name="l00060"></a>00060       reg_pmcnten(0), reg_pmcr(0),
<a name="l00061"></a>00061       reg_pmselr(0), reg_pminten(0), reg_pmovsr(0),
<a name="l00062"></a>00062       reg_pmceid(0),
<a name="l00063"></a>00063       clock_remainder(0),
<a name="l00064"></a>00064       counters(p-&gt;eventCounters),
<a name="l00065"></a>00065       reg_pmcr_conf(0),
<a name="l00066"></a>00066       pmuInterrupt(p-&gt;pmuInterrupt),
<a name="l00067"></a>00067       platform(p-&gt;platform)
<a name="l00068"></a>00068 {
<a name="l00069"></a>00069     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(PMUVerbose, <span class="stringliteral">&quot;Initializing the PMU.\n&quot;</span>);
<a name="l00070"></a>00070 
<a name="l00071"></a>00071     <span class="keywordflow">if</span> (p-&gt;eventCounters &gt; 31) {
<a name="l00072"></a>00072         <a class="code" href="base_2misc_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;The PMU can only accept 31 counters, %d counters requested.\n&quot;</span>,
<a name="l00073"></a>00073               p-&gt;eventCounters);
<a name="l00074"></a>00074     }
<a name="l00075"></a>00075 
<a name="l00076"></a>00076     <span class="comment">/* Setup the performance counter ID registers */</span>
<a name="l00077"></a>00077     <a class="code" href="classArmISA_1_1PMU.html#a80626ed0755b4861363a1bbd22706b17" title="Constant (configuration-dependent) part of the PMCR.">reg_pmcr_conf</a>.imp = 0x41;    <span class="comment">// ARM Ltd.</span>
<a name="l00078"></a>00078     <a class="code" href="classArmISA_1_1PMU.html#a80626ed0755b4861363a1bbd22706b17" title="Constant (configuration-dependent) part of the PMCR.">reg_pmcr_conf</a>.idcode = 0x00;
<a name="l00079"></a>00079     <a class="code" href="classArmISA_1_1PMU.html#a80626ed0755b4861363a1bbd22706b17" title="Constant (configuration-dependent) part of the PMCR.">reg_pmcr_conf</a>.n = p-&gt;eventCounters;
<a name="l00080"></a>00080 
<a name="l00081"></a>00081     <span class="comment">// Setup the hard-coded cycle counter, which is equivalent to</span>
<a name="l00082"></a>00082     <span class="comment">// architected counter event type 0x11.</span>
<a name="l00083"></a>00083     <a class="code" href="classArmISA_1_1PMU.html#a35f4c115cf2f0006bbaa90cbbd37281f" title="State of the cycle counter.">cycleCounter</a>.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a4c43f0f9843e90e576f7279262e5f50a" title="Counter event ID.">eventId</a> = 0x11;
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 
<a name="l00086"></a><a class="code" href="classArmISA_1_1PMU.html#a2acc30f5848e110f466a420736ee1e36">00086</a> <a class="code" href="classArmISA_1_1PMU.html#a2acc30f5848e110f466a420736ee1e36">PMU::~PMU</a>()
<a name="l00087"></a>00087 {
<a name="l00088"></a>00088 }
<a name="l00089"></a>00089 
<a name="l00090"></a>00090 <span class="keywordtype">void</span>
<a name="l00091"></a><a class="code" href="classArmISA_1_1PMU.html#ab153e93503541bcc41a87195c25743d4">00091</a> <a class="code" href="classArmISA_1_1PMU.html#ab153e93503541bcc41a87195c25743d4">PMU::addEventProbe</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <span class="keywordtype">id</span>, <a class="code" href="classSimObject.html" title="Abstract superclass for simulation objects.">SimObject</a> *obj, <span class="keyword">const</span> <span class="keywordtype">char</span> *probe_name)
<a name="l00092"></a>00092 {
<a name="l00093"></a>00093     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(PMUVerbose, <span class="stringliteral">&quot;PMU: Adding event type &apos;0x%x&apos; as probe %s:%s\n&quot;</span>,
<a name="l00094"></a>00094             <span class="keywordtype">id</span>, obj-&gt;<a class="code" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>(), probe_name);
<a name="l00095"></a>00095     <a class="code" href="classArmISA_1_1PMU.html#af52d82a5efa0c123df726b49aabc9ceb" title="Event types supported by this PMU.">pmuEventTypes</a>.insert(std::make_pair(<span class="keywordtype">id</span>, <a class="code" href="structArmISA_1_1PMU_1_1EventType.html" title="Event type configuration.">EventType</a>(obj, probe_name)));
<a name="l00096"></a>00096 
<a name="l00097"></a>00097     <span class="comment">// Flag the event as available in the PMCEID register if it is an</span>
<a name="l00098"></a>00098     <span class="comment">// architected event.</span>
<a name="l00099"></a>00099     <span class="keywordflow">if</span> (<span class="keywordtype">id</span> &lt; 0x40)
<a name="l00100"></a>00100         <a class="code" href="classArmISA_1_1PMU.html#aab5f5ad244b21cc4deddb7077eaa0012" title="Performance counter ID register.">reg_pmceid</a> |= (<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(1) &lt;&lt; id);
<a name="l00101"></a>00101 }
<a name="l00102"></a>00102 
<a name="l00103"></a>00103 <span class="keywordtype">void</span>
<a name="l00104"></a><a class="code" href="classArmISA_1_1PMU.html#aaf2fe7e83b180537173c7dbd344e00bb">00104</a> <a class="code" href="classArmISA_1_1PMU.html#aaf2fe7e83b180537173c7dbd344e00bb" title="Resume execution after a successful drain.">PMU::drainResume</a>()
<a name="l00105"></a>00105 {
<a name="l00106"></a>00106     <span class="comment">// Re-attach enabled counters after a resume in case they changed.</span>
<a name="l00107"></a>00107     <a class="code" href="classArmISA_1_1PMU.html#a2b5f134fb1ae7093236c993532d5d8d2" title="Call updateCounter() for each counter in the PMU if the counter&amp;#39;s state has changed...">updateAllCounters</a>();
<a name="l00108"></a>00108 }
<a name="l00109"></a>00109 
<a name="l00110"></a>00110 <span class="keywordtype">void</span>
<a name="l00111"></a><a class="code" href="classArmISA_1_1PMU.html#a8bfb840d334c13dc49ffc1041be6d6dc">00111</a> <a class="code" href="classArmISA_1_1PMU.html#a8bfb840d334c13dc49ffc1041be6d6dc" title="Set a register within the PMU.">PMU::setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00112"></a>00112 {
<a name="l00113"></a>00113     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(PMUVerbose, <span class="stringliteral">&quot;setMiscReg(%s, 0x%x)\n&quot;</span>,
<a name="l00114"></a>00114             <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[<a class="code" href="namespaceArmISA.html#aed4783414a4ae046bb75551deff7e829">unflattenMiscReg</a>(misc_reg)], val);
<a name="l00115"></a>00115 
<a name="l00116"></a>00116     <span class="keywordflow">switch</span> (<a class="code" href="namespaceArmISA.html#aed4783414a4ae046bb75551deff7e829">unflattenMiscReg</a>(misc_reg)) {
<a name="l00117"></a>00117       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7b80d2de3574389c3d824679cecf3985">MISCREG_PMCR_EL0</a>:
<a name="l00118"></a>00118       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6c0878622bb5a09bfd8c9c2e2aee6ae7">MISCREG_PMCR</a>:
<a name="l00119"></a>00119         <a class="code" href="classArmISA_1_1PMU.html#ad2aef89394816ba53078b15bc10dc11e" title="PMCR write handling.">setControlReg</a>(val);
<a name="l00120"></a>00120         <span class="keywordflow">return</span>;
<a name="l00121"></a>00121 
<a name="l00122"></a>00122       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca32b006b22169c23c1da0d04341361570">MISCREG_PMCNTENSET_EL0</a>:
<a name="l00123"></a>00123       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca321cd68d20e446a5e1a55c74e76fc6de">MISCREG_PMCNTENSET</a>:
<a name="l00124"></a>00124         <a class="code" href="classArmISA_1_1PMU.html#aeee5f9b8b02e99973b4aea9aa840dac6" title="Performance Monitor Count Enable Register.">reg_pmcnten</a> |= val;
<a name="l00125"></a>00125         <a class="code" href="classArmISA_1_1PMU.html#a2b5f134fb1ae7093236c993532d5d8d2" title="Call updateCounter() for each counter in the PMU if the counter&amp;#39;s state has changed...">updateAllCounters</a>();
<a name="l00126"></a>00126         <span class="keywordflow">return</span>;
<a name="l00127"></a>00127 
<a name="l00128"></a>00128       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0f6422ba8c5cd115e6499f6618e616fb">MISCREG_PMCNTENCLR_EL0</a>:
<a name="l00129"></a>00129       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caea436a3e430f315b9d1d7a6acda490ca">MISCREG_PMCNTENCLR</a>:
<a name="l00130"></a>00130         <a class="code" href="classArmISA_1_1PMU.html#aeee5f9b8b02e99973b4aea9aa840dac6" title="Performance Monitor Count Enable Register.">reg_pmcnten</a> &amp;= ~val;
<a name="l00131"></a>00131         <a class="code" href="classArmISA_1_1PMU.html#a2b5f134fb1ae7093236c993532d5d8d2" title="Call updateCounter() for each counter in the PMU if the counter&amp;#39;s state has changed...">updateAllCounters</a>();
<a name="l00132"></a>00132         <span class="keywordflow">return</span>;
<a name="l00133"></a>00133 
<a name="l00134"></a>00134       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca58db3553c6bea41209e0ee824b6a2f73">MISCREG_PMOVSCLR_EL0</a>:
<a name="l00135"></a>00135       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8f51cb9d87fda471d6ac27e0e7ed913e">MISCREG_PMOVSR</a>:
<a name="l00136"></a>00136         <a class="code" href="classArmISA_1_1PMU.html#a4c65110e725cf30cfe67d57338ae8ffc" title="Performance Monitor Overflow Status Register.">reg_pmovsr</a> &amp;= ~val;
<a name="l00137"></a>00137         <span class="keywordflow">return</span>;
<a name="l00138"></a>00138 
<a name="l00139"></a>00139       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf8ddc3f0919e5d274e55a77a98b7046a">MISCREG_PMSWINC_EL0</a>:
<a name="l00140"></a>00140       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf61d2a797d4a236a4e30dfce469e7012">MISCREG_PMSWINC</a>:
<a name="l00141"></a>00141         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1PMU.html#a8e18a8424aceeec7cad0faf63ebc148d" title="State of all general-purpose counters supported by PMU.">counters</a>.size(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l00142"></a>00142             <a class="code" href="structArmISA_1_1PMU_1_1CounterState.html" title="State of a counter within the PMU.">CounterState</a> &amp;ctr(<a class="code" href="classArmISA_1_1PMU.html#a275780400c6ac28aa73f5bd88a07eb62" title="Return the state of a counter.">getCounter</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));
<a name="l00143"></a>00143             <span class="keywordflow">if</span> (ctr.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#ad928a7bf68d41fabc00391ccb025fbcd" title="Is the counter enabled?">enabled</a> &amp;&amp; (val &amp; (1 &lt;&lt; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)))
<a name="l00144"></a>00144                 ++ctr.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a2ad25aa20d2f670a8d80cf5a315cb9aa" title="Current value of the counter.">value</a>;
<a name="l00145"></a>00145         }
<a name="l00146"></a>00146         <span class="keywordflow">break</span>;
<a name="l00147"></a>00147 
<a name="l00148"></a>00148       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3b64b09862fa8f3204ce0849174702a">MISCREG_PMCCNTR_EL0</a>:
<a name="l00149"></a>00149       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caea053362393cd899b0be0b89d3303b88">MISCREG_PMCCNTR</a>:
<a name="l00150"></a>00150         <a class="code" href="classArmISA_1_1PMU.html#a35f4c115cf2f0006bbaa90cbbd37281f" title="State of the cycle counter.">cycleCounter</a>.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a2ad25aa20d2f670a8d80cf5a315cb9aa" title="Current value of the counter.">value</a> = val;
<a name="l00151"></a>00151         <span class="keywordflow">return</span>;
<a name="l00152"></a>00152 
<a name="l00153"></a>00153       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad4320d9bfdae9515f0015a45a91e6148">MISCREG_PMSELR_EL0</a>:
<a name="l00154"></a>00154       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4f5156e0329d8e4f9679e5ffbcf0dd24">MISCREG_PMSELR</a>:
<a name="l00155"></a>00155         <a class="code" href="classArmISA_1_1PMU.html#a8d1aaa94f9e300e44c835da6d4dc1c37" title="Performance Monitor Selection Register.">reg_pmselr</a> = val;
<a name="l00156"></a>00156         <span class="keywordflow">return</span>;
<a name="l00157"></a>00157 
<a name="l00158"></a>00158       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa6623a5c528b804398c4cf0eb2af9856">MISCREG_PMCEID0_EL0</a>:
<a name="l00159"></a>00159       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6098b290b2acb54d08ee1edf6e744cdc">MISCREG_PMCEID0</a>:
<a name="l00160"></a>00160       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca428318a55f52fbdcc0f7b4fdb9a75ca1">MISCREG_PMCEID1_EL0</a>:
<a name="l00161"></a>00161       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9c15ee0be44959a35f9bcbf89cdfe860">MISCREG_PMCEID1</a>:
<a name="l00162"></a>00162         <span class="comment">// Ignore writes</span>
<a name="l00163"></a>00163         <span class="keywordflow">return</span>;
<a name="l00164"></a>00164 
<a name="l00165"></a>00165       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caab5d0e72909482c05d23217f9f051b1b">MISCREG_PMEVTYPER0_EL0</a>...MISCREG_PMEVTYPER5_EL0:
<a name="l00166"></a>00166         <a class="code" href="classArmISA_1_1PMU.html#a47c03e5195fe102afb0f2ce46ac4fd40" title="Set the type and filter settings of a performance counter (PMEVTYPER).">setCounterTypeRegister</a>(misc_reg - <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca23ff27da919b86d96764817c6e17da90">MISCREG_PMEVCNTR0_EL0</a>, val);
<a name="l00167"></a>00167         <span class="keywordflow">return</span>;
<a name="l00168"></a>00168 
<a name="l00169"></a>00169       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafd4d09e4411c008eea38ee2f1c7fa73f">MISCREG_PMCCFILTR</a>:
<a name="l00170"></a>00170       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0bc006018c0edd2c705843e2f46269a6">MISCREG_PMCCFILTR_EL0</a>:
<a name="l00171"></a>00171         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(PMUVerbose, <span class="stringliteral">&quot;Setting PMCCFILTR: 0x%x\n&quot;</span>, val);
<a name="l00172"></a>00172         <a class="code" href="classArmISA_1_1PMU.html#a47c03e5195fe102afb0f2ce46ac4fd40" title="Set the type and filter settings of a performance counter (PMEVTYPER).">setCounterTypeRegister</a>(<a class="code" href="classArmISA_1_1PMU.html#aa16b48888e88df658589b9957a4ee21a" title="Cycle Count Register Number.">PMCCNTR</a>, val);
<a name="l00173"></a>00173         <span class="keywordflow">return</span>;
<a name="l00174"></a>00174 
<a name="l00175"></a>00175       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeef899821c19dd5493d8bd98acffd4e4">MISCREG_PMXEVTYPER_PMCCFILTR</a>:
<a name="l00176"></a>00176       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca046de629b0199d9f43d5ebd82ad5f8db">MISCREG_PMXEVTYPER_EL0</a>:
<a name="l00177"></a>00177       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1795a5b53662203982bd6cf652fdc4e2">MISCREG_PMXEVTYPER</a>:
<a name="l00178"></a>00178         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(PMUVerbose, <span class="stringliteral">&quot;Setting counter type: &quot;</span>
<a name="l00179"></a>00179                 <span class="stringliteral">&quot;[PMSELR: 0x%x, PMSELER.sel: 0x%x, EVTYPER: 0x%x]\n&quot;</span>,
<a name="l00180"></a>00180                 <a class="code" href="classArmISA_1_1PMU.html#a8d1aaa94f9e300e44c835da6d4dc1c37" title="Performance Monitor Selection Register.">reg_pmselr</a>, <a class="code" href="classArmISA_1_1PMU.html#a8d1aaa94f9e300e44c835da6d4dc1c37" title="Performance Monitor Selection Register.">reg_pmselr</a>.sel, val);
<a name="l00181"></a>00181         <a class="code" href="classArmISA_1_1PMU.html#a47c03e5195fe102afb0f2ce46ac4fd40" title="Set the type and filter settings of a performance counter (PMEVTYPER).">setCounterTypeRegister</a>(<a class="code" href="classArmISA_1_1PMU.html#a8d1aaa94f9e300e44c835da6d4dc1c37" title="Performance Monitor Selection Register.">reg_pmselr</a>.sel, val);
<a name="l00182"></a>00182         <span class="keywordflow">return</span>;
<a name="l00183"></a>00183 
<a name="l00184"></a>00184       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca23ff27da919b86d96764817c6e17da90">MISCREG_PMEVCNTR0_EL0</a>...MISCREG_PMEVCNTR5_EL0:
<a name="l00185"></a>00185         <a class="code" href="classArmISA_1_1PMU.html#a9ecffe3dc1443686ac63209a6f3e6bdf" title="Set the value of a performance counter.">setCounterValue</a>(misc_reg - <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca23ff27da919b86d96764817c6e17da90">MISCREG_PMEVCNTR0_EL0</a>, val);
<a name="l00186"></a>00186         <span class="keywordflow">return</span>;
<a name="l00187"></a>00187 
<a name="l00188"></a>00188       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca48e13f82b3d52b4809ecf1e0d9d5a2bd">MISCREG_PMXEVCNTR_EL0</a>:
<a name="l00189"></a>00189       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7c205f86d838cf3a43c3b01a770a1069">MISCREG_PMXEVCNTR</a>:
<a name="l00190"></a>00190         <a class="code" href="classArmISA_1_1PMU.html#a9ecffe3dc1443686ac63209a6f3e6bdf" title="Set the value of a performance counter.">setCounterValue</a>(<a class="code" href="classArmISA_1_1PMU.html#a8d1aaa94f9e300e44c835da6d4dc1c37" title="Performance Monitor Selection Register.">reg_pmselr</a>.sel, val);
<a name="l00191"></a>00191         <span class="keywordflow">return</span>;
<a name="l00192"></a>00192 
<a name="l00193"></a>00193       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacf892147e493baae6f82fb937da1f418">MISCREG_PMUSERENR_EL0</a>:
<a name="l00194"></a>00194       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9d02d13e284353bcfa07166b9232c2b2">MISCREG_PMUSERENR</a>:
<a name="l00195"></a>00195         <span class="comment">// TODO</span>
<a name="l00196"></a>00196         <span class="keywordflow">break</span>;
<a name="l00197"></a>00197 
<a name="l00198"></a>00198       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2085b2b651e11b2a29ef484a21f88173">MISCREG_PMINTENSET_EL1</a>:
<a name="l00199"></a>00199       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab2349af53dbd391bd4122bd23c41e2a6">MISCREG_PMINTENSET</a>:
<a name="l00200"></a>00200         <a class="code" href="classArmISA_1_1PMU.html#a835be8ed0c3e2e3e5cd393e21c1a2ed2" title="Performance Monitor Interrupt Enable Register.">reg_pminten</a> |= val;
<a name="l00201"></a>00201         <span class="keywordflow">return</span>;
<a name="l00202"></a>00202 
<a name="l00203"></a>00203       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae21143876547224dec3d71f2172220bd">MISCREG_PMINTENCLR_EL1</a>:
<a name="l00204"></a>00204       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8ffaa3d3de1b9320a204347feb465258">MISCREG_PMINTENCLR</a>:
<a name="l00205"></a>00205         <a class="code" href="classArmISA_1_1PMU.html#a835be8ed0c3e2e3e5cd393e21c1a2ed2" title="Performance Monitor Interrupt Enable Register.">reg_pminten</a> &amp;= ~val;
<a name="l00206"></a>00206         <span class="keywordflow">return</span>;
<a name="l00207"></a>00207 
<a name="l00208"></a>00208       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabc94068b71b9fc4fb93b1eb56beea516">MISCREG_PMOVSSET_EL0</a>:
<a name="l00209"></a>00209       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5c4a6fba359353a9ce354a9a1d36ee6a">MISCREG_PMOVSSET</a>:
<a name="l00210"></a>00210         <a class="code" href="classArmISA_1_1PMU.html#a4c65110e725cf30cfe67d57338ae8ffc" title="Performance Monitor Overflow Status Register.">reg_pmovsr</a> |= val;
<a name="l00211"></a>00211         <span class="keywordflow">return</span>;
<a name="l00212"></a>00212 
<a name="l00213"></a>00213       <span class="keywordflow">default</span>:
<a name="l00214"></a>00214         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unexpected PMU register: %i\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg]);
<a name="l00215"></a>00215     }
<a name="l00216"></a>00216 
<a name="l00217"></a>00217     <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Not doing anything for write to miscreg %s\n&quot;</span>,
<a name="l00218"></a>00218          <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg]);
<a name="l00219"></a>00219 }
<a name="l00220"></a>00220 
<a name="l00221"></a>00221 <a class="code" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a>
<a name="l00222"></a><a class="code" href="classArmISA_1_1PMU.html#aa7f122abca3208cd535abe136c8eb23b">00222</a> <a class="code" href="classArmISA_1_1PMU.html#aa7f122abca3208cd535abe136c8eb23b" title="Read a register within the PMU.">PMU::readMiscReg</a>(<span class="keywordtype">int</span> misc_reg)
<a name="l00223"></a>00223 {
<a name="l00224"></a>00224     <a class="code" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>(<a class="code" href="classArmISA_1_1PMU.html#a078581621c0117165c1910503397c1ad">readMiscRegInt</a>(misc_reg));
<a name="l00225"></a>00225     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(PMUVerbose, <span class="stringliteral">&quot;readMiscReg(%s): 0x%x\n&quot;</span>,
<a name="l00226"></a>00226             <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[<a class="code" href="namespaceArmISA.html#aed4783414a4ae046bb75551deff7e829">unflattenMiscReg</a>(misc_reg)], val);
<a name="l00227"></a>00227     <span class="keywordflow">return</span> val;
<a name="l00228"></a>00228 }
<a name="l00229"></a>00229 
<a name="l00230"></a>00230 <a class="code" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a>
<a name="l00231"></a><a class="code" href="classArmISA_1_1PMU.html#a078581621c0117165c1910503397c1ad">00231</a> <a class="code" href="classArmISA_1_1PMU.html#a078581621c0117165c1910503397c1ad">PMU::readMiscRegInt</a>(<span class="keywordtype">int</span> misc_reg)
<a name="l00232"></a>00232 {
<a name="l00233"></a>00233     misc_reg = <a class="code" href="namespaceArmISA.html#aed4783414a4ae046bb75551deff7e829">unflattenMiscReg</a>(misc_reg);
<a name="l00234"></a>00234     <span class="keywordflow">switch</span> (misc_reg) {
<a name="l00235"></a>00235       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7b80d2de3574389c3d824679cecf3985">MISCREG_PMCR_EL0</a>:
<a name="l00236"></a>00236       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6c0878622bb5a09bfd8c9c2e2aee6ae7">MISCREG_PMCR</a>:
<a name="l00237"></a>00237         <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1PMU.html#a80626ed0755b4861363a1bbd22706b17" title="Constant (configuration-dependent) part of the PMCR.">reg_pmcr_conf</a> | (<a class="code" href="classArmISA_1_1PMU.html#aacdb2df9a7bc2132c979a86906c63ec5" title="Performance Monitor Control Register.">reg_pmcr</a> &amp; <a class="code" href="classArmISA_1_1PMU.html#adce65618111f97088e780b7ad5db44d4" title="PMCR write mask when accessed from the guest.">reg_pmcr_wr_mask</a>);
<a name="l00238"></a>00238 
<a name="l00239"></a>00239       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca32b006b22169c23c1da0d04341361570">MISCREG_PMCNTENSET_EL0</a>:
<a name="l00240"></a>00240       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0f6422ba8c5cd115e6499f6618e616fb">MISCREG_PMCNTENCLR_EL0</a>:
<a name="l00241"></a>00241       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca321cd68d20e446a5e1a55c74e76fc6de">MISCREG_PMCNTENSET</a>:
<a name="l00242"></a>00242       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caea436a3e430f315b9d1d7a6acda490ca">MISCREG_PMCNTENCLR</a>:
<a name="l00243"></a>00243         <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1PMU.html#aeee5f9b8b02e99973b4aea9aa840dac6" title="Performance Monitor Count Enable Register.">reg_pmcnten</a>;
<a name="l00244"></a>00244 
<a name="l00245"></a>00245       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca58db3553c6bea41209e0ee824b6a2f73">MISCREG_PMOVSCLR_EL0</a>:
<a name="l00246"></a>00246       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabc94068b71b9fc4fb93b1eb56beea516">MISCREG_PMOVSSET_EL0</a>:
<a name="l00247"></a>00247       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8f51cb9d87fda471d6ac27e0e7ed913e">MISCREG_PMOVSR</a>:  <span class="comment">// Overflow Status Register</span>
<a name="l00248"></a>00248       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5c4a6fba359353a9ce354a9a1d36ee6a">MISCREG_PMOVSSET</a>:
<a name="l00249"></a>00249         <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1PMU.html#a4c65110e725cf30cfe67d57338ae8ffc" title="Performance Monitor Overflow Status Register.">reg_pmovsr</a>;
<a name="l00250"></a>00250 
<a name="l00251"></a>00251       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf8ddc3f0919e5d274e55a77a98b7046a">MISCREG_PMSWINC_EL0</a>:
<a name="l00252"></a>00252       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf61d2a797d4a236a4e30dfce469e7012">MISCREG_PMSWINC</a>: <span class="comment">// Software Increment Register (RAZ)</span>
<a name="l00253"></a>00253         <span class="keywordflow">return</span> 0;
<a name="l00254"></a>00254 
<a name="l00255"></a>00255       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4f5156e0329d8e4f9679e5ffbcf0dd24">MISCREG_PMSELR</a>:
<a name="l00256"></a>00256         <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1PMU.html#a8d1aaa94f9e300e44c835da6d4dc1c37" title="Performance Monitor Selection Register.">reg_pmselr</a>;
<a name="l00257"></a>00257 
<a name="l00258"></a>00258       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa6623a5c528b804398c4cf0eb2af9856">MISCREG_PMCEID0_EL0</a>:
<a name="l00259"></a>00259       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6098b290b2acb54d08ee1edf6e744cdc">MISCREG_PMCEID0</a>: <span class="comment">// Common Event ID register</span>
<a name="l00260"></a>00260         <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1PMU.html#aab5f5ad244b21cc4deddb7077eaa0012" title="Performance counter ID register.">reg_pmceid</a> &amp; 0xFFFFFFFF;
<a name="l00261"></a>00261 
<a name="l00262"></a>00262       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca428318a55f52fbdcc0f7b4fdb9a75ca1">MISCREG_PMCEID1_EL0</a>:
<a name="l00263"></a>00263       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9c15ee0be44959a35f9bcbf89cdfe860">MISCREG_PMCEID1</a>: <span class="comment">// Common Event ID register</span>
<a name="l00264"></a>00264         <span class="keywordflow">return</span> (<a class="code" href="classArmISA_1_1PMU.html#aab5f5ad244b21cc4deddb7077eaa0012" title="Performance counter ID register.">reg_pmceid</a> &gt;&gt; 32) &amp; 0xFFFFFFFF;
<a name="l00265"></a>00265 
<a name="l00266"></a>00266       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3b64b09862fa8f3204ce0849174702a">MISCREG_PMCCNTR_EL0</a>:
<a name="l00267"></a>00267         <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1PMU.html#a35f4c115cf2f0006bbaa90cbbd37281f" title="State of the cycle counter.">cycleCounter</a>.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a2ad25aa20d2f670a8d80cf5a315cb9aa" title="Current value of the counter.">value</a>;
<a name="l00268"></a>00268 
<a name="l00269"></a>00269       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caea053362393cd899b0be0b89d3303b88">MISCREG_PMCCNTR</a>:
<a name="l00270"></a>00270         <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1PMU.html#a35f4c115cf2f0006bbaa90cbbd37281f" title="State of the cycle counter.">cycleCounter</a>.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a2ad25aa20d2f670a8d80cf5a315cb9aa" title="Current value of the counter.">value</a> &amp; 0xFFFFFFFF;
<a name="l00271"></a>00271 
<a name="l00272"></a>00272       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caab5d0e72909482c05d23217f9f051b1b">MISCREG_PMEVTYPER0_EL0</a>...MISCREG_PMEVTYPER5_EL0:
<a name="l00273"></a>00273         <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1PMU.html#afaeeffa7a77401d051a6b73382533fe7" title="Get the type and filter settings of a counter (PMEVTYPER).">getCounterTypeRegister</a>(misc_reg - <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caab5d0e72909482c05d23217f9f051b1b">MISCREG_PMEVTYPER0_EL0</a>);
<a name="l00274"></a>00274 
<a name="l00275"></a>00275       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafd4d09e4411c008eea38ee2f1c7fa73f">MISCREG_PMCCFILTR</a>:
<a name="l00276"></a>00276       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0bc006018c0edd2c705843e2f46269a6">MISCREG_PMCCFILTR_EL0</a>:
<a name="l00277"></a>00277         <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1PMU.html#afaeeffa7a77401d051a6b73382533fe7" title="Get the type and filter settings of a counter (PMEVTYPER).">getCounterTypeRegister</a>(<a class="code" href="classArmISA_1_1PMU.html#aa16b48888e88df658589b9957a4ee21a" title="Cycle Count Register Number.">PMCCNTR</a>);
<a name="l00278"></a>00278 
<a name="l00279"></a>00279       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeef899821c19dd5493d8bd98acffd4e4">MISCREG_PMXEVTYPER_PMCCFILTR</a>:
<a name="l00280"></a>00280       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca046de629b0199d9f43d5ebd82ad5f8db">MISCREG_PMXEVTYPER_EL0</a>:
<a name="l00281"></a>00281       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1795a5b53662203982bd6cf652fdc4e2">MISCREG_PMXEVTYPER</a>:
<a name="l00282"></a>00282         <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1PMU.html#afaeeffa7a77401d051a6b73382533fe7" title="Get the type and filter settings of a counter (PMEVTYPER).">getCounterTypeRegister</a>(<a class="code" href="classArmISA_1_1PMU.html#a8d1aaa94f9e300e44c835da6d4dc1c37" title="Performance Monitor Selection Register.">reg_pmselr</a>.sel);
<a name="l00283"></a>00283 
<a name="l00284"></a>00284       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca23ff27da919b86d96764817c6e17da90">MISCREG_PMEVCNTR0_EL0</a>...MISCREG_PMEVCNTR5_EL0:
<a name="l00285"></a>00285         <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1PMU.html#aa296ce3ffdb43e8836f18e207bce9828" title="Get the value of a performance counter.">getCounterValue</a>(misc_reg - <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca23ff27da919b86d96764817c6e17da90">MISCREG_PMEVCNTR0_EL0</a>) &amp; 0xFFFFFFFF;
<a name="l00286"></a>00286 
<a name="l00287"></a>00287       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca48e13f82b3d52b4809ecf1e0d9d5a2bd">MISCREG_PMXEVCNTR_EL0</a>:
<a name="l00288"></a>00288       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7c205f86d838cf3a43c3b01a770a1069">MISCREG_PMXEVCNTR</a>:
<a name="l00289"></a>00289         <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1PMU.html#aa296ce3ffdb43e8836f18e207bce9828" title="Get the value of a performance counter.">getCounterValue</a>(<a class="code" href="classArmISA_1_1PMU.html#a8d1aaa94f9e300e44c835da6d4dc1c37" title="Performance Monitor Selection Register.">reg_pmselr</a>.sel) &amp; 0xFFFFFFFF;
<a name="l00290"></a>00290 
<a name="l00291"></a>00291       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacf892147e493baae6f82fb937da1f418">MISCREG_PMUSERENR_EL0</a>:
<a name="l00292"></a>00292       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9d02d13e284353bcfa07166b9232c2b2">MISCREG_PMUSERENR</a>:
<a name="l00293"></a>00293         <span class="comment">// TODO</span>
<a name="l00294"></a>00294         <span class="keywordflow">return</span> 0;
<a name="l00295"></a>00295 
<a name="l00296"></a>00296       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2085b2b651e11b2a29ef484a21f88173">MISCREG_PMINTENSET_EL1</a>:
<a name="l00297"></a>00297       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae21143876547224dec3d71f2172220bd">MISCREG_PMINTENCLR_EL1</a>:
<a name="l00298"></a>00298       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab2349af53dbd391bd4122bd23c41e2a6">MISCREG_PMINTENSET</a>:
<a name="l00299"></a>00299       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8ffaa3d3de1b9320a204347feb465258">MISCREG_PMINTENCLR</a>:
<a name="l00300"></a>00300         <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1PMU.html#a835be8ed0c3e2e3e5cd393e21c1a2ed2" title="Performance Monitor Interrupt Enable Register.">reg_pminten</a>;
<a name="l00301"></a>00301 
<a name="l00302"></a>00302       <span class="keywordflow">default</span>:
<a name="l00303"></a>00303         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unexpected PMU register: %i\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg]);
<a name="l00304"></a>00304     }
<a name="l00305"></a>00305 
<a name="l00306"></a>00306     <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Not doing anything for read from miscreg %s\n&quot;</span>,
<a name="l00307"></a>00307          <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg]);
<a name="l00308"></a>00308     <span class="keywordflow">return</span> 0;
<a name="l00309"></a>00309 }
<a name="l00310"></a>00310 
<a name="l00311"></a>00311 <span class="keywordtype">void</span>
<a name="l00312"></a><a class="code" href="classArmISA_1_1PMU.html#ad2aef89394816ba53078b15bc10dc11e">00312</a> <a class="code" href="classArmISA_1_1PMU.html#ad2aef89394816ba53078b15bc10dc11e" title="PMCR write handling.">PMU::setControlReg</a>(PMCR_t <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00313"></a>00313 {
<a name="l00314"></a>00314     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(PMUVerbose, <span class="stringliteral">&quot;Set Control Reg 0x%08x.\n&quot;</span>, val);
<a name="l00315"></a>00315 
<a name="l00316"></a>00316     <span class="keywordflow">if</span> (val.p) {
<a name="l00317"></a>00317         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(PMUVerbose, <span class="stringliteral">&quot;PMU reset all events to zero.\n&quot;</span>);
<a name="l00318"></a>00318         <a class="code" href="classArmISA_1_1PMU.html#a7dc01b7582347f8ab8fb26705f48eb06" title="Reset all event counters excluding the cycle counter to zero.">resetEventCounts</a>();
<a name="l00319"></a>00319     }
<a name="l00320"></a>00320 
<a name="l00321"></a>00321     <span class="keywordflow">if</span> (val.c) {
<a name="l00322"></a>00322         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(PMUVerbose, <span class="stringliteral">&quot;PMU reset cycle counter to zero.\n&quot;</span>);
<a name="l00323"></a>00323         <a class="code" href="classArmISA_1_1PMU.html#a35f4c115cf2f0006bbaa90cbbd37281f" title="State of the cycle counter.">cycleCounter</a>.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a2ad25aa20d2f670a8d80cf5a315cb9aa" title="Current value of the counter.">value</a> = 0;
<a name="l00324"></a>00324     }
<a name="l00325"></a>00325 
<a name="l00326"></a>00326     <span class="comment">// Reset the clock remainder if divide by 64-mode is toggled.</span>
<a name="l00327"></a>00327     <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1PMU.html#aacdb2df9a7bc2132c979a86906c63ec5" title="Performance Monitor Control Register.">reg_pmcr</a>.d != val.d)
<a name="l00328"></a>00328         <a class="code" href="classArmISA_1_1PMU.html#a914c330efc1a6c86ea6def5f359aed93" title="Remainder part when the clock counter is divided by 64.">clock_remainder</a> = 0;
<a name="l00329"></a>00329 
<a name="l00330"></a>00330     <a class="code" href="classArmISA_1_1PMU.html#aacdb2df9a7bc2132c979a86906c63ec5" title="Performance Monitor Control Register.">reg_pmcr</a> = val &amp; <a class="code" href="classArmISA_1_1PMU.html#adce65618111f97088e780b7ad5db44d4" title="PMCR write mask when accessed from the guest.">reg_pmcr_wr_mask</a>;
<a name="l00331"></a>00331     <a class="code" href="classArmISA_1_1PMU.html#a2b5f134fb1ae7093236c993532d5d8d2" title="Call updateCounter() for each counter in the PMU if the counter&amp;#39;s state has changed...">updateAllCounters</a>();
<a name="l00332"></a>00332 }
<a name="l00333"></a>00333 
<a name="l00334"></a>00334 <span class="keywordtype">void</span>
<a name="l00335"></a><a class="code" href="classArmISA_1_1PMU.html#a2b5f134fb1ae7093236c993532d5d8d2">00335</a> <a class="code" href="classArmISA_1_1PMU.html#a2b5f134fb1ae7093236c993532d5d8d2" title="Call updateCounter() for each counter in the PMU if the counter&amp;#39;s state has changed...">PMU::updateAllCounters</a>()
<a name="l00336"></a>00336 {
<a name="l00337"></a>00337     <span class="keyword">const</span> <span class="keywordtype">bool</span> global_enable(<a class="code" href="classArmISA_1_1PMU.html#aacdb2df9a7bc2132c979a86906c63ec5" title="Performance Monitor Control Register.">reg_pmcr</a>.e);
<a name="l00338"></a>00338 
<a name="l00339"></a>00339     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1PMU.html#a8e18a8424aceeec7cad0faf63ebc148d" title="State of all general-purpose counters supported by PMU.">counters</a>.size(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l00340"></a>00340         <a class="code" href="structArmISA_1_1PMU_1_1CounterState.html" title="State of a counter within the PMU.">CounterState</a> &amp;ctr(<a class="code" href="classArmISA_1_1PMU.html#a8e18a8424aceeec7cad0faf63ebc148d" title="State of all general-purpose counters supported by PMU.">counters</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);
<a name="l00341"></a>00341         <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#ad4cfc73c7653c162e9856cb0859b17b0">enable</a>(global_enable &amp;&amp; (<a class="code" href="classArmISA_1_1PMU.html#aeee5f9b8b02e99973b4aea9aa840dac6" title="Performance Monitor Count Enable Register.">reg_pmcnten</a> &amp; (1 &lt;&lt; i)));
<a name="l00342"></a>00342         <span class="keywordflow">if</span> (ctr.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#ad928a7bf68d41fabc00391ccb025fbcd" title="Is the counter enabled?">enabled</a> != enable) {
<a name="l00343"></a>00343             ctr.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#ad928a7bf68d41fabc00391ccb025fbcd" title="Is the counter enabled?">enabled</a> = enable;
<a name="l00344"></a>00344             <a class="code" href="classArmISA_1_1PMU.html#a855ae2e5d5f71a0c0932d1cb06643a21" title="Depending on counter configuration, add or remove the probes driving the counter...">updateCounter</a>(i, ctr);
<a name="l00345"></a>00345         }
<a name="l00346"></a>00346     }
<a name="l00347"></a>00347 
<a name="l00348"></a>00348     <span class="keyword">const</span> <span class="keywordtype">bool</span> ccntr_enable(global_enable &amp;&amp; (<a class="code" href="classArmISA_1_1PMU.html#aeee5f9b8b02e99973b4aea9aa840dac6" title="Performance Monitor Count Enable Register.">reg_pmcnten</a> &amp; (1 &lt;&lt; <a class="code" href="classArmISA_1_1PMU.html#aa16b48888e88df658589b9957a4ee21a" title="Cycle Count Register Number.">PMCCNTR</a>)));
<a name="l00349"></a>00349     <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1PMU.html#a35f4c115cf2f0006bbaa90cbbd37281f" title="State of the cycle counter.">cycleCounter</a>.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#ad928a7bf68d41fabc00391ccb025fbcd" title="Is the counter enabled?">enabled</a> != ccntr_enable) {
<a name="l00350"></a>00350         <a class="code" href="classArmISA_1_1PMU.html#a35f4c115cf2f0006bbaa90cbbd37281f" title="State of the cycle counter.">cycleCounter</a>.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#ad928a7bf68d41fabc00391ccb025fbcd" title="Is the counter enabled?">enabled</a> = ccntr_enable;
<a name="l00351"></a>00351         <a class="code" href="classArmISA_1_1PMU.html#a855ae2e5d5f71a0c0932d1cb06643a21" title="Depending on counter configuration, add or remove the probes driving the counter...">updateCounter</a>(<a class="code" href="classArmISA_1_1PMU.html#aa16b48888e88df658589b9957a4ee21a" title="Cycle Count Register Number.">PMCCNTR</a>, <a class="code" href="classArmISA_1_1PMU.html#a35f4c115cf2f0006bbaa90cbbd37281f" title="State of the cycle counter.">cycleCounter</a>);
<a name="l00352"></a>00352     }
<a name="l00353"></a>00353 }
<a name="l00354"></a>00354 
<a name="l00355"></a>00355 <span class="keywordtype">bool</span>
<a name="l00356"></a><a class="code" href="classArmISA_1_1PMU.html#a266cc78ff5edda5d1fbaf5c26a014388">00356</a> <a class="code" href="classArmISA_1_1PMU.html#a266cc78ff5edda5d1fbaf5c26a014388" title="Check if a counter&amp;#39;s settings allow it to be counted.">PMU::isFiltered</a>(<span class="keyword">const</span> <a class="code" href="structArmISA_1_1PMU_1_1CounterState.html" title="State of a counter within the PMU.">CounterState</a> &amp;ctr)<span class="keyword"> const</span>
<a name="l00357"></a>00357 <span class="keyword"></span>{
<a name="l00358"></a>00358     assert(<a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>);
<a name="l00359"></a>00359 
<a name="l00360"></a>00360     <span class="keyword">const</span> PMEVTYPER_t filter(ctr.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a69a8d546707693d1d7583fd3c7b2b33a" title="Filtering settings (evtCount is unused).">filter</a>);
<a name="l00361"></a>00361     <span class="keyword">const</span> SCR <a class="code" href="namespaceArmISA.html#a4982970a6e14df1bcdec992e13010ea6">scr</a>(<a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="structArmISA_1_1ISA.html#a88660186b4803005fb5427577bdc4aa4">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>));
<a name="l00362"></a>00362     <span class="keyword">const</span> CPSR <a class="code" href="namespaceArmISA.html#a28eb434b8e612e94308a551ad1ece71a">cpsr</a>(<a class="code" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>-&gt;<a class="code" href="structArmISA_1_1ISA.html#a88660186b4803005fb5427577bdc4aa4">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>));
<a name="l00363"></a>00363     <span class="keyword">const</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="code" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>(<a class="code" href="namespaceArmISA.html#a39510b1c2b9a3bc190a62447a036237e">opModeToEL</a>((<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>)(uint8_t)<a class="code" href="namespaceArmISA.html#a28eb434b8e612e94308a551ad1ece71a">cpsr</a>.mode));
<a name="l00364"></a>00364     <span class="keyword">const</span> <span class="keywordtype">bool</span> secure(<a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(<a class="code" href="namespaceArmISA.html#a4982970a6e14df1bcdec992e13010ea6">scr</a>, <a class="code" href="namespaceArmISA.html#a28eb434b8e612e94308a551ad1ece71a">cpsr</a>));
<a name="l00365"></a>00365 
<a name="l00366"></a>00366     <span class="keywordflow">switch</span> (el) {
<a name="l00367"></a>00367       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a>:
<a name="l00368"></a>00368         <span class="keywordflow">return</span> secure ? filter.u : (filter.u != filter.nsu);
<a name="l00369"></a>00369 
<a name="l00370"></a>00370       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>:
<a name="l00371"></a>00371         <span class="keywordflow">return</span> secure ? filter.p : (filter.p != filter.nsk);
<a name="l00372"></a>00372 
<a name="l00373"></a>00373       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>:
<a name="l00374"></a>00374         <span class="keywordflow">return</span> !filter.nsh;
<a name="l00375"></a>00375 
<a name="l00376"></a>00376       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>:
<a name="l00377"></a>00377         <span class="keywordflow">return</span> filter.p != filter.m;
<a name="l00378"></a>00378 
<a name="l00379"></a>00379       <span class="keywordflow">default</span>:
<a name="l00380"></a>00380         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unexpected execution level in PMU::isFiltered.\n&quot;</span>);
<a name="l00381"></a>00381     }
<a name="l00382"></a>00382 }
<a name="l00383"></a>00383 
<a name="l00384"></a>00384 <span class="keywordtype">void</span>
<a name="l00385"></a><a class="code" href="classArmISA_1_1PMU.html#aac5ea1532d3079e2e5cab6e6aca2790f">00385</a> <a class="code" href="classArmISA_1_1PMU.html#aac5ea1532d3079e2e5cab6e6aca2790f" title="Handle an counting event triggered by a probe.">PMU::handleEvent</a>(CounterId <span class="keywordtype">id</span>, uint64_t delta)
<a name="l00386"></a>00386 {
<a name="l00387"></a>00387     <a class="code" href="structArmISA_1_1PMU_1_1CounterState.html" title="State of a counter within the PMU.">CounterState</a> &amp;ctr(<a class="code" href="classArmISA_1_1PMU.html#a275780400c6ac28aa73f5bd88a07eb62" title="Return the state of a counter.">getCounter</a>(<span class="keywordtype">id</span>));
<a name="l00388"></a>00388     <span class="keyword">const</span> <span class="keywordtype">bool</span> overflowed(<a class="code" href="classArmISA_1_1PMU.html#a4c65110e725cf30cfe67d57338ae8ffc" title="Performance Monitor Overflow Status Register.">reg_pmovsr</a> &amp; (1 &lt;&lt; <span class="keywordtype">id</span>));
<a name="l00389"></a>00389 
<a name="l00390"></a>00390     <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1PMU.html#a266cc78ff5edda5d1fbaf5c26a014388" title="Check if a counter&amp;#39;s settings allow it to be counted.">isFiltered</a>(ctr))
<a name="l00391"></a>00391         <span class="keywordflow">return</span>;
<a name="l00392"></a>00392 
<a name="l00393"></a>00393     <span class="comment">// Handle the &quot;count every 64 cycles&quot; mode</span>
<a name="l00394"></a>00394     <span class="keywordflow">if</span> (<span class="keywordtype">id</span> == <a class="code" href="classArmISA_1_1PMU.html#aa16b48888e88df658589b9957a4ee21a" title="Cycle Count Register Number.">PMCCNTR</a> &amp;&amp; <a class="code" href="classArmISA_1_1PMU.html#aacdb2df9a7bc2132c979a86906c63ec5" title="Performance Monitor Control Register.">reg_pmcr</a>.d) {
<a name="l00395"></a>00395         <a class="code" href="classArmISA_1_1PMU.html#a914c330efc1a6c86ea6def5f359aed93" title="Remainder part when the clock counter is divided by 64.">clock_remainder</a> += delta;
<a name="l00396"></a>00396         delta = (<a class="code" href="classArmISA_1_1PMU.html#a914c330efc1a6c86ea6def5f359aed93" title="Remainder part when the clock counter is divided by 64.">clock_remainder</a> &gt;&gt; 6);
<a name="l00397"></a>00397         <a class="code" href="classArmISA_1_1PMU.html#a914c330efc1a6c86ea6def5f359aed93" title="Remainder part when the clock counter is divided by 64.">clock_remainder</a> &amp;= 63;
<a name="l00398"></a>00398     }
<a name="l00399"></a>00399 
<a name="l00400"></a>00400     <span class="comment">// Add delta and handle (new) overflows</span>
<a name="l00401"></a>00401     <span class="keywordflow">if</span> (ctr.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a92618a13657e4b109f085bb5ad6d3126" title="Add an event count to the counter and check for overflow.">add</a>(delta) &amp;&amp; !overflowed) {
<a name="l00402"></a>00402         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(PMUVerbose, <span class="stringliteral">&quot;PMU counter &apos;%i&apos; overflowed.\n&quot;</span>, <span class="keywordtype">id</span>);
<a name="l00403"></a>00403         <a class="code" href="classArmISA_1_1PMU.html#a4c65110e725cf30cfe67d57338ae8ffc" title="Performance Monitor Overflow Status Register.">reg_pmovsr</a> |= (1 &lt;&lt; id);
<a name="l00404"></a>00404         <span class="comment">// Deliver a PMU interrupt if interrupt delivery is enabled</span>
<a name="l00405"></a>00405         <span class="comment">// for this counter.</span>
<a name="l00406"></a>00406         <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1PMU.html#a835be8ed0c3e2e3e5cd393e21c1a2ed2" title="Performance Monitor Interrupt Enable Register.">reg_pminten</a>  &amp; (1 &lt;&lt; <span class="keywordtype">id</span>))
<a name="l00407"></a>00407             <a class="code" href="classArmISA_1_1PMU.html#ab1bfd5ced7e37f27372c71fb8ff2c9ee" title="Deliver a PMU interrupt to the GIC.">raiseInterrupt</a>();
<a name="l00408"></a>00408     }
<a name="l00409"></a>00409 }
<a name="l00410"></a>00410 
<a name="l00411"></a>00411 <span class="keywordtype">void</span>
<a name="l00412"></a><a class="code" href="classArmISA_1_1PMU.html#a855ae2e5d5f71a0c0932d1cb06643a21">00412</a> <a class="code" href="classArmISA_1_1PMU.html#a855ae2e5d5f71a0c0932d1cb06643a21" title="Depending on counter configuration, add or remove the probes driving the counter...">PMU::updateCounter</a>(CounterId <span class="keywordtype">id</span>, <a class="code" href="structArmISA_1_1PMU_1_1CounterState.html" title="State of a counter within the PMU.">CounterState</a> &amp;ctr)
<a name="l00413"></a>00413 {
<a name="l00414"></a>00414     <span class="keywordflow">if</span> (!ctr.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#ad928a7bf68d41fabc00391ccb025fbcd" title="Is the counter enabled?">enabled</a>) {
<a name="l00415"></a>00415         <span class="keywordflow">if</span> (!ctr.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a83b3781d9af2533140072730b391f93c" title="Probe listeners driving this counter.">listeners</a>.empty()) {
<a name="l00416"></a>00416             <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(PMUVerbose, <span class="stringliteral">&quot;updateCounter(%i): Disabling counter\n&quot;</span>, <span class="keywordtype">id</span>);
<a name="l00417"></a>00417             ctr.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a83b3781d9af2533140072730b391f93c" title="Probe listeners driving this counter.">listeners</a>.clear();
<a name="l00418"></a>00418         }
<a name="l00419"></a>00419     } <span class="keywordflow">else</span> {
<a name="l00420"></a>00420         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(PMUVerbose, <span class="stringliteral">&quot;updateCounter(%i): Enable event id 0x%x\n&quot;</span>,
<a name="l00421"></a>00421                 <span class="keywordtype">id</span>, ctr.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a4c43f0f9843e90e576f7279262e5f50a" title="Counter event ID.">eventId</a>);
<a name="l00422"></a>00422 
<a name="l00423"></a>00423         <span class="comment">// Attach all probes belonging to this event</span>
<a name="l00424"></a>00424         <span class="keyword">auto</span> range(<a class="code" href="classArmISA_1_1PMU.html#af52d82a5efa0c123df726b49aabc9ceb" title="Event types supported by this PMU.">pmuEventTypes</a>.equal_range(ctr.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a4c43f0f9843e90e576f7279262e5f50a" title="Counter event ID.">eventId</a>));
<a name="l00425"></a>00425         <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = range.first; it != range.second; ++it) {
<a name="l00426"></a>00426             <span class="keyword">const</span> <a class="code" href="structArmISA_1_1PMU_1_1EventType.html" title="Event type configuration.">EventType</a> &amp;<a class="code" href="namespaceMipsISA.html#a20563472e8485e8d8aa8fa6c0b1945e4">et</a>(it-&gt;second);
<a name="l00427"></a>00427 
<a name="l00428"></a>00428             <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(PMUVerbose, <span class="stringliteral">&quot;\tProbe: %s:%s\n&quot;</span>, et.<a class="code" href="structArmISA_1_1PMU_1_1EventType.html#ad38693ba74a8eaca4e4349c2767aeb8e" title="SimObject being measured by this probe.">obj</a>-&gt;<a class="code" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>(), et.<a class="code" href="structArmISA_1_1PMU_1_1EventType.html#a277e5504083cfe2b41167100e1d8d6a0" title="Probe name within obj.">name</a>);
<a name="l00429"></a>00429             ctr.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a83b3781d9af2533140072730b391f93c" title="Probe listeners driving this counter.">listeners</a>.emplace_back(et.<a class="code" href="structArmISA_1_1PMU_1_1EventType.html#a5573fbd6d22f6bee201c6c61b7bf3393" title="Create and attach a probe used to drive this event.">create</a>(*<span class="keyword">this</span>, <span class="keywordtype">id</span>));
<a name="l00430"></a>00430         }
<a name="l00431"></a>00431 
<a name="l00432"></a>00432         <span class="comment">/* The SW_INCR event type is a special case which doesn&apos;t need</span>
<a name="l00433"></a>00433 <span class="comment">         * any probes since it is controlled by software and the PMU</span>
<a name="l00434"></a>00434 <span class="comment">         * itself.</span>
<a name="l00435"></a>00435 <span class="comment">         */</span>
<a name="l00436"></a>00436         <span class="keywordflow">if</span> (ctr.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a83b3781d9af2533140072730b391f93c" title="Probe listeners driving this counter.">listeners</a>.empty() &amp;&amp; ctr.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a4c43f0f9843e90e576f7279262e5f50a" title="Counter event ID.">eventId</a> != <a class="code" href="classArmISA_1_1PMU.html#ae1cb5b3ddba978f4537d22b7e54657ca" title="ID of the software increment event.">ARCH_EVENT_SW_INCR</a>) {
<a name="l00437"></a>00437             <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Can&apos;t enable PMU counter of type &apos;0x%x&apos;: &quot;</span>
<a name="l00438"></a>00438                  <span class="stringliteral">&quot;No such event type.\n&quot;</span>, ctr.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a4c43f0f9843e90e576f7279262e5f50a" title="Counter event ID.">eventId</a>);
<a name="l00439"></a>00439         }
<a name="l00440"></a>00440     }
<a name="l00441"></a>00441 }
<a name="l00442"></a>00442 
<a name="l00443"></a>00443 
<a name="l00444"></a>00444 <span class="keywordtype">void</span>
<a name="l00445"></a><a class="code" href="classArmISA_1_1PMU.html#a7dc01b7582347f8ab8fb26705f48eb06">00445</a> <a class="code" href="classArmISA_1_1PMU.html#a7dc01b7582347f8ab8fb26705f48eb06" title="Reset all event counters excluding the cycle counter to zero.">PMU::resetEventCounts</a>()
<a name="l00446"></a>00446 {
<a name="l00447"></a>00447     <span class="keywordflow">for</span> (<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html" title="State of a counter within the PMU.">CounterState</a> &amp;ctr : <a class="code" href="classArmISA_1_1PMU.html#a8e18a8424aceeec7cad0faf63ebc148d" title="State of all general-purpose counters supported by PMU.">counters</a>)
<a name="l00448"></a>00448         ctr.value = 0;
<a name="l00449"></a>00449 }
<a name="l00450"></a>00450 
<a name="l00451"></a>00451 <span class="keywordtype">void</span>
<a name="l00452"></a><a class="code" href="classArmISA_1_1PMU.html#a9ecffe3dc1443686ac63209a6f3e6bdf">00452</a> <a class="code" href="classArmISA_1_1PMU.html#a9ecffe3dc1443686ac63209a6f3e6bdf" title="Set the value of a performance counter.">PMU::setCounterValue</a>(CounterId <span class="keywordtype">id</span>, uint64_t <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00453"></a>00453 {
<a name="l00454"></a>00454     <span class="keywordflow">if</span> (!<a class="code" href="classArmISA_1_1PMU.html#a0590deb02e9f9ec010e308bf68c50d49" title="Is this a valid counter ID?">isValidCounter</a>(<span class="keywordtype">id</span>)) {
<a name="l00455"></a>00455         <a class="code" href="base_2misc_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;Can&apos;t change counter value: Counter %i does not exist.\n&quot;</span>,
<a name="l00456"></a>00456                   <span class="keywordtype">id</span>);
<a name="l00457"></a>00457         <span class="keywordflow">return</span>;
<a name="l00458"></a>00458     }
<a name="l00459"></a>00459 
<a name="l00460"></a>00460     <a class="code" href="structArmISA_1_1PMU_1_1CounterState.html" title="State of a counter within the PMU.">CounterState</a> &amp;ctr(<a class="code" href="classArmISA_1_1PMU.html#a275780400c6ac28aa73f5bd88a07eb62" title="Return the state of a counter.">getCounter</a>(<span class="keywordtype">id</span>));
<a name="l00461"></a>00461     ctr.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a2ad25aa20d2f670a8d80cf5a315cb9aa" title="Current value of the counter.">value</a> = val;
<a name="l00462"></a>00462 }
<a name="l00463"></a>00463 
<a name="l00464"></a>00464 PMU::PMEVTYPER_t
<a name="l00465"></a><a class="code" href="classArmISA_1_1PMU.html#afaeeffa7a77401d051a6b73382533fe7">00465</a> <a class="code" href="classArmISA_1_1PMU.html#afaeeffa7a77401d051a6b73382533fe7" title="Get the type and filter settings of a counter (PMEVTYPER).">PMU::getCounterTypeRegister</a>(CounterId <span class="keywordtype">id</span>)<span class="keyword"> const</span>
<a name="l00466"></a>00466 <span class="keyword"></span>{
<a name="l00467"></a>00467     <span class="keywordflow">if</span> (!<a class="code" href="classArmISA_1_1PMU.html#a0590deb02e9f9ec010e308bf68c50d49" title="Is this a valid counter ID?">isValidCounter</a>(<span class="keywordtype">id</span>))
<a name="l00468"></a>00468         <span class="keywordflow">return</span> 0;
<a name="l00469"></a>00469 
<a name="l00470"></a>00470     <span class="keyword">const</span> <a class="code" href="structArmISA_1_1PMU_1_1CounterState.html" title="State of a counter within the PMU.">CounterState</a> &amp;cs(<a class="code" href="classArmISA_1_1PMU.html#a275780400c6ac28aa73f5bd88a07eb62" title="Return the state of a counter.">getCounter</a>(<span class="keywordtype">id</span>));
<a name="l00471"></a>00471     PMEVTYPER_t <a class="code" href="namespaceX86ISA.html#abd6d20afe8f06aa5708282b98f926658">type</a>(cs.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a69a8d546707693d1d7583fd3c7b2b33a" title="Filtering settings (evtCount is unused).">filter</a>);
<a name="l00472"></a>00472 
<a name="l00473"></a>00473     type.evtCount = cs.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a4c43f0f9843e90e576f7279262e5f50a" title="Counter event ID.">eventId</a>;
<a name="l00474"></a>00474 
<a name="l00475"></a>00475     <span class="keywordflow">return</span> type;
<a name="l00476"></a>00476 }
<a name="l00477"></a>00477 
<a name="l00478"></a>00478 <span class="keywordtype">void</span>
<a name="l00479"></a><a class="code" href="classArmISA_1_1PMU.html#a47c03e5195fe102afb0f2ce46ac4fd40">00479</a> <a class="code" href="classArmISA_1_1PMU.html#a47c03e5195fe102afb0f2ce46ac4fd40" title="Set the type and filter settings of a performance counter (PMEVTYPER).">PMU::setCounterTypeRegister</a>(CounterId <span class="keywordtype">id</span>, PMEVTYPER_t <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00480"></a>00480 {
<a name="l00481"></a>00481     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(PMUVerbose, <span class="stringliteral">&quot;Set Event [%d] = 0x%08x\n&quot;</span>, <span class="keywordtype">id</span>, val);
<a name="l00482"></a>00482     <span class="keywordflow">if</span> (!<a class="code" href="classArmISA_1_1PMU.html#a0590deb02e9f9ec010e308bf68c50d49" title="Is this a valid counter ID?">isValidCounter</a>(<span class="keywordtype">id</span>)) {
<a name="l00483"></a>00483         <a class="code" href="base_2misc_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;Can&apos;t change counter type: Counter %i does not exist.\n&quot;</span>,
<a name="l00484"></a>00484                   <span class="keywordtype">id</span>);
<a name="l00485"></a>00485         <span class="keywordflow">return</span>;
<a name="l00486"></a>00486     }
<a name="l00487"></a>00487 
<a name="l00488"></a>00488     <a class="code" href="structArmISA_1_1PMU_1_1CounterState.html" title="State of a counter within the PMU.">CounterState</a> &amp;ctr(<a class="code" href="classArmISA_1_1PMU.html#a275780400c6ac28aa73f5bd88a07eb62" title="Return the state of a counter.">getCounter</a>(<span class="keywordtype">id</span>));
<a name="l00489"></a>00489     <span class="keyword">const</span> <a class="code" href="classArmISA_1_1PMU.html#a58e46eb07e9aca2cb8acba9b9b3d58c0" title="Event type ID.">EventTypeId</a> old_event_id(ctr.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a4c43f0f9843e90e576f7279262e5f50a" title="Counter event ID.">eventId</a>);
<a name="l00490"></a>00490 
<a name="l00491"></a>00491     ctr.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a69a8d546707693d1d7583fd3c7b2b33a" title="Filtering settings (evtCount is unused).">filter</a> = val;
<a name="l00492"></a>00492 
<a name="l00493"></a>00493     <span class="comment">// If PMCCNTR Register, do not change event type. PMCCNTR can</span>
<a name="l00494"></a>00494     <span class="comment">// count processor cycles only. If we change the event type, we</span>
<a name="l00495"></a>00495     <span class="comment">// need to update the probes the counter is using.</span>
<a name="l00496"></a>00496     <span class="keywordflow">if</span> (<span class="keywordtype">id</span> != <a class="code" href="classArmISA_1_1PMU.html#aa16b48888e88df658589b9957a4ee21a" title="Cycle Count Register Number.">PMCCNTR</a> &amp;&amp; old_event_id != val.evtCount) {
<a name="l00497"></a>00497         ctr.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a4c43f0f9843e90e576f7279262e5f50a" title="Counter event ID.">eventId</a> = val.evtCount;
<a name="l00498"></a>00498         <a class="code" href="classArmISA_1_1PMU.html#a855ae2e5d5f71a0c0932d1cb06643a21" title="Depending on counter configuration, add or remove the probes driving the counter...">updateCounter</a>(<a class="code" href="classArmISA_1_1PMU.html#a8d1aaa94f9e300e44c835da6d4dc1c37" title="Performance Monitor Selection Register.">reg_pmselr</a>.sel, ctr);
<a name="l00499"></a>00499     }
<a name="l00500"></a>00500 }
<a name="l00501"></a>00501 
<a name="l00502"></a>00502 <span class="keywordtype">void</span>
<a name="l00503"></a><a class="code" href="classArmISA_1_1PMU.html#ab1bfd5ced7e37f27372c71fb8ff2c9ee">00503</a> <a class="code" href="classArmISA_1_1PMU.html#ab1bfd5ced7e37f27372c71fb8ff2c9ee" title="Deliver a PMU interrupt to the GIC.">PMU::raiseInterrupt</a>()
<a name="l00504"></a>00504 {
<a name="l00505"></a>00505     <a class="code" href="classRealView.html">RealView</a> *rv(dynamic_cast&lt;RealView *&gt;(<a class="code" href="classArmISA_1_1PMU.html#ad3dce7abbb5fa175e1c6f802719a6b7e" title="Platform this device belongs to.">platform</a>));
<a name="l00506"></a>00506     <span class="keywordflow">if</span> (!rv || !rv-&gt;<a class="code" href="classRealView.html#a9af7b51a88d183c6452d3f7b0eef0cfe">gic</a>) {
<a name="l00507"></a>00507         <a class="code" href="base_2misc_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;ARM PMU: GIC missing, can&apos;t raise interrupt.\n&quot;</span>);
<a name="l00508"></a>00508         <span class="keywordflow">return</span>;
<a name="l00509"></a>00509     }
<a name="l00510"></a>00510 
<a name="l00511"></a>00511     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(PMUVerbose, <span class="stringliteral">&quot;Delivering PMU interrupt.\n&quot;</span>);
<a name="l00512"></a>00512     rv-&gt;<a class="code" href="classRealView.html#a9af7b51a88d183c6452d3f7b0eef0cfe">gic</a>-&gt;<a class="code" href="classBaseGic.html#a9f3e3273b9bb7b3b004d8702542f630e" title="Post an interrupt from a device that is connected to the GIC.">sendInt</a>(<a class="code" href="classArmISA_1_1PMU.html#ae9fc24f5f0a370f52cfacde8b0930e2a" title="Performance monitor interrupt number.">pmuInterrupt</a>);
<a name="l00513"></a>00513 }
<a name="l00514"></a>00514 
<a name="l00515"></a>00515 <span class="keywordtype">void</span>
<a name="l00516"></a><a class="code" href="classArmISA_1_1PMU.html#addf8f3547f77d81668db48e76119eb0e">00516</a> <a class="code" href="classArmISA_1_1PMU.html#addf8f3547f77d81668db48e76119eb0e">PMU::serialize</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>)
<a name="l00517"></a>00517 {
<a name="l00518"></a>00518     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCheckpoint.html">Checkpoint</a>, <span class="stringliteral">&quot;Serializing Arm PMU\n&quot;</span>);
<a name="l00519"></a>00519 
<a name="l00520"></a>00520     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1PMU.html#aacdb2df9a7bc2132c979a86906c63ec5" title="Performance Monitor Control Register.">reg_pmcr</a>);
<a name="l00521"></a>00521     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1PMU.html#aeee5f9b8b02e99973b4aea9aa840dac6" title="Performance Monitor Count Enable Register.">reg_pmcnten</a>);
<a name="l00522"></a>00522     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1PMU.html#a8d1aaa94f9e300e44c835da6d4dc1c37" title="Performance Monitor Selection Register.">reg_pmselr</a>);
<a name="l00523"></a>00523     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1PMU.html#a835be8ed0c3e2e3e5cd393e21c1a2ed2" title="Performance Monitor Interrupt Enable Register.">reg_pminten</a>);
<a name="l00524"></a>00524     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1PMU.html#a4c65110e725cf30cfe67d57338ae8ffc" title="Performance Monitor Overflow Status Register.">reg_pmovsr</a>);
<a name="l00525"></a>00525     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1PMU.html#aab5f5ad244b21cc4deddb7077eaa0012" title="Performance counter ID register.">reg_pmceid</a>);
<a name="l00526"></a>00526     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1PMU.html#a914c330efc1a6c86ea6def5f359aed93" title="Remainder part when the clock counter is divided by 64.">clock_remainder</a>);
<a name="l00527"></a>00527 
<a name="l00528"></a>00528     <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1PMU.html#a8e18a8424aceeec7cad0faf63ebc148d" title="State of all general-purpose counters supported by PMU.">counters</a>.size(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l00529"></a>00529         <a class="code" href="classSerializable.html#a23ac872f198ad03a95312016697de6b8">nameOut</a>(os, <a class="code" href="cprintf_8hh.html#a6d479f953c49f7538f6b4fac54cbf201">csprintf</a>(<span class="stringliteral">&quot;%s.counters.%i&quot;</span>, <a class="code" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>(), <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));
<a name="l00530"></a>00530         <a class="code" href="classArmISA_1_1PMU.html#a8e18a8424aceeec7cad0faf63ebc148d" title="State of all general-purpose counters supported by PMU.">counters</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].serialize(os);
<a name="l00531"></a>00531     }
<a name="l00532"></a>00532 
<a name="l00533"></a>00533     <a class="code" href="classSerializable.html#a23ac872f198ad03a95312016697de6b8">nameOut</a>(os, <a class="code" href="cprintf_8hh.html#a6d479f953c49f7538f6b4fac54cbf201">csprintf</a>(<span class="stringliteral">&quot;%s.cycleCounter&quot;</span>, <a class="code" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>()));
<a name="l00534"></a>00534     <a class="code" href="classArmISA_1_1PMU.html#a35f4c115cf2f0006bbaa90cbbd37281f" title="State of the cycle counter.">cycleCounter</a>.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a759f0b5ad1e03cf33937362591d39799">serialize</a>(os);
<a name="l00535"></a>00535 }
<a name="l00536"></a>00536 
<a name="l00537"></a>00537 <span class="keywordtype">void</span>
<a name="l00538"></a><a class="code" href="classArmISA_1_1PMU.html#a6ca2357e5b3dc1b16f72cb85a486ee54">00538</a> <a class="code" href="classArmISA_1_1PMU.html#a6ca2357e5b3dc1b16f72cb85a486ee54">PMU::unserialize</a>(<a class="code" href="classCheckpoint.html">Checkpoint</a> *cp, <span class="keyword">const</span> std::string &amp;section)
<a name="l00539"></a>00539 {
<a name="l00540"></a>00540     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCheckpoint.html">Checkpoint</a>, <span class="stringliteral">&quot;Unserializing Arm PMU\n&quot;</span>);
<a name="l00541"></a>00541 
<a name="l00542"></a>00542     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1PMU.html#aacdb2df9a7bc2132c979a86906c63ec5" title="Performance Monitor Control Register.">reg_pmcr</a>);
<a name="l00543"></a>00543     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1PMU.html#aeee5f9b8b02e99973b4aea9aa840dac6" title="Performance Monitor Count Enable Register.">reg_pmcnten</a>);
<a name="l00544"></a>00544     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1PMU.html#a8d1aaa94f9e300e44c835da6d4dc1c37" title="Performance Monitor Selection Register.">reg_pmselr</a>);
<a name="l00545"></a>00545     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1PMU.html#a835be8ed0c3e2e3e5cd393e21c1a2ed2" title="Performance Monitor Interrupt Enable Register.">reg_pminten</a>);
<a name="l00546"></a>00546     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1PMU.html#a4c65110e725cf30cfe67d57338ae8ffc" title="Performance Monitor Overflow Status Register.">reg_pmovsr</a>);
<a name="l00547"></a>00547     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1PMU.html#aab5f5ad244b21cc4deddb7077eaa0012" title="Performance counter ID register.">reg_pmceid</a>);
<a name="l00548"></a>00548     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1PMU.html#a914c330efc1a6c86ea6def5f359aed93" title="Remainder part when the clock counter is divided by 64.">clock_remainder</a>);
<a name="l00549"></a>00549 
<a name="l00550"></a>00550     <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1PMU.html#a8e18a8424aceeec7cad0faf63ebc148d" title="State of all general-purpose counters supported by PMU.">counters</a>.size(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)
<a name="l00551"></a>00551         <a class="code" href="classArmISA_1_1PMU.html#a8e18a8424aceeec7cad0faf63ebc148d" title="State of all general-purpose counters supported by PMU.">counters</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].<a class="code" href="classArmISA_1_1PMU.html#a6ca2357e5b3dc1b16f72cb85a486ee54">unserialize</a>(cp, <a class="code" href="cprintf_8hh.html#a6d479f953c49f7538f6b4fac54cbf201">csprintf</a>(<span class="stringliteral">&quot;%s.counters.%i&quot;</span>, section, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));
<a name="l00552"></a>00552 
<a name="l00553"></a>00553     <a class="code" href="classArmISA_1_1PMU.html#a35f4c115cf2f0006bbaa90cbbd37281f" title="State of the cycle counter.">cycleCounter</a>.<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a992f74dbc91d810f14818620f0180839">unserialize</a>(cp, <a class="code" href="cprintf_8hh.html#a6d479f953c49f7538f6b4fac54cbf201">csprintf</a>(<span class="stringliteral">&quot;%s.cycleCounter&quot;</span>, section));
<a name="l00554"></a>00554 }
<a name="l00555"></a>00555 
<a name="l00556"></a>00556 <span class="keywordtype">void</span>
<a name="l00557"></a><a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a759f0b5ad1e03cf33937362591d39799">00557</a> <a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a759f0b5ad1e03cf33937362591d39799">PMU::CounterState::serialize</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>)
<a name="l00558"></a>00558 {
<a name="l00559"></a>00559     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a4c43f0f9843e90e576f7279262e5f50a" title="Counter event ID.">eventId</a>);
<a name="l00560"></a>00560     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a2ad25aa20d2f670a8d80cf5a315cb9aa" title="Current value of the counter.">value</a>);
<a name="l00561"></a>00561     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#ad928a7bf68d41fabc00391ccb025fbcd" title="Is the counter enabled?">enabled</a>);
<a name="l00562"></a>00562     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#af3009aa201f86e332f2e488cb287f532" title="Is this a 64-bit counter?">overflow64</a>);
<a name="l00563"></a>00563 }
<a name="l00564"></a>00564 
<a name="l00565"></a>00565 <span class="keywordtype">void</span>
<a name="l00566"></a><a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a992f74dbc91d810f14818620f0180839">00566</a> <a class="code" href="classArmISA_1_1PMU.html#a6ca2357e5b3dc1b16f72cb85a486ee54">PMU::CounterState::unserialize</a>(<a class="code" href="classCheckpoint.html">Checkpoint</a> *cp, <span class="keyword">const</span> std::string &amp;section)
<a name="l00567"></a>00567 {
<a name="l00568"></a>00568     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a4c43f0f9843e90e576f7279262e5f50a" title="Counter event ID.">eventId</a>);
<a name="l00569"></a>00569     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a2ad25aa20d2f670a8d80cf5a315cb9aa" title="Current value of the counter.">value</a>);
<a name="l00570"></a>00570     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#ad928a7bf68d41fabc00391ccb025fbcd" title="Is the counter enabled?">enabled</a>);
<a name="l00571"></a>00571     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#af3009aa201f86e332f2e488cb287f532" title="Is this a 64-bit counter?">overflow64</a>);
<a name="l00572"></a>00572 }
<a name="l00573"></a>00573 
<a name="l00574"></a>00574 <span class="keywordtype">bool</span>
<a name="l00575"></a><a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a92618a13657e4b109f085bb5ad6d3126">00575</a> <a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a92618a13657e4b109f085bb5ad6d3126" title="Add an event count to the counter and check for overflow.">PMU::CounterState::add</a>(uint64_t delta)
<a name="l00576"></a>00576 {
<a name="l00577"></a>00577     <span class="keyword">const</span> uint64_t msb(1<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a> &lt;&lt; (<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#af3009aa201f86e332f2e488cb287f532" title="Is this a 64-bit counter?">overflow64</a> ? 63 : 31));
<a name="l00578"></a>00578     <span class="keyword">const</span> uint64_t old_value(<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a2ad25aa20d2f670a8d80cf5a315cb9aa" title="Current value of the counter.">value</a>);
<a name="l00579"></a>00579 
<a name="l00580"></a>00580     assert(delta &gt; 0);
<a name="l00581"></a>00581 
<a name="l00582"></a>00582     <a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a2ad25aa20d2f670a8d80cf5a315cb9aa" title="Current value of the counter.">value</a> += delta;
<a name="l00583"></a>00583 
<a name="l00584"></a>00584     <span class="comment">// Overflow if the msb goes from 1 to 0</span>
<a name="l00585"></a>00585     <span class="keywordflow">return</span> (old_value &amp; msb) &amp;&amp; !(<a class="code" href="structArmISA_1_1PMU_1_1CounterState.html#a2ad25aa20d2f670a8d80cf5a315cb9aa" title="Current value of the counter.">value</a> &amp; msb);
<a name="l00586"></a>00586 }
<a name="l00587"></a>00587 
<a name="l00588"></a>00588 } <span class="comment">// namespace ArmISA</span>
<a name="l00589"></a>00589 
<a name="l00590"></a>00590 <a class="code" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">ArmISA::PMU</a> *
<a name="l00591"></a>00591 ArmPMUParams::create()
<a name="l00592"></a>00592 {
<a name="l00593"></a>00593     <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1PMU.html#a9f2126373885cf3f9753b38c2c7c22b4">ArmISA::PMU</a>(<span class="keyword">this</span>);
<a name="l00594"></a>00594 }
</pre></div></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:07 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
