set ::env(PROJECT_NAME) plb2wbbridge
set ::env(DESIGN_TOP) plb2wb_bridge
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/plb2wbbridge/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/plb2wbbridge/rtl/plb2wb_bridge.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
