abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c880.blif
Line 12: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 13: Skipping line ".default_output_required 0.00 0.00 ".
Line 14: Skipping line ".default_input_drive 0.10 0.10 ".
Line 15: Skipping line ".default_output_load 2.00 ".
Line 16: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc880                          :[0m i/o =   60/   26  lat =    0  nd =   224  edge =    542  area =585.00  delay =24.90  lev = 18
--------------- round 1 ---------------
seed = 2531465778
maxLevel = 999999
n155 is replaced by one with estimated error 0.00071
error = 0.00071
area = 577
delay = 24.9
#gates = 223
output circuit appNtk/c880_1_0.00071_577_24.9.blif
time = 3070588 us
--------------- round 2 ---------------
seed = 2531465778
maxLevel = 999999
n235 is replaced by one with estimated error 0.00071
error = 0.00071
area = 575
delay = 24.9
#gates = 222
output circuit appNtk/c880_2_0.00071_575_24.9.blif
time = 5540045 us
--------------- round 3 ---------------
seed = 2531465778
maxLevel = 999999
n189 is replaced by zero with estimated error 0.00071
error = 0.00071
area = 574
delay = 24.9
#gates = 221
output circuit appNtk/c880_3_0.00071_574_24.9.blif
time = 7218190 us
--------------- round 4 ---------------
seed = 2531465778
maxLevel = 999999
n159 is replaced by one with estimated error 0.00296
error = 0.00296
area = 568
delay = 24.9
#gates = 218
output circuit appNtk/c880_4_0.00296_568_24.9.blif
time = 8568922 us
--------------- round 5 ---------------
seed = 2531465778
maxLevel = 999999
n244 is replaced by one with estimated error 0.00468
error = 0.00468
area = 559
delay = 24.9
#gates = 214
output circuit appNtk/c880_5_0.00468_559_24.9.blif
time = 10382076 us
--------------- round 6 ---------------
seed = 2531465778
maxLevel = 999999
n167 is replaced by one with estimated error 0.01449
error = 0.01449
area = 551
delay = 23.9
#gates = 212
output circuit appNtk/c880_6_0.01449_551_23.9.blif
time = 12586657 us
--------------- round 7 ---------------
seed = 2531465778
maxLevel = 999999
n164 is replaced by zero with estimated error 0.02007
error = 0.02007
area = 547
delay = 23.1
#gates = 210
output circuit appNtk/c880_7_0.02007_547_23.1.blif
time = 14409025 us
--------------- round 8 ---------------
seed = 2531465778
maxLevel = 999999
n117 is replaced by zero with estimated error 0.02712
error = 0.02712
area = 542
delay = 23.1
#gates = 208
output circuit appNtk/c880_8_0.02712_542_23.1.blif
time = 16249256 us
--------------- round 9 ---------------
seed = 2531465778
maxLevel = 999999
n115 is replaced by zero with estimated error 0.03835
error = 0.03835
area = 534
delay = 23.1
#gates = 205
output circuit appNtk/c880_9_0.03835_534_23.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 17708080 us
--------------- round 10 ---------------
seed = 2531465778
maxLevel = 999999
n206 is replaced by one with estimated error 0.0437
error = 0.0437
area = 531
delay = 23.1
#gates = 204
output circuit appNtk/c880_10_0.0437_531_23.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 18620003 us
--------------- round 11 ---------------
seed = 2531465778
maxLevel = 999999
n104 is replaced by n102 with estimated error 0.04963
error = 0.04963
area = 528
delay = 23.1
#gates = 202
output circuit appNtk/c880_11_0.04963_528_23.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 19603806 us
--------------- round 12 ---------------
seed = 2531465778
maxLevel = 999999
n110 is replaced by one with estimated error 0.04963
error = 0.04963
area = 525
delay = 23.1
#gates = 201
output circuit appNtk/c880_12_0.04963_525_23.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 20795115 us
--------------- round 13 ---------------
seed = 2531465778
maxLevel = 999999
exceed error bound
