# MapacheSail

**Educational RISC-V Assembly Debugger with SPIM-like Interface**

MapacheSail is an interactive debugger for RISC-V assembly programs, built on the official Sail formal specification. It provides a SPIM-like debugging experience with enhanced features for students learning computer architecture.

> **Note:** This project will be renamed to **MapacheSim** soon to reflect its ISA-agnostic nature.

---

## âš¡ Quick Start (5 minutes!)

```bash
# Clone and setup
git clone --recursive https://github.com/your-org/MapacheSail.git
cd MapacheSail
./scripts/setup.sh  # One-command setup (coming soon)

# Or manual install
cd sail-riscv && ./build_simulators.sh && cd ..
cd libsailsim/build && cmake .. && make && cd ../..
pip3 install -e .

# Start debugging!
mapachesail
(mapachesail) load examples/fibonacci/fibonacci
(mapachesail) break main
(mapachesail) run
(mapachesail) step
```

**ğŸ‘‰ [Full Quick Start Guide](docs/user/quick-start.md)** - Get started in 5 minutes!

---

## âœ¨ Features

### For Students ğŸ“

- **Enhanced Step Display** - See instructions, bytes, and disassembly
  ```
  [0x80000000] <main>  0x9302a000  addi x5, x0, 0xa
  Register changes:
    x5  (  t0) : 0x0000000000000000 â†’ 0x000000000000000a  â˜…
  ```

- **Symbol Table Support** - Use function names instead of addresses
  ```
  (mapachesail) break fibonacci    # Set breakpoint by name
  (mapachesail) info symbols       # List all functions
  ```

- **Automatic Register Tracking** - See what changed after each step
  ```
  Register changes:
    x10 (  a0) : 0x0000000000000005 â†’ 0x0000000000000008  â˜…
  ```

- **SPIM-like Commands** - Familiar interface for MIPS students
  - `load`, `step`, `run`, `break`, `continue`
  - `regs`, `mem`, `disasm`, `info`
  - Short aliases: `s`, `r`, `b`, `c`, `d`

### For Developers ğŸ› ï¸

- **ISA-Agnostic Design** - Ready to support ARM, CHERI, and more
- **Formal Specification** - Built on Sail's proven formal models
- **Extensible Architecture** - Clean APIs for adding features
- **Comprehensive Tests** - 78 tests, 100% passing

---

## ğŸ“š Documentation

### For Users
- **[Quick Start Guide](docs/user/quick-start.md)** â­ - Get started in 5 minutes
- **[Console Guide](docs/user/console-guide.md)** - Complete command reference
- **[Examples Guide](examples/README.md)** - Learn from example programs

### For Developers
- **[Architecture Overview](docs/developer/architecture.md)** - System design
- **[Multi-ISA Strategy](docs/developer/multi-isa.md)** - How we support multiple ISAs
- **[Testing Guide](docs/developer/testing.md)** - Testing practices

### Design & History
- **[Implementation Plan](docs/design/implementation-plan.md)** - Project roadmap
- **[SPIM Comparison](docs/design/spim-comparison.md)** - Feature comparison
- **[Enhancement History](docs/design/enhancement-history.md)** - What we built

ğŸ“– **[Documentation Index](docs/README.md)** - Browse all documentation

---

## ğŸ¯ What Makes This Special?

### Built on Formal Specifications

MapacheSail uses the [Sail RISC-V](https://github.com/riscv/sail-riscv) formal specification - the official model adopted by RISC-V International. This means:

- âœ… **Proven Correct** - Formally verified ISA semantics
- âœ… **Complete** - All extensions (M, A, F, D, C, V, etc.)
- âœ… **Up-to-date** - Maintained by ISA experts
- âœ… **Educational** - Teaches formal methods alongside assembly

### ISA-Agnostic Architecture

The core library is completely ISA-agnostic, making it easy to add new architectures:

```
MapacheSail/
â”œâ”€â”€ libsailsim/          # ISA-agnostic core
â”œâ”€â”€ sail-riscv/          # RISC-V backend (current)
â”œâ”€â”€ sail-arm/            # ARM backend (future)
â””â”€â”€ sail-cheri/          # CHERI backend (future)
```

**Adding a new ISA?** Just add the Sail backend submodule - zero core code changes needed!

### Student-Friendly Design

Inspired by SPIM, designed for education:

- **Clear output** - See exactly what changed
- **Symbolic debugging** - Use function names
- **Helpful errors** - Understand what went wrong
- **Progressive complexity** - Start simple, add features as needed

---

## ğŸš€ Installation

### Prerequisites

- **Python 3.8+** (`python3 --version`)
- **CMake 3.10+** (`cmake --version`)
- **C++ compiler** (GCC or Clang)
- **RISC-V toolchain** (for compiling examples)

### Quick Install

```bash
# Clone with submodules
git clone --recursive https://github.com/your-org/MapacheSail.git
cd MapacheSail

# Build Sail backend
cd sail-riscv
./build_simulators.sh
cd ..

# Build C library
cd libsailsim/build
cmake ..
make
cd ../..

# Install Python package
pip3 install -e .

# Verify
mapachesail --version
```

**Need help?** See the [Quick Start Guide](docs/user/quick-start.md) for detailed instructions.

---

## ğŸ“– Example Session

```
$ mapachesail
Welcome to MapacheSail. Type help or ? to list commands.

(mapachesail) load examples/fibonacci/fibonacci
âœ“ Loaded examples/fibonacci/fibonacci
Entry point: 0x0000000080000000

(mapachesail) info symbols
Symbols (22 total):
  0x80000000  _start
  0x80000030  main
  0x80000038  fibonacci
  ...

(mapachesail) break main
Breakpoint set at main (0x80000030)

(mapachesail) run
Breakpoint hit at main (0x80000030)

(mapachesail) step
[0x80000030] <main>  0x13050005  addi x10, x0, 0x5
Register changes:
  x10 (  a0) : 0x0000000000000000 â†’ 0x0000000000000005  â˜…

(mapachesail) regs
x0  (zero) = 0x0000000000000000  x1  (  ra) = 0x0000000000000000
x2  (  sp) = 0x0000000083f00000  x3  (  gp) = 0x0000000000000000
...
x10 (  a0) = 0x0000000000000005  ...

(mapachesail) continue
Program halted after 42 instructions

(mapachesail) quit
Goodbye!
```

---

## ğŸ§ª Testing

```bash
# Run all tests
python3 tests/test_console_working.py      # Console tests (24 tests)
python3 tests/test_disasm_comprehensive.py # Disassembly tests (30 tests)
python3 tests/test_symbols.py              # Symbol tests (24 tests)

# All 78 tests passing! âœ…
```

---

## ğŸ“ Project Structure

```
MapacheSail/
â”œâ”€â”€ docs/                    # ğŸ“š All documentation
â”‚   â”œâ”€â”€ user/               # User guides
â”‚   â”œâ”€â”€ developer/          # Developer docs
â”‚   â”œâ”€â”€ design/             # Design documents
â”‚   â””â”€â”€ history/            # Historical records
â”œâ”€â”€ libsailsim/             # ğŸ”§ C library (ISA-agnostic)
â”œâ”€â”€ mapachesail/            # ğŸ Python bindings & console
â”œâ”€â”€ sail-riscv/             # ğŸ›ï¸ RISC-V backend (submodule)
â”œâ”€â”€ examples/               # ğŸ“– Example programs
â”œâ”€â”€ tests/                  # âœ… Test suite
â””â”€â”€ scripts/                # ğŸ› ï¸ Build & utility scripts
```

---

## ğŸ›£ï¸ Roadmap

### Current (Phase 1-5: POC Complete) âœ…
- [x] POC 1: C wrapper library (libsailsim)
- [x] POC 2: Python bindings
- [x] POC 3: Interactive console
- [x] POC 4: Register & memory inspection
- [x] POC 5: Disassembly support
- [x] Enhanced step display
- [x] Register change tracking
- [x] Symbol table support

### Near-term
- [ ] Documentation consolidation
- [ ] Multi-ISA structure
- [ ] Project rename (MapacheSail â†’ MapacheSim)
- [ ] One-command setup script
- [ ] C++ console foundation

### Future
- [ ] ARM backend support
- [ ] CHERI backend support
- [ ] Watchpoints & conditional breakpoints
- [ ] Call stack / backtrace
- [ ] TUI interface with panels
- [ ] Performance optimizations

---

## ğŸ¤ Contributing

We welcome contributions! Here's how to help:

1. **Try it out** - Use it for teaching or learning
2. **Report bugs** - Open issues with reproduction steps
3. **Suggest features** - Tell us what students need
4. **Add examples** - Share educational programs
5. **Improve docs** - Help others understand
6. **Add backends** - Support new ISAs

See [CONTRIBUTING.md](CONTRIBUTING.md) (coming soon) for guidelines.

---

## ğŸ“„ License

- **Sail RISC-V** - BSD 2-Clause License
- **MapacheSail** - [Your License Here]
- **Examples** - Educational use

---

## ğŸ™ Acknowledgments

- **Sail RISC-V Team** - Prashanth Mundkur, Peter Sewell, and contributors
- **RISC-V International** - For adopting Sail as the formal specification
- **Sail Language** - Kathyrn Gray, Gabriel Kerneis, and the Sail team
- **SPIM** - James Larus, for inspiring the interface

---

## ğŸ“¬ Contact

- **Issues**: [GitHub Issues](https://github.com/your-org/MapacheSail/issues)
- **Discussions**: [GitHub Discussions](https://github.com/your-org/MapacheSail/discussions)
- **Email**: [your-email@example.com]

---

**ğŸ‰ Ready to debug some RISC-V assembly?**

ğŸ‘‰ [Get Started in 5 Minutes](docs/user/quick-start.md)
