

================================================================
== Vitis HLS Report for 'initializeArrays'
================================================================
* Date:           Thu Aug  1 23:31:41 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.075 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2926|     2926|  8.778 us|  8.778 us|  2926|  2926|     none|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- initArraysSPloop1_initArraysSPloop2_initArraysSPloop3  |     2561|     2561|         3|          1|          1|  2560|       yes|
        |- initArraysPPloop1_initArraysPPloop3_initArraysPPloop4  |      361|      361|         3|          1|          1|   360|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      510|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      220|    -|
|Register             |        -|     -|      129|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      129|      730|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln601_1_fu_258_p2     |         +|   0|  0|  19|          12|           1|
    |add_ln601_fu_270_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln605_1_fu_350_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln605_fu_316_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln611_fu_344_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln616_1_fu_383_p2     |         +|   0|  0|  18|           8|           8|
    |add_ln616_2_fu_400_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln616_fu_374_p2       |         +|   0|  0|  18|           8|           8|
    |add_ln622_1_fu_410_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln622_fu_422_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln626_1_fu_580_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln626_fu_480_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln632_1_fu_566_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln632_fu_526_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln638_fu_560_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln643_1_fu_617_p2     |         +|   0|  0|  18|           5|           5|
    |add_ln643_2_fu_638_p2     |         +|   0|  0|  70|          63|          63|
    |add_ln643_3_fu_677_p2     |         +|   0|  0|  18|           9|           9|
    |add_ln643_fu_608_p2       |         +|   0|  0|  18|           5|           5|
    |sub_ln643_fu_668_p2       |         -|   0|  0|  18|           9|           9|
    |and_ln601_fu_310_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln622_1_fu_474_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln622_fu_462_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln626_fu_520_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln601_fu_264_p2      |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln605_fu_276_p2      |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln611_fu_304_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln622_fu_416_p2      |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln626_fu_428_p2      |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln632_fu_468_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln638_fu_456_p2      |      icmp|   0|  0|   8|           3|           3|
    |or_ln605_fu_322_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln626_1_fu_514_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln626_fu_486_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln632_1_fu_538_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln632_fu_532_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln601_1_fu_290_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln601_fu_282_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln605_1_fu_336_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln605_2_fu_356_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln605_fu_328_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln622_1_fu_442_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln622_fu_434_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln626_1_fu_500_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln626_2_fu_586_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln626_fu_492_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln632_1_fu_552_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln632_2_fu_572_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln632_fu_544_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1   |       xor|   0|  0|   2|           2|           1|
    |xor_ln601_fu_298_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln622_fu_450_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln626_fu_508_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 510|         269|         226|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_1_reg_192                   |   9|          2|    2|          4|
    |a_reg_137                     |   9|          2|    6|         12|
    |ap_NS_fsm                     |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_a_1_phi_fu_196_p4  |   9|          2|    2|          4|
    |ap_phi_mux_a_phi_fu_141_p4    |   9|          2|    6|         12|
    |ap_phi_mux_b_3_phi_fu_218_p4  |   9|          2|    3|          6|
    |ap_phi_mux_b_phi_fu_163_p4    |   9|          2|    3|          6|
    |ap_phi_mux_c_3_phi_fu_240_p4  |   9|          2|    3|          6|
    |b_3_reg_214                   |   9|          2|    3|          6|
    |b_reg_159                     |   9|          2|    3|          6|
    |c_3_reg_236                   |   9|          2|    3|          6|
    |c_reg_170                     |   9|          2|    5|         10|
    |d_reg_247                     |   9|          2|    3|          6|
    |indvar_flatten13_reg_126      |   9|          2|   12|         24|
    |indvar_flatten21_reg_225      |   9|          2|    6|         12|
    |indvar_flatten35_reg_203      |   9|          2|    8|         16|
    |indvar_flatten59_reg_181      |   9|          2|    9|         18|
    |indvar_flatten_reg_148        |   9|          2|    8|         16|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 220|         48|   90|        184|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_1_reg_192                       |   2|   0|    2|          0|
    |a_reg_137                         |   6|   0|    6|          0|
    |add_ln616_2_reg_724               |  12|   0|   12|          0|
    |add_ln643_3_reg_777               |   9|   0|    9|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |   1|   0|    1|          0|
    |b_3_reg_214                       |   3|   0|    3|          0|
    |b_reg_159                         |   3|   0|    3|          0|
    |c_3_reg_236                       |   3|   0|    3|          0|
    |c_reg_170                         |   5|   0|    5|          0|
    |d_reg_247                         |   3|   0|    3|          0|
    |icmp_ln601_reg_692                |   1|   0|    1|          0|
    |icmp_ln601_reg_692_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln622_reg_734                |   1|   0|    1|          0|
    |icmp_ln622_reg_734_pp1_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten13_reg_126          |  12|   0|   12|          0|
    |indvar_flatten21_reg_225          |   6|   0|    6|          0|
    |indvar_flatten35_reg_203          |   8|   0|    8|          0|
    |indvar_flatten59_reg_181          |   9|   0|    9|          0|
    |indvar_flatten_reg_148            |   8|   0|    8|          0|
    |select_ln601_1_reg_696            |   6|   0|    6|          0|
    |select_ln605_1_reg_708            |   3|   0|    3|          0|
    |select_ln605_reg_703              |   5|   0|    5|          0|
    |select_ln622_1_reg_738            |   2|   0|    2|          0|
    |select_ln626_1_reg_745            |   3|   0|    3|          0|
    |select_ln632_1_reg_756            |   3|   0|    3|          0|
    |select_ln632_reg_751              |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 129|   0|  129|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|patches_superpoints_address0  |  out|   12|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_ce0       |  out|    1|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_we0       |  out|    1|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_d0        |  out|   64|   ap_memory|  patches_superpoints|         array|
|patches_parameters_address0   |  out|    9|   ap_memory|   patches_parameters|         array|
|patches_parameters_ce0        |  out|    1|   ap_memory|   patches_parameters|         array|
|patches_parameters_we0        |  out|    1|   ap_memory|   patches_parameters|         array|
|patches_parameters_d0         |  out|   32|   ap_memory|   patches_parameters|         array|
+------------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 3, States = { 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 9 7 
7 --> 8 
8 --> 6 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%br_ln601 = br void" [patchMaker.cpp:601]   --->   Operation 10 'br' 'br_ln601' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.74>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i12 0, void, i12 %add_ln601_1, void %.split12" [patchMaker.cpp:601]   --->   Operation 11 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%a = phi i6 0, void, i6 %select_ln601_1, void %.split12" [patchMaker.cpp:601]   --->   Operation 12 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void, i8 %select_ln605_2, void %.split12" [patchMaker.cpp:605]   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%b = phi i3 0, void, i3 %select_ln605_1, void %.split12" [patchMaker.cpp:605]   --->   Operation 14 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%c = phi i5 0, void, i5 %add_ln611, void %.split12" [patchMaker.cpp:611]   --->   Operation 15 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.74ns)   --->   "%add_ln601_1 = add i12 %indvar_flatten13, i12 1" [patchMaker.cpp:601]   --->   Operation 16 'add' 'add_ln601_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.62ns)   --->   "%icmp_ln601 = icmp_eq  i12 %indvar_flatten13, i12 2560" [patchMaker.cpp:601]   --->   Operation 18 'icmp' 'icmp_ln601' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln601 = br i1 %icmp_ln601, void %.split12, void %.preheader.preheader.preheader" [patchMaker.cpp:601]   --->   Operation 19 'br' 'br_ln601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.70ns)   --->   "%add_ln601 = add i6 %a, i6 1" [patchMaker.cpp:601]   --->   Operation 20 'add' 'add_ln601' <Predicate = (!icmp_ln601)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.58ns)   --->   "%icmp_ln605 = icmp_eq  i8 %indvar_flatten, i8 80" [patchMaker.cpp:605]   --->   Operation 21 'icmp' 'icmp_ln605' <Predicate = (!icmp_ln601)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.27ns)   --->   "%select_ln601 = select i1 %icmp_ln605, i3 0, i3 %b" [patchMaker.cpp:601]   --->   Operation 22 'select' 'select_ln601' <Predicate = (!icmp_ln601)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.29ns)   --->   "%select_ln601_1 = select i1 %icmp_ln605, i6 %add_ln601, i6 %a" [patchMaker.cpp:601]   --->   Operation 23 'select' 'select_ln601_1' <Predicate = (!icmp_ln601)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln601)   --->   "%xor_ln601 = xor i1 %icmp_ln605, i1 1" [patchMaker.cpp:601]   --->   Operation 24 'xor' 'xor_ln601' <Predicate = (!icmp_ln601)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.63ns)   --->   "%icmp_ln611 = icmp_eq  i5 %c, i5 16" [patchMaker.cpp:611]   --->   Operation 25 'icmp' 'icmp_ln611' <Predicate = (!icmp_ln601)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln601 = and i1 %icmp_ln611, i1 %xor_ln601" [patchMaker.cpp:601]   --->   Operation 26 'and' 'and_ln601' <Predicate = (!icmp_ln601)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.57ns)   --->   "%add_ln605 = add i3 %select_ln601, i3 1" [patchMaker.cpp:605]   --->   Operation 27 'add' 'add_ln605' <Predicate = (!icmp_ln601)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln605)   --->   "%or_ln605 = or i1 %and_ln601, i1 %icmp_ln605" [patchMaker.cpp:605]   --->   Operation 28 'or' 'or_ln605' <Predicate = (!icmp_ln601)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln605 = select i1 %or_ln605, i5 0, i5 %c" [patchMaker.cpp:605]   --->   Operation 29 'select' 'select_ln605' <Predicate = (!icmp_ln601)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.27ns)   --->   "%select_ln605_1 = select i1 %and_ln601, i3 %add_ln605, i3 %select_ln601" [patchMaker.cpp:605]   --->   Operation 30 'select' 'select_ln605_1' <Predicate = (!icmp_ln601)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln611 = add i5 %select_ln605, i5 1" [patchMaker.cpp:611]   --->   Operation 31 'add' 'add_ln611' <Predicate = (!icmp_ln601)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.70ns)   --->   "%add_ln605_1 = add i8 %indvar_flatten, i8 1" [patchMaker.cpp:605]   --->   Operation 32 'add' 'add_ln605_1' <Predicate = (!icmp_ln601)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.30ns)   --->   "%select_ln605_2 = select i1 %icmp_ln605, i8 1, i8 %add_ln605_1" [patchMaker.cpp:605]   --->   Operation 33 'select' 'select_ln605_2' <Predicate = (!icmp_ln601)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln616 = zext i6 %select_ln601_1" [patchMaker.cpp:616]   --->   Operation 34 'zext' 'zext_ln616' <Predicate = (!icmp_ln601)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln601_1, i2 0" [patchMaker.cpp:616]   --->   Operation 35 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln601)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln616 = add i8 %tmp, i8 %zext_ln616" [patchMaker.cpp:616]   --->   Operation 36 'add' 'add_ln616' <Predicate = (!icmp_ln601)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln616_1 = zext i3 %select_ln605_1" [patchMaker.cpp:616]   --->   Operation 37 'zext' 'zext_ln616_1' <Predicate = (!icmp_ln601)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln616_1 = add i8 %add_ln616, i8 %zext_ln616_1" [patchMaker.cpp:616]   --->   Operation 38 'add' 'add_ln616_1' <Predicate = (!icmp_ln601)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_32_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln616_1, i4 0" [patchMaker.cpp:616]   --->   Operation 39 'bitconcatenate' 'tmp_32_cast' <Predicate = (!icmp_ln601)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln616_2 = zext i5 %select_ln605" [patchMaker.cpp:616]   --->   Operation 40 'zext' 'zext_ln616_2' <Predicate = (!icmp_ln601)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.74ns)   --->   "%add_ln616_2 = add i12 %tmp_32_cast, i12 %zext_ln616_2" [patchMaker.cpp:616]   --->   Operation 41 'add' 'add_ln616_2' <Predicate = (!icmp_ln601)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysSPloop1_initArraysSPloop2_initArraysSPloop3_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln601)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2560, i64 2560, i64 2560"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = (!icmp_ln601)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln601)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysSPloop2_initArraysSPloop3_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln601)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln601)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln616_3 = zext i12 %add_ln616_2" [patchMaker.cpp:616]   --->   Operation 47 'zext' 'zext_ln616_3' <Predicate = (!icmp_ln601)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln616_3" [patchMaker.cpp:616]   --->   Operation 48 'getelementptr' 'patches_superpoints_addr' <Predicate = (!icmp_ln601)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln611 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [patchMaker.cpp:611]   --->   Operation 49 'specloopname' 'specloopname_ln611' <Predicate = (!icmp_ln601)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.64ns)   --->   "%store_ln616 = store i64 0, i12 %patches_superpoints_addr" [patchMaker.cpp:616]   --->   Operation 50 'store' 'store_ln616' <Predicate = (!icmp_ln601)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = (!icmp_ln601)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.38>
ST_5 : Operation 52 [1/1] (0.38ns)   --->   "%br_ln622 = br void %.preheader.preheader" [patchMaker.cpp:622]   --->   Operation 52 'br' 'br_ln622' <Predicate = true> <Delay = 0.38>

State 6 <SV = 3> <Delay = 2.07>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i9 %add_ln622_1, void %.preheader, i9 0, void %.preheader.preheader.preheader" [patchMaker.cpp:622]   --->   Operation 53 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%a_1 = phi i2 %select_ln622_1, void %.preheader, i2 0, void %.preheader.preheader.preheader" [patchMaker.cpp:622]   --->   Operation 54 'phi' 'a_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten35 = phi i8 %select_ln626_2, void %.preheader, i8 0, void %.preheader.preheader.preheader" [patchMaker.cpp:626]   --->   Operation 55 'phi' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%b_3 = phi i3 %select_ln626_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:626]   --->   Operation 56 'phi' 'b_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i6 %select_ln632_2, void %.preheader, i6 0, void %.preheader.preheader.preheader" [patchMaker.cpp:632]   --->   Operation 57 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%c_3 = phi i3 %select_ln632_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:632]   --->   Operation 58 'phi' 'c_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%d = phi i3 %add_ln638, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:638]   --->   Operation 59 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.71ns)   --->   "%add_ln622_1 = add i9 %indvar_flatten59, i9 1" [patchMaker.cpp:622]   --->   Operation 60 'add' 'add_ln622_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 61 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.59ns)   --->   "%icmp_ln622 = icmp_eq  i9 %indvar_flatten59, i9 360" [patchMaker.cpp:622]   --->   Operation 62 'icmp' 'icmp_ln622' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln622 = br i1 %icmp_ln622, void %.preheader, void" [patchMaker.cpp:622]   --->   Operation 63 'br' 'br_ln622' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.43ns)   --->   "%add_ln622 = add i2 %a_1, i2 1" [patchMaker.cpp:622]   --->   Operation 64 'add' 'add_ln622' <Predicate = (!icmp_ln622)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.58ns)   --->   "%icmp_ln626 = icmp_eq  i8 %indvar_flatten35, i8 120" [patchMaker.cpp:626]   --->   Operation 65 'icmp' 'icmp_ln626' <Predicate = (!icmp_ln622)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.27ns)   --->   "%select_ln622 = select i1 %icmp_ln626, i3 0, i3 %b_3" [patchMaker.cpp:622]   --->   Operation 66 'select' 'select_ln622' <Predicate = (!icmp_ln622)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.27ns)   --->   "%select_ln622_1 = select i1 %icmp_ln626, i2 %add_ln622, i2 %a_1" [patchMaker.cpp:622]   --->   Operation 67 'select' 'select_ln622_1' <Predicate = (!icmp_ln622)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.12ns)   --->   "%xor_ln622 = xor i1 %icmp_ln626, i1 1" [patchMaker.cpp:622]   --->   Operation 68 'xor' 'xor_ln622' <Predicate = (!icmp_ln622)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.49ns)   --->   "%icmp_ln638 = icmp_eq  i3 %d, i3 6" [patchMaker.cpp:638]   --->   Operation 69 'icmp' 'icmp_ln638' <Predicate = (!icmp_ln622)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln626)   --->   "%and_ln622 = and i1 %icmp_ln638, i1 %xor_ln622" [patchMaker.cpp:622]   --->   Operation 70 'and' 'and_ln622' <Predicate = (!icmp_ln622)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.61ns)   --->   "%icmp_ln632 = icmp_eq  i6 %indvar_flatten21, i6 24" [patchMaker.cpp:632]   --->   Operation 71 'icmp' 'icmp_ln632' <Predicate = (!icmp_ln622)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.12ns)   --->   "%and_ln622_1 = and i1 %icmp_ln632, i1 %xor_ln622" [patchMaker.cpp:622]   --->   Operation 72 'and' 'and_ln622_1' <Predicate = (!icmp_ln622)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.57ns)   --->   "%add_ln626 = add i3 %select_ln622, i3 1" [patchMaker.cpp:626]   --->   Operation 73 'add' 'add_ln626' <Predicate = (!icmp_ln622)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.12ns)   --->   "%or_ln626 = or i1 %and_ln622_1, i1 %icmp_ln626" [patchMaker.cpp:626]   --->   Operation 74 'or' 'or_ln626' <Predicate = (!icmp_ln622)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.27ns)   --->   "%select_ln626 = select i1 %or_ln626, i3 0, i3 %c_3" [patchMaker.cpp:626]   --->   Operation 75 'select' 'select_ln626' <Predicate = (!icmp_ln622)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.27ns)   --->   "%select_ln626_1 = select i1 %and_ln622_1, i3 %add_ln626, i3 %select_ln622" [patchMaker.cpp:626]   --->   Operation 76 'select' 'select_ln626_1' <Predicate = (!icmp_ln622)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln626)   --->   "%xor_ln626 = xor i1 %icmp_ln632, i1 1" [patchMaker.cpp:626]   --->   Operation 77 'xor' 'xor_ln626' <Predicate = (!icmp_ln622)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln626)   --->   "%or_ln626_1 = or i1 %icmp_ln626, i1 %xor_ln626" [patchMaker.cpp:626]   --->   Operation 78 'or' 'or_ln626_1' <Predicate = (!icmp_ln622)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln626 = and i1 %and_ln622, i1 %or_ln626_1" [patchMaker.cpp:626]   --->   Operation 79 'and' 'and_ln626' <Predicate = (!icmp_ln622)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.57ns)   --->   "%add_ln632 = add i3 %select_ln626, i3 1" [patchMaker.cpp:632]   --->   Operation 80 'add' 'add_ln632' <Predicate = (!icmp_ln622)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln632)   --->   "%or_ln632 = or i1 %and_ln626, i1 %and_ln622_1" [patchMaker.cpp:632]   --->   Operation 81 'or' 'or_ln632' <Predicate = (!icmp_ln622)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln632)   --->   "%or_ln632_1 = or i1 %or_ln632, i1 %icmp_ln626" [patchMaker.cpp:632]   --->   Operation 82 'or' 'or_ln632_1' <Predicate = (!icmp_ln622)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln632 = select i1 %or_ln632_1, i3 0, i3 %d" [patchMaker.cpp:632]   --->   Operation 83 'select' 'select_ln632' <Predicate = (!icmp_ln622)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.27ns)   --->   "%select_ln632_1 = select i1 %and_ln626, i3 %add_ln632, i3 %select_ln626" [patchMaker.cpp:632]   --->   Operation 84 'select' 'select_ln632_1' <Predicate = (!icmp_ln622)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.57ns)   --->   "%add_ln638 = add i3 %select_ln632, i3 1" [patchMaker.cpp:638]   --->   Operation 85 'add' 'add_ln638' <Predicate = (!icmp_ln622)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.70ns)   --->   "%add_ln632_1 = add i6 %indvar_flatten21, i6 1" [patchMaker.cpp:632]   --->   Operation 86 'add' 'add_ln632_1' <Predicate = (!icmp_ln622)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.29ns)   --->   "%select_ln632_2 = select i1 %or_ln626, i6 1, i6 %add_ln632_1" [patchMaker.cpp:632]   --->   Operation 87 'select' 'select_ln632_2' <Predicate = (!icmp_ln622)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.70ns)   --->   "%add_ln626_1 = add i8 %indvar_flatten35, i8 1" [patchMaker.cpp:626]   --->   Operation 88 'add' 'add_ln626_1' <Predicate = (!icmp_ln622)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.30ns)   --->   "%select_ln626_2 = select i1 %icmp_ln626, i8 1, i8 %add_ln626_1" [patchMaker.cpp:626]   --->   Operation 89 'select' 'select_ln626_2' <Predicate = (!icmp_ln622)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 4> <Delay = 2.01>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln643 = zext i2 %select_ln622_1" [patchMaker.cpp:643]   --->   Operation 90 'zext' 'zext_ln643' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln622_1, i2 0" [patchMaker.cpp:643]   --->   Operation 91 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln643_1 = zext i4 %tmp_s" [patchMaker.cpp:643]   --->   Operation 92 'zext' 'zext_ln643_1' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln643 = add i5 %zext_ln643_1, i5 %zext_ln643" [patchMaker.cpp:643]   --->   Operation 93 'add' 'add_ln643' <Predicate = (!icmp_ln622)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln643_2 = zext i3 %select_ln626_1" [patchMaker.cpp:643]   --->   Operation 94 'zext' 'zext_ln643_2' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.49ns) (root node of TernaryAdder)   --->   "%add_ln643_1 = add i5 %add_ln643, i5 %zext_ln643_2" [patchMaker.cpp:643]   --->   Operation 95 'add' 'add_ln643_1' <Predicate = (!icmp_ln622)> <Delay = 0.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln643_1, i2 0" [patchMaker.cpp:632]   --->   Operation 96 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln632 = zext i7 %tmp_26" [patchMaker.cpp:632]   --->   Operation 97 'zext' 'zext_ln632' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln643_3 = zext i3 %select_ln632_1" [patchMaker.cpp:643]   --->   Operation 98 'zext' 'zext_ln643_3' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln643_2 = add i63 %zext_ln632, i63 %zext_ln643_3" [patchMaker.cpp:643]   --->   Operation 99 'add' 'add_ln643_2' <Predicate = (!icmp_ln622)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln643 = trunc i63 %add_ln643_2" [patchMaker.cpp:643]   --->   Operation 100 'trunc' 'trunc_ln643' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln643, i3 0" [patchMaker.cpp:643]   --->   Operation 101 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln643_1 = trunc i63 %add_ln643_2" [patchMaker.cpp:643]   --->   Operation 102 'trunc' 'trunc_ln643_1' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln643_1, i1 0" [patchMaker.cpp:643]   --->   Operation 103 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln643 = sub i9 %p_shl2_cast, i9 %p_shl3_cast" [patchMaker.cpp:643]   --->   Operation 104 'sub' 'sub_ln643' <Predicate = (!icmp_ln622)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln643_4 = zext i3 %select_ln632" [patchMaker.cpp:643]   --->   Operation 105 'zext' 'zext_ln643_4' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln643_3 = add i9 %sub_ln643, i9 %zext_ln643_4" [patchMaker.cpp:643]   --->   Operation 106 'add' 'add_ln643_3' <Predicate = (!icmp_ln622)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 8 <SV = 5> <Delay = 1.19>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysPPloop1_initArraysPPloop3_initArraysPPloop4_str"   --->   Operation 107 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%empty_81 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 360, i64 360, i64 360"   --->   Operation 108 'speclooptripcount' 'empty_81' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 109 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysPPloop2_initArraysPPloop3_initArraysPPloop4_str"   --->   Operation 110 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 111 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysPPloop3_initArraysPPloop4_str"   --->   Operation 112 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 113 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln643_5 = zext i9 %add_ln643_3" [patchMaker.cpp:643]   --->   Operation 114 'zext' 'zext_ln643_5' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln643_5" [patchMaker.cpp:643]   --->   Operation 115 'getelementptr' 'patches_parameters_addr' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln638 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [patchMaker.cpp:638]   --->   Operation 116 'specloopname' 'specloopname_ln638' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.19ns)   --->   "%store_ln643 = store i32 0, i9 %patches_parameters_addr" [patchMaker.cpp:643]   --->   Operation 117 'store' 'store_ln643' <Predicate = (!icmp_ln622)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!icmp_ln622)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln648 = ret" [patchMaker.cpp:648]   --->   Operation 119 'ret' 'ret_ln648' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ patches_superpoints]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patches_parameters]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln601                 (br               ) [ 0111100000]
indvar_flatten13         (phi              ) [ 0010000000]
a                        (phi              ) [ 0010000000]
indvar_flatten           (phi              ) [ 0010000000]
b                        (phi              ) [ 0010000000]
c                        (phi              ) [ 0010000000]
add_ln601_1              (add              ) [ 0111100000]
specpipeline_ln0         (specpipeline     ) [ 0000000000]
icmp_ln601               (icmp             ) [ 0011100000]
br_ln601                 (br               ) [ 0000000000]
add_ln601                (add              ) [ 0000000000]
icmp_ln605               (icmp             ) [ 0000000000]
select_ln601             (select           ) [ 0000000000]
select_ln601_1           (select           ) [ 0111100000]
xor_ln601                (xor              ) [ 0000000000]
icmp_ln611               (icmp             ) [ 0000000000]
and_ln601                (and              ) [ 0000000000]
add_ln605                (add              ) [ 0000000000]
or_ln605                 (or               ) [ 0000000000]
select_ln605             (select           ) [ 0011000000]
select_ln605_1           (select           ) [ 0111100000]
add_ln611                (add              ) [ 0111100000]
add_ln605_1              (add              ) [ 0000000000]
select_ln605_2           (select           ) [ 0111100000]
zext_ln616               (zext             ) [ 0000000000]
tmp                      (bitconcatenate   ) [ 0000000000]
add_ln616                (add              ) [ 0000000000]
zext_ln616_1             (zext             ) [ 0000000000]
add_ln616_1              (add              ) [ 0000000000]
tmp_32_cast              (bitconcatenate   ) [ 0000000000]
zext_ln616_2             (zext             ) [ 0000000000]
add_ln616_2              (add              ) [ 0010100000]
specloopname_ln0         (specloopname     ) [ 0000000000]
empty                    (speclooptripcount) [ 0000000000]
specpipeline_ln0         (specpipeline     ) [ 0000000000]
specloopname_ln0         (specloopname     ) [ 0000000000]
specpipeline_ln0         (specpipeline     ) [ 0000000000]
zext_ln616_3             (zext             ) [ 0000000000]
patches_superpoints_addr (getelementptr    ) [ 0000000000]
specloopname_ln611       (specloopname     ) [ 0000000000]
store_ln616              (store            ) [ 0000000000]
br_ln0                   (br               ) [ 0111100000]
br_ln622                 (br               ) [ 0000011110]
indvar_flatten59         (phi              ) [ 0000001000]
a_1                      (phi              ) [ 0000001000]
indvar_flatten35         (phi              ) [ 0000001000]
b_3                      (phi              ) [ 0000001000]
indvar_flatten21         (phi              ) [ 0000001000]
c_3                      (phi              ) [ 0000001000]
d                        (phi              ) [ 0000001000]
add_ln622_1              (add              ) [ 0000011110]
specpipeline_ln0         (specpipeline     ) [ 0000000000]
icmp_ln622               (icmp             ) [ 0000001110]
br_ln622                 (br               ) [ 0000000000]
add_ln622                (add              ) [ 0000000000]
icmp_ln626               (icmp             ) [ 0000000000]
select_ln622             (select           ) [ 0000000000]
select_ln622_1           (select           ) [ 0000011110]
xor_ln622                (xor              ) [ 0000000000]
icmp_ln638               (icmp             ) [ 0000000000]
and_ln622                (and              ) [ 0000000000]
icmp_ln632               (icmp             ) [ 0000000000]
and_ln622_1              (and              ) [ 0000000000]
add_ln626                (add              ) [ 0000000000]
or_ln626                 (or               ) [ 0000000000]
select_ln626             (select           ) [ 0000000000]
select_ln626_1           (select           ) [ 0000011110]
xor_ln626                (xor              ) [ 0000000000]
or_ln626_1               (or               ) [ 0000000000]
and_ln626                (and              ) [ 0000000000]
add_ln632                (add              ) [ 0000000000]
or_ln632                 (or               ) [ 0000000000]
or_ln632_1               (or               ) [ 0000000000]
select_ln632             (select           ) [ 0000001100]
select_ln632_1           (select           ) [ 0000011110]
add_ln638                (add              ) [ 0000011110]
add_ln632_1              (add              ) [ 0000000000]
select_ln632_2           (select           ) [ 0000011110]
add_ln626_1              (add              ) [ 0000000000]
select_ln626_2           (select           ) [ 0000011110]
zext_ln643               (zext             ) [ 0000000000]
tmp_s                    (bitconcatenate   ) [ 0000000000]
zext_ln643_1             (zext             ) [ 0000000000]
add_ln643                (add              ) [ 0000000000]
zext_ln643_2             (zext             ) [ 0000000000]
add_ln643_1              (add              ) [ 0000000000]
tmp_26                   (bitconcatenate   ) [ 0000000000]
zext_ln632               (zext             ) [ 0000000000]
zext_ln643_3             (zext             ) [ 0000000000]
add_ln643_2              (add              ) [ 0000000000]
trunc_ln643              (trunc            ) [ 0000000000]
p_shl2_cast              (bitconcatenate   ) [ 0000000000]
trunc_ln643_1            (trunc            ) [ 0000000000]
p_shl3_cast              (bitconcatenate   ) [ 0000000000]
sub_ln643                (sub              ) [ 0000000000]
zext_ln643_4             (zext             ) [ 0000000000]
add_ln643_3              (add              ) [ 0000001010]
specloopname_ln0         (specloopname     ) [ 0000000000]
empty_81                 (speclooptripcount) [ 0000000000]
specpipeline_ln0         (specpipeline     ) [ 0000000000]
specloopname_ln0         (specloopname     ) [ 0000000000]
specpipeline_ln0         (specpipeline     ) [ 0000000000]
specloopname_ln0         (specloopname     ) [ 0000000000]
specpipeline_ln0         (specpipeline     ) [ 0000000000]
zext_ln643_5             (zext             ) [ 0000000000]
patches_parameters_addr  (getelementptr    ) [ 0000000000]
specloopname_ln638       (specloopname     ) [ 0000000000]
store_ln643              (store            ) [ 0000000000]
br_ln0                   (br               ) [ 0000011110]
ret_ln648                (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="patches_superpoints">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="patches_parameters">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="initArraysSPloop1_initArraysSPloop2_initArraysSPloop3_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="initArraysSPloop2_initArraysSPloop3_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="initArraysPPloop1_initArraysPPloop3_initArraysPPloop4_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="initArraysPPloop2_initArraysPPloop3_initArraysPPloop4_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="initArraysPPloop3_initArraysPPloop4_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="patches_superpoints_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="12" slack="0"/>
<pin id="102" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_addr/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln616_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="12" slack="0"/>
<pin id="107" dir="0" index="1" bw="64" slack="0"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln616/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="patches_parameters_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="9" slack="0"/>
<pin id="116" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr/8 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln643_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="9" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln643/8 "/>
</bind>
</comp>

<comp id="126" class="1005" name="indvar_flatten13_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="1"/>
<pin id="128" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten13_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="12" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="a_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="1"/>
<pin id="139" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="a_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="indvar_flatten_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="1"/>
<pin id="150" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="indvar_flatten_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="b_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="1"/>
<pin id="161" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="b_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="3" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="c_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="1"/>
<pin id="172" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="c_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="indvar_flatten59_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="1"/>
<pin id="183" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten59 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="indvar_flatten59_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten59/6 "/>
</bind>
</comp>

<comp id="192" class="1005" name="a_1_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="1"/>
<pin id="194" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_1 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="a_1_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_1/6 "/>
</bind>
</comp>

<comp id="203" class="1005" name="indvar_flatten35_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="1"/>
<pin id="205" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten35 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="indvar_flatten35_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="1" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten35/6 "/>
</bind>
</comp>

<comp id="214" class="1005" name="b_3_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="1"/>
<pin id="216" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_3 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="b_3_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="1" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_3/6 "/>
</bind>
</comp>

<comp id="225" class="1005" name="indvar_flatten21_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="1"/>
<pin id="227" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="indvar_flatten21_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="1" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/6 "/>
</bind>
</comp>

<comp id="236" class="1005" name="c_3_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="1"/>
<pin id="238" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_3 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="c_3_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="1" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_3/6 "/>
</bind>
</comp>

<comp id="247" class="1005" name="d_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="1"/>
<pin id="249" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="d_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="0"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="1" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln601_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="12" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln601_1/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln601_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="12" slack="0"/>
<pin id="266" dir="0" index="1" bw="12" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln601/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln601_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln601/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln605_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln605/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="select_ln601_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="3" slack="0"/>
<pin id="285" dir="0" index="2" bw="3" slack="0"/>
<pin id="286" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln601/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln601_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="6" slack="0"/>
<pin id="293" dir="0" index="2" bw="6" slack="0"/>
<pin id="294" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln601_1/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="xor_ln601_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln601/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln611_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="0" index="1" bw="5" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln611/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="and_ln601_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln601/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln605_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln605/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="or_ln605_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln605/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln605_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="5" slack="0"/>
<pin id="331" dir="0" index="2" bw="5" slack="0"/>
<pin id="332" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln605/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_ln605_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="3" slack="0"/>
<pin id="339" dir="0" index="2" bw="3" slack="0"/>
<pin id="340" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln605_1/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln611_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln611/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln605_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln605_1/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="select_ln605_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="0" index="2" bw="8" slack="0"/>
<pin id="360" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln605_2/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln616_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="1"/>
<pin id="366" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="6" slack="1"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln616_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="6" slack="0"/>
<pin id="377" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln616/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln616_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="1"/>
<pin id="382" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616_1/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln616_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="3" slack="0"/>
<pin id="386" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln616_1/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_32_cast_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32_cast/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln616_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="1"/>
<pin id="399" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616_2/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln616_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="0"/>
<pin id="402" dir="0" index="1" bw="5" slack="0"/>
<pin id="403" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln616_2/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln616_3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="12" slack="1"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616_3/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln622_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="9" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln622_1/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="icmp_ln622_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="9" slack="0"/>
<pin id="418" dir="0" index="1" bw="9" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln622/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln622_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="2" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln622/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln626_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln626/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="select_ln622_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="3" slack="0"/>
<pin id="437" dir="0" index="2" bw="3" slack="0"/>
<pin id="438" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln622/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="select_ln622_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="2" slack="0"/>
<pin id="445" dir="0" index="2" bw="2" slack="0"/>
<pin id="446" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln622_1/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="xor_ln622_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln622/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln638_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="3" slack="0"/>
<pin id="458" dir="0" index="1" bw="3" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln638/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="and_ln622_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln622/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln632_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="0"/>
<pin id="470" dir="0" index="1" bw="6" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln632/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="and_ln622_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln622_1/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln626_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="3" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln626/6 "/>
</bind>
</comp>

<comp id="486" class="1004" name="or_ln626_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln626/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="select_ln626_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="3" slack="0"/>
<pin id="495" dir="0" index="2" bw="3" slack="0"/>
<pin id="496" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln626/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="select_ln626_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="3" slack="0"/>
<pin id="503" dir="0" index="2" bw="3" slack="0"/>
<pin id="504" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln626_1/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="xor_ln626_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln626/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="or_ln626_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln626_1/6 "/>
</bind>
</comp>

<comp id="520" class="1004" name="and_ln626_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln626/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln632_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="3" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln632/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="or_ln632_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln632/6 "/>
</bind>
</comp>

<comp id="538" class="1004" name="or_ln632_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln632_1/6 "/>
</bind>
</comp>

<comp id="544" class="1004" name="select_ln632_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="3" slack="0"/>
<pin id="547" dir="0" index="2" bw="3" slack="0"/>
<pin id="548" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln632/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="select_ln632_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="3" slack="0"/>
<pin id="555" dir="0" index="2" bw="3" slack="0"/>
<pin id="556" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln632_1/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln638_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="3" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln638/6 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln632_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="6" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln632_1/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="select_ln632_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="6" slack="0"/>
<pin id="575" dir="0" index="2" bw="6" slack="0"/>
<pin id="576" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln632_2/6 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln626_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln626_1/6 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln626_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="8" slack="0"/>
<pin id="589" dir="0" index="2" bw="8" slack="0"/>
<pin id="590" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln626_2/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln643_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="2" slack="1"/>
<pin id="596" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln643/7 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_s_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="0"/>
<pin id="599" dir="0" index="1" bw="2" slack="1"/>
<pin id="600" dir="0" index="2" bw="1" slack="0"/>
<pin id="601" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln643_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="0"/>
<pin id="606" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln643_1/7 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln643_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="4" slack="0"/>
<pin id="610" dir="0" index="1" bw="2" slack="0"/>
<pin id="611" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln643/7 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln643_2_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="3" slack="1"/>
<pin id="616" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln643_2/7 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln643_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="5" slack="0"/>
<pin id="619" dir="0" index="1" bw="3" slack="0"/>
<pin id="620" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln643_1/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_26_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="0"/>
<pin id="625" dir="0" index="1" bw="5" slack="0"/>
<pin id="626" dir="0" index="2" bw="1" slack="0"/>
<pin id="627" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/7 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln632_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="7" slack="0"/>
<pin id="633" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln632/7 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln643_3_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="3" slack="1"/>
<pin id="637" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln643_3/7 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln643_2_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="7" slack="0"/>
<pin id="640" dir="0" index="1" bw="3" slack="0"/>
<pin id="641" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln643_2/7 "/>
</bind>
</comp>

<comp id="644" class="1004" name="trunc_ln643_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="0"/>
<pin id="646" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln643/7 "/>
</bind>
</comp>

<comp id="648" class="1004" name="p_shl2_cast_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="9" slack="0"/>
<pin id="650" dir="0" index="1" bw="6" slack="0"/>
<pin id="651" dir="0" index="2" bw="1" slack="0"/>
<pin id="652" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/7 "/>
</bind>
</comp>

<comp id="656" class="1004" name="trunc_ln643_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="0"/>
<pin id="658" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln643_1/7 "/>
</bind>
</comp>

<comp id="660" class="1004" name="p_shl3_cast_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="9" slack="0"/>
<pin id="662" dir="0" index="1" bw="8" slack="0"/>
<pin id="663" dir="0" index="2" bw="1" slack="0"/>
<pin id="664" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/7 "/>
</bind>
</comp>

<comp id="668" class="1004" name="sub_ln643_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="9" slack="0"/>
<pin id="670" dir="0" index="1" bw="9" slack="0"/>
<pin id="671" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln643/7 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln643_4_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="3" slack="1"/>
<pin id="676" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln643_4/7 "/>
</bind>
</comp>

<comp id="677" class="1004" name="add_ln643_3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="9" slack="0"/>
<pin id="679" dir="0" index="1" bw="3" slack="0"/>
<pin id="680" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln643_3/7 "/>
</bind>
</comp>

<comp id="683" class="1004" name="zext_ln643_5_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="9" slack="1"/>
<pin id="685" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln643_5/8 "/>
</bind>
</comp>

<comp id="687" class="1005" name="add_ln601_1_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="12" slack="0"/>
<pin id="689" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln601_1 "/>
</bind>
</comp>

<comp id="692" class="1005" name="icmp_ln601_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="1"/>
<pin id="694" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln601 "/>
</bind>
</comp>

<comp id="696" class="1005" name="select_ln601_1_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="6" slack="0"/>
<pin id="698" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln601_1 "/>
</bind>
</comp>

<comp id="703" class="1005" name="select_ln605_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="5" slack="1"/>
<pin id="705" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln605 "/>
</bind>
</comp>

<comp id="708" class="1005" name="select_ln605_1_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="3" slack="0"/>
<pin id="710" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln605_1 "/>
</bind>
</comp>

<comp id="714" class="1005" name="add_ln611_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="5" slack="0"/>
<pin id="716" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln611 "/>
</bind>
</comp>

<comp id="719" class="1005" name="select_ln605_2_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="0"/>
<pin id="721" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln605_2 "/>
</bind>
</comp>

<comp id="724" class="1005" name="add_ln616_2_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="12" slack="1"/>
<pin id="726" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln616_2 "/>
</bind>
</comp>

<comp id="729" class="1005" name="add_ln622_1_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="9" slack="0"/>
<pin id="731" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln622_1 "/>
</bind>
</comp>

<comp id="734" class="1005" name="icmp_ln622_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln622 "/>
</bind>
</comp>

<comp id="738" class="1005" name="select_ln622_1_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="2" slack="0"/>
<pin id="740" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln622_1 "/>
</bind>
</comp>

<comp id="745" class="1005" name="select_ln626_1_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="3" slack="0"/>
<pin id="747" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln626_1 "/>
</bind>
</comp>

<comp id="751" class="1005" name="select_ln632_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="3" slack="1"/>
<pin id="753" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln632 "/>
</bind>
</comp>

<comp id="756" class="1005" name="select_ln632_1_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="3" slack="0"/>
<pin id="758" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln632_1 "/>
</bind>
</comp>

<comp id="762" class="1005" name="add_ln638_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="3" slack="0"/>
<pin id="764" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln638 "/>
</bind>
</comp>

<comp id="767" class="1005" name="select_ln632_2_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="6" slack="0"/>
<pin id="769" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln632_2 "/>
</bind>
</comp>

<comp id="772" class="1005" name="select_ln626_2_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="0"/>
<pin id="774" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln626_2 "/>
</bind>
</comp>

<comp id="777" class="1005" name="add_ln643_3_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="9" slack="1"/>
<pin id="779" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln643_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="60" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="60" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="64" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="8" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="228"><net_src comp="6" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="250"><net_src comp="10" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="130" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="130" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="141" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="152" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="30" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="10" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="163" pin="4"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="276" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="270" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="141" pin="4"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="276" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="32" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="174" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="34" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="298" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="282" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="310" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="276" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="12" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="174" pin="4"/><net_sink comp="328" pin=2"/></net>

<net id="341"><net_src comp="310" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="316" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="282" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="348"><net_src comp="328" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="38" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="152" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="276" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="40" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="350" pin="2"/><net_sink comp="356" pin=2"/></net>

<net id="372"><net_src comp="42" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="44" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="367" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="364" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="387"><net_src comp="374" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="380" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="46" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="383" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="48" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="404"><net_src comp="389" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="406" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="414"><net_src comp="185" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="66" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="185" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="68" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="196" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="70" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="207" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="72" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="10" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="218" pin="4"/><net_sink comp="434" pin=2"/></net>

<net id="447"><net_src comp="428" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="422" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="196" pin="4"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="428" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="32" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="251" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="74" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="450" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="229" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="76" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="450" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="434" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="36" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="474" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="428" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="10" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="240" pin="4"/><net_sink comp="492" pin=2"/></net>

<net id="505"><net_src comp="474" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="480" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="434" pin="3"/><net_sink comp="500" pin=2"/></net>

<net id="512"><net_src comp="468" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="32" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="428" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="508" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="462" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="514" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="492" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="36" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="520" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="474" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="428" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="538" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="10" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="251" pin="4"/><net_sink comp="544" pin=2"/></net>

<net id="557"><net_src comp="520" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="526" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="492" pin="3"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="544" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="36" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="229" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="28" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="486" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="28" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="566" pin="2"/><net_sink comp="572" pin=2"/></net>

<net id="584"><net_src comp="207" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="40" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="428" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="40" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="580" pin="2"/><net_sink comp="586" pin=2"/></net>

<net id="602"><net_src comp="78" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="44" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="607"><net_src comp="597" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="604" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="594" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="621"><net_src comp="608" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="614" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="628"><net_src comp="80" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="617" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="44" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="634"><net_src comp="623" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="642"><net_src comp="631" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="638" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="653"><net_src comp="82" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="644" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="10" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="659"><net_src comp="638" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="84" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="656" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="86" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="672"><net_src comp="648" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="660" pin="3"/><net_sink comp="668" pin=1"/></net>

<net id="681"><net_src comp="668" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="674" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="683" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="690"><net_src comp="258" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="695"><net_src comp="264" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="290" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="702"><net_src comp="696" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="706"><net_src comp="328" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="711"><net_src comp="336" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="717"><net_src comp="344" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="722"><net_src comp="356" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="727"><net_src comp="400" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="732"><net_src comp="410" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="737"><net_src comp="416" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="442" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="744"><net_src comp="738" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="748"><net_src comp="500" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="754"><net_src comp="544" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="759"><net_src comp="552" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="765"><net_src comp="560" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="770"><net_src comp="572" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="775"><net_src comp="586" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="780"><net_src comp="677" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="683" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: patches_superpoints | {4 }
	Port: patches_parameters | {8 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		add_ln601_1 : 1
		icmp_ln601 : 1
		br_ln601 : 2
		add_ln601 : 1
		icmp_ln605 : 1
		select_ln601 : 2
		select_ln601_1 : 2
		xor_ln601 : 2
		icmp_ln611 : 1
		and_ln601 : 2
		add_ln605 : 3
		or_ln605 : 2
		select_ln605 : 2
		select_ln605_1 : 2
		add_ln611 : 3
		add_ln605_1 : 1
		select_ln605_2 : 2
	State 3
		add_ln616 : 1
		add_ln616_1 : 2
		tmp_32_cast : 3
		add_ln616_2 : 4
	State 4
		patches_superpoints_addr : 1
		store_ln616 : 2
	State 5
	State 6
		add_ln622_1 : 1
		icmp_ln622 : 1
		br_ln622 : 2
		add_ln622 : 1
		icmp_ln626 : 1
		select_ln622 : 2
		select_ln622_1 : 2
		xor_ln622 : 2
		icmp_ln638 : 1
		and_ln622 : 2
		icmp_ln632 : 1
		and_ln622_1 : 2
		add_ln626 : 3
		or_ln626 : 2
		select_ln626 : 2
		select_ln626_1 : 2
		xor_ln626 : 2
		or_ln626_1 : 2
		and_ln626 : 2
		add_ln632 : 3
		or_ln632 : 2
		or_ln632_1 : 2
		select_ln632 : 2
		select_ln632_1 : 4
		add_ln638 : 3
		add_ln632_1 : 1
		select_ln632_2 : 2
		add_ln626_1 : 1
		select_ln626_2 : 2
	State 7
		zext_ln643_1 : 1
		add_ln643 : 2
		add_ln643_1 : 3
		tmp_26 : 4
		zext_ln632 : 5
		add_ln643_2 : 6
		trunc_ln643 : 7
		p_shl2_cast : 8
		trunc_ln643_1 : 7
		p_shl3_cast : 8
		sub_ln643 : 9
		add_ln643_3 : 10
	State 8
		patches_parameters_addr : 1
		store_ln643 : 2
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln601_1_fu_258  |    0    |    19   |
|          |    add_ln601_fu_270   |    0    |    13   |
|          |    add_ln605_fu_316   |    0    |    10   |
|          |    add_ln611_fu_344   |    0    |    12   |
|          |   add_ln605_1_fu_350  |    0    |    15   |
|          |    add_ln616_fu_374   |    0    |    18   |
|          |   add_ln616_1_fu_383  |    0    |    18   |
|          |   add_ln616_2_fu_400  |    0    |    19   |
|          |   add_ln622_1_fu_410  |    0    |    16   |
|    add   |    add_ln622_fu_422   |    0    |    9    |
|          |    add_ln626_fu_480   |    0    |    10   |
|          |    add_ln632_fu_526   |    0    |    10   |
|          |    add_ln638_fu_560   |    0    |    10   |
|          |   add_ln632_1_fu_566  |    0    |    13   |
|          |   add_ln626_1_fu_580  |    0    |    15   |
|          |    add_ln643_fu_608   |    0    |    18   |
|          |   add_ln643_1_fu_617  |    0    |    18   |
|          |   add_ln643_2_fu_638  |    0    |    14   |
|          |   add_ln643_3_fu_677  |    0    |    18   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln601_fu_264   |    0    |    12   |
|          |   icmp_ln605_fu_276   |    0    |    11   |
|          |   icmp_ln611_fu_304   |    0    |    9    |
|   icmp   |   icmp_ln622_fu_416   |    0    |    11   |
|          |   icmp_ln626_fu_428   |    0    |    11   |
|          |   icmp_ln638_fu_456   |    0    |    8    |
|          |   icmp_ln632_fu_468   |    0    |    10   |
|----------|-----------------------|---------|---------|
|          |  select_ln601_fu_282  |    0    |    3    |
|          | select_ln601_1_fu_290 |    0    |    6    |
|          |  select_ln605_fu_328  |    0    |    5    |
|          | select_ln605_1_fu_336 |    0    |    3    |
|          | select_ln605_2_fu_356 |    0    |    8    |
|          |  select_ln622_fu_434  |    0    |    3    |
|  select  | select_ln622_1_fu_442 |    0    |    2    |
|          |  select_ln626_fu_492  |    0    |    3    |
|          | select_ln626_1_fu_500 |    0    |    3    |
|          |  select_ln632_fu_544  |    0    |    3    |
|          | select_ln632_1_fu_552 |    0    |    3    |
|          | select_ln632_2_fu_572 |    0    |    6    |
|          | select_ln626_2_fu_586 |    0    |    8    |
|----------|-----------------------|---------|---------|
|    sub   |    sub_ln643_fu_668   |    0    |    18   |
|----------|-----------------------|---------|---------|
|          |    or_ln605_fu_322    |    0    |    2    |
|          |    or_ln626_fu_486    |    0    |    2    |
|    or    |   or_ln626_1_fu_514   |    0    |    2    |
|          |    or_ln632_fu_532    |    0    |    2    |
|          |   or_ln632_1_fu_538   |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    and_ln601_fu_310   |    0    |    2    |
|    and   |    and_ln622_fu_462   |    0    |    2    |
|          |   and_ln622_1_fu_474  |    0    |    2    |
|          |    and_ln626_fu_520   |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    xor_ln601_fu_298   |    0    |    2    |
|    xor   |    xor_ln622_fu_450   |    0    |    2    |
|          |    xor_ln626_fu_508   |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |   zext_ln616_fu_364   |    0    |    0    |
|          |  zext_ln616_1_fu_380  |    0    |    0    |
|          |  zext_ln616_2_fu_397  |    0    |    0    |
|          |  zext_ln616_3_fu_406  |    0    |    0    |
|          |   zext_ln643_fu_594   |    0    |    0    |
|   zext   |  zext_ln643_1_fu_604  |    0    |    0    |
|          |  zext_ln643_2_fu_614  |    0    |    0    |
|          |   zext_ln632_fu_631   |    0    |    0    |
|          |  zext_ln643_3_fu_635  |    0    |    0    |
|          |  zext_ln643_4_fu_674  |    0    |    0    |
|          |  zext_ln643_5_fu_683  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       tmp_fu_367      |    0    |    0    |
|          |   tmp_32_cast_fu_389  |    0    |    0    |
|bitconcatenate|      tmp_s_fu_597     |    0    |    0    |
|          |     tmp_26_fu_623     |    0    |    0    |
|          |   p_shl2_cast_fu_648  |    0    |    0    |
|          |   p_shl3_cast_fu_660  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln643_fu_644  |    0    |    0    |
|          |  trunc_ln643_1_fu_656 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   445   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       a_1_reg_192      |    2   |
|        a_reg_137       |    6   |
|   add_ln601_1_reg_687  |   12   |
|    add_ln611_reg_714   |    5   |
|   add_ln616_2_reg_724  |   12   |
|   add_ln622_1_reg_729  |    9   |
|    add_ln638_reg_762   |    3   |
|   add_ln643_3_reg_777  |    9   |
|       b_3_reg_214      |    3   |
|        b_reg_159       |    3   |
|       c_3_reg_236      |    3   |
|        c_reg_170       |    5   |
|        d_reg_247       |    3   |
|   icmp_ln601_reg_692   |    1   |
|   icmp_ln622_reg_734   |    1   |
|indvar_flatten13_reg_126|   12   |
|indvar_flatten21_reg_225|    6   |
|indvar_flatten35_reg_203|    8   |
|indvar_flatten59_reg_181|    9   |
| indvar_flatten_reg_148 |    8   |
| select_ln601_1_reg_696 |    6   |
| select_ln605_1_reg_708 |    3   |
| select_ln605_2_reg_719 |    8   |
|  select_ln605_reg_703  |    5   |
| select_ln622_1_reg_738 |    2   |
| select_ln626_1_reg_745 |    3   |
| select_ln626_2_reg_772 |    8   |
| select_ln632_1_reg_756 |    3   |
| select_ln632_2_reg_767 |    6   |
|  select_ln632_reg_751  |    3   |
+------------------------+--------+
|          Total         |   167  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   445  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   167  |    -   |
+-----------+--------+--------+
|   Total   |   167  |   445  |
+-----------+--------+--------+
