Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date             : Sun Nov  5 14:21:45 2017
| Host             : Dell-Rodrigo running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_MODULE_power_routed.rpt -pb TOP_MODULE_power_summary_routed.pb -rpx TOP_MODULE_power_routed.rpx
| Design           : TOP_MODULE
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.332        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.209        |
| Device Static (W)        | 0.123        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |        5 |       --- |             --- |
| Slice Logic              |     0.002 |      866 |       --- |             --- |
|   LUT as Logic           |     0.001 |      276 |    133800 |            0.21 |
|   Register               |    <0.001 |      394 |    267600 |            0.15 |
|   CARRY4                 |    <0.001 |       18 |     33450 |            0.05 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   LUT as Distributed RAM |    <0.001 |       24 |     46200 |            0.05 |
|   Others                 |    <0.001 |       54 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |       160 |            0.63 |
| Signals                  |     0.001 |      651 |       --- |             --- |
| MMCM                     |     0.062 |        1 |        10 |           10.00 |
| PLL                      |     0.109 |        1 |        10 |           10.00 |
| I/O                      |     0.032 |       18 |       285 |            6.32 |
| Static Power             |     0.123 |          |           |                 |
| Total                    |     0.332 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.050 |       0.019 |      0.031 |
| Vccaux    |       1.800 |     0.136 |       0.106 |      0.031 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-------------------------------------+-----------------+
| Clock              | Domain                              | Constraint (ns) |
+--------------------+-------------------------------------+-----------------+
| clk_out1_clk_wiz_0 | clkinstance/inst/clk_out1_clk_wiz_0 |             5.0 |
| clkfbout_clk_wiz_0 | clkinstance/inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin        | clk_sys                             |            10.0 |
+--------------------+-------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| TOP_MODULE                        |     0.209 |
|   INSTANCE_DVI2RGB                |     0.099 |
|     U0                            |     0.099 |
|       DataDecoders[0].DecoderX    |     0.011 |
|         ChannelBondX              |    <0.001 |
|           pFIFO_reg_0_31_0_5      |    <0.001 |
|           pFIFO_reg_0_31_6_9      |    <0.001 |
|         InputSERDES_X             |     0.010 |
|         PhaseAlignX               |    <0.001 |
|         SyncBaseOvf               |    <0.001 |
|           SyncAsyncx              |    <0.001 |
|         SyncBaseRst               |    <0.001 |
|           SyncAsyncx              |    <0.001 |
|       DataDecoders[1].DecoderX    |     0.011 |
|         ChannelBondX              |    <0.001 |
|           pFIFO_reg_0_31_0_5      |    <0.001 |
|           pFIFO_reg_0_31_6_9      |    <0.001 |
|         InputSERDES_X             |     0.010 |
|         PhaseAlignX               |    <0.001 |
|         SyncBaseOvf               |    <0.001 |
|           SyncAsyncx              |    <0.001 |
|         SyncBaseRst               |    <0.001 |
|           SyncAsyncx              |    <0.001 |
|       DataDecoders[2].DecoderX    |     0.012 |
|         ChannelBondX              |    <0.001 |
|           pFIFO_reg_0_31_0_5      |    <0.001 |
|           pFIFO_reg_0_31_6_9      |    <0.001 |
|         InputSERDES_X             |     0.010 |
|         PhaseAlignX               |    <0.001 |
|         SyncBaseOvf               |    <0.001 |
|           SyncAsyncx              |    <0.001 |
|         SyncBaseRst               |    <0.001 |
|           SyncAsyncx              |    <0.001 |
|       GenerateBUFG.ResyncToBUFG_X |    <0.001 |
|       LockLostReset               |     0.000 |
|         SyncAsyncx                |     0.000 |
|       TMDS_ClockingX              |     0.065 |
|         LockLostReset             |    <0.001 |
|           SyncAsyncx              |    <0.001 |
|         MMCM_LockSync             |    <0.001 |
|         RdyLostReset              |    <0.001 |
|           SyncAsyncx              |    <0.001 |
|   clkinstance                     |     0.110 |
|     inst                          |     0.110 |
+-----------------------------------+-----------+


