============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Jul 10 2024  02:29:46 pm
  Module:                 single_port_ram
  Technology libraries:   tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                 Leakage  
  Gate    Instances    Area    Power (nW)        Library       
---------------------------------------------------------------
an02d1            1     15.680      0.227    tsl18fs120_scl_ss 
aoi22d1          64   1204.480      4.959    tsl18fs120_scl_ss 
aor211d1          8    200.720      4.114    tsl18fs120_scl_ss 
bufbd7           16    702.400     38.480    tsl18fs120_scl_ss 
buffd2            8    150.560      8.488    tsl18fs120_scl_ss 
buftda            8    401.440     21.832    tsl18fs120_scl_ss 
dfnrq1          136   8102.880    107.046    tsl18fs120_scl_ss 
inv0d0            2     12.540      0.296    tsl18fs120_scl_ss 
inv0d1            5     47.050      0.470    tsl18fs120_scl_ss 
inv0d2            1     12.540      0.204    tsl18fs120_scl_ss 
mx02d1          128   3211.520     46.221    tsl18fs120_scl_ss 
nd02d0            2     25.080      0.057    tsl18fs120_scl_ss 
nd02d1            1     12.540      0.033    tsl18fs120_scl_ss 
nd03d1            7    109.760      0.187    tsl18fs120_scl_ss 
nd04d1           31    583.420      0.635    tsl18fs120_scl_ss 
nr02d1           30    376.200      5.220    tsl18fs120_scl_ss 
nr03d1            1     15.680      0.302    tsl18fs120_scl_ss 
or02d1            1     15.680      0.337    tsl18fs120_scl_ss 
or02d2            1     18.820      0.693    tsl18fs120_scl_ss 
or04d1            1     25.090      0.484    tsl18fs120_scl_ss 
pc3b01            8  10363.521   3323.021    tsl18cio150_max   
pc3c01            1   1295.440     61.979    tsl18cio150_max   
pc3d01            8  10363.521   3114.145    tsl18cio150_max   
---------------------------------------------------------------
total           469  37266.561   6739.430                      


                                                    Leakage  Leakage 
     Library      Instances Instances %    Area   Power (nW) Power % 
---------------------------------------------------------------------
tsl18cio150_max          17         3.6 22022.481   6499.144    96.4 
tsl18fs120_scl_ss       452        96.4 15244.080    240.286     3.6 

                                            Leakage  Leakage 
     Type      Instances    Area   Area % Power (nW) Power % 
-------------------------------------------------------------
timing_model          17 22022.481   59.1   6499.144    96.4 
sequential           136  8102.880   21.7    107.046     1.6 
inverter               8    72.130    0.2      0.970     0.0 
buffer                24   852.960    2.3     46.968     0.7 
tristate               8   401.440    1.1     21.832     0.3 
logic                276  5814.670   15.6     63.470     0.9 
physical_cells         0     0.000    0.0      0.000     0.0 
-------------------------------------------------------------
total                469 37266.561  100.0   6739.430   100.0 

