// Seed: 747582940
module module_0 (
    output tri1 id_0,
    input  tri  id_1
);
  assign id_0 = id_1;
  module_2 modCall_1 (id_1);
  assign modCall_1.id_0 = 0;
endmodule
macromodule module_1 (
    input tri0 id_0,
    input uwire id_1,
    input supply1 id_2,
    output tri id_3,
    output tri0 id_4
);
  assign id_3 = id_0;
  tri id_6;
  assign id_6 = 1'b0;
  wire id_7, id_8;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  wire id_10;
endmodule
module module_2 (
    input supply0 id_0
);
endmodule
module module_3;
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  final id_9 <= id_10;
  module_3 modCall_1 ();
  wire id_14;
endmodule
