// Seed: 2218602031
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    input tri id_5,
    output tri1 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output tri1 id_9,
    output tri1 id_10,
    input tri id_11
);
  wire id_13;
  xor primCall (id_4, id_13, id_11, id_8, id_2, id_0);
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
