// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module LSU2WB(	// ventus/src/pipeline/LSU.scala:490:7
  input         clock,	// ventus/src/pipeline/LSU.scala:490:7
                reset,	// ventus/src/pipeline/LSU.scala:490:7
  output        io_lsu_rsp_ready,	// ventus/src/pipeline/LSU.scala:491:14
  input         io_lsu_rsp_valid,	// ventus/src/pipeline/LSU.scala:491:14
  input  [1:0]  io_lsu_rsp_bits_tag_warp_id,	// ventus/src/pipeline/LSU.scala:491:14
  input         io_lsu_rsp_bits_tag_wfd,	// ventus/src/pipeline/LSU.scala:491:14
                io_lsu_rsp_bits_tag_wxd,	// ventus/src/pipeline/LSU.scala:491:14
  input  [7:0]  io_lsu_rsp_bits_tag_reg_idxw,	// ventus/src/pipeline/LSU.scala:491:14
  input         io_lsu_rsp_bits_tag_mask_0,	// ventus/src/pipeline/LSU.scala:491:14
                io_lsu_rsp_bits_tag_mask_1,	// ventus/src/pipeline/LSU.scala:491:14
                io_lsu_rsp_bits_tag_mask_2,	// ventus/src/pipeline/LSU.scala:491:14
                io_lsu_rsp_bits_tag_mask_3,	// ventus/src/pipeline/LSU.scala:491:14
                io_lsu_rsp_bits_tag_mask_4,	// ventus/src/pipeline/LSU.scala:491:14
                io_lsu_rsp_bits_tag_mask_5,	// ventus/src/pipeline/LSU.scala:491:14
                io_lsu_rsp_bits_tag_mask_6,	// ventus/src/pipeline/LSU.scala:491:14
                io_lsu_rsp_bits_tag_mask_7,	// ventus/src/pipeline/LSU.scala:491:14
                io_lsu_rsp_bits_tag_isWrite,	// ventus/src/pipeline/LSU.scala:491:14
  input  [7:0]  io_lsu_rsp_bits_tag_spike_info_sm_id,	// ventus/src/pipeline/LSU.scala:491:14
  input  [31:0] io_lsu_rsp_bits_tag_spike_info_pc,	// ventus/src/pipeline/LSU.scala:491:14
                io_lsu_rsp_bits_tag_spike_info_inst,	// ventus/src/pipeline/LSU.scala:491:14
                io_lsu_rsp_bits_data_0,	// ventus/src/pipeline/LSU.scala:491:14
                io_lsu_rsp_bits_data_1,	// ventus/src/pipeline/LSU.scala:491:14
                io_lsu_rsp_bits_data_2,	// ventus/src/pipeline/LSU.scala:491:14
                io_lsu_rsp_bits_data_3,	// ventus/src/pipeline/LSU.scala:491:14
                io_lsu_rsp_bits_data_4,	// ventus/src/pipeline/LSU.scala:491:14
                io_lsu_rsp_bits_data_5,	// ventus/src/pipeline/LSU.scala:491:14
                io_lsu_rsp_bits_data_6,	// ventus/src/pipeline/LSU.scala:491:14
                io_lsu_rsp_bits_data_7,	// ventus/src/pipeline/LSU.scala:491:14
  input         io_out_x_ready,	// ventus/src/pipeline/LSU.scala:491:14
  output        io_out_x_valid,	// ventus/src/pipeline/LSU.scala:491:14
  output [31:0] io_out_x_bits_wb_wxd_rd,	// ventus/src/pipeline/LSU.scala:491:14
  output        io_out_x_bits_wxd,	// ventus/src/pipeline/LSU.scala:491:14
  output [7:0]  io_out_x_bits_reg_idxw,	// ventus/src/pipeline/LSU.scala:491:14
  output [1:0]  io_out_x_bits_warp_id,	// ventus/src/pipeline/LSU.scala:491:14
  output [7:0]  io_out_x_bits_spike_info_sm_id,	// ventus/src/pipeline/LSU.scala:491:14
  output [31:0] io_out_x_bits_spike_info_pc,	// ventus/src/pipeline/LSU.scala:491:14
                io_out_x_bits_spike_info_inst,	// ventus/src/pipeline/LSU.scala:491:14
  input         io_out_v_ready,	// ventus/src/pipeline/LSU.scala:491:14
  output        io_out_v_valid,	// ventus/src/pipeline/LSU.scala:491:14
  output [31:0] io_out_v_bits_wb_wvd_rd_0,	// ventus/src/pipeline/LSU.scala:491:14
                io_out_v_bits_wb_wvd_rd_1,	// ventus/src/pipeline/LSU.scala:491:14
                io_out_v_bits_wb_wvd_rd_2,	// ventus/src/pipeline/LSU.scala:491:14
                io_out_v_bits_wb_wvd_rd_3,	// ventus/src/pipeline/LSU.scala:491:14
                io_out_v_bits_wb_wvd_rd_4,	// ventus/src/pipeline/LSU.scala:491:14
                io_out_v_bits_wb_wvd_rd_5,	// ventus/src/pipeline/LSU.scala:491:14
                io_out_v_bits_wb_wvd_rd_6,	// ventus/src/pipeline/LSU.scala:491:14
                io_out_v_bits_wb_wvd_rd_7,	// ventus/src/pipeline/LSU.scala:491:14
  output        io_out_v_bits_wvd_mask_0,	// ventus/src/pipeline/LSU.scala:491:14
                io_out_v_bits_wvd_mask_1,	// ventus/src/pipeline/LSU.scala:491:14
                io_out_v_bits_wvd_mask_2,	// ventus/src/pipeline/LSU.scala:491:14
                io_out_v_bits_wvd_mask_3,	// ventus/src/pipeline/LSU.scala:491:14
                io_out_v_bits_wvd_mask_4,	// ventus/src/pipeline/LSU.scala:491:14
                io_out_v_bits_wvd_mask_5,	// ventus/src/pipeline/LSU.scala:491:14
                io_out_v_bits_wvd_mask_6,	// ventus/src/pipeline/LSU.scala:491:14
                io_out_v_bits_wvd_mask_7,	// ventus/src/pipeline/LSU.scala:491:14
                io_out_v_bits_wvd,	// ventus/src/pipeline/LSU.scala:491:14
  output [7:0]  io_out_v_bits_reg_idxw,	// ventus/src/pipeline/LSU.scala:491:14
  output [1:0]  io_out_v_bits_warp_id,	// ventus/src/pipeline/LSU.scala:491:14
  output [7:0]  io_out_v_bits_spike_info_sm_id,	// ventus/src/pipeline/LSU.scala:491:14
  output [31:0] io_out_v_bits_spike_info_pc,	// ventus/src/pipeline/LSU.scala:491:14
                io_out_v_bits_spike_info_inst	// ventus/src/pipeline/LSU.scala:491:14
);

  wire io_lsu_rsp_ready_0 =
    io_lsu_rsp_bits_tag_wxd
      ? io_out_x_ready
      : io_lsu_rsp_bits_tag_wfd ? io_out_v_ready : io_lsu_rsp_bits_tag_isWrite;	// ventus/src/pipeline/LSU.scala:509:32, :512:21, :513:38, :516:21, :520:21
  `ifndef SYNTHESIS	// ventus/src/pipeline/LSU.scala:523:15
    always @(posedge clock) begin	// ventus/src/pipeline/LSU.scala:523:15
      if ((`PRINTF_COND_) & ~io_lsu_rsp_bits_tag_wxd & ~io_lsu_rsp_bits_tag_wfd
          & io_lsu_rsp_ready_0 & io_lsu_rsp_valid & io_lsu_rsp_bits_tag_isWrite & ~reset)	// ventus/src/pipeline/LSU.scala:509:32, :512:21, :513:38, :523:15
        $fwrite(32'h80000002, "sm %d warp %d 0x%x 0x%x lsu.w finish\n",
                io_lsu_rsp_bits_tag_spike_info_sm_id, io_lsu_rsp_bits_tag_warp_id,
                io_lsu_rsp_bits_tag_spike_info_pc, io_lsu_rsp_bits_tag_spike_info_inst);	// ventus/src/pipeline/LSU.scala:523:15
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_lsu_rsp_ready = io_lsu_rsp_ready_0;	// ventus/src/pipeline/LSU.scala:490:7, :509:32, :512:21, :513:38
  assign io_out_x_valid = io_lsu_rsp_bits_tag_wxd & io_lsu_rsp_valid;	// ventus/src/pipeline/LSU.scala:490:7, :509:32, :510:19, :513:38
  assign io_out_x_bits_wb_wxd_rd = io_lsu_rsp_bits_data_0;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_x_bits_wxd = io_lsu_rsp_bits_tag_wxd;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_x_bits_reg_idxw = io_lsu_rsp_bits_tag_reg_idxw;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_x_bits_warp_id = io_lsu_rsp_bits_tag_warp_id;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_x_bits_spike_info_sm_id = io_lsu_rsp_bits_tag_spike_info_sm_id;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_x_bits_spike_info_pc = io_lsu_rsp_bits_tag_spike_info_pc;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_x_bits_spike_info_inst = io_lsu_rsp_bits_tag_spike_info_inst;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_v_valid =
    ~io_lsu_rsp_bits_tag_wxd & io_lsu_rsp_bits_tag_wfd & io_lsu_rsp_valid;	// ventus/src/pipeline/LSU.scala:490:7, :509:32, :511:19, :513:38
  assign io_out_v_bits_wb_wvd_rd_0 = io_lsu_rsp_bits_data_0;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_v_bits_wb_wvd_rd_1 = io_lsu_rsp_bits_data_1;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_v_bits_wb_wvd_rd_2 = io_lsu_rsp_bits_data_2;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_v_bits_wb_wvd_rd_3 = io_lsu_rsp_bits_data_3;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_v_bits_wb_wvd_rd_4 = io_lsu_rsp_bits_data_4;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_v_bits_wb_wvd_rd_5 = io_lsu_rsp_bits_data_5;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_v_bits_wb_wvd_rd_6 = io_lsu_rsp_bits_data_6;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_v_bits_wb_wvd_rd_7 = io_lsu_rsp_bits_data_7;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_v_bits_wvd_mask_0 = io_lsu_rsp_bits_tag_mask_0;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_v_bits_wvd_mask_1 = io_lsu_rsp_bits_tag_mask_1;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_v_bits_wvd_mask_2 = io_lsu_rsp_bits_tag_mask_2;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_v_bits_wvd_mask_3 = io_lsu_rsp_bits_tag_mask_3;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_v_bits_wvd_mask_4 = io_lsu_rsp_bits_tag_mask_4;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_v_bits_wvd_mask_5 = io_lsu_rsp_bits_tag_mask_5;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_v_bits_wvd_mask_6 = io_lsu_rsp_bits_tag_mask_6;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_v_bits_wvd_mask_7 = io_lsu_rsp_bits_tag_mask_7;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_v_bits_wvd = io_lsu_rsp_bits_tag_wfd;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_v_bits_reg_idxw = io_lsu_rsp_bits_tag_reg_idxw;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_v_bits_warp_id = io_lsu_rsp_bits_tag_warp_id;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_v_bits_spike_info_sm_id = io_lsu_rsp_bits_tag_spike_info_sm_id;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_v_bits_spike_info_pc = io_lsu_rsp_bits_tag_spike_info_pc;	// ventus/src/pipeline/LSU.scala:490:7
  assign io_out_v_bits_spike_info_inst = io_lsu_rsp_bits_tag_spike_info_inst;	// ventus/src/pipeline/LSU.scala:490:7
endmodule

