# 03-end_of_elaboration - Elaboration å®Œæˆé˜¶æ®µ

## ğŸ“š çŸ¥è¯†ç‚¹

- **end_of_elaboration_phase** æ—¶æœº
- **printTopology()** æ‰“å°å±‚æ¬¡ç»“æ„
- **ç»„ä»¶å‚æ•°æ£€æŸ¥**
- **åŠ¨æ€ä¿®æ”¹é…ç½®**

## ğŸ“– èƒŒæ™¯çŸ¥è¯†

### æ‰§è¡Œæ—¶æœº

æ‰€æœ‰ `build_phase` å’Œ `connect_phase` å®Œæˆåï¼Œä»¿çœŸå¼€å§‹å‰ã€‚

### ä¸»è¦ä»»åŠ¡

1. æ‰“å°ç»„ä»¶å±‚æ¬¡
2. æ£€æŸ¥é…ç½®æœ‰æ•ˆæ€§
3. è°ƒæ•´ç»„ä»¶å‚æ•°

## ğŸ“‚ æ–‡ä»¶ç»“æ„

```
03-end_of_elaboration/
â”œâ”€â”€ README.md
â”œâ”€â”€ Makefile
â””â”€â”€ examples/
    â””â”€â”€ 01_eoe_phase.sv
```

## ğŸ“ å…³é”®ä»£ç 

```systemverilog
virtual function void end_of_elaboration_phase(uvm_phase phase);
    super.end_of_elaboration_phase(phase);
    
    // æ‰“å°å±‚æ¬¡ç»“æ„
    printTopology();
    
    // æ£€æŸ¥é…ç½®
    if (cfg.count == 0) begin
        `uvm_error("BAD_CFG", "Count cannot be zero")
    end
endfunction
```

---

**å¿«é€Ÿå¯¼èˆª**: [è¿”å›æ ¹ç›®å½•](../../README.md) | [ä¸Šä¸€ç« èŠ‚](../02-connect-phase) | [ä¸‹ä¸€ç« èŠ‚](../04-run-phase)
