---
title: Verilog里如果用case但default不是x会什么样
published: true
---

![screenshot0](https://github.com/whensungoesdown/whensungoesdown.github.io/raw/main/_posts/2023-10-07-0.png)
![screenshot1](https://github.com/whensungoesdown/whensungoesdown.github.io/raw/main/_posts/2023-10-07-1.png)

--------------------------

![screenshot2](https://github.com/whensungoesdown/whensungoesdown.github.io/raw/main/_posts/2023-10-07-2.png)
![screenshot3](https://github.com/whensungoesdown/whensungoesdown.github.io/raw/main/_posts/2023-10-07-3.png)

--------------------------

![screenshot4](https://github.com/whensungoesdown/whensungoesdown.github.io/raw/main/_posts/2023-10-07-4.png)
![screenshot5](https://github.com/whensungoesdown/whensungoesdown.github.io/raw/main/_posts/2023-10-07-5.png)

