This example mainly demonstrates the following SystemVerilog structures:
1. interfaces
2. modports
3. tasks in interfaces
4. parameterized interfaces