Developed an Automatic Washing Machine control system in SystemVerilog using FSM architecture with Vivado, including testbench verification and  simulation.
