Received: from list by lists.gnu.org with archive (Exim 4.71)
	id 1gm552-0007Yc-Hy
	for mharc-qemu-riscv@gnu.org; Tue, 22 Jan 2019 18:03:40 -0500
Received: from eggs.gnu.org ([209.51.188.92]:55546)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <alistair23@gmail.com>) id 1gm550-0007YR-Na
	for qemu-riscv@nongnu.org; Tue, 22 Jan 2019 18:03:39 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <alistair23@gmail.com>) id 1gm54y-0003ND-GG
	for qemu-riscv@nongnu.org; Tue, 22 Jan 2019 18:03:38 -0500
Received: from mail-lf1-x142.google.com ([2a00:1450:4864:20::142]:35916)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <alistair23@gmail.com>)
	id 1gm54w-0003K5-F5; Tue, 22 Jan 2019 18:03:36 -0500
Received: by mail-lf1-x142.google.com with SMTP id a16so185177lfg.3;
	Tue, 22 Jan 2019 15:03:33 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
	h=mime-version:references:in-reply-to:from:date:message-id:subject:to
	:cc; bh=UFCFSh7UGuZTESnspawKcoHmOrrfI30MlIloccpZSRc=;
	b=PZAKwjxe4Nl8wT5wRIc3Ss0aMeBQOle+D+se3DQORYmnknZkLMxLrp+teTMvRGV8U5
	keYfk/cSJ6j0zGCCH+gcYLdgdNZv9Z6H97YE03oSVMgvS/Ro0aPl+npBVmMG6wzcz/59
	975c7+migIPLY67TwCTdPyg4sgFifEEyLXoDpZOY9LNjqAGoHRhbbFVJcsdzHNAjl7Zo
	5EeANkS4w53zLpExF5Iacg0R/uX2SV1xV9OogGz/5iUg2aoI/HpDMf8kfwjq8v9QDK+X
	quC6upo/auiK8ztKaTYT7XGSuyFrEUsHohBRMYXde3jaFz2c8NyR7IsRe6Bie+04OmR9
	BC2g==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:references:in-reply-to:from:date
	:message-id:subject:to:cc;
	bh=UFCFSh7UGuZTESnspawKcoHmOrrfI30MlIloccpZSRc=;
	b=U61F4Hs0IaHOUG9JVj3s6I27yZ0q0sfRZPg8FVFiUxNGPE8Z2MpZ5YOySpw88N7OH8
	Mqr4aTugUU4xXqhewC8NxZSnzEKXF+GRGUQ0lZs0B62VV/hsP9BdpV5Oz/fFxEFGhGnd
	s98ZGIsmVS1oP0/8Rr3Kwp84J7+Jmdv69FMkuaRFZ70h4R0qHxcVrrChJ5ovanlKLDES
	vK+zuERw6jZ0qJc+NjLJGYKISMX3pcL7kcPzMYRnBPr/t3MmyZTAITiXJSWjm131GUdO
	H0st698jUEaqCX0nhGjdes9IycdlojK9w3hnz6DmvEZj3Nu9/7VijY7DfKT8jm6fKBtI
	6nwA==
X-Gm-Message-State: AJcUukcUH4bG4uD32z6nhXebjE87H12vJ5vpfxBoBQ8Fsz0REMoPdIxk
	wiNAwCTFxz5+c/Q1rZWsxntQfifZS++jLJ4Ui5r6ag==
X-Google-Smtp-Source: ALg8bN4JsT06HvgFWzfo19YMjlgokDJikCX1fGksHRCSSqfsYTXgukK4n1dke4F7v6LTaHX+29VT2aWSlMSJSu1EHxk=
X-Received: by 2002:a19:d486:: with SMTP id
	l128mr21371386lfg.114.1548198211830; 
	Tue, 22 Jan 2019 15:03:31 -0800 (PST)
MIME-Version: 1.0
References: <20190122092909.5341-1-kbastian@mail.uni-paderborn.de>
	<20190122092909.5341-4-kbastian@mail.uni-paderborn.de>
In-Reply-To: <20190122092909.5341-4-kbastian@mail.uni-paderborn.de>
From: Alistair Francis <alistair23@gmail.com>
Date: Tue, 22 Jan 2019 15:03:04 -0800
Message-ID: <CAKmqyKN6pe=VUyABd5kRBJADMb88D8fvx-Q37ddKec4fgiFCDg@mail.gmail.com>
To: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
Cc: Sagar Karandikar <sagark@eecs.berkeley.edu>,
	Palmer Dabbelt <palmer@sifive.com>, qemu-riscv@nongnu.org, 
	peer.adelt@hni.uni-paderborn.de, 
	Richard Henderson <richard.henderson@linaro.org>, 
	"qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2a00:1450:4864:20::142
Subject: Re: [Qemu-riscv] [Qemu-devel] [PATCH v5 03/35] target/riscv:
 Convert RVXI branch insns to decodetree
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
	<mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-riscv/>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
	<mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
X-List-Received-Date: Tue, 22 Jan 2019 23:03:39 -0000

On Tue, Jan 22, 2019 at 2:12 AM Bastian Koppelmann
<kbastian@mail.uni-paderborn.de> wrote:
>
> Reviewed-by: Palmer Dabbelt <palmer@sifive.com>
> Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
> Signed-off-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
> Signed-off-by: Peer Adelt <peer.adelt@hni.uni-paderborn.de>

Acked-by: Alistair Francis <alistair.francis@wdc.com>

Alistair

> ---
>  target/riscv/insn32.decode              | 19 ++++++++++
>  target/riscv/insn_trans/trans_rvi.inc.c | 49 +++++++++++++++++++++++++
>  target/riscv/translate.c                | 12 +-----
>  3 files changed, 69 insertions(+), 11 deletions(-)
>
> diff --git a/target/riscv/insn32.decode b/target/riscv/insn32.decode
> index 44d4e922b6..81f56c16b4 100644
> --- a/target/riscv/insn32.decode
> +++ b/target/riscv/insn32.decode
> @@ -17,14 +17,33 @@
>  # this program.  If not, see <http://www.gnu.org/licenses/>.
>
>  # Fields:
> +%rs2       20:5
> +%rs1       15:5
>  %rd        7:5
>
>  # immediates:
> +%imm_i    20:s12
> +%imm_b    31:s1 7:1 25:6 8:4     !function=ex_shift_1
> +%imm_j    31:s1 12:8 20:1 21:10  !function=ex_shift_1
>  %imm_u    12:s20                 !function=ex_shift_12
>
> +# Argument sets:
> +&b    imm rs2 rs1
> +
>  # Formats 32:
> +@i       ............    ..... ... ..... .......         imm=%imm_i     %rs1 %rd
> +@b       .......   ..... ..... ... ..... ....... &b      imm=%imm_b %rs2 %rs1
>  @u       ....................      ..... .......         imm=%imm_u          %rd
> +@j       ....................      ..... .......         imm=%imm_j          %rd
>
>  # *** RV32I Base Instruction Set ***
>  lui      ....................       ..... 0110111 @u
>  auipc    ....................       ..... 0010111 @u
> +jal      ....................       ..... 1101111 @j
> +jalr     ............     ..... 000 ..... 1100111 @i
> +beq      ....... .....    ..... 000 ..... 1100011 @b
> +bne      ....... .....    ..... 001 ..... 1100011 @b
> +blt      ....... .....    ..... 100 ..... 1100011 @b
> +bge      ....... .....    ..... 101 ..... 1100011 @b
> +bltu     ....... .....    ..... 110 ..... 1100011 @b
> +bgeu     ....... .....    ..... 111 ..... 1100011 @b
> diff --git a/target/riscv/insn_trans/trans_rvi.inc.c b/target/riscv/insn_trans/trans_rvi.inc.c
> index 9885a8d275..0347461ee6 100644
> --- a/target/riscv/insn_trans/trans_rvi.inc.c
> +++ b/target/riscv/insn_trans/trans_rvi.inc.c
> @@ -33,3 +33,52 @@ static bool trans_auipc(DisasContext *ctx, arg_auipc *a)
>      }
>      return true;
>  }
> +
> +static bool trans_jal(DisasContext *ctx, arg_jal *a)
> +{
> +    gen_jal(ctx->env, ctx, a->rd, a->imm);
> +    return true;
> +}
> +
> +static bool trans_jalr(DisasContext *ctx, arg_jalr *a)
> +{
> +    gen_jalr(ctx->env, ctx, OPC_RISC_JALR, a->rd, a->rs1, a->imm);
> +    return true;
> +}
> +
> +static bool trans_beq(DisasContext *ctx, arg_beq *a)
> +{
> +    gen_branch(ctx->env, ctx, OPC_RISC_BEQ, a->rs1, a->rs2, a->imm);
> +    return true;
> +}
> +
> +static bool trans_bne(DisasContext *ctx, arg_bne *a)
> +{
> +    gen_branch(ctx->env, ctx, OPC_RISC_BNE, a->rs1, a->rs2, a->imm);
> +    return true;
> +}
> +
> +static bool trans_blt(DisasContext *ctx, arg_blt *a)
> +{
> +    gen_branch(ctx->env, ctx, OPC_RISC_BLT, a->rs1, a->rs2, a->imm);
> +    return true;
> +}
> +
> +static bool trans_bge(DisasContext *ctx, arg_bge *a)
> +{
> +    gen_branch(ctx->env, ctx, OPC_RISC_BGE, a->rs1, a->rs2, a->imm);
> +    return true;
> +}
> +
> +static bool trans_bltu(DisasContext *ctx, arg_bltu *a)
> +{
> +    gen_branch(ctx->env, ctx, OPC_RISC_BLTU, a->rs1, a->rs2, a->imm);
> +    return true;
> +}
> +
> +static bool trans_bgeu(DisasContext *ctx, arg_bgeu *a)
> +{
> +
> +    gen_branch(ctx->env, ctx, OPC_RISC_BGEU, a->rs1, a->rs2, a->imm);
> +    return true;
> +}
> diff --git a/target/riscv/translate.c b/target/riscv/translate.c
> index 99829a600d..b81297f23e 100644
> --- a/target/riscv/translate.c
> +++ b/target/riscv/translate.c
> @@ -1682,6 +1682,7 @@ static void decode_RV32_64C(CPURISCVState *env, DisasContext *ctx)
>      {                                         \
>          return imm << amount;                 \
>      }
> +EX_SH(1)
>  EX_SH(12)
>
>  bool decode_insn32(DisasContext *ctx, uint32_t insn);
> @@ -1710,17 +1711,6 @@ static void decode_RV32_64G(CPURISCVState *env, DisasContext *ctx)
>      imm = GET_IMM(ctx->opcode);
>
>      switch (op) {
> -    case OPC_RISC_JAL:
> -        imm = GET_JAL_IMM(ctx->opcode);
> -        gen_jal(env, ctx, rd, imm);
> -        break;
> -    case OPC_RISC_JALR:
> -        gen_jalr(env, ctx, MASK_OP_JALR(ctx->opcode), rd, rs1, imm);
> -        break;
> -    case OPC_RISC_BRANCH:
> -        gen_branch(env, ctx, MASK_OP_BRANCH(ctx->opcode), rs1, rs2,
> -                   GET_B_IMM(ctx->opcode));
> -        break;
>      case OPC_RISC_LOAD:
>          gen_load(ctx, MASK_OP_LOAD(ctx->opcode), rd, rs1, imm);
>          break;
> --
> 2.20.1
>
>

