Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d996f876cd1a444f9ee44045740f90d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot nfcm_tb_behav xil_defaultlib.nfcm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.ACounter
Compiling module xil_defaultlib.TFSM
Compiling module xil_defaultlib.MFSM
Compiling module xil_defaultlib.H_gen
Compiling module xil_defaultlib.ErrLoc
Compiling module xil_defaultlib.nfcm_top
Compiling module xil_defaultlib.flash_interface
Compiling module xil_defaultlib.nfcm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot nfcm_tb_behav
