[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PartSelectElab/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelectElab/dut.sv:1:1: No timescale set for "test".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PartSelectElab/dut.sv:1:1: Compile module "work@test".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             1
Begin                                                  1
Constant                                               7
Design                                                 1
EventControl                                           1
Identifier                                             1
LogicNet                                               3
LogicTypespec                                          3
Module                                                 1
ModuleTypespec                                         1
Operation                                              2
PartSelect                                             2
Port                                                   2
Range                                                  1
RefObj                                                 1
RefTypespec                                            3
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PartSelectElab/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@test)
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiName:work@test
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiRange:
    \_Range: , line:2:5, endln:2:11
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:2:6, endln:2:8
        |vpiParent:
        \_Range: , line:2:5, endln:2:11
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:9, endln:2:10
        |vpiParent:
        \_Range: , line:2:5, endln:2:11
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@test.state), line:1:24, endln:1:29
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@test.state), line:1:20, endln:1:23
      |vpiParent:
      \_LogicNet: (work@test.state), line:1:24, endln:1:29
      |vpiFullName:work@test.state
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:state
    |vpiFullName:work@test.state
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicNet: (work@test.clk), line:1:37, endln:1:40
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiName:clk
    |vpiFullName:work@test.clk
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@test.data), line:2:12, endln:2:16
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@test.data), line:2:1, endln:2:11
      |vpiParent:
      \_LogicNet: (work@test.data), line:2:12, endln:2:16
      |vpiFullName:work@test.data
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:data
    |vpiFullName:work@test.data
    |vpiNetType:48
  |vpiDefName:work@test
  |vpiNet:
  \_LogicNet: (work@test.state), line:1:24, endln:1:29
  |vpiNet:
  \_LogicNet: (work@test.clk), line:1:37, endln:1:40
  |vpiNet:
  \_LogicNet: (work@test.data), line:2:12, endln:2:16
  |vpiPort:
  \_Port: (state), line:1:24, endln:1:29
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiName:state
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@test.state), line:1:20, endln:1:23
      |vpiParent:
      \_Port: (state), line:1:24, endln:1:29
      |vpiFullName:work@test.state
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (clk), line:1:37, endln:1:40
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiName:clk
    |vpiDirection:1
  |vpiProcess:
  \_Always: , line:4:1, endln:6:4
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiStmt:
    \_EventControl: , line:4:8, endln:4:22
      |vpiParent:
      \_Always: , line:4:1, endln:6:4
      |vpiCondition:
      \_Operation: , line:4:10, endln:4:21
        |vpiParent:
        \_EventControl: , line:4:8, endln:4:22
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@test.clk), line:4:18, endln:4:21
          |vpiParent:
          \_Operation: , line:4:10, endln:4:21
          |vpiName:clk
          |vpiFullName:work@test.clk
          |vpiActual:
          \_LogicNet: (work@test.clk), line:1:37, endln:1:40
      |vpiStmt:
      \_Begin: (work@test), line:4:23, endln:6:4
        |vpiParent:
        \_EventControl: , line:4:8, endln:4:22
        |vpiFullName:work@test
        |vpiStmt:
        \_Assignment: , line:5:3, endln:5:29
          |vpiParent:
          \_Begin: (work@test), line:4:23, endln:6:4
          |vpiOpType:82
          |vpiRhs:
          \_Operation: , line:5:16, endln:5:29
            |vpiParent:
            \_Assignment: , line:5:3, endln:5:29
            |vpiOpType:24
            |vpiOperand:
            \_PartSelect: data (work@test.data), line:5:16, endln:5:25
              |vpiParent:
              \_Operation: , line:5:16, endln:5:29
              |vpiName:data
              |vpiFullName:work@test.data
              |vpiDefName:data
              |vpiActual:
              \_LogicNet: (work@test.data), line:2:12, endln:2:16
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_Constant: , line:5:21, endln:5:22
                |vpiParent:
                \_PartSelect: data (work@test.data), line:5:16, endln:5:25
                |vpiDecompile:7
                |vpiSize:64
                |UINT:7
                |vpiConstType:9
              |vpiRightRange:
              \_Constant: , line:5:23, endln:5:24
                |vpiParent:
                \_PartSelect: data (work@test.data), line:5:16, endln:5:25
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiOperand:
            \_Constant: , line:5:28, endln:5:29
              |vpiParent:
              \_Operation: , line:5:16, endln:5:29
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
          |vpiLhs:
          \_PartSelect: data (work@test.data), line:5:8, endln:5:11
            |vpiParent:
            \_Assignment: , line:5:3, endln:5:29
            |vpiName:data
            |vpiFullName:work@test.data
            |vpiDefName:data
            |vpiActual:
            \_LogicNet: (work@test.data), line:2:12, endln:2:16
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_Constant: , line:5:8, endln:5:9
              |vpiParent:
              \_PartSelect: data (work@test.data), line:5:8, endln:5:11
              |vpiDecompile:7
              |vpiSize:64
              |UINT:7
              |vpiConstType:9
            |vpiRightRange:
            \_Constant: , line:5:10, endln:5:11
              |vpiParent:
              \_PartSelect: data (work@test.data), line:5:8, endln:5:11
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
    |vpiAlwaysType:1
|vpiTypedef:
\_ModuleTypespec: (test)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:test
  |vpiModule:
  \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
