// Seed: 1263887702
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = ~id_2 ? 1 : id_2;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    output supply0 id_2,
    input supply1 id_3,
    input uwire id_4,
    input wor id_5,
    input wire id_6
    , id_12,
    output uwire id_7,
    output uwire id_8,
    output supply0 id_9,
    input tri id_10
);
  wire id_13;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
