-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 1  
 Total I/O ports improved: 0       
-------------------------------------



-------------------------------------
 Min-delay Repair Report 
-------------------------------------
 Iteration 1  
 Total paths eligible for improvement: 2500    
 Total paths improved: 2472    
-------------------------------------

Path 1
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/uart_data_out_o[7]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[7]:D
-------------------------------------
Path min-delay slack:      -110 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[7]:D
-------------------------------------
  Pin max-delay slack:     4362 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[7]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[7]_CFG1C_TEST


Path 2
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[10]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[10]:D
-------------------------------------
Path min-delay slack:       -92 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[10]:D
-------------------------------------
  Pin max-delay slack:     5307 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[10]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[10]_CFG1C_TEST


Path 3
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[1]:D
-------------------------------------
Path min-delay slack:       -88 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[1]:D
-------------------------------------
  Pin max-delay slack:     5328 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[1]_CFG1C_TEST


Path 4
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[14]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[14]:D
-------------------------------------
Path min-delay slack:       -81 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[14]:D
-------------------------------------
  Pin max-delay slack:     4315 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[14]_CFG1D_TEST


Path 5
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[97]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[97]:D
-------------------------------------
Path min-delay slack:       -72 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[97]:D
-------------------------------------
  Pin max-delay slack:     4294 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[97]_CFG1A_TEST


Path 6
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[10]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[10]:D
-------------------------------------
Path min-delay slack:       -68 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[10]:D
-------------------------------------
  Pin max-delay slack:     4286 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[10]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[10]_CFG1D_TEST


Path 7
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[46]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[46]:D
-------------------------------------
Path min-delay slack:       -66 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[46]:D
-------------------------------------
  Pin max-delay slack:     5513 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[46]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[46]_CFG1C_TEST


Path 8
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[14]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[14]:D
-------------------------------------
Path min-delay slack:       -65 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[14]:D
-------------------------------------
  Pin max-delay slack:     4514 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[14]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[14]_CFG1C_TEST


Path 9
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[4]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[4]:D
-------------------------------------
Path min-delay slack:       -65 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[4]:D
-------------------------------------
  Pin max-delay slack:     4513 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[4]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[4]_CFG1C_TEST


Path 10
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[1]:D
-------------------------------------
Path min-delay slack:       -65 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[1]:D
-------------------------------------
  Pin max-delay slack:     4514 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[1]_CFG1C_TEST


Path 11
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[0]:D
-------------------------------------
Path min-delay slack:       -65 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[0]:D
-------------------------------------
  Pin max-delay slack:     4513 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[0]_CFG1C_TEST


Path 12
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[149]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[8]:D
-------------------------------------
Path min-delay slack:       -65 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[8]:D
-------------------------------------
  Pin max-delay slack:     4512 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[8]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[8]_CFG1D_TEST


Path 13
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/delay_line_sel_rd[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DELAY_LINE_SEL_RD[0]:D
-------------------------------------
Path min-delay slack:       -65 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DELAY_LINE_SEL_RD[0]:D
-------------------------------------
  Pin max-delay slack:     4513 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DELAY_LINE_SEL_RD[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DELAY_LINE_SEL_RD[0]_CFG1C_TEST


Path 14
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[1]:D
-------------------------------------
Path min-delay slack:       -65 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[1]:D
-------------------------------------
  Pin max-delay slack:     5513 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[1]_CFG1C_TEST


Path 15
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[17]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[17]:D
-------------------------------------
Path min-delay slack:       -65 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[17]:D
-------------------------------------
  Pin max-delay slack:     5512 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[17]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[17]_CFG1C_TEST


Path 16
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[8]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[9]:D
-------------------------------------
Path min-delay slack:       -65 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[9]:D
-------------------------------------
  Pin max-delay slack:     5512 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[9]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[9]_CFG1C_TEST


Path 17
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/IbsbI6oBxyu49iD8[8]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_254/ImCq:D
-------------------------------------
Path min-delay slack:       -65 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_254/ImCq:D
-------------------------------------
  Pin max-delay slack:     5512 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_254/ImCq_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_254/ImCq_CFG1C_TEST


Path 18
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/IbsbI6oBxyu49iD8[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_593/ImCq:D
-------------------------------------
Path min-delay slack:       -64 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_593/ImCq:D
-------------------------------------
  Pin max-delay slack:     4511 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_593/ImCq_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_593/ImCq_CFG1C_TEST


Path 19
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[79]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[79]:D
-------------------------------------
Path min-delay slack:       -64 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[79]:D
-------------------------------------
  Pin max-delay slack:     4511 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[79]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[79]_CFG1C_TEST


Path 20
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[15]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[15]:D
-------------------------------------
Path min-delay slack:       -64 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[15]:D
-------------------------------------
  Pin max-delay slack:     4511 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[15]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[15]_CFG1C_TEST


Path 21
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[0]:D
-------------------------------------
Path min-delay slack:       -64 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[0]:D
-------------------------------------
  Pin max-delay slack:     4515 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[0]_CFG1A_TEST


Path 22
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[1]:D
-------------------------------------
Path min-delay slack:       -64 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[1]:D
-------------------------------------
  Pin max-delay slack:     4512 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[1]_CFG1D_TEST


Path 23
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ioffx5kzfxxK2E[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ioffx5kzfxxK2E[4]:D
-------------------------------------
Path min-delay slack:       -64 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ioffx5kzfxxK2E[4]:D
-------------------------------------
  Pin max-delay slack:     5516 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ioffx5kzfxxK2E[4]_CFG1C_TEST


Path 24
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[9]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[10]:D
-------------------------------------
Path min-delay slack:       -64 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[10]:D
-------------------------------------
  Pin max-delay slack:     5511 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[10]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[10]_CFG1C_TEST


Path 25
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_195/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_195/ImCr:D
-------------------------------------
Path min-delay slack:       -64 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_195/ImCr:D
-------------------------------------
  Pin max-delay slack:     5516 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_195/ImCr_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_195/ImCr_CFG1C_TEST


Path 26
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_118/MSC_i_119/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_118/MSC_i_119/ImCr:D
-------------------------------------
Path min-delay slack:       -64 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_118/MSC_i_119/ImCr:D
-------------------------------------
  Pin max-delay slack:     5511 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_118/MSC_i_119/ImCr_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_118/MSC_i_119/ImCr_CFG1C_TEST


Path 27
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[21]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[21]:D
-------------------------------------
Path min-delay slack:       -63 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[21]:D
-------------------------------------
  Pin max-delay slack:     4509 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[21]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[21]_CFG1C_TEST


Path 28
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[0]:D
-------------------------------------
Path min-delay slack:       -63 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[0]:D
-------------------------------------
  Pin max-delay slack:     4513 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[0]_CFG1C_TEST


Path 29
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[120]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[10]:D
-------------------------------------
Path min-delay slack:       -63 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[10]:D
-------------------------------------
  Pin max-delay slack:     5509 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[10]_CFG1B_TEST


Path 30
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[4]:D
-------------------------------------
Path min-delay slack:       -63 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[4]:D
-------------------------------------
  Pin max-delay slack:     5516 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[4]_CFG1A_TEST


Path 31
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_179/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_179/ImCr:D
-------------------------------------
Path min-delay slack:       -63 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_179/ImCr:D
-------------------------------------
  Pin max-delay slack:     5516 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_179/ImCr_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_179/ImCr_CFG1C_TEST


Path 32
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[80]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[80]:D
-------------------------------------
Path min-delay slack:       -63 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[80]:D
-------------------------------------
  Pin max-delay slack:     5513 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[80]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[80]_CFG1C_TEST


Path 33
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[8]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[14]:D
-------------------------------------
Path min-delay slack:       -63 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[14]:D
-------------------------------------
  Pin max-delay slack:     4511 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[14]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[14]_CFG1C_TEST


Path 34
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[16]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[16]:D
-------------------------------------
Path min-delay slack:       -62 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[16]:D
-------------------------------------
  Pin max-delay slack:     4512 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[16]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[16]_CFG1C_TEST


Path 35
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqx6dtlofC12IJd6a0B9m5E5bpFae3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[0]:D
-------------------------------------
Path min-delay slack:       -62 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[0]:D
-------------------------------------
  Pin max-delay slack:     4507 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[0]_CFG1C_TEST


Path 36
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[72]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[2]:D
-------------------------------------
Path min-delay slack:       -62 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[2]:D
-------------------------------------
  Pin max-delay slack:     4511 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[2]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[2]_CFG1D_TEST


Path 37
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/IbsbI6oBxyu49iD8[5]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_162/ImCq:D
-------------------------------------
Path min-delay slack:       -62 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_162/ImCq:D
-------------------------------------
  Pin max-delay slack:     5512 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_162/ImCq_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_162/ImCq_CFG1C_TEST


Path 38
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[46]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[14]:D
-------------------------------------
Path min-delay slack:       -62 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[14]:D
-------------------------------------
  Pin max-delay slack:     5306 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[14]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[14]_CFG1D_TEST


Path 39
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[18]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[21]:D
-------------------------------------
Path min-delay slack:       -62 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[21]:D
-------------------------------------
  Pin max-delay slack:     4515 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[21]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[21]_CFG1C_TEST


Path 40
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[20]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[20]:D
-------------------------------------
Path min-delay slack:       -62 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[20]:C
-------------------------------------
  Pin max-delay slack:     4283 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[20]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[20]_CFG1C_TEST


Path 41
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IgrEe7GfcB3k2gt9oKva1ntgwhCj8H4JiurkdkH7:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IlICg5Cryn89haEfH67ssouyDIyAo0s5Cx7aaa7IpE86Dba:D
-------------------------------------
Path min-delay slack:       -61 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IlICg5Cryn89haEfH67ssouyDIyAo0s5Cx7aaa7IpE86Dba:D
-------------------------------------
  Pin max-delay slack:     4511 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IlICg5Cryn89haEfH67ssouyDIyAo0s5Cx7aaa7IpE86Dba_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IlICg5Cryn89haEfH67ssouyDIyAo0s5Cx7aaa7IpE86Dba_CFG1D_TEST


Path 42
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[0]:D
-------------------------------------
Path min-delay slack:       -61 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[0]:D
-------------------------------------
  Pin max-delay slack:     4504 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[0]_CFG1C_TEST


Path 43
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[0]:D
-------------------------------------
Path min-delay slack:       -61 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[0]:D
-------------------------------------
  Pin max-delay slack:     4515 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[0]_CFG1A_TEST


Path 44
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[126]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[126]:D
-------------------------------------
Path min-delay slack:       -61 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[126]:D
-------------------------------------
  Pin max-delay slack:     4505 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[126]_CFG1A_TEST


Path 45
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[1]:D
-------------------------------------
Path min-delay slack:       -61 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[1]:D
-------------------------------------
  Pin max-delay slack:     5517 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[1]_CFG1C_TEST


Path 46
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[1]:D
-------------------------------------
Path min-delay slack:       -61 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[1]:D
-------------------------------------
  Pin max-delay slack:     5503 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[1]_CFG1C_TEST


Path 47
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[122]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[122]:D
-------------------------------------
Path min-delay slack:       -61 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[122]:D
-------------------------------------
  Pin max-delay slack:     5509 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[122]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[122]_CFG1C_TEST


Path 48
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[124]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[14]:D
-------------------------------------
Path min-delay slack:       -61 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[14]:D
-------------------------------------
  Pin max-delay slack:     5503 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[14]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[14]_CFG1D_TEST


Path 49
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[5]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[6]:D
-------------------------------------
Path min-delay slack:       -61 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[6]:D
-------------------------------------
  Pin max-delay slack:     5512 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[6]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[6]_CFG1C_TEST


Path 50
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[124]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[33]:D
-------------------------------------
Path min-delay slack:       -61 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[33]:D
-------------------------------------
  Pin max-delay slack:     5507 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[33]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[33]_CFG1D_TEST


Path 51
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[78]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[78]:D
-------------------------------------
Path min-delay slack:       -61 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[78]:D
-------------------------------------
  Pin max-delay slack:     5508 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[78]_CFG1B_TEST


Path 52
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[12]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:D
-------------------------------------
Path min-delay slack:       -61 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:D
-------------------------------------
  Pin max-delay slack:     5500 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]_CFG1C_TEST


Path 53
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[18]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[18]:D
-------------------------------------
Path min-delay slack:       -60 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[18]:D
-------------------------------------
  Pin max-delay slack:     4511 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[18]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[18]_CFG1C_TEST


Path 54
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[16]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[16]:D
-------------------------------------
Path min-delay slack:       -60 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[16]:D
-------------------------------------
  Pin max-delay slack:     4510 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[16]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[16]_CFG1C_TEST


Path 55
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[0]:D
-------------------------------------
Path min-delay slack:       -60 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[0]:D
-------------------------------------
  Pin max-delay slack:     4512 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[0]_CFG1C_TEST


Path 56
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[0]:D
-------------------------------------
Path min-delay slack:       -60 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[0]:D
-------------------------------------
  Pin max-delay slack:     4503 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[0]_CFG1C_TEST


Path 57
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[0]:D
-------------------------------------
Path min-delay slack:       -60 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[0]:D
-------------------------------------
  Pin max-delay slack:     4512 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[0]_CFG1C_TEST


Path 58
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[1]:D
-------------------------------------
Path min-delay slack:       -60 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[1]:D
-------------------------------------
  Pin max-delay slack:     5516 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[1]_CFG1C_TEST


Path 59
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IDgmp42rcn5yncJGH7:D
-------------------------------------
Path min-delay slack:       -60 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IDgmp42rcn5yncJGH7:D
-------------------------------------
  Pin max-delay slack:     5512 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IDgmp42rcn5yncJGH7_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IDgmp42rcn5yncJGH7_CFG1C_TEST


Path 60
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJGG56l7[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJGJDsbc[0]:D
-------------------------------------
Path min-delay slack:       -60 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJGJDsbc[0]:D
-------------------------------------
  Pin max-delay slack:     5507 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJGJDsbc[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJGJDsbc[0]_CFG1C_TEST


Path 61
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IDgmp42rcn5yncJGH7:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IDgmp42rcn5yncJGH8:D
-------------------------------------
Path min-delay slack:       -60 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IDgmp42rcn5yncJGH8:D
-------------------------------------
  Pin max-delay slack:     5508 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IDgmp42rcn5yncJGH8_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IDgmp42rcn5yncJGH8_CFG1D_TEST


Path 62
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_248/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_248/ImCr:D
-------------------------------------
Path min-delay slack:       -60 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_248/ImCr:D
-------------------------------------
  Pin max-delay slack:     5510 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_248/ImCr_CFG1A_TEST


Path 63
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_112/IirmgHAwxo8ra2f8s[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlekCu1Fv1h6J8ltd31nFrm00Fhrb[0]:D
-------------------------------------
Path min-delay slack:       -60 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlekCu1Fv1h6J8ltd31nFrm00Fhrb[0]:D
-------------------------------------
  Pin max-delay slack:     5507 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlekCu1Fv1h6J8ltd31nFrm00Fhrb[0]_CFG1A_TEST


Path 64
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out[2]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[5]:D
-------------------------------------
Path min-delay slack:       -60 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[5]:D
-------------------------------------
  Pin max-delay slack:     5513 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[5]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[5]_CFG1C_TEST


Path 65
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_4/R_DATA_5_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[109]:D
-------------------------------------
Path min-delay slack:       -60 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[109]:D
-------------------------------------
  Pin max-delay slack:     5366 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[109]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[109]_CFG1C_TEST


Path 66
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[9]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][1]:D
-------------------------------------
Path min-delay slack:       -60 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][1]:D
-------------------------------------
  Pin max-delay slack:     4511 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][1]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][1]_CFG1D_TEST


Path 67
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/sDat[60]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[29]:D
-------------------------------------
Path min-delay slack:       -60 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[29]:D
-------------------------------------
  Pin max-delay slack:     4500 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[29]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[29]_CFG1C_TEST


Path 68
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[0]:D
-------------------------------------
Path min-delay slack:       -59 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[0]:D
-------------------------------------
  Pin max-delay slack:     4499 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[0]_CFG1C_TEST


Path 69
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[0]:D
-------------------------------------
Path min-delay slack:       -59 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[0]:D
-------------------------------------
  Pin max-delay slack:     4500 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[0]_CFG1C_TEST


Path 70
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[109]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[109]:D
-------------------------------------
Path min-delay slack:       -59 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[109]:D
-------------------------------------
  Pin max-delay slack:     4507 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[109]_CFG1C_TEST


Path 71
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[44]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[36]:D
-------------------------------------
Path min-delay slack:       -59 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[36]:D
-------------------------------------
  Pin max-delay slack:     4510 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[36]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[36]_CFG1D_TEST


Path 72
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9lF3iJzdDrc[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P0_OUT[1]:D
-------------------------------------
Path min-delay slack:       -59 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P0_OUT[1]:D
-------------------------------------
  Pin max-delay slack:     4498 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P0_OUT[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P0_OUT[1]_CFG1C_TEST


Path 73
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_246/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_246/ImCr:D
-------------------------------------
Path min-delay slack:       -59 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_246/ImCr:D
-------------------------------------
  Pin max-delay slack:     5504 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_246/ImCr_CFG1A_TEST


Path 74
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[25]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[25]:D
-------------------------------------
Path min-delay slack:       -59 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[25]:D
-------------------------------------
  Pin max-delay slack:     4499 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[25]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[25]_CFG1C_TEST


Path 75
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_561/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_561/ImCr:D
-------------------------------------
Path min-delay slack:       -58 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_561/ImCr:D
-------------------------------------
  Pin max-delay slack:     4511 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_561/ImCr_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_561/ImCr_CFG1C_TEST


Path 76
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpus1BJidLLoBlalmA[119]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[119]:D
-------------------------------------
Path min-delay slack:       -58 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[119]:D
-------------------------------------
  Pin max-delay slack:     4505 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[119]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[119]_CFG1D_TEST


Path 77
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[0]:D
-------------------------------------
Path min-delay slack:       -58 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[0]:D
-------------------------------------
  Pin max-delay slack:     4504 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[0]_CFG1D_TEST


Path 78
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[33]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[33]:D
-------------------------------------
Path min-delay slack:       -58 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[33]:D
-------------------------------------
  Pin max-delay slack:     4498 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[33]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[33]_CFG1C_TEST


Path 79
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[50]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[84]:D
-------------------------------------
Path min-delay slack:       -58 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[84]:D
-------------------------------------
  Pin max-delay slack:     4511 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[84]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[84]_CFG1C_TEST


Path 80
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[148]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[0]:D
-------------------------------------
Path min-delay slack:       -58 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[0]:D
-------------------------------------
  Pin max-delay slack:     4510 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[0]_CFG1C_TEST


Path 81
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[136]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[6]:D
-------------------------------------
Path min-delay slack:       -58 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[6]:D
-------------------------------------
  Pin max-delay slack:     4518 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[6]_CFG1A_TEST


Path 82
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RDDATA_EN_P3_OUT:D
-------------------------------------
Path min-delay slack:       -58 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RDDATA_EN_P3_OUT:D
-------------------------------------
  Pin max-delay slack:     4511 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RDDATA_EN_P3_OUT_CFG1C_TEST


Path 83
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[122]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[122]:D
-------------------------------------
Path min-delay slack:       -58 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[122]:D
-------------------------------------
  Pin max-delay slack:     4499 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[122]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[122]_CFG1D_TEST


Path 84
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_10/Ic4jjp3AKtw9hg3f40xhpJc:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[129]:D
-------------------------------------
Path min-delay slack:       -58 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[129]:D
-------------------------------------
  Pin max-delay slack:     5354 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[129]_CFG1A_TEST


Path 85
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[1]:D
-------------------------------------
Path min-delay slack:       -58 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[1]:D
-------------------------------------
  Pin max-delay slack:     5510 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[1]_CFG1D_TEST


Path 86
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[1]:D
-------------------------------------
Path min-delay slack:       -58 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[1]:D
-------------------------------------
  Pin max-delay slack:     5512 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[1]_CFG1C_TEST


Path 87
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[9]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[10]:D
-------------------------------------
Path min-delay slack:       -58 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[10]:D
-------------------------------------
  Pin max-delay slack:     5511 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[10]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[10]_CFG1C_TEST


Path 88
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[15]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[16]:D
-------------------------------------
Path min-delay slack:       -58 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[16]:D
-------------------------------------
  Pin max-delay slack:     5518 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[16]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[16]_CFG1C_TEST


Path 89
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[31]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[63]:D
-------------------------------------
Path min-delay slack:       -58 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[63]:D
-------------------------------------
  Pin max-delay slack:     5504 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[63]_CFG1A_TEST


Path 90
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_216/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_216/ImCr:D
-------------------------------------
Path min-delay slack:       -58 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_216/ImCr:D
-------------------------------------
  Pin max-delay slack:     5505 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_216/ImCr_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_216/ImCr_CFG1C_TEST


Path 91
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_197/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_197/ImCr:D
-------------------------------------
Path min-delay slack:       -58 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_197/ImCr:D
-------------------------------------
  Pin max-delay slack:     5507 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_197/ImCr_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_197/ImCr_CFG1C_TEST


Path 92
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[90]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[90]:D
-------------------------------------
Path min-delay slack:       -58 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[90]:D
-------------------------------------
  Pin max-delay slack:     5517 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[90]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[90]_CFG1C_TEST


Path 93
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[65]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[65]:D
-------------------------------------
Path min-delay slack:       -58 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[65]:D
-------------------------------------
  Pin max-delay slack:     5514 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[65]_CFG1A_TEST


Path 94
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[0]:D
-------------------------------------
Path min-delay slack:       -58 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[0]:D
-------------------------------------
  Pin max-delay slack:     5508 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[0]_CFG1C_TEST


Path 95
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[14]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][6]:D
-------------------------------------
Path min-delay slack:       -58 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][6]:D
-------------------------------------
  Pin max-delay slack:     4511 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][6]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][6]_CFG1C_TEST


Path 96
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/IbsbI6oBxyu49iD8[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_565/ImCq:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_565/ImCq:D
-------------------------------------
  Pin max-delay slack:     4514 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_565/ImCq_CFG1C_TEST


Path 97
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/Ify9w7A80hK79x3AInp08Eua8hy9ni31Jah9j8su:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_557/ImCq:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_557/ImCq:D
-------------------------------------
  Pin max-delay slack:     4513 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_557/ImCq_CFG1C_TEST


Path 98
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[8]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[8]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[8]:D
-------------------------------------
  Pin max-delay slack:     4515 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[8]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[8]_CFG1C_TEST


Path 99
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[3]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[3]:D
-------------------------------------
  Pin max-delay slack:     4507 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[3]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[3]_CFG1C_TEST


Path 100
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[8]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[8]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[8]:D
-------------------------------------
  Pin max-delay slack:     4513 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[8]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[8]_CFG1C_TEST


Path 101
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqx6dtlofC12IJd6a0B9m5E5bpFae3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[0]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[0]:D
-------------------------------------
  Pin max-delay slack:     4506 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[0]_CFG1C_TEST


Path 102
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[0]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[0]:D
-------------------------------------
  Pin max-delay slack:     4499 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[0]_CFG1C_TEST


Path 103
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[1]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[1]:D
-------------------------------------
  Pin max-delay slack:     4509 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[1]_CFG1C_TEST


Path 104
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5yKwgpyE37zjBlJyDKb2rnnKq5n[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[1]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[1]:D
-------------------------------------
  Pin max-delay slack:     4514 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[1]_CFG1C_TEST


Path 105
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[84]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[98]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[98]:D
-------------------------------------
  Pin max-delay slack:     4508 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[98]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[98]_CFG1C_TEST


Path 106
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[82]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[82]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[82]:D
-------------------------------------
  Pin max-delay slack:     4512 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[82]_CFG1C_TEST


Path 107
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[18]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[86]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[86]:D
-------------------------------------
  Pin max-delay slack:     4514 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[86]_CFG1A_TEST


Path 108
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrb[6]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[6]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[6]:D
-------------------------------------
  Pin max-delay slack:     4496 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[6]_CFG1A_TEST


Path 109
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[55]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[55]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[55]:D
-------------------------------------
  Pin max-delay slack:     4496 ps
  Min-delay inserted:       532 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[55]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[55]_CFG1D_TEST


Path 110
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[102]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[102]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[102]:D
-------------------------------------
  Pin max-delay slack:     4496 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[102]_CFG1B_TEST


Path 111
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:D
-------------------------------------
  Pin max-delay slack:     4516 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]_CFG1A_TEST


Path 112
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[1]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[1]:D
-------------------------------------
  Pin max-delay slack:     5508 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[1]_CFG1C_TEST


Path 113
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[0]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[0]:D
-------------------------------------
  Pin max-delay slack:     5514 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[0]_CFG1C_TEST


Path 114
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[18]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[19]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[19]:D
-------------------------------------
  Pin max-delay slack:     5508 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[19]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[19]_CFG1C_TEST


Path 115
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[17]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[18]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[18]:D
-------------------------------------
  Pin max-delay slack:     5514 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[18]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[18]_CFG1C_TEST


Path 116
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[13]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[14]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[14]:D
-------------------------------------
  Pin max-delay slack:     5513 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[14]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[14]_CFG1C_TEST


Path 117
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[108]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[32]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[32]:D
-------------------------------------
  Pin max-delay slack:     5497 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[32]_CFG1A_TEST


Path 118
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/IbsbI6oBxyu49iD8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_237/ImCq:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_237/ImCq:D
-------------------------------------
  Pin max-delay slack:     5515 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_237/ImCq_CFG1A_TEST


Path 119
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_221/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_221/ImCr:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_221/ImCr:D
-------------------------------------
  Pin max-delay slack:     5516 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_221/ImCr_CFG1A_TEST


Path 120
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[30]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[30]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[30]:D
-------------------------------------
  Pin max-delay slack:     5507 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[30]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[30]_CFG1C_TEST


Path 121
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[87]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[87]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[87]:D
-------------------------------------
  Pin max-delay slack:     5510 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[87]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[87]_CFG1C_TEST


Path 122
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[15]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:D
-------------------------------------
  Pin max-delay slack:     5512 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]_CFG1C_TEST


Path 123
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_raddr[0]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[0]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[0]:D
-------------------------------------
  Pin max-delay slack:     4507 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[0]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[0]_CFG1C_TEST


Path 124
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/mem_address_o[1]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[1]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[1]:D
-------------------------------------
  Pin max-delay slack:     4503 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[1]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[1]_CFG1C_TEST


Path 125
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[17]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][1]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][1]:D
-------------------------------------
  Pin max-delay slack:     4504 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][1]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][1]_CFG1C_TEST


Path 126
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat[42]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[11]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[11]:D
-------------------------------------
  Pin max-delay slack:     4513 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[11]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[11]_CFG1C_TEST


Path 127
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s1[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s2[1]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s2[1]:D
-------------------------------------
  Pin max-delay slack:     4514 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s2[1]_CFG1A_TEST


Path 128
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s1[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s2[1]:D
-------------------------------------
Path min-delay slack:       -57 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s2[1]:D
-------------------------------------
  Pin max-delay slack:     4513 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s2[1]_CFG1C_TEST


Path 129
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_574/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_574/ImCr:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_574/ImCr:D
-------------------------------------
  Pin max-delay slack:     4513 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_574/ImCr_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_574/ImCr_CFG1C_TEST


Path 130
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_502/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_502/ImCr:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_502/ImCr:D
-------------------------------------
  Pin max-delay slack:     4506 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_502/ImCr_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_502/ImCr_CFG1C_TEST


Path 131
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_486/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_486/ImCr:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_486/ImCr:D
-------------------------------------
  Pin max-delay slack:     4506 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_486/ImCr_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_486/ImCr_CFG1C_TEST


Path 132
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_484/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_484/ImCr:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_484/ImCr:D
-------------------------------------
  Pin max-delay slack:     4504 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_484/ImCr_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_484/ImCr_CFG1C_TEST


Path 133
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[1]:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[1]:D
-------------------------------------
  Pin max-delay slack:     4502 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[1]_CFG1C_TEST


Path 134
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[1]:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[1]:D
-------------------------------------
  Pin max-delay slack:     4512 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[1]_CFG1C_TEST


Path 135
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_438/IcA1oEuqewhDA[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_438/IcA1oEuqewhDA[2]:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_438/IcA1oEuqewhDA[2]:D
-------------------------------------
  Pin max-delay slack:     4512 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_438/IcA1oEuqewhDA[2]_CFG1A_TEST


Path 136
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[1]:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[1]:D
-------------------------------------
  Pin max-delay slack:     4512 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[1]_CFG1C_TEST


Path 137
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[1]:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[1]:D
-------------------------------------
  Pin max-delay slack:     4514 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[1]_CFG1C_TEST


Path 138
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[38]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[119]:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[119]:D
-------------------------------------
  Pin max-delay slack:     4506 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[119]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[119]_CFG1C_TEST


Path 139
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[38]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[38]:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[38]:D
-------------------------------------
  Pin max-delay slack:     4505 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[38]_CFG1D_TEST


Path 140
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[1]:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[1]:D
-------------------------------------
  Pin max-delay slack:     5503 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[1]_CFG1C_TEST


Path 141
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[0]:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[0]:D
-------------------------------------
  Pin max-delay slack:     5506 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[0]_CFG1C_TEST


Path 142
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[0]:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[0]:D
-------------------------------------
  Pin max-delay slack:     5506 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[0]_CFG1C_TEST


Path 143
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[5]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[6]:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[6]:D
-------------------------------------
  Pin max-delay slack:     5502 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[6]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[6]_CFG1C_TEST


Path 144
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[107]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[24]:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[24]:D
-------------------------------------
  Pin max-delay slack:     5493 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[24]_CFG1B_TEST


Path 145
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[10]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[10]:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[10]:D
-------------------------------------
  Pin max-delay slack:     5501 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[10]_CFG1B_TEST


Path 146
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_177/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_177/ImCr:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_177/ImCr:D
-------------------------------------
  Pin max-delay slack:     5503 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_177/ImCr_CFG1A_TEST


Path 147
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[54]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[54]:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[54]:D
-------------------------------------
  Pin max-delay slack:     5506 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[54]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[54]_CFG1C_TEST


Path 148
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[31]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[31]:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[31]:D
-------------------------------------
  Pin max-delay slack:     5506 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[31]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[31]_CFG1C_TEST


Path 149
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[33]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[33]:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[33]:D
-------------------------------------
  Pin max-delay slack:     5506 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[33]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[33]_CFG1C_TEST


Path 150
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/data_0[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/data_1[0]:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/data_1[0]:D
-------------------------------------
  Pin max-delay slack:     5500 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/data_1[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/data_1[0]_CFG1C_TEST


Path 151
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[125]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[125]:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[125]:D
-------------------------------------
  Pin max-delay slack:     5499 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[125]_CFG1A_TEST


Path 152
-------------------------------------
From: PCIe_EP_0/sw_debounce_0/switch_debounce[2].deb/interrupt_reg2:CLK
  To: PCIe_EP_0/sw_debounce_0/switch_debounce[2].deb/interrupt_reg3:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: PCIe_EP_0/sw_debounce_0/switch_debounce[2].deb/interrupt_reg3:D
-------------------------------------
  Pin max-delay slack:     4507 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PCIe_EP_0/sw_debounce_0/switch_debounce[2].deb/interrupt_reg3_CFG1D_TEST


Path 153
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[30]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[36]:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[36]:D
-------------------------------------
  Pin max-delay slack:     4506 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[36]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[36]_CFG1C_TEST


Path 154
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[8]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][0]:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][0]:D
-------------------------------------
  Pin max-delay slack:     4506 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][0]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][0]_CFG1C_TEST


Path 155
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[4]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[0]:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[0]:D
-------------------------------------
  Pin max-delay slack:     4506 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[0]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[0]_CFG1C_TEST


Path 156
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_f1:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:D
-------------------------------------
Path min-delay slack:       -56 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:D
-------------------------------------
  Pin max-delay slack:     4510 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_CFG1D_TEST


Path 157
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_450/IbxnlFh5A6Hn3Hcs[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_450/IbxnlFh5A6Hn3Hcs[1]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_450/IbxnlFh5A6Hn3Hcs[1]:D
-------------------------------------
  Pin max-delay slack:     4507 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_450/IbxnlFh5A6Hn3Hcs[1]_CFG1D_TEST


Path 158
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[1]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[1]:D
-------------------------------------
  Pin max-delay slack:     4499 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[1]_CFG1C_TEST


Path 159
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5yKwgpyE37zjBlJyDKb2rnnKq5n[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[1]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[1]:D
-------------------------------------
  Pin max-delay slack:     4506 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[1]_CFG1D_TEST


Path 160
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[0]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[0]:D
-------------------------------------
  Pin max-delay slack:     4493 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[0]_CFG1A_TEST


Path 161
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[1]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[1]:D
-------------------------------------
  Pin max-delay slack:     4503 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[1]_CFG1C_TEST


Path 162
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ioffx5kzfxxK2E[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ioffx5kzfxxK2E[3]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ioffx5kzfxxK2E[3]:D
-------------------------------------
  Pin max-delay slack:     4498 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ioffx5kzfxxK2E[3]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ioffx5kzfxxK2E[3]_CFG1C_TEST


Path 163
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[3]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[3]:D
-------------------------------------
  Pin max-delay slack:     4509 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[3]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[3]_CFG1C_TEST


Path 164
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ic4KvtGmqtBmA:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Iofh8kbrDzwAbc:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Iofh8kbrDzwAbc:D
-------------------------------------
  Pin max-delay slack:     4507 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Iofh8kbrDzwAbc_CFG1D_TEST


Path 165
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[16]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[70]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[70]:D
-------------------------------------
  Pin max-delay slack:     4499 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[70]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[70]_CFG1C_TEST


Path 166
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9lF3iJzdDrc[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P0_OUT[1]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P0_OUT[1]:D
-------------------------------------
  Pin max-delay slack:     4497 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P0_OUT[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P0_OUT[1]_CFG1C_TEST


Path 167
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[23]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[23]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[23]:D
-------------------------------------
  Pin max-delay slack:     4504 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[23]_CFG1D_TEST


Path 168
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:SLn
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:SLn
-------------------------------------
  Pin max-delay slack:     4169 ps
  Min-delay inserted:       425 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]_CFG1C_TEST


Path 169
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[3]:SLn
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[3]:SLn
-------------------------------------
  Pin max-delay slack:     4170 ps
  Min-delay inserted:       425 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]_CFG1C_TEST


Path 170
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[0]:SLn
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[0]:SLn
-------------------------------------
  Pin max-delay slack:     4172 ps
  Min-delay inserted:       425 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]_CFG1C_TEST


Path 171
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[1]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[1]:D
-------------------------------------
  Pin max-delay slack:     5505 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[1]_CFG1C_TEST


Path 172
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[125]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[125]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[125]:D
-------------------------------------
  Pin max-delay slack:     5499 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[125]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[125]_CFG1C_TEST


Path 173
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[106]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IhqioI9lF3iJzdDrb[0]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IhqioI9lF3iJzdDrb[0]:D
-------------------------------------
  Pin max-delay slack:     5500 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IhqioI9lF3iJzdDrb[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IhqioI9lF3iJzdDrb[0]_CFG1C_TEST


Path 174
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[13]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[14]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[14]:D
-------------------------------------
  Pin max-delay slack:     5503 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[14]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[14]_CFG1C_TEST


Path 175
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[12]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[13]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[13]:D
-------------------------------------
  Pin max-delay slack:     5503 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[13]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[13]_CFG1C_TEST


Path 176
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[110]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[48]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[48]:D
-------------------------------------
  Pin max-delay slack:     5498 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[48]_CFG1A_TEST


Path 177
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[1]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[1]:D
-------------------------------------
  Pin max-delay slack:     5501 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[1]_CFG1C_TEST


Path 178
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_160/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_160/ImCr:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_160/ImCr:D
-------------------------------------
  Pin max-delay slack:     5498 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_160/ImCr_CFG1D_TEST


Path 179
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[68]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[68]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[68]:D
-------------------------------------
  Pin max-delay slack:     5504 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[68]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[68]_CFG1C_TEST


Path 180
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[29]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[29]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[29]:D
-------------------------------------
  Pin max-delay slack:     5503 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[29]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[29]_CFG1C_TEST


Path 181
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[71]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[71]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[71]:D
-------------------------------------
  Pin max-delay slack:     5505 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[71]_CFG1D_TEST


Path 182
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/Ixiw6cwgAcz:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_117/ImCq:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_117/ImCq:D
-------------------------------------
  Pin max-delay slack:     5500 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_117/ImCq_CFG1D_TEST


Path 183
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[37]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[5]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[5]:D
-------------------------------------
  Pin max-delay slack:     5505 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[5]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[5]_CFG1C_TEST


Path 184
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_Z[52]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[56]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[56]:D
-------------------------------------
  Pin max-delay slack:     4498 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[56]_CFG1A_TEST
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[56]_CFG1C_TEST


Path 185
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_Z[42]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[46]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[46]:D
-------------------------------------
  Pin max-delay slack:     4509 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[46]_CFG1A_TEST
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[46]_CFG1C_TEST


Path 186
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[18]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[24]:D
-------------------------------------
Path min-delay slack:       -55 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[24]:D
-------------------------------------
  Pin max-delay slack:     4504 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[24]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[24]_CFG1C_TEST


Path 187
-------------------------------------
From: PF_RESET_0/PF_RESET_0/dff_0:CLK
  To: PF_RESET_0/PF_RESET_0/dff_1_rep:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_RESET_0/PF_RESET_0/dff_1_rep:D
-------------------------------------
  Pin max-delay slack:     4506 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_RESET_0/PF_RESET_0/dff_1_rep_CFG1A_TEST
      mdr_PF_RESET_0/PF_RESET_0/dff_1_rep_CFG1C_TEST


Path 188
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_485/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_485/ImCr:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_485/ImCr:D
-------------------------------------
  Pin max-delay slack:     4511 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_485/ImCr_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_485/ImCr_CFG1C_TEST


Path 189
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[9]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[9]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[9]:D
-------------------------------------
  Pin max-delay slack:     4510 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[9]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[9]_CFG1C_TEST


Path 190
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[65]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[65]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[65]:D
-------------------------------------
  Pin max-delay slack:     4511 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[65]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[65]_CFG1C_TEST


Path 191
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[11]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[11]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[11]:D
-------------------------------------
  Pin max-delay slack:     4507 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[11]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[11]_CFG1C_TEST


Path 192
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[7]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[7]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[7]:D
-------------------------------------
  Pin max-delay slack:     4506 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[7]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[7]_CFG1C_TEST


Path 193
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[26]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[26]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[26]:D
-------------------------------------
  Pin max-delay slack:     4507 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[26]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[26]_CFG1C_TEST


Path 194
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[22]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[22]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[22]:D
-------------------------------------
  Pin max-delay slack:     4492 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[22]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[22]_CFG1C_TEST


Path 195
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[1]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[1]:D
-------------------------------------
  Pin max-delay slack:     4510 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[1]_CFG1C_TEST


Path 196
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[0]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[0]:D
-------------------------------------
  Pin max-delay slack:     4500 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[0]_CFG1A_TEST


Path 197
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5yKwgpyE37zjBlJyDKb2rnnKq5n[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[0]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[0]:D
-------------------------------------
  Pin max-delay slack:     4492 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[0]_CFG1C_TEST


Path 198
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[0]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[0]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[0]_CFG1C_TEST


Path 199
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[117]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[117]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[117]:D
-------------------------------------
  Pin max-delay slack:     4493 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[117]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[117]_CFG1C_TEST


Path 200
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[76]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[34]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[34]:D
-------------------------------------
  Pin max-delay slack:     4491 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[34]_CFG1C_TEST


Path 201
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[14]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[54]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[54]:D
-------------------------------------
  Pin max-delay slack:     4501 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[54]_CFG1D_TEST


Path 202
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrb[9]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[9]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[9]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[9]_CFG1A_TEST


Path 203
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9qlzj1kwjgs:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_WE_N_P0_OUT:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_WE_N_P0_OUT:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_WE_N_P0_OUT_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_WE_N_P0_OUT_CFG1C_TEST


Path 204
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[5]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[5]:D
-------------------------------------
  Pin max-delay slack:     4491 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[5]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[5]_CFG1C_TEST


Path 205
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[1]:SLn
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[1]:SLn
-------------------------------------
  Pin max-delay slack:     4169 ps
  Min-delay inserted:       425 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]_CFG1C_TEST


Path 206
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[2]:SLn
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[2]:SLn
-------------------------------------
  Pin max-delay slack:     4169 ps
  Min-delay inserted:       425 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]_CFG1C_TEST


Path 207
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[1]:SLn
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[1]:SLn
-------------------------------------
  Pin max-delay slack:     4170 ps
  Min-delay inserted:       425 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]_CFG1C_TEST


Path 208
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:D
-------------------------------------
  Pin max-delay slack:     4491 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]_CFG1D_TEST


Path 209
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[0]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[0]:D
-------------------------------------
  Pin max-delay slack:     5508 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[0]_CFG1C_TEST


Path 210
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[33]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[33]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[33]:D
-------------------------------------
  Pin max-delay slack:     5491 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[33]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[33]_CFG1C_TEST


Path 211
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[121]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[121]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[121]:D
-------------------------------------
  Pin max-delay slack:     5491 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[121]_CFG1A_TEST


Path 212
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[33]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJGG56l7[0]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJGG56l7[0]:D
-------------------------------------
  Pin max-delay slack:     5493 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJGG56l7[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJGG56l7[0]_CFG1C_TEST


Path 213
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[112]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[2]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[2]:D
-------------------------------------
  Pin max-delay slack:     5498 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[2]_CFG1A_TEST


Path 214
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[4]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[4]:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[4]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[4]_CFG1C_TEST


Path 215
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[7]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[8]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[8]:D
-------------------------------------
  Pin max-delay slack:     5490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[8]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[8]_CFG1C_TEST


Path 216
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[15]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[16]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[16]:D
-------------------------------------
  Pin max-delay slack:     5490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[16]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[16]_CFG1C_TEST


Path 217
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib1k6lb7zkJLj9IE[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib1k6lb7zkJLj9IE[3]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib1k6lb7zkJLj9IE[3]:D
-------------------------------------
  Pin max-delay slack:     5506 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib1k6lb7zkJLj9IE[3]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib1k6lb7zkJLj9IE[3]_CFG1C_TEST


Path 218
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[52]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[100]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[100]:D
-------------------------------------
  Pin max-delay slack:     5502 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[100]_CFG1A_TEST


Path 219
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[152]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dfi_wrdata_en_p3_reg:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dfi_wrdata_en_p3_reg:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dfi_wrdata_en_p3_reg_CFG1A_TEST


Path 220
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/IbsbI6oBxyu49iD8[10]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_178/ImCq:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_178/ImCq:D
-------------------------------------
  Pin max-delay slack:     5492 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_178/ImCq_CFG1A_TEST


Path 221
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[65]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[65]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[65]:D
-------------------------------------
  Pin max-delay slack:     5510 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[65]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[65]_CFG1C_TEST


Path 222
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[40]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[40]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[40]:D
-------------------------------------
  Pin max-delay slack:     5490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[40]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[40]_CFG1C_TEST


Path 223
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[62]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[62]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[62]:D
-------------------------------------
  Pin max-delay slack:     5501 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[62]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[62]_CFG1C_TEST


Path 224
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[79]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[79]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[79]:D
-------------------------------------
  Pin max-delay slack:     5491 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[79]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[79]_CFG1C_TEST


Path 225
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[46]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[46]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[46]:D
-------------------------------------
  Pin max-delay slack:     5508 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[46]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[46]_CFG1C_TEST


Path 226
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg[3]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[3]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[3]:D
-------------------------------------
  Pin max-delay slack:     5504 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[3]_CFG1A_TEST


Path 227
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[3]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[3]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[3]:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[3]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[3]_CFG1C_TEST


Path 228
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[27]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[27]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[27]:D
-------------------------------------
  Pin max-delay slack:     4491 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[27]_CFG1D_TEST


Path 229
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[1]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[1]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[1]:D
-------------------------------------
  Pin max-delay slack:     4491 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[1]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[1]_CFG1C_TEST


Path 230
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_raddr[7]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[7]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[7]:D
-------------------------------------
  Pin max-delay slack:     4510 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[7]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[7]_CFG1C_TEST


Path 231
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[26]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[3][2]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[3][2]:D
-------------------------------------
  Pin max-delay slack:     4506 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[3][2]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[3][2]_CFG1C_TEST


Path 232
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[11]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][3]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][3]:D
-------------------------------------
  Pin max-delay slack:     4511 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][3]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][3]_CFG1C_TEST


Path 233
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s1[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2[0]:D
-------------------------------------
Path min-delay slack:       -54 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2[0]:D
-------------------------------------
  Pin max-delay slack:     5492 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2[0]_CFG1A_TEST


Path 234
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/IbsbI6oBxyu49iD8[6]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_586/ImCq:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_586/ImCq:D
-------------------------------------
  Pin max-delay slack:     4507 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_586/ImCq_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_586/ImCq_CFG1C_TEST


Path 235
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/IbsbI6oBxyu49iD8[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_592/ImCq:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_592/ImCq:D
-------------------------------------
  Pin max-delay slack:     4487 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_592/ImCq_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_592/ImCq_CFG1C_TEST


Path 236
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[89]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[89]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[89]:D
-------------------------------------
  Pin max-delay slack:     4513 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[89]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[89]_CFG1C_TEST


Path 237
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[4]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[4]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[4]:D
-------------------------------------
  Pin max-delay slack:     4506 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[4]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[4]_CFG1C_TEST


Path 238
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[19]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[19]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[19]:D
-------------------------------------
  Pin max-delay slack:     4487 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[19]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[19]_CFG1C_TEST


Path 239
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[13]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[13]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[13]:D
-------------------------------------
  Pin max-delay slack:     4487 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[13]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[13]_CFG1C_TEST


Path 240
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[79]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[79]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[79]:D
-------------------------------------
  Pin max-delay slack:     4500 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[79]_CFG1A_TEST


Path 241
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/Ixiw6cwgAcz:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_455/ImCq:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_455/ImCq:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_455/ImCq_CFG1D_TEST


Path 242
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[1]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[1]:D
-------------------------------------
  Pin max-delay slack:     4492 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[1]_CFG1D_TEST


Path 243
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[0]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[0]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[0]_CFG1C_TEST


Path 244
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[1]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[1]:D
-------------------------------------
  Pin max-delay slack:     4489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[1]_CFG1C_TEST


Path 245
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[1]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[1]:D
-------------------------------------
  Pin max-delay slack:     4505 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[1]_CFG1C_TEST


Path 246
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[0]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[0]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[0]_CFG1A_TEST


Path 247
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[1]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[1]:D
-------------------------------------
  Pin max-delay slack:     4507 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[1]_CFG1C_TEST


Path 248
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[0]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[0]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[0]_CFG1C_TEST


Path 249
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[0]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[0]:D
-------------------------------------
  Pin max-delay slack:     4491 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[0]_CFG1C_TEST


Path 250
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[1]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[1]:D
-------------------------------------
  Pin max-delay slack:     4505 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[1]_CFG1C_TEST


Path 251
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[0]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[0]:D
-------------------------------------
  Pin max-delay slack:     4491 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[0]_CFG1A_TEST


Path 252
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[0]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[0]:D
-------------------------------------
  Pin max-delay slack:     4487 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[0]_CFG1C_TEST


Path 253
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[120]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[120]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[120]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[120]_CFG1C_TEST


Path 254
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[112]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[112]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[112]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[112]_CFG1B_TEST


Path 255
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[33]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Ieq7r9tgFlhcEJGJDsbb[0]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Ieq7r9tgFlhcEJGJDsbb[0]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Ieq7r9tgFlhcEJGJDsbb[0]_CFG1D_TEST


Path 256
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Ieq7r9tgFlhcEJHegB17[0]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Ieq7r9tgFlhcEJHegB17[0]:D
-------------------------------------
  Pin max-delay slack:     4491 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Ieq7r9tgFlhcEJHegB17[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Ieq7r9tgFlhcEJHegB17[0]_CFG1C_TEST


Path 257
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[57]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[13]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[13]:D
-------------------------------------
  Pin max-delay slack:     4508 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[13]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[13]_CFG1C_TEST


Path 258
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[43]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[28]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[28]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[28]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[28]_CFG1C_TEST


Path 259
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[36]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[103]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[103]:D
-------------------------------------
  Pin max-delay slack:     4499 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[103]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[103]_CFG1C_TEST


Path 260
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[22]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[118]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[118]:D
-------------------------------------
  Pin max-delay slack:     4489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[118]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[118]_CFG1C_TEST


Path 261
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[19]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[94]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[94]:D
-------------------------------------
  Pin max-delay slack:     4508 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[94]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[94]_CFG1C_TEST


Path 262
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[151]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[9]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[9]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[9]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[9]_CFG1C_TEST


Path 263
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[141]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[12]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[12]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[12]_CFG1C_TEST


Path 264
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[139]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[15]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[15]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[15]_CFG1C_TEST


Path 265
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[120]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[1]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[1]:D
-------------------------------------
  Pin max-delay slack:     4508 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[1]_CFG1C_TEST


Path 266
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[117]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[104]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[104]:D
-------------------------------------
  Pin max-delay slack:     4506 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[104]_CFG1D_TEST


Path 267
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[112]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[64]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[64]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[64]_CFG1C_TEST


Path 268
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[104]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[0]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[0]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[0]_CFG1C_TEST


Path 269
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_0:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_1:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_1:D
-------------------------------------
  Pin max-delay slack:     4508 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_1_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_1_CFG1C_TEST


Path 270
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[4]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[4]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[4]_CFG1A_TEST


Path 271
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_out[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[2]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[2]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[2]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[2]_CFG1C_TEST


Path 272
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int[8]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[8]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[8]:D
-------------------------------------
  Pin max-delay slack:     4491 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[8]_CFG1C_TEST


Path 273
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq9ekhn9GCuDm77rg991L7cbFq9Jowr[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[147]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[147]:D
-------------------------------------
  Pin max-delay slack:     5492 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[147]_CFG1A_TEST


Path 274
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[1]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[1]:D
-------------------------------------
  Pin max-delay slack:     5507 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[1]_CFG1C_TEST


Path 275
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[1]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[1]:D
-------------------------------------
  Pin max-delay slack:     5491 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[1]_CFG1C_TEST


Path 276
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[118]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[118]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[118]:D
-------------------------------------
  Pin max-delay slack:     5490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[118]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[118]_CFG1C_TEST


Path 277
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[22]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[23]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[23]:D
-------------------------------------
  Pin max-delay slack:     5490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[23]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[23]_CFG1C_TEST


Path 278
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[15]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[16]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[16]:D
-------------------------------------
  Pin max-delay slack:     5507 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[16]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[16]_CFG1C_TEST


Path 279
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[19]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[20]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[20]:D
-------------------------------------
  Pin max-delay slack:     5491 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[20]_CFG1D_TEST


Path 280
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[11]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[12]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[12]:D
-------------------------------------
  Pin max-delay slack:     5491 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[12]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[12]_CFG1C_TEST


Path 281
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_89/MSC_i_90/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_89/MSC_i_90/ImCr:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_89/MSC_i_90/ImCr:D
-------------------------------------
  Pin max-delay slack:     5491 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_89/MSC_i_90/ImCr_CFG1A_TEST


Path 282
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJHaLdCr[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJHaLdCs[0]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJHaLdCs[0]:D
-------------------------------------
  Pin max-delay slack:     5492 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJHaLdCs[0]_CFG1B_TEST


Path 283
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_198/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_198/ImCr:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_198/ImCr:D
-------------------------------------
  Pin max-delay slack:     5506 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_198/ImCr_CFG1A_TEST


Path 284
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_185/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_185/ImCr:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_185/ImCr:D
-------------------------------------
  Pin max-delay slack:     5491 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_185/ImCr_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_185/ImCr_CFG1C_TEST


Path 285
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/IbsbI6oBxyu49iD8[6]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_175/ImCq:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_175/ImCq:D
-------------------------------------
  Pin max-delay slack:     5491 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_175/ImCq_CFG1B_TEST


Path 286
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_163/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_163/ImCr:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_163/ImCr:D
-------------------------------------
  Pin max-delay slack:     5491 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_163/ImCr_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_163/ImCr_CFG1C_TEST


Path 287
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/IbsbI6oBxyu49iD8[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_144/ImCq:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_144/ImCq:D
-------------------------------------
  Pin max-delay slack:     5492 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_144/ImCq_CFG1C_TEST


Path 288
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[43]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[43]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[43]:D
-------------------------------------
  Pin max-delay slack:     5507 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[43]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[43]_CFG1C_TEST


Path 289
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[41]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[41]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[41]:D
-------------------------------------
  Pin max-delay slack:     5505 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[41]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[41]_CFG1C_TEST


Path 290
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[85]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[85]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[85]:D
-------------------------------------
  Pin max-delay slack:     5505 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[85]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[85]_CFG1C_TEST


Path 291
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[72]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[72]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[72]:D
-------------------------------------
  Pin max-delay slack:     5491 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[72]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[72]_CFG1C_TEST


Path 292
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_112/IbxnlFh5A6Hn3Hcs[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_112/IbxnlFh5A6Hn3Hcs[2]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_112/IbxnlFh5A6Hn3Hcs[2]:D
-------------------------------------
  Pin max-delay slack:     5505 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_112/IbxnlFh5A6Hn3Hcs[2]_CFG1A_TEST


Path 293
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[11]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]_CFG1C_TEST


Path 294
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/delay_line_sel_rd[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DELAY_LINE_SEL_RD[0]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DELAY_LINE_SEL_RD[0]:D
-------------------------------------
  Pin max-delay slack:     5490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DELAY_LINE_SEL_RD[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DELAY_LINE_SEL_RD[0]_CFG1C_TEST


Path 295
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_raddr[1]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[1]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[1]:D
-------------------------------------
  Pin max-delay slack:     4506 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[1]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[1]_CFG1C_TEST


Path 296
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[7]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][7]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][7]:D
-------------------------------------
  Pin max-delay slack:     4492 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][7]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][7]_CFG1C_TEST


Path 297
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[5]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][5]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][5]:D
-------------------------------------
  Pin max-delay slack:     4491 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][5]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][5]_CFG1C_TEST


Path 298
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[20]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[2][4]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[2][4]:D
-------------------------------------
  Pin max-delay slack:     4506 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[2][4]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[2][4]_CFG1C_TEST


Path 299
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[10]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][2]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][2]:D
-------------------------------------
  Pin max-delay slack:     4506 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][2]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][2]_CFG1C_TEST


Path 300
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[7]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[3]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[3]:D
-------------------------------------
  Pin max-delay slack:     4507 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[3]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[3]_CFG1C_TEST


Path 301
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[62]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[52]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[52]:D
-------------------------------------
  Pin max-delay slack:     4506 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[52]_CFG1B_TEST


Path 302
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s1[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s2[1]:D
-------------------------------------
Path min-delay slack:       -53 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s2[1]:D
-------------------------------------
  Pin max-delay slack:     5508 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s2[1]_CFG1D_TEST


Path 303
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/IbsbI6oBxyu49iD8[5]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_575/ImCq:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_575/ImCq:D
-------------------------------------
  Pin max-delay slack:     4504 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_575/ImCq_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_575/ImCq_CFG1C_TEST


Path 304
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/IbsbI6oBxyu49iD8[4]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_549/MSC_i_551/ImCq:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_549/MSC_i_551/ImCq:D
-------------------------------------
  Pin max-delay slack:     4503 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_549/MSC_i_551/ImCq_CFG1A_TEST


Path 305
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[30]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[30]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[30]:D
-------------------------------------
  Pin max-delay slack:     4505 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[30]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[30]_CFG1C_TEST


Path 306
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[63]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[63]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[63]:D
-------------------------------------
  Pin max-delay slack:     4497 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[63]_CFG1A_TEST


Path 307
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/Ih4p8srEpJBbzGII7[10]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/Ieq2lehK8b[10]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/Ieq2lehK8b[10]:D
-------------------------------------
  Pin max-delay slack:     4504 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/Ieq2lehK8b[10]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/Ieq2lehK8b[10]_CFG1C_TEST


Path 308
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[3]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[3]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[3]_CFG1B_TEST


Path 309
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[1]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[1]:D
-------------------------------------
  Pin max-delay slack:     4491 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[1]_CFG1C_TEST


Path 310
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[0]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[0]:D
-------------------------------------
  Pin max-delay slack:     4489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[0]_CFG1C_TEST


Path 311
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[0]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[0]:D
-------------------------------------
  Pin max-delay slack:     4489 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[0]_CFG1B_TEST


Path 312
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[0]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[0]:D
-------------------------------------
  Pin max-delay slack:     4505 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[0]_CFG1C_TEST


Path 313
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5zglFxrgoiJfKnyu9J7y9e9eFA3[0]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5zglFxrgoiJfKnyu9J7y9e9eFA3[0]:D
-------------------------------------
  Pin max-delay slack:     4487 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5zglFxrgoiJfKnyu9J7y9e9eFA3[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5zglFxrgoiJfKnyu9J7y9e9eFA3[0]_CFG1C_TEST


Path 314
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[0]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[0]:D
-------------------------------------
  Pin max-delay slack:     4489 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[0]_CFG1C_TEST


Path 315
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[1]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[1]:D
-------------------------------------
  Pin max-delay slack:     4504 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[1]_CFG1C_TEST


Path 316
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[66]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[66]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[66]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[66]_CFG1A_TEST


Path 317
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ioffx5kzfxxK2E[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ioffx5kzfxxK2E[4]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ioffx5kzfxxK2E[4]:D
-------------------------------------
  Pin max-delay slack:     4486 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ioffx5kzfxxK2E[4]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ioffx5kzfxxK2E[4]_CFG1C_TEST


Path 318
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[8]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[6]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[6]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[6]_CFG1B_TEST


Path 319
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[47]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[60]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[60]:D
-------------------------------------
  Pin max-delay slack:     4505 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[60]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[60]_CFG1C_TEST


Path 320
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[27]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[31]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[31]:D
-------------------------------------
  Pin max-delay slack:     4506 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[31]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[31]_CFG1C_TEST


Path 321
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[13]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[46]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[46]:D
-------------------------------------
  Pin max-delay slack:     4506 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[46]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[46]_CFG1C_TEST


Path 322
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[138]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[7]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[7]:D
-------------------------------------
  Pin max-delay slack:     4489 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[7]_CFG1D_TEST


Path 323
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[7]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[7]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[7]:D
-------------------------------------
  Pin max-delay slack:     4489 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[7]_CFG1A_TEST


Path 324
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/IeD3Fgj1rsL8ip4wmxrJFkr4vrovnc[83]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[83]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[83]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[83]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[83]_CFG1C_TEST


Path 325
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[23]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[23]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[23]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[23]_CFG1D_TEST


Path 326
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[3]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[3]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[3]_CFG1A_TEST


Path 327
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[94]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[94]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[94]:D
-------------------------------------
  Pin max-delay slack:     4489 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[94]_CFG1D_TEST


Path 328
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[4]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[4]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[4]:D
-------------------------------------
  Pin max-delay slack:     4510 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[4]_CFG1D_TEST


Path 329
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[4]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[4]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[4]:D
-------------------------------------
  Pin max-delay slack:     4486 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[4]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[4]_CFG1C_TEST


Path 330
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[0]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[0]:D
-------------------------------------
  Pin max-delay slack:     5499 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[0]_CFG1C_TEST


Path 331
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[125]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[15]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[15]:D
-------------------------------------
  Pin max-delay slack:     5486 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[15]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[15]_CFG1C_TEST


Path 332
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[118]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[8]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[8]:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[8]_CFG1B_TEST


Path 333
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[3]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[3]:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[3]_CFG1D_TEST


Path 334
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[4]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[4]:D
-------------------------------------
  Pin max-delay slack:     5491 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[4]_CFG1B_TEST


Path 335
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IhqioI9meolFEetCr[0]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IhqioI9meolFEetCr[0]:D
-------------------------------------
  Pin max-delay slack:     5487 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IhqioI9meolFEetCr[0]_CFG1B_TEST


Path 336
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[20]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[21]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[21]:D
-------------------------------------
  Pin max-delay slack:     5488 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[21]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[21]_CFG1C_TEST


Path 337
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[72]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[2]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[2]:D
-------------------------------------
  Pin max-delay slack:     5496 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[2]_CFG1B_TEST


Path 338
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[67]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[93]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[93]:D
-------------------------------------
  Pin max-delay slack:     5487 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[93]_CFG1B_TEST


Path 339
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[64]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[69]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[69]:D
-------------------------------------
  Pin max-delay slack:     5503 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[69]_CFG1A_TEST


Path 340
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[125]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[41]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[41]:D
-------------------------------------
  Pin max-delay slack:     5484 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[41]_CFG1A_TEST


Path 341
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[102]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[115]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[115]:D
-------------------------------------
  Pin max-delay slack:     5503 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[115]_CFG1B_TEST


Path 342
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[14]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[14]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[14]:D
-------------------------------------
  Pin max-delay slack:     5495 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[14]_CFG1B_TEST


Path 343
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_251/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_251/ImCr:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_251/ImCr:D
-------------------------------------
  Pin max-delay slack:     5486 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_251/ImCr_CFG1A_TEST


Path 344
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_184/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_184/ImCr:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_184/ImCr:D
-------------------------------------
  Pin max-delay slack:     5488 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_184/ImCr_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_184/ImCr_CFG1C_TEST


Path 345
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_148/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_148/ImCr:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_148/ImCr:D
-------------------------------------
  Pin max-delay slack:     5505 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_148/ImCr_CFG1A_TEST


Path 346
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_146/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_146/ImCr:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_146/ImCr:D
-------------------------------------
  Pin max-delay slack:     5504 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_146/ImCr_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_146/ImCr_CFG1C_TEST


Path 347
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/IeKz47q1nft6oC667wnup55KbnnFss[10]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/IbsbI6oBxyu49iD8[10]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/IbsbI6oBxyu49iD8[10]:D
-------------------------------------
  Pin max-delay slack:     5505 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/IbsbI6oBxyu49iD8[10]_CFG1A_TEST


Path 348
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[26]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[26]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[26]:D
-------------------------------------
  Pin max-delay slack:     5491 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[26]_CFG1D_TEST


Path 349
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[85]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[85]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[85]:D
-------------------------------------
  Pin max-delay slack:     5498 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[85]_CFG1B_TEST


Path 350
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[61]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[61]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[61]:D
-------------------------------------
  Pin max-delay slack:     5493 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[61]_CFG1D_TEST


Path 351
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[24]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[24]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[24]:D
-------------------------------------
  Pin max-delay slack:     5493 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[24]_CFG1D_TEST


Path 352
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_0:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_1:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_1:D
-------------------------------------
  Pin max-delay slack:     5506 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_1_CFG1A_TEST


Path 353
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[43]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[43]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[43]:D
-------------------------------------
  Pin max-delay slack:     5493 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[43]_CFG1A_TEST


Path 354
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[2]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[2]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[2]:D
-------------------------------------
  Pin max-delay slack:     5485 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[2]_CFG1B_TEST


Path 355
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[0]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[0]:D
-------------------------------------
  Pin max-delay slack:     5487 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[0]_CFG1C_TEST


Path 356
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[22]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[28]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[28]:D
-------------------------------------
  Pin max-delay slack:     4499 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[28]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[28]_CFG1C_TEST


Path 357
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[6]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[37]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[37]:D
-------------------------------------
  Pin max-delay slack:     4496 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[37]_CFG1A_TEST
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[37]_CFG1C_TEST


Path 358
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/mem_address_o[6]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[6]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[6]:D
-------------------------------------
  Pin max-delay slack:     4493 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[6]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[6]_CFG1C_TEST


Path 359
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/mem_address_o[5]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[5]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[5]:D
-------------------------------------
  Pin max-delay slack:     4506 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[5]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[5]_CFG1C_TEST


Path 360
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/mem_address_o[0]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[0]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[0]:D
-------------------------------------
  Pin max-delay slack:     4496 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[0]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[0]_CFG1C_TEST


Path 361
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[19]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][3]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][3]:D
-------------------------------------
  Pin max-delay slack:     4502 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][3]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][3]_CFG1C_TEST


Path 362
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[27]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[3][3]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[3][3]:D
-------------------------------------
  Pin max-delay slack:     4505 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[3][3]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[3][3]_CFG1C_TEST


Path 363
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOOlI[27]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[58]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[58]:D
-------------------------------------
  Pin max-delay slack:     4489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[58]_CFG1A_TEST
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[58]_CFG1C_TEST


Path 364
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s1[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2[1]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2[1]:D
-------------------------------------
  Pin max-delay slack:     5488 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2[1]_CFG1A_TEST


Path 365
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s1[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s2[0]:D
-------------------------------------
Path min-delay slack:       -52 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s2[0]:D
-------------------------------------
  Pin max-delay slack:     5508 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s2[0]_CFG1A_TEST


Path 366
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[75]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[75]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[75]:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[75]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[75]_CFG1C_TEST


Path 367
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[26]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[26]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[26]:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[26]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[26]_CFG1C_TEST


Path 368
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[17]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[17]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[17]:D
-------------------------------------
  Pin max-delay slack:     4486 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[17]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[17]_CFG1C_TEST


Path 369
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/I436gcFugi8tLka8JAodArDm3GD9jxx:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/MSC_i_469/IdCyzeKL0xo3egrE3ClLna07m63zEh3gsqJeb1rdbLn0giGD1afu3:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/MSC_i_469/IdCyzeKL0xo3egrE3ClLna07m63zEh3gsqJeb1rdbLn0giGD1afu3:D
-------------------------------------
  Pin max-delay slack:     4505 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/MSC_i_469/IdCyzeKL0xo3egrE3ClLna07m63zEh3gsqJeb1rdbLn0giGD1afu3_CFG1C_TEST


Path 370
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[97]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[97]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[97]:D
-------------------------------------
  Pin max-delay slack:     4502 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[97]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[97]_CFG1C_TEST


Path 371
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[95]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[95]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[95]:D
-------------------------------------
  Pin max-delay slack:     4505 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[95]_CFG1A_TEST


Path 372
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[56]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[56]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[56]:D
-------------------------------------
  Pin max-delay slack:     4495 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[56]_CFG1D_TEST


Path 373
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[0]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[0]:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[0]_CFG1A_TEST


Path 374
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[0]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[0]:D
-------------------------------------
  Pin max-delay slack:     4486 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[0]_CFG1A_TEST


Path 375
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[49]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[49]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[49]:D
-------------------------------------
  Pin max-delay slack:     4486 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[49]_CFG1A_TEST


Path 376
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[143]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[13]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[13]:D
-------------------------------------
  Pin max-delay slack:     4486 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[13]_CFG1A_TEST


Path 377
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IHu28hB9Fg0iogtrIGcBG8lCHzgr[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IHu28hB9Fg0iogtrIGcBG8lCHzgs[0]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IHu28hB9Fg0iogtrIGcBG8lCHzgs[0]:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IHu28hB9Fg0iogtrIGcBG8lCHzgs[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IHu28hB9Fg0iogtrIGcBG8lCHzgs[0]_CFG1C_TEST


Path 378
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[20]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[20]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[20]:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[20]_CFG1B_TEST


Path 379
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[12]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[12]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[12]:D
-------------------------------------
  Pin max-delay slack:     4502 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[12]_CFG1A_TEST


Path 380
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[116]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[116]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[116]:D
-------------------------------------
  Pin max-delay slack:     4492 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[116]_CFG1B_TEST


Path 381
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[3]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[3]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[3]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[3]_CFG1C_TEST


Path 382
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[1]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[1]:D
-------------------------------------
  Pin max-delay slack:     5504 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[1]_CFG1C_TEST


Path 383
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[113]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[113]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[113]:D
-------------------------------------
  Pin max-delay slack:     5485 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[113]_CFG1A_TEST


Path 384
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_105/MSC_i_108/IHa1oL4gsu5uLlmufnucL0swf2ce[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_105/MSC_i_108/IHa1oL4gsu5uLlmufnucL0swf2ce[3]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_105/MSC_i_108/IHa1oL4gsu5uLlmufnucL0swf2ce[3]:D
-------------------------------------
  Pin max-delay slack:     5503 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_105/MSC_i_108/IHa1oL4gsu5uLlmufnucL0swf2ce[3]_CFG1D_TEST


Path 385
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[2]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[2]:D
-------------------------------------
  Pin max-delay slack:     5485 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[2]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[2]_CFG1C_TEST


Path 386
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[2]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[2]:D
-------------------------------------
  Pin max-delay slack:     5497 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[2]_CFG1C_TEST


Path 387
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[84]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[98]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[98]:D
-------------------------------------
  Pin max-delay slack:     5487 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[98]_CFG1A_TEST


Path 388
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_241/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_241/ImCr:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_241/ImCr:D
-------------------------------------
  Pin max-delay slack:     5503 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_241/ImCr_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_241/ImCr_CFG1C_TEST


Path 389
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[108]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[108]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[108]:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[108]_CFG1A_TEST


Path 390
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[5]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[5]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[5]:D
-------------------------------------
  Pin max-delay slack:     5487 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[5]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[5]_CFG1C_TEST


Path 391
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[34]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[2]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[2]:D
-------------------------------------
  Pin max-delay slack:     5494 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[2]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[2]_CFG1C_TEST


Path 392
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[0]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[0]:D
-------------------------------------
  Pin max-delay slack:     5501 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[0]_CFG1D_TEST


Path 393
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[32]:D
-------------------------------------
Path min-delay slack:       -51 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[32]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[32]_CFG1A_TEST
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[32]_CFG1C_TEST


Path 394
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[2]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[2]:D
-------------------------------------
  Pin max-delay slack:     4498 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[2]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[2]_CFG1C_TEST


Path 395
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[9]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[9]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[9]:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[9]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[9]_CFG1C_TEST


Path 396
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[12]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[12]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[12]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[12]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[12]_CFG1C_TEST


Path 397
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[98]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[98]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[98]:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[98]_CFG1A_TEST


Path 398
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[96]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[96]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[96]:D
-------------------------------------
  Pin max-delay slack:     4501 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[96]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[96]_CFG1C_TEST


Path 399
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[68]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[68]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[68]:D
-------------------------------------
  Pin max-delay slack:     4500 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[68]_CFG1A_TEST


Path 400
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[25]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[25]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[25]:D
-------------------------------------
  Pin max-delay slack:     4494 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[25]_CFG1A_TEST


Path 401
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[4]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9meolFEetCr[0]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9meolFEetCr[0]:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9meolFEetCr[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9meolFEetCr[0]_CFG1C_TEST


Path 402
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[1]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[1]:D
-------------------------------------
  Pin max-delay slack:     4480 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[1]_CFG1D_TEST


Path 403
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[1]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[1]:D
-------------------------------------
  Pin max-delay slack:     4498 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[1]_CFG1C_TEST


Path 404
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[1]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[1]:D
-------------------------------------
  Pin max-delay slack:     4496 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[1]_CFG1C_TEST


Path 405
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[0]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[0]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[0]_CFG1C_TEST


Path 406
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[0]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[0]:D
-------------------------------------
  Pin max-delay slack:     4486 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[0]_CFG1C_TEST


Path 407
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[1]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[1]:D
-------------------------------------
  Pin max-delay slack:     4498 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[1]_CFG1C_TEST


Path 408
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[111]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[111]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[111]:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[111]_CFG1B_TEST


Path 409
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ioffx5kzfxxK2E[4]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ioffx5kzfxxK2E[5]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ioffx5kzfxxK2E[5]:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ioffx5kzfxxK2E[5]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ioffx5kzfxxK2E[5]_CFG1C_TEST


Path 410
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib1k6lb7zkJLj9IE[4]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib1k6lb7zkJLj9IE[5]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib1k6lb7zkJLj9IE[5]:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib1k6lb7zkJLj9IE[5]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib1k6lb7zkJLj9IE[5]_CFG1C_TEST


Path 411
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib1k6lb7zkJLj9IE[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib1k6lb7zkJLj9IE[3]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib1k6lb7zkJLj9IE[3]:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib1k6lb7zkJLj9IE[3]_CFG1B_TEST


Path 412
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[93]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[43]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[43]:D
-------------------------------------
  Pin max-delay slack:     4499 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[43]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[43]_CFG1C_TEST


Path 413
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[77]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[42]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[42]:D
-------------------------------------
  Pin max-delay slack:     4496 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[42]_CFG1C_TEST


Path 414
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[131]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[89]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[89]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[89]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[89]_CFG1C_TEST


Path 415
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[107]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[24]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[24]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[24]_CFG1C_TEST


Path 416
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[30]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[30]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[30]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[30]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[30]_CFG1C_TEST


Path 417
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[1]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[1]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[1]_CFG1C_TEST


Path 418
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[6]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]_CFG1C_TEST


Path 419
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[15]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:D
-------------------------------------
  Pin max-delay slack:     4486 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]_CFG1D_TEST


Path 420
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[12]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[84]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[84]:D
-------------------------------------
  Pin max-delay slack:     5482 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[84]_CFG1A_TEST


Path 421
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[0]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[0]:D
-------------------------------------
  Pin max-delay slack:     5497 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[0]_CFG1C_TEST


Path 422
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[0]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[0]:D
-------------------------------------
  Pin max-delay slack:     5497 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[0]_CFG1C_TEST


Path 423
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ioffx5kzfxxK2E[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ioffx5kzfxxK2E[5]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ioffx5kzfxxK2E[5]:D
-------------------------------------
  Pin max-delay slack:     5485 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ioffx5kzfxxK2E[5]_CFG1A_TEST


Path 424
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[1]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[1]:D
-------------------------------------
  Pin max-delay slack:     5484 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[1]_CFG1D_TEST


Path 425
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[6]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[7]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[7]:D
-------------------------------------
  Pin max-delay slack:     5482 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[7]_CFG1A_TEST


Path 426
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[12]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[13]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[13]:D
-------------------------------------
  Pin max-delay slack:     5483 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[13]_CFG1A_TEST


Path 427
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[1]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[1]:D
-------------------------------------
  Pin max-delay slack:     5481 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[1]_CFG1C_TEST


Path 428
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IDgIek0oleiLa7ccnc[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[0]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[0]:D
-------------------------------------
  Pin max-delay slack:     5483 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[0]_CFG1C_TEST


Path 429
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[5]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[5]:D
-------------------------------------
  Pin max-delay slack:     5496 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[5]_CFG1A_TEST


Path 430
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_247/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_247/ImCr:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_247/ImCr:D
-------------------------------------
  Pin max-delay slack:     5484 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_247/ImCr_CFG1A_TEST


Path 431
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/IbsbI6oBxyu49iD8[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_182/ImCq:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_182/ImCq:D
-------------------------------------
  Pin max-delay slack:     5483 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_182/ImCq_CFG1B_TEST


Path 432
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/IbsbI6oBxyu49iD8[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_183/ImCq:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_183/ImCq:D
-------------------------------------
  Pin max-delay slack:     5482 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_183/ImCq_CFG1A_TEST


Path 433
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[66]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[66]:D
-------------------------------------
  Pin max-delay slack:     5248 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[66]_CFG1D_TEST


Path 434
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[80]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[80]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[80]:D
-------------------------------------
  Pin max-delay slack:     5481 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[80]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[80]_CFG1C_TEST


Path 435
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[40]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[40]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[40]:D
-------------------------------------
  Pin max-delay slack:     5484 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[40]_CFG1D_TEST


Path 436
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[41]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[41]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[41]:D
-------------------------------------
  Pin max-delay slack:     5481 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[41]_CFG1D_TEST


Path 437
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/I436gcFugi8tLka8JAodArDm3GD9jxx:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/MSC_i_131/IdCyzeKL0xo3egrE3ClLna07m63zEh3gsqJeb1rdbLn0giGD1afu3:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/MSC_i_131/IdCyzeKL0xo3egrE3ClLna07m63zEh3gsqJeb1rdbLn0giGD1afu3:D
-------------------------------------
  Pin max-delay slack:     5487 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/MSC_i_131/IdCyzeKL0xo3egrE3ClLna07m63zEh3gsqJeb1rdbLn0giGD1afu3_CFG1B_TEST


Path 438
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[1]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[1]:D
-------------------------------------
  Pin max-delay slack:     5501 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[1]_CFG1B_TEST


Path 439
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_114/MSC_i_116/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_114/MSC_i_116/ImCr:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_114/MSC_i_116/ImCr:D
-------------------------------------
  Pin max-delay slack:     5484 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_114/MSC_i_116/ImCr_CFG1C_TEST


Path 440
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[29]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[29]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[29]:D
-------------------------------------
  Pin max-delay slack:     5500 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[29]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[29]_CFG1C_TEST


Path 441
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[3]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[3]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[3]:D
-------------------------------------
  Pin max-delay slack:     5484 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[3]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[3]_CFG1C_TEST


Path 442
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[8]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[8]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[8]:D
-------------------------------------
  Pin max-delay slack:     5483 ps
  Min-delay inserted:       491 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[8]_CFG1A_TEST


Path 443
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[10]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[9]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[9]:D
-------------------------------------
  Pin max-delay slack:     5496 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[9]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[9]_CFG1C_TEST


Path 444
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[35]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[3]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[3]:D
-------------------------------------
  Pin max-delay slack:     5500 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[3]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[3]_CFG1C_TEST


Path 445
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[21]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[27]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[27]:D
-------------------------------------
  Pin max-delay slack:     4500 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[27]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[27]_CFG1C_TEST


Path 446
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_raddr[5]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[5]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[5]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[5]_CFG1D_TEST


Path 447
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[1]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[32]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[32]:D
-------------------------------------
  Pin max-delay slack:     4500 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[32]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[32]_CFG1C_TEST


Path 448
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[15]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][7]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][7]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][7]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][7]_CFG1C_TEST


Path 449
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/samples[2]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/samples[1]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/samples[1]:D
-------------------------------------
  Pin max-delay slack:     4498 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/samples[1]_CFG1B_TEST


Path 450
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/genblk1.rsync/sysReset_f1:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/genblk1.rsync/sysReset:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/genblk1.rsync/sysReset:D
-------------------------------------
  Pin max-delay slack:     5481 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/genblk1.rsync/sysReset_CFG1C_TEST


Path 451
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s1[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[0]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[0]:D
-------------------------------------
  Pin max-delay slack:     4486 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[0]_CFG1D_TEST


Path 452
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s1[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s2[0]:D
-------------------------------------
Path min-delay slack:       -50 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s2[0]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s2[0]_CFG1A_TEST


Path 453
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/IbsbI6oBxyu49iD8[5]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_589/ImCq:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_589/ImCq:D
-------------------------------------
  Pin max-delay slack:     4495 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_589/ImCq_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_589/ImCq_CFG1C_TEST


Path 454
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/IbsbI6oBxyu49iD8[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_587/ImCq:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_587/ImCq:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_587/ImCq_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_587/ImCq_CFG1C_TEST


Path 455
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_580/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_580/ImCr:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_580/ImCr:D
-------------------------------------
  Pin max-delay slack:     4496 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_580/ImCr_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_580/ImCr_CFG1C_TEST


Path 456
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[84]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[84]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[84]:D
-------------------------------------
  Pin max-delay slack:     4495 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[84]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[84]_CFG1C_TEST


Path 457
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[4]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[4]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[4]:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[4]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[4]_CFG1C_TEST


Path 458
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[24]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[24]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[24]:D
-------------------------------------
  Pin max-delay slack:     4489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[24]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[24]_CFG1C_TEST


Path 459
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IHatmCAEFcJiyHqyAgxvI6sdkHwr:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IHatmCAEFcJiyHqyAgxvI6sdkHws:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IHatmCAEFcJiyHqyAgxvI6sdkHws:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IHatmCAEFcJiyHqyAgxvI6sdkHws_CFG1A_TEST


Path 460
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[78]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[78]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[78]:D
-------------------------------------
  Pin max-delay slack:     4492 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[78]_CFG1A_TEST


Path 461
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[18]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[18]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[18]:D
-------------------------------------
  Pin max-delay slack:     4486 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[18]_CFG1D_TEST


Path 462
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[2]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[2]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[2]_CFG1B_TEST


Path 463
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[0]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[0]:D
-------------------------------------
  Pin max-delay slack:     4496 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[0]_CFG1C_TEST


Path 464
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[1]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[1]:D
-------------------------------------
  Pin max-delay slack:     4499 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[1]_CFG1C_TEST


Path 465
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[0]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[0]:D
-------------------------------------
  Pin max-delay slack:     4499 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[0]_CFG1C_TEST


Path 466
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[1]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[1]:D
-------------------------------------
  Pin max-delay slack:     4494 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[1]_CFG1C_TEST


Path 467
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[1]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[1]:D
-------------------------------------
  Pin max-delay slack:     4494 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[1]_CFG1C_TEST


Path 468
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[0]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[0]:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[0]_CFG1C_TEST


Path 469
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[1]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[1]:D
-------------------------------------
  Pin max-delay slack:     4494 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[1]_CFG1C_TEST


Path 470
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[1]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[1]:D
-------------------------------------
  Pin max-delay slack:     4494 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[1]_CFG1C_TEST


Path 471
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[1]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[1]:D
-------------------------------------
  Pin max-delay slack:     4494 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[1]_CFG1C_TEST


Path 472
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[1]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[1]:D
-------------------------------------
  Pin max-delay slack:     4489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[1]_CFG1C_TEST


Path 473
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[81]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[74]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[74]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[74]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[74]_CFG1C_TEST


Path 474
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[78]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[50]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[50]:D
-------------------------------------
  Pin max-delay slack:     4492 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[50]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[50]_CFG1C_TEST


Path 475
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[54]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[116]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[116]:D
-------------------------------------
  Pin max-delay slack:     4479 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[116]_CFG1C_TEST


Path 476
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[29]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[47]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[47]:D
-------------------------------------
  Pin max-delay slack:     4496 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[47]_CFG1D_TEST


Path 477
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[113]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[72]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[72]:D
-------------------------------------
  Pin max-delay slack:     4495 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[72]_CFG1C_TEST


Path 478
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Ieq7r9tgFlhcEJHegB17[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Ieq7r9tgFlhcEJHegB18[0]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Ieq7r9tgFlhcEJHegB18[0]:D
-------------------------------------
  Pin max-delay slack:     4482 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Ieq7r9tgFlhcEJHegB18[0]_CFG1D_TEST


Path 479
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Ibsb0Cs3m9FAI8bc[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CKE_P2_OUT:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CKE_P2_OUT:D
-------------------------------------
  Pin max-delay slack:     4476 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CKE_P2_OUT_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CKE_P2_OUT_CFG1C_TEST


Path 480
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_WRDATA_EN_P3_OUT:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dfi_wrdata_en_p3_reg:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dfi_wrdata_en_p3_reg:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dfi_wrdata_en_p3_reg_CFG1D_TEST


Path 481
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[44]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[44]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[44]:D
-------------------------------------
  Pin max-delay slack:     4501 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[44]_CFG1D_TEST


Path 482
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[34]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[34]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[34]:D
-------------------------------------
  Pin max-delay slack:     4480 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[34]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[34]_CFG1C_TEST


Path 483
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[115]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[115]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[115]:D
-------------------------------------
  Pin max-delay slack:     4502 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[115]_CFG1B_TEST


Path 484
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[7]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[7]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[7]:D
-------------------------------------
  Pin max-delay slack:     4493 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[7]_CFG1C_TEST


Path 485
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[4]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[4]:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[4]_CFG1D_TEST


Path 486
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[1]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[1]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[1]_CFG1A_TEST


Path 487
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFglEKDJ6Is7wsznowr[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFglEKDJ6Is7wsznows[0]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFglEKDJ6Is7wsznows[0]:D
-------------------------------------
  Pin max-delay slack:     5495 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFglEKDJ6Is7wsznows[0]_CFG1A_TEST


Path 488
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[13]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[85]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[85]:D
-------------------------------------
  Pin max-delay slack:     5481 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[85]_CFG1B_TEST


Path 489
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[0]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[0]:D
-------------------------------------
  Pin max-delay slack:     5497 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[0]_CFG1C_TEST


Path 490
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[111]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[111]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[111]:D
-------------------------------------
  Pin max-delay slack:     5482 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[111]_CFG1B_TEST


Path 491
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[113]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[3]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[3]:D
-------------------------------------
  Pin max-delay slack:     5481 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[3]_CFG1B_TEST


Path 492
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[111]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[1]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[1]:D
-------------------------------------
  Pin max-delay slack:     5480 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[1]_CFG1B_TEST


Path 493
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[2]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[2]:D
-------------------------------------
  Pin max-delay slack:     5495 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[2]_CFG1C_TEST


Path 494
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[4]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[4]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[4]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[4]_CFG1C_TEST


Path 495
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[17]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[18]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[18]:D
-------------------------------------
  Pin max-delay slack:     5482 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[18]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[18]_CFG1C_TEST


Path 496
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[78]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[50]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[50]:D
-------------------------------------
  Pin max-delay slack:     5481 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[50]_CFG1A_TEST


Path 497
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[22]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[118]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[118]:D
-------------------------------------
  Pin max-delay slack:     5484 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[118]_CFG1B_TEST


Path 498
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[149]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[8]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[8]:D
-------------------------------------
  Pin max-delay slack:     5496 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[8]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[8]_CFG1C_TEST


Path 499
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[12]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[12]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[12]:D
-------------------------------------
  Pin max-delay slack:     5479 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[12]_CFG1B_TEST


Path 500
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[11]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[11]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[11]:D
-------------------------------------
  Pin max-delay slack:     5480 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[11]_CFG1B_TEST


Path 501
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_236/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_236/ImCr:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_236/ImCr:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_236/ImCr_CFG1A_TEST


Path 502
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/IbsbI6oBxyu49iD8[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_239/ImCq:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_239/ImCq:D
-------------------------------------
  Pin max-delay slack:     5494 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_239/ImCq_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_239/ImCq_CFG1C_TEST


Path 503
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_215/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_215/ImCr:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_215/ImCr:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_215/ImCr_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_215/ImCr_CFG1C_TEST


Path 504
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_167/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_167/ImCr:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_167/ImCr:D
-------------------------------------
  Pin max-delay slack:     5499 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_167/ImCr_CFG1A_TEST


Path 505
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_165/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_165/ImCr:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_165/ImCr:D
-------------------------------------
  Pin max-delay slack:     5483 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_165/ImCr_CFG1A_TEST


Path 506
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/IbsbI6oBxyu49iD8[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_150/ImCq:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_150/ImCq:D
-------------------------------------
  Pin max-delay slack:     5480 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_150/ImCq_CFG1A_TEST


Path 507
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[81]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[81]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[81]:D
-------------------------------------
  Pin max-delay slack:     5494 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[81]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[81]_CFG1C_TEST


Path 508
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[39]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[39]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[39]:D
-------------------------------------
  Pin max-delay slack:     5499 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[39]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[39]_CFG1C_TEST


Path 509
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[37]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[37]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[37]:D
-------------------------------------
  Pin max-delay slack:     5490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[37]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[37]_CFG1C_TEST


Path 510
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[69]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[69]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[69]:D
-------------------------------------
  Pin max-delay slack:     5494 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[69]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[69]_CFG1C_TEST


Path 511
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[11]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[11]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[11]:D
-------------------------------------
  Pin max-delay slack:     5495 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[11]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[11]_CFG1C_TEST


Path 512
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[36]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[36]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[36]:D
-------------------------------------
  Pin max-delay slack:     5497 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[36]_CFG1A_TEST


Path 513
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[65]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[65]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[65]:D
-------------------------------------
  Pin max-delay slack:     5483 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[65]_CFG1D_TEST


Path 514
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[36]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[4]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[4]:D
-------------------------------------
  Pin max-delay slack:     5498 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[4]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[4]_CFG1C_TEST


Path 515
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_Z[41]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[45]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[45]:D
-------------------------------------
  Pin max-delay slack:     4497 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[45]_CFG1A_TEST


Path 516
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[5]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[5]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[5]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[5]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[5]_CFG1C_TEST


Path 517
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[6]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx_byte[6]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx_byte[6]:D
-------------------------------------
  Pin max-delay slack:     4495 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx_byte[6]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx_byte[6]_CFG1C_TEST


Path 518
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/arst_aclk_sync/sysReset_f1:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/arst_aclk_sync/sysReset:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/arst_aclk_sync/sysReset:D
-------------------------------------
  Pin max-delay slack:     4498 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/arst_aclk_sync/sysReset_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/arst_aclk_sync/sysReset_CFG1C_TEST


Path 519
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[47]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[37]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[37]:D
-------------------------------------
  Pin max-delay slack:     4496 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[37]_CFG1B_TEST


Path 520
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[12]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[2]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[2]:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[2]_CFG1A_TEST


Path 521
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s1[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[0]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[0]:D
-------------------------------------
  Pin max-delay slack:     4492 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[0]_CFG1A_TEST
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[0]_CFG1C_TEST


Path 522
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s1[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s2[0]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s2[0]:D
-------------------------------------
  Pin max-delay slack:     5495 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s2[0]_CFG1D_TEST


Path 523
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s1[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[1]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[1]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[1]_CFG1A_TEST
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[1]_CFG1C_TEST


Path 524
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[37]:CLK
  To: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[3]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[3]:D
-------------------------------------
  Pin max-delay slack:     4495 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[3]_CFG1A_TEST


Path 525
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s1[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s2[1]:D
-------------------------------------
Path min-delay slack:       -49 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s2[1]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s2[1]_CFG1A_TEST
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s2[1]_CFG1C_TEST


Path 526
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_595/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_595/ImCr:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_595/ImCr:D
-------------------------------------
  Pin max-delay slack:     4494 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_595/ImCr_CFG1C_TEST


Path 527
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_590/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_590/ImCr:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_590/ImCr:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_590/ImCr_CFG1B_TEST


Path 528
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/IbsbI6oBxyu49iD8[8]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_594/ImCq:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_594/ImCq:D
-------------------------------------
  Pin max-delay slack:     4492 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_594/ImCq_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_594/ImCq_CFG1C_TEST


Path 529
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_549/MSC_i_552/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_549/MSC_i_552/ImCr:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_549/MSC_i_552/ImCr:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_549/MSC_i_552/ImCr_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_549/MSC_i_552/ImCr_CFG1C_TEST


Path 530
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/IbsbI6oBxyu49iD8[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_549/MSC_i_554/ImCq:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_549/MSC_i_554/ImCq:D
-------------------------------------
  Pin max-delay slack:     4495 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_549/MSC_i_554/ImCq_CFG1A_TEST


Path 531
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/IbsbI6oBxyu49iD8[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_521/ImCq:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_521/ImCq:D
-------------------------------------
  Pin max-delay slack:     4491 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_521/ImCq_CFG1D_TEST


Path 532
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_501/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_501/ImCr:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_501/ImCr:D
-------------------------------------
  Pin max-delay slack:     4486 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_501/ImCr_CFG1A_TEST


Path 533
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_497/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_497/ImCr:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_497/ImCr:D
-------------------------------------
  Pin max-delay slack:     4269 ps
  Min-delay inserted:       440 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_497/ImCr_CFG1C_TEST


Path 534
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[88]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[88]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[88]:D
-------------------------------------
  Pin max-delay slack:     4495 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[88]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[88]_CFG1C_TEST


Path 535
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[80]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[80]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[80]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[80]_CFG1A_TEST


Path 536
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[72]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[72]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[72]:D
-------------------------------------
  Pin max-delay slack:     4494 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[72]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[72]_CFG1C_TEST


Path 537
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[68]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[68]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[68]:D
-------------------------------------
  Pin max-delay slack:     4493 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[68]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[68]_CFG1C_TEST


Path 538
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[21]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[21]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[21]:D
-------------------------------------
  Pin max-delay slack:     4479 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[21]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[21]_CFG1C_TEST


Path 539
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IkAe5Jicz7woFvq6FA60cv5IKkFvf6vH62f17:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IdtokFeLoynlD9vktkocl5lcbGcLr9jIA:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IdtokFeLoynlD9vktkocl5lcbGcLr9jIA:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IdtokFeLoynlD9vktkocl5lcbGcLr9jIA_CFG1A_TEST


Path 540
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[35]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[35]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[35]:D
-------------------------------------
  Pin max-delay slack:     4491 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[35]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[35]_CFG1C_TEST


Path 541
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[92]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[92]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[92]:D
-------------------------------------
  Pin max-delay slack:     4489 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[92]_CFG1D_TEST


Path 542
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[91]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[91]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[91]:D
-------------------------------------
  Pin max-delay slack:     4494 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[91]_CFG1A_TEST


Path 543
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[66]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[66]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[66]:D
-------------------------------------
  Pin max-delay slack:     4479 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[66]_CFG1A_TEST


Path 544
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[0]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[0]:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[0]_CFG1A_TEST


Path 545
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[0]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[0]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[0]_CFG1C_TEST


Path 546
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[1]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[1]:D
-------------------------------------
  Pin max-delay slack:     4486 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[1]_CFG1C_TEST


Path 547
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[0]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[0]:D
-------------------------------------
  Pin max-delay slack:     4479 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[0]_CFG1A_TEST


Path 548
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[0]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[0]:D
-------------------------------------
  Pin max-delay slack:     4480 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[0]_CFG1A_TEST


Path 549
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_450/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1uvpuq3gqxIg8xd7yKonc5ikGvnbpze3[3]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_450/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1uvpuq3gqxIg8xd7yKonc5ikGvnbpze3[3]:D
-------------------------------------
  Pin max-delay slack:     4495 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_450/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1uvpuq3gqxIg8xd7yKonc5ikGvnbpze3[3]_CFG1D_TEST


Path 550
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[1]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[1]:D
-------------------------------------
  Pin max-delay slack:     4486 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[1]_CFG1C_TEST


Path 551
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_432/IcA1oEuqewhDA[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_432/IcA1oEuqewhDA[2]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_432/IcA1oEuqewhDA[2]:D
-------------------------------------
  Pin max-delay slack:     4494 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_432/IcA1oEuqewhDA[2]_CFG1A_TEST


Path 552
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[66]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[66]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[66]:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[66]_CFG1A_TEST


Path 553
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[49]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[49]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[49]:D
-------------------------------------
  Pin max-delay slack:     4477 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[49]_CFG1A_TEST


Path 554
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[109]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[109]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[109]:D
-------------------------------------
  Pin max-delay slack:     4477 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[109]_CFG1A_TEST


Path 555
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[35]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[95]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[95]:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[95]_CFG1C_TEST


Path 556
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[145]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[10]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[10]:D
-------------------------------------
  Pin max-delay slack:     4479 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[10]_CFG1A_TEST


Path 557
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[12]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[38]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[38]:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[38]_CFG1A_TEST


Path 558
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9meolFEetCr[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9meolFEetCs[0]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9meolFEetCs[0]:D
-------------------------------------
  Pin max-delay slack:     4479 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9meolFEetCs[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9meolFEetCs[0]_CFG1C_TEST


Path 559
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Ieq7r9tgFlhcEJHaLdCr[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Ieq7r9tgFlhcEJHaLdCs[0]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Ieq7r9tgFlhcEJHaLdCs[0]:D
-------------------------------------
  Pin max-delay slack:     4489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Ieq7r9tgFlhcEJHaLdCs[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Ieq7r9tgFlhcEJHaLdCs[0]_CFG1C_TEST


Path 560
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlekCu1Fv1h6J8ltd31onqi1GdkH7[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlekCu1Fv1h6J8ltd31onqi1GdkH8[0]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlekCu1Fv1h6J8ltd31onqi1GdkH8[0]:D
-------------------------------------
  Pin max-delay slack:     4493 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlekCu1Fv1h6J8ltd31onqi1GdkH8[0]_CFG1C_TEST


Path 561
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[8]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[8]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[8]:D
-------------------------------------
  Pin max-delay slack:     4497 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[8]_CFG1A_TEST


Path 562
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/data_0[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/data_1[0]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/data_1[0]:D
-------------------------------------
  Pin max-delay slack:     4480 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/data_1[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/data_1[0]_CFG1C_TEST


Path 563
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[85]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[85]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[85]:D
-------------------------------------
  Pin max-delay slack:     4489 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[85]_CFG1A_TEST


Path 564
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[76]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[76]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[76]:D
-------------------------------------
  Pin max-delay slack:     4480 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[76]_CFG1A_TEST


Path 565
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]_CFG1A_TEST


Path 566
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[10]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[9]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[9]:D
-------------------------------------
  Pin max-delay slack:     4494 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[9]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[9]_CFG1C_TEST


Path 567
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[0]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[0]:D
-------------------------------------
  Pin max-delay slack:     4477 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[0]_CFG1A_TEST


Path 568
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq8E0udlae044F9IuGuoGiz9LzEetCr[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_83/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[0]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_83/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[0]:D
-------------------------------------
  Pin max-delay slack:     5479 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_83/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[0]_CFG1D_TEST


Path 569
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[76]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[76]:D
-------------------------------------
  Pin max-delay slack:     5494 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[76]_CFG1B_TEST


Path 570
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[0]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[0]:D
-------------------------------------
  Pin max-delay slack:     5493 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[0]_CFG1C_TEST


Path 571
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[1]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[1]:D
-------------------------------------
  Pin max-delay slack:     5492 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[1]_CFG1C_TEST


Path 572
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[1]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[1]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[1]_CFG1C_TEST


Path 573
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5yKwgpyE37zjBlJyDKb2rnnKq5n[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[1]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[1]:D
-------------------------------------
  Pin max-delay slack:     5494 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[1]_CFG1C_TEST


Path 574
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[1]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[1]:D
-------------------------------------
  Pin max-delay slack:     5493 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[1]_CFG1C_TEST


Path 575
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[120]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[120]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[120]:D
-------------------------------------
  Pin max-delay slack:     5476 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[120]_CFG1B_TEST


Path 576
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[117]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[117]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[117]:D
-------------------------------------
  Pin max-delay slack:     5477 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[117]_CFG1A_TEST


Path 577
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[17]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[17]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[17]:D
-------------------------------------
  Pin max-delay slack:     5477 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[17]_CFG1B_TEST


Path 578
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[114]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[4]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[4]:D
-------------------------------------
  Pin max-delay slack:     5495 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[4]_CFG1D_TEST


Path 579
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[18]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[19]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[19]:D
-------------------------------------
  Pin max-delay slack:     5486 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[19]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[19]_CFG1C_TEST


Path 580
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[14]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[15]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[15]:D
-------------------------------------
  Pin max-delay slack:     5492 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[15]_CFG1C_TEST


Path 581
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[9]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[10]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[10]:D
-------------------------------------
  Pin max-delay slack:     5491 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[10]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[10]_CFG1C_TEST


Path 582
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[3]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[3]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[3]_CFG1B_TEST


Path 583
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[13]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[14]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[14]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[14]_CFG1A_TEST


Path 584
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[10]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[11]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[11]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[11]_CFG1A_TEST


Path 585
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[53]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[108]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[108]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[108]_CFG1A_TEST


Path 586
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[44]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[36]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[36]:D
-------------------------------------
  Pin max-delay slack:     5481 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[36]_CFG1A_TEST


Path 587
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_258/MSC_i_259/IofacnKxvkIecs[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_258/MSC_i_259/IofacnKxvkIecs[1]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_258/MSC_i_259/IofacnKxvkIecs[1]:D
-------------------------------------
  Pin max-delay slack:     5477 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_258/MSC_i_259/IofacnKxvkIecs[1]_CFG1C_TEST


Path 588
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_240/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_240/ImCr:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_240/ImCr:D
-------------------------------------
  Pin max-delay slack:     5487 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_240/ImCr_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_240/ImCr_CFG1C_TEST


Path 589
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/IbsbI6oBxyu49iD8[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_233/ImCq:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_233/ImCq:D
-------------------------------------
  Pin max-delay slack:     5491 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_233/ImCq_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_233/ImCq_CFG1C_TEST


Path 590
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_211/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_211/ImCr:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_211/ImCr:D
-------------------------------------
  Pin max-delay slack:     5491 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_211/ImCr_CFG1A_TEST


Path 591
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/IbsbI6oBxyu49iD8[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_212/ImCq:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_212/ImCq:D
-------------------------------------
  Pin max-delay slack:     5494 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_212/ImCq_CFG1A_TEST


Path 592
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/IbsbI6oBxyu49iD8[8]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_184/ImCq:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_184/ImCq:D
-------------------------------------
  Pin max-delay slack:     5350 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_184/ImCq_CFG1D_TEST


Path 593
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_158/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_158/ImCr:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_158/ImCr:D
-------------------------------------
  Pin max-delay slack:     5479 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_158/ImCr_CFG1A_TEST


Path 594
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IrscEk1pK9njFq0m7k50DAddCBqHp1nFxx:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IbI6pgyrBjmgu2ymd7iEpeaquoDkhdbzJnl8:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IbI6pgyrBjmgu2ymd7iEpeaquoDkhdbzJnl8:D
-------------------------------------
  Pin max-delay slack:     5494 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IbI6pgyrBjmgu2ymd7iEpeaquoDkhdbzJnl8_CFG1A_TEST


Path 595
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[52]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[52]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[52]:D
-------------------------------------
  Pin max-delay slack:     5491 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[52]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[52]_CFG1C_TEST


Path 596
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[46]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[46]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[46]:D
-------------------------------------
  Pin max-delay slack:     5479 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[46]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[46]_CFG1C_TEST


Path 597
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[37]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[37]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[37]:D
-------------------------------------
  Pin max-delay slack:     5492 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[37]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[37]_CFG1C_TEST


Path 598
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[86]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[86]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[86]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[86]_CFG1A_TEST


Path 599
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[72]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[72]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[72]:D
-------------------------------------
  Pin max-delay slack:     5479 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[72]_CFG1A_TEST


Path 600
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[68]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[68]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[68]:D
-------------------------------------
  Pin max-delay slack:     5483 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[68]_CFG1A_TEST


Path 601
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[67]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[67]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[67]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[67]_CFG1D_TEST


Path 602
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[56]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[56]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[56]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[56]_CFG1A_TEST


Path 603
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[42]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[42]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[42]:D
-------------------------------------
  Pin max-delay slack:     5495 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[42]_CFG1D_TEST


Path 604
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[30]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[30]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[30]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[30]_CFG1D_TEST


Path 605
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_114/IgFGIcg:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_114/MSC_i_116/ImCq:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_114/MSC_i_116/ImCq:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_114/MSC_i_116/ImCq_CFG1A_TEST


Path 606
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[24]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[24]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[24]:D
-------------------------------------
  Pin max-delay slack:     5498 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[24]_CFG1D_TEST


Path 607
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_2:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_3:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_3:D
-------------------------------------
  Pin max-delay slack:     5495 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_3_CFG1A_TEST


Path 608
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/noise_detect/data_0[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/noise_detect/data_1[0]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/noise_detect/data_1[0]:D
-------------------------------------
  Pin max-delay slack:     5477 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/noise_detect/data_1[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/noise_detect/data_1[0]_CFG1C_TEST


Path 609
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[35]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[35]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[35]:D
-------------------------------------
  Pin max-delay slack:     5479 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[35]_CFG1D_TEST


Path 610
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[30]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[30]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[30]:D
-------------------------------------
  Pin max-delay slack:     5481 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[30]_CFG1B_TEST


Path 611
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[20]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[20]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[20]:D
-------------------------------------
  Pin max-delay slack:     5500 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[20]_CFG1A_TEST


Path 612
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_out[2]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[2]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[2]:D
-------------------------------------
  Pin max-delay slack:     5479 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[2]_CFG1D_TEST


Path 613
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[9]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:D
-------------------------------------
  Pin max-delay slack:     5494 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]_CFG1C_TEST


Path 614
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_Z[45]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[49]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[49]:D
-------------------------------------
  Pin max-delay slack:     4496 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[49]_CFG1A_TEST


Path 615
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_waddr[2]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[2]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[2]:D
-------------------------------------
  Pin max-delay slack:     4493 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[2]_CFG1A_TEST


Path 616
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_raddr[3]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[3]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[3]:D
-------------------------------------
  Pin max-delay slack:     4492 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[3]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[3]_CFG1C_TEST


Path 617
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[2]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[33]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[33]:D
-------------------------------------
  Pin max-delay slack:     4480 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[33]_CFG1A_TEST
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[33]_CFG1C_TEST


Path 618
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[10]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[41]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[41]:D
-------------------------------------
  Pin max-delay slack:     4479 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[41]_CFG1A_TEST
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[41]_CFG1C_TEST


Path 619
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/uart_wen_o:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/txrdy_int:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/txrdy_int:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/txrdy_int_CFG1A_TEST


Path 620
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[3]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][3]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][3]:D
-------------------------------------
  Pin max-delay slack:     4494 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][3]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][3]_CFG1C_TEST


Path 621
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/samples[1]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/samples[0]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/samples[0]:D
-------------------------------------
  Pin max-delay slack:     4496 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/samples[0]_CFG1B_TEST


Path 622
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOOlI[25]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[56]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[56]:D
-------------------------------------
  Pin max-delay slack:     4479 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[56]_CFG1A_TEST


Path 623
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat[38]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[7]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[7]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[7]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[7]_CFG1C_TEST


Path 624
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[69]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[59]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[59]:D
-------------------------------------
  Pin max-delay slack:     4491 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[59]_CFG1A_TEST


Path 625
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[56]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[46]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[46]:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[46]_CFG1B_TEST


Path 626
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[53]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[43]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[43]:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[43]_CFG1A_TEST


Path 627
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[32]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[22]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[22]:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[22]_CFG1A_TEST


Path 628
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[30]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[20]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[20]:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[20]_CFG1A_TEST


Path 629
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[11]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[1]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[1]:D
-------------------------------------
  Pin max-delay slack:     4479 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[1]_CFG1A_TEST


Path 630
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/IbsbI6oBxyu49iD8[4]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_534/ImCq:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_534/ImCq:D
-------------------------------------
  Pin max-delay slack:     4489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_534/ImCq_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_534/ImCq_CFG1C_TEST


Path 631
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[0]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[0]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[0]_CFG1C_TEST


Path 632
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[17]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[17]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[17]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[17]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[17]_CFG1C_TEST


Path 633
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[14]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[14]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[14]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[14]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[14]_CFG1C_TEST


Path 634
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpus1BJidLLoBlalmA[79]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[79]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[79]:D
-------------------------------------
  Pin max-delay slack:     4477 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[79]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[79]_CFG1C_TEST


Path 635
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/MSC_i_469/IdCyzeKL0xo3egrE3ClLna07m63zEh3gsqJeb1rdbLn0giGD1afu3:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/MSC_i_469/IdCyzeKL0xo3egrE3ClLna07m63zEh3gsqJeb1rdbLn0giGD1afzJ:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/MSC_i_469/IdCyzeKL0xo3egrE3ClLna07m63zEh3gsqJeb1rdbLn0giGD1afzJ:D
-------------------------------------
  Pin max-delay slack:     4487 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/MSC_i_469/IdCyzeKL0xo3egrE3ClLna07m63zEh3gsqJeb1rdbLn0giGD1afzJ_CFG1B_TEST


Path 636
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[38]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[38]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[38]:D
-------------------------------------
  Pin max-delay slack:     4476 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[38]_CFG1A_TEST


Path 637
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[36]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[36]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[36]:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[36]_CFG1A_TEST


Path 638
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[33]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[33]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[33]:D
-------------------------------------
  Pin max-delay slack:     4479 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[33]_CFG1A_TEST


Path 639
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[1]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[1]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[1]_CFG1C_TEST


Path 640
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[0]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[0]:D
-------------------------------------
  Pin max-delay slack:     4492 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[0]_CFG1A_TEST


Path 641
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[1]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[1]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[1]_CFG1A_TEST


Path 642
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[1]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[1]:D
-------------------------------------
  Pin max-delay slack:     4489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[1]_CFG1C_TEST


Path 643
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[1]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[1]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[1]_CFG1C_TEST


Path 644
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[1]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[1]:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[1]_CFG1A_TEST


Path 645
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[1]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[1]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[1]_CFG1A_TEST


Path 646
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[1]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[1]:D
-------------------------------------
  Pin max-delay slack:     4489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[1]_CFG1C_TEST


Path 647
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5yKwgpyE37zjBlJyDKb2rnnKq5n[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[0]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[0]:D
-------------------------------------
  Pin max-delay slack:     4491 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[0]_CFG1B_TEST


Path 648
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[121]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[121]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[121]:D
-------------------------------------
  Pin max-delay slack:     4494 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[121]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[121]_CFG1C_TEST


Path 649
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ioffx5kzfxxK2E[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ioffx5kzfxxK2E[2]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ioffx5kzfxxK2E[2]:D
-------------------------------------
  Pin max-delay slack:     4477 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ioffx5kzfxxK2E[2]_CFG1B_TEST


Path 650
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[96]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[67]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[67]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[67]_CFG1D_TEST


Path 651
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[83]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[90]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[90]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[90]_CFG1C_TEST


Path 652
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[80]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[66]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[66]:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[66]_CFG1A_TEST


Path 653
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[79]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[58]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[58]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[58]_CFG1C_TEST


Path 654
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[68]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[101]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[101]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[101]_CFG1C_TEST


Path 655
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[67]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[93]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[93]:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[93]_CFG1A_TEST


Path 656
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[40]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[4]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[4]:D
-------------------------------------
  Pin max-delay slack:     4477 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[4]_CFG1B_TEST


Path 657
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[24]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[7]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[7]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[7]_CFG1C_TEST


Path 658
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[17]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[78]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[78]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[78]_CFG1A_TEST


Path 659
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[127]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[57]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[57]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[57]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[57]_CFG1C_TEST


Path 660
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[102]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[115]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[115]:D
-------------------------------------
  Pin max-delay slack:     4489 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[115]_CFG1C_TEST


Path 661
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[11]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[11]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[11]:D
-------------------------------------
  Pin max-delay slack:     4475 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[11]_CFG1A_TEST


Path 662
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrb[11]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[11]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[11]:D
-------------------------------------
  Pin max-delay slack:     4480 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[11]_CFG1A_TEST


Path 663
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Ibsb0Cs3m9FAI8bc[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_403/Ic4jjp3AKtw9hg3f40xghcs:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_403/Ic4jjp3AKtw9hg3f40xghcs:D
-------------------------------------
  Pin max-delay slack:     4475 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CKE_P2_OUT_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CKE_P2_OUT_CFG1C_TEST


Path 664
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IHu28hB9Fg0iogtrIGcBG8lCHzgr[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IHu28hB9Fg0iogtrIGcBG8lCHzgs[1]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IHu28hB9Fg0iogtrIGcBG8lCHzgs[1]:D
-------------------------------------
  Pin max-delay slack:     4476 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IHu28hB9Fg0iogtrIGcBG8lCHzgs[1]_CFG1A_TEST


Path 665
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFglEKDJ6HA9eq0wjgr[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_337/Ic4jjp3AKtw9hg3f40xg9x8:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_337/Ic4jjp3AKtw9hg3f40xg9x8:D
-------------------------------------
  Pin max-delay slack:     4477 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_337/Ic4jjp3AKtw9hg3f40xg9x8_CFG1C_TEST


Path 666
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[18]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[18]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[18]:D
-------------------------------------
  Pin max-delay slack:     4476 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[18]_CFG1A_TEST


Path 667
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_2:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_3:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_3:D
-------------------------------------
  Pin max-delay slack:     4495 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_3_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_3_CFG1C_TEST


Path 668
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[91]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[91]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[91]:D
-------------------------------------
  Pin max-delay slack:     4500 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[91]_CFG1A_TEST


Path 669
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[70]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[70]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[70]:D
-------------------------------------
  Pin max-delay slack:     4494 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[70]_CFG1A_TEST


Path 670
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[26]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[26]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[26]:D
-------------------------------------
  Pin max-delay slack:     4476 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[26]_CFG1D_TEST


Path 671
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[6]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[6]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[6]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[6]_CFG1D_TEST


Path 672
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[4]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[4]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[4]:D
-------------------------------------
  Pin max-delay slack:     4479 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[4]_CFG1D_TEST


Path 673
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[4]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[4]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[4]:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[4]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[4]_CFG1C_TEST


Path 674
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[0]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[0]:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[0]_CFG1A_TEST


Path 675
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[14]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]_CFG1C_TEST


Path 676
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlekCu1Fv1h6J8ltd31nFrm00Fhrb[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[0]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[0]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[0]_CFG1A_TEST


Path 677
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[24]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[96]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[96]:D
-------------------------------------
  Pin max-delay slack:     5490 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[96]_CFG1A_TEST


Path 678
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[0]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[0]:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[0]_CFG1C_TEST


Path 679
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[1]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[1]:D
-------------------------------------
  Pin max-delay slack:     5487 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[1]_CFG1B_TEST


Path 680
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[0]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[0]:D
-------------------------------------
  Pin max-delay slack:     5487 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[0]_CFG1C_TEST


Path 681
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[1]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[1]:D
-------------------------------------
  Pin max-delay slack:     5491 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[1]_CFG1C_TEST


Path 682
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[0]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[0]:D
-------------------------------------
  Pin max-delay slack:     5493 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[0]_CFG1C_TEST


Path 683
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[124]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[124]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[124]:D
-------------------------------------
  Pin max-delay slack:     5477 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[124]_CFG1B_TEST


Path 684
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[114]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[114]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[114]:D
-------------------------------------
  Pin max-delay slack:     5491 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[114]_CFG1D_TEST


Path 685
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_105/MSC_i_108/IHa1oL4gsu5uLlmufnucL0swf2ce[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_105/MSC_i_108/IHa1oL4gsu5uLlmufnucL0swf2ce[0]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_105/MSC_i_108/IHa1oL4gsu5uLlmufnucL0swf2ce[0]:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_105/MSC_i_108/IHa1oL4gsu5uLlmufnucL0swf2ce[0]_CFG1A_TEST


Path 686
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[0]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[0]:D
-------------------------------------
  Pin max-delay slack:     5487 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[0]_CFG1A_TEST


Path 687
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[7]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[8]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[8]:D
-------------------------------------
  Pin max-delay slack:     5493 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[8]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[8]_CFG1C_TEST


Path 688
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[11]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[12]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[12]:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[12]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[12]_CFG1C_TEST


Path 689
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ip5zr3zyHyh2qzn8Eslkwjnc[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ip5zr3zyHyh2qzn8Eslkwjnc[0]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ip5zr3zyHyh2qzn8Eslkwjnc[0]:D
-------------------------------------
  Pin max-delay slack:     5498 ps
  Min-delay inserted:       877 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ip5zr3zyHyh2qzn8Eslkwjnc[0]_CFG1A_TEST


Path 690
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[99]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[91]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[91]:D
-------------------------------------
  Pin max-delay slack:     5475 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[91]_CFG1A_TEST


Path 691
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[93]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[43]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[43]:D
-------------------------------------
  Pin max-delay slack:     5479 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[43]_CFG1A_TEST


Path 692
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[86]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[114]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[114]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[114]_CFG1B_TEST


Path 693
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[82]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[82]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[82]:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[82]_CFG1A_TEST


Path 694
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[36]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[103]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[103]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[103]_CFG1B_TEST


Path 695
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[8]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[8]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[8]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[8]_CFG1B_TEST


Path 696
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[7]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[7]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[7]:D
-------------------------------------
  Pin max-delay slack:     5477 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[7]_CFG1A_TEST


Path 697
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[3]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[3]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[3]_CFG1B_TEST


Path 698
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJHegB17[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJHegB18[0]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJHegB18[0]:D
-------------------------------------
  Pin max-delay slack:     5493 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJHegB18[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJHegB18[0]_CFG1C_TEST


Path 699
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/ImCr:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ic7F7rrhxlrG5bcnfu1w9x8:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ic7F7rrhxlrG5bcnfu1w9x8:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ic7F7rrhxlrG5bcnfu1w9x8_CFG1C_TEST


Path 700
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_214/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_214/ImCr:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_214/ImCr:D
-------------------------------------
  Pin max-delay slack:     5487 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_214/ImCr_CFG1C_TEST


Path 701
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_213/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_213/ImCr:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_213/ImCr:D
-------------------------------------
  Pin max-delay slack:     5492 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_213/ImCr_CFG1A_TEST


Path 702
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/IbsbI6oBxyu49iD8[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_211/ImCq:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_211/ImCq:D
-------------------------------------
  Pin max-delay slack:     5488 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_211/ImCq_CFG1A_TEST


Path 703
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_175/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_175/ImCr:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_175/ImCr:D
-------------------------------------
  Pin max-delay slack:     5340 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_175/ImCr_CFG1D_TEST


Path 704
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[34]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[34]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[34]:D
-------------------------------------
  Pin max-delay slack:     5485 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[34]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[34]_CFG1C_TEST


Path 705
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[26]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[26]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[26]:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[26]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[26]_CFG1C_TEST


Path 706
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[25]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[25]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[25]:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[25]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[25]_CFG1C_TEST


Path 707
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[24]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[24]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[24]:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[24]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[24]_CFG1C_TEST


Path 708
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[75]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[75]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[75]:D
-------------------------------------
  Pin max-delay slack:     5486 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[75]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[75]_CFG1C_TEST


Path 709
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[67]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[67]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[67]:D
-------------------------------------
  Pin max-delay slack:     5494 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[67]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[67]_CFG1C_TEST


Path 710
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IbqeqhrvdBqnDsbb:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ib1lnogyfJnpDJcr:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ib1lnogyfJnpDJcr:D
-------------------------------------
  Pin max-delay slack:     5474 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ib1lnogyfJnpDJcr_CFG1A_TEST


Path 711
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[97]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[97]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[97]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[97]_CFG1A_TEST


Path 712
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[93]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[93]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[93]:D
-------------------------------------
  Pin max-delay slack:     5477 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[93]_CFG1A_TEST


Path 713
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[69]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[69]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[69]:D
-------------------------------------
  Pin max-delay slack:     5477 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[69]_CFG1D_TEST


Path 714
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[44]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[44]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[44]:D
-------------------------------------
  Pin max-delay slack:     5495 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[44]_CFG1D_TEST


Path 715
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[41]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[41]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[41]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[41]_CFG1D_TEST


Path 716
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[25]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[25]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[25]:D
-------------------------------------
  Pin max-delay slack:     5481 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[25]_CFG1B_TEST


Path 717
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/Ieq2lehK8b[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ieo32tDir2fl8C4y82sj[12]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ieo32tDir2fl8C4y82sj[12]:D
-------------------------------------
  Pin max-delay slack:     5488 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ieo32tDir2fl8C4y82sj[12]_CFG1D_TEST


Path 718
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[112]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[112]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[112]:D
-------------------------------------
  Pin max-delay slack:     5490 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[112]_CFG1C_TEST


Path 719
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/data_0[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/data_1[0]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/data_1[0]:D
-------------------------------------
  Pin max-delay slack:     5479 ps
  Min-delay inserted:       558 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/data_1[0]_CFG1A_TEST


Path 720
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[122]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[122]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[122]:D
-------------------------------------
  Pin max-delay slack:     5492 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[122]_CFG1D_TEST


Path 721
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[106]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[106]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[106]:D
-------------------------------------
  Pin max-delay slack:     5479 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[106]_CFG1B_TEST


Path 722
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p3_reg[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p3_reg_2[0]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p3_reg_2[0]:D
-------------------------------------
  Pin max-delay slack:     5483 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p3_reg_2[0]_CFG1A_TEST


Path 723
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[6]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[6]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[6]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[6]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[6]_CFG1C_TEST


Path 724
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[4]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[4]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[4]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[4]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[4]_CFG1C_TEST


Path 725
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[8]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:D
-------------------------------------
  Pin max-delay slack:     5476 ps
  Min-delay inserted:       491 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]_CFG1A_TEST


Path 726
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[10]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:D
-------------------------------------
  Pin max-delay slack:     5491 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]_CFG1D_TEST


Path 727
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[17]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[17]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[17]:D
-------------------------------------
  Pin max-delay slack:     5490 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[17]_CFG1C_TEST


Path 728
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[81]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[17]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[17]:D
-------------------------------------
  Pin max-delay slack:     5490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[17]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[17]_CFG1C_TEST


Path 729
-------------------------------------
From: PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/interrupt_reg2:CLK
  To: PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/interrupt_reg3:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/interrupt_reg3:D
-------------------------------------
  Pin max-delay slack:     4491 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/interrupt_reg3_CFG1A_TEST
      mdr_PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/interrupt_reg3_CFG1C_TEST


Path 730
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[2]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[8]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[8]:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[8]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[8]_CFG1C_TEST


Path 731
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[10]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[16]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[16]:D
-------------------------------------
  Pin max-delay slack:     4479 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[16]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[16]_CFG1C_TEST


Path 732
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[27]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[7][3]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[7][3]:D
-------------------------------------
  Pin max-delay slack:     4486 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[7][3]_CFG1A_TEST


Path 733
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[10]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[15]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[15]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[15]_CFG1A_TEST


Path 734
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOOlI[2]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[33]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[33]:D
-------------------------------------
  Pin max-delay slack:     4492 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[33]_CFG1C_TEST


Path 735
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat[41]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[10]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[10]:D
-------------------------------------
  Pin max-delay slack:     4491 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[10]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[10]_CFG1C_TEST


Path 736
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[51]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[41]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[41]:D
-------------------------------------
  Pin max-delay slack:     4477 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[41]_CFG1A_TEST


Path 737
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[26]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[16]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[16]:D
-------------------------------------
  Pin max-delay slack:     4486 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[16]_CFG1A_TEST


Path 738
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[15]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[5]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[5]:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[5]_CFG1A_TEST


Path 739
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s1[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[1]:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[1]:D
-------------------------------------
  Pin max-delay slack:     4496 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[1]_CFG1A_TEST
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[1]_CFG1C_TEST


Path 740
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/IbsbI6oBxyu49iD8[8]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_538/ImCq:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_538/ImCq:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_538/ImCq_CFG1A_TEST


Path 741
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_516/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_516/ImCr:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_516/ImCr:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_516/ImCr_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_516/ImCr_CFG1C_TEST


Path 742
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/IbsbI6oBxyu49iD8[9]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_524/ImCq:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_524/ImCq:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_524/ImCq_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_524/ImCq_CFG1C_TEST


Path 743
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/IbsbI6oBxyu49iD8[5]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_518/ImCq:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_518/ImCq:D
-------------------------------------
  Pin max-delay slack:     4487 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_518/ImCq_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_518/ImCq_CFG1C_TEST


Path 744
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[76]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[76]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[76]:D
-------------------------------------
  Pin max-delay slack:     4476 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[76]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[76]_CFG1C_TEST


Path 745
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[69]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[69]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[69]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[69]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[69]_CFG1C_TEST


Path 746
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[64]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[64]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[64]:D
-------------------------------------
  Pin max-delay slack:     4489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[64]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[64]_CFG1C_TEST


Path 747
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[28]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[28]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[28]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[28]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[28]_CFG1C_TEST


Path 748
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IHatmCAEFcJiyHqyAgxvI6sdkHws:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftE1kw921Cj82ra:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftE1kw921Cj82ra:D
-------------------------------------
  Pin max-delay slack:     4487 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftE1kw921Cj82ra_CFG1A_TEST


Path 749
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[94]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[94]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[94]:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[94]_CFG1A_TEST


Path 750
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[93]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[93]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[93]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[93]_CFG1A_TEST


Path 751
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[83]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[83]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[83]:D
-------------------------------------
  Pin max-delay slack:     4486 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[83]_CFG1A_TEST


Path 752
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[31]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[31]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[31]:D
-------------------------------------
  Pin max-delay slack:     4475 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[31]_CFG1A_TEST


Path 753
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/MSC_i_454/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/MSC_i_454/ImCr:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/MSC_i_454/ImCr:D
-------------------------------------
  Pin max-delay slack:     4489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/MSC_i_454/ImCr_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/MSC_i_454/ImCr_CFG1C_TEST


Path 754
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/IgFGIcg:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/MSC_i_454/ImCq:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/MSC_i_454/ImCq:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/MSC_i_454/ImCq_CFG1D_TEST


Path 755
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqx6dtlofC12IJd6a0B9m5E5bpFae3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[1]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[1]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[1]_CFG1C_TEST


Path 756
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[0]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[0]:D
-------------------------------------
  Pin max-delay slack:     4487 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[0]_CFG1A_TEST


Path 757
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[1]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[1]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[1]_CFG1A_TEST


Path 758
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[0]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[0]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[0]_CFG1B_TEST


Path 759
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[123]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[123]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[123]:D
-------------------------------------
  Pin max-delay slack:     4477 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[123]_CFG1D_TEST


Path 760
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[4]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[4]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[4]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[4]_CFG1C_TEST


Path 761
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[59]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[29]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[29]:D
-------------------------------------
  Pin max-delay slack:     4487 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[29]_CFG1C_TEST


Path 762
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[55]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[124]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[124]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[124]_CFG1D_TEST


Path 763
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[23]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[126]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[126]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[126]_CFG1C_TEST


Path 764
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[3]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[3]:D
-------------------------------------
  Pin max-delay slack:     4476 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[3]_CFG1A_TEST


Path 765
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IDgmp42atiKt25L6l8:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CAS_N_P0_OUT:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CAS_N_P0_OUT:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CAS_N_P0_OUT_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CAS_N_P0_OUT_CFG1C_TEST


Path 766
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/IeD3Fgj1rsL8ip4wmxrJFkr4vrovnc[53]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[53]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[53]:D
-------------------------------------
  Pin max-delay slack:     4492 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[53]_CFG1B_TEST


Path 767
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[14]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[14]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[14]:D
-------------------------------------
  Pin max-delay slack:     4486 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[14]_CFG1A_TEST


Path 768
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[92]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[92]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[92]:D
-------------------------------------
  Pin max-delay slack:     4491 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[92]_CFG1A_TEST


Path 769
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[7]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[7]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[7]:D
-------------------------------------
  Pin max-delay slack:     4495 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[7]_CFG1D_TEST


Path 770
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[37]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[37]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[37]:D
-------------------------------------
  Pin max-delay slack:     4476 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[37]_CFG1A_TEST


Path 771
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[22]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[22]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[22]:D
-------------------------------------
  Pin max-delay slack:     4476 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[22]_CFG1A_TEST


Path 772
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[15]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[15]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[15]:D
-------------------------------------
  Pin max-delay slack:     4492 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[15]_CFG1A_TEST


Path 773
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[14]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[14]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[14]:D
-------------------------------------
  Pin max-delay slack:     4476 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[14]_CFG1D_TEST


Path 774
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[3]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[3]:D
-------------------------------------
  Pin max-delay slack:     4476 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[3]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[3]_CFG1C_TEST


Path 775
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[17]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[17]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[17]:D
-------------------------------------
  Pin max-delay slack:     4491 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[17]_CFG1C_TEST


Path 776
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[1]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[1]:D
-------------------------------------
  Pin max-delay slack:     5488 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[1]_CFG1C_TEST


Path 777
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[0]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[0]:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[0]_CFG1C_TEST


Path 778
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[1]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[1]:D
-------------------------------------
  Pin max-delay slack:     5488 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[1]_CFG1B_TEST


Path 779
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[1]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[1]:D
-------------------------------------
  Pin max-delay slack:     5488 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[1]_CFG1C_TEST


Path 780
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[2]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[2]:D
-------------------------------------
  Pin max-delay slack:     5488 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[2]_CFG1A_TEST


Path 781
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[12]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[13]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[13]:D
-------------------------------------
  Pin max-delay slack:     5488 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[13]_CFG1B_TEST


Path 782
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[5]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[6]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[6]:D
-------------------------------------
  Pin max-delay slack:     5491 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[6]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[6]_CFG1C_TEST


Path 783
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[16]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[17]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[17]:D
-------------------------------------
  Pin max-delay slack:     5487 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[17]_CFG1B_TEST


Path 784
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib1k6lb7zkJLj9IE[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib1k6lb7zkJLj9IE[4]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib1k6lb7zkJLj9IE[4]:D
-------------------------------------
  Pin max-delay slack:     5487 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib1k6lb7zkJLj9IE[4]_CFG1C_TEST


Path 785
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[81]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[74]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[74]:D
-------------------------------------
  Pin max-delay slack:     5487 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[74]_CFG1B_TEST


Path 786
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[69]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[109]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[109]:D
-------------------------------------
  Pin max-delay slack:     5487 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[109]_CFG1B_TEST


Path 787
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[50]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[84]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[84]:D
-------------------------------------
  Pin max-delay slack:     5490 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[84]_CFG1A_TEST


Path 788
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[43]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[28]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[28]:D
-------------------------------------
  Pin max-delay slack:     5476 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[28]_CFG1B_TEST


Path 789
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[33]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[79]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[79]:D
-------------------------------------
  Pin max-delay slack:     5333 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[79]_CFG1A_TEST


Path 790
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[150]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[1]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[1]:D
-------------------------------------
  Pin max-delay slack:     5490 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[1]_CFG1D_TEST


Path 791
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[141]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[12]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[12]:D
-------------------------------------
  Pin max-delay slack:     5490 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[12]_CFG1D_TEST


Path 792
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[135]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[121]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[121]:D
-------------------------------------
  Pin max-delay slack:     5477 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[121]_CFG1A_TEST


Path 793
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[114]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[80]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[80]:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[80]_CFG1A_TEST


Path 794
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[50]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[50]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[50]:D
-------------------------------------
  Pin max-delay slack:     5488 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[50]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[50]_CFG1C_TEST


Path 795
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[42]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[42]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[42]:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[42]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[42]_CFG1C_TEST


Path 796
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[32]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[32]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[32]:D
-------------------------------------
  Pin max-delay slack:     5488 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[32]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[32]_CFG1C_TEST


Path 797
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[106]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[106]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[106]:D
-------------------------------------
  Pin max-delay slack:     5488 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[106]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[106]_CFG1C_TEST


Path 798
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[91]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[91]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[91]:D
-------------------------------------
  Pin max-delay slack:     5492 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[91]_CFG1A_TEST


Path 799
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[84]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[84]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[84]:D
-------------------------------------
  Pin max-delay slack:     5486 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[84]_CFG1B_TEST


Path 800
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[83]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[83]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[83]:D
-------------------------------------
  Pin max-delay slack:     5486 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[83]_CFG1D_TEST


Path 801
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[66]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[66]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[66]:D
-------------------------------------
  Pin max-delay slack:     5472 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[66]_CFG1A_TEST


Path 802
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[0]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[0]:D
-------------------------------------
  Pin max-delay slack:     5491 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[0]_CFG1B_TEST


Path 803
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_114/Ib5hnHgIBsEyfuA8dr2vEvLb8o:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_114/MSC_i_115/ImCq:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_114/MSC_i_115/ImCq:D
-------------------------------------
  Pin max-delay slack:     5475 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_114/MSC_i_115/ImCq_CFG1A_TEST


Path 804
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[91]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[91]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[91]:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[91]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[91]_CFG1C_TEST


Path 805
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[100]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[100]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[100]:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[100]_CFG1C_TEST


Path 806
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[98]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[98]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[98]:D
-------------------------------------
  Pin max-delay slack:     5477 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[98]_CFG1A_TEST


Path 807
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[95]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[95]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[95]:D
-------------------------------------
  Pin max-delay slack:     5477 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[95]_CFG1A_TEST


Path 808
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[93]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[93]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[93]:D
-------------------------------------
  Pin max-delay slack:     5476 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[93]_CFG1A_TEST


Path 809
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[52]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[52]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[52]:D
-------------------------------------
  Pin max-delay slack:     5473 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[52]_CFG1A_TEST


Path 810
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[50]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[50]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[50]:D
-------------------------------------
  Pin max-delay slack:     5475 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[50]_CFG1A_TEST


Path 811
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[45]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[45]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[45]:D
-------------------------------------
  Pin max-delay slack:     5475 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[45]_CFG1A_TEST


Path 812
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[37]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[37]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[37]:D
-------------------------------------
  Pin max-delay slack:     5476 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[37]_CFG1D_TEST


Path 813
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[36]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[36]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[36]:D
-------------------------------------
  Pin max-delay slack:     5473 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[36]_CFG1A_TEST


Path 814
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[103]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[103]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[103]:D
-------------------------------------
  Pin max-delay slack:     5476 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[103]_CFG1B_TEST


Path 815
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[1]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[1]:D
-------------------------------------
  Pin max-delay slack:     5488 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[1]_CFG1A_TEST


Path 816
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[17]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:D
-------------------------------------
  Pin max-delay slack:     5487 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]_CFG1A_TEST


Path 817
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_raddr[2]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[2]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[2]:D
-------------------------------------
  Pin max-delay slack:     4487 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[2]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[2]_CFG1C_TEST


Path 818
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlOlI[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[20]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[20]:D
-------------------------------------
  Pin max-delay slack:     4415 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[20]_CFG1A_TEST
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[20]_CFG1C_TEST


Path 819
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[40]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[30]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[30]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[30]_CFG1B_TEST


Path 820
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[29]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[19]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[19]:D
-------------------------------------
  Pin max-delay slack:     4475 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[19]_CFG1A_TEST


Path 821
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[17]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[7]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[7]:D
-------------------------------------
  Pin max-delay slack:     4477 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[7]_CFG1A_TEST


Path 822
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[10]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[0]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[0]:D
-------------------------------------
  Pin max-delay slack:     4472 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[0]_CFG1A_TEST


Path 823
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/wrPtr_s1[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/wrPtr_s2[1]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/wrPtr_s2[1]:D
-------------------------------------
  Pin max-delay slack:     5488 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/wrPtr_s2[1]_CFG1D_TEST


Path 824
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s1[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[0]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[0]:D
-------------------------------------
  Pin max-delay slack:     4489 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[0]_CFG1A_TEST
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[0]_CFG1C_TEST


Path 825
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s1[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[0]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[0]:D
-------------------------------------
  Pin max-delay slack:     5490 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[0]_CFG1A_TEST
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[0]_CFG1C_TEST


Path 826
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s1[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[1]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[1]:D
-------------------------------------
  Pin max-delay slack:     4476 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[1]_CFG1A_TEST


Path 827
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_565/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_565/ImCr:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_565/ImCr:D
-------------------------------------
  Pin max-delay slack:     4486 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_565/ImCr_CFG1A_TEST


Path 828
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_557/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_557/ImCr:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_557/ImCr:D
-------------------------------------
  Pin max-delay slack:     4492 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_557/ImCr_CFG1A_TEST


Path 829
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/Ify9w7A80hK79x3AInp08Eua8hy9ndaoz0t8tBJe:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_555/ImCq:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_555/ImCq:D
-------------------------------------
  Pin max-delay slack:     4489 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_555/ImCq_CFG1D_TEST


Path 830
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/IbsbI6oBxyu49iD8[8]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_523/ImCq:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_523/ImCq:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_523/ImCq_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_523/ImCq_CFG1C_TEST


Path 831
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_506/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_506/ImCr:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_506/ImCr:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_506/ImCr_CFG1A_TEST


Path 832
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_492/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_492/ImCr:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_492/ImCr:D
-------------------------------------
  Pin max-delay slack:     4487 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_492/ImCr_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_492/ImCr_CFG1C_TEST


Path 833
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_483/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_483/ImCr:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_483/ImCr:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_483/ImCr_CFG1A_TEST


Path 834
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/IbsbI6oBxyu49iD8[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_489/ImCq:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_489/ImCq:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_489/ImCq_CFG1D_TEST


Path 835
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[63]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[63]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[63]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[63]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[63]_CFG1C_TEST


Path 836
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[10]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[10]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[10]:D
-------------------------------------
  Pin max-delay slack:     4487 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[10]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[10]_CFG1C_TEST


Path 837
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpus1BJidLLoBlalmA[131]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[131]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[131]:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[131]_CFG1A_TEST


Path 838
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[84]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[84]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[84]:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[84]_CFG1A_TEST


Path 839
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[71]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[71]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[71]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[71]_CFG1A_TEST


Path 840
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[60]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[60]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[60]:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[60]_CFG1D_TEST


Path 841
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[45]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[45]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[45]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[45]_CFG1D_TEST


Path 842
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[1]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[1]:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[1]_CFG1C_TEST


Path 843
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[1]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[1]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[1]_CFG1A_TEST


Path 844
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[1]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[1]:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[1]_CFG1A_TEST


Path 845
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[1]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[1]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[1]_CFG1C_TEST


Path 846
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5zglFxrgoiJfKnyu9J7y9e9eFA3[1]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5zglFxrgoiJfKnyu9J7y9e9eFA3[1]:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5zglFxrgoiJfKnyu9J7y9e9eFA3[1]_CFG1D_TEST


Path 847
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[17]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Ieq7r9tgFlhcEJHaLdCr[0]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Ieq7r9tgFlhcEJHaLdCr[0]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Ieq7r9tgFlhcEJHaLdCr[0]_CFG1C_TEST


Path 848
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[56]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[5]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[5]:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[5]_CFG1B_TEST


Path 849
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[42]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[20]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[20]:D
-------------------------------------
  Pin max-delay slack:     4401 ps
  Min-delay inserted:       440 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[20]_CFG1B_TEST


Path 850
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[128]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[65]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[65]:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[65]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[65]_CFG1C_TEST


Path 851
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[111]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[56]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[56]:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[56]_CFG1A_TEST


Path 852
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrb[8]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[8]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[8]:D
-------------------------------------
  Pin max-delay slack:     4474 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[8]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[8]_CFG1C_TEST


Path 853
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrb[12]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[12]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[12]:D
-------------------------------------
  Pin max-delay slack:     4489 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[12]_CFG1C_TEST


Path 854
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IDgmp41KjcAsxL28bb:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IDgmp41KjcAsxL28bc:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IDgmp41KjcAsxL28bc:D
-------------------------------------
  Pin max-delay slack:     4482 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IDgmp41KjcAsxL28bc_CFG1D_TEST


Path 855
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlekCu1Fv1h6J8ltd31odq81kwjgr[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlekCu1Fv1h6J8ltd31odq81kwjgs[0]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlekCu1Fv1h6J8ltd31odq81kwjgs[0]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlekCu1Fv1h6J8ltd31odq81kwjgs[0]_CFG1A_TEST


Path 856
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/IeD3Fgj1rsL8ip4wmxrJFkr4vrovnc[57]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[57]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[57]:D
-------------------------------------
  Pin max-delay slack:     4482 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[57]_CFG1B_TEST


Path 857
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[75]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[75]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[75]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[75]_CFG1A_TEST


Path 858
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[35]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[35]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[35]:D
-------------------------------------
  Pin max-delay slack:     4472 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[35]_CFG1A_TEST


Path 859
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[109]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[109]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[109]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[109]_CFG1D_TEST


Path 860
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[99]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[99]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[99]:D
-------------------------------------
  Pin max-delay slack:     4490 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[99]_CFG1B_TEST


Path 861
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[60]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[60]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[60]:D
-------------------------------------
  Pin max-delay slack:     4475 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[60]_CFG1D_TEST


Path 862
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[114]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[114]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[114]:D
-------------------------------------
  Pin max-delay slack:     4473 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[114]_CFG1B_TEST


Path 863
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[110]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[110]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[110]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[110]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[110]_CFG1C_TEST


Path 864
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/move_safe_done:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[13]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[13]:B
-------------------------------------
  Pin max-delay slack:     4251 ps
  Min-delay inserted:       528 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[13]_CFG1A_TEST


Path 865
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/burst_detect_s:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/burst_detect_ss:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/burst_detect_ss:D
-------------------------------------
  Pin max-delay slack:     4491 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/burst_detect_ss_CFG1B_TEST


Path 866
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:D
-------------------------------------
  Pin max-delay slack:     4488 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]_CFG1A_TEST


Path 867
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[0]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[0]:D
-------------------------------------
  Pin max-delay slack:     5488 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[0]_CFG1C_TEST


Path 868
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[1]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[1]:D
-------------------------------------
  Pin max-delay slack:     5485 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[1]_CFG1C_TEST


Path 869
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[0]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[0]:D
-------------------------------------
  Pin max-delay slack:     5485 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[0]_CFG1B_TEST


Path 870
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[0]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[0]:D
-------------------------------------
  Pin max-delay slack:     5488 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[0]_CFG1C_TEST


Path 871
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[0]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[0]:D
-------------------------------------
  Pin max-delay slack:     5487 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[0]_CFG1C_TEST


Path 872
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[0]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[0]:D
-------------------------------------
  Pin max-delay slack:     5485 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[0]_CFG1C_TEST


Path 873
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_112/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1uvpuq3gqxIg8xd7yKonc5ikGvnbpze3[3]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_112/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1uvpuq3gqxIg8xd7yKonc5ikGvnbpze3[3]:D
-------------------------------------
  Pin max-delay slack:     5484 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_112/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1uvpuq3gqxIg8xd7yKonc5ikGvnbpze3[3]_CFG1A_TEST


Path 874
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[108]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[108]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[108]:D
-------------------------------------
  Pin max-delay slack:     5488 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[108]_CFG1A_TEST


Path 875
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[119]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[9]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[9]:D
-------------------------------------
  Pin max-delay slack:     5485 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[9]_CFG1C_TEST


Path 876
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ioffx5kzfxxK2E[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ioffx5kzfxxK2E[2]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ioffx5kzfxxK2E[2]:D
-------------------------------------
  Pin max-delay slack:     5474 ps
  Min-delay inserted:       685 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ioffx5kzfxxK2E[2]_CFG1A_TEST


Path 877
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[8]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[9]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[9]:D
-------------------------------------
  Pin max-delay slack:     5486 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[9]_CFG1D_TEST


Path 878
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[10]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[11]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[11]:D
-------------------------------------
  Pin max-delay slack:     5416 ps
  Min-delay inserted:       401 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[11]_CFG1D_TEST


Path 879
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IG5ybacKp0ehlJkID3[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IG5ybacKp0ehlJkID3[5]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IG5ybacKp0ehlJkID3[5]:D
-------------------------------------
  Pin max-delay slack:     5491 ps
  Min-delay inserted:       521 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IG5ybacKp0ehlJkID3[5]_CFG1A_TEST


Path 880
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IG5ybacKp0ehlJkID3[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IG5ybacKp0ehlJkID3[4]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IG5ybacKp0ehlJkID3[4]:D
-------------------------------------
  Pin max-delay slack:     5486 ps
  Min-delay inserted:       607 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IG5ybacKp0ehlJkID3[4]_CFG1A_TEST


Path 881
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[88]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[3]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[3]:D
-------------------------------------
  Pin max-delay slack:     5474 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[3]_CFG1B_TEST


Path 882
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[85]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[106]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[106]:D
-------------------------------------
  Pin max-delay slack:     5475 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[106]_CFG1A_TEST


Path 883
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[83]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[90]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[90]:D
-------------------------------------
  Pin max-delay slack:     5486 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[90]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[90]_CFG1C_TEST


Path 884
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[73]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[10]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[10]:D
-------------------------------------
  Pin max-delay slack:     5485 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[10]_CFG1A_TEST


Path 885
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[146]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[3]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[3]:D
-------------------------------------
  Pin max-delay slack:     5484 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[3]_CFG1D_TEST


Path 886
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[142]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[5]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[5]:D
-------------------------------------
  Pin max-delay slack:     5490 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[5]_CFG1D_TEST


Path 887
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[134]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[113]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[113]:D
-------------------------------------
  Pin max-delay slack:     5486 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[113]_CFG1B_TEST


Path 888
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[121]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[9]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[9]:D
-------------------------------------
  Pin max-delay slack:     5486 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[9]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[9]_CFG1C_TEST


Path 889
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[120]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[1]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[1]:D
-------------------------------------
  Pin max-delay slack:     5473 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[1]_CFG1B_TEST


Path 890
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[104]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[0]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[0]:D
-------------------------------------
  Pin max-delay slack:     5471 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[0]_CFG1B_TEST


Path 891
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[5]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[5]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[5]:D
-------------------------------------
  Pin max-delay slack:     5471 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[5]_CFG1A_TEST


Path 892
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[15]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[15]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[15]:D
-------------------------------------
  Pin max-delay slack:     5473 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[15]_CFG1B_TEST


Path 893
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_83/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/select_rank_1_gt:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/select_rank_1_gt:D
-------------------------------------
  Pin max-delay slack:     5473 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/select_rank_1_gt_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/select_rank_1_gt_CFG1C_TEST


Path 894
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_83/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/select_rank_1_gt:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/select_rank_1_gt:D
-------------------------------------
  Pin max-delay slack:     5472 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/select_rank_1_gt_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/select_rank_1_gt_CFG1C_TEST


Path 895
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_225/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_225/ImCr:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_225/ImCr:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_225/ImCr_CFG1A_TEST


Path 896
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_199/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_199/ImCr:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_199/ImCr:D
-------------------------------------
  Pin max-delay slack:     5485 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_199/ImCr_CFG1A_TEST


Path 897
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[38]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[38]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[38]:D
-------------------------------------
  Pin max-delay slack:     5488 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[38]_CFG1D_TEST


Path 898
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[33]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[33]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[33]:D
-------------------------------------
  Pin max-delay slack:     5485 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[33]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[33]_CFG1C_TEST


Path 899
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[77]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[77]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[77]:D
-------------------------------------
  Pin max-delay slack:     5484 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[77]_CFG1A_TEST


Path 900
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[74]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[74]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[74]:D
-------------------------------------
  Pin max-delay slack:     5484 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[74]_CFG1B_TEST


Path 901
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_2:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:D
-------------------------------------
  Pin max-delay slack:     5484 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_CFG1C_TEST


Path 902
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/data_0[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/data_1[0]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/data_1[0]:D
-------------------------------------
  Pin max-delay slack:     5486 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/data_1[0]_CFG1A_TEST


Path 903
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[55]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[55]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[55]:D
-------------------------------------
  Pin max-delay slack:     5472 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[55]_CFG1D_TEST


Path 904
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[4]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[4]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[4]:D
-------------------------------------
  Pin max-delay slack:     5472 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[4]_CFG1B_TEST


Path 905
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[26]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[26]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[26]:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[26]_CFG1A_TEST


Path 906
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[19]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[19]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[19]:D
-------------------------------------
  Pin max-delay slack:     5473 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[19]_CFG1A_TEST


Path 907
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[114]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[114]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[114]:D
-------------------------------------
  Pin max-delay slack:     5473 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[114]_CFG1A_TEST


Path 908
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_out[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[1]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[1]:D
-------------------------------------
  Pin max-delay slack:     5488 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[1]_CFG1B_TEST


Path 909
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1OOI/CAXI4DMAl10OI[0]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1OOI/CAXI4DMAl10OI[1]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1OOI/CAXI4DMAl10OI[1]:D
-------------------------------------
  Pin max-delay slack:     4472 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1OOI/CAXI4DMAl10OI[1]_CFG1D_TEST


Path 910
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[11]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[7]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[7]:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[7]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[7]_CFG1C_TEST


Path 911
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat[36]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[5]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[5]:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[5]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[5]_CFG1C_TEST


Path 912
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[44]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[34]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[34]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[34]_CFG1A_TEST


Path 913
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[22]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[12]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[12]:D
-------------------------------------
  Pin max-delay slack:     4486 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[12]_CFG1B_TEST


Path 914
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/rdPtr_s1[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/rdPtr_s2[1]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/rdPtr_s2[1]:D
-------------------------------------
  Pin max-delay slack:     4227 ps
  Min-delay inserted:       421 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/rdPtr_s2[1]_CFG1C_TEST


Path 915
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s1[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s2[1]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s2[1]:D
-------------------------------------
  Pin max-delay slack:     5485 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s2[1]_CFG1A_TEST


Path 916
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_533/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_533/ImCr:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_533/ImCr:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_533/ImCr_CFG1A_TEST


Path 917
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/IbsbI6oBxyu49iD8[7]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_516/ImCq:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_516/ImCq:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_516/ImCq_CFG1C_TEST


Path 918
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/IbsbI6oBxyu49iD8[6]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_514/ImCq:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_514/ImCq:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_514/ImCq_CFG1A_TEST


Path 919
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_504/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_504/ImCr:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_504/ImCr:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_504/ImCr_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_504/ImCr_CFG1C_TEST


Path 920
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_491/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_491/ImCr:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_491/ImCr:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_491/ImCr_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_491/ImCr_CFG1C_TEST


Path 921
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_482/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_482/ImCr:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_482/ImCr:D
-------------------------------------
  Pin max-delay slack:     4482 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_482/ImCr_CFG1A_TEST


Path 922
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[6]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[6]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[6]:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[6]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[6]_CFG1C_TEST


Path 923
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[69]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[69]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[69]:D
-------------------------------------
  Pin max-delay slack:     4482 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[69]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[69]_CFG1C_TEST


Path 924
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[87]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[87]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[87]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[87]_CFG1A_TEST


Path 925
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[82]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[82]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[82]:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[82]_CFG1A_TEST


Path 926
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[46]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[46]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[46]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[46]_CFG1A_TEST


Path 927
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/Ih4p8srEpJBbzGII7[11]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/Ieq2lehK8b[5]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/Ieq2lehK8b[5]:D
-------------------------------------
  Pin max-delay slack:     4486 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/Ieq2lehK8b[5]_CFG1D_TEST


Path 928
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqx6dtlofC12IJd6a0B9m5E5bpFae3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[1]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[1]:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[1]_CFG1A_TEST


Path 929
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[1]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[1]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[1]_CFG1D_TEST


Path 930
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[114]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrb[4]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrb[4]:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrb[4]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrb[4]_CFG1C_TEST


Path 931
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib4yyFnnED4Hv2Dy[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_446/I57qFFDfGClAw8wHi9hv8oBd5y8Bz1AueKtpx73gJKz7C0gm0Ln:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_446/I57qFFDfGClAw8wHi9hv8oBd5y8Bz1AueKtpx73gJKz7C0gm0Ln:D
-------------------------------------
  Pin max-delay slack:     4487 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_446/I57qFFDfGClAw8wHi9hv8oBd5y8Bz1AueKtpx73gJKz7C0gm0Ln_CFG1C_TEST


Path 932
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib4yyFnnED4Hv2Dy[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib4yyFnnED4Hv2Dy[1]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib4yyFnnED4Hv2Dy[1]:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib4yyFnnED4Hv2Dy[1]_CFG1B_TEST


Path 933
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[31]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[63]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[63]:D
-------------------------------------
  Pin max-delay slack:     4482 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[63]_CFG1C_TEST


Path 934
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[20]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[102]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[102]:D
-------------------------------------
  Pin max-delay slack:     4482 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[102]_CFG1D_TEST


Path 935
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[121]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[9]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[9]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[9]_CFG1C_TEST


Path 936
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[119]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[120]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[120]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[120]_CFG1A_TEST


Path 937
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[116]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[96]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[96]:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[96]_CFG1A_TEST


Path 938
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[79]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[79]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[79]:D
-------------------------------------
  Pin max-delay slack:     4486 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[79]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[79]_CFG1C_TEST


Path 939
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[33]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[33]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[33]:D
-------------------------------------
  Pin max-delay slack:     4471 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[33]_CFG1A_TEST


Path 940
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p1_reg[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p1_reg_2[0]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p1_reg_2[0]:D
-------------------------------------
  Pin max-delay slack:     4474 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p1_reg_2[0]_CFG1A_TEST


Path 941
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[75]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[75]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[75]:D
-------------------------------------
  Pin max-delay slack:     4487 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[75]_CFG1A_TEST


Path 942
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[15]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[15]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[15]:D
-------------------------------------
  Pin max-delay slack:     4469 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[15]_CFG1A_TEST


Path 943
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[124]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[124]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[124]:D
-------------------------------------
  Pin max-delay slack:     4472 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[124]_CFG1A_TEST


Path 944
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[0]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[0]:D
-------------------------------------
  Pin max-delay slack:     4471 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[0]_CFG1C_TEST


Path 945
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/move_safe_done:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[10]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[10]:C
-------------------------------------
  Pin max-delay slack:     4250 ps
  Min-delay inserted:       528 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[13]_CFG1A_TEST


Path 946
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[8]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]_CFG1A_TEST


Path 947
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFglEKDJ6Ii8arF6m7b[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFglEKDJ6Ii8arF6m7c[0]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFglEKDJ6Ii8arF6m7c[0]:D
-------------------------------------
  Pin max-delay slack:     5481 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFglEKDJ6Ii8arF6m7c[0]_CFG1B_TEST


Path 948
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[1]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[1]:D
-------------------------------------
  Pin max-delay slack:     5481 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[1]_CFG1B_TEST


Path 949
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[1]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[1]:D
-------------------------------------
  Pin max-delay slack:     5483 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[1]_CFG1A_TEST


Path 950
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[0]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[0]:D
-------------------------------------
  Pin max-delay slack:     5484 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[0]_CFG1B_TEST


Path 951
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[1]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[1]:D
-------------------------------------
  Pin max-delay slack:     5483 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[1]_CFG1A_TEST


Path 952
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[0]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[0]:D
-------------------------------------
  Pin max-delay slack:     5486 ps
  Min-delay inserted:       491 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[0]_CFG1A_TEST


Path 953
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5zglFxrgoiJfKnyu9J7y9e9eFA3[0]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5zglFxrgoiJfKnyu9J7y9e9eFA3[0]:D
-------------------------------------
  Pin max-delay slack:     5485 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5zglFxrgoiJfKnyu9J7y9e9eFA3[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5zglFxrgoiJfKnyu9J7y9e9eFA3[0]_CFG1C_TEST


Path 954
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[16]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[17]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[17]:D
-------------------------------------
  Pin max-delay slack:     5483 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[17]_CFG1B_TEST


Path 955
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[20]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[21]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[21]:D
-------------------------------------
  Pin max-delay slack:     5481 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[21]_CFG1A_TEST


Path 956
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[14]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[15]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[15]:D
-------------------------------------
  Pin max-delay slack:     5483 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[15]_CFG1A_TEST


Path 957
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib1k6lb7zkJLj9IE[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib1k6lb7zkJLj9IE[2]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib1k6lb7zkJLj9IE[2]:D
-------------------------------------
  Pin max-delay slack:     5484 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib1k6lb7zkJLj9IE[2]_CFG1A_TEST


Path 958
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[79]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[58]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[58]:D
-------------------------------------
  Pin max-delay slack:     5482 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[58]_CFG1A_TEST


Path 959
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[76]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[34]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[34]:D
-------------------------------------
  Pin max-delay slack:     5480 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[34]_CFG1B_TEST


Path 960
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[71]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[125]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[125]:D
-------------------------------------
  Pin max-delay slack:     5472 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[125]_CFG1A_TEST


Path 961
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[143]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[13]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[13]:D
-------------------------------------
  Pin max-delay slack:     5486 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[13]_CFG1D_TEST


Path 962
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[115]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[88]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[88]:D
-------------------------------------
  Pin max-delay slack:     5486 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[88]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[88]_CFG1C_TEST


Path 963
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[103]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[123]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[123]:D
-------------------------------------
  Pin max-delay slack:     5469 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[123]_CFG1A_TEST


Path 964
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[100]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[99]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[99]:D
-------------------------------------
  Pin max-delay slack:     5479 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[99]_CFG1A_TEST


Path 965
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_235/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_235/ImCr:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_235/ImCr:D
-------------------------------------
  Pin max-delay slack:     5481 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_235/ImCr_CFG1A_TEST


Path 966
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_159/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_159/ImCr:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_159/ImCr:D
-------------------------------------
  Pin max-delay slack:     5485 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_159/ImCr_CFG1A_TEST


Path 967
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[78]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[78]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[78]:D
-------------------------------------
  Pin max-delay slack:     5483 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[78]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[78]_CFG1C_TEST


Path 968
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[53]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[53]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[53]:D
-------------------------------------
  Pin max-delay slack:     5483 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[53]_CFG1D_TEST


Path 969
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[29]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[29]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[29]:D
-------------------------------------
  Pin max-delay slack:     5481 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[29]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[29]_CFG1C_TEST


Path 970
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[39]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[39]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[39]:D
-------------------------------------
  Pin max-delay slack:     5483 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[39]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[39]_CFG1C_TEST


Path 971
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[81]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[81]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[81]:D
-------------------------------------
  Pin max-delay slack:     5483 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[81]_CFG1A_TEST


Path 972
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[63]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[63]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[63]:D
-------------------------------------
  Pin max-delay slack:     5472 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[63]_CFG1A_TEST


Path 973
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[55]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[55]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[55]:D
-------------------------------------
  Pin max-delay slack:     5484 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[55]_CFG1D_TEST


Path 974
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[32]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[32]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[32]:D
-------------------------------------
  Pin max-delay slack:     5469 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[32]_CFG1D_TEST


Path 975
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[21]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[21]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[21]:D
-------------------------------------
  Pin max-delay slack:     5484 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[21]_CFG1D_TEST


Path 976
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[2]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[3]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[3]:D
-------------------------------------
  Pin max-delay slack:     5472 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[3]_CFG1B_TEST


Path 977
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[82]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[82]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[82]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[82]_CFG1A_TEST


Path 978
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[6]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[6]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[6]:D
-------------------------------------
  Pin max-delay slack:     5473 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[6]_CFG1D_TEST


Path 979
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[53]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[53]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[53]:D
-------------------------------------
  Pin max-delay slack:     5470 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[53]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[53]_CFG1C_TEST


Path 980
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[3]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[3]:D
-------------------------------------
  Pin max-delay slack:     5483 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[3]_CFG1D_TEST


Path 981
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[14]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:D
-------------------------------------
  Pin max-delay slack:     5482 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]_CFG1A_TEST


Path 982
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_4/R_DATA_8_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[120]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[120]:D
-------------------------------------
  Pin max-delay slack:     5329 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[120]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[120]_CFG1C_TEST


Path 983
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[67]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[3]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[3]:D
-------------------------------------
  Pin max-delay slack:     5263 ps
  Min-delay inserted:       440 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[3]_CFG1C_TEST


Path 984
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[38]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[6]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[6]:D
-------------------------------------
  Pin max-delay slack:     5483 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[6]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[6]_CFG1C_TEST


Path 985
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[32]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[0]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[0]:D
-------------------------------------
  Pin max-delay slack:     5474 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[0]_CFG1A_TEST


Path 986
-------------------------------------
From: PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/interrupt_reg2:CLK
  To: PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/interrupt_reg3:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/interrupt_reg3:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/interrupt_reg3_CFG1A_TEST
      mdr_PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/interrupt_reg3_CFG1C_TEST


Path 987
-------------------------------------
From: PCIe_EP_0/sw_debounce_0/switch_debounce[1].deb/interrupt_reg2:CLK
  To: PCIe_EP_0/sw_debounce_0/switch_debounce[1].deb/interrupt_reg3:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: PCIe_EP_0/sw_debounce_0/switch_debounce[1].deb/interrupt_reg3:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PCIe_EP_0/sw_debounce_0/switch_debounce[1].deb/interrupt_reg3_CFG1A_TEST
      mdr_PCIe_EP_0/sw_debounce_0/switch_debounce[1].deb/interrupt_reg3_CFG1C_TEST


Path 988
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[0]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[0]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[0]:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[0]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[0]_CFG1C_TEST


Path 989
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_raddr[6]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[6]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[6]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[6]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[6]_CFG1C_TEST


Path 990
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/mem_address_o[10]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[10]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[10]:D
-------------------------------------
  Pin max-delay slack:     4472 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[10]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[10]_CFG1C_TEST


Path 991
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[25]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[7][1]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[7][1]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[7][1]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[7][1]_CFG1C_TEST


Path 992
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[39]:CLK
  To: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[5]:D
-------------------------------------
Path min-delay slack:       -44 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[5]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[5]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[5]_CFG1C_TEST


Path 993
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_505/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_505/ImCr:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_505/ImCr:D
-------------------------------------
  Pin max-delay slack:     4480 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_505/ImCr_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_505/ImCr_CFG1C_TEST


Path 994
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[86]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[86]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[86]:D
-------------------------------------
  Pin max-delay slack:     4486 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[86]_CFG1D_TEST


Path 995
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[85]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[85]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[85]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[85]_CFG1A_TEST


Path 996
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[0]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[0]:D
-------------------------------------
  Pin max-delay slack:     4479 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[0]_CFG1D_TEST


Path 997
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_456/IgFGIcg:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_456/MSC_i_457/ImCq:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_456/MSC_i_457/ImCq:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_456/MSC_i_457/ImCq_CFG1A_TEST


Path 998
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[1]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[1]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[1]_CFG1D_TEST


Path 999
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[115]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[88]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[88]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[88]_CFG1A_TEST


Path 1000
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2Cg09p4xlAD5Cjgs:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RESET_N_P0_OUT:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RESET_N_P0_OUT:D
-------------------------------------
  Pin max-delay slack:     4472 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RESET_N_P0_OUT_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RESET_N_P0_OUT_CFG1C_TEST


Path 1001
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[8]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[8]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[8]:D
-------------------------------------
  Pin max-delay slack:     4470 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[8]_CFG1C_TEST


Path 1002
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9lF3iJzdDrb[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9lF3iJzdDrc[1]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9lF3iJzdDrc[1]:D
-------------------------------------
  Pin max-delay slack:     4468 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9lF3iJzdDrc[1]_CFG1C_TEST


Path 1003
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IDgmp42rcn5yncJGH7:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IDgmp42rcn5yncJGH8:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IDgmp42rcn5yncJGH8:D
-------------------------------------
  Pin max-delay slack:     4472 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IDgmp42rcn5yncJGH8_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IDgmp42rcn5yncJGH8_CFG1C_TEST


Path 1004
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IDgmp41KjcAsxL28bc:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ACT_N_P0_OUT:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ACT_N_P0_OUT:D
-------------------------------------
  Pin max-delay slack:     4471 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ACT_N_P0_OUT_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ACT_N_P0_OUT_CFG1C_TEST


Path 1005
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq9ekhn9GCuDm77rg991L7mbprt0ql7[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_352/Ic4jjp3AKtw9hg3f40xg9x8:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_352/Ic4jjp3AKtw9hg3f40xg9x8:D
-------------------------------------
  Pin max-delay slack:     4480 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_352/Ic4jjp3AKtw9hg3f40xg9x8_CFG1A_TEST


Path 1006
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[83]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[83]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[83]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[83]_CFG1A_TEST


Path 1007
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[16]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[16]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[16]:D
-------------------------------------
  Pin max-delay slack:     4468 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[16]_CFG1A_TEST


Path 1008
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/noise_detect/data_0[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/noise_detect/data_1[0]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/noise_detect/data_1[0]:D
-------------------------------------
  Pin max-delay slack:     4471 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/noise_detect/data_1[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/noise_detect/data_1[0]_CFG1C_TEST


Path 1009
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/noise_detect/data_0[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/noise_detect/data_1[0]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/noise_detect/data_1[0]:D
-------------------------------------
  Pin max-delay slack:     4482 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/noise_detect/data_1[0]_CFG1A_TEST


Path 1010
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[45]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[45]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[45]:D
-------------------------------------
  Pin max-delay slack:     4469 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[45]_CFG1D_TEST


Path 1011
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[2]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[2]:D
-------------------------------------
  Pin max-delay slack:     4468 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[2]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[2]_CFG1C_TEST


Path 1012
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[1]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[1]:D
-------------------------------------
  Pin max-delay slack:     5481 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[1]_CFG1A_TEST


Path 1013
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[3]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[3]:D
-------------------------------------
  Pin max-delay slack:     5467 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[3]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[3]_CFG1C_TEST


Path 1014
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[61]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[45]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[45]:D
-------------------------------------
  Pin max-delay slack:     5467 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[45]_CFG1A_TEST


Path 1015
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[14]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[54]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[54]:D
-------------------------------------
  Pin max-delay slack:     5482 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[54]_CFG1A_TEST


Path 1016
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_85/MSC_i_86/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_85/MSC_i_86/ImCr:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_85/MSC_i_86/ImCr:D
-------------------------------------
  Pin max-delay slack:     5482 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_85/MSC_i_86/ImCr_CFG1A_TEST


Path 1017
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[9]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[9]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[9]:D
-------------------------------------
  Pin max-delay slack:     5486 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[9]_CFG1A_TEST


Path 1018
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[2]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[2]:D
-------------------------------------
  Pin max-delay slack:     5468 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[2]_CFG1A_TEST


Path 1019
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/IbsbI6oBxyu49iD8[9]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_185/ImCq:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_185/ImCq:D
-------------------------------------
  Pin max-delay slack:     5402 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_185/ImCq_CFG1D_TEST


Path 1020
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[85]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[85]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[85]:D
-------------------------------------
  Pin max-delay slack:     5480 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[85]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[85]_CFG1C_TEST


Path 1021
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[42]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[42]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[42]:D
-------------------------------------
  Pin max-delay slack:     5482 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[42]_CFG1D_TEST


Path 1022
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IcmhoF8EE6Fgr[6]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IirmgHs657xdpruh4[6]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IirmgHs657xdpruh4[6]:D
-------------------------------------
  Pin max-delay slack:     5480 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IirmgHs657xdpruh4[6]_CFG1C_TEST


Path 1023
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[92]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[92]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[92]:D
-------------------------------------
  Pin max-delay slack:     5473 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[92]_CFG1D_TEST


Path 1024
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[79]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[79]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[79]:D
-------------------------------------
  Pin max-delay slack:     5481 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[79]_CFG1A_TEST


Path 1025
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[75]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[75]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[75]:D
-------------------------------------
  Pin max-delay slack:     5479 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[75]_CFG1A_TEST


Path 1026
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[37]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[37]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[37]:D
-------------------------------------
  Pin max-delay slack:     5487 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[37]_CFG1D_TEST


Path 1027
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_118/IgFGIcg:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_118/MSC_i_119/ImCq:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_118/MSC_i_119/ImCq:D
-------------------------------------
  Pin max-delay slack:     5466 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_118/MSC_i_119/ImCq_CFG1B_TEST


Path 1028
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[96]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[96]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[96]:D
-------------------------------------
  Pin max-delay slack:     5486 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[96]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[96]_CFG1C_TEST


Path 1029
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[57]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[57]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[57]:D
-------------------------------------
  Pin max-delay slack:     5479 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[57]_CFG1A_TEST


Path 1030
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcGvbjA7L20rtq7gGlCI72A:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ihm258tvJrlDCqD8r:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ihm258tvJrlDCqD8r:D
-------------------------------------
  Pin max-delay slack:     5470 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ihm258tvJrlDCqD8r_CFG1B_TEST


Path 1031
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_1:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_2:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_2:D
-------------------------------------
  Pin max-delay slack:     5483 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_2_CFG1A_TEST


Path 1032
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[29]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[29]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[29]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[29]_CFG1B_TEST


Path 1033
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[23]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[23]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[23]:D
-------------------------------------
  Pin max-delay slack:     5469 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[23]_CFG1D_TEST


Path 1034
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[127]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[127]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[127]:D
-------------------------------------
  Pin max-delay slack:     5468 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[127]_CFG1A_TEST


Path 1035
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[116]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[116]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[116]:D
-------------------------------------
  Pin max-delay slack:     5468 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[116]_CFG1A_TEST


Path 1036
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[102]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[102]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[102]:D
-------------------------------------
  Pin max-delay slack:     5484 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[102]_CFG1A_TEST


Path 1037
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[11]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[11]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[11]:D
-------------------------------------
  Pin max-delay slack:     5486 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[11]_CFG1D_TEST


Path 1038
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[2]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[2]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[2]:D
-------------------------------------
  Pin max-delay slack:     5469 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[2]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[2]_CFG1C_TEST


Path 1039
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[71]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[7]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[7]:D
-------------------------------------
  Pin max-delay slack:     5482 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[7]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[7]_CFG1C_TEST


Path 1040
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[44]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[12]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[12]:D
-------------------------------------
  Pin max-delay slack:     5265 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[12]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[12]_CFG1C_TEST


Path 1041
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[39]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[7]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[7]:D
-------------------------------------
  Pin max-delay slack:     5480 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[7]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[7]_CFG1C_TEST


Path 1042
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[20]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[20]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[20]:D
-------------------------------------
  Pin max-delay slack:     5481 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[20]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[20]_CFG1C_TEST


Path 1043
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[116]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[20]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[20]:D
-------------------------------------
  Pin max-delay slack:     5484 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[20]_CFG1D_TEST


Path 1044
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count1[26]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[26]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[26]:D
-------------------------------------
  Pin max-delay slack:     4402 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[26]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[26]_CFG1C_TEST


Path 1045
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[6]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[12]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[12]:D
-------------------------------------
  Pin max-delay slack:     4469 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[12]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[12]_CFG1C_TEST


Path 1046
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[31]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[37]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[37]:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[37]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[37]_CFG1C_TEST


Path 1047
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[16]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[22]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[22]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[22]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[22]_CFG1C_TEST


Path 1048
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[11]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[17]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[17]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[17]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[17]_CFG1C_TEST


Path 1049
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[6]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[37]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[37]:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[37]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[37]_CFG1C_TEST


Path 1050
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/mem_address_o[5]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[5]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[5]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[5]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[5]_CFG1C_TEST


Path 1051
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/mem_address_o[3]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[3]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[3]:D
-------------------------------------
  Pin max-delay slack:     4482 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[3]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[3]_CFG1C_TEST


Path 1052
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOOlI[24]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[55]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[55]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[55]_CFG1B_TEST


Path 1053
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[54]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[44]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[44]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[44]_CFG1B_TEST


Path 1054
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[33]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[23]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[23]:D
-------------------------------------
  Pin max-delay slack:     4465 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[23]_CFG1A_TEST


Path 1055
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[21]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[11]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[11]:D
-------------------------------------
  Pin max-delay slack:     4469 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[11]_CFG1A_TEST


Path 1056
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s1[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[1]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[1]:D
-------------------------------------
  Pin max-delay slack:     4482 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[1]_CFG1A_TEST


Path 1057
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/currState[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/sDat[14]:D
-------------------------------------
Path min-delay slack:       -43 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/sDat_10[14]:C
-------------------------------------
  Pin max-delay slack:     4223 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/sDat_10[14]_CFG1A_TEST
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/sDat_10[14]_CFG1C_TEST


Path 1058
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/MSC_i_543/IofacnKxvkIecs[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/MSC_i_543/IofacnKxvkIecs[1]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/MSC_i_543/IofacnKxvkIecs[1]:D
-------------------------------------
  Pin max-delay slack:     4468 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/MSC_i_543/IofacnKxvkIecs[1]_CFG1D_TEST


Path 1059
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IcmhoF8EE6Fgr[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IirmgHs657xdpruh4[2]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IirmgHs657xdpruh4[2]:D
-------------------------------------
  Pin max-delay slack:     4485 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IirmgHs657xdpruh4[2]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IirmgHs657xdpruh4[2]_CFG1C_TEST


Path 1060
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[89]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[89]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[89]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[89]_CFG1D_TEST


Path 1061
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[81]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[81]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[81]:D
-------------------------------------
  Pin max-delay slack:     4480 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[81]_CFG1D_TEST


Path 1062
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[59]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[59]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[59]:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[59]_CFG1D_TEST


Path 1063
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[47]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[47]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[47]:D
-------------------------------------
  Pin max-delay slack:     4479 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[47]_CFG1D_TEST


Path 1064
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[26]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[26]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[26]:D
-------------------------------------
  Pin max-delay slack:     4480 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[26]_CFG1A_TEST


Path 1065
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[23]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[23]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[23]:D
-------------------------------------
  Pin max-delay slack:     4479 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[23]_CFG1D_TEST


Path 1066
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[21]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[21]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[21]:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[21]_CFG1D_TEST


Path 1067
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[19]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[19]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[19]:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[19]_CFG1A_TEST


Path 1068
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[103]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[103]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[103]:D
-------------------------------------
  Pin max-delay slack:     4480 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[103]_CFG1A_TEST


Path 1069
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib1k6lb7zkJLj9IE[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib1k6lb7zkJLj9IE[2]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib1k6lb7zkJLj9IE[2]:D
-------------------------------------
  Pin max-delay slack:     4462 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib1k6lb7zkJLj9IE[2]_CFG1B_TEST


Path 1070
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IDgIek0oleiLa7ccnc[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[0]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[0]:D
-------------------------------------
  Pin max-delay slack:     4475 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[0]_CFG1C_TEST


Path 1071
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[4]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[4]:D
-------------------------------------
  Pin max-delay slack:     4479 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[4]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[4]_CFG1C_TEST


Path 1072
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[6]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RDDATA_EN_P0_OUT:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RDDATA_EN_P0_OUT:D
-------------------------------------
  Pin max-delay slack:     4476 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RDDATA_EN_P0_OUT_CFG1A_TEST


Path 1073
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrb[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[2]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[2]:D
-------------------------------------
  Pin max-delay slack:     4465 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[2]_CFG1A_TEST


Path 1074
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9lF3iJzdDrc[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P0_OUT[0]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P0_OUT[0]:D
-------------------------------------
  Pin max-delay slack:     4462 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P0_OUT[0]_CFG1A_TEST


Path 1075
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Ieq7r9tgFlhcEJHaLdCs[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_401/Ic4jjp3AKtw9hg3f40xghcs:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_401/Ic4jjp3AKtw9hg3f40xghcs:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_401/Ic4jjp3AKtw9hg3f40xghcs_CFG1A_TEST


Path 1076
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[55]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[55]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[55]:D
-------------------------------------
  Pin max-delay slack:     4466 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[55]_CFG1B_TEST


Path 1077
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[51]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[51]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[51]:D
-------------------------------------
  Pin max-delay slack:     4467 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[51]_CFG1B_TEST


Path 1078
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[10]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[10]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[10]:D
-------------------------------------
  Pin max-delay slack:     4475 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[10]_CFG1A_TEST


Path 1079
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[107]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[107]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[107]:D
-------------------------------------
  Pin max-delay slack:     4476 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[107]_CFG1B_TEST


Path 1080
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[95]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[95]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[95]:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[95]_CFG1D_TEST


Path 1081
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[53]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[53]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[53]:D
-------------------------------------
  Pin max-delay slack:     4467 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[53]_CFG1A_TEST


Path 1082
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[14]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[14]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[14]:D
-------------------------------------
  Pin max-delay slack:     4480 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[14]_CFG1A_TEST


Path 1083
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[119]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[119]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[119]:D
-------------------------------------
  Pin max-delay slack:     4483 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[119]_CFG1D_TEST


Path 1084
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[2]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[2]:D
-------------------------------------
  Pin max-delay slack:     4468 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[2]_CFG1A_TEST


Path 1085
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_12/Ic4jjp3AKtw9hg3f40xhpJc:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[105]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[105]:D
-------------------------------------
  Pin max-delay slack:     5408 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[105]_CFG1A_TEST


Path 1086
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[3]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[3]:D
-------------------------------------
  Pin max-delay slack:     5468 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[3]_CFG1B_TEST


Path 1087
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[55]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[124]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[124]:D
-------------------------------------
  Pin max-delay slack:     5482 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[124]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[124]_CFG1C_TEST


Path 1088
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[42]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[20]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[20]:D
-------------------------------------
  Pin max-delay slack:     5480 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[20]_CFG1A_TEST


Path 1089
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[40]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[4]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[4]:D
-------------------------------------
  Pin max-delay slack:     5464 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[4]_CFG1B_TEST


Path 1090
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[130]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[81]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[81]:D
-------------------------------------
  Pin max-delay slack:     5480 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[81]_CFG1A_TEST


Path 1091
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[127]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[57]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[57]:D
-------------------------------------
  Pin max-delay slack:     5475 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[57]_CFG1A_TEST


Path 1092
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[111]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[56]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[56]:D
-------------------------------------
  Pin max-delay slack:     5481 ps
  Min-delay inserted:       558 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[56]_CFG1A_TEST


Path 1093
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[105]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[8]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[8]:D
-------------------------------------
  Pin max-delay slack:     5480 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[8]_CFG1A_TEST


Path 1094
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[55]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[55]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[55]:D
-------------------------------------
  Pin max-delay slack:     5481 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[55]_CFG1D_TEST


Path 1095
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[62]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[62]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[62]:D
-------------------------------------
  Pin max-delay slack:     5396 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[62]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[62]_CFG1C_TEST


Path 1096
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[45]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[45]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[45]:D
-------------------------------------
  Pin max-delay slack:     5398 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[45]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[45]_CFG1C_TEST


Path 1097
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[98]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[98]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[98]:D
-------------------------------------
  Pin max-delay slack:     5481 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[98]_CFG1B_TEST


Path 1098
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[87]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[87]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[87]:D
-------------------------------------
  Pin max-delay slack:     5465 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[87]_CFG1A_TEST


Path 1099
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[62]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[62]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[62]:D
-------------------------------------
  Pin max-delay slack:     5479 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[62]_CFG1B_TEST


Path 1100
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[35]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[35]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[35]:D
-------------------------------------
  Pin max-delay slack:     5480 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[35]_CFG1A_TEST


Path 1101
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[114]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[114]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[114]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[114]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[114]_CFG1C_TEST


Path 1102
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/transition_detect/data_0[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/transition_detect/data_1[0]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/transition_detect/data_1[0]:D
-------------------------------------
  Pin max-delay slack:     5466 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/transition_detect/data_1[0]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/transition_detect/data_1[0]_CFG1C_TEST


Path 1103
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[2]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[2]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[2]:D
-------------------------------------
  Pin max-delay slack:     5483 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[2]_CFG1A_TEST


Path 1104
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[58]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[58]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[58]:D
-------------------------------------
  Pin max-delay slack:     5475 ps
  Min-delay inserted:       558 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[58]_CFG1A_TEST


Path 1105
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[39]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[39]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[39]:D
-------------------------------------
  Pin max-delay slack:     5468 ps
  Min-delay inserted:       572 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[39]_CFG1A_TEST


Path 1106
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[115]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[115]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[115]:D
-------------------------------------
  Pin max-delay slack:     5475 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[115]_CFG1B_TEST


Path 1107
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current[1]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current[1]:D
-------------------------------------
  Pin max-delay slack:     5468 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current[1]_CFG1A_TEST


Path 1108
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:D
-------------------------------------
  Pin max-delay slack:     5468 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[1]_CFG1A_TEST


Path 1109
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_3/R_DATA_6_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[90]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[90]:D
-------------------------------------
  Pin max-delay slack:     5398 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[90]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[90]_CFG1C_TEST


Path 1110
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_1/R_DATA_6_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[42]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[42]:D
-------------------------------------
  Pin max-delay slack:     5398 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[42]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[42]_CFG1C_TEST


Path 1111
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/wrptr[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/wrptr[1]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/wrptr[1]:D
-------------------------------------
  Pin max-delay slack:     5487 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/wrptr[1]_CFG1D_TEST


Path 1112
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[127]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[31]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[31]:D
-------------------------------------
  Pin max-delay slack:     5483 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[31]_CFG1D_TEST


Path 1113
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_Z[55]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[59]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[59]:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[59]_CFG1C_TEST


Path 1114
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_Z[53]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[57]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[57]:D
-------------------------------------
  Pin max-delay slack:     4463 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[57]_CFG1C_TEST


Path 1115
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count2[24]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[24]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[24]:D
-------------------------------------
  Pin max-delay slack:     4479 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[24]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[24]_CFG1C_TEST


Path 1116
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOOlI[4]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[35]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[35]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[35]_CFG1B_TEST


Path 1117
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[23]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[23]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[23]:D
-------------------------------------
  Pin max-delay slack:     4241 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[23]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[23]_CFG1C_TEST


Path 1118
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/currState[3]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/currState[4]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/currState[4]:D
-------------------------------------
  Pin max-delay slack:     4484 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/currState[4]_CFG1B_TEST


Path 1119
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[70]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[60]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[60]:D
-------------------------------------
  Pin max-delay slack:     4479 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[60]_CFG1A_TEST


Path 1120
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[46]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[36]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[36]:D
-------------------------------------
  Pin max-delay slack:     4479 ps
  Min-delay inserted:       624 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[36]_CFG1A_TEST


Path 1121
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[20]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[10]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[10]:D
-------------------------------------
  Pin max-delay slack:     4480 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[10]_CFG1B_TEST


Path 1122
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/wrPtr_s1[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/wrPtr_s2[0]:D
-------------------------------------
Path min-delay slack:       -42 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/wrPtr_s2[0]:D
-------------------------------------
  Pin max-delay slack:     5481 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/wrPtr_s2[0]_CFG1A_TEST


Path 1123
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_587/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_587/ImCr:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_587/ImCr:D
-------------------------------------
  Pin max-delay slack:     4409 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_587/ImCr_CFG1C_TEST


Path 1124
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/IeKz47q1nft6oC667wnup55KbnnFss[9]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/IbsbI6oBxyu49iD8[9]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/IbsbI6oBxyu49iD8[9]:D
-------------------------------------
  Pin max-delay slack:     4477 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/IbsbI6oBxyu49iD8[9]_CFG1A_TEST


Path 1125
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_i_465/IofacnKxvkIecs[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_i_465/IofacnKxvkIecs[1]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_i_465/IofacnKxvkIecs[1]:D
-------------------------------------
  Pin max-delay slack:     4479 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_i_465/IofacnKxvkIecs[1]_CFG1A_TEST


Path 1126
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[64]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[64]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[64]:D
-------------------------------------
  Pin max-delay slack:     4477 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[64]_CFG1D_TEST


Path 1127
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/MSC_i_453/ImCr:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/ImCt:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/Ih2er7d:A
-------------------------------------
  Pin max-delay slack:     4251 ps
  Min-delay inserted:       528 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/Ih2er7d_CFG1A_TEST


Path 1128
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IG5ybacKp0ehlJkID3[4]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IG5ybacKp0ehlJkID3[5]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IG5ybacKp0ehlJkID3[5]:D
-------------------------------------
  Pin max-delay slack:     4476 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IG5ybacKp0ehlJkID3[5]_CFG1D_TEST


Path 1129
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[6]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[6]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[6]:D
-------------------------------------
  Pin max-delay slack:     4468 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[6]_CFG1A_TEST


Path 1130
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[0]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[0]:D
-------------------------------------
  Pin max-delay slack:     4461 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[0]_CFG1A_TEST


Path 1131
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9lF3iJzdDrb[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9lF3iJzdDrc[0]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9lF3iJzdDrc[0]:D
-------------------------------------
  Pin max-delay slack:     4463 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9lF3iJzdDrc[0]_CFG1A_TEST


Path 1132
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[8]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_340/Ic4jjp3AKtw9hg3f40xg9x8:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_340/Ic4jjp3AKtw9hg3f40xg9x8:D
-------------------------------------
  Pin max-delay slack:     4325 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_340/Ic4jjp3AKtw9hg3f40xg9x8_CFG1A_TEST


Path 1133
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.BURST_DETECT_OUT[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/burst_detect_s:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/burst_detect_s:D
-------------------------------------
  Pin max-delay slack:     4476 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/burst_detect_s_CFG1A_TEST


Path 1134
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/data_0[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/data_1[0]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/data_1[0]:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/data_1[0]_CFG1A_TEST


Path 1135
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[90]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[90]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[90]:D
-------------------------------------
  Pin max-delay slack:     4477 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[90]_CFG1A_TEST


Path 1136
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[86]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[86]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[86]:D
-------------------------------------
  Pin max-delay slack:     4481 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[86]_CFG1D_TEST


Path 1137
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[77]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[77]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[77]:D
-------------------------------------
  Pin max-delay slack:     4476 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[77]_CFG1A_TEST


Path 1138
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[74]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[74]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[74]:D
-------------------------------------
  Pin max-delay slack:     4477 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[74]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[74]_CFG1C_TEST


Path 1139
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[19]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[19]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[19]:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[19]_CFG1A_TEST


Path 1140
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[125]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[125]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[125]:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[125]_CFG1A_TEST


Path 1141
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[108]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[108]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[108]:D
-------------------------------------
  Pin max-delay slack:     4480 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[108]_CFG1D_TEST


Path 1142
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[5]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[5]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[5]:D
-------------------------------------
  Pin max-delay slack:     4479 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[5]_CFG1D_TEST


Path 1143
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[98]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[83]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[83]:D
-------------------------------------
  Pin max-delay slack:     5477 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[83]_CFG1A_TEST


Path 1144
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[91]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[27]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[27]:D
-------------------------------------
  Pin max-delay slack:     5477 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[27]_CFG1B_TEST


Path 1145
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[75]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[26]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[26]:D
-------------------------------------
  Pin max-delay slack:     5476 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[26]_CFG1A_TEST


Path 1146
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[70]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[117]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[117]:D
-------------------------------------
  Pin max-delay slack:     5477 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[117]_CFG1B_TEST


Path 1147
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[140]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[4]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[4]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[4]_CFG1D_TEST


Path 1148
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[132]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[97]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[97]:D
-------------------------------------
  Pin max-delay slack:     5477 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[97]_CFG1A_TEST


Path 1149
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[117]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[104]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[104]:D
-------------------------------------
  Pin max-delay slack:     5463 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[104]_CFG1A_TEST


Path 1150
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[0]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[0]:D
-------------------------------------
  Pin max-delay slack:     5464 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[0]_CFG1A_TEST


Path 1151
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[11]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[11]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[11]:D
-------------------------------------
  Pin max-delay slack:     5403 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[11]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[11]_CFG1C_TEST


Path 1152
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[59]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[59]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[59]:D
-------------------------------------
  Pin max-delay slack:     5218 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[59]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[59]_CFG1C_TEST


Path 1153
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[1]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[1]:D
-------------------------------------
  Pin max-delay slack:     5227 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[1]_CFG1D_TEST


Path 1154
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[90]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[90]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[90]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[90]_CFG1A_TEST


Path 1155
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[89]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[89]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[89]:D
-------------------------------------
  Pin max-delay slack:     5476 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[89]_CFG1A_TEST


Path 1156
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[76]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[76]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[76]:D
-------------------------------------
  Pin max-delay slack:     5477 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[76]_CFG1B_TEST


Path 1157
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[70]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[70]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[70]:D
-------------------------------------
  Pin max-delay slack:     5463 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[70]_CFG1A_TEST


Path 1158
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[59]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[59]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[59]:D
-------------------------------------
  Pin max-delay slack:     5462 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[59]_CFG1A_TEST


Path 1159
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[58]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[58]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[58]:D
-------------------------------------
  Pin max-delay slack:     5477 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[58]_CFG1B_TEST


Path 1160
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[48]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[48]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[48]:D
-------------------------------------
  Pin max-delay slack:     5477 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[48]_CFG1A_TEST


Path 1161
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[45]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[45]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[45]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[45]_CFG1A_TEST


Path 1162
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[33]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[33]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[33]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[33]_CFG1A_TEST


Path 1163
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[27]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[27]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[27]:D
-------------------------------------
  Pin max-delay slack:     5477 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[27]_CFG1A_TEST


Path 1164
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[26]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[26]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[26]:D
-------------------------------------
  Pin max-delay slack:     5477 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[26]_CFG1A_TEST


Path 1165
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[117]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[117]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[117]:D
-------------------------------------
  Pin max-delay slack:     5477 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[117]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[117]_CFG1C_TEST


Path 1166
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[104]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[104]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[104]:D
-------------------------------------
  Pin max-delay slack:     5477 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[104]_CFG1B_TEST


Path 1167
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[123]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[123]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[123]:D
-------------------------------------
  Pin max-delay slack:     5463 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[123]_CFG1A_TEST


Path 1168
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg[2]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[2]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[2]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[2]_CFG1A_TEST


Path 1169
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_0_current[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_0_current[1]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_0_current[1]:D
-------------------------------------
  Pin max-delay slack:     5466 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_0_current[1]_CFG1D_TEST


Path 1170
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[68]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[4]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[4]:D
-------------------------------------
  Pin max-delay slack:     5260 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[4]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[4]_CFG1C_TEST


Path 1171
-------------------------------------
From: PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/DFF1:CLK
  To: PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/DFF2:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/DFF2:D
-------------------------------------
  Pin max-delay slack:     4473 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/DFF2_CFG1D_TEST


Path 1172
-------------------------------------
From: PCIe_EP_0/sw_debounce_0/switch_debounce[1].deb/DFF1:CLK
  To: PCIe_EP_0/sw_debounce_0/switch_debounce[1].deb/DFF2:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PCIe_EP_0/sw_debounce_0/switch_debounce[1].deb/DFF2:D
-------------------------------------
  Pin max-delay slack:     4473 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PCIe_EP_0/sw_debounce_0/switch_debounce[1].deb/DFF2_CFG1D_TEST


Path 1173
-------------------------------------
From: PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/interrupt_reg1:CLK
  To: PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/interrupt_reg2:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/interrupt_reg2:D
-------------------------------------
  Pin max-delay slack:     4473 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/interrupt_reg2_CFG1D_TEST


Path 1174
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[19]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[25]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[25]:D
-------------------------------------
  Pin max-delay slack:     4477 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[25]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[25]_CFG1C_TEST


Path 1175
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[17]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[23]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[23]:D
-------------------------------------
  Pin max-delay slack:     4477 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[23]_CFG1C_TEST


Path 1176
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[0]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[31]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[31]:D
-------------------------------------
  Pin max-delay slack:     4477 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[31]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[31]_CFG1C_TEST


Path 1177
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[9]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[40]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[40]:D
-------------------------------------
  Pin max-delay slack:     4477 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[40]_CFG1A_TEST
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[40]_CFG1C_TEST


Path 1178
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/mem_address_o[3]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[3]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[3]:D
-------------------------------------
  Pin max-delay slack:     4480 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[3]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[3]_CFG1C_TEST


Path 1179
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[52]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[42]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[42]:D
-------------------------------------
  Pin max-delay slack:     4463 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[42]_CFG1A_TEST


Path 1180
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[42]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[32]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[32]:D
-------------------------------------
  Pin max-delay slack:     4480 ps
  Min-delay inserted:       510 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[32]_CFG1A_TEST


Path 1181
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[31]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[31]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[31]:D
-------------------------------------
  Pin max-delay slack:     4343 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[31]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[31]_CFG1C_TEST


Path 1182
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/IeKz47q3p5wkbhBrceb91CxlBDrucs[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlB/R_ADDR_0_inst:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlB/R_ADDR_0_inst:D
-------------------------------------
  Pin max-delay slack:     4323 ps
  Min-delay inserted:       401 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlB/R_ADDR_0_inst_CFG1D_TEST


Path 1183
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[42]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[42]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[42]:D
-------------------------------------
  Pin max-delay slack:     4474 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[42]_CFG1A_TEST


Path 1184
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[40]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[40]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[40]:D
-------------------------------------
  Pin max-delay slack:     4474 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[40]_CFG1D_TEST


Path 1185
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[20]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[20]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[20]:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[20]_CFG1A_TEST


Path 1186
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[3]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[3]:D
-------------------------------------
  Pin max-delay slack:     4477 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[3]_CFG1C_TEST


Path 1187
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[4]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RDDATA_EN_P1_OUT:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RDDATA_EN_P1_OUT:D
-------------------------------------
  Pin max-delay slack:     4474 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RDDATA_EN_P1_OUT_CFG1A_TEST


Path 1188
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrb[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[1]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[1]:D
-------------------------------------
  Pin max-delay slack:     4463 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[1]_CFG1C_TEST


Path 1189
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9lF3iJzdDrb[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9lF3iJzdDrc[3]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9lF3iJzdDrc[3]:D
-------------------------------------
  Pin max-delay slack:     4465 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9lF3iJzdDrc[3]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9lF3iJzdDrc[3]_CFG1C_TEST


Path 1190
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IDgmp42atiKt25L6l7:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IDgmp42atiKt25L6l8:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IDgmp42atiKt25L6l8:D
-------------------------------------
  Pin max-delay slack:     4459 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IDgmp42atiKt25L6l8_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IDgmp42atiKt25L6l8_CFG1C_TEST


Path 1191
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[73]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[73]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[73]:D
-------------------------------------
  Pin max-delay slack:     4475 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[73]_CFG1A_TEST


Path 1192
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[17]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[17]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[17]:D
-------------------------------------
  Pin max-delay slack:     4475 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[17]_CFG1A_TEST


Path 1193
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[125]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[125]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[125]:D
-------------------------------------
  Pin max-delay slack:     4475 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[125]_CFG1A_TEST


Path 1194
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/noise_detect/data_0[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/noise_detect/data_1[0]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/noise_detect/data_1[0]:D
-------------------------------------
  Pin max-delay slack:     4476 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/noise_detect/data_1[0]_CFG1A_TEST


Path 1195
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/transition_detect/data_0[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/transition_detect/data_1[0]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/transition_detect/data_1[0]:D
-------------------------------------
  Pin max-delay slack:     4476 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/transition_detect/data_1[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/transition_detect/data_1[0]_CFG1C_TEST


Path 1196
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[69]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[69]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[69]:D
-------------------------------------
  Pin max-delay slack:     4480 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[69]_CFG1A_TEST


Path 1197
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[47]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[47]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[47]:D
-------------------------------------
  Pin max-delay slack:     4480 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[47]_CFG1D_TEST


Path 1198
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[31]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[31]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[31]:D
-------------------------------------
  Pin max-delay slack:     4480 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[31]_CFG1D_TEST


Path 1199
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[10]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[10]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[10]:D
-------------------------------------
  Pin max-delay slack:     4474 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[10]_CFG1A_TEST


Path 1200
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[12]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[12]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[12]:D
-------------------------------------
  Pin max-delay slack:     4477 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[12]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[12]_CFG1C_TEST


Path 1201
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[7]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[7]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[7]:D
-------------------------------------
  Pin max-delay slack:     4460 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[7]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[7]_CFG1C_TEST


Path 1202
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[1]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[1]:D
-------------------------------------
  Pin max-delay slack:     4476 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[1]_CFG1A_TEST


Path 1203
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[48]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[68]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[68]:D
-------------------------------------
  Pin max-delay slack:     5474 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[68]_CFG1A_TEST


Path 1204
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[133]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[105]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[105]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[105]_CFG1B_TEST


Path 1205
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[109]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[40]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[40]:D
-------------------------------------
  Pin max-delay slack:     5472 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[40]_CFG1C_TEST


Path 1206
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[6]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[6]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[6]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[6]_CFG1A_TEST


Path 1207
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_258/MSC_i_259/IxC4mH0p48s[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_258/MSC_i_259/IxC4mH0p48s[1]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_258/MSC_i_259/IxC4mH0p48s[1]:D
-------------------------------------
  Pin max-delay slack:     5460 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_258/MSC_i_259/IxC4mH0p48s[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_258/MSC_i_259/IxC4mH0p48s[1]_CFG1C_TEST


Path 1208
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[25]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[25]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[25]:D
-------------------------------------
  Pin max-delay slack:     5405 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[25]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[25]_CFG1C_TEST


Path 1209
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/ImaCJa3GpotDrb[30]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[30]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[30]:D
-------------------------------------
  Pin max-delay slack:     5263 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[30]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[30]_CFG1C_TEST


Path 1210
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[64]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[64]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[64]:D
-------------------------------------
  Pin max-delay slack:     5476 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[64]_CFG1B_TEST


Path 1211
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[20]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[20]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[20]:D
-------------------------------------
  Pin max-delay slack:     5474 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[20]_CFG1A_TEST


Path 1212
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/data_0[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/data_1[0]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/data_1[0]:D
-------------------------------------
  Pin max-delay slack:     5461 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/data_1[0]_CFG1D_TEST


Path 1213
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[87]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[87]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[87]:D
-------------------------------------
  Pin max-delay slack:     5475 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[87]_CFG1A_TEST


Path 1214
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[70]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[70]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[70]:D
-------------------------------------
  Pin max-delay slack:     5479 ps
  Min-delay inserted:       558 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[70]_CFG1A_TEST


Path 1215
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[28]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[28]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[28]:D
-------------------------------------
  Pin max-delay slack:     5463 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[28]_CFG1B_TEST


Path 1216
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[117]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[117]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[117]:D
-------------------------------------
  Pin max-delay slack:     5474 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[117]_CFG1B_TEST


Path 1217
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[6]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[6]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[6]:D
-------------------------------------
  Pin max-delay slack:     5472 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[6]_CFG1D_TEST


Path 1218
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[14]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[14]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[14]:D
-------------------------------------
  Pin max-delay slack:     5475 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[14]_CFG1B_TEST


Path 1219
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p1_reg[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p1_reg_2[0]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p1_reg_2[0]:D
-------------------------------------
  Pin max-delay slack:     5462 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p1_reg_2[0]_CFG1A_TEST


Path 1220
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[8]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[8]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[8]_CFG1B_TEST


Path 1221
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[85]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[21]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[21]:D
-------------------------------------
  Pin max-delay slack:     5475 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[21]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[21]_CFG1C_TEST


Path 1222
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[84]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[20]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[20]:D
-------------------------------------
  Pin max-delay slack:     5477 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[20]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[20]_CFG1C_TEST


Path 1223
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[45]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[13]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[13]:D
-------------------------------------
  Pin max-delay slack:     5261 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[13]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[13]_CFG1C_TEST


Path 1224
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[22]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[22]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[22]:D
-------------------------------------
  Pin max-delay slack:     5475 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[22]_CFG1D_TEST


Path 1225
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[118]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[22]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[22]:D
-------------------------------------
  Pin max-delay slack:     5478 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[22]_CFG1D_TEST


Path 1226
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count1[1]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[1]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[1]:D
-------------------------------------
  Pin max-delay slack:     4476 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[1]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[1]_CFG1C_TEST


Path 1227
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/mem_address_o[7]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[7]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[7]:D
-------------------------------------
  Pin max-delay slack:     4475 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[7]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[7]_CFG1C_TEST


Path 1228
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[80]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[80]:D
-------------------------------------
Path min-delay slack:       -39 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[80]:D
-------------------------------------
  Pin max-delay slack:     4472 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[80]_CFG1A_TEST


Path 1229
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrb[7]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[7]:D
-------------------------------------
Path min-delay slack:       -39 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[7]:D
-------------------------------------
  Pin max-delay slack:     4461 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[7]_CFG1A_TEST


Path 1230
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrb[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[3]:D
-------------------------------------
Path min-delay slack:       -39 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[3]:D
-------------------------------------
  Pin max-delay slack:     4464 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[3]_CFG1A_TEST


Path 1231
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[121]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[121]:D
-------------------------------------
Path min-delay slack:       -39 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[121]:D
-------------------------------------
  Pin max-delay slack:     4467 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[121]_CFG1A_TEST


Path 1232
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[30]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[30]:D
-------------------------------------
Path min-delay slack:       -39 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[30]:D
-------------------------------------
  Pin max-delay slack:     4460 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[30]_CFG1B_TEST


Path 1233
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[107]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[107]:D
-------------------------------------
Path min-delay slack:       -39 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[107]:D
-------------------------------------
  Pin max-delay slack:     4471 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[107]_CFG1A_TEST


Path 1234
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[101]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[101]:D
-------------------------------------
Path min-delay slack:       -39 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[101]:D
-------------------------------------
  Pin max-delay slack:     4478 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[101]_CFG1B_TEST


Path 1235
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p2_reg[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p2_reg_2[0]:D
-------------------------------------
Path min-delay slack:       -39 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p2_reg_2[0]:D
-------------------------------------
  Pin max-delay slack:     4464 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p2_reg_2[0]_CFG1A_TEST


Path 1236
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[6]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[7]:D
-------------------------------------
Path min-delay slack:       -39 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[7]:D
-------------------------------------
  Pin max-delay slack:     5471 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[7]_CFG1A_TEST


Path 1237
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[57]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[13]:D
-------------------------------------
Path min-delay slack:       -39 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[13]:D
-------------------------------------
  Pin max-delay slack:     5472 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[13]_CFG1A_TEST


Path 1238
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[112]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[64]:D
-------------------------------------
Path min-delay slack:       -39 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[64]:D
-------------------------------------
  Pin max-delay slack:     5474 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[64]_CFG1A_TEST


Path 1239
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[56]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[56]:D
-------------------------------------
Path min-delay slack:       -39 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[56]:D
-------------------------------------
  Pin max-delay slack:     5215 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[56]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[56]_CFG1C_TEST


Path 1240
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[80]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[80]:D
-------------------------------------
Path min-delay slack:       -39 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[80]:D
-------------------------------------
  Pin max-delay slack:     5472 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[80]_CFG1A_TEST


Path 1241
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[7]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[7]:D
-------------------------------------
Path min-delay slack:       -39 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[7]:D
-------------------------------------
  Pin max-delay slack:     5460 ps
  Min-delay inserted:       572 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[7]_CFG1A_TEST


Path 1242
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[69]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[69]:D
-------------------------------------
Path min-delay slack:       -39 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[69]:D
-------------------------------------
  Pin max-delay slack:     5471 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[69]_CFG1A_TEST


Path 1243
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[66]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[66]:D
-------------------------------------
Path min-delay slack:       -39 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[66]:D
-------------------------------------
  Pin max-delay slack:     5470 ps
  Min-delay inserted:       624 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[66]_CFG1A_TEST


Path 1244
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[124]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[124]:D
-------------------------------------
Path min-delay slack:       -39 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[124]:D
-------------------------------------
  Pin max-delay slack:     5472 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[124]_CFG1D_TEST


Path 1245
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[119]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[119]:D
-------------------------------------
Path min-delay slack:       -39 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[119]:D
-------------------------------------
  Pin max-delay slack:     5481 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[119]_CFG1D_TEST


Path 1246
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_Z[39]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[43]:D
-------------------------------------
Path min-delay slack:       -39 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[43]:D
-------------------------------------
  Pin max-delay slack:     4473 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[43]_CFG1B_TEST


Path 1247
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[23]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[29]:D
-------------------------------------
Path min-delay slack:       -39 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[29]:D
-------------------------------------
  Pin max-delay slack:     4471 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[29]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[29]_CFG1C_TEST


Path 1248
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[14]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[20]:D
-------------------------------------
Path min-delay slack:       -39 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[20]:D
-------------------------------------
  Pin max-delay slack:     4472 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[20]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[20]_CFG1C_TEST


Path 1249
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l[16]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAI11Il[16]:D
-------------------------------------
Path min-delay slack:       -39 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAI11Il_RNO[16]:B
-------------------------------------
  Pin max-delay slack:     4223 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAI11Il_RNO[16]_CFG1A_TEST


Path 1250
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_i_465/IxC4mH0p48s[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_i_465/IxC4mH0p48s[1]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_i_465/IxC4mH0p48s[1]:D
-------------------------------------
  Pin max-delay slack:     4473 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_i_465/IxC4mH0p48s[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_i_465/IxC4mH0p48s[1]_CFG1C_TEST


Path 1251
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/Ib5hnHgIBsEyfuA8dr2vEvLb8o:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/MSC_i_453/ImCq:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/MSC_i_453/ImCq:D
-------------------------------------
  Pin max-delay slack:     4473 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/MSC_i_453/ImCq_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/MSC_i_453/ImCq_CFG1C_TEST


Path 1252
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[5]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[6]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[6]:D
-------------------------------------
  Pin max-delay slack:     4466 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[6]_CFG1A_TEST


Path 1253
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[4]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[4]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[4]:D
-------------------------------------
  Pin max-delay slack:     4464 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[4]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[4]_CFG1C_TEST


Path 1254
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[2]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[2]:D
-------------------------------------
  Pin max-delay slack:     4457 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[2]_CFG1A_TEST


Path 1255
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrb[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[0]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[0]:D
-------------------------------------
  Pin max-delay slack:     4457 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[0]_CFG1A_TEST


Path 1256
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Ieq7r9tgFlhcEJGG56l7[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_401/Ic4jjp3AKtw9hg3f40xhpJc:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_401/Ic4jjp3AKtw9hg3f40xhpJc:D
-------------------------------------
  Pin max-delay slack:     4469 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_401/Ic4jjp3AKtw9hg3f40xhpJc_CFG1A_TEST


Path 1257
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[66]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[66]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[66]:D
-------------------------------------
  Pin max-delay slack:     4316 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[66]_CFG1A_TEST


Path 1258
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[105]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[105]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[105]:D
-------------------------------------
  Pin max-delay slack:     4468 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[105]_CFG1B_TEST


Path 1259
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/data_0[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/data_1[0]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/data_1[0]:D
-------------------------------------
  Pin max-delay slack:     4471 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/data_1[0]_CFG1A_TEST


Path 1260
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/data_0[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/data_1[0]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/data_1[0]:D
-------------------------------------
  Pin max-delay slack:     4473 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/data_1[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/data_1[0]_CFG1C_TEST


Path 1261
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[79]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[79]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[79]:D
-------------------------------------
  Pin max-delay slack:     4473 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[79]_CFG1A_TEST


Path 1262
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[63]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[63]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[63]:D
-------------------------------------
  Pin max-delay slack:     4472 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[63]_CFG1D_TEST


Path 1263
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[59]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[59]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[59]:D
-------------------------------------
  Pin max-delay slack:     4474 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[59]_CFG1D_TEST


Path 1264
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[2]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[2]:D
-------------------------------------
  Pin max-delay slack:     4474 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[2]_CFG1D_TEST


Path 1265
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[27]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[27]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[27]:D
-------------------------------------
  Pin max-delay slack:     4471 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[27]_CFG1D_TEST


Path 1266
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:D
-------------------------------------
  Pin max-delay slack:     4472 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter[1]_CFG1B_TEST


Path 1267
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[37]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[111]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[111]:D
-------------------------------------
  Pin max-delay slack:     5472 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[111]_CFG1A_TEST


Path 1268
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[151]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[9]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[9]:D
-------------------------------------
  Pin max-delay slack:     5472 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[9]_CFG1C_TEST


Path 1269
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_202/MSC_i_203/MSC_i_204/IofacnKxvkIecs[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_202/MSC_i_203/MSC_i_204/IofacnKxvkIecs[1]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_202/MSC_i_203/MSC_i_204/IofacnKxvkIecs[1]:D
-------------------------------------
  Pin max-delay slack:     5473 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_202/MSC_i_203/MSC_i_204/IofacnKxvkIecs[1]_CFG1D_TEST


Path 1270
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[82]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[82]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[82]:D
-------------------------------------
  Pin max-delay slack:     5470 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[82]_CFG1B_TEST


Path 1271
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[99]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[99]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[99]:D
-------------------------------------
  Pin max-delay slack:     5470 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[99]_CFG1A_TEST


Path 1272
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[44]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[44]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[44]:D
-------------------------------------
  Pin max-delay slack:     5472 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[44]_CFG1B_TEST


Path 1273
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[18]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[18]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[18]:D
-------------------------------------
  Pin max-delay slack:     5472 ps
  Min-delay inserted:       685 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[18]_CFG1A_TEST


Path 1274
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[10]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[10]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[10]:D
-------------------------------------
  Pin max-delay slack:     5472 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[10]_CFG1A_TEST


Path 1275
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[13]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/transition_found:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/transition_found:D
-------------------------------------
  Pin max-delay slack:     5474 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/transition_found_CFG1A_TEST


Path 1276
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current[1]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current[1]:D
-------------------------------------
  Pin max-delay slack:     5471 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current[1]_CFG1D_TEST


Path 1277
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count2[29]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[29]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[29]:D
-------------------------------------
  Pin max-delay slack:     4472 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[29]_CFG1C_TEST


Path 1278
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[5]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[11]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[11]:D
-------------------------------------
  Pin max-delay slack:     4392 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[11]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[11]_CFG1C_TEST


Path 1279
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[4]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[5]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[5]:D
-------------------------------------
  Pin max-delay slack:     4471 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[5]_CFG1A_TEST


Path 1280
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[19]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[50]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[50]:D
-------------------------------------
  Pin max-delay slack:     4258 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[50]_CFG1B_TEST


Path 1281
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/mem_address_o[7]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[7]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[7]:D
-------------------------------------
  Pin max-delay slack:     4474 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[7]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[7]_CFG1C_TEST


Path 1282
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounter/cntBinary[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounter/cntGray[1]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounter/cntGray[1]:D
-------------------------------------
  Pin max-delay slack:     4317 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounter/cntGray[1]_CFG1D_TEST


Path 1283
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[42]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[5]
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_11:B
-------------------------------------
  Pin max-delay slack:     4183 ps
  Min-delay inserted:       396 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_11_CFG1A_TEST


Path 1284
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[18]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[5]
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/CFG_11:B
-------------------------------------
  Pin max-delay slack:     4180 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/CFG_11_CFG1B_TEST


Path 1285
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[23]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[23]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[23]:D
-------------------------------------
  Pin max-delay slack:     4377 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[23]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[23]_CFG1C_TEST


Path 1286
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[55]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[55]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[55]:D
-------------------------------------
  Pin max-delay slack:     4470 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[55]_CFG1D_TEST


Path 1287
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[6]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[7]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[7]:D
-------------------------------------
  Pin max-delay slack:     4470 ps
  Min-delay inserted:       572 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[7]_CFG1A_TEST


Path 1288
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrb[4]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[4]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[4]:D
-------------------------------------
  Pin max-delay slack:     4468 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[4]_CFG1D_TEST


Path 1289
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[43]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[43]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[43]:D
-------------------------------------
  Pin max-delay slack:     4469 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[43]_CFG1D_TEST


Path 1290
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[10]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[10]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[10]:D
-------------------------------------
  Pin max-delay slack:     4452 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[10]_CFG1A_TEST


Path 1291
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[4]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[4]:D
-------------------------------------
  Pin max-delay slack:     5467 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[4]_CFG1A_TEST


Path 1292
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[96]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[67]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[67]:D
-------------------------------------
  Pin max-delay slack:     5468 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[67]_CFG1A_TEST


Path 1293
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[45]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[44]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[44]:D
-------------------------------------
  Pin max-delay slack:     5469 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[44]_CFG1B_TEST


Path 1294
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[41]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[12]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[12]:D
-------------------------------------
  Pin max-delay slack:     5467 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[12]_CFG1A_TEST


Path 1295
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[7]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[71]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[71]:D
-------------------------------------
  Pin max-delay slack:     5220 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[71]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[71]_CFG1C_TEST


Path 1296
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[51]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[51]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[51]:D
-------------------------------------
  Pin max-delay slack:     5213 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[51]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[51]_CFG1C_TEST


Path 1297
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[62]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[62]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[62]:D
-------------------------------------
  Pin max-delay slack:     5398 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[62]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[62]_CFG1C_TEST


Path 1298
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[3]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[3]:D
-------------------------------------
  Pin max-delay slack:     5396 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[3]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[3]_CFG1C_TEST


Path 1299
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[84]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[84]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[84]:D
-------------------------------------
  Pin max-delay slack:     5467 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[84]_CFG1A_TEST


Path 1300
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[62]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[62]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[62]:D
-------------------------------------
  Pin max-delay slack:     5469 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[62]_CFG1A_TEST


Path 1301
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[13]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[13]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[13]:D
-------------------------------------
  Pin max-delay slack:     5472 ps
  Min-delay inserted:       437 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[13]_CFG1B_TEST


Path 1302
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[100]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[100]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[100]:D
-------------------------------------
  Pin max-delay slack:     5470 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[100]_CFG1A_TEST


Path 1303
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[15]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[15]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[15]:D
-------------------------------------
  Pin max-delay slack:     5470 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[15]_CFG1A_TEST


Path 1304
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[26]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[26]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[26]:D
-------------------------------------
  Pin max-delay slack:     5259 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[26]_CFG1D_TEST


Path 1305
-------------------------------------
From: PCIe_EP_0/sw_debounce_0/switch_debounce[2].deb/DFF1:CLK
  To: PCIe_EP_0/sw_debounce_0/switch_debounce[2].deb/DFF2:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: PCIe_EP_0/sw_debounce_0/switch_debounce[2].deb/DFF2:D
-------------------------------------
  Pin max-delay slack:     4467 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PCIe_EP_0/sw_debounce_0/switch_debounce[2].deb/DFF2_CFG1D_TEST


Path 1306
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_Z[40]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[44]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[44]:D
-------------------------------------
  Pin max-delay slack:     4469 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[44]_CFG1A_TEST
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[44]_CFG1C_TEST


Path 1307
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/wdata_int_l[0]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/rdata_int_l[0]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/rdata_int_l[0]:D
-------------------------------------
  Pin max-delay slack:     4212 ps
  Min-delay inserted:       424 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/rdata_int_l[0]_CFG1B_TEST


Path 1308
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[29]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[60]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[60]:D
-------------------------------------
  Pin max-delay slack:     4254 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[60]_CFG1A_TEST
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[60]_CFG1C_TEST


Path 1309
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[21]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[52]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[52]:D
-------------------------------------
  Pin max-delay slack:     4253 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[52]_CFG1B_TEST


Path 1310
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[8]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[8]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[8]:D
-------------------------------------
  Pin max-delay slack:     4405 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[8]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[8]_CFG1C_TEST


Path 1311
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/trgmx/slaveAID[2]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[65]:D
-------------------------------------
Path min-delay slack:       -37 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[65]:D
-------------------------------------
  Pin max-delay slack:     4234 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[65]_CFG1A_TEST
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[65]_CFG1C_TEST


Path 1312
-------------------------------------
From: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.genblk2.rlast_mc:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/holdDat[1]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/holdDat[1]:D
-------------------------------------
  Pin max-delay slack:     4465 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/holdDat[1]_CFG1A_TEST


Path 1313
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[1]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[1]:D
-------------------------------------
  Pin max-delay slack:     4225 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[1]_CFG1D_TEST


Path 1314
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFglEKDJ6Is7wsznowr[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFglEKDJ6Is7wsznows[0]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFglEKDJ6Is7wsznows[0]:D
-------------------------------------
  Pin max-delay slack:     4388 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFglEKDJ6Is7wsznows[0]_CFG1A_TEST


Path 1315
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq8E0udlae044F9IuGuoGi99v0x7v17[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq8E0udlae044F9IuGuoGi99v0x7v18[0]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq8E0udlae044F9IuGuoGi99v0x7v18[0]:D
-------------------------------------
  Pin max-delay slack:     4336 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq8E0udlae044F9IuGuoGi99v0x7v18[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq8E0udlae044F9IuGuoGi99v0x7v18[0]_CFG1C_TEST


Path 1316
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[93]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[93]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[93]:D
-------------------------------------
  Pin max-delay slack:     4467 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[93]_CFG1A_TEST


Path 1317
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[28]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[28]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[28]:D
-------------------------------------
  Pin max-delay slack:     4467 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[28]_CFG1D_TEST


Path 1318
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[3]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[3]:D
-------------------------------------
  Pin max-delay slack:     4464 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[3]_CFG1A_TEST


Path 1319
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg[4]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[12]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[12]:D
-------------------------------------
  Pin max-delay slack:     4467 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[12]_CFG1A_TEST


Path 1320
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_105/MSC_i_108/IHa1oL4gsu5uLlmufnucL0swf2ce[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_105/MSC_i_108/IHa1oL4gsu5uLlmufnucL0swf2ce[2]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_105/MSC_i_108/IHa1oL4gsu5uLlmufnucL0swf2ce[2]:D
-------------------------------------
  Pin max-delay slack:     5469 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_105/MSC_i_108/IHa1oL4gsu5uLlmufnucL0swf2ce[2]_CFG1A_TEST


Path 1321
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[148]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[0]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[0]:D
-------------------------------------
  Pin max-delay slack:     5470 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[0]_CFG1D_TEST


Path 1322
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[106]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[16]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[16]:D
-------------------------------------
  Pin max-delay slack:     5466 ps
  Min-delay inserted:       877 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[16]_CFG1A_TEST


Path 1323
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/IbsbI6oBxyu49iD8[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_236/ImCq:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_236/ImCq:D
-------------------------------------
  Pin max-delay slack:     5392 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_236/ImCq_CFG1A_TEST


Path 1324
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/IeKz47q1nft6oC667wnup55KbnnFss[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/IbsbI6oBxyu49iD8[4]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/IbsbI6oBxyu49iD8[4]:D
-------------------------------------
  Pin max-delay slack:     5467 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/IbsbI6oBxyu49iD8[4]_CFG1A_TEST


Path 1325
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[29]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[5]
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/CFG_11:B
-------------------------------------
  Pin max-delay slack:     5186 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/CFG_11_CFG1B_TEST


Path 1326
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[28]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[4]
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/CFG_9:B
-------------------------------------
  Pin max-delay slack:     5197 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/CFG_9_CFG1B_TEST


Path 1327
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[26]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[26]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[26]:D
-------------------------------------
  Pin max-delay slack:     5207 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[26]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[26]_CFG1C_TEST


Path 1328
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[18]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[18]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[18]:D
-------------------------------------
  Pin max-delay slack:     5388 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[18]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[18]_CFG1C_TEST


Path 1329
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[34]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[34]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[34]:D
-------------------------------------
  Pin max-delay slack:     5398 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[34]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[34]_CFG1C_TEST


Path 1330
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[10]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[10]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[10]:D
-------------------------------------
  Pin max-delay slack:     5395 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[10]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[10]_CFG1C_TEST


Path 1331
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[75]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[75]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[75]:D
-------------------------------------
  Pin max-delay slack:     5398 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[75]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[75]_CFG1C_TEST


Path 1332
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_121/MSC_i_122/IeuGeagCGf2AtCs5AsDu:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_121/MSC_i_122/Iohm421LfKdf9zLtxBBhFgse:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_121/MSC_i_122/Iohm421LfKdf9zLtxBBhFgse:D
-------------------------------------
  Pin max-delay slack:     5469 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_121/MSC_i_122/Iohm421LfKdf9zLtxBBhFgse_CFG1D_TEST


Path 1333
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_112/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1td73rGL8vqxDIGzFqInkw8zFFztxDjJ[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qbL[1]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qbL[1]:D
-------------------------------------
  Pin max-delay slack:     5467 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qbL[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qbL[1]_CFG1C_TEST


Path 1334
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[85]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[85]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[85]:D
-------------------------------------
  Pin max-delay slack:     5467 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[85]_CFG1A_TEST


Path 1335
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[61]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[61]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[61]:D
-------------------------------------
  Pin max-delay slack:     5464 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[61]_CFG1A_TEST


Path 1336
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[59]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[59]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[59]:D
-------------------------------------
  Pin max-delay slack:     5464 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[59]_CFG1A_TEST


Path 1337
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[11]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[11]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[11]:D
-------------------------------------
  Pin max-delay slack:     5468 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[11]_CFG1D_TEST


Path 1338
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[101]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[101]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[101]:D
-------------------------------------
  Pin max-delay slack:     5464 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[101]_CFG1A_TEST


Path 1339
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[3]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[3]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[3]:D
-------------------------------------
  Pin max-delay slack:     5468 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[3]_CFG1A_TEST


Path 1340
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[2]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[2]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[2]:D
-------------------------------------
  Pin max-delay slack:     5466 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[2]_CFG1A_TEST


Path 1341
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_4/R_DATA_7_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[111]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[111]:D
-------------------------------------
  Pin max-delay slack:     5317 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[111]_CFG1C_TEST


Path 1342
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[14]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[45]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[45]:D
-------------------------------------
  Pin max-delay slack:     4252 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[45]_CFG1B_TEST


Path 1343
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/Iba6jDBvj7DmanHtwCyz3go0o8mIrx8xHbFHx8h:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/Ift1Auh7dArqb0hxF3sE1r32owAI3oxLvzLxKwgs:D
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/Ift1Auh7dArqb0hxF3sE1r32owAI3oxLvzLxKwgs:D
-------------------------------------
  Pin max-delay slack:     4467 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/Ift1Auh7dArqb0hxF3sE1r32owAI3oxLvzLxKwgs_CFG1A_TEST


Path 1344
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[6]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[6]:D
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[6]:D
-------------------------------------
  Pin max-delay slack:     4465 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[6]_CFG1A_TEST


Path 1345
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[106]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[16]:D
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[16]:D
-------------------------------------
  Pin max-delay slack:     4378 ps
  Min-delay inserted:       390 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[16]_CFG1A_TEST


Path 1346
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[8]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_340/Ic4jjp3AKtw9hg3f40xghcs:D
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_340/Ic4jjp3AKtw9hg3f40xghcs:D
-------------------------------------
  Pin max-delay slack:     4310 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_340/Ic4jjp3AKtw9hg3f40xghcs_CFG1A_TEST


Path 1347
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[6]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[6]:D
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[6]:D
-------------------------------------
  Pin max-delay slack:     4466 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[6]_CFG1D_TEST


Path 1348
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[21]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[21]:D
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[21]:D
-------------------------------------
  Pin max-delay slack:     4465 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[21]_CFG1A_TEST


Path 1349
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg[6]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[14]:D
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[14]:D
-------------------------------------
  Pin max-delay slack:     4464 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[14]_CFG1A_TEST


Path 1350
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:D
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:D
-------------------------------------
  Pin max-delay slack:     4465 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[1]_CFG1A_TEST


Path 1351
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[1]:D
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[1]:D
-------------------------------------
  Pin max-delay slack:     4462 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[1]_CFG1A_TEST


Path 1352
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[35]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[11]
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/CFG_11:C
-------------------------------------
  Pin max-delay slack:     5185 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/CFG_11_CFG1B_TEST0


Path 1353
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[22]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[10]
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_9:C
-------------------------------------
  Pin max-delay slack:     5194 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_9_CFG1B_TEST


Path 1354
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[15]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[3]
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_7:B
-------------------------------------
  Pin max-delay slack:     5202 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_7_CFG1B_TEST


Path 1355
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[48]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[112]:D
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[112]:D
-------------------------------------
  Pin max-delay slack:     5214 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[112]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[112]_CFG1C_TEST


Path 1356
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[90]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[90]:D
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[90]:D
-------------------------------------
  Pin max-delay slack:     5394 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[90]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[90]_CFG1C_TEST


Path 1357
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[74]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[74]:D
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[74]:D
-------------------------------------
  Pin max-delay slack:     5394 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[74]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[74]_CFG1C_TEST


Path 1358
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[39]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[39]:D
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[39]:D
-------------------------------------
  Pin max-delay slack:     5465 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[39]_CFG1A_TEST


Path 1359
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_112/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1td73rGL8vqxDIGzFqInkw8zFFztxDjJ[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4Jhp[1]:D
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4Jhp[1]:D
-------------------------------------
  Pin max-delay slack:     5466 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qbL[1]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qbL[1]_CFG1C_TEST


Path 1360
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[75]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[75]:D
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[75]:D
-------------------------------------
  Pin max-delay slack:     5462 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[75]_CFG1A_TEST


Path 1361
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[14]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[14]:D
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[14]:D
-------------------------------------
  Pin max-delay slack:     5468 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[14]_CFG1A_TEST


Path 1362
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[10]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[10]:D
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[10]:D
-------------------------------------
  Pin max-delay slack:     5463 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[10]_CFG1A_TEST


Path 1363
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[1]:D
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[1]:D
-------------------------------------
  Pin max-delay slack:     5451 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[1]_CFG1A_TEST


Path 1364
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/burst_detect_s:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/burst_detect_ss:D
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/burst_detect_ss:D
-------------------------------------
  Pin max-delay slack:     5468 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/burst_detect_ss_CFG1A_TEST


Path 1365
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[25]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[56]:D
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[56]:D
-------------------------------------
  Pin max-delay slack:     4251 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[56]_CFG1A_TEST
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[56]_CFG1C_TEST


Path 1366
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[16]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[47]:D
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[47]:D
-------------------------------------
  Pin max-delay slack:     4252 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[47]_CFG1B_TEST


Path 1367
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[71]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[61]:D
-------------------------------------
Path min-delay slack:       -35 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[61]:D
-------------------------------------
  Pin max-delay slack:     4467 ps
  Min-delay inserted:       558 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[61]_CFG1A_TEST


Path 1368
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_597/MSC_i_598/MSC_i_599/IxC4mH0p48s[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_597/MSC_i_598/MSC_i_599/IxC4mH0p48s[1]:D
-------------------------------------
Path min-delay slack:       -34 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_597/MSC_i_598/MSC_i_599/IxC4mH0p48s[1]:D
-------------------------------------
  Pin max-delay slack:     4462 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_597/MSC_i_598/MSC_i_599/IxC4mH0p48s[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_597/MSC_i_598/MSC_i_599/IxC4mH0p48s[1]_CFG1C_TEST


Path 1369
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[85]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[10]
-------------------------------------
Path min-delay slack:       -34 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/CFG_9:C
-------------------------------------
  Pin max-delay slack:     4184 ps
  Min-delay inserted:       447 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/CFG_9_CFG1A_TEST


Path 1370
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpus1BJidLLoBlalmA[125]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[125]:D
-------------------------------------
Path min-delay slack:       -34 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[125]:D
-------------------------------------
  Pin max-delay slack:     4377 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[125]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[125]_CFG1C_TEST


Path 1371
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/MSC_i_453/ImCr:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/IgFGIcg:D
-------------------------------------
Path min-delay slack:       -34 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/Iedx5uDpHA:A
-------------------------------------
  Pin max-delay slack:     4236 ps
  Min-delay inserted:       528 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/Ih2er7d_CFG1A_TEST


Path 1372
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[4]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[5]:D
-------------------------------------
Path min-delay slack:       -34 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[5]:D
-------------------------------------
  Pin max-delay slack:     4463 ps
  Min-delay inserted:       572 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[5]_CFG1A_TEST


Path 1373
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[135]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[121]:D
-------------------------------------
Path min-delay slack:       -34 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[121]:D
-------------------------------------
  Pin max-delay slack:     4325 ps
  Min-delay inserted:       390 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[121]_CFG1A_TEST


Path 1374
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[127]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[127]:D
-------------------------------------
Path min-delay slack:       -34 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[127]:D
-------------------------------------
  Pin max-delay slack:     4325 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[127]_CFG1A_TEST


Path 1375
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[78]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[78]:D
-------------------------------------
Path min-delay slack:       -34 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[78]:D
-------------------------------------
  Pin max-delay slack:     4462 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[78]_CFG1D_TEST


Path 1376
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[42]:D
-------------------------------------
Path min-delay slack:       -34 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[42]:D
-------------------------------------
  Pin max-delay slack:     5387 ps
  Min-delay inserted:       724 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[42]_CFG1A_TEST


Path 1377
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[5]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[6]:D
-------------------------------------
Path min-delay slack:       -34 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[6]:D
-------------------------------------
  Pin max-delay slack:     5462 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[6]_CFG1A_TEST


Path 1378
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[119]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[120]:D
-------------------------------------
Path min-delay slack:       -34 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[120]:D
-------------------------------------
  Pin max-delay slack:     5463 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[120]_CFG1D_TEST


Path 1379
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[17]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[5]
-------------------------------------
Path min-delay slack:       -34 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_11:B
-------------------------------------
  Pin max-delay slack:     5188 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_11_CFG1B_TEST


Path 1380
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[14]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[2]
-------------------------------------
Path min-delay slack:       -34 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_5:B
-------------------------------------
  Pin max-delay slack:     5194 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_5_CFG1B_TEST


Path 1381
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[29]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[29]:D
-------------------------------------
Path min-delay slack:       -34 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[29]:D
-------------------------------------
  Pin max-delay slack:     5395 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[29]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[29]_CFG1C_TEST


Path 1382
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[1]:D
-------------------------------------
Path min-delay slack:       -34 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[1]:D
-------------------------------------
  Pin max-delay slack:     5453 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[1]_CFG1D_TEST


Path 1383
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/rdptr[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/rdptr[1]:D
-------------------------------------
Path min-delay slack:       -34 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/rdptr[1]:D
-------------------------------------
  Pin max-delay slack:     5466 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/rdptr[1]_CFG1D_TEST


Path 1384
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[115]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[19]:D
-------------------------------------
Path min-delay slack:       -34 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[19]:D
-------------------------------------
  Pin max-delay slack:     5319 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[19]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[19]_CFG1C_TEST


Path 1385
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[24]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[11]
-------------------------------------
Path min-delay slack:       -34 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/CFG_11:C
-------------------------------------
  Pin max-delay slack:     4173 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/CFG_11_CFG1B_TEST0


Path 1386
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq8E0udlae044F9IuGuoGjh8r1CHzgr[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq8E0udlae044F9IuGuoGjh8r1CHzgs[0]:D
-------------------------------------
Path min-delay slack:       -33 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq8E0udlae044F9IuGuoGjh8r1CHzgs[0]:D
-------------------------------------
  Pin max-delay slack:     4330 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq8E0udlae044F9IuGuoGjh8r1CHzgs[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq8E0udlae044F9IuGuoGjh8r1CHzgs[0]_CFG1C_TEST


Path 1387
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[1]:D
-------------------------------------
Path min-delay slack:       -33 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[1]:D
-------------------------------------
  Pin max-delay slack:     4461 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[1]_CFG1D_TEST


Path 1388
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[3]:D
-------------------------------------
Path min-delay slack:       -33 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[3]:D
-------------------------------------
  Pin max-delay slack:     4460 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[3]_CFG1D_TEST


Path 1389
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[11]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[11]:D
-------------------------------------
Path min-delay slack:       -33 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[11]:D
-------------------------------------
  Pin max-delay slack:     4460 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[11]_CFG1A_TEST


Path 1390
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/rdptr[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/rdptr[1]:D
-------------------------------------
Path min-delay slack:       -33 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/rdptr[1]:D
-------------------------------------
  Pin max-delay slack:     4462 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/rdptr[1]_CFG1D_TEST


Path 1391
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_54/Ic4jjp3AKtw9hg3f40xhpJc:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[123]:D
-------------------------------------
Path min-delay slack:       -33 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[123]:D
-------------------------------------
  Pin max-delay slack:     5215 ps
  Min-delay inserted:       421 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[123]_CFG1C_TEST


Path 1392
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/IbsbI6oBxyu49iD8[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_195/ImCq:D
-------------------------------------
Path min-delay slack:       -33 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_195/ImCq:D
-------------------------------------
  Pin max-delay slack:     5381 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_195/ImCq_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_195/ImCq_CFG1C_TEST


Path 1393
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[16]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[4]
-------------------------------------
Path min-delay slack:       -33 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_9:B
-------------------------------------
  Pin max-delay slack:     5189 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_9_CFG1B_TEST0


Path 1394
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[13]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[1]
-------------------------------------
Path min-delay slack:       -33 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_3:B
-------------------------------------
  Pin max-delay slack:     5193 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_3_CFG1B_TEST


Path 1395
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[27]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[27]:D
-------------------------------------
Path min-delay slack:       -33 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[27]:D
-------------------------------------
  Pin max-delay slack:     5217 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[27]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[27]_CFG1C_TEST


Path 1396
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[16]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[16]:D
-------------------------------------
Path min-delay slack:       -33 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[16]:D
-------------------------------------
  Pin max-delay slack:     5387 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[16]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[16]_CFG1C_TEST


Path 1397
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[46]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[46]:D
-------------------------------------
Path min-delay slack:       -33 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[46]:D
-------------------------------------
  Pin max-delay slack:     5372 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[46]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[46]_CFG1C_TEST


Path 1398
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/Ib1mtfF3JBAl10cf[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/IgrEg2DIvBJD2E8phyzEl7etfca8cfvsFwjb2dwq/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[3]
-------------------------------------
Path min-delay slack:       -33 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/IgrEg2DIvBJD2E8phyzEl7etfca8cfvsFwjb2dwq/RAM64x12_PHYS_0/CFG_7:B
-------------------------------------
  Pin max-delay slack:     5196 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/IgrEg2DIvBJD2E8phyzEl7etfca8cfvsFwjb2dwq/RAM64x12_PHYS_0/CFG_7_CFG1B_TEST


Path 1399
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p1_reg[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p1_reg_2[0]:D
-------------------------------------
Path min-delay slack:       -33 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p1_reg_2[0]:D
-------------------------------------
  Pin max-delay slack:     5457 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p1_reg_2[0]_CFG1A_TEST


Path 1400
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:D
-------------------------------------
Path min-delay slack:       -33 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:D
-------------------------------------
  Pin max-delay slack:     5452 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter[1]_CFG1A_TEST


Path 1401
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[21]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[3]
-------------------------------------
Path min-delay slack:       -33 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/CFG_7:B
-------------------------------------
  Pin max-delay slack:     4194 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/CFG_7_CFG1B_TEST


Path 1402
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[48]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[11]
-------------------------------------
Path min-delay slack:       -33 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_11:C
-------------------------------------
  Pin max-delay slack:     4169 ps
  Min-delay inserted:       396 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_11_CFG1A_TEST0


Path 1403
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[16]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[3]
-------------------------------------
Path min-delay slack:       -33 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/CFG_7:B
-------------------------------------
  Pin max-delay slack:     4186 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/CFG_7_CFG1B_TEST


Path 1404
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_499/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_499/ImCr:D
-------------------------------------
Path min-delay slack:       -32 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_499/ImCr:D
-------------------------------------
  Pin max-delay slack:     4326 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_499/ImCr_CFG1A_TEST


Path 1405
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[29]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[29]:D
-------------------------------------
Path min-delay slack:       -32 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[29]:D
-------------------------------------
  Pin max-delay slack:     4372 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[29]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[29]_CFG1C_TEST


Path 1406
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[2]:D
-------------------------------------
Path min-delay slack:       -32 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[2]:D
-------------------------------------
  Pin max-delay slack:     4456 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[2]_CFG1A_TEST


Path 1407
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[12]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:D
-------------------------------------
Path min-delay slack:       -32 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:D
-------------------------------------
  Pin max-delay slack:     4332 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]_CFG1C_TEST


Path 1408
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_162/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_162/ImCr:D
-------------------------------------
Path min-delay slack:       -32 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_162/ImCr:D
-------------------------------------
  Pin max-delay slack:     5371 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_162/ImCr_CFG1B_TEST


Path 1409
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/IbsbI6oBxyu49iD8[7]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_145/ImCq:D
-------------------------------------
Path min-delay slack:       -32 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_145/ImCq:D
-------------------------------------
  Pin max-delay slack:     5385 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_145/ImCq_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_145/ImCq_CFG1C_TEST


Path 1410
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/IbsbI6oBxyu49iD8[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_148/ImCq:D
-------------------------------------
Path min-delay slack:       -32 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_148/ImCq:D
-------------------------------------
  Pin max-delay slack:     5378 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_148/ImCq_CFG1B_TEST


Path 1411
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[32]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[8]
-------------------------------------
Path min-delay slack:       -32 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/CFG_5:C
-------------------------------------
  Pin max-delay slack:     5186 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/CFG_5_CFG1B_TEST


Path 1412
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[12]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[0]
-------------------------------------
Path min-delay slack:       -32 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_1:B
-------------------------------------
  Pin max-delay slack:     5190 ps
  Min-delay inserted:       396 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_1_CFG1A_TEST


Path 1413
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[3]:D
-------------------------------------
Path min-delay slack:       -32 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[3]:D
-------------------------------------
  Pin max-delay slack:     5216 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[3]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[3]_CFG1C_TEST


Path 1414
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[56]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[56]:D
-------------------------------------
Path min-delay slack:       -32 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[56]:D
-------------------------------------
  Pin max-delay slack:     5330 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[56]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[56]_CFG1C_TEST


Path 1415
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[8]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[8]:D
-------------------------------------
Path min-delay slack:       -32 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[8]:D
-------------------------------------
  Pin max-delay slack:     5387 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[8]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[8]_CFG1C_TEST


Path 1416
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[13]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/transition_found:D
-------------------------------------
Path min-delay slack:       -32 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/transition_found:D
-------------------------------------
  Pin max-delay slack:     5458 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/transition_found_CFG1A_TEST


Path 1417
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[3]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[4]:D
-------------------------------------
Path min-delay slack:       -32 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[4]:D
-------------------------------------
  Pin max-delay slack:     4456 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[4]_CFG1A_TEST


Path 1418
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[26]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[8]
-------------------------------------
Path min-delay slack:       -32 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/CFG_5:C
-------------------------------------
  Pin max-delay slack:     4186 ps
  Min-delay inserted:       396 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/CFG_5_CFG1A_TEST


Path 1419
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IirmgHs657xdpm6x8[3]:D
-------------------------------------
Path min-delay slack:       -31 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IirmgHs657xdpm6x8[3]:D
-------------------------------------
  Pin max-delay slack:     4438 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IirmgHs657xdpm6x8[3]_CFG1A_TEST


Path 1420
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/IdbDpB1FKpo5FH71vah9jx7[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/IdbDpB1FKpo5FH71vah9jx7[0]:D
-------------------------------------
Path min-delay slack:       -31 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/IdbDpB1FKpo5FH71vah9jx7[0]:D
-------------------------------------
  Pin max-delay slack:     4454 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/IdbDpB1FKpo5FH71vah9jx7[0]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/IdbDpB1FKpo5FH71vah9jx7[0]_CFG1C_TEST


Path 1421
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[103]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[123]:D
-------------------------------------
Path min-delay slack:       -31 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[123]:D
-------------------------------------
  Pin max-delay slack:     4318 ps
  Min-delay inserted:       390 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[123]_CFG1A_TEST


Path 1422
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq8E0udlae044F9IuGuoGiJ8H1hoxrb[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq8E0udlae044F9IuGuoGiJ8H1hoxrc[0]:D
-------------------------------------
Path min-delay slack:       -31 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq8E0udlae044F9IuGuoGiJ8H1hoxrc[0]:D
-------------------------------------
  Pin max-delay slack:     4327 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq8E0udlae044F9IuGuoGiJ8H1hoxrc[0]_CFG1D_TEST


Path 1423
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[0]:D
-------------------------------------
Path min-delay slack:       -31 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[0]:D
-------------------------------------
  Pin max-delay slack:     4452 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[0]_CFG1A_TEST


Path 1424
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[20]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[8]
-------------------------------------
Path min-delay slack:       -31 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_5:C
-------------------------------------
  Pin max-delay slack:     5189 ps
  Min-delay inserted:       396 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_5_CFG1A_TEST


Path 1425
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[57]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[57]:D
-------------------------------------
Path min-delay slack:       -31 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[57]:D
-------------------------------------
  Pin max-delay slack:     5381 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[57]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[57]_CFG1C_TEST


Path 1426
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[107]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[11]:D
-------------------------------------
Path min-delay slack:       -31 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[11]:D
-------------------------------------
  Pin max-delay slack:     5377 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[11]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[11]_CFG1C_TEST


Path 1427
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count1[22]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[22]:D
-------------------------------------
Path min-delay slack:       -31 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[22]:D
-------------------------------------
  Pin max-delay slack:     4376 ps
  Min-delay inserted:       501 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[22]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[22]_CFG1C_TEST


Path 1428
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[11]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[5]
-------------------------------------
Path min-delay slack:       -31 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/CFG_11:B
-------------------------------------
  Pin max-delay slack:     4184 ps
  Min-delay inserted:       447 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/CFG_11_CFG1A_TEST


Path 1429
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[23]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[10]
-------------------------------------
Path min-delay slack:       -31 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/CFG_9:C
-------------------------------------
  Pin max-delay slack:     4171 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/CFG_9_CFG1B_TEST


Path 1430
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[20]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[7]
-------------------------------------
Path min-delay slack:       -31 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/CFG_3:C
-------------------------------------
  Pin max-delay slack:     4170 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/CFG_3_CFG1B_TEST


Path 1431
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s1[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s2[1]:D
-------------------------------------
Path min-delay slack:       -31 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s2[1]:D
-------------------------------------
  Pin max-delay slack:     4370 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s2[1]_CFG1A_TEST


Path 1432
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[77]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[77]:D
-------------------------------------
Path min-delay slack:       -30 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[77]:D
-------------------------------------
  Pin max-delay slack:     5372 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[77]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[77]_CFG1C_TEST


Path 1433
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[104]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[104]:D
-------------------------------------
Path min-delay slack:       -30 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[104]:D
-------------------------------------
  Pin max-delay slack:     5376 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[104]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[104]_CFG1C_TEST


Path 1434
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/Ib1mtfF3JBAl10cf[5]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/IgrEg2DIvBJD2E8phyzEl7etfca8cfvsFwjb2dwq/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[5]
-------------------------------------
Path min-delay slack:       -30 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/IgrEg2DIvBJD2E8phyzEl7etfca8cfvsFwjb2dwq/RAM64x12_PHYS_0/CFG_11:B
-------------------------------------
  Pin max-delay slack:     5174 ps
  Min-delay inserted:       317 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/IgrEg2DIvBJD2E8phyzEl7etfca8cfvsFwjb2dwq/RAM64x12_PHYS_0/CFG_11_CFG1D_TEST


Path 1435
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_112/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1td73rGL8vqxDIGzFqInkw8zFFztxDjJ[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4Ixp[1]:D
-------------------------------------
Path min-delay slack:       -30 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4Ixp[1]:D
-------------------------------------
  Pin max-delay slack:     5204 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4Ixp[1]_CFG1A_TEST


Path 1436
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_2/R_DATA_8_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[72]:D
-------------------------------------
Path min-delay slack:       -30 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[72]:D
-------------------------------------
  Pin max-delay slack:     5373 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[72]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[72]_CFG1C_TEST


Path 1437
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/uart_data_out_o[2]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[2]:D
-------------------------------------
Path min-delay slack:       -30 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[2]:D
-------------------------------------
  Pin max-delay slack:     4219 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[2]_CFG1C_TEST


Path 1438
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/xmit_state[3]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/xmit_bit_sel[2]:D
-------------------------------------
Path min-delay slack:       -30 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/xmit_bit_sel_RNO[2]:C
-------------------------------------
  Pin max-delay slack:     4425 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/xmit_bit_sel_RNO[2]_CFG1A_TEST


Path 1439
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[33]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[33]:D
-------------------------------------
Path min-delay slack:       -30 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[33]:D
-------------------------------------
  Pin max-delay slack:     4386 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[33]_CFG1D_TEST


Path 1440
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[46]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[9]
-------------------------------------
Path min-delay slack:       -30 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_7:C
-------------------------------------
  Pin max-delay slack:     4168 ps
  Min-delay inserted:       396 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_7_CFG1A_TEST


Path 1441
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[22]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[9]
-------------------------------------
Path min-delay slack:       -30 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/CFG_7:C
-------------------------------------
  Pin max-delay slack:     4169 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/CFG_7_CFG1B_TEST0


Path 1442
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[67]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[67]:D
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[67]:D
-------------------------------------
  Pin max-delay slack:     4376 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[67]_CFG1D_TEST


Path 1443
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[8]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[8]:D
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[8]:D
-------------------------------------
  Pin max-delay slack:     4450 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[8]_CFG1A_TEST


Path 1444
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[39]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[127]:D
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[127]:D
-------------------------------------
  Pin max-delay slack:     4316 ps
  Min-delay inserted:       401 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[127]_CFG1D_TEST


Path 1445
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[7]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[7]:D
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[7]:D
-------------------------------------
  Pin max-delay slack:     4376 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[7]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[7]_CFG1C_TEST


Path 1446
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[116]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/Ic16kyz1sJGLi4Aj1g26Dcj[20]:D
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/Ic16kyz1sJGLi4Aj1g26Dcj[20]:D
-------------------------------------
  Pin max-delay slack:     4373 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/Ic16kyz1sJGLi4Aj1g26Dcj[20]_CFG1C_TEST


Path 1447
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_73/Ic4jjp3AKtw9hg3f40xhpJc:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[117]:D
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[117]:D
-------------------------------------
  Pin max-delay slack:     5361 ps
  Min-delay inserted:       401 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[117]_CFG1D_TEST


Path 1448
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/IbsbI6oBxyu49iD8[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_197/ImCq:D
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_197/ImCq:D
-------------------------------------
  Pin max-delay slack:     5372 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_197/ImCq_CFG1A_TEST


Path 1449
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/IbsbI6oBxyu49iD8[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_151/ImCq:D
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_151/ImCq:D
-------------------------------------
  Pin max-delay slack:     5364 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_151/ImCq_CFG1B_TEST


Path 1450
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[31]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[7]
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/CFG_3:C
-------------------------------------
  Pin max-delay slack:     5178 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/CFG_3_CFG1B_TEST


Path 1451
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[67]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[67]:D
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[67]:D
-------------------------------------
  Pin max-delay slack:     5369 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[67]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[67]_CFG1C_TEST


Path 1452
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[18]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[18]:D
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[18]:D
-------------------------------------
  Pin max-delay slack:     5377 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[18]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[18]_CFG1C_TEST


Path 1453
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[87]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[87]:D
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[87]:D
-------------------------------------
  Pin max-delay slack:     5382 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[87]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[87]_CFG1C_TEST


Path 1454
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_112/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1td73rGL8vqxDIGzFqInkw8zFFztxDjJ[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13AbL[1]:D
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13AbL[1]:D
-------------------------------------
  Pin max-delay slack:     5203 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4Ixp[1]_CFG1A_TEST


Path 1455
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[1]:D
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[1]:D
-------------------------------------
  Pin max-delay slack:     5454 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[1]_CFG1A_TEST


Path 1456
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[0]:D
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[0]:D
-------------------------------------
  Pin max-delay slack:     5449 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[0]_CFG1A_TEST


Path 1457
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[11]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[11]:D
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[11]:D
-------------------------------------
  Pin max-delay slack:     5373 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[11]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[11]_CFG1C_TEST


Path 1458
-------------------------------------
From: PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/DFF1:CLK
  To: PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/DFF2:D
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/DFF2:D
-------------------------------------
  Pin max-delay slack:     4306 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/DFF2_CFG1A_TEST


Path 1459
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[19]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[1]
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/CFG_3:B
-------------------------------------
  Pin max-delay slack:     4184 ps
  Min-delay inserted:       396 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/CFG_3_CFG1A_TEST


Path 1460
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[6]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[6]:D
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[6]:D
-------------------------------------
  Pin max-delay slack:     4370 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[6]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[6]_CFG1C_TEST


Path 1461
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[36]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[36]:D
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[36]:D
-------------------------------------
  Pin max-delay slack:     4220 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[36]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[36]_CFG1C_TEST


Path 1462
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[45]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[8]
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_5:C
-------------------------------------
  Pin max-delay slack:     4174 ps
  Min-delay inserted:       396 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_5_CFG1A_TEST


Path 1463
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[14]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[1]
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/CFG_3:B
-------------------------------------
  Pin max-delay slack:     4178 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/CFG_3_CFG1B_TEST0


Path 1464
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[81]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[6]
-------------------------------------
Path min-delay slack:       -28 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/CFG_1:C
-------------------------------------
  Pin max-delay slack:     4170 ps
  Min-delay inserted:       447 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/CFG_1_CFG1A_TEST


Path 1465
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IcmhoF8EE6Fgr[6]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IirmgHs657xdpruh4[6]:D
-------------------------------------
Path min-delay slack:       -28 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IirmgHs657xdpruh4[6]:D
-------------------------------------
  Pin max-delay slack:     4455 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IirmgHs657xdpruh4[6]_CFG1D_TEST


Path 1466
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[1]:D
-------------------------------------
Path min-delay slack:       -28 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[1]:D
-------------------------------------
  Pin max-delay slack:     4381 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[1]_CFG1A_TEST


Path 1467
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_out[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[0]:D
-------------------------------------
Path min-delay slack:       -28 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[0]:D
-------------------------------------
  Pin max-delay slack:     4431 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[0]_CFG1C_TEST


Path 1468
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[17]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJHaLdCr[0]:D
-------------------------------------
Path min-delay slack:       -28 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJHaLdCr[0]:D
-------------------------------------
  Pin max-delay slack:     5429 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJHaLdCr[0]_CFG1A_TEST


Path 1469
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[1]:D
-------------------------------------
Path min-delay slack:       -28 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[1]:D
-------------------------------------
  Pin max-delay slack:     5429 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[1]_CFG1A_TEST


Path 1470
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_144/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_144/ImCr:D
-------------------------------------
Path min-delay slack:       -28 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_144/ImCr:D
-------------------------------------
  Pin max-delay slack:     5361 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_144/ImCr_CFG1B_TEST


Path 1471
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[18]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[6]
-------------------------------------
Path min-delay slack:       -28 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_1:C
-------------------------------------
  Pin max-delay slack:     5179 ps
  Min-delay inserted:       396 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_1_CFG1A_TEST0


Path 1472
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[66]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[66]:D
-------------------------------------
Path min-delay slack:       -28 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[66]:D
-------------------------------------
  Pin max-delay slack:     5365 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[66]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[66]_CFG1C_TEST


Path 1473
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[40]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[40]:D
-------------------------------------
Path min-delay slack:       -28 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[40]:D
-------------------------------------
  Pin max-delay slack:     5429 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[40]_CFG1A_TEST


Path 1474
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[93]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[93]:D
-------------------------------------
Path min-delay slack:       -28 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[93]:D
-------------------------------------
  Pin max-delay slack:     5374 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[93]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[93]_CFG1C_TEST


Path 1475
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p3_reg[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p3_reg_2[0]:D
-------------------------------------
Path min-delay slack:       -28 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p3_reg_2[0]:D
-------------------------------------
  Pin max-delay slack:     5448 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p3_reg_2[0]_CFG1A_TEST


Path 1476
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[43]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[6]
-------------------------------------
Path min-delay slack:       -28 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_1:C
-------------------------------------
  Pin max-delay slack:     4173 ps
  Min-delay inserted:       396 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_1_CFG1A_TEST


Path 1477
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[39]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[2]
-------------------------------------
Path min-delay slack:       -28 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_5:B
-------------------------------------
  Pin max-delay slack:     4176 ps
  Min-delay inserted:       396 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_5_CFG1A_TEST0


Path 1478
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/MSC_i_543/IxC4mH0p48s[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/MSC_i_543/IxC4mH0p48s[1]:D
-------------------------------------
Path min-delay slack:       -27 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/MSC_i_543/IxC4mH0p48s[1]:D
-------------------------------------
  Pin max-delay slack:     4448 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/MSC_i_543/IxC4mH0p48s[1]_CFG1D_TEST


Path 1479
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[32]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[32]:D
-------------------------------------
Path min-delay slack:       -27 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[32]:D
-------------------------------------
  Pin max-delay slack:     5429 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[32]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[32]_CFG1C_TEST


Path 1480
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[95]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[95]:D
-------------------------------------
Path min-delay slack:       -27 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[95]:D
-------------------------------------
  Pin max-delay slack:     5373 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[95]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[95]_CFG1C_TEST


Path 1481
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[64]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[64]:D
-------------------------------------
Path min-delay slack:       -27 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[64]:D
-------------------------------------
  Pin max-delay slack:     5365 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[64]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[64]_CFG1C_TEST


Path 1482
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[61]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[61]:D
-------------------------------------
Path min-delay slack:       -27 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[61]:D
-------------------------------------
  Pin max-delay slack:     5370 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[61]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[61]_CFG1C_TEST


Path 1483
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IirmgHqul162twBht[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[82]:D
-------------------------------------
Path min-delay slack:       -27 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/In3je3yB6x36gsknDICwI8m7[82]:C
-------------------------------------
  Pin max-delay slack:     5198 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/In3je3yB6x36gsknDICwI8m7[82]_CFG1A_TEST


Path 1484
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[63]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[63]:D
-------------------------------------
Path min-delay slack:       -27 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[63]:D
-------------------------------------
  Pin max-delay slack:     5363 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[63]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[63]_CFG1C_TEST


Path 1485
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[5]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:D
-------------------------------------
Path min-delay slack:       -27 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:D
-------------------------------------
  Pin max-delay slack:     5367 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]_CFG1A_TEST


Path 1486
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[27]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[9]
-------------------------------------
Path min-delay slack:       -27 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/CFG_7:C
-------------------------------------
  Pin max-delay slack:     4171 ps
  Min-delay inserted:       396 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/CFG_7_CFG1A_TEST


Path 1487
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[24]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[6]
-------------------------------------
Path min-delay slack:       -27 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/CFG_1:C
-------------------------------------
  Pin max-delay slack:     4175 ps
  Min-delay inserted:       396 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/CFG_1_CFG1A_TEST


Path 1488
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[8]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[8]:D
-------------------------------------
Path min-delay slack:       -27 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[8]:D
-------------------------------------
  Pin max-delay slack:     4364 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[8]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[8]_CFG1C_TEST


Path 1489
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/IbsbI6oBxyu49iD8[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_505/ImCq:D
-------------------------------------
Path min-delay slack:       -26 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_505/ImCq:D
-------------------------------------
  Pin max-delay slack:     4370 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_505/ImCq_CFG1C_TEST


Path 1490
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[0]:D
-------------------------------------
Path min-delay slack:       -26 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[0]:D
-------------------------------------
  Pin max-delay slack:     4360 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[0]_CFG1A_TEST


Path 1491
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[65]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[65]:D
-------------------------------------
Path min-delay slack:       -26 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[65]:D
-------------------------------------
  Pin max-delay slack:     4434 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[65]_CFG1C_TEST


Path 1492
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IEy8s2D1[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Iewmsg0oD7:D
-------------------------------------
Path min-delay slack:       -26 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ib1lzgvxpcDFfy75:A
-------------------------------------
  Pin max-delay slack:     4209 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ib1lzgvxpcDFfy75_CFG1A_TEST


Path 1493
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[123]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[123]:D
-------------------------------------
Path min-delay slack:       -26 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[123]:D
-------------------------------------
  Pin max-delay slack:     4309 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[123]_CFG1A_TEST


Path 1494
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq9ekhn9GCuDm77rg991L7cbFq9Jowr[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[145]:D
-------------------------------------
Path min-delay slack:       -26 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[145]:D
-------------------------------------
  Pin max-delay slack:     5315 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[145]_CFG1A_TEST


Path 1495
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[21]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[110]:D
-------------------------------------
Path min-delay slack:       -26 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[110]:D
-------------------------------------
  Pin max-delay slack:     5355 ps
  Min-delay inserted:       401 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[110]_CFG1D_TEST


Path 1496
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[21]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[9]
-------------------------------------
Path min-delay slack:       -26 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_7:C
-------------------------------------
  Pin max-delay slack:     5173 ps
  Min-delay inserted:       396 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_7_CFG1A_TEST


Path 1497
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[19]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[19]:D
-------------------------------------
Path min-delay slack:       -26 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[19]:D
-------------------------------------
  Pin max-delay slack:     5424 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[19]_CFG1C_TEST


Path 1498
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[33]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[33]:D
-------------------------------------
Path min-delay slack:       -26 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[33]:D
-------------------------------------
  Pin max-delay slack:     5185 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[33]_CFG1C_TEST


Path 1499
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[96]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[96]:D
-------------------------------------
Path min-delay slack:       -26 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[96]:D
-------------------------------------
  Pin max-delay slack:     5363 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[96]_CFG1C_TEST


Path 1500
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[83]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[83]:D
-------------------------------------
Path min-delay slack:       -26 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[83]:D
-------------------------------------
  Pin max-delay slack:     5371 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[83]_CFG1C_TEST


Path 1501
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[66]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[66]:D
-------------------------------------
Path min-delay slack:       -26 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[66]:D
-------------------------------------
  Pin max-delay slack:     5370 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[66]_CFG1D_TEST


Path 1502
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[25]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[25]:D
-------------------------------------
Path min-delay slack:       -26 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[25]:D
-------------------------------------
  Pin max-delay slack:     5377 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[25]_CFG1C_TEST


Path 1503
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[113]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[113]:D
-------------------------------------
Path min-delay slack:       -26 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[113]:D
-------------------------------------
  Pin max-delay slack:     5373 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[113]_CFG1C_TEST


Path 1504
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[19]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[19]:D
-------------------------------------
Path min-delay slack:       -26 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[19]:D
-------------------------------------
  Pin max-delay slack:     4373 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[19]_CFG1A_TEST


Path 1505
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[32]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[32]:D
-------------------------------------
Path min-delay slack:       -26 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[32]:D
-------------------------------------
  Pin max-delay slack:     4379 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[32]_CFG1C_TEST


Path 1506
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[7]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[7]:D
-------------------------------------
Path min-delay slack:       -25 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[7]:D
-------------------------------------
  Pin max-delay slack:     4439 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[7]_CFG1A_TEST


Path 1507
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[2]:D
-------------------------------------
Path min-delay slack:       -25 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[2]:D
-------------------------------------
  Pin max-delay slack:     4427 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[2]_CFG1A_TEST


Path 1508
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/visual_APB_IOG_CONTROLLER_current[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/move_out[0]:D
-------------------------------------
Path min-delay slack:       -25 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/move_out[0]:D
-------------------------------------
  Pin max-delay slack:     4362 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/move_out[0]_CFG1C_TEST


Path 1509
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_16/Ic4jjp3AKtw9hg3f40xhpJc:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[108]:D
-------------------------------------
Path min-delay slack:       -25 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[108]:D
-------------------------------------
  Pin max-delay slack:     5364 ps
  Min-delay inserted:       438 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[108]_CFG1A_TEST


Path 1510
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFglEKDJ6Is7wsznows[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[156]:D
-------------------------------------
Path min-delay slack:       -25 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[156]:D
-------------------------------------
  Pin max-delay slack:     5373 ps
  Min-delay inserted:       401 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[156]_CFG1B_TEST


Path 1511
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[18]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[19]:D
-------------------------------------
Path min-delay slack:       -25 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[19]:D
-------------------------------------
  Pin max-delay slack:     5426 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[19]_CFG1C_TEST


Path 1512
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[81]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[81]:D
-------------------------------------
Path min-delay slack:       -25 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[81]:D
-------------------------------------
  Pin max-delay slack:     5358 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[81]_CFG1D_TEST


Path 1513
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[61]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[61]:D
-------------------------------------
Path min-delay slack:       -25 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[61]:D
-------------------------------------
  Pin max-delay slack:     5317 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[61]_CFG1C_TEST


Path 1514
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[59]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[59]:D
-------------------------------------
Path min-delay slack:       -25 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[59]:D
-------------------------------------
  Pin max-delay slack:     5319 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[59]_CFG1C_TEST


Path 1515
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[51]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[51]:D
-------------------------------------
Path min-delay slack:       -25 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[51]:D
-------------------------------------
  Pin max-delay slack:     5317 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[51]_CFG1C_TEST


Path 1516
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[43]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[43]:D
-------------------------------------
Path min-delay slack:       -25 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[43]:D
-------------------------------------
  Pin max-delay slack:     5358 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[43]_CFG1C_TEST


Path 1517
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[112]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[112]:D
-------------------------------------
Path min-delay slack:       -25 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[112]:D
-------------------------------------
  Pin max-delay slack:     5437 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[112]_CFG1D_TEST


Path 1518
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/Ib1mtfF3JBAl10cf[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/IgrEg2DIvBJD2E8phyzEl7etfca8cfvsFwjb2dwq/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[2]
-------------------------------------
Path min-delay slack:       -25 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/IgrEg2DIvBJD2E8phyzEl7etfca8cfvsFwjb2dwq/RAM64x12_PHYS_0/CFG_5:B
-------------------------------------
  Pin max-delay slack:     5180 ps
  Min-delay inserted:       317 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/IgrEg2DIvBJD2E8phyzEl7etfca8cfvsFwjb2dwq/RAM64x12_PHYS_0/CFG_5_CFG1D_TEST


Path 1519
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[103]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[103]:D
-------------------------------------
Path min-delay slack:       -25 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[103]:D
-------------------------------------
  Pin max-delay slack:     5422 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[103]_CFG1A_TEST


Path 1520
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[107]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[107]:D
-------------------------------------
Path min-delay slack:       -25 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[107]:D
-------------------------------------
  Pin max-delay slack:     5373 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[107]_CFG1C_TEST


Path 1521
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[6]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:D
-------------------------------------
Path min-delay slack:       -25 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:D
-------------------------------------
  Pin max-delay slack:     5359 ps
  Min-delay inserted:       401 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]_CFG1D_TEST


Path 1522
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[11]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[42]:D
-------------------------------------
Path min-delay slack:       -25 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[42]:D
-------------------------------------
  Pin max-delay slack:     4363 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[42]_CFG1C_TEST


Path 1523
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/uart_data_out_o[0]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[0]:D
-------------------------------------
Path min-delay slack:       -25 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[0]:D
-------------------------------------
  Pin max-delay slack:     4215 ps
  Min-delay inserted:       419 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[0]_CFG1B_TEST


Path 1524
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/mem_address_o[2]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[2]:D
-------------------------------------
Path min-delay slack:       -25 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[2]:D
-------------------------------------
  Pin max-delay slack:     4425 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[2]_CFG1C_TEST


Path 1525
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntGray[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/CDC_wrCtrl_inst/full:D
-------------------------------------
Path min-delay slack:       -25 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/CDC_wrCtrl_inst/WrCtrl.full_3:B
-------------------------------------
  Pin max-delay slack:     4220 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/CDC_wrCtrl_inst/WrCtrl.full_3_CFG1C_TEST


Path 1526
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[53]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[9]
-------------------------------------
Path min-delay slack:       -25 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_7:C
-------------------------------------
  Pin max-delay slack:     4181 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_7_CFG1B_TEST


Path 1527
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[76]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[1]
-------------------------------------
Path min-delay slack:       -24 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/CFG_3:B
-------------------------------------
  Pin max-delay slack:     4174 ps
  Min-delay inserted:       447 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/CFG_3_CFG1A_TEST


Path 1528
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[20]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[20]:D
-------------------------------------
Path min-delay slack:       -24 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[20]:D
-------------------------------------
  Pin max-delay slack:     4351 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[20]_CFG1C_TEST


Path 1529
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/IeKz47q3p5wkbhBrceb91CxlBDrucs[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlB/R_ADDR_2_inst:D
-------------------------------------
Path min-delay slack:       -24 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlB/R_ADDR_2_inst:D
-------------------------------------
  Pin max-delay slack:     4291 ps
  Min-delay inserted:       401 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlB/R_ADDR_2_inst_CFG1D_TEST


Path 1530
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[11]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[11]:D
-------------------------------------
Path min-delay slack:       -24 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[11]:D
-------------------------------------
  Pin max-delay slack:     4190 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[11]_CFG1A_TEST


Path 1531
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_450/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1td73rGL8vqxDIGzFqInkw8zFFztxDjJ[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4rbL[1]:D
-------------------------------------
Path min-delay slack:       -24 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4rbL[1]:D
-------------------------------------
  Pin max-delay slack:     4205 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4rbL[1]_CFG1D_TEST


Path 1532
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[1]:D
-------------------------------------
Path min-delay slack:       -24 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[1]:D
-------------------------------------
  Pin max-delay slack:     4360 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[1]_CFG1D_TEST


Path 1533
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[1]:D
-------------------------------------
Path min-delay slack:       -24 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[1]:D
-------------------------------------
  Pin max-delay slack:     4433 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[1]_CFG1A_TEST


Path 1534
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[137]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[14]:D
-------------------------------------
Path min-delay slack:       -24 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[14]:D
-------------------------------------
  Pin max-delay slack:     4429 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[14]_CFG1A_TEST


Path 1535
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[1]:SLn
-------------------------------------
Path min-delay slack:       -24 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[1]:SLn
-------------------------------------
  Pin max-delay slack:     4166 ps
  Min-delay inserted:       546 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[1]_CFG1A_TEST


Path 1536
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int[17]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[17]:D
-------------------------------------
Path min-delay slack:       -24 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[17]:D
-------------------------------------
  Pin max-delay slack:     4424 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[17]_CFG1A_TEST


Path 1537
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/IbsbI6oBxyu49iD8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_251/ImCq:D
-------------------------------------
Path min-delay slack:       -24 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_251/ImCq:D
-------------------------------------
  Pin max-delay slack:     5355 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_251/ImCq_CFG1A_TEST


Path 1538
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IHatmCAEFcJiyHqyAgxvI6sdkHwr:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IHatmCAEFcJiyHqyAgxvI6sdkHws:D
-------------------------------------
Path min-delay slack:       -24 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IHatmCAEFcJiyHqyAgxvI6sdkHws:D
-------------------------------------
  Pin max-delay slack:     5430 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IHatmCAEFcJiyHqyAgxvI6sdkHws_CFG1C_TEST


Path 1539
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[32]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[32]:D
-------------------------------------
Path min-delay slack:       -24 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[32]:D
-------------------------------------
  Pin max-delay slack:     5429 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[32]_CFG1D_TEST


Path 1540
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[31]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[31]:D
-------------------------------------
Path min-delay slack:       -24 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[31]:D
-------------------------------------
  Pin max-delay slack:     5367 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[31]_CFG1C_TEST


Path 1541
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[1]:D
-------------------------------------
Path min-delay slack:       -24 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[1]:D
-------------------------------------
  Pin max-delay slack:     5429 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[1]_CFG1A_TEST


Path 1542
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_0/R_DATA_8_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[24]:D
-------------------------------------
Path min-delay slack:       -24 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[24]:D
-------------------------------------
  Pin max-delay slack:     5354 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[24]_CFG1C_TEST


Path 1543
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[31]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[31]:D
-------------------------------------
Path min-delay slack:       -24 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[31]:D
-------------------------------------
  Pin max-delay slack:     5355 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[31]_CFG1C_TEST


Path 1544
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count2[26]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[26]:D
-------------------------------------
Path min-delay slack:       -24 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[26]:D
-------------------------------------
  Pin max-delay slack:     4363 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[26]_CFG1C_TEST


Path 1545
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[3]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[9]:D
-------------------------------------
Path min-delay slack:       -24 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[9]:D
-------------------------------------
  Pin max-delay slack:     4425 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[9]_CFG1C_TEST


Path 1546
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIOIl[1]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[1]
-------------------------------------
Path min-delay slack:       -24 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_0/RAM64x12_PHYS_0/CFG_3:B
-------------------------------------
  Pin max-delay slack:     4174 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_0/RAM64x12_PHYS_0/CFG_3_CFG1B_TEST


Path 1547
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/holdDat[6]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/sDat[6]:D
-------------------------------------
Path min-delay slack:       -24 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/sDat_6[6]:C
-------------------------------------
  Pin max-delay slack:     4228 ps
  Min-delay inserted:       296 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/sDat_6[6]_CFG1C_TEST


Path 1548
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/Iun1juo4vDF:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IhfGtyphdyFsFpcsh:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IhfGtyphdyFsFpcsh:D
-------------------------------------
  Pin max-delay slack:     4439 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IhfGtyphdyFsFpcsh_CFG1A_TEST


Path 1549
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[0]:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[0]:D
-------------------------------------
  Pin max-delay slack:     4423 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[0]_CFG1C_TEST


Path 1550
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[0]:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[0]:D
-------------------------------------
  Pin max-delay slack:     4421 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[0]_CFG1C_TEST


Path 1551
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[120]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[120]:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[120]:D
-------------------------------------
  Pin max-delay slack:     4429 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[120]_CFG1A_TEST


Path 1552
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[108]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[32]:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[32]:D
-------------------------------------
  Pin max-delay slack:     4429 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[32]_CFG1A_TEST


Path 1553
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[3]:SLn
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[3]:SLn
-------------------------------------
  Pin max-delay slack:     4166 ps
  Min-delay inserted:       546 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[1]_CFG1A_TEST


Path 1554
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[2]:SLn
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[2]:SLn
-------------------------------------
  Pin max-delay slack:     4166 ps
  Min-delay inserted:       546 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[1]_CFG1A_TEST


Path 1555
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[0]:SLn
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[0]:SLn
-------------------------------------
  Pin max-delay slack:     4165 ps
  Min-delay inserted:       546 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[1]_CFG1A_TEST


Path 1556
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_21/Ic4jjp3AKtw9hg3f40xhpJc:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[132]:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[132]:D
-------------------------------------
  Pin max-delay slack:     5367 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[132]_CFG1A_TEST


Path 1557
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[21]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[22]:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[22]:D
-------------------------------------
  Pin max-delay slack:     5417 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[22]_CFG1D_TEST


Path 1558
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/IbsbI6oBxyu49iD8[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_253/ImCq:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_253/ImCq:D
-------------------------------------
  Pin max-delay slack:     5350 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_253/ImCq_CFG1A_TEST


Path 1559
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_239/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_239/ImCr:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_239/ImCr:D
-------------------------------------
  Pin max-delay slack:     5369 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_239/ImCr_CFG1A_TEST


Path 1560
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_218/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_218/ImCr:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_218/ImCr:D
-------------------------------------
  Pin max-delay slack:     5414 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_218/ImCr_CFG1C_TEST


Path 1561
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[89]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[89]:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[89]:D
-------------------------------------
  Pin max-delay slack:     5374 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[89]_CFG1C_TEST


Path 1562
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[80]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[80]:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[80]:D
-------------------------------------
  Pin max-delay slack:     5355 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[80]_CFG1C_TEST


Path 1563
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[19]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[19]:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[19]:D
-------------------------------------
  Pin max-delay slack:     5357 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[19]_CFG1C_TEST


Path 1564
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[68]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[68]:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[68]:D
-------------------------------------
  Pin max-delay slack:     5363 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[68]_CFG1D_TEST


Path 1565
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[5]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[5]:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[5]:D
-------------------------------------
  Pin max-delay slack:     5371 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[5]_CFG1C_TEST


Path 1566
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[53]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[53]:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[53]:D
-------------------------------------
  Pin max-delay slack:     5365 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[53]_CFG1C_TEST


Path 1567
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[17]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[17]:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[17]:D
-------------------------------------
  Pin max-delay slack:     5358 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[17]_CFG1C_TEST


Path 1568
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ip5zqImK6yphJ7giJystjfJa:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0mrmxz78Duj2eIcACc1AoB4GBGy0mB:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0mrmxz78Duj2eIcACc1AoB4GBGy0mB:D
-------------------------------------
  Pin max-delay slack:     5437 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0mrmxz78Duj2eIcACc1AoB4GBGy0mB_CFG1C_TEST


Path 1569
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[6]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[6]:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[6]:D
-------------------------------------
  Pin max-delay slack:     5431 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[6]_CFG1D_TEST


Path 1570
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[102]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[102]:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[102]:D
-------------------------------------
  Pin max-delay slack:     5367 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[102]_CFG1C_TEST


Path 1571
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[29]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[29]:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[29]:D
-------------------------------------
  Pin max-delay slack:     5426 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[29]_CFG1A_TEST


Path 1572
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_112/Ib1k6lb7zkJLj9Jc[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13AbL[0]:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13AbL[0]:D
-------------------------------------
  Pin max-delay slack:     5205 ps
  Min-delay inserted:       369 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13AbL[0]_CFG1B_TEST


Path 1573
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_2/R_DATA_9_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[73]:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[73]:D
-------------------------------------
  Pin max-delay slack:     5351 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[73]_CFG1C_TEST


Path 1574
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[31]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[31]:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[31]:D
-------------------------------------
  Pin max-delay slack:     4372 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[31]_CFG1C_TEST


Path 1575
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[24]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[24]:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[24]:D
-------------------------------------
  Pin max-delay slack:     4357 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[24]_CFG1C_TEST


Path 1576
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk3.rrs/currState[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk3.rrs/sDat[24]:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk3.rrs/sDat_10[24]:A
-------------------------------------
  Pin max-delay slack:     4176 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk3.rrs/sDat_10[24]_CFG1C_TEST


Path 1577
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/IbsbI6oBxyu49iD8[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_503/ImCq:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_503/ImCq:D
-------------------------------------
  Pin max-delay slack:     4360 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_503/ImCq_CFG1C_TEST


Path 1578
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[13]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[13]:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[13]:D
-------------------------------------
  Pin max-delay slack:     4353 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[13]_CFG1C_TEST


Path 1579
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[27]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[27]:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[27]:D
-------------------------------------
  Pin max-delay slack:     4371 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[27]_CFG1C_TEST


Path 1580
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_450/Ib9yakcc0A5BtJsFdpkkr3bv8s[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_333/IhxqC96g7EmKErtx8[0]:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_333/IhxqC96g7EmKErtx8[0]:D
-------------------------------------
  Pin max-delay slack:     4433 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_333/IhxqC96g7EmKErtx8[0]_CFG1A_TEST


Path 1581
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[1]:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[1]:D
-------------------------------------
  Pin max-delay slack:     4418 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[1]_CFG1A_TEST


Path 1582
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[5]:SLn
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[5]:SLn
-------------------------------------
  Pin max-delay slack:     4163 ps
  Min-delay inserted:       546 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[1]_CFG1A_TEST


Path 1583
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:SLn
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:SLn
-------------------------------------
  Pin max-delay slack:     4162 ps
  Min-delay inserted:       546 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[1]_CFG1A_TEST


Path 1584
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[19]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[91]:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[91]:D
-------------------------------------
  Pin max-delay slack:     5354 ps
  Min-delay inserted:       417 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[91]_CFG1A_TEST


Path 1585
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[147]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[11]:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[11]:D
-------------------------------------
  Pin max-delay slack:     5192 ps
  Min-delay inserted:       419 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[11]_CFG1C_TEST


Path 1586
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_253/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_253/ImCr:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_253/ImCr:D
-------------------------------------
  Pin max-delay slack:     5421 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_253/ImCr_CFG1A_TEST


Path 1587
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[23]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[11]
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_11:C
-------------------------------------
  Pin max-delay slack:     5165 ps
  Min-delay inserted:       386 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_11_CFG1A_TEST


Path 1588
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[52]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[52]:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[52]:D
-------------------------------------
  Pin max-delay slack:     5352 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[52]_CFG1C_TEST


Path 1589
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[15]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[79]:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[79]:D
-------------------------------------
  Pin max-delay slack:     5183 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[79]_CFG1D_TEST


Path 1590
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[58]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[58]:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[58]:D
-------------------------------------
  Pin max-delay slack:     5359 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[58]_CFG1C_TEST


Path 1591
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[53]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[53]:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[53]:D
-------------------------------------
  Pin max-delay slack:     5429 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[53]_CFG1C_TEST


Path 1592
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[71]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[71]:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[71]:D
-------------------------------------
  Pin max-delay slack:     5374 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[71]_CFG1C_TEST


Path 1593
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[60]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[60]:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[60]:D
-------------------------------------
  Pin max-delay slack:     5348 ps
  Min-delay inserted:       528 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[60]_CFG1A_TEST


Path 1594
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[16]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[16]:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[16]:D
-------------------------------------
  Pin max-delay slack:     5357 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[16]_CFG1C_TEST


Path 1595
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[72]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[72]:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[72]:D
-------------------------------------
  Pin max-delay slack:     5360 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[72]_CFG1C_TEST


Path 1596
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[20]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[20]:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[20]:D
-------------------------------------
  Pin max-delay slack:     5355 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[20]_CFG1C_TEST


Path 1597
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[12]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[12]:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[12]:D
-------------------------------------
  Pin max-delay slack:     5355 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[12]_CFG1C_TEST


Path 1598
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[95]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[95]:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[95]:D
-------------------------------------
  Pin max-delay slack:     5357 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[95]_CFG1C_TEST


Path 1599
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[86]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[86]:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[86]:D
-------------------------------------
  Pin max-delay slack:     5359 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[86]_CFG1C_TEST


Path 1600
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/IeKz47q3p5wkbhBrceb91CxlBDrucs[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_128/IhL8LyjC7v4iyovl8/R_ADDR_4_inst:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_128/IhL8LyjC7v4iyovl8/R_ADDR_4_inst:D
-------------------------------------
  Pin max-delay slack:     5347 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_128/IhL8LyjC7v4iyovl8/R_ADDR_4_inst_CFG1A_TEST


Path 1601
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int[17]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[17]:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[17]:D
-------------------------------------
  Pin max-delay slack:     5356 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[17]_CFG1C_TEST


Path 1602
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[25]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[7]
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/CFG_3:C
-------------------------------------
  Pin max-delay slack:     4162 ps
  Min-delay inserted:       396 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/CFG_3_CFG1A_TEST0


Path 1603
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[13]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[7]
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/CFG_3:C
-------------------------------------
  Pin max-delay slack:     4165 ps
  Min-delay inserted:       447 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/CFG_3_CFG1A_TEST


Path 1604
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[37]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[37]:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[37]:C
-------------------------------------
  Pin max-delay slack:     4191 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[37]_CFG1C_TEST


Path 1605
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/IbsbI6oBxyu49iD8[4]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_502/ImCq:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_502/ImCq:D
-------------------------------------
  Pin max-delay slack:     4354 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_502/ImCq_CFG1D_TEST


Path 1606
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[1]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[1]:D
-------------------------------------
  Pin max-delay slack:     4430 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[1]_CFG1A_TEST


Path 1607
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[0]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[0]:D
-------------------------------------
  Pin max-delay slack:     4421 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[0]_CFG1C_TEST


Path 1608
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[74]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[18]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[18]:D
-------------------------------------
  Pin max-delay slack:     4351 ps
  Min-delay inserted:       390 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[18]_CFG1A_TEST


Path 1609
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[70]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[117]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[117]:D
-------------------------------------
  Pin max-delay slack:     4430 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[117]_CFG1A_TEST


Path 1610
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[51]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[92]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[92]:D
-------------------------------------
  Pin max-delay slack:     4430 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[92]_CFG1A_TEST


Path 1611
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[19]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_371/Ic4jjp3AKtw9hg3f40xg9x8:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_371/Ic4jjp3AKtw9hg3f40xg9x8:D
-------------------------------------
  Pin max-delay slack:     4357 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_371/Ic4jjp3AKtw9hg3f40xg9x8_CFG1A_TEST


Path 1612
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[1]:SLn
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[1]:SLn
-------------------------------------
  Pin max-delay slack:     4162 ps
  Min-delay inserted:       546 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[1]_CFG1A_TEST


Path 1613
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[0]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[0]:D
-------------------------------------
  Pin max-delay slack:     5431 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[0]_CFG1D_TEST


Path 1614
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[8]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[9]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[9]:D
-------------------------------------
  Pin max-delay slack:     5358 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[9]_CFG1D_TEST


Path 1615
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[131]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[89]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[89]:D
-------------------------------------
  Pin max-delay slack:     5417 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[89]_CFG1A_TEST


Path 1616
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[49]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[49]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[49]:D
-------------------------------------
  Pin max-delay slack:     5189 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[49]_CFG1C_TEST


Path 1617
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[86]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[86]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[86]:D
-------------------------------------
  Pin max-delay slack:     5359 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[86]_CFG1C_TEST


Path 1618
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[79]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[79]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[79]:D
-------------------------------------
  Pin max-delay slack:     5350 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[79]_CFG1C_TEST


Path 1619
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/ImaIxsiHGe9kH7[30]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpuplncFC7JFJzfaxr[30]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpuplncFC7JFJzfaxr[30]:D
-------------------------------------
  Pin max-delay slack:     5360 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpuplncFC7JFJzfaxr[30]_CFG1C_TEST


Path 1620
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[61]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[61]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[61]:D
-------------------------------------
  Pin max-delay slack:     5350 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[61]_CFG1D_TEST


Path 1621
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[60]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[60]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[60]:D
-------------------------------------
  Pin max-delay slack:     5349 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[60]_CFG1C_TEST


Path 1622
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[113]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_19/Ic4jjp3AKtw9hg3f40xhpJc:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[113]:C
-------------------------------------
  Pin max-delay slack:     4656 ps
  Min-delay inserted:       528 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[113]_CFG1A_TEST


Path 1623
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p3_reg[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p3_reg_2[0]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p3_reg_2[0]:D
-------------------------------------
  Pin max-delay slack:     5370 ps
  Min-delay inserted:       528 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p3_reg_2[0]_CFG1A_TEST


Path 1624
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[5]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[5]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[5]:D
-------------------------------------
  Pin max-delay slack:     5355 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[5]_CFG1C_TEST


Path 1625
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_4/R_DATA_11_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[123]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[123]:D
-------------------------------------
  Pin max-delay slack:     5347 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[123]_CFG1C_TEST


Path 1626
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[9]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[9]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[9]:D
-------------------------------------
  Pin max-delay slack:     4376 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[9]_CFG1C_TEST


Path 1627
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/wdata_state[1]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/mem_init_done_o:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/mem_init_done_o:D
-------------------------------------
  Pin max-delay slack:     4438 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/mem_init_done_o_CFG1D_TEST


Path 1628
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[2]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][2]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][2]:D
-------------------------------------
  Pin max-delay slack:     4428 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][2]_CFG1C_TEST


Path 1629
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[14]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[8]
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/CFG_5:C
-------------------------------------
  Pin max-delay slack:     4171 ps
  Min-delay inserted:       447 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/CFG_5_CFG1A_TEST


Path 1630
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[28]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[28]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[28]:D
-------------------------------------
  Pin max-delay slack:     4196 ps
  Min-delay inserted:       255 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[28]_CFG1D_TEST


Path 1631
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat[40]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[9]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[9]:D
-------------------------------------
  Pin max-delay slack:     4428 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[9]_CFG1C_TEST


Path 1632
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/sDat[51]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[20]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[20]:D
-------------------------------------
  Pin max-delay slack:     4350 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[20]_CFG1C_TEST


Path 1633
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk3.rrs/currState[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk3.rrs/sDat[27]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk3.rrs/sDat_10[27]:A
-------------------------------------
  Pin max-delay slack:     4174 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk3.rrs/sDat_10[24]_CFG1C_TEST


Path 1634
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s1[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s2[0]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s2[0]:D
-------------------------------------
  Pin max-delay slack:     4363 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s2[0]_CFG1C_TEST


Path 1635
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[55]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[11]
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_11:C
-------------------------------------
  Pin max-delay slack:     4167 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_11_CFG1B_TEST


Path 1636
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[52]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[8]
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_5:C
-------------------------------------
  Pin max-delay slack:     4175 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_5_CFG1B_TEST


Path 1637
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/IbsbI6oBxyu49iD8[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_520/ImCq:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_520/ImCq:D
-------------------------------------
  Pin max-delay slack:     4434 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_520/ImCq_CFG1C_TEST


Path 1638
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[78]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[78]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[78]:D
-------------------------------------
  Pin max-delay slack:     4429 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[78]_CFG1C_TEST


Path 1639
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[5]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[5]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[5]:D
-------------------------------------
  Pin max-delay slack:     4418 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[5]_CFG1C_TEST


Path 1640
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_455/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_455/ImCr:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_455/ImCr:D
-------------------------------------
  Pin max-delay slack:     4355 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_455/ImCr_CFG1D_TEST


Path 1641
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[0]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[0]:D
-------------------------------------
  Pin max-delay slack:     4423 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[0]_CFG1A_TEST


Path 1642
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[0]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[0]:D
-------------------------------------
  Pin max-delay slack:     4421 ps
  Min-delay inserted:       685 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[0]_CFG1A_TEST


Path 1643
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[0]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[0]:D
-------------------------------------
  Pin max-delay slack:     4423 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[0]_CFG1C_TEST


Path 1644
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[0]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[0]:D
-------------------------------------
  Pin max-delay slack:     4346 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[0]_CFG1C_TEST


Path 1645
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5zglFxrgoiJfKnyu9J7y9e9eFA3[0]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5zglFxrgoiJfKnyu9J7y9e9eFA3[0]:D
-------------------------------------
  Pin max-delay slack:     4415 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5zglFxrgoiJfKnyu9J7y9e9eFA3[0]_CFG1C_TEST


Path 1646
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[22]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[22]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[22]:D
-------------------------------------
  Pin max-delay slack:     4349 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[22]_CFG1A_TEST


Path 1647
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[46]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[46]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[46]:D
-------------------------------------
  Pin max-delay slack:     4420 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[46]_CFG1D_TEST


Path 1648
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p3_reg[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p3_reg_2[0]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p3_reg_2[0]:D
-------------------------------------
  Pin max-delay slack:     4350 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p3_reg_2[0]_CFG1A_TEST


Path 1649
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[8]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[8]:D
-------------------------------------
  Pin max-delay slack:     4356 ps
  Min-delay inserted:       401 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[8]_CFG1B_TEST


Path 1650
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[1]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[1]:D
-------------------------------------
  Pin max-delay slack:     4422 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[1]_CFG1C_TEST


Path 1651
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[13]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/transition_found:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/transition_found:D
-------------------------------------
  Pin max-delay slack:     4410 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/transition_found_CFG1A_TEST


Path 1652
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IirtvfLyJIn9v0o3e[11]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/Ihg4wIB[11]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/Ihg4wIB[11]:D
-------------------------------------
  Pin max-delay slack:     5350 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/Ihg4wIB[11]_CFG1C_TEST


Path 1653
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IDgIek0oleiLa7ccnc[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[0]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[0]:D
-------------------------------------
  Pin max-delay slack:     5343 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[0]_CFG1A_TEST


Path 1654
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[66]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[85]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[85]:D
-------------------------------------
  Pin max-delay slack:     5425 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[85]_CFG1A_TEST


Path 1655
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[46]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[52]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[52]:D
-------------------------------------
  Pin max-delay slack:     5420 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[52]_CFG1A_TEST


Path 1656
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_252/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_252/ImCr:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_252/ImCr:D
-------------------------------------
  Pin max-delay slack:     5431 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_252/ImCr_CFG1A_TEST


Path 1657
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/IbsbI6oBxyu49iD8[7]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_248/ImCq:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_248/ImCq:D
-------------------------------------
  Pin max-delay slack:     5341 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_248/ImCq_CFG1A_TEST


Path 1658
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_202/MSC_i_203/MSC_i_204/IxC4mH0p48s[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_202/MSC_i_203/MSC_i_204/IxC4mH0p48s[1]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_202/MSC_i_203/MSC_i_204/IxC4mH0p48s[1]:D
-------------------------------------
  Pin max-delay slack:     5430 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_202/MSC_i_203/MSC_i_204/IxC4mH0p48s[1]_CFG1C_TEST


Path 1659
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_194/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_194/ImCr:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_194/ImCr:D
-------------------------------------
  Pin max-delay slack:     5354 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_194/ImCr_CFG1A_TEST


Path 1660
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/IbsbI6oBxyu49iD8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_164/ImCq:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_164/ImCq:D
-------------------------------------
  Pin max-delay slack:     5340 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_164/ImCq_CFG1B_TEST


Path 1661
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[24]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[0]
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/CFG_1:B
-------------------------------------
  Pin max-delay slack:     5171 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/CFG_1_CFG1B_TEST


Path 1662
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[88]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[88]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[88]:D
-------------------------------------
  Pin max-delay slack:     5358 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[88]_CFG1C_TEST


Path 1663
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[20]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[20]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[20]:D
-------------------------------------
  Pin max-delay slack:     5351 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[20]_CFG1C_TEST


Path 1664
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[76]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[76]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[76]:D
-------------------------------------
  Pin max-delay slack:     5356 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[76]_CFG1C_TEST


Path 1665
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[54]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[54]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[54]:D
-------------------------------------
  Pin max-delay slack:     5307 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[54]_CFG1D_TEST


Path 1666
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[64]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[64]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[64]:D
-------------------------------------
  Pin max-delay slack:     5359 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[64]_CFG1C_TEST


Path 1667
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[52]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[52]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[52]:D
-------------------------------------
  Pin max-delay slack:     5311 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[52]_CFG1C_TEST


Path 1668
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[31]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[31]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[31]:D
-------------------------------------
  Pin max-delay slack:     5424 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[31]_CFG1C_TEST


Path 1669
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[21]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[21]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[21]:D
-------------------------------------
  Pin max-delay slack:     5360 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[21]_CFG1C_TEST


Path 1670
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[136]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[136]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[136]:D
-------------------------------------
  Pin max-delay slack:     5364 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[136]_CFG1C_TEST


Path 1671
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[11]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[11]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[11]:D
-------------------------------------
  Pin max-delay slack:     5361 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[11]_CFG1C_TEST


Path 1672
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[111]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[111]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[111]:D
-------------------------------------
  Pin max-delay slack:     5360 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[111]_CFG1C_TEST


Path 1673
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/Ib1mtfF3JBAl10cf[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/IgrEg2DIvBJD2E8phyzEl7etfca8cfvsFwjb2dwq/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[1]
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/IgrEg2DIvBJD2E8phyzEl7etfca8cfvsFwjb2dwq/RAM64x12_PHYS_0/CFG_3:B
-------------------------------------
  Pin max-delay slack:     5171 ps
  Min-delay inserted:       317 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/IgrEg2DIvBJD2E8phyzEl7etfca8cfvsFwjb2dwq/RAM64x12_PHYS_0/CFG_3_CFG1D_TEST


Path 1674
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_i_127/IxC4mH0p48s[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ib5ffdmpmxiI8BfsFEqbz8almD[31]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_i_127/IxC4mH9Baxr[36]:A
-------------------------------------
  Pin max-delay slack:     5180 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_i_127/IxC4mH9Baxr[36]_CFG1C_TEST


Path 1675
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_i_127/IxC4mH0p48s[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ib5ffdmpmxiI8BfsFEqbz8almD[28]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_i_127/IxC4mH9Baxr[33]:A
-------------------------------------
  Pin max-delay slack:     5180 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_i_127/IxC4mH9Baxr[36]_CFG1C_TEST


Path 1676
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_i_127/IxC4mH0p48s[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ib5ffdmpmxiI8BfsFEqbz8almD[27]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_i_127/IxC4mH9Baxr[32]:A
-------------------------------------
  Pin max-delay slack:     5180 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_i_127/IxC4mH9Baxr[36]_CFG1C_TEST


Path 1677
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[110]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[110]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[110]:D
-------------------------------------
  Pin max-delay slack:     5417 ps
  Min-delay inserted:       685 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[110]_CFG1A_TEST


Path 1678
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[2]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:D
-------------------------------------
  Pin max-delay slack:     5351 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]_CFG1C_TEST


Path 1679
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_0/R_DATA_7_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[15]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[15]:D
-------------------------------------
  Pin max-delay slack:     5347 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[15]_CFG1C_TEST


Path 1680
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count1[30]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[30]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[30]:D
-------------------------------------
  Pin max-delay slack:     4352 ps
  Min-delay inserted:       296 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[30]_CFG1C_TEST


Path 1681
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count1[19]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[19]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[19]:D
-------------------------------------
  Pin max-delay slack:     4353 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[19]_CFG1C_TEST


Path 1682
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[12]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[18]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[18]:D
-------------------------------------
  Pin max-delay slack:     4356 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[18]_CFG1C_TEST


Path 1683
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[4]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[4]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[4]:D
-------------------------------------
  Pin max-delay slack:     4358 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[4]_CFG1C_TEST


Path 1684
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[22]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[53]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[53]:D
-------------------------------------
  Pin max-delay slack:     4346 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[53]_CFG1C_TEST


Path 1685
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[14]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[45]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[45]:D
-------------------------------------
  Pin max-delay slack:     4347 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[45]_CFG1C_TEST


Path 1686
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[9]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[13]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[13]:D
-------------------------------------
  Pin max-delay slack:     4430 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[13]_CFG1A_TEST


Path 1687
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[38]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[38]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[38]:D
-------------------------------------
  Pin max-delay slack:     4359 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[38]_CFG1C_TEST


Path 1688
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[36]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[36]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[36]:D
-------------------------------------
  Pin max-delay slack:     4373 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[36]_CFG1C_TEST


Path 1689
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/trgmx/slaveAID[3]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[66]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[66]:D
-------------------------------------
  Pin max-delay slack:     4198 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[66]_CFG1C_TEST


Path 1690
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat[39]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[8]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[8]:D
-------------------------------------
  Pin max-delay slack:     4432 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[8]_CFG1C_TEST


Path 1691
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_562/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_562/ImCr:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_562/ImCr:D
-------------------------------------
  Pin max-delay slack:     4430 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_562/ImCr_CFG1A_TEST


Path 1692
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[72]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[72]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[72]:D
-------------------------------------
  Pin max-delay slack:     4357 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[72]_CFG1C_TEST


Path 1693
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[70]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[70]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[70]:D
-------------------------------------
  Pin max-delay slack:     4360 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[70]_CFG1C_TEST


Path 1694
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[15]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[15]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[15]:D
-------------------------------------
  Pin max-delay slack:     4294 ps
  Min-delay inserted:       390 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[15]_CFG1A_TEST


Path 1695
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[13]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[13]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[13]:D
-------------------------------------
  Pin max-delay slack:     4294 ps
  Min-delay inserted:       390 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[13]_CFG1A_TEST


Path 1696
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/Ieq2lehK8b[10]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ieo32tDir2fl8C4y82sj[10]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ieo32tDir2fl8C4y82sj[10]:D
-------------------------------------
  Pin max-delay slack:     4352 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ieo32tDir2fl8C4y82sj[10]_CFG1D_TEST


Path 1697
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[0]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[0]:D
-------------------------------------
  Pin max-delay slack:     4424 ps
  Min-delay inserted:       572 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[0]_CFG1A_TEST


Path 1698
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[1]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[1]:D
-------------------------------------
  Pin max-delay slack:     4424 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[1]_CFG1C_TEST


Path 1699
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[1]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[1]:D
-------------------------------------
  Pin max-delay slack:     4422 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[1]_CFG1A_TEST


Path 1700
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[0]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[0]:D
-------------------------------------
  Pin max-delay slack:     4413 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[0]_CFG1C_TEST


Path 1701
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[6]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[6]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[6]:D
-------------------------------------
  Pin max-delay slack:     4408 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[6]_CFG1C_TEST


Path 1702
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[19]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[59]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[59]:D
-------------------------------------
  Pin max-delay slack:     5353 ps
  Min-delay inserted:       417 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[59]_CFG1A_TEST


Path 1703
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IDgmp42atiKt25L6l7:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IDgmp42atiKt25L6l7:D
-------------------------------------
  Pin max-delay slack:     5429 ps
  Min-delay inserted:       607 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IDgmp42atiKt25L6l7_CFG1A_TEST


Path 1704
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[118]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[112]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[112]:D
-------------------------------------
  Pin max-delay slack:     5412 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[112]_CFG1A_TEST


Path 1705
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_164/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_164/ImCr:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_164/ImCr:D
-------------------------------------
  Pin max-delay slack:     5413 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_164/ImCr_CFG1A_TEST


Path 1706
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/IbsbI6oBxyu49iD8[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_163/ImCq:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_163/ImCq:D
-------------------------------------
  Pin max-delay slack:     5343 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_163/ImCq_CFG1B_TEST


Path 1707
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/IbsbI6oBxyu49iD8[9]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_153/ImCq:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_153/ImCq:D
-------------------------------------
  Pin max-delay slack:     5350 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_153/ImCq_CFG1C_TEST


Path 1708
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[69]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[69]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[69]:D
-------------------------------------
  Pin max-delay slack:     5430 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[69]_CFG1C_TEST


Path 1709
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[18]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[18]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[18]:D
-------------------------------------
  Pin max-delay slack:     5346 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[18]_CFG1C_TEST


Path 1710
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[49]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[49]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[49]:D
-------------------------------------
  Pin max-delay slack:     5351 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[49]_CFG1C_TEST


Path 1711
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[9]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[9]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[9]:D
-------------------------------------
  Pin max-delay slack:     5359 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[9]_CFG1C_TEST


Path 1712
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[59]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[59]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[59]:D
-------------------------------------
  Pin max-delay slack:     5358 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[59]_CFG1C_TEST


Path 1713
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[135]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[135]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[135]:D
-------------------------------------
  Pin max-delay slack:     5348 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[135]_CFG1C_TEST


Path 1714
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[0]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[0]:D
-------------------------------------
  Pin max-delay slack:     5364 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[0]_CFG1C_TEST


Path 1715
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[4]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[6]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[6]:D
-------------------------------------
  Pin max-delay slack:     5357 ps
  Min-delay inserted:       528 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[6]_CFG1A_TEST


Path 1716
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[16]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:D
-------------------------------------
  Pin max-delay slack:     5413 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]_CFG1A_TEST


Path 1717
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_0/R_DATA_3_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[3]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[3]:D
-------------------------------------
  Pin max-delay slack:     5348 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[3]_CFG1C_TEST


Path 1718
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[13]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][5]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][5]:D
-------------------------------------
  Pin max-delay slack:     4296 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][5]_CFG1C_TEST


Path 1719
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIOIl[2]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[2]
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_0/RAM64x12_PHYS_0/CFG_5:B
-------------------------------------
  Pin max-delay slack:     4165 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_0/RAM64x12_PHYS_0/CFG_5_CFG1B_TEST


Path 1720
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[13]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[13]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[13]:D
-------------------------------------
  Pin max-delay slack:     4347 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[13]_CFG1C_TEST


Path 1721
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[18]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[18]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[18]:D
-------------------------------------
  Pin max-delay slack:     4371 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[18]_CFG1C_TEST


Path 1722
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/sDat[26]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[3]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[3]:D
-------------------------------------
  Pin max-delay slack:     4431 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[3]_CFG1C_TEST


Path 1723
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[47]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[10]
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_9:C
-------------------------------------
  Pin max-delay slack:     4146 ps
  Min-delay inserted:       396 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_9_CFG1A_TEST


Path 1724
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[40]:CLK
  To: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[6]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[6]:D
-------------------------------------
  Pin max-delay slack:     4427 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[6]_CFG1C_TEST


Path 1725
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_578/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_578/ImCr:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_578/ImCr:D
-------------------------------------
  Pin max-delay slack:     4430 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_578/ImCr_CFG1A_TEST


Path 1726
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_563/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_563/ImCr:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_563/ImCr:D
-------------------------------------
  Pin max-delay slack:     4359 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_563/ImCr_CFG1A_TEST


Path 1727
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/IbsbI6oBxyu49iD8[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_563/ImCq:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_563/ImCq:D
-------------------------------------
  Pin max-delay slack:     4427 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_563/ImCq_CFG1A_TEST


Path 1728
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/IbsbI6oBxyu49iD8[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_536/ImCq:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_536/ImCq:D
-------------------------------------
  Pin max-delay slack:     4426 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_536/ImCq_CFG1C_TEST


Path 1729
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_498/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_498/ImCr:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_498/ImCr:D
-------------------------------------
  Pin max-delay slack:     4425 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_498/ImCr_CFG1D_TEST


Path 1730
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[70]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[70]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[70]:D
-------------------------------------
  Pin max-delay slack:     4414 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[70]_CFG1C_TEST


Path 1731
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaxtD0Aa054se:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/Iwx7snj9upJBJ6erC2erb:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/Iwx7snj9upJBJ6erC2erb:D
-------------------------------------
  Pin max-delay slack:     4346 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/Iwx7snj9upJBJ6erC2erb_CFG1B_TEST


Path 1732
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[19]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[19]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[19]:D
-------------------------------------
  Pin max-delay slack:     4426 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[19]_CFG1C_TEST


Path 1733
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpus1BJidLLoBlalmA[112]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[112]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[112]:D
-------------------------------------
  Pin max-delay slack:     4351 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[112]_CFG1C_TEST


Path 1734
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_447/MSC_i_448/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_447/MSC_i_448/ImCr:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_447/MSC_i_448/ImCr:D
-------------------------------------
  Pin max-delay slack:     4411 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_447/MSC_i_448/ImCr_CFG1C_TEST


Path 1735
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[0]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[0]:D
-------------------------------------
  Pin max-delay slack:     4422 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[0]_CFG1A_TEST


Path 1736
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[0]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[0]:D
-------------------------------------
  Pin max-delay slack:     4351 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[0]_CFG1A_TEST


Path 1737
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[0]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[0]:D
-------------------------------------
  Pin max-delay slack:     4421 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[0]_CFG1C_TEST


Path 1738
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[1]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[1]:D
-------------------------------------
  Pin max-delay slack:     4419 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[1]_CFG1A_TEST


Path 1739
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[17]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[17]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[17]:D
-------------------------------------
  Pin max-delay slack:     4408 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[17]_CFG1A_TEST


Path 1740
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[144]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[2]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[2]:D
-------------------------------------
  Pin max-delay slack:     4424 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[2]_CFG1A_TEST


Path 1741
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[109]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[40]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[40]:D
-------------------------------------
  Pin max-delay slack:     4430 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[40]_CFG1A_TEST


Path 1742
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[0]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[0]:D
-------------------------------------
  Pin max-delay slack:     5350 ps
  Min-delay inserted:       632 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[0]_CFG1A_TEST


Path 1743
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[20]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[21]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[21]:D
-------------------------------------
  Pin max-delay slack:     5410 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[21]_CFG1A_TEST


Path 1744
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[11]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[12]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[12]:D
-------------------------------------
  Pin max-delay slack:     5429 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[12]_CFG1A_TEST


Path 1745
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[16]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[17]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[17]:D
-------------------------------------
  Pin max-delay slack:     5351 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[17]_CFG1D_TEST


Path 1746
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_238/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_238/ImCr:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_238/ImCr:D
-------------------------------------
  Pin max-delay slack:     5353 ps
  Min-delay inserted:       371 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_238/ImCr_CFG1C_TEST


Path 1747
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/IbsbI6oBxyu49iD8[5]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_235/ImCq:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_235/ImCq:D
-------------------------------------
  Pin max-delay slack:     5353 ps
  Min-delay inserted:       371 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_235/ImCq_CFG1C_TEST


Path 1748
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/IeKz47q1nft6oC667wnup55KbnnFss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovlC/R_ADDR_0_inst:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovlC/R_ADDR_0_inst:D
-------------------------------------
  Pin max-delay slack:     5344 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovlC/R_ADDR_0_inst_CFG1B_TEST


Path 1749
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/IbsbI6oBxyu49iD8[5]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_194/ImCq:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_194/ImCq:D
-------------------------------------
  Pin max-delay slack:     5417 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_194/ImCq_CFG1A_TEST


Path 1750
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[23]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[23]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[23]:D
-------------------------------------
  Pin max-delay slack:     5349 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[23]_CFG1C_TEST


Path 1751
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[72]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[72]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[72]:D
-------------------------------------
  Pin max-delay slack:     5360 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[72]_CFG1C_TEST


Path 1752
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[21]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[21]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[21]:D
-------------------------------------
  Pin max-delay slack:     5346 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[21]_CFG1C_TEST


Path 1753
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[14]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[14]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[14]:D
-------------------------------------
  Pin max-delay slack:     5348 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[14]_CFG1C_TEST


Path 1754
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/ImaIxsiHGe9kH7[31]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpuplncFC7JFJzfaxr[31]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpuplncFC7JFJzfaxr[31]:D
-------------------------------------
  Pin max-delay slack:     5352 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpuplncFC7JFJzfaxr[31]_CFG1C_TEST


Path 1755
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[12]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[12]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[12]:D
-------------------------------------
  Pin max-delay slack:     5351 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[12]_CFG1C_TEST


Path 1756
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[22]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[22]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[22]:D
-------------------------------------
  Pin max-delay slack:     5357 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[22]_CFG1C_TEST


Path 1757
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_i_127/IxC4mH0p48s[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ib5ffdmpmxiI8BfsFEqbz8almD[30]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_i_127/IxC4mH9Baxr[35]:A
-------------------------------------
  Pin max-delay slack:     5178 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_i_127/IxC4mH9Baxr[36]_CFG1C_TEST


Path 1758
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[23]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[23]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[23]:D
-------------------------------------
  Pin max-delay slack:     5424 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[23]_CFG1A_TEST


Path 1759
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[7]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[7]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[7]:C
-------------------------------------
  Pin max-delay slack:     5424 ps
  Min-delay inserted:       624 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[7]_CFG1A_TEST


Path 1760
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[66]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[2]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[2]:D
-------------------------------------
  Pin max-delay slack:     5351 ps
  Min-delay inserted:       371 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[2]_CFG1C_TEST


Path 1761
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[3]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[3]:D
-------------------------------------
  Pin max-delay slack:     5350 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[3]_CFG1C_TEST


Path 1762
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[19]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[19]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[19]:D
-------------------------------------
  Pin max-delay slack:     5347 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[19]_CFG1C_TEST


Path 1763
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count2[31]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[31]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[31]:D
-------------------------------------
  Pin max-delay slack:     4352 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[31]_CFG1D_TEST


Path 1764
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[26]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[57]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[57]:D
-------------------------------------
  Pin max-delay slack:     4342 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[57]_CFG1C_TEST


Path 1765
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[8]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][0]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][0]:D
-------------------------------------
  Pin max-delay slack:     4354 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][0]_CFG1C_TEST


Path 1766
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[16]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[2][0]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[2][0]:D
-------------------------------------
  Pin max-delay slack:     4428 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[2][0]_CFG1C_TEST


Path 1767
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk1.awrs/sDat[25]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[4]
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/CFG_9:B
-------------------------------------
  Pin max-delay slack:     4164 ps
  Min-delay inserted:       433 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/CFG_9_CFG1A_TEST


Path 1768
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/rdPtr_s1[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/rdPtr_s2[0]:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/rdPtr_s2[0]:D
-------------------------------------
  Pin max-delay slack:     4364 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/rdPtr_s2[0]_CFG1D_TEST


Path 1769
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/IbsbI6oBxyu49iD8[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_504/ImCq:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_504/ImCq:D
-------------------------------------
  Pin max-delay slack:     4348 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_504/ImCq_CFG1C_TEST


Path 1770
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[86]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[11]
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/CFG_11:C
-------------------------------------
  Pin max-delay slack:     4148 ps
  Min-delay inserted:       447 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/CFG_11_CFG1A_TEST


Path 1771
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[77]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[77]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[77]:D
-------------------------------------
  Pin max-delay slack:     4410 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[77]_CFG1C_TEST


Path 1772
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[2]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[2]:D
-------------------------------------
  Pin max-delay slack:     4428 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[2]_CFG1C_TEST


Path 1773
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[10]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[10]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[10]:D
-------------------------------------
  Pin max-delay slack:     4412 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[10]_CFG1C_TEST


Path 1774
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[1]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[1]:D
-------------------------------------
  Pin max-delay slack:     4427 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[1]_CFG1A_TEST


Path 1775
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[107]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[107]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[107]:D
-------------------------------------
  Pin max-delay slack:     4417 ps
  Min-delay inserted:       558 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[107]_CFG1A_TEST


Path 1776
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[86]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[114]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[114]:D
-------------------------------------
  Pin max-delay slack:     4416 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[114]_CFG1A_TEST


Path 1777
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[48]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[68]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[68]:D
-------------------------------------
  Pin max-delay slack:     4416 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[68]_CFG1A_TEST


Path 1778
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[13]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[13]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[13]:D
-------------------------------------
  Pin max-delay slack:     4346 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[13]_CFG1C_TEST


Path 1779
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[53]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[53]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[53]:D
-------------------------------------
  Pin max-delay slack:     4406 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[53]_CFG1A_TEST


Path 1780
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/data_0[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/data_1[0]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/data_1[0]:D
-------------------------------------
  Pin max-delay slack:     4421 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/data_1[0]_CFG1A_TEST


Path 1781
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[5]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[5]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[5]:D
-------------------------------------
  Pin max-delay slack:     4347 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[5]_CFG1D_TEST


Path 1782
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[4]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[4]:D
-------------------------------------
  Pin max-delay slack:     4410 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[4]_CFG1C_TEST


Path 1783
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[1]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[1]:D
-------------------------------------
  Pin max-delay slack:     4430 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[1]_CFG1A_TEST


Path 1784
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_81/Ic4jjp3AKtw9hg3f40xhpJc:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[128]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[128]:D
-------------------------------------
  Pin max-delay slack:     5361 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[128]_CFG1A_TEST


Path 1785
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[122]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[122]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[122]:D
-------------------------------------
  Pin max-delay slack:     5407 ps
  Min-delay inserted:       624 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[122]_CFG1A_TEST


Path 1786
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[115]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[115]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[115]:D
-------------------------------------
  Pin max-delay slack:     5426 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[115]_CFG1A_TEST


Path 1787
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/Ify9w7A80hK79x3AInp08Eua8hy9ni31Jah9j8su:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_218/ImCq:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_218/ImCq:D
-------------------------------------
  Pin max-delay slack:     5409 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_218/ImCq_CFG1C_TEST


Path 1788
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_196/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_196/ImCr:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_196/ImCr:D
-------------------------------------
  Pin max-delay slack:     5409 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_196/ImCr_CFG1A_TEST


Path 1789
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[22]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[22]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[22]:D
-------------------------------------
  Pin max-delay slack:     5348 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[22]_CFG1C_TEST


Path 1790
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[95]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[95]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[95]:D
-------------------------------------
  Pin max-delay slack:     5308 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[95]_CFG1C_TEST


Path 1791
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[0]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[0]:D
-------------------------------------
  Pin max-delay slack:     5350 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[0]_CFG1C_TEST


Path 1792
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IcmhoF8EE6Fgr[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IirmgHs657xdpruh4[0]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IirmgHs657xdpruh4[0]:D
-------------------------------------
  Pin max-delay slack:     5353 ps
  Min-delay inserted:       546 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IirmgHs657xdpruh4[0]_CFG1A_TEST


Path 1793
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[97]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[97]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[97]:D
-------------------------------------
  Pin max-delay slack:     5349 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[97]_CFG1C_TEST


Path 1794
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[89]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[89]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[89]:D
-------------------------------------
  Pin max-delay slack:     5352 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[89]_CFG1C_TEST


Path 1795
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[138]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[138]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[138]:D
-------------------------------------
  Pin max-delay slack:     5357 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[138]_CFG1C_TEST


Path 1796
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[101]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[101]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[101]:D
-------------------------------------
  Pin max-delay slack:     5349 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[101]_CFG1C_TEST


Path 1797
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_cnt[2]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[2]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[2]:D
-------------------------------------
  Pin max-delay slack:     5361 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[2]_CFG1D_TEST


Path 1798
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[1]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[1]:D
-------------------------------------
  Pin max-delay slack:     5430 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[1]_CFG1A_TEST


Path 1799
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[7]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[7]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[7]:D
-------------------------------------
  Pin max-delay slack:     5350 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[7]_CFG1C_TEST


Path 1800
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[26]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[26]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[26]:D
-------------------------------------
  Pin max-delay slack:     4409 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[26]_CFG1C_TEST


Path 1801
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[12]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[12]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[12]:D
-------------------------------------
  Pin max-delay slack:     4365 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[12]_CFG1C_TEST


Path 1802
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_raddr[4]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[4]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[4]:D
-------------------------------------
  Pin max-delay slack:     4411 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[4]_CFG1D_TEST


Path 1803
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/wdata_state[0]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/wlast_o:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/wlast_o:D
-------------------------------------
  Pin max-delay slack:     4281 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/wlast_o_CFG1C_TEST


Path 1804
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIOIl[26]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[2]
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_0_2/RAM64x12_PHYS_0/CFG_5:B
-------------------------------------
  Pin max-delay slack:     4159 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_0_2/RAM64x12_PHYS_0/CFG_5_CFG1B_TEST


Path 1805
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[37]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[0]
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_1:B
-------------------------------------
  Pin max-delay slack:     4154 ps
  Min-delay inserted:       396 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_1_CFG1A_TEST0


Path 1806
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk3.rrs/currState[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk3.rrs/sDat[22]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk3.rrs/sDat_10[22]:A
-------------------------------------
  Pin max-delay slack:     4163 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk3.rrs/sDat_10[24]_CFG1C_TEST


Path 1807
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[34]:CLK
  To: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/raddr_int[0]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/raddr_int[0]:D
-------------------------------------
  Pin max-delay slack:     4215 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi_io_ctrl_0/raddr_int[0]_CFG1D_TEST


Path 1808
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[48]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[4]
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_9:B
-------------------------------------
  Pin max-delay slack:     4160 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_9_CFG1B_TEST


Path 1809
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_532/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_532/ImCr:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_532/ImCr:D
-------------------------------------
  Pin max-delay slack:     4417 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_532/ImCr_CFG1A_TEST


Path 1810
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[4]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[4]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[4]:D
-------------------------------------
  Pin max-delay slack:     4338 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[4]_CFG1A_TEST


Path 1811
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[23]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[23]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[23]:D
-------------------------------------
  Pin max-delay slack:     4407 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[23]_CFG1C_TEST


Path 1812
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_450/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1td73rGL8vqxDIGzFqInkw8zFFztxDjJ[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj139I5[1]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj139I5[1]:D
-------------------------------------
  Pin max-delay slack:     4185 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4rbL[1]_CFG1D_TEST


Path 1813
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[1]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[1]:D
-------------------------------------
  Pin max-delay slack:     4421 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[1]_CFG1D_TEST


Path 1814
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[0]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[0]:D
-------------------------------------
  Pin max-delay slack:     4407 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[0]_CFG1C_TEST


Path 1815
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[1]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[1]:D
-------------------------------------
  Pin max-delay slack:     4421 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[1]_CFG1A_TEST


Path 1816
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[65]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[65]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[65]:D
-------------------------------------
  Pin max-delay slack:     4405 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[65]_CFG1C_TEST


Path 1817
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[49]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[76]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[76]:D
-------------------------------------
  Pin max-delay slack:     4421 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[76]_CFG1A_TEST


Path 1818
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[46]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[52]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[52]:D
-------------------------------------
  Pin max-delay slack:     4419 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[52]_CFG1A_TEST


Path 1819
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[150]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[1]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[1]:D
-------------------------------------
  Pin max-delay slack:     4403 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[1]_CFG1C_TEST


Path 1820
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/IeD3Fgj1rsL8ip4wmxrJFkr4vrovnc[116]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[116]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[116]:D
-------------------------------------
  Pin max-delay slack:     4355 ps
  Min-delay inserted:       395 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[116]_CFG1D_TEST


Path 1821
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[123]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[123]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[123]:D
-------------------------------------
  Pin max-delay slack:     4421 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[123]_CFG1A_TEST


Path 1822
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[36]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[36]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[36]:D
-------------------------------------
  Pin max-delay slack:     4402 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[36]_CFG1D_TEST


Path 1823
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[0]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[0]:D
-------------------------------------
  Pin max-delay slack:     5421 ps
  Min-delay inserted:       491 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[0]_CFG1A_TEST


Path 1824
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[121]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[11]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[11]:D
-------------------------------------
  Pin max-delay slack:     5418 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[11]_CFG1A_TEST


Path 1825
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IirtvfLyJIn9v0o3e[11]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Ihg4wIB[11]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Ihg4wIB[11]:D
-------------------------------------
  Pin max-delay slack:     5349 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/Ihg4wIB[11]_CFG1C_TEST


Path 1826
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/IbsbI6oBxyu49iD8[9]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_255/ImCq:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_255/ImCq:D
-------------------------------------
  Pin max-delay slack:     5404 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_255/ImCq_CFG1A_TEST


Path 1827
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_223/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_223/ImCr:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_223/ImCr:D
-------------------------------------
  Pin max-delay slack:     5349 ps
  Min-delay inserted:       426 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_223/ImCr_CFG1A_TEST


Path 1828
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_178/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_178/ImCr:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_178/ImCr:D
-------------------------------------
  Pin max-delay slack:     5347 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_178/ImCr_CFG1C_TEST


Path 1829
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[17]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[17]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[17]:D
-------------------------------------
  Pin max-delay slack:     5186 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[17]_CFG1C_TEST


Path 1830
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[56]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[56]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[56]:D
-------------------------------------
  Pin max-delay slack:     5351 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[56]_CFG1C_TEST


Path 1831
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[82]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[82]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[82]:D
-------------------------------------
  Pin max-delay slack:     5347 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[82]_CFG1C_TEST


Path 1832
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[24]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[24]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[24]:D
-------------------------------------
  Pin max-delay slack:     5343 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[24]_CFG1C_TEST


Path 1833
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[30]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[30]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[30]:D
-------------------------------------
  Pin max-delay slack:     5352 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[30]_CFG1A_TEST


Path 1834
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[16]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[16]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[16]:D
-------------------------------------
  Pin max-delay slack:     5346 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[16]_CFG1C_TEST


Path 1835
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/ImaCJa3GpotDrb[31]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[31]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[31]:D
-------------------------------------
  Pin max-delay slack:     5355 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[31]_CFG1C_TEST


Path 1836
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[110]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[110]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[110]:D
-------------------------------------
  Pin max-delay slack:     5354 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[110]_CFG1C_TEST


Path 1837
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[100]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[100]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[100]:D
-------------------------------------
  Pin max-delay slack:     5350 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[100]_CFG1C_TEST


Path 1838
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[7]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[7]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[7]:D
-------------------------------------
  Pin max-delay slack:     5345 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[7]_CFG1D_TEST


Path 1839
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_answer[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_r1[1]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_r1[1]:D
-------------------------------------
  Pin max-delay slack:     5360 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_r1[1]_CFG1A_TEST


Path 1840
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_answer[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_r0[1]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_r0[1]:D
-------------------------------------
  Pin max-delay slack:     5359 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_r1[1]_CFG1A_TEST


Path 1841
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_4/R_DATA_5_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[101]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[101]:D
-------------------------------------
  Pin max-delay slack:     5345 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[101]_CFG1C_TEST


Path 1842
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[4]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[4]:D
-------------------------------------
  Pin max-delay slack:     5349 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[4]_CFG1C_TEST


Path 1843
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[25]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[25]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[25]:D
-------------------------------------
  Pin max-delay slack:     5344 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[25]_CFG1C_TEST


Path 1844
-------------------------------------
From: PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/interrupt_reg1:CLK
  To: PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/interrupt_reg2:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/interrupt_reg2:D
-------------------------------------
  Pin max-delay slack:     4422 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/interrupt_reg2_CFG1D_TEST


Path 1845
-------------------------------------
From: PCIe_EP_0/sw_debounce_0/switch_debounce[1].deb/interrupt_reg1:CLK
  To: PCIe_EP_0/sw_debounce_0/switch_debounce[1].deb/interrupt_reg2:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PCIe_EP_0/sw_debounce_0/switch_debounce[1].deb/interrupt_reg2:D
-------------------------------------
  Pin max-delay slack:     4422 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PCIe_EP_0/sw_debounce_0/switch_debounce[1].deb/interrupt_reg2_CFG1D_TEST


Path 1846
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[7]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[7]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[7]:D
-------------------------------------
  Pin max-delay slack:     4359 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[7]_CFG1C_TEST


Path 1847
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[11]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[11]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[11]:D
-------------------------------------
  Pin max-delay slack:     4353 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[11]_CFG1A_TEST


Path 1848
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/dma_size_4k[0]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/coredma_size_o[12]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/coredma_size_o[12]:D
-------------------------------------
  Pin max-delay slack:     4354 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/coredma_size_o[12]_CFG1C_TEST


Path 1849
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[0]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][0]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][0]:D
-------------------------------------
  Pin max-delay slack:     4419 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][0]_CFG1C_TEST


Path 1850
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[24]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[3][0]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[3][0]:D
-------------------------------------
  Pin max-delay slack:     4350 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[3][0]_CFG1C_TEST


Path 1851
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[15]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][7]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][7]:D
-------------------------------------
  Pin max-delay slack:     4400 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][7]_CFG1C_TEST


Path 1852
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState[0]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[37]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[37]:B
-------------------------------------
  Pin max-delay slack:     4178 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[37]_CFG1A_TEST


Path 1853
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState[0]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[36]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[36]:B
-------------------------------------
  Pin max-delay slack:     4178 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[37]_CFG1A_TEST


Path 1854
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState[0]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[35]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[35]:B
-------------------------------------
  Pin max-delay slack:     4178 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[37]_CFG1A_TEST


Path 1855
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[41]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[31]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[31]:D
-------------------------------------
  Pin max-delay slack:     4421 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[31]_CFG1A_TEST


Path 1856
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[35]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[25]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[25]:D
-------------------------------------
  Pin max-delay slack:     4413 ps
  Min-delay inserted:       572 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[25]_CFG1A_TEST


Path 1857
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/cntBinary[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/cntGray[1]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/cntGray[1]:D
-------------------------------------
  Pin max-delay slack:     5346 ps
  Min-delay inserted:       326 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/cntGray[1]_CFG1D_TEST


Path 1858
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk1.awrs/sDat[24]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[3]
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/CFG_7:B
-------------------------------------
  Pin max-delay slack:     4170 ps
  Min-delay inserted:       433 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/CFG_7_CFG1A_TEST


Path 1859
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[39]:CLK
  To: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/raddr_int[5]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/raddr_int[5]:D
-------------------------------------
  Pin max-delay slack:     4347 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi_io_ctrl_0/raddr_int[5]_CFG1C_TEST


Path 1860
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[68]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[10]
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_9:C
-------------------------------------
  Pin max-delay slack:     4160 ps
  Min-delay inserted:       433 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_9_CFG1A_TEST


Path 1861
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[46]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[2]
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_5:B
-------------------------------------
  Pin max-delay slack:     4174 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_5_CFG1B_TEST0


Path 1862
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_576/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_576/ImCr:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_576/ImCr:D
-------------------------------------
  Pin max-delay slack:     4417 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_576/ImCr_CFG1A_TEST


Path 1863
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/IbsbI6oBxyu49iD8[6]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_572/ImCq:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_572/ImCq:D
-------------------------------------
  Pin max-delay slack:     4418 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_572/ImCq_CFG1C_TEST


Path 1864
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[8]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpus1BJidLLoBlalmA[72]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpus1BJidLLoBlalmA[72]:D
-------------------------------------
  Pin max-delay slack:     4412 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpus1BJidLLoBlalmA[72]_CFG1C_TEST


Path 1865
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[43]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[43]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[43]:D
-------------------------------------
  Pin max-delay slack:     4414 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[43]_CFG1A_TEST


Path 1866
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_450/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1uvpuq3gqxIg8xd7yKonc5ikGvnbpze3[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj139Dp[2]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj139Dp[2]:D
-------------------------------------
  Pin max-delay slack:     4355 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj139Dp[2]_CFG1C_TEST


Path 1867
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[0]:D
-------------------------------------
  Pin max-delay slack:     4286 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[0]_CFG1D_TEST


Path 1868
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[0]:D
-------------------------------------
  Pin max-delay slack:     4405 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[0]_CFG1D_TEST


Path 1869
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[0]:D
-------------------------------------
  Pin max-delay slack:     4403 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[0]_CFG1C_TEST


Path 1870
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[118]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[118]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[118]:D
-------------------------------------
  Pin max-delay slack:     4414 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[118]_CFG1C_TEST


Path 1871
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[147]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[11]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[11]:D
-------------------------------------
  Pin max-delay slack:     4412 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[11]_CFG1A_TEST


Path 1872
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9lF3iJzdDrc[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P0_OUT[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P0_OUT[0]:D
-------------------------------------
  Pin max-delay slack:     4402 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P0_OUT[0]_CFG1A_TEST


Path 1873
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[18]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[18]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[18]:D
-------------------------------------
  Pin max-delay slack:     4343 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[18]_CFG1A_TEST


Path 1874
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[5]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[77]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[77]:D
-------------------------------------
  Pin max-delay slack:     5192 ps
  Min-delay inserted:       414 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[77]_CFG1A_TEST


Path 1875
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[0]:D
-------------------------------------
  Pin max-delay slack:     5416 ps
  Min-delay inserted:       491 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[0]_CFG1A_TEST


Path 1876
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[116]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[116]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[116]:D
-------------------------------------
  Pin max-delay slack:     5350 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[116]_CFG1B_TEST


Path 1877
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[6]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[7]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[7]:D
-------------------------------------
  Pin max-delay slack:     5403 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[7]_CFG1A_TEST


Path 1878
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[14]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[15]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[15]:D
-------------------------------------
  Pin max-delay slack:     5400 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[15]_CFG1A_TEST


Path 1879
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[65]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[77]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[77]:D
-------------------------------------
  Pin max-delay slack:     5404 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[77]_CFG1A_TEST


Path 1880
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_249/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_249/ImCr:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_249/ImCr:D
-------------------------------------
  Pin max-delay slack:     5420 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_249/ImCr_CFG1A_TEST


Path 1881
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[58]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[58]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[58]:D
-------------------------------------
  Pin max-delay slack:     5356 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[58]_CFG1C_TEST


Path 1882
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[77]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[77]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[77]:D
-------------------------------------
  Pin max-delay slack:     5348 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[77]_CFG1C_TEST


Path 1883
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[56]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[56]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[56]:D
-------------------------------------
  Pin max-delay slack:     5348 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[56]_CFG1C_TEST


Path 1884
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[28]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[28]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[28]:D
-------------------------------------
  Pin max-delay slack:     5350 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[28]_CFG1C_TEST


Path 1885
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[1]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[1]:D
-------------------------------------
  Pin max-delay slack:     5348 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[1]_CFG1C_TEST


Path 1886
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[101]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[101]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[101]:D
-------------------------------------
  Pin max-delay slack:     5349 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[101]_CFG1C_TEST


Path 1887
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/IiGcv5qqyDEezbhlh3Cnq57z8Du[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IoDJJ3oFqq6syKazotmdCjso:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ifka8Lb26qs9FAfjdJaAe84zjrC72p:A
-------------------------------------
  Pin max-delay slack:     5418 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ifka8Lb26qs9FAfjdJaAe84zjrC72p_CFG1C_TEST


Path 1888
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[60]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[60]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[60]:D
-------------------------------------
  Pin max-delay slack:     5410 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[60]_CFG1A_TEST


Path 1889
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[110]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[110]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[110]:D
-------------------------------------
  Pin max-delay slack:     5415 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[110]_CFG1A_TEST


Path 1890
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[103]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[103]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[103]:D
-------------------------------------
  Pin max-delay slack:     5425 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[103]_CFG1A_TEST


Path 1891
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[23]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[87]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_111/Ibsb0Cs3EBG4ccm7[87]:B
-------------------------------------
  Pin max-delay slack:     5291 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_111/Ibsb0Cs3EBG4ccm7[87]_CFG1A_TEST


Path 1892
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[77]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[77]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[77]:D
-------------------------------------
  Pin max-delay slack:     5405 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[77]_CFG1A_TEST


Path 1893
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[74]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[74]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[74]:D
-------------------------------------
  Pin max-delay slack:     5416 ps
  Min-delay inserted:       703 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[74]_CFG1A_TEST


Path 1894
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[1]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[1]:D
-------------------------------------
  Pin max-delay slack:     5411 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[1]_CFG1C_TEST


Path 1895
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:D
-------------------------------------
  Pin max-delay slack:     5404 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]_CFG1A_TEST


Path 1896
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/wrptr[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/wrptr[1]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/wrptr[1]:D
-------------------------------------
  Pin max-delay slack:     5418 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/wrptr[1]_CFG1A_TEST


Path 1897
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_1/R_DATA_7_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[43]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[43]:D
-------------------------------------
  Pin max-delay slack:     5341 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[43]_CFG1C_TEST


Path 1898
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[9]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[15]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[15]:D
-------------------------------------
  Pin max-delay slack:     4349 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[15]_CFG1C_TEST


Path 1899
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/wdata_o_Z[50]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/holdDat[60]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/holdDat[60]:D
-------------------------------------
  Pin max-delay slack:     4338 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/holdDat[60]_CFG1D_TEST


Path 1900
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[31]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[62]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[62]:D
-------------------------------------
  Pin max-delay slack:     4341 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[62]_CFG1C_TEST


Path 1901
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/dma_size_4k[5]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/coredma_size_o[17]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/coredma_size_o[17]:D
-------------------------------------
  Pin max-delay slack:     4355 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/coredma_size_o[17]_CFG1D_TEST


Path 1902
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[5]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx_byte[5]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx_byte[5]:D
-------------------------------------
  Pin max-delay slack:     4418 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx_byte[5]_CFG1C_TEST


Path 1903
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState[0]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[30]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[30]:B
-------------------------------------
  Pin max-delay slack:     4177 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[37]_CFG1A_TEST


Path 1904
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[34]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[24]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[24]:D
-------------------------------------
  Pin max-delay slack:     4414 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[24]_CFG1A_TEST


Path 1905
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[40]:CLK
  To: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/raddr_int[6]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/raddr_int[6]:D
-------------------------------------
  Pin max-delay slack:     4210 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi_io_ctrl_0/raddr_int[6]_CFG1B_TEST


Path 1906
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntBinary[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntGray[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntGray_13[0]:B
-------------------------------------
  Pin max-delay slack:     4418 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntGray_13[0]_CFG1A_TEST


Path 1907
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/rdPtr_s1[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/rdPtr_s2[1]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/rdPtr_s2[1]:D
-------------------------------------
  Pin max-delay slack:     4358 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/rdPtr_s2[1]_CFG1D_TEST


Path 1908
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[45]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[1]
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_3:B
-------------------------------------
  Pin max-delay slack:     4169 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_3_CFG1B_TEST


Path 1909
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[44]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[0]
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_1:B
-------------------------------------
  Pin max-delay slack:     4170 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_1_CFG1B_TEST


Path 1910
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_581/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_581/ImCr:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_581/ImCr:D
-------------------------------------
  Pin max-delay slack:     4414 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_581/ImCr_CFG1C_TEST


Path 1911
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_529/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_529/ImCr:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_529/ImCr:D
-------------------------------------
  Pin max-delay slack:     4423 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_529/ImCr_CFG1A_TEST


Path 1912
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_518/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_518/ImCr:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_518/ImCr:D
-------------------------------------
  Pin max-delay slack:     4418 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_518/ImCr_CFG1A_TEST


Path 1913
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[79]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[79]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[79]:D
-------------------------------------
  Pin max-delay slack:     4403 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[79]_CFG1C_TEST


Path 1914
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[20]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[20]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[20]:D
-------------------------------------
  Pin max-delay slack:     4395 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[20]_CFG1C_TEST


Path 1915
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[39]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[39]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[39]:D
-------------------------------------
  Pin max-delay slack:     4422 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[39]_CFG1A_TEST


Path 1916
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[32]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[32]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[32]:D
-------------------------------------
  Pin max-delay slack:     4403 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[32]_CFG1A_TEST


Path 1917
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_450/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1td73rGL8vqxDIGzFqInkw8zFFztxDjJ[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj139Dp[1]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj139Dp[1]:D
-------------------------------------
  Pin max-delay slack:     4184 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4rbL[1]_CFG1D_TEST


Path 1918
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[0]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[0]:D
-------------------------------------
  Pin max-delay slack:     4414 ps
  Min-delay inserted:       510 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[0]_CFG1A_TEST


Path 1919
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[1]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[1]:D
-------------------------------------
  Pin max-delay slack:     4414 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[1]_CFG1A_TEST


Path 1920
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[1]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[1]:D
-------------------------------------
  Pin max-delay slack:     4414 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[1]_CFG1A_TEST


Path 1921
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[106]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[106]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[106]:D
-------------------------------------
  Pin max-delay slack:     4401 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[106]_CFG1C_TEST


Path 1922
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[4]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[4]:D
-------------------------------------
  Pin max-delay slack:     4426 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[4]_CFG1A_TEST


Path 1923
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib1k6lb7zkJLj9IE[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib1k6lb7zkJLj9IE[4]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib1k6lb7zkJLj9IE[4]:D
-------------------------------------
  Pin max-delay slack:     4400 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib1k6lb7zkJLj9IE[4]_CFG1A_TEST


Path 1924
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[95]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[59]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[59]:D
-------------------------------------
  Pin max-delay slack:     4415 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[59]_CFG1A_TEST


Path 1925
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[87]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[122]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[122]:D
-------------------------------------
  Pin max-delay slack:     4415 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[122]_CFG1A_TEST


Path 1926
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[45]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[44]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[44]:D
-------------------------------------
  Pin max-delay slack:     4415 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[44]_CFG1A_TEST


Path 1927
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[5]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[5]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[5]:D
-------------------------------------
  Pin max-delay slack:     4409 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[5]_CFG1C_TEST


Path 1928
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_answer[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_r0[0]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_r0[0]:D
-------------------------------------
  Pin max-delay slack:     4332 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_r0[0]_CFG1D_TEST


Path 1929
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[16]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:D
-------------------------------------
  Pin max-delay slack:     4415 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]_CFG1C_TEST


Path 1930
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[29]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[101]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[101]:D
-------------------------------------
  Pin max-delay slack:     5341 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[101]_CFG1A_TEST


Path 1931
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[20]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[92]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[92]:D
-------------------------------------
  Pin max-delay slack:     5355 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[92]_CFG1D_TEST


Path 1932
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqx6dtlofC12IJd6a0B9m5E5bpFae3[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[0]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[0]:D
-------------------------------------
  Pin max-delay slack:     5415 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[0]_CFG1A_TEST


Path 1933
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[0]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[0]:D
-------------------------------------
  Pin max-delay slack:     5415 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[0]_CFG1A_TEST


Path 1934
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[1]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[1]:D
-------------------------------------
  Pin max-delay slack:     5414 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[1]_CFG1A_TEST


Path 1935
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[1]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[1]:D
-------------------------------------
  Pin max-delay slack:     5401 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[1]_CFG1D_TEST


Path 1936
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[0]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[0]:D
-------------------------------------
  Pin max-delay slack:     5421 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[0]_CFG1A_TEST


Path 1937
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[107]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[107]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[107]:D
-------------------------------------
  Pin max-delay slack:     5415 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[107]_CFG1A_TEST


Path 1938
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[77]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[42]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[42]:D
-------------------------------------
  Pin max-delay slack:     5349 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[42]_CFG1D_TEST


Path 1939
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_232/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_232/ImCr:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_232/ImCr:D
-------------------------------------
  Pin max-delay slack:     5422 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_232/ImCr_CFG1A_TEST


Path 1940
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_222/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_222/ImCr:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_222/ImCr:D
-------------------------------------
  Pin max-delay slack:     5417 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_222/ImCr_CFG1A_TEST


Path 1941
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_217/Ilgs[88]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ie7mEFCdyirtcrH30pDA[41]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_217/IxC4mH9Baxr[88]:A
-------------------------------------
  Pin max-delay slack:     5424 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_217/IxC4mH9Baxr[88]_CFG1C_TEST


Path 1942
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_200/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_200/ImCr:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_200/ImCr:D
-------------------------------------
  Pin max-delay slack:     5415 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_200/ImCr_CFG1A_TEST


Path 1943
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_166/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_166/ImCr:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_166/ImCr:D
-------------------------------------
  Pin max-delay slack:     5418 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_166/ImCr_CFG1A_TEST


Path 1944
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_143/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_143/ImCr:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_143/ImCr:D
-------------------------------------
  Pin max-delay slack:     5414 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_143/ImCr_CFG1A_TEST


Path 1945
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[6]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[6]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[6]:D
-------------------------------------
  Pin max-delay slack:     5343 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[6]_CFG1C_TEST


Path 1946
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[50]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[50]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[50]:D
-------------------------------------
  Pin max-delay slack:     5345 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[50]_CFG1C_TEST


Path 1947
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[38]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[38]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[38]:D
-------------------------------------
  Pin max-delay slack:     5179 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[38]_CFG1C_TEST


Path 1948
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[21]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[21]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[21]:D
-------------------------------------
  Pin max-delay slack:     5179 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[21]_CFG1C_TEST


Path 1949
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[27]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[27]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[27]:D
-------------------------------------
  Pin max-delay slack:     5351 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[27]_CFG1C_TEST


Path 1950
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[140]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[140]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[140]:D
-------------------------------------
  Pin max-delay slack:     5343 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[140]_CFG1C_TEST


Path 1951
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[137]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[137]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[137]:D
-------------------------------------
  Pin max-delay slack:     5342 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[137]_CFG1C_TEST


Path 1952
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/noise_detect/data_0[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/noise_detect/data_1[0]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/noise_detect/data_1[0]:D
-------------------------------------
  Pin max-delay slack:     5401 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/noise_detect/data_1[0]_CFG1C_TEST


Path 1953
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[67]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[67]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[67]:D
-------------------------------------
  Pin max-delay slack:     5422 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[67]_CFG1A_TEST


Path 1954
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[1]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[1]:D
-------------------------------------
  Pin max-delay slack:     5403 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[1]_CFG1C_TEST


Path 1955
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/reset_data_gone_bad:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[4]:SLn
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[4]:SLn
-------------------------------------
  Pin max-delay slack:     5158 ps
  Min-delay inserted:       435 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[4]_CFG1A_TEST


Path 1956
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[13]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:D
-------------------------------------
  Pin max-delay slack:     5402 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]_CFG1A_TEST


Path 1957
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_5/R_DATA_3_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[119]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[119]:D
-------------------------------------
  Pin max-delay slack:     5338 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[119]_CFG1C_TEST


Path 1958
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_3/R_DATA_1_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[69]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[69]:D
-------------------------------------
  Pin max-delay slack:     5341 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[69]_CFG1C_TEST


Path 1959
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[99]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[3]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[3]:D
-------------------------------------
  Pin max-delay slack:     5202 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[3]_CFG1B_TEST


Path 1960
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[5]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[5]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[5]:D
-------------------------------------
  Pin max-delay slack:     5339 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[5]_CFG1C_TEST


Path 1961
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_Z[59]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[63]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[63]:D
-------------------------------------
  Pin max-delay slack:     4402 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[63]_CFG1A_TEST


Path 1962
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[15]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[21]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[21]:D
-------------------------------------
  Pin max-delay slack:     4347 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[21]_CFG1C_TEST


Path 1963
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[20]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[20]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[20]:D
-------------------------------------
  Pin max-delay slack:     4353 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[20]_CFG1C_TEST


Path 1964
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[20]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[51]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[51]:D
-------------------------------------
  Pin max-delay slack:     4335 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[51]_CFG1C_TEST


Path 1965
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[15]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[46]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[46]:D
-------------------------------------
  Pin max-delay slack:     4334 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[46]_CFG1C_TEST


Path 1966
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[5]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][5]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][5]:D
-------------------------------------
  Pin max-delay slack:     4401 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][5]_CFG1C_TEST


Path 1967
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState[0]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[31]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[31]:B
-------------------------------------
  Pin max-delay slack:     4176 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[37]_CFG1A_TEST


Path 1968
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[5]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[1]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[1]:D
-------------------------------------
  Pin max-delay slack:     4415 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[1]_CFG1C_TEST


Path 1969
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[35]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[35]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[35]:D
-------------------------------------
  Pin max-delay slack:     4421 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[35]_CFG1C_TEST


Path 1970
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[18]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[18]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_26[18]:B
-------------------------------------
  Pin max-delay slack:     4426 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_26[18]_CFG1C_TEST


Path 1971
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/sDat[25]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[2]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[2]:D
-------------------------------------
  Pin max-delay slack:     4415 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[2]_CFG1C_TEST


Path 1972
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk1.awrs/sDat[21]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[1]
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/CFG_3:B
-------------------------------------
  Pin max-delay slack:     4164 ps
  Min-delay inserted:       433 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/CFG_3_CFG1A_TEST


Path 1973
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[51]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[7]
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_3:C
-------------------------------------
  Pin max-delay slack:     4164 ps
  Min-delay inserted:       410 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_3_CFG1B_TEST0


Path 1974
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_507/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_507/ImCr:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_507/ImCr:D
-------------------------------------
  Pin max-delay slack:     4415 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_507/ImCr_CFG1A_TEST


Path 1975
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/IbsbI6oBxyu49iD8[6]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_497/ImCq:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_497/ImCq:D
-------------------------------------
  Pin max-delay slack:     4411 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_497/ImCq_CFG1C_TEST


Path 1976
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[63]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[63]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[63]:D
-------------------------------------
  Pin max-delay slack:     4421 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[63]_CFG1C_TEST


Path 1977
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IcmhoF8EE6Fgr[5]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IirmgHs657xdpruh4[5]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IirmgHs657xdpruh4[5]:D
-------------------------------------
  Pin max-delay slack:     4349 ps
  Min-delay inserted:       371 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IirmgHs657xdpruh4[5]_CFG1C_TEST


Path 1978
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[1]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[1]:D
-------------------------------------
  Pin max-delay slack:     4423 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[1]_CFG1A_TEST


Path 1979
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[1]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[1]:D
-------------------------------------
  Pin max-delay slack:     4411 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[1]_CFG1A_TEST


Path 1980
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[113]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[113]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[113]:D
-------------------------------------
  Pin max-delay slack:     4401 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[113]_CFG1A_TEST


Path 1981
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[75]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[26]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[26]:D
-------------------------------------
  Pin max-delay slack:     4401 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[26]_CFG1A_TEST


Path 1982
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[53]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[108]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[108]:D
-------------------------------------
  Pin max-delay slack:     4412 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[108]_CFG1A_TEST


Path 1983
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2Cg09p4xlAD5Cjgr:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2Cg09p4xlAD5Cjgs:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2Cg09p4xlAD5Cjgs:D
-------------------------------------
  Pin max-delay slack:     4400 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2Cg09p4xlAD5Cjgs_CFG1C_TEST


Path 1984
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[19]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[19]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[19]:D
-------------------------------------
  Pin max-delay slack:     4420 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[19]_CFG1A_TEST


Path 1985
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[66]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[66]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[66]:D
-------------------------------------
  Pin max-delay slack:     4402 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[66]_CFG1A_TEST


Path 1986
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[9]:SLn
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[9]:SLn
-------------------------------------
  Pin max-delay slack:     4174 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[9]_CFG1C_TEST


Path 1987
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[6]:SLn
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[6]:SLn
-------------------------------------
  Pin max-delay slack:     4174 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[9]_CFG1C_TEST


Path 1988
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[11]:SLn
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[11]:SLn
-------------------------------------
  Pin max-delay slack:     4174 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[9]_CFG1C_TEST


Path 1989
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_answer[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_r1[0]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_r1[0]:D
-------------------------------------
  Pin max-delay slack:     4332 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_r0[0]_CFG1D_TEST


Path 1990
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[31]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[103]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[103]:D
-------------------------------------
  Pin max-delay slack:     5400 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[103]_CFG1A_TEST


Path 1991
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[0]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[0]:D
-------------------------------------
  Pin max-delay slack:     5412 ps
  Min-delay inserted:       685 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[0]_CFG1A_TEST


Path 1992
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[110]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[110]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[110]:D
-------------------------------------
  Pin max-delay slack:     5414 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[110]_CFG1A_TEST


Path 1993
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Ib903brfasGEhqtihoyGw6wjnd:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/IesxzvhJDv:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Ic29nopsm7LHB:A
-------------------------------------
  Pin max-delay slack:     5398 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Ic29nopsm7LHB_CFG1A_TEST


Path 1994
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[21]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[22]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[22]:D
-------------------------------------
  Pin max-delay slack:     5411 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[22]_CFG1A_TEST


Path 1995
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[56]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[5]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[5]:D
-------------------------------------
  Pin max-delay slack:     5407 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[5]_CFG1A_TEST


Path 1996
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/IcJqK4uxneLkmpCIm8z9igaFGnApGGo8z:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IcaAFLwywDniBBnr9opnebcv6krF0KzEruII:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/Iru7G8ucy3Jefynx5x9zKv7Bw0ybpyI4EL2mmhto397e:A
-------------------------------------
  Pin max-delay slack:     5399 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/Iru7G8ucy3Jefynx5x9zKv7Bw0ybpyI4EL2mmhto397e_CFG1D_TEST


Path 1997
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_149/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_149/ImCr:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_149/ImCr:D
-------------------------------------
  Pin max-delay slack:     5417 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_149/ImCr_CFG1A_TEST


Path 1998
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[70]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[70]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[70]:D
-------------------------------------
  Pin max-delay slack:     5411 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[70]_CFG1C_TEST


Path 1999
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[3]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[3]:D
-------------------------------------
  Pin max-delay slack:     5339 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[3]_CFG1C_TEST


Path 2000
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[2]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[2]:D
-------------------------------------
  Pin max-delay slack:     5349 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[2]_CFG1C_TEST


Path 2001
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[88]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[88]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[88]:D
-------------------------------------
  Pin max-delay slack:     5408 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[88]_CFG1A_TEST


Path 2002
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[38]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[38]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[38]:D
-------------------------------------
  Pin max-delay slack:     5407 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[38]_CFG1A_TEST


Path 2003
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_112/Ib1k6lb7zkJLj9Jc[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4I25[0]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4I25[0]:D
-------------------------------------
  Pin max-delay slack:     5184 ps
  Min-delay inserted:       369 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13AbL[0]_CFG1B_TEST


Path 2004
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/data_1[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dqsw_flag_reg:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/flag:B
-------------------------------------
  Pin max-delay slack:     4223 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/flag_CFG1A_TEST


Path 2005
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[3]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[4]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[4]:D
-------------------------------------
  Pin max-delay slack:     5418 ps
  Min-delay inserted:       685 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[4]_CFG1A_TEST


Path 2006
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/reset_data_gone_bad:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[6]:SLn
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[6]:SLn
-------------------------------------
  Pin max-delay slack:     5158 ps
  Min-delay inserted:       435 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[4]_CFG1A_TEST


Path 2007
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_180_delay[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[0]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[0]:D
-------------------------------------
  Pin max-delay slack:     5325 ps
  Min-delay inserted:       371 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[0]_CFG1C_TEST


Path 2008
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[7]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:D
-------------------------------------
  Pin max-delay slack:     5399 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]_CFG1A_TEST


Path 2009
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[4]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:D
-------------------------------------
  Pin max-delay slack:     5417 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]_CFG1A_TEST


Path 2010
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_valid:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dfi_rddata_valid_reg:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dfi_rddata_valid_reg:D
-------------------------------------
  Pin max-delay slack:     5334 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dfi_rddata_valid_reg_CFG1D_TEST


Path 2011
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[47]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[15]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[15]:D
-------------------------------------
  Pin max-delay slack:     5415 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[15]_CFG1C_TEST


Path 2012
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[13]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[19]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[19]:D
-------------------------------------
  Pin max-delay slack:     4345 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[19]_CFG1C_TEST


Path 2013
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_waddr[0]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[0]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[0]:D
-------------------------------------
  Pin max-delay slack:     4357 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[0]_CFG1C_TEST


Path 2014
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[17]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[48]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[48]:D
-------------------------------------
  Pin max-delay slack:     4333 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[48]_CFG1A_TEST


Path 2015
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[20]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][4]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][4]:D
-------------------------------------
  Pin max-delay slack:     4394 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][4]_CFG1C_TEST


Path 2016
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAI10_Z[24]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll[24]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[24]:B
-------------------------------------
  Pin max-delay slack:     4422 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[24]_CFG1A_TEST


Path 2017
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[37]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[37]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[37]:D
-------------------------------------
  Pin max-delay slack:     4348 ps
  Min-delay inserted:       371 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[37]_CFG1C_TEST


Path 2018
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[8]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[4]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[4]:D
-------------------------------------
  Pin max-delay slack:     4411 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[4]_CFG1C_TEST


Path 2019
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[35]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[35]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[35]:D
-------------------------------------
  Pin max-delay slack:     4349 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[35]_CFG1C_TEST


Path 2020
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/holdDat[54]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/sDat[54]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/sDat_18[54]:C
-------------------------------------
  Pin max-delay slack:     4421 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/sDat_18[54]_CFG1C_TEST


Path 2021
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[37]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[27]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[27]:D
-------------------------------------
  Pin max-delay slack:     4424 ps
  Min-delay inserted:       877 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[27]_CFG1A_TEST


Path 2022
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[13]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[3]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[3]:D
-------------------------------------
  Pin max-delay slack:     4399 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[3]_CFG1A_TEST


Path 2023
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s1[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[1]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[1]:D
-------------------------------------
  Pin max-delay slack:     5413 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[1]_CFG1C_TEST


Path 2024
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk1.awrs/sDat[50]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[5]
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_11:B
-------------------------------------
  Pin max-delay slack:     4158 ps
  Min-delay inserted:       447 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_11_CFG1A_TEST


Path 2025
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[41]:CLK
  To: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/raddr_int[7]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/raddr_int[7]:D
-------------------------------------
  Pin max-delay slack:     4339 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi_io_ctrl_0/raddr_int[7]_CFG1A_TEST


Path 2026
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/IbsbI6oBxyu49iD8[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_535/ImCq:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_535/ImCq:D
-------------------------------------
  Pin max-delay slack:     4409 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_535/ImCq_CFG1C_TEST


Path 2027
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_522/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_522/ImCr:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_522/ImCr:D
-------------------------------------
  Pin max-delay slack:     4413 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_522/ImCr_CFG1A_TEST


Path 2028
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[71]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[71]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[71]:D
-------------------------------------
  Pin max-delay slack:     4411 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[71]_CFG1A_TEST


Path 2029
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpus1BJidLLoBlalmA[139]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[139]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[139]:D
-------------------------------------
  Pin max-delay slack:     4339 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[139]_CFG1C_TEST


Path 2030
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/Ib8dE933aJcJ1HDjeeB78pLbII:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/IkfEIgazsx5x8aE80rmjIDwnjmmAwmC6rovIA:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/IkfEIgazsx5x8aE80rmjIDwnjmmAwmC6rovIA:D
-------------------------------------
  Pin max-delay slack:     4414 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/IkfEIgazsx5x8aE80rmjIDwnjmmAwmC6rovIA_CFG1D_TEST


Path 2031
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/IiGcv5qqyDEezbhlh3Cnq57z8Du[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IoDJJ3oFqq6syKazotmdCjso:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/Ifka8Lb26qs9FAfjdJaAe84zjrC72p:A
-------------------------------------
  Pin max-delay slack:     4411 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/Ifka8Lb26qs9FAfjdJaAe84zjrC72p_CFG1A_TEST


Path 2032
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_450/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1td73rGL8vqxDIGzFqInkw8zFFztxDjJ[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13Axp[1]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13Axp[1]:D
-------------------------------------
  Pin max-delay slack:     4179 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13Axp[1]_CFG1C_TEST


Path 2033
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[0]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[0]:D
-------------------------------------
  Pin max-delay slack:     4400 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[0]_CFG1D_TEST


Path 2034
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ip5zr3zyHyh2qzn8Eslkwjnc[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ip5zr3zyHyh2qzn8Eslkwjnc[0]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ip5zr3zyHyh2qzn8Eslkwjnc[0]:D
-------------------------------------
  Pin max-delay slack:     4413 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ip5zr3zyHyh2qzn8Eslkwjnc[0]_CFG1A_TEST


Path 2035
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[89]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[11]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[11]:D
-------------------------------------
  Pin max-delay slack:     4410 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[11]_CFG1A_TEST


Path 2036
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RDDATA_EN_P2_OUT:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RDDATA_EN_P2_OUT:D
-------------------------------------
  Pin max-delay slack:     4410 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RDDATA_EN_P2_OUT_CFG1A_TEST


Path 2037
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[15]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[62]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[62]:D
-------------------------------------
  Pin max-delay slack:     4411 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[62]_CFG1A_TEST


Path 2038
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[9]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[9]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[9]:D
-------------------------------------
  Pin max-delay slack:     4405 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[9]_CFG1A_TEST


Path 2039
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[5]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[5]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[5]:D
-------------------------------------
  Pin max-delay slack:     4406 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[5]_CFG1A_TEST


Path 2040
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9qlzj1kwjgr:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9qlzj1kwjgs:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9qlzj1kwjgs:D
-------------------------------------
  Pin max-delay slack:     4406 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9qlzj1kwjgs_CFG1A_TEST


Path 2041
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlekCu1Fv1h6J8ltd31oxp42z6m7b[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlekCu1Fv1h6J8ltd31oxp42z6m7c[0]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlekCu1Fv1h6J8ltd31oxp42z6m7c[0]:D
-------------------------------------
  Pin max-delay slack:     4409 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlekCu1Fv1h6J8ltd31oxp42z6m7c[0]_CFG1A_TEST


Path 2042
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[77]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[77]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[77]:D
-------------------------------------
  Pin max-delay slack:     4411 ps
  Min-delay inserted:       558 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[77]_CFG1A_TEST


Path 2043
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[39]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[39]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[39]:D
-------------------------------------
  Pin max-delay slack:     4351 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[39]_CFG1C_TEST


Path 2044
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[52]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[52]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[52]:D
-------------------------------------
  Pin max-delay slack:     4397 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[52]_CFG1A_TEST


Path 2045
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[42]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[42]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[42]:D
-------------------------------------
  Pin max-delay slack:     4414 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[42]_CFG1D_TEST


Path 2046
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[20]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[20]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[20]:D
-------------------------------------
  Pin max-delay slack:     4396 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[20]_CFG1A_TEST


Path 2047
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[8]:SLn
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[8]:SLn
-------------------------------------
  Pin max-delay slack:     4172 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[9]_CFG1C_TEST


Path 2048
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[13]:SLn
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[13]:SLn
-------------------------------------
  Pin max-delay slack:     4172 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[9]_CFG1C_TEST


Path 2049
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_180_delay[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[2]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[2]:D
-------------------------------------
  Pin max-delay slack:     4330 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[2]_CFG1A_TEST


Path 2050
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[1]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[1]:D
-------------------------------------
  Pin max-delay slack:     5410 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[1]_CFG1A_TEST


Path 2051
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[1]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[1]:D
-------------------------------------
  Pin max-delay slack:     5400 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[1]_CFG1A_TEST


Path 2052
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5yKwgpyE37zjBlJyDKb2rnnKq5n[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[0]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[0]:D
-------------------------------------
  Pin max-delay slack:     5415 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[0]_CFG1A_TEST


Path 2053
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[21]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[22]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[22]:D
-------------------------------------
  Pin max-delay slack:     5400 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[22]_CFG1A_TEST


Path 2054
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[17]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[18]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[18]:D
-------------------------------------
  Pin max-delay slack:     5417 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[18]_CFG1A_TEST


Path 2055
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[10]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[11]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[11]:D
-------------------------------------
  Pin max-delay slack:     5420 ps
  Min-delay inserted:       703 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[11]_CFG1A_TEST


Path 2056
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[4]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[4]:D
-------------------------------------
  Pin max-delay slack:     5400 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[4]_CFG1A_TEST


Path 2057
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[3]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[3]:D
-------------------------------------
  Pin max-delay slack:     5410 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/IILAjb2JqfvceHc2D9[3]_CFG1A_TEST


Path 2058
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[122]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[17]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[17]:D
-------------------------------------
  Pin max-delay slack:     5394 ps
  Min-delay inserted:       685 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[17]_CFG1A_TEST


Path 2059
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_153/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_153/ImCr:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_153/ImCr:D
-------------------------------------
  Pin max-delay slack:     5407 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_153/ImCr_CFG1C_TEST


Path 2060
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[4]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[4]:D
-------------------------------------
  Pin max-delay slack:     5180 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[4]_CFG1C_TEST


Path 2061
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[79]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[79]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[79]:D
-------------------------------------
  Pin max-delay slack:     5416 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[79]_CFG1D_TEST


Path 2062
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[58]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[58]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[58]:D
-------------------------------------
  Pin max-delay slack:     5411 ps
  Min-delay inserted:       685 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[58]_CFG1A_TEST


Path 2063
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[57]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[57]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[57]:D
-------------------------------------
  Pin max-delay slack:     5410 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[57]_CFG1C_TEST


Path 2064
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/ImaCJa3GpotDrb[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[4]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[4]:D
-------------------------------------
  Pin max-delay slack:     5347 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[4]_CFG1A_TEST


Path 2065
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iba6jDBvj7DmanHtwCyz3go0o8mIrx8xHbFHx8h:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ift1Auh7dArqb0hxF3sE1r32owAI3oxLvzLxKwgs:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ift1Auh7dArqb0hxF3sE1r32owAI3oxLvzLxKwgs:D
-------------------------------------
  Pin max-delay slack:     5416 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ift1Auh7dArqb0hxF3sE1r32owAI3oxLvzLxKwgs_CFG1D_TEST


Path 2066
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_114/MSC_i_115/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_114/MSC_i_115/ImCr:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_114/MSC_i_115/ImCr:D
-------------------------------------
  Pin max-delay slack:     5399 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_114/MSC_i_115/ImCr_CFG1A_TEST


Path 2067
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_112/Ib1k6lb7zkJLj9Jc[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4Ixp[0]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4Ixp[0]:D
-------------------------------------
  Pin max-delay slack:     5183 ps
  Min-delay inserted:       369 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13AbL[0]_CFG1B_TEST


Path 2068
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[115]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[115]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[115]:D
-------------------------------------
  Pin max-delay slack:     5411 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[115]_CFG1C_TEST


Path 2069
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/noise_detect/data_0[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/noise_detect/data_1[0]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/noise_detect/data_1[0]:D
-------------------------------------
  Pin max-delay slack:     5408 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/noise_detect/data_1[0]_CFG1A_TEST


Path 2070
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[5]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[5]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[5]:D
-------------------------------------
  Pin max-delay slack:     5397 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[5]_CFG1A_TEST


Path 2071
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[42]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[42]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[42]:D
-------------------------------------
  Pin max-delay slack:     5413 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[42]_CFG1D_TEST


Path 2072
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p2_reg[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p2_reg_2[0]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p2_reg_2[0]:D
-------------------------------------
  Pin max-delay slack:     5398 ps
  Min-delay inserted:       657 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p2_reg_2[0]_CFG1A_TEST


Path 2073
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg[2]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[10]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[10]:D
-------------------------------------
  Pin max-delay slack:     5415 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[10]_CFG1A_TEST


Path 2074
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[2]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[2]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[2]:D
-------------------------------------
  Pin max-delay slack:     5399 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[2]_CFG1D_TEST


Path 2075
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[0]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[0]:D
-------------------------------------
  Pin max-delay slack:     5399 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[0]_CFG1D_TEST


Path 2076
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/burst_detect_s:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/burst_detect_ss:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/burst_detect_ss:D
-------------------------------------
  Pin max-delay slack:     5400 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/burst_detect_ss_CFG1A_TEST


Path 2077
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/reset_data_gone_bad:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[7]:SLn
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[7]:SLn
-------------------------------------
  Pin max-delay slack:     5155 ps
  Min-delay inserted:       435 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[4]_CFG1A_TEST


Path 2078
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/reset_data_gone_bad:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[5]:SLn
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[5]:SLn
-------------------------------------
  Pin max-delay slack:     5155 ps
  Min-delay inserted:       435 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[4]_CFG1A_TEST


Path 2079
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/reset_data_gone_bad:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[3]:SLn
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[3]:SLn
-------------------------------------
  Pin max-delay slack:     5155 ps
  Min-delay inserted:       435 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[4]_CFG1A_TEST


Path 2080
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/reset_data_gone_bad:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[2]:SLn
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[2]:SLn
-------------------------------------
  Pin max-delay slack:     5155 ps
  Min-delay inserted:       435 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[4]_CFG1A_TEST


Path 2081
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db3_reg:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[3]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_data_bad.data_gone_bad_6_fast[3]:B
-------------------------------------
  Pin max-delay slack:     5430 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_data_bad.data_gone_bad_6_fast[3]_CFG1A_TEST


Path 2082
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[3]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:D
-------------------------------------
  Pin max-delay slack:     5398 ps
  Min-delay inserted:       491 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]_CFG1A_TEST


Path 2083
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int[8]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[8]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[8]:D
-------------------------------------
  Pin max-delay slack:     5400 ps
  Min-delay inserted:       539 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[8]_CFG1A_TEST


Path 2084
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_4/R_DATA_1_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[97]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[97]:D
-------------------------------------
  Pin max-delay slack:     5337 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[97]_CFG1D_TEST


Path 2085
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_0/R_DATA_1_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[1]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[1]:D
-------------------------------------
  Pin max-delay slack:     5339 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[1]_CFG1C_TEST


Path 2086
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_Z[56]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[60]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[60]:D
-------------------------------------
  Pin max-delay slack:     4350 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[60]_CFG1C_TEST


Path 2087
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[30]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[61]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[61]:D
-------------------------------------
  Pin max-delay slack:     4331 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[61]_CFG1C_TEST


Path 2088
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[3]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][3]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][3]:D
-------------------------------------
  Pin max-delay slack:     4417 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][3]_CFG1A_TEST


Path 2089
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[18]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[2][2]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[2][2]:D
-------------------------------------
  Pin max-delay slack:     4412 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[2][2]_CFG1C_TEST


Path 2090
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOI10l_Z[21]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l[21]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l_RNO[21]:A
-------------------------------------
  Pin max-delay slack:     4422 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l_RNO[21]_CFG1C_TEST


Path 2091
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat[37]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[6]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[6]:D
-------------------------------------
  Pin max-delay slack:     4417 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaCJa3GpotDrb[6]_CFG1C_TEST


Path 2092
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/sDat[30]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[7]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[7]:D
-------------------------------------
  Pin max-delay slack:     4185 ps
  Min-delay inserted:       384 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[7]_CFG1D_TEST


Path 2093
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk1.awrs/sDat[53]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[8]
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_5:C
-------------------------------------
  Pin max-delay slack:     4159 ps
  Min-delay inserted:       447 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_5_CFG1A_TEST


Path 2094
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk1.awrs/sDat[48]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[3]
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_7:B
-------------------------------------
  Pin max-delay slack:     4166 ps
  Min-delay inserted:       447 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_7_CFG1A_TEST


Path 2095
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[37]:CLK
  To: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/raddr_int[3]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/raddr_int[3]:D
-------------------------------------
  Pin max-delay slack:     4342 ps
  Min-delay inserted:       512 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi_io_ctrl_0/raddr_int[3]_CFG1A_TEST


Path 2096
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[32]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[32]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_10[32]:A
-------------------------------------
  Pin max-delay slack:     4266 ps
  Min-delay inserted:       426 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_10[32]_CFG1A_TEST


Path 2097
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_582/Ilgs[84]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/IcBx3Bcbt8ntiIpG0i5j9na[84]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_582/IxC4mH9Baxr[84]:C
-------------------------------------
  Pin max-delay slack:     4423 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_582/IxC4mH9Baxr[84]_CFG1C_TEST


Path 2098
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_582/Ilgs[141]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Ie7mFlyusmHeumGlc3Ja[12]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_582/IxC4mH9Baxr[141]:C
-------------------------------------
  Pin max-delay slack:     4418 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_582/IxC4mH9Baxr[141]_CFG1C_TEST


Path 2099
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_582/Ilgs[116]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/IcBx3Bcbt8ntiIpG0i5j9na[116]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_582/IxC4mH9Baxr[116]:C
-------------------------------------
  Pin max-delay slack:     4418 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_582/IxC4mH9Baxr[116]_CFG1C_TEST


Path 2100
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/IbsbI6oBxyu49iD8[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_549/MSC_i_550/ImCq:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_549/MSC_i_550/ImCq:D
-------------------------------------
  Pin max-delay slack:     4409 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_549/MSC_i_550/ImCq_CFG1A_TEST


Path 2101
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_503/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_503/ImCr:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_503/ImCr:D
-------------------------------------
  Pin max-delay slack:     4407 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_503/ImCr_CFG1A_TEST


Path 2102
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[11]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[11]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[11]:D
-------------------------------------
  Pin max-delay slack:     4399 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[11]_CFG1C_TEST


Path 2103
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpus1BJidLLoBlalmA[72]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[72]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[72]:D
-------------------------------------
  Pin max-delay slack:     4397 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[72]_CFG1C_TEST


Path 2104
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I0uh1hqKqbzamzGHGeucb[7]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[7]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[7]:B
-------------------------------------
  Pin max-delay slack:     4417 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[7]_CFG1A_TEST


Path 2105
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/IeKz47q3p5wkbhBrceb91CxlBDrucs[4]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlB/R_ADDR_4_inst:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlB/R_ADDR_4_inst:D
-------------------------------------
  Pin max-delay slack:     4264 ps
  Min-delay inserted:       401 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlB/R_ADDR_4_inst_CFG1D_TEST


Path 2106
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_450/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1td73rGL8vqxDIGzFqInkw8zFFztxDjJ[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qm5[1]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qm5[1]:D
-------------------------------------
  Pin max-delay slack:     4177 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13Axp[1]_CFG1C_TEST


Path 2107
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_450/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1td73rGL8vqxDIGzFqInkw8zFFztxDjJ[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4q7L[1]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4q7L[1]:D
-------------------------------------
  Pin max-delay slack:     4177 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13Axp[1]_CFG1C_TEST


Path 2108
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_450/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1td73rGL8vqxDIGzFqInkw8zFFztxDjJ[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13925[1]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13925[1]:D
-------------------------------------
  Pin max-delay slack:     4176 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13Axp[1]_CFG1C_TEST


Path 2109
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[1]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[1]:D
-------------------------------------
  Pin max-delay slack:     4414 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[1]_CFG1A_TEST


Path 2110
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_450/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1td73rGL8vqxDIGzFqInkw8zFFztxDjJ[3]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_450/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1td73rGL8vqxDIGzFqInkw8zFFztxDjJ[3]:D
-------------------------------------
  Pin max-delay slack:     4398 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_450/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1td73rGL8vqxDIGzFqInkw8zFFztxDjJ[3]_CFG1A_TEST


Path 2111
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[1]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[1]:D
-------------------------------------
  Pin max-delay slack:     4407 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[1]_CFG1A_TEST


Path 2112
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[0]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[0]:D
-------------------------------------
  Pin max-delay slack:     4399 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[0]_CFG1C_TEST


Path 2113
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[119]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[119]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[119]:D
-------------------------------------
  Pin max-delay slack:     4411 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[119]_CFG1D_TEST


Path 2114
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[115]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[115]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[115]:D
-------------------------------------
  Pin max-delay slack:     4400 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[115]_CFG1D_TEST


Path 2115
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[99]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[91]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[91]:D
-------------------------------------
  Pin max-delay slack:     4399 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[91]_CFG1A_TEST


Path 2116
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[32]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[71]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[71]:D
-------------------------------------
  Pin max-delay slack:     4408 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[71]_CFG1A_TEST


Path 2117
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[146]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[3]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[3]:D
-------------------------------------
  Pin max-delay slack:     4400 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[3]_CFG1C_TEST


Path 2118
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[100]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[99]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[99]:D
-------------------------------------
  Pin max-delay slack:     4408 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[99]_CFG1A_TEST


Path 2119
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[87]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[87]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[87]:D
-------------------------------------
  Pin max-delay slack:     4400 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[87]_CFG1A_TEST


Path 2120
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[5]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[5]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[5]:D
-------------------------------------
  Pin max-delay slack:     4192 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[5]_CFG1D_TEST


Path 2121
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_1:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_2:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_2:D
-------------------------------------
  Pin max-delay slack:     4411 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_2_CFG1C_TEST


Path 2122
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[28]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[27]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_ns_i_o2[27]:B
-------------------------------------
  Pin max-delay slack:     4423 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_ns_i_o2[27]_CFG1D_TEST


Path 2123
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[17]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/noise_start:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/noise_start:D
-------------------------------------
  Pin max-delay slack:     4340 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/noise_start_CFG1A_TEST


Path 2124
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[127]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[127]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[127]:D
-------------------------------------
  Pin max-delay slack:     4412 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[127]_CFG1A_TEST


Path 2125
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[111]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[111]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[111]:D
-------------------------------------
  Pin max-delay slack:     4418 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[111]_CFG1A_TEST


Path 2126
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p3_reg[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p3_reg_2[0]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p3_reg_2[0]:D
-------------------------------------
  Pin max-delay slack:     4335 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p3_reg_2[0]_CFG1D_TEST


Path 2127
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[7]:SLn
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[7]:SLn
-------------------------------------
  Pin max-delay slack:     4169 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[9]_CFG1C_TEST


Path 2128
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[5]:SLn
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[5]:SLn
-------------------------------------
  Pin max-delay slack:     4168 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[9]_CFG1C_TEST


Path 2129
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[3]:SLn
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[3]:SLn
-------------------------------------
  Pin max-delay slack:     4169 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[9]_CFG1C_TEST


Path 2130
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[15]:SLn
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[15]:SLn
-------------------------------------
  Pin max-delay slack:     4169 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[9]_CFG1C_TEST


Path 2131
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[14]:SLn
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[14]:SLn
-------------------------------------
  Pin max-delay slack:     4169 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[9]_CFG1C_TEST


Path 2132
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_180_delay[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_answer[1]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_answer[1]:D
-------------------------------------
  Pin max-delay slack:     4345 ps
  Min-delay inserted:       401 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_answer[1]_CFG1D_TEST


Path 2133
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[3]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[3]:D
-------------------------------------
  Pin max-delay slack:     4398 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[3]_CFG1C_TEST


Path 2134
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current[1]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current[1]:D
-------------------------------------
  Pin max-delay slack:     4412 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current[1]_CFG1A_TEST


Path 2135
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:D
-------------------------------------
  Pin max-delay slack:     4396 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]_CFG1D_TEST


Path 2136
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[8]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[8]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[8]:D
-------------------------------------
  Pin max-delay slack:     4408 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[8]_CFG1A_TEST


Path 2137
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[25]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[97]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[97]:D
-------------------------------------
  Pin max-delay slack:     5413 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[97]_CFG1A_TEST


Path 2138
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[0]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[0]:D
-------------------------------------
  Pin max-delay slack:     5409 ps
  Min-delay inserted:       572 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[0]_CFG1A_TEST


Path 2139
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[116]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[116]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[116]:D
-------------------------------------
  Pin max-delay slack:     5408 ps
  Min-delay inserted:       837 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[116]_CFG1A_TEST


Path 2140
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[119]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[119]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[119]:D
-------------------------------------
  Pin max-delay slack:     5408 ps
  Min-delay inserted:       599 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[119]_CFG1A_TEST


Path 2141
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[107]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[107]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[107]:D
-------------------------------------
  Pin max-delay slack:     5408 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[107]_CFG1A_TEST


Path 2142
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[123]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[13]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[13]:D
-------------------------------------
  Pin max-delay slack:     5399 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[13]_CFG1A_TEST


Path 2143
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[117]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[7]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[7]:D
-------------------------------------
  Pin max-delay slack:     5398 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[7]_CFG1A_TEST


Path 2144
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ioffx5kzfxxK2E[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ioffx5kzfxxK2E[3]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ioffx5kzfxxK2E[3]:D
-------------------------------------
  Pin max-delay slack:     5400 ps
  Min-delay inserted:       657 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ioffx5kzfxxK2E[3]_CFG1A_TEST


Path 2145
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[95]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[59]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[59]:D
-------------------------------------
  Pin max-delay slack:     5410 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[59]_CFG1A_TEST


Path 2146
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[68]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[101]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[101]:D
-------------------------------------
  Pin max-delay slack:     5410 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[101]_CFG1A_TEST


Path 2147
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[62]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[53]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[53]:D
-------------------------------------
  Pin max-delay slack:     5389 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[53]_CFG1A_TEST


Path 2148
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[54]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[116]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[116]:D
-------------------------------------
  Pin max-delay slack:     5397 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[116]_CFG1A_TEST


Path 2149
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[32]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[71]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[71]:D
-------------------------------------
  Pin max-delay slack:     5345 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[71]_CFG1A_TEST


Path 2150
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/IbsbI6oBxyu49iD8[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_238/ImCq:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_238/ImCq:D
-------------------------------------
  Pin max-delay slack:     5408 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_238/ImCq_CFG1A_TEST


Path 2151
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_217/Ilgs[51]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ie7mEFCdyirtcrH30pDA[4]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_217/IxC4mH9Baxr[51]:A
-------------------------------------
  Pin max-delay slack:     5418 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_217/IxC4mH9Baxr[51]_CFG1C_TEST


Path 2152
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_217/Ilgs[33]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IbxnlCJf1BjoGohz[1]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_217/IxC4mH9Baxr[33]:A
-------------------------------------
  Pin max-delay slack:     5418 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_217/IxC4mH9Baxr[33]_CFG1C_TEST


Path 2153
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_192/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_192/ImCr:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_192/ImCr:D
-------------------------------------
  Pin max-delay slack:     5398 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_192/ImCr_CFG1A_TEST


Path 2154
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_190/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_190/ImCr:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_190/ImCr:D
-------------------------------------
  Pin max-delay slack:     5401 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_190/ImCr_CFG1A_TEST


Path 2155
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_186/Ilgs[27]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IirmgH38H0k8ds3ch[6]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_186/IxC4mH9Baxr[27]:A
-------------------------------------
  Pin max-delay slack:     5418 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_186/IxC4mH9Baxr[27]_CFG1C_TEST


Path 2156
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_161/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_161/ImCr:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_161/ImCr:D
-------------------------------------
  Pin max-delay slack:     5409 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_161/ImCr_CFG1A_TEST


Path 2157
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftE1kw921Cj82ra:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IHatmCAEFcJiyHqyAgxvI6sdkHwu:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IHatmCAEFcJiyHqyAgxvI6sdkHwu:D
-------------------------------------
  Pin max-delay slack:     5397 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IHatmCAEFcJiyHqyAgxvI6sdkHwu_CFG1A_TEST


Path 2158
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[88]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[88]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[88]:D
-------------------------------------
  Pin max-delay slack:     5347 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[88]_CFG1C_TEST


Path 2159
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/ImaCJa3GpotDrb[29]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[29]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[29]:D
-------------------------------------
  Pin max-delay slack:     5419 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[29]_CFG1C_TEST


Path 2160
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[36]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[36]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[36]:D
-------------------------------------
  Pin max-delay slack:     5167 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[36]_CFG1D_TEST


Path 2161
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IcmhoF8EE6Fgr[7]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IirmgHs657xdpruh4[7]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IirmgHs657xdpruh4[7]:D
-------------------------------------
  Pin max-delay slack:     5409 ps
  Min-delay inserted:       491 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IirmgHs657xdpruh4[7]_CFG1A_TEST


Path 2162
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[97]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[97]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[97]:D
-------------------------------------
  Pin max-delay slack:     5351 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[97]_CFG1D_TEST


Path 2163
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/data_0[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/data_1[0]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/data_1[0]:D
-------------------------------------
  Pin max-delay slack:     5404 ps
  Min-delay inserted:       837 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/data_1[0]_CFG1A_TEST


Path 2164
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[7]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[7]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[7]:D
-------------------------------------
  Pin max-delay slack:     5396 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[7]_CFG1C_TEST


Path 2165
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[4]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[4]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[4]:D
-------------------------------------
  Pin max-delay slack:     5397 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[4]_CFG1C_TEST


Path 2166
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[6]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[6]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[6]:B
-------------------------------------
  Pin max-delay slack:     5407 ps
  Min-delay inserted:       624 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[6]_CFG1A_TEST


Path 2167
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[2]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[3]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[3]:A
-------------------------------------
  Pin max-delay slack:     5407 ps
  Min-delay inserted:       624 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[3]_CFG1A_TEST


Path 2168
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[2]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[2]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[2]:A
-------------------------------------
  Pin max-delay slack:     5409 ps
  Min-delay inserted:       624 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[3]_CFG1A_TEST


Path 2169
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[51]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db3_reg:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db3:B
-------------------------------------
  Pin max-delay slack:     5271 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db3_CFG1C_TEST


Path 2170
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count2[30]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[30]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[30]:D
-------------------------------------
  Pin max-delay slack:     4406 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[30]_CFG1A_TEST


Path 2171
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count2[17]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[17]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[17]:D
-------------------------------------
  Pin max-delay slack:     4339 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[17]_CFG1D_TEST


Path 2172
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count1[2]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[2]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[2]:D
-------------------------------------
  Pin max-delay slack:     4342 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[2]_CFG1C_TEST


Path 2173
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[3]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[34]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[34]:D
-------------------------------------
  Pin max-delay slack:     4407 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[34]_CFG1A_TEST


Path 2174
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[7]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][7]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][7]:D
-------------------------------------
  Pin max-delay slack:     4399 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][7]_CFG1C_TEST


Path 2175
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[2]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][2]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][2]:D
-------------------------------------
  Pin max-delay slack:     4409 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][2]_CFG1C_TEST


Path 2176
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAI10_Z[52]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll[52]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[52]:B
-------------------------------------
  Pin max-delay slack:     4418 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[52]_CFG1C_TEST


Path 2177
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAI10_Z[39]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll[39]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[39]:B
-------------------------------------
  Pin max-delay slack:     4416 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[39]_CFG1C_TEST


Path 2178
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[18]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/latARBURST[0]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/latARBURST[0]:D
-------------------------------------
  Pin max-delay slack:     4345 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/latARBURST[0]_CFG1D_TEST


Path 2179
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/sDat[56]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[25]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[25]:D
-------------------------------------
  Pin max-delay slack:     4400 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[25]_CFG1C_TEST


Path 2180
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/holdDat[65]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[65]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat_10[65]:A
-------------------------------------
  Pin max-delay slack:     4418 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat_10[65]_CFG1D_TEST


Path 2181
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/holdDat[55]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[55]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat_10[55]:A
-------------------------------------
  Pin max-delay slack:     4418 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat_10[55]_CFG1A_TEST


Path 2182
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk2.arrs/holdDat[34]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk2.arrs/sDat[34]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk2.arrs/sDat_18[34]:C
-------------------------------------
  Pin max-delay slack:     4419 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk2.arrs/sDat_18[34]_CFG1D_TEST


Path 2183
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk1.awrs/sDat[46]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[1]
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_3:B
-------------------------------------
  Pin max-delay slack:     4164 ps
  Min-delay inserted:       447 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_3_CFG1A_TEST


Path 2184
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[20]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[20]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_10[20]:B
-------------------------------------
  Pin max-delay slack:     4418 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_10[20]_CFG1C_TEST


Path 2185
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntBinary[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntBinary[1]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntBinary_9[1]:A
-------------------------------------
  Pin max-delay slack:     4411 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntBinary_9[1]_CFG1D_TEST


Path 2186
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[39]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[39]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_10[39]:C
-------------------------------------
  Pin max-delay slack:     4418 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_10[39]_CFG1C_TEST


Path 2187
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[57]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[57]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[57]:C
-------------------------------------
  Pin max-delay slack:     4418 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[57]_CFG1C_TEST


Path 2188
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[47]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[3]
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_7:B
-------------------------------------
  Pin max-delay slack:     4163 ps
  Min-delay inserted:       396 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_7_CFG1A_TEST


Path 2189
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/holdDat[51]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/sDat[51]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/sDat_10[51]:B
-------------------------------------
  Pin max-delay slack:     4416 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/sDat_10[51]_CFG1C_TEST


Path 2190
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[57]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/sDat[57]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/sDat_2[57]:B
-------------------------------------
  Pin max-delay slack:     4416 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/sDat_2[57]_CFG1C_TEST


Path 2191
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_597/MSC_i_598/MSC_i_599/Ilgs[52]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[52]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_597/MSC_i_598/MSC_i_599/IxC4mH9Baxr[52]:A
-------------------------------------
  Pin max-delay slack:     4286 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_597/MSC_i_598/MSC_i_599/IxC4mH9Baxr[52]_CFG1C_TEST


Path 2192
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_582/Ilgs[17]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/IcBx3Bcbt8ntiIpG0i5j9na[17]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_582/IxC4mH9Baxr[17]:C
-------------------------------------
  Pin max-delay slack:     4419 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_582/IxC4mH9Baxr[17]_CFG1C_TEST


Path 2193
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_582/Ilgs[106]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/IcBx3Bcbt8ntiIpG0i5j9na[106]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_582/IxC4mH9Baxr[106]:C
-------------------------------------
  Pin max-delay slack:     4393 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_582/IxC4mH9Baxr[106]_CFG1C_TEST


Path 2194
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/IbsbI6oBxyu49iD8[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_561/ImCq:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_561/ImCq:D
-------------------------------------
  Pin max-delay slack:     4407 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_561/ImCq_CFG1A_TEST


Path 2195
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_556/Ilgs[52]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/Ie7mEFCdyirtcrH30pDA[5]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_556/IxC4mH9Baxr[52]:A
-------------------------------------
  Pin max-delay slack:     4392 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_556/IxC4mH9Baxr[52]_CFG1C_TEST


Path 2196
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/IbsbI6oBxyu49iD8[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_530/ImCq:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_530/ImCq:D
-------------------------------------
  Pin max-delay slack:     4406 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_530/ImCq_CFG1A_TEST


Path 2197
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_523/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_523/ImCr:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_523/ImCr:D
-------------------------------------
  Pin max-delay slack:     4406 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_523/ImCr_CFG1C_TEST


Path 2198
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/IbsbI6oBxyu49iD8[10]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_517/ImCq:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_517/ImCq:D
-------------------------------------
  Pin max-delay slack:     4415 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_517/ImCq_CFG1D_TEST


Path 2199
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_490/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_490/ImCr:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_490/ImCr:D
-------------------------------------
  Pin max-delay slack:     4415 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_490/ImCr_CFG1A_TEST


Path 2200
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_488/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_488/ImCr:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_488/ImCr:D
-------------------------------------
  Pin max-delay slack:     4407 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_488/ImCr_CFG1A_TEST


Path 2201
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[82]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[7]
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/CFG_3:C
-------------------------------------
  Pin max-delay slack:     4145 ps
  Min-delay inserted:       447 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/CFG_3_CFG1A_TEST0


Path 2202
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[66]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[66]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[66]:D
-------------------------------------
  Pin max-delay slack:     4414 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[66]_CFG1A_TEST


Path 2203
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[22]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[22]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[22]:D
-------------------------------------
  Pin max-delay slack:     4407 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[22]_CFG1C_TEST


Path 2204
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[18]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[18]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[18]:D
-------------------------------------
  Pin max-delay slack:     4398 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[18]_CFG1C_TEST


Path 2205
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/IeKz47q3p5wkbhBrceb92EKAuHf1h8[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlB/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[1]
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlB/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[1]
-------------------------------------
  Pin max-delay slack:     4246 ps
  Min-delay inserted:       398 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlB/RAM64x12_PHYS_0/INST_RAM64x12_IP_CFG1C_TEST


Path 2206
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[16]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/Iuw38lbpcse[11]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/Ii1H8m1eu9C9B0oh5[16]:A
-------------------------------------
  Pin max-delay slack:     4207 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/Ii1H8m1eu9C9B0oh5[16]_CFG1D_TEST


Path 2207
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[73]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[73]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[73]:D
-------------------------------------
  Pin max-delay slack:     4405 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[73]_CFG1A_TEST


Path 2208
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[41]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[41]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[41]:D
-------------------------------------
  Pin max-delay slack:     4413 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[41]_CFG1A_TEST


Path 2209
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[27]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[27]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[27]:D
-------------------------------------
  Pin max-delay slack:     4123 ps
  Min-delay inserted:       457 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[27]_CFG1A_TEST


Path 2210
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_456/MSC_i_457/ImCr:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_456/ImCt:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_456/Ih2er7d:B
-------------------------------------
  Pin max-delay slack:     4414 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_456/Ih2er7d_CFG1A_TEST


Path 2211
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_456/MSC_i_457/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_456/MSC_i_457/ImCr:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_456/MSC_i_457/ImCr:D
-------------------------------------
  Pin max-delay slack:     4414 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_456/MSC_i_457/ImCr_CFG1A_TEST


Path 2212
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[1]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[1]:D
-------------------------------------
  Pin max-delay slack:     4396 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[1]_CFG1A_TEST


Path 2213
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[0]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[0]:D
-------------------------------------
  Pin max-delay slack:     4397 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[0]_CFG1A_TEST


Path 2214
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[0]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[0]:D
-------------------------------------
  Pin max-delay slack:     4396 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[0]_CFG1C_TEST


Path 2215
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[88]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[3]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[3]:D
-------------------------------------
  Pin max-delay slack:     4416 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[3]_CFG1A_TEST


Path 2216
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[64]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[69]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[69]:D
-------------------------------------
  Pin max-delay slack:     4407 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[69]_CFG1A_TEST


Path 2217
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[61]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[45]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[45]:D
-------------------------------------
  Pin max-delay slack:     4407 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[45]_CFG1A_TEST


Path 2218
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[110]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[48]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[48]:D
-------------------------------------
  Pin max-delay slack:     4407 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[48]_CFG1A_TEST


Path 2219
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/IeD3Fgj1rsL8ip4wmxrJFkr4vrovnc[81]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[81]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[81]:D
-------------------------------------
  Pin max-delay slack:     4399 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[81]_CFG1C_TEST


Path 2220
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[85]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[85]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[85]:D
-------------------------------------
  Pin max-delay slack:     4407 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[85]_CFG1A_TEST


Path 2221
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[54]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[54]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[54]:D
-------------------------------------
  Pin max-delay slack:     4390 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[54]_CFG1A_TEST


Path 2222
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg[7]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[7]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[7]:D
-------------------------------------
  Pin max-delay slack:     4336 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[7]_CFG1D_TEST


Path 2223
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[1]:SLn
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[1]:SLn
-------------------------------------
  Pin max-delay slack:     4168 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[9]_CFG1C_TEST


Path 2224
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[17]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:D
-------------------------------------
  Pin max-delay slack:     4406 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]_CFG1A_TEST


Path 2225
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[20]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[60]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[60]:D
-------------------------------------
  Pin max-delay slack:     5408 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[60]_CFG1C_TEST


Path 2226
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[9]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[81]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[81]:D
-------------------------------------
  Pin max-delay slack:     5414 ps
  Min-delay inserted:       703 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[81]_CFG1A_TEST


Path 2227
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[74]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[74]:D
-------------------------------------
  Pin max-delay slack:     5408 ps
  Min-delay inserted:       756 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[74]_CFG1A_TEST


Path 2228
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqx6dtlofC12IJd6a0B9m5E5bpFae3[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[1]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[1]:D
-------------------------------------
  Pin max-delay slack:     5403 ps
  Min-delay inserted:       543 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[1]_CFG1A_TEST


Path 2229
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[1]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[1]:D
-------------------------------------
  Pin max-delay slack:     5400 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[1]_CFG1A_TEST


Path 2230
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ie9yafqpDcHgg57kf2ne[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ie9yafqpDcHgg57kf2ne[3]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_105/MSC_i_107/Ij5Homu6GeFfmF:C
-------------------------------------
  Pin max-delay slack:     5406 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_105/MSC_i_107/Ij5Homu6GeFfmF_CFG1A_TEST


Path 2231
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[34]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[87]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[87]:D
-------------------------------------
  Pin max-delay slack:     5408 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[87]_CFG1A_TEST


Path 2232
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[116]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[96]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[96]:D
-------------------------------------
  Pin max-delay slack:     5410 ps
  Min-delay inserted:       773 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[96]_CFG1A_TEST


Path 2233
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_250/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_250/ImCr:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_250/ImCr:D
-------------------------------------
  Pin max-delay slack:     5407 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_250/ImCr_CFG1A_TEST


Path 2234
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_202/MSC_i_203/MSC_i_204/IofacnKxvkIecs[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_202/MSC_i_203/MSC_i_204/IofacnKxvkIecs[0]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_202/MSC_i_203/MSC_i_204/Ib9xpKHKAce68JIhxuzlJgf0Cs[0]:B
-------------------------------------
  Pin max-delay slack:     5417 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_202/MSC_i_203/MSC_i_204/Ib9xpKHKAce68JIhxuzlJgf0Cs[0]_CFG1C_TEST


Path 2235
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_154/IofacnKxvkIecs[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_154/IofacnKxvkIecs[1]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_154/IeJ9yoHE7m87J0g6kE75[1]:A
-------------------------------------
  Pin max-delay slack:     5416 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_154/IeJ9yoHE7m87J0g6kE75[1]_CFG1C_TEST


Path 2236
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_145/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_145/ImCr:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_145/ImCr:D
-------------------------------------
  Pin max-delay slack:     5406 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_145/ImCr_CFG1C_TEST


Path 2237
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[51]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[51]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[51]:D
-------------------------------------
  Pin max-delay slack:     5406 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[51]_CFG1C_TEST


Path 2238
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[27]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[27]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[27]:D
-------------------------------------
  Pin max-delay slack:     5407 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[27]_CFG1A_TEST


Path 2239
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[89]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[89]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[89]:D
-------------------------------------
  Pin max-delay slack:     5344 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[89]_CFG1C_TEST


Path 2240
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[63]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[63]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[63]:D
-------------------------------------
  Pin max-delay slack:     5349 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[63]_CFG1C_TEST


Path 2241
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[43]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[43]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[43]:D
-------------------------------------
  Pin max-delay slack:     5406 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[43]_CFG1C_TEST


Path 2242
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/ImaCJa3GpotDrb[11]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[11]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[11]:D
-------------------------------------
  Pin max-delay slack:     5343 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[11]_CFG1C_TEST


Path 2243
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/ImaCJa3GpotDrb[10]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[10]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[10]:D
-------------------------------------
  Pin max-delay slack:     5340 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[10]_CFG1C_TEST


Path 2244
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IgrEe7GfcB3k2gt9oKva1ntgwhCj8H4JiurkdkH7:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IlICg5Cryn89haEfH67ssouyDIyAo0s5Cx7aaa7IpE86Dba:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IlICg5Cryn89haEfH67ssouyDIyAo0s5Cx7aaa7IpE86Dba:D
-------------------------------------
  Pin max-delay slack:     5418 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IlICg5Cryn89haEfH67ssouyDIyAo0s5Cx7aaa7IpE86Dba_CFG1C_TEST


Path 2245
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[43]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[43]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[43]:D
-------------------------------------
  Pin max-delay slack:     5177 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[43]_CFG1C_TEST


Path 2246
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IHatmCAEFcJiyHqyAgxvI6sdkHws:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftE1kw921Cj82ra:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftE1kw921Cj82ra:D
-------------------------------------
  Pin max-delay slack:     5398 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftE1kw921Cj82ra_CFG1A_TEST


Path 2247
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_i_127/Ilgs[28]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ib5ffdmpmxiI8BfsFEqbz8almD[23]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_i_127/IxC4mH9Baxr[28]:C
-------------------------------------
  Pin max-delay slack:     5392 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_i_127/IxC4mH9Baxr[28]_CFG1C_TEST


Path 2248
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[71]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[71]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[71]:D
-------------------------------------
  Pin max-delay slack:     5405 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[71]_CFG1A_TEST


Path 2249
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[102]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[102]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[102]:D
-------------------------------------
  Pin max-delay slack:     5404 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[102]_CFG1A_TEST


Path 2250
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[76]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[76]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[76]:D
-------------------------------------
  Pin max-delay slack:     5407 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[76]_CFG1A_TEST


Path 2251
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[51]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[51]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[51]:D
-------------------------------------
  Pin max-delay slack:     5398 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[51]_CFG1A_TEST


Path 2252
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p2_reg[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p2_reg_2[0]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p2_reg_2[0]:D
-------------------------------------
  Pin max-delay slack:     5400 ps
  Min-delay inserted:       837 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p2_reg_2[0]_CFG1A_TEST


Path 2253
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[6]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[6]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[6]:D
-------------------------------------
  Pin max-delay slack:     5396 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[6]_CFG1C_TEST


Path 2254
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[2]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[2]:C
-------------------------------------
  Pin max-delay slack:     5420 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[2]_CFG1A_TEST


Path 2255
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:D
-------------------------------------
  Pin max-delay slack:     5408 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]_CFG1A_TEST


Path 2256
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_180_delay[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[1]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[1]:D
-------------------------------------
  Pin max-delay slack:     5326 ps
  Min-delay inserted:       600 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[1]_CFG1A_TEST


Path 2257
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/incr_fuzzy:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/fuzzy:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/fuzzy_0:B
-------------------------------------
  Pin max-delay slack:     5396 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/fuzzy_0_CFG1D_TEST


Path 2258
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_2/R_DATA_1_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[49]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[49]:D
-------------------------------------
  Pin max-delay slack:     5332 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[49]_CFG1C_TEST


Path 2259
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_0/R_DATA_4_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[4]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[4]:D
-------------------------------------
  Pin max-delay slack:     5333 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[4]_CFG1C_TEST


Path 2260
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[21]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[21]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[21]:D
-------------------------------------
  Pin max-delay slack:     5340 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[21]_CFG1C_TEST


Path 2261
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[1]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[7]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[7]:D
-------------------------------------
  Pin max-delay slack:     4332 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[7]_CFG1C_TEST


Path 2262
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[18]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][2]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][2]:D
-------------------------------------
  Pin max-delay slack:     4407 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][2]_CFG1C_TEST


Path 2263
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[14]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][6]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][6]:D
-------------------------------------
  Pin max-delay slack:     4407 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][6]_CFG1C_TEST


Path 2264
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAl10:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAO10II:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAlOOll:B
-------------------------------------
  Pin max-delay slack:     4417 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAlOOll_CFG1A_TEST


Path 2265
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAI10_Z[51]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll[51]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[51]:B
-------------------------------------
  Pin max-delay slack:     4415 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[51]_CFG1C_TEST


Path 2266
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState[0]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[1]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[1]:B
-------------------------------------
  Pin max-delay slack:     4163 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[37]_CFG1A_TEST


Path 2267
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[37]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[37]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[37]:D
-------------------------------------
  Pin max-delay slack:     4345 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[37]_CFG1C_TEST


Path 2268
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[34]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[34]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[34]:D
-------------------------------------
  Pin max-delay slack:     4349 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[34]_CFG1C_TEST


Path 2269
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/holdDat[56]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/sDat[56]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/sDat_18[56]:C
-------------------------------------
  Pin max-delay slack:     4394 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/sDat_18[56]_CFG1C_TEST


Path 2270
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/holdDat[34]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/sDat[34]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/sDat_18[34]:C
-------------------------------------
  Pin max-delay slack:     4417 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/sDat_18[34]_CFG1A_TEST


Path 2271
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk1.awrs/holdDat[36]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk1.awrs/sDat[36]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk1.awrs/sDat_18[36]:C
-------------------------------------
  Pin max-delay slack:     4416 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk1.awrs/sDat_18[36]_CFG1C_TEST


Path 2272
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[36]:CLK
  To: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/raddr_int[2]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/raddr_int[2]:D
-------------------------------------
  Pin max-delay slack:     4335 ps
  Min-delay inserted:       512 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi_io_ctrl_0/raddr_int[2]_CFG1A_TEST


Path 2273
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[35]:CLK
  To: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[1]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[1]:D
-------------------------------------
  Pin max-delay slack:     4406 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[1]_CFG1A_TEST


Path 2274
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/holdDat[60]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat[60]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat_10[60]:B
-------------------------------------
  Pin max-delay slack:     4395 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat_10[60]_CFG1C_TEST


Path 2275
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/IeKz47q1nft6oC667wnup55KbnnFss[6]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/IbsbI6oBxyu49iD8[6]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/IigH2j7xpuBrDBflaHjKhLGGqsu[6]:A
-------------------------------------
  Pin max-delay slack:     4402 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/IigH2j7xpuBrDBflaHjKhLGGqsu[6]_CFG1C_TEST


Path 2276
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_531/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_531/ImCr:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_531/ImCr:D
-------------------------------------
  Pin max-delay slack:     4405 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_531/ImCr_CFG1A_TEST


Path 2277
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/IbsbI6oBxyu49iD8[9]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_539/ImCq:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_539/ImCq:D
-------------------------------------
  Pin max-delay slack:     4404 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_539/ImCq_CFG1A_TEST


Path 2278
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_519/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_519/ImCr:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_519/ImCr:D
-------------------------------------
  Pin max-delay slack:     4399 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_519/ImCr_CFG1A_TEST


Path 2279
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_514/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_514/ImCr:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_514/ImCr:D
-------------------------------------
  Pin max-delay slack:     4405 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_514/ImCr_CFG1A_TEST


Path 2280
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[1]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[1]:D
-------------------------------------
  Pin max-delay slack:     4405 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[1]_CFG1A_TEST


Path 2281
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[110]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[110]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[110]:D
-------------------------------------
  Pin max-delay slack:     4394 ps
  Min-delay inserted:       491 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[110]_CFG1A_TEST


Path 2282
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IwLfh79tkse:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/In37nvAKJmxIss:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/In37nvAKJmxIss:D
-------------------------------------
  Pin max-delay slack:     4406 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/In37nvAKJmxIss_CFG1D_TEST


Path 2283
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[118]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[112]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[112]:D
-------------------------------------
  Pin max-delay slack:     4394 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[112]_CFG1A_TEST


Path 2284
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[26]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_REFCLK_SEL:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vco_phsel_refclk_sel_0_a3:B
-------------------------------------
  Pin max-delay slack:     4405 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vco_phsel_refclk_sel_0_a3_CFG1C_TEST


Path 2285
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[6]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[6]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[6]:D
-------------------------------------
  Pin max-delay slack:     4393 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[6]_CFG1A_TEST


Path 2286
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[7]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[7]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[7]:C
-------------------------------------
  Pin max-delay slack:     4384 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[7]_CFG1A_TEST


Path 2287
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJHegB17[0]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJHegB17[0]:D
-------------------------------------
  Pin max-delay slack:     5416 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Ieq7r9tgFlhcEJHegB17[0]_CFG1D_TEST


Path 2288
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[5]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[5]:D
-------------------------------------
  Pin max-delay slack:     5394 ps
  Min-delay inserted:       685 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[5]_CFG1A_TEST


Path 2289
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[6]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[7]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[7]:D
-------------------------------------
  Pin max-delay slack:     5416 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[7]_CFG1A_TEST


Path 2290
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ic4KvtGmqtBmA:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Iofh8kbrDzwAbc:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Iofh8kbrDzwAbc:D
-------------------------------------
  Pin max-delay slack:     5409 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Iofh8kbrDzwAbc_CFG1D_TEST


Path 2291
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_242/Ilgs[7]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[7]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_242/IxC4mH9Baxr[7]:C
-------------------------------------
  Pin max-delay slack:     5393 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_242/IxC4mH9Baxr[7]_CFG1C_TEST


Path 2292
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_242/Ilgs[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[3]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_242/IxC4mH9Baxr[3]:C
-------------------------------------
  Pin max-delay slack:     5392 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_242/IxC4mH9Baxr[3]_CFG1C_TEST


Path 2293
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_242/Ilgs[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[2]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_242/IxC4mH9Baxr[2]:C
-------------------------------------
  Pin max-delay slack:     5392 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_242/IxC4mH9Baxr[2]_CFG1C_TEST


Path 2294
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_234/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_234/ImCr:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_234/ImCr:D
-------------------------------------
  Pin max-delay slack:     5405 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_234/ImCr_CFG1A_TEST


Path 2295
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_224/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_224/ImCr:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_224/ImCr:D
-------------------------------------
  Pin max-delay slack:     5408 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_224/ImCr_CFG1A_TEST


Path 2296
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/IbsbI6oBxyu49iD8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_214/ImCq:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_214/ImCq:D
-------------------------------------
  Pin max-delay slack:     5346 ps
  Min-delay inserted:       528 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_214/ImCq_CFG1A_TEST


Path 2297
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_176/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_176/ImCr:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_176/ImCr:D
-------------------------------------
  Pin max-delay slack:     5406 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_176/ImCr_CFG1A_TEST


Path 2298
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[39]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[39]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[39]:D
-------------------------------------
  Pin max-delay slack:     5161 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[39]_CFG1C_TEST


Path 2299
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ie7mEFCdyirtcrH30pDA[38]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[93]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/IbcCj0GLviH0Kegu5dD7jEwuADIsd[38]:C
-------------------------------------
  Pin max-delay slack:     5393 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/IbcCj0GLviH0Kegu5dD7jEwuADIsd[38]_CFG1A_TEST


Path 2300
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[39]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[39]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[39]:D
-------------------------------------
  Pin max-delay slack:     5395 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[39]_CFG1C_TEST


Path 2301
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_i_127/Ilgs[30]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ib5ffdmpmxiI8BfsFEqbz8almD[25]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_i_127/IxC4mH9Baxr[30]:C
-------------------------------------
  Pin max-delay slack:     5392 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_i_127/IxC4mH9Baxr[30]_CFG1C_TEST


Path 2302
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[46]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[46]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[46]:D
-------------------------------------
  Pin max-delay slack:     5404 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[46]_CFG1A_TEST


Path 2303
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[28]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[28]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[28]:D
-------------------------------------
  Pin max-delay slack:     5391 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[28]_CFG1A_TEST


Path 2304
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/noise_detect/data_0[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/noise_detect/data_1[0]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/noise_detect/data_1[0]:D
-------------------------------------
  Pin max-delay slack:     5407 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/noise_detect/data_1[0]_CFG1A_TEST


Path 2305
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[71]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[71]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[71]:D
-------------------------------------
  Pin max-delay slack:     5410 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[71]_CFG1A_TEST


Path 2306
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[21]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[21]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[21]:D
-------------------------------------
  Pin max-delay slack:     5385 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[21]_CFG1A_TEST


Path 2307
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/wait_cnt[2]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[8]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_ns_a3[8]:D
-------------------------------------
  Pin max-delay slack:     5403 ps
  Min-delay inserted:       685 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_ns_a3[8]_CFG1A_TEST


Path 2308
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/vref_done:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current[2]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current_ns_o3[2]:B
-------------------------------------
  Pin max-delay slack:     5387 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current_ns_o3[2]_CFG1A_TEST


Path 2309
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/reset_delta:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5[3]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_5.delta_delay_5_7[3]:B
-------------------------------------
  Pin max-delay slack:     5206 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_5.delta_delay_5_7[3]_CFG1D_TEST


Path 2310
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db1_reg:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[1]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_data_bad.data_gone_bad_6_fast[1]:B
-------------------------------------
  Pin max-delay slack:     5425 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_data_bad.data_gone_bad_6_fast[1]_CFG1A_TEST


Path 2311
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_0/R_DATA_5_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[5]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[5]:D
-------------------------------------
  Pin max-delay slack:     5332 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[5]_CFG1C_TEST


Path 2312
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[86]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[22]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[22]:D
-------------------------------------
  Pin max-delay slack:     5404 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[22]_CFG1A_TEST


Path 2313
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[18]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[18]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[18]:D
-------------------------------------
  Pin max-delay slack:     5341 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[18]_CFG1D_TEST


Path 2314
-------------------------------------
From: PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/DFF2:CLK
  To: PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/interrupt_reg1:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/interrupt_reg1_RNO:A
-------------------------------------
  Pin max-delay slack:     4406 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/interrupt_reg1_RNO_CFG1D_TEST


Path 2315
-------------------------------------
From: PCIe_EP_0/sw_debounce_0/switch_debounce[1].deb/DFF2:CLK
  To: PCIe_EP_0/sw_debounce_0/switch_debounce[1].deb/interrupt_reg1:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PCIe_EP_0/sw_debounce_0/switch_debounce[1].deb/interrupt_reg1_RNO:A
-------------------------------------
  Pin max-delay slack:     4406 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PCIe_EP_0/sw_debounce_0/switch_debounce[1].deb/interrupt_reg1_RNO_CFG1D_TEST


Path 2316
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/coredma_size_o[21]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/dma_size[21]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/dma_size_4[21]:A
-------------------------------------
  Pin max-delay slack:     4390 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/dma_size_4[21]_CFG1C_TEST


Path 2317
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/coredma_size_o[0]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/dma_size[0]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/dma_size_4[0]:A
-------------------------------------
  Pin max-delay slack:     4418 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/dma_size_4[0]_CFG1A_TEST


Path 2318
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1lOI/CAXI4DMAOlIlI[3]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAl110I/CAXI4DMAl101I[3]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAl110I/CAXI4DMAl101I_17_iv[3]:C
-------------------------------------
  Pin max-delay slack:     4285 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAl110I/CAXI4DMAl101I_17_iv[3]_CFG1A_TEST


Path 2319
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[3]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[6]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[6]:D
-------------------------------------
  Pin max-delay slack:     4406 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[6]_CFG1A_TEST


Path 2320
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIOIl[26]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_2_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[2]
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_2_2/RAM64x12_PHYS_0/CFG_5:B
-------------------------------------
  Pin max-delay slack:     4144 ps
  Min-delay inserted:       376 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_2_2/RAM64x12_PHYS_0/CFG_5_CFG1C_TEST


Path 2321
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAI10_Z[72]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll[72]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[72]:B
-------------------------------------
  Pin max-delay slack:     4412 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[72]_CFG1A_TEST


Path 2322
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAI10_Z[50]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll[50]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[50]:B
-------------------------------------
  Pin max-delay slack:     4415 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[50]_CFG1C_TEST


Path 2323
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState[0]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[33]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[33]:B
-------------------------------------
  Pin max-delay slack:     4161 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[37]_CFG1A_TEST


Path 2324
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[6]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[2]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[2]:D
-------------------------------------
  Pin max-delay slack:     4407 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[2]_CFG1C_TEST


Path 2325
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/holdDat[68]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat[68]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat_18[68]:C
-------------------------------------
  Pin max-delay slack:     4392 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat_18[68]_CFG1C_TEST


Path 2326
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/holdDat[43]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat[43]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat_18[43]:C
-------------------------------------
  Pin max-delay slack:     4391 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat_18[43]_CFG1C_TEST


Path 2327
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[31]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[21]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[21]:D
-------------------------------------
  Pin max-delay slack:     4388 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[21]_CFG1A_TEST


Path 2328
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[25]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[15]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[15]:D
-------------------------------------
  Pin max-delay slack:     4394 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[15]_CFG1A_TEST


Path 2329
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[14]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[4]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[4]:D
-------------------------------------
  Pin max-delay slack:     4389 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[4]_CFG1A_TEST


Path 2330
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/holdDat[2]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[2]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat_10[2]:C
-------------------------------------
  Pin max-delay slack:     4421 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat_10[2]_CFG1A_TEST


Path 2331
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/sDat[23]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif[0]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif[0]:D
-------------------------------------
  Pin max-delay slack:     4411 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif[0]_CFG1C_TEST


Path 2332
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/cntBinary[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/cntGray[0]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/cntGray_9_0[0]:A
-------------------------------------
  Pin max-delay slack:     5379 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/cntGray_9_0[0]_CFG1A_TEST


Path 2333
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[40]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[3]
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_7:B
-------------------------------------
  Pin max-delay slack:     4148 ps
  Min-delay inserted:       402 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_7_CFG1A_TEST0


Path 2334
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/holdDat[40]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[40]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat_10[40]:C
-------------------------------------
  Pin max-delay slack:     4394 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat_10[40]_CFG1D_TEST


Path 2335
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[37]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[37]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_18[37]:C
-------------------------------------
  Pin max-delay slack:     4392 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_18[37]_CFG1C_TEST


Path 2336
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[36]:CLK
  To: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[2]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[2]:D
-------------------------------------
  Pin max-delay slack:     4402 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[2]_CFG1A_TEST


Path 2337
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntBinary[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntGray[1]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntGray_13[1]:B
-------------------------------------
  Pin max-delay slack:     4419 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntGray_13[0]_CFG1A_TEST


Path 2338
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/cntBinary[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/cntGray[1]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/cntGray[1]:D
-------------------------------------
  Pin max-delay slack:     4341 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/cntGray[1]_CFG1A_TEST


Path 2339
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/cntGray[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_wrCtrl_inst/full:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_wrCtrl_inst/WrCtrl.full_3:B
-------------------------------------
  Pin max-delay slack:     4328 ps
  Min-delay inserted:       365 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_wrCtrl_inst/WrCtrl.full_3_CFG1C_TEST


Path 2340
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState[0]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/nextState_0[0]:B
-------------------------------------
  Pin max-delay slack:     4406 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/nextState_0[0]_CFG1A_TEST


Path 2341
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[36]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/sDat[36]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/sDat_2[36]:B
-------------------------------------
  Pin max-delay slack:     4391 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/sDat_2[36]_CFG1C_TEST


Path 2342
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[38]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[38]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[38]:C
-------------------------------------
  Pin max-delay slack:     4393 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[38]_CFG1C_TEST


Path 2343
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_549/MSC_i_553/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_549/MSC_i_553/ImCr:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_549/MSC_i_553/ImCr:D
-------------------------------------
  Pin max-delay slack:     4403 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_549/MSC_i_553/ImCr_CFG1A_TEST


Path 2344
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/IeKz47q1nft6oC667wnuq8hw6rcax8[4]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/IbsbI6oBxyu49iD8[4]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/IbsbI6oBxyu49iD8[4]:D
-------------------------------------
  Pin max-delay slack:     4403 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/IbsbI6oBxyu49iD8[4]_CFG1A_TEST


Path 2345
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[30]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[30]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[30]:D
-------------------------------------
  Pin max-delay slack:     4264 ps
  Min-delay inserted:       445 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[30]_CFG1A_TEST


Path 2346
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/IeuJ3buLxLtngLx9j8sm[9]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bG7L[9]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/I0myhudjrGBqE3lGtyvCtzyLADEAm7s[9]:A
-------------------------------------
  Pin max-delay slack:     3917 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/I0myhudjrGBqE3lGtyvCtzyLADEAm7s[9]_CFG1D_TEST


Path 2347
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[69]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[69]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[69]:D
-------------------------------------
  Pin max-delay slack:     4402 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[69]_CFG1A_TEST


Path 2348
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[61]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[61]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[61]:D
-------------------------------------
  Pin max-delay slack:     4399 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[61]_CFG1A_TEST


Path 2349
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[24]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[24]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[24]:D
-------------------------------------
  Pin max-delay slack:     4390 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[24]_CFG1A_TEST


Path 2350
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_450/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1uvpuq3gqxIg8xd7yKonc5ikGvnbpze3[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj139I5[2]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj139I5[2]:D
-------------------------------------
  Pin max-delay slack:     4329 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj139Dp[2]_CFG1C_TEST


Path 2351
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[1]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[1]:D
-------------------------------------
  Pin max-delay slack:     4189 ps
  Min-delay inserted:       376 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[1]_CFG1B_TEST


Path 2352
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ip5zr3zyHyh2qzn8Eslkwjnc[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ip5zr3zyHyh2qzn8Eslkwjnc[1]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ip5zr3zyHyh2qzn8Eslkwjnc[1]:D
-------------------------------------
  Pin max-delay slack:     4407 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ip5zr3zyHyh2qzn8Eslkwjnc[1]_CFG1A_TEST


Path 2353
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IG5ybacKp0ehlJkID3[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IG5ybacKp0ehlJkID3[3]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IG5ybacKp0ehlJkID3[3]:D
-------------------------------------
  Pin max-delay slack:     4401 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IG5ybacKp0ehlJkID3[3]_CFG1D_TEST


Path 2354
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/IeD3Fgj1rsL8ip4wmxrJFkr4vrovnc[29]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[29]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[29]:D
-------------------------------------
  Pin max-delay slack:     4393 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[29]_CFG1C_TEST


Path 2355
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[21]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[21]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[21]:D
-------------------------------------
  Pin max-delay slack:     4400 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[21]_CFG1A_TEST


Path 2356
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[14]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[15]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_ns_i_0_a2_0[14]:C
-------------------------------------
  Pin max-delay slack:     4389 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_ns_i_0_a2_0[14]_CFG1A_TEST


Path 2357
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[100]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[100]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[100]:D
-------------------------------------
  Pin max-delay slack:     4383 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[100]_CFG1A_TEST


Path 2358
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current[4]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current_RNO[4]:B
-------------------------------------
  Pin max-delay slack:     4423 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current_RNO[4]_CFG1D_TEST


Path 2359
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[2]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[2]:A
-------------------------------------
  Pin max-delay slack:     4279 ps
  Min-delay inserted:       417 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[2]_CFG1A_TEST


Path 2360
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[9]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:D
-------------------------------------
  Pin max-delay slack:     4405 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]_CFG1A_TEST


Path 2361
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/wrptr[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/wrptr[0]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/wrptr_RNO[0]:B
-------------------------------------
  Pin max-delay slack:     4411 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/wrptr_RNO[0]_CFG1C_TEST


Path 2362
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[113]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/Ic16kyz1sJGLi4Aj1g26Dcj[17]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/Ic16kyz1sJGLi4Aj1g26Dcj[17]:D
-------------------------------------
  Pin max-delay slack:     4392 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/Ic16kyz1sJGLi4Aj1g26Dcj[17]_CFG1D_TEST


Path 2363
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFglEKDJ6HK80rkdkH7[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[152]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[152]:D
-------------------------------------
  Pin max-delay slack:     5338 ps
  Min-delay inserted:       863 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[152]_CFG1A_TEST


Path 2364
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFglEKDJ6HA9eq0wjgr[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[154]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[154]:D
-------------------------------------
  Pin max-delay slack:     5339 ps
  Min-delay inserted:       863 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[154]_CFG1A_TEST


Path 2365
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[0]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[0]:D
-------------------------------------
  Pin max-delay slack:     5402 ps
  Min-delay inserted:       768 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[0]_CFG1A_TEST


Path 2366
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[58]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[21]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[21]:D
-------------------------------------
  Pin max-delay slack:     5390 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[21]_CFG1A_TEST


Path 2367
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[15]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[62]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[62]:D
-------------------------------------
  Pin max-delay slack:     5403 ps
  Min-delay inserted:       491 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[62]_CFG1A_TEST


Path 2368
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[129]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[73]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[73]:D
-------------------------------------
  Pin max-delay slack:     5389 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[73]_CFG1A_TEST


Path 2369
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[128]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[65]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[65]:D
-------------------------------------
  Pin max-delay slack:     5401 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[65]_CFG1A_TEST


Path 2370
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[123]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[25]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[25]:D
-------------------------------------
  Pin max-delay slack:     5402 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[25]_CFG1A_TEST


Path 2371
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_180/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_180/ImCr:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_180/ImCr:D
-------------------------------------
  Pin max-delay slack:     5400 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_180/ImCr_CFG1A_TEST


Path 2372
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[52]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[116]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[116]:D
-------------------------------------
  Pin max-delay slack:     5404 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[116]_CFG1C_TEST


Path 2373
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[65]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[65]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[65]:D
-------------------------------------
  Pin max-delay slack:     5341 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[65]_CFG1D_TEST


Path 2374
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/ImaCJa3GpotDrb[7]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[7]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[7]:D
-------------------------------------
  Pin max-delay slack:     5341 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[7]_CFG1C_TEST


Path 2375
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[40]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[40]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[40]:D
-------------------------------------
  Pin max-delay slack:     5403 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[40]_CFG1A_TEST


Path 2376
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[30]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[30]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[30]:D
-------------------------------------
  Pin max-delay slack:     5410 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[30]_CFG1C_TEST


Path 2377
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[83]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[83]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[83]:D
-------------------------------------
  Pin max-delay slack:     5401 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[83]_CFG1A_TEST


Path 2378
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[31]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[31]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[31]:D
-------------------------------------
  Pin max-delay slack:     5401 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[31]_CFG1A_TEST


Path 2379
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[12]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[12]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[12]:D
-------------------------------------
  Pin max-delay slack:     5401 ps
  Min-delay inserted:       558 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[12]_CFG1A_TEST


Path 2380
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[9]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[9]:D
-------------------------------------
  Pin max-delay slack:     5401 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[9]_CFG1A_TEST


Path 2381
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db0_reg:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[0]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_data_bad.data_gone_bad_6_fast[0]:B
-------------------------------------
  Pin max-delay slack:     5423 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_data_bad.data_gone_bad_6_fast[0]_CFG1A_TEST


Path 2382
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_180_delay[3]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[3]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[3]:D
-------------------------------------
  Pin max-delay slack:     5316 ps
  Min-delay inserted:       746 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[3]_CFG1A_TEST


Path 2383
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_4/R_DATA_4_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[100]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[100]:D
-------------------------------------
  Pin max-delay slack:     5329 ps
  Min-delay inserted:       401 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[100]_CFG1B_TEST


Path 2384
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[80]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[16]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[16]:D
-------------------------------------
  Pin max-delay slack:     5273 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[16]_CFG1D_TEST


Path 2385
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[54]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[22]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[22]:D
-------------------------------------
  Pin max-delay slack:     5337 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[22]_CFG1D_TEST


Path 2386
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[16]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[16]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[16]:D
-------------------------------------
  Pin max-delay slack:     5340 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[16]_CFG1C_TEST


Path 2387
-------------------------------------
From: PCIe_EP_0/sw_debounce_0/switch_debounce[2].deb/DFF2:CLK
  To: PCIe_EP_0/sw_debounce_0/switch_debounce[2].deb/interrupt_reg1:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PCIe_EP_0/sw_debounce_0/switch_debounce[2].deb/interrupt_reg1_RNO:A
-------------------------------------
  Pin max-delay slack:     4406 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PCIe_EP_0/sw_debounce_0/switch_debounce[2].deb/interrupt_reg1_RNO_CFG1D_TEST


Path 2388
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/wdata_o_Z[53]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/holdDat[63]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/holdDat[63]:D
-------------------------------------
  Pin max-delay slack:     4326 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/holdDat[63]_CFG1C_TEST


Path 2389
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/mem_address_o[4]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[4]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[4]:D
-------------------------------------
  Pin max-delay slack:     4392 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[4]_CFG1C_TEST


Path 2390
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/coredma_size_o[8]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/dma_size[8]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/dma_size_4[8]:B
-------------------------------------
  Pin max-delay slack:     4391 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/dma_size_4[8]_CFG1C_TEST


Path 2391
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAllIIl/CAXI4DMAlIOO0_Z[11]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO1IIl/CAXI4DMAOO01l[11]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO1IIl/CAXI4DMAOO01l_RNO[11]:A
-------------------------------------
  Pin max-delay slack:     4414 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO1IIl/CAXI4DMAOO01l_RNO[11]_CFG1C_TEST


Path 2392
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOOO1l_Z[25]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l[25]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l_RNO[25]:C
-------------------------------------
  Pin max-delay slack:     4390 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l_RNO[25]_CFG1C_TEST


Path 2393
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOOlI[9]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[40]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[40]:D
-------------------------------------
  Pin max-delay slack:     4402 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[40]_CFG1A_TEST


Path 2394
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoWrAddr[1]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[1]
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[1]
-------------------------------------
  Pin max-delay slack:     4151 ps
  Min-delay inserted:       396 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP_CFG1A_TEST


Path 2395
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[21]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[21]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[21]:C
-------------------------------------
  Pin max-delay slack:     4280 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[21]_CFG1A_TEST


Path 2396
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState[0]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[34]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[34]:B
-------------------------------------
  Pin max-delay slack:     4161 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[37]_CFG1A_TEST


Path 2397
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[5]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[5]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[5]:D
-------------------------------------
  Pin max-delay slack:     4342 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[5]_CFG1C_TEST


Path 2398
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[9]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[5]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[5]:D
-------------------------------------
  Pin max-delay slack:     4407 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[5]_CFG1C_TEST


Path 2399
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[37]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[37]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[37]:D
-------------------------------------
  Pin max-delay slack:     4403 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[37]_CFG1C_TEST


Path 2400
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[33]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[33]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[33]:D
-------------------------------------
  Pin max-delay slack:     4342 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[33]_CFG1C_TEST


Path 2401
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[2]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[3]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[3]:B
-------------------------------------
  Pin max-delay slack:     4399 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[3]_CFG1A_TEST


Path 2402
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[57]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[47]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[47]:D
-------------------------------------
  Pin max-delay slack:     4401 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[47]_CFG1A_TEST


Path 2403
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[27]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[17]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[17]:D
-------------------------------------
  Pin max-delay slack:     4390 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[17]_CFG1A_TEST


Path 2404
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntBinary[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntGray[1]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntGray_9[1]:B
-------------------------------------
  Pin max-delay slack:     4413 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntGray_9[1]_CFG1D_TEST


Path 2405
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk1.awrs/sDat[56]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[11]
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_11:C
-------------------------------------
  Pin max-delay slack:     4145 ps
  Min-delay inserted:       447 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/CFG_11_CFG1A_TEST0


Path 2406
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[3]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[3]:D
-------------------------------------
  Pin max-delay slack:     4412 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[3]_CFG1C_TEST


Path 2407
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[34]:CLK
  To: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[0]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[0]:D
-------------------------------------
  Pin max-delay slack:     4405 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[0]_CFG1A_TEST


Path 2408
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[60]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/sDat[60]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/sDat_2[60]:B
-------------------------------------
  Pin max-delay slack:     4411 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/sDat_2[60]_CFG1A_TEST


Path 2409
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk2.arrs/holdDat[32]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk2.arrs/sDat[32]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk2.arrs/sDat_2[32]:B
-------------------------------------
  Pin max-delay slack:     4391 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk2.arrs/sDat_2[32]_CFG1C_TEST


Path 2410
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[47]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/sDat[47]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/sDat_2[47]:B
-------------------------------------
  Pin max-delay slack:     4391 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/sDat_2[47]_CFG1C_TEST


Path 2411
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[75]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[0]
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/CFG_1:B
-------------------------------------
  Pin max-delay slack:     4135 ps
  Min-delay inserted:       447 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/CFG_1_CFG1A_TEST0


Path 2412
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpus1BJidLLoBlalmA[143]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[143]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[143]:D
-------------------------------------
  Pin max-delay slack:     4392 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[143]_CFG1C_TEST


Path 2413
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/ICqwA59uED8zLo54D2[4]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf7L[4]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/Ie8Kkks1LqJaiaKkGE7l954sCF68by[4]:A
-------------------------------------
  Pin max-delay slack:     3953 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/Ie8Kkks1LqJaiaKkGE7l954sCF68by[4]_CFG1C_TEST


Path 2414
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/IeKz47q3p5wkbhBrceb92EKAuHf1h8[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlB/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[2]
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlB/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[2]
-------------------------------------
  Pin max-delay slack:     4239 ps
  Min-delay inserted:       398 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlB/RAM64x12_PHYS_0/INST_RAM64x12_IP_CFG1C_TEST0


Path 2415
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[90]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[90]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[90]:D
-------------------------------------
  Pin max-delay slack:     4399 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[90]_CFG1A_TEST


Path 2416
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[76]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[76]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[76]:D
-------------------------------------
  Pin max-delay slack:     4407 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[76]_CFG1A_TEST


Path 2417
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[74]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[74]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[74]:D
-------------------------------------
  Pin max-delay slack:     4399 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[74]_CFG1A_TEST


Path 2418
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[65]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[65]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[65]:D
-------------------------------------
  Pin max-delay slack:     4400 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[65]_CFG1A_TEST


Path 2419
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[37]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[37]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[37]:D
-------------------------------------
  Pin max-delay slack:     4399 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[37]_CFG1A_TEST


Path 2420
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[35]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[35]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[35]:D
-------------------------------------
  Pin max-delay slack:     4389 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[35]_CFG1A_TEST


Path 2421
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[34]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[34]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[34]:D
-------------------------------------
  Pin max-delay slack:     4409 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[34]_CFG1A_TEST


Path 2422
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[28]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[28]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[28]:D
-------------------------------------
  Pin max-delay slack:     4389 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[28]_CFG1A_TEST


Path 2423
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[3]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[3]:D
-------------------------------------
  Pin max-delay slack:     4399 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[3]_CFG1A_TEST


Path 2424
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[7]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_r_req:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_r_req:D
-------------------------------------
  Pin max-delay slack:     4386 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_r_req_CFG1A_TEST


Path 2425
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[13]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[13]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[13]:D
-------------------------------------
  Pin max-delay slack:     4392 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[13]_CFG1A_TEST


Path 2426
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg[5]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[5]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[5]:D
-------------------------------------
  Pin max-delay slack:     4340 ps
  Min-delay inserted:       371 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[5]_CFG1C_TEST


Path 2427
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[3]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_ns_i_i_a3[3]:B
-------------------------------------
  Pin max-delay slack:     4387 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_ns_i_i_a3[3]_CFG1C_TEST


Path 2428
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[7]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[7]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[7]:C
-------------------------------------
  Pin max-delay slack:     4376 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[7]_CFG1A_TEST


Path 2429
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFglEKDJ6Ii8arF6m7c[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[158]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[158]:D
-------------------------------------
  Pin max-delay slack:     5336 ps
  Min-delay inserted:       863 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[158]_CFG1A_TEST


Path 2430
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[0]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[0]:D
-------------------------------------
  Pin max-delay slack:     5401 ps
  Min-delay inserted:       886 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[0]_CFG1A_TEST


Path 2431
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[97]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[75]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[75]:D
-------------------------------------
  Pin max-delay slack:     5401 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[75]_CFG1A_TEST


Path 2432
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[59]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[29]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[29]:D
-------------------------------------
  Pin max-delay slack:     5401 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[29]_CFG1A_TEST


Path 2433
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[49]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[76]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[76]:D
-------------------------------------
  Pin max-delay slack:     5403 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[76]_CFG1A_TEST


Path 2434
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_258/MSC_i_259/Ilgs[52]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[52]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_258/MSC_i_259/IxC4mH9Baxr[52]:A
-------------------------------------
  Pin max-delay slack:     5386 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_258/MSC_i_259/IxC4mH9Baxr[52]_CFG1C_TEST


Path 2435
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_258/MSC_i_259/Ilgs[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[0]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_258/MSC_i_259/IxC4mH9Baxr[0]:A
-------------------------------------
  Pin max-delay slack:     5388 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_258/MSC_i_259/IxC4mH9Baxr[0]_CFG1C_TEST


Path 2436
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[15]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[15]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[15]:D
-------------------------------------
  Pin max-delay slack:     5165 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[15]_CFG1C_TEST


Path 2437
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[36]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[36]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[36]:D
-------------------------------------
  Pin max-delay slack:     5404 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[36]_CFG1A_TEST


Path 2438
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ie7mEFCdyirtcrH30pDA[34]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[89]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/IbcCj0GLviH0Kegu5dD7jEwuADIsd[34]:C
-------------------------------------
  Pin max-delay slack:     5281 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/IbcCj0GLviH0Kegu5dD7jEwuADIsd[34]_CFG1C_TEST


Path 2439
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ie7mEFCdyirtcrH30pDA[16]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[71]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/IbcCj0GLviH0Kegu5dD7jEwuADIsd[16]:C
-------------------------------------
  Pin max-delay slack:     5281 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/IbcCj0GLviH0Kegu5dD7jEwuADIsd[16]_CFG1C_TEST


Path 2440
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ib1lnogyfJnpDJcr:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ij7a1zHkdIzw46Id5sd8bt8nGxx:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IcIHyqDkxfyeEHAmkkGB016:C
-------------------------------------
  Pin max-delay slack:     5243 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IcIHyqDkxfyeEHAmkkGB016_CFG1B_TEST


Path 2441
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/IeKz47q3p5wkbhBrceb92EKAuHf1h8[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/IeKz47q3p5wkbhBrceb92EKAuHf1h8[4]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/Ib9A89CDtmu7CChvEKjik547LDKmDE1FHvgL[4]:B
-------------------------------------
  Pin max-delay slack:     5376 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/Ib9A89CDtmu7CChvEKjik547LDKmDE1FHvgL[4]_CFG1A_TEST


Path 2442
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[95]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[95]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[95]:D
-------------------------------------
  Pin max-delay slack:     5389 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[95]_CFG1A_TEST


Path 2443
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[43]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[43]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[43]:D
-------------------------------------
  Pin max-delay slack:     5401 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[43]_CFG1A_TEST


Path 2444
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[63]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[63]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[63]:D
-------------------------------------
  Pin max-delay slack:     5390 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[63]_CFG1D_TEST


Path 2445
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/rotate_count[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/rotate_count[2]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/rotate_count_RNO[2]:B
-------------------------------------
  Pin max-delay slack:     5377 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/rotate_count_RNO[2]_CFG1A_TEST


Path 2446
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p2_reg[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p2_reg_2[0]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p2_reg_2[0]:D
-------------------------------------
  Pin max-delay slack:     5390 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p2_reg_2[0]_CFG1D_TEST


Path 2447
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[63]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[63]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[63]:D
-------------------------------------
  Pin max-delay slack:     5392 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[63]_CFG1A_TEST


Path 2448
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[47]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[47]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[47]:D
-------------------------------------
  Pin max-delay slack:     5410 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[47]_CFG1C_TEST


Path 2449
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[3]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_ns_i_i_a3[3]:B
-------------------------------------
  Pin max-delay slack:     5409 ps
  Min-delay inserted:       768 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_ns_i_i_a3[3]_CFG1A_TEST


Path 2450
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_180_delay[2]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[2]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[2]:D
-------------------------------------
  Pin max-delay slack:     5320 ps
  Min-delay inserted:       764 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[2]_CFG1A_TEST


Path 2451
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/rdptr[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/rdptr[0]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/rdptr_RNO[0]:B
-------------------------------------
  Pin max-delay slack:     5407 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/rdptr_RNO[0]_CFG1A_TEST


Path 2452
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[88]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[24]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[24]:D
-------------------------------------
  Pin max-delay slack:     5201 ps
  Min-delay inserted:       381 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[24]_CFG1A_TEST


Path 2453
-------------------------------------
From: PCIe_EP_0/sw_debounce_0/switch_debounce[2].deb/interrupt_reg1:CLK
  To: PCIe_EP_0/sw_debounce_0/switch_debounce[2].deb/interrupt_reg2:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PCIe_EP_0/sw_debounce_0/switch_debounce[2].deb/interrupt_reg2:D
-------------------------------------
  Pin max-delay slack:     4400 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PCIe_EP_0/sw_debounce_0/switch_debounce[2].deb/interrupt_reg2_CFG1C_TEST


Path 2454
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[8]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[8]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[8]:D
-------------------------------------
  Pin max-delay slack:     4337 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[8]_CFG1C_TEST


Path 2455
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[10]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[10]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[10]:D
-------------------------------------
  Pin max-delay slack:     4334 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[10]_CFG1B_TEST


Path 2456
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_CLOCK_GEN/xmit_cntr[1]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_CLOCK_GEN/xmit_cntr[3]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]:C
-------------------------------------
  Pin max-delay slack:     4401 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]_CFG1A_TEST


Path 2457
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOOO1l_Z[26]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l[26]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l_RNO[26]:C
-------------------------------------
  Pin max-delay slack:     4389 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l_RNO[26]_CFG1C_TEST


Path 2458
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOOO1l_Z[16]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l[16]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l_RNO[16]:C
-------------------------------------
  Pin max-delay slack:     4409 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l_RNO[16]_CFG1C_TEST


Path 2459
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAI10_Z[116]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll[116]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[116]:B
-------------------------------------
  Pin max-delay slack:     4387 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[116]_CFG1C_TEST


Path 2460
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoWrAddr[3]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[3]
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[3]
-------------------------------------
  Pin max-delay slack:     4142 ps
  Min-delay inserted:       386 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP_CFG1A_TEST0


Path 2461
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[7]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[7]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[7]:D
-------------------------------------
  Pin max-delay slack:     4186 ps
  Min-delay inserted:       461 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[7]_CFG1A_TEST
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[7]_CFG1C_TEST


Path 2462
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[24]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[14]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[14]:D
-------------------------------------
  Pin max-delay slack:     4409 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[14]_CFG1A_TEST


Path 2463
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[3]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO[3]:D
-------------------------------------
  Pin max-delay slack:     5397 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO[3]_CFG1D_TEST


Path 2464
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[3]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[3]:D
-------------------------------------
  Pin max-delay slack:     5404 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[3]_CFG1A_TEST


Path 2465
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[2]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[2]:C
-------------------------------------
  Pin max-delay slack:     5403 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[3]_CFG1A_TEST


Path 2466
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntBinary[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntGray[0]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntGray_9[0]:A
-------------------------------------
  Pin max-delay slack:     4398 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntGray_9[1]_CFG1D_TEST


Path 2467
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/cntBinary[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/cntGray[1]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/cntGray[1]:D
-------------------------------------
  Pin max-delay slack:     5337 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/cntGray[1]_CFG1A_TEST


Path 2468
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[35]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[35]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_10[35]:B
-------------------------------------
  Pin max-delay slack:     4408 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_10[35]_CFG1C_TEST


Path 2469
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[41]:CLK
  To: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[7]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[7]:D
-------------------------------------
  Pin max-delay slack:     4405 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[7]_CFG1A_TEST


Path 2470
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[40]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[40]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[40]:C
-------------------------------------
  Pin max-delay slack:     4324 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[40]_CFG1C_TEST


Path 2471
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[54]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/sDat[54]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/sDat_2[54]:B
-------------------------------------
  Pin max-delay slack:     4387 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/sDat_2[54]_CFG1C_TEST


Path 2472
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[60]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[60]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[60]:C
-------------------------------------
  Pin max-delay slack:     4406 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[60]_CFG1A_TEST


Path 2473
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_net_181
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_net_165
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y

Path 2474
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/MSC_net_280
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/MSC_net_279
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y

Path 2475
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_440/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_440/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_440/MSC_net_300
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_440/MSC_net_299
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y

Path 2476
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/IxC8cfe2fD8[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/IxC8cfe2fD8[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_net_830
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_net_726
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y

Path 2477
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/IwBf3wCAucs[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/IwBf3wCAucs[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_net_829
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_net_694
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y

Path 2478
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_423/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_423/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB8_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_423/MSC_net_280
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_423/MSC_net_279
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y

Path 2479
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/Iewlp1fax8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/Iewlp1fax8[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_508
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_419
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 2480
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_507
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_506
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 2481
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/Iewlp1fax8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/Iewlp1fax8[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_215
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_135
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 2482
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_214
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_213
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 2483
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Iewlp1fax8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Iewlp1fax8[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB3_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_135
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_215
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 2484
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB3_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_214
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_213
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 2485
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Iewlp1fax8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Iewlp1fax8[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_215
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_135
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 2486
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_214
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_213
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 2487
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_net_189
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_net_173
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 2488
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB6_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/MSC_net_268
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/MSC_net_212

Path 2489
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[0]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_net_182
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_net_171
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y

Path 2490
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/IxCyClhqFss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/IxCyClhqFss[0]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB3_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_113
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_212
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 2491
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iftomwp53Fol2JeysCEFsd6jmz84cu[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iftomwp53Fol2JeysCEFsd6jmz84cu[0]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB4_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_net_3911
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_net_1541
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 2492
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntBinary[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntBinary[1]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntBinary_13_Z[1]
      AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/nextGray[1]

Path 2493
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ic4KvtBahALDA[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ic4KvtBahALDA[0]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_net_2170
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_net_1532
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y

Path 2494
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count[0]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/un1_push_count_cry_0_Y_0
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count_Z[0]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y

Path 2495
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/IxCyClhqFss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/IxCyClhqFss[0]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_212
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_113
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 2496
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ic4KvtBahALDA[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ic4KvtBahALDA[0]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_net_2036
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_net_1525
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 2497
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count[0]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/un1_push_count_cry_0_Y_0
      PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count_Z[0]
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 2498
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/IxCyClhqFss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/IxCyClhqFss[0]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_505
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_397
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 2499
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/IxCyClhqFss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/IxCyClhqFss[0]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_212
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_113
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 2500
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1OOI/CAXI4DMAl01OI:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1OOI/CAXI4DMAl01OI:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB15_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1OOI/un1_CAXI4DMAIlOII_1_sqmuxa_0_Z
      CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0_AXI4mslave0_ARREADY


-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 2  
 Total I/O ports improved: 0       
-------------------------------------



-------------------------------------
 Min-delay Repair Report 
-------------------------------------
 Iteration 2  
 Total paths eligible for improvement: 508     
 Total paths improved: 469     
-------------------------------------

Path 1
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[30]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[30]:D
-------------------------------------
Path min-delay slack:       -65 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[30]:C
-------------------------------------
  Pin max-delay slack:     4286 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_34[30]_CFG1A_TEST


Path 2
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/IeD3Fgj1rsL8ip4wmxrJFkr4vrovnc[86]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[86]:D
-------------------------------------
Path min-delay slack:       -46 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[86]:D
-------------------------------------
  Pin max-delay slack:     4474 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[86]_CFG1C_TEST


Path 3
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[108]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[108]:D
-------------------------------------
Path min-delay slack:       -45 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[108]:D
-------------------------------------
  Pin max-delay slack:     5487 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[108]_CFG1A_TEST


Path 4
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[84]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[84]:D
-------------------------------------
Path min-delay slack:       -41 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[84]:D
-------------------------------------
  Pin max-delay slack:     5403 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[84]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[84]_CFG1C_TEST


Path 5
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[27]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[27]:D
-------------------------------------
Path min-delay slack:       -40 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[27]:D
-------------------------------------
  Pin max-delay slack:     5475 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[27]_CFG1A_TEST


Path 6
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[115]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[115]:D
-------------------------------------
Path min-delay slack:       -38 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[115]:D
-------------------------------------
  Pin max-delay slack:     5397 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[115]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[115]_CFG1C_TEST


Path 7
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o_Z[4]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[35]:D
-------------------------------------
Path min-delay slack:       -36 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[35]:D
-------------------------------------
  Pin max-delay slack:     4400 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[35]_CFG1B_TEST


Path 8
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[23]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[23]:D
-------------------------------------
Path min-delay slack:       -31 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[23]:D
-------------------------------------
  Pin max-delay slack:     5382 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[23]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[23]_CFG1C_TEST


Path 9
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6gkd5mpr1zgr[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_284/IhxqC96g7EmKErtx8[1]:D
-------------------------------------
Path min-delay slack:       -30 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_284/IhxqC96g7EmKErtx8[1]:D
-------------------------------------
  Pin max-delay slack:     4455 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_284/IhxqC96g7EmKErtx8[1]_CFG1A_TEST


Path 10
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[17]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[89]:D
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[89]:D
-------------------------------------
  Pin max-delay slack:     5368 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[89]_CFG1A_TEST


Path 11
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[40]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[40]:D
-------------------------------------
Path min-delay slack:       -28 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[40]:D
-------------------------------------
  Pin max-delay slack:     5361 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[40]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[40]_CFG1C_TEST


Path 12
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_254/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_254/ImCr:D
-------------------------------------
Path min-delay slack:       -25 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_254/ImCr:D
-------------------------------------
  Pin max-delay slack:     5356 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_254/ImCr_CFG1A_TEST


Path 13
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[7]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[7]:D
-------------------------------------
Path min-delay slack:       -25 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[7]:D
-------------------------------------
  Pin max-delay slack:     5371 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[7]_CFG1C_TEST


Path 14
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[12]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[12]:D
-------------------------------------
Path min-delay slack:       -24 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[12]:D
-------------------------------------
  Pin max-delay slack:     4303 ps
  Min-delay inserted:       390 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[12]_CFG1A_TEST


Path 15
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[6]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[70]:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_111/Ibsb0Cs3EBG4ccm7[70]:B
-------------------------------------
  Pin max-delay slack:     5230 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_111/Ibsb0Cs3EBG4ccm7[70]_CFG1B_TEST


Path 16
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/IbsbI6oBxyu49iD8[6]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_246/ImCq:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_246/ImCq:D
-------------------------------------
  Pin max-delay slack:     5348 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_246/ImCq_CFG1A_TEST


Path 17
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[88]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[88]:D
-------------------------------------
Path min-delay slack:       -21 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[88]:D
-------------------------------------
  Pin max-delay slack:     5360 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[88]_CFG1C_TEST


Path 18
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_588/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_588/ImCr:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_588/ImCr:D
-------------------------------------
  Pin max-delay slack:     4367 ps
  Min-delay inserted:       371 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_588/ImCr_CFG1C_TEST


Path 19
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[0]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[0]:D
-------------------------------------
  Pin max-delay slack:     5431 ps
  Min-delay inserted:       886 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[0]_CFG1A_TEST


Path 20
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/IbsbI6oBxyu49iD8[6]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_190/ImCq:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_190/ImCq:D
-------------------------------------
  Pin max-delay slack:     5350 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_190/ImCq_CFG1A_TEST


Path 21
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[15]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[15]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[15]:D
-------------------------------------
  Pin max-delay slack:     5352 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[15]_CFG1C_TEST


Path 22
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[114]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[114]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[114]:D
-------------------------------------
  Pin max-delay slack:     5352 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[114]_CFG1C_TEST


Path 23
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/IbsbI6oBxyu49iD8[7]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_160/ImCq:D
-------------------------------------
Path min-delay slack:       -18 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_160/ImCq:D
-------------------------------------
  Pin max-delay slack:     5339 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_160/ImCq_CFG1B_TEST


Path 24
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/IeKz47q1nft6oC667wnup55KbnnFss[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovlC/R_ADDR_1_inst:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovlC/R_ADDR_1_inst:D
-------------------------------------
  Pin max-delay slack:     5348 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovlC/R_ADDR_1_inst_CFG1B_TEST


Path 25
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/IbsbI6oBxyu49iD8[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_165/ImCq:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_165/ImCq:D
-------------------------------------
  Pin max-delay slack:     5340 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_165/ImCq_CFG1B_TEST


Path 26
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[9]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[9]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[9]:D
-------------------------------------
  Pin max-delay slack:     5351 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[9]_CFG1C_TEST


Path 27
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[114]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[18]:D
-------------------------------------
Path min-delay slack:       -17 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[18]:D
-------------------------------------
  Pin max-delay slack:     5351 ps
  Min-delay inserted:       371 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[18]_CFG1C_TEST


Path 28
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/IeKz47q3p5wkbhBrceb91CxlBDrucs[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlA/R_ADDR_2_inst:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlA/R_ADDR_2_inst:D
-------------------------------------
  Pin max-delay slack:     4347 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlA/R_ADDR_2_inst_CFG1A_TEST


Path 29
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/IbsbI6oBxyu49iD8[7]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_192/ImCq:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_192/ImCq:D
-------------------------------------
  Pin max-delay slack:     5345 ps
  Min-delay inserted:       371 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_192/ImCq_CFG1C_TEST


Path 30
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[50]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[50]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[50]:D
-------------------------------------
  Pin max-delay slack:     5176 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[50]_CFG1C_TEST


Path 31
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[5]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[5]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[5]:D
-------------------------------------
  Pin max-delay slack:     5354 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[5]_CFG1C_TEST


Path 32
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_waddr[4]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[4]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[4]:D
-------------------------------------
  Pin max-delay slack:     4358 ps
  Min-delay inserted:       481 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[4]_CFG1A_TEST


Path 33
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[32]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[32]:D
-------------------------------------
Path min-delay slack:       -16 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[32]:D
-------------------------------------
  Pin max-delay slack:     4191 ps
  Min-delay inserted:       367 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[32]_CFG1A_TEST


Path 34
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[2]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[2]:D
-------------------------------------
  Pin max-delay slack:     5348 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[2]_CFG1C_TEST


Path 35
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[72]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[72]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[72]:D
-------------------------------------
  Pin max-delay slack:     5350 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[72]_CFG1C_TEST


Path 36
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[24]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[24]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[24]:D
-------------------------------------
  Pin max-delay slack:     4352 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[24]_CFG1D_TEST


Path 37
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[37]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[37]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_18[37]:C
-------------------------------------
  Pin max-delay slack:     4424 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat_18[37]_CFG1A_TEST


Path 38
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_212/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_212/ImCr:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_212/ImCr:D
-------------------------------------
  Pin max-delay slack:     5412 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_212/ImCr_CFG1A_TEST


Path 39
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_193/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_193/ImCr:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_193/ImCr:D
-------------------------------------
  Pin max-delay slack:     5412 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_193/ImCr_CFG1A_TEST


Path 40
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5y8Bz1AueKtpx73gJKz7C0gm0Ln[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[1]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqso34geo5kGoIqt05lfff16i0uKgu[1]:B
-------------------------------------
  Pin max-delay slack:     5417 ps
  Min-delay inserted:       521 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznqso34geo5kGoIqt05lfff16i0uKgu[1]_CFG1A_TEST


Path 41
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_217/Ilgs[32]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IbxnlCJf1BjoGohz[0]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_217/IxC4mH9Baxr[32]:A
-------------------------------------
  Pin max-delay slack:     5416 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_217/IxC4mH9Baxr[32]_CFG1A_TEST


Path 42
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAllIIl/CAXI4DMAO011l_Z[1]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAl0lll[0]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAO1lll[0]:B
-------------------------------------
  Pin max-delay slack:     4414 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAO1lll[0]_CFG1C_TEST


Path 43
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAI10_Z[68]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll[68]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[68]:B
-------------------------------------
  Pin max-delay slack:     4418 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[68]_CFG1A_TEST


Path 44
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[35]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[35]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[35]:D
-------------------------------------
  Pin max-delay slack:     4343 ps
  Min-delay inserted:       546 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[35]_CFG1A_TEST


Path 45
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk2.arrs/holdDat[38]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk2.arrs/sDat[38]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk2.arrs/sDat_2[38]:B
-------------------------------------
  Pin max-delay slack:     4418 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk2.arrs/sDat_2[38]_CFG1C_TEST


Path 46
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/IeKz47q1nft6oC667wnuq8hw6rcax8[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/IbsbI6oBxyu49iD8[0]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/IigH2j7xpuBrDBflaHjKhLGGqsu[0]:A
-------------------------------------
  Pin max-delay slack:     4384 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/IigH2j7xpuBrDBflaHjKhLGGqsu[0]_CFG1C_TEST


Path 47
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[91]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[91]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[91]:D
-------------------------------------
  Pin max-delay slack:     5393 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[91]_CFG1A_TEST


Path 48
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/IeKz47q1nft6oC667wnuq8hw6rcax8[5]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/IbsbI6oBxyu49iD8[5]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/IigH2j7xpuBrDBflaHjKhLGGqsu[5]:A
-------------------------------------
  Pin max-delay slack:     4402 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/IigH2j7xpuBrDBflaHjKhLGGqsu[5]_CFG1C_TEST


Path 49
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[35]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[95]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[95]:D
-------------------------------------
  Pin max-delay slack:     5397 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[95]_CFG1A_TEST


Path 50
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_202/MSC_i_203/IcJqK4uyxxKJcws1GfJwFLsDr8zL7tjsz:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I60e5yJ9H3q6yyLx5KrdmklixDiCr3bkLK7Llzg8m:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_202/MSC_i_203/Iru7G8uj8nzLeLgwt6rnt4434uHmwfccA4efnEzhHKmc:A
-------------------------------------
  Pin max-delay slack:     5404 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_202/MSC_i_203/Iru7G8uj8nzLeLgwt6rnt4434uHmwfccA4efnEzhHKmc_CFG1A_TEST


Path 51
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[18]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[18]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[18]:D
-------------------------------------
  Pin max-delay slack:     5167 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[18]_CFG1C_TEST


Path 52
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/coredma_size_o[21]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/dma_size[21]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/dma_size_4[21]:B
-------------------------------------
  Pin max-delay slack:     4393 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/dma_size_4[21]_CFG1C_TEST0


Path 53
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAllIIl/CAXI4DMAlIOO0_Z[9]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO1IIl/CAXI4DMAOO01l[9]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO1IIl/CAXI4DMAOO01l_RNO[9]:A
-------------------------------------
  Pin max-delay slack:     4412 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO1IIl/CAXI4DMAOO01l_RNO[9]_CFG1A_TEST


Path 54
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAllIIl/CAXI4DMAIl11l_Z[11]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO1IIl/CAXI4DMAOO01l[11]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO1IIl/CAXI4DMAOO01l_RNO[11]:B
-------------------------------------
  Pin max-delay slack:     4414 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO1IIl/CAXI4DMAOO01l_RNO[11]_CFG1A_TEST


Path 55
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIOIl[1]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_3_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[1]
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_3_0/RAM64x12_PHYS_0/CFG_3:B
-------------------------------------
  Pin max-delay slack:     4145 ps
  Min-delay inserted:       377 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_3_0/RAM64x12_PHYS_0/CFG_3_CFG1A_TEST


Path 56
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/IeKz47q3p5wkbhBrceb92EKAuHf1h8[4]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlB/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[4]
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlB/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[4]
-------------------------------------
  Pin max-delay slack:     4214 ps
  Min-delay inserted:       398 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlB/RAM64x12_PHYS_0/INST_RAM64x12_IP_CFG1C_TEST1


Path 57
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/IbsbI6oBxyu49iD8[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_213/ImCq:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_213/ImCq:D
-------------------------------------
  Pin max-delay slack:     5344 ps
  Min-delay inserted:       528 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_213/ImCq_CFG1A_TEST


Path 58
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[5]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[5]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[5]:D
-------------------------------------
  Pin max-delay slack:     5170 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[5]_CFG1C_TEST


Path 59
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[21]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][5]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][5]:D
-------------------------------------
  Pin max-delay slack:     4271 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][5]_CFG1C_TEST


Path 60
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[44]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[44]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_10[44]:B
-------------------------------------
  Pin max-delay slack:     4411 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_10[44]_CFG1A_TEST


Path 61
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/IeKz47q1nft6oC667wnup55KbnnFss[5]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/IbsbI6oBxyu49iD8[4]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/IigH2j7xpuBrDBflaHjKhLGGqsu[4]:B
-------------------------------------
  Pin max-delay slack:     4397 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/IigH2j7xpuBrDBflaHjKhLGGqsu[4]_CFG1C_TEST


Path 62
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[109]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[109]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[109]:D
-------------------------------------
  Pin max-delay slack:     4411 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[109]_CFG1A_TEST


Path 63
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[80]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[66]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[66]:D
-------------------------------------
  Pin max-delay slack:     5401 ps
  Min-delay inserted:       877 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[66]_CFG1A_TEST


Path 64
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[16]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[70]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[70]:D
-------------------------------------
  Pin max-delay slack:     5402 ps
  Min-delay inserted:       877 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[70]_CFG1A_TEST


Path 65
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ie7mEFCdyirtcrH30pDA[22]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[77]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/IbcCj0GLviH0Kegu5dD7jEwuADIsd[22]:C
-------------------------------------
  Pin max-delay slack:     5280 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/IbcCj0GLviH0Kegu5dD7jEwuADIsd[22]_CFG1C_TEST


Path 66
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOI10l_Z[26]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l[26]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l_RNO[26]:A
-------------------------------------
  Pin max-delay slack:     4392 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l_RNO[26]_CFG1A_TEST


Path 67
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[9]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[3]
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/CFG_7:B
-------------------------------------
  Pin max-delay slack:     4149 ps
  Min-delay inserted:       402 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/CFG_7_CFG1A_TEST


Path 68
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[10]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[4]
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/CFG_9:B
-------------------------------------
  Pin max-delay slack:     4145 ps
  Min-delay inserted:       402 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/CFG_9_CFG1A_TEST


Path 69
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[1]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[1]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[1]:B
-------------------------------------
  Pin max-delay slack:     4407 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_34[1]_CFG1C_TEST


Path 70
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/IeKz47q1nft6oC667wnuq8hw6rcax8[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/IbsbI6oBxyu49iD8[1]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/IigH2j7xpuBrDBflaHjKhLGGqsu[1]:B
-------------------------------------
  Pin max-delay slack:     4376 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/IigH2j7xpuBrDBflaHjKhLGGqsu[1]_CFG1A_TEST


Path 71
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/IeKz47q1nft6oC667wnup55KbnnFss[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/IbsbI6oBxyu49iD8[0]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/IigH2j7xpuBrDBflaHjKhLGGqsu[0]:A
-------------------------------------
  Pin max-delay slack:     4402 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/IigH2j7xpuBrDBflaHjKhLGGqsu[0]_CFG1A_TEST


Path 72
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/IeKz47q1nft6oC667wnup55KbnnFss[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/IbsbI6oBxyu49iD8[2]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/IbzoinDnrGHaqvJLdiqvkeAtJe[2]:A
-------------------------------------
  Pin max-delay slack:     4400 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/IbzoinDnrGHaqvJLdiqvkeAtJe[2]_CFG1C_TEST


Path 73
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[28]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[28]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[28]:D
-------------------------------------
  Pin max-delay slack:     4401 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[28]_CFG1C_TEST


Path 74
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/ImaIxsiHGe9kH7[12]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[12]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[12]:D
-------------------------------------
  Pin max-delay slack:     4400 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpuplncFC7JFJzfaxr[12]_CFG1C_TEST


Path 75
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/ICqwA59uED8zLo54D2[12]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf7L[12]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/Ie8Kkks1LqJaiaKkGE7l954sFo3Cr0[12]:A
-------------------------------------
  Pin max-delay slack:     3932 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/Ie8Kkks1LqJaiaKkGE7l954sFo3Cr0[12]_CFG1D_TEST


Path 76
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[62]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[62]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[62]:D
-------------------------------------
  Pin max-delay slack:     4398 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[62]_CFG1A_TEST


Path 77
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[22]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[22]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[22]:D
-------------------------------------
  Pin max-delay slack:     4407 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[22]_CFG1A_TEST


Path 78
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/MSC_i_453/ImCr:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_456/ImCt:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_456/Ih2er7d:A
-------------------------------------
  Pin max-delay slack:     4411 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_456/Ih2er7d_CFG1A_TEST0


Path 79
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_450/Ib9yakcc0A5BtJsFdpkkr3bv8s[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_324/IhxqC96g7EmKErtx8[0]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_324/IhxqC96g7EmKErtx8[0]:D
-------------------------------------
  Pin max-delay slack:     4326 ps
  Min-delay inserted:       417 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_324/IhxqC96g7EmKErtx8[0]_CFG1A_TEST


Path 80
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/Iiry480Io8xGhJo8s[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/Iiry480Io8xGhJo8s[1]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/IeJIDzDdgJpI0bKc25HC[1]:A
-------------------------------------
  Pin max-delay slack:     4408 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/IeJIDzDdgJpI0bKc25HC[1]_CFG1D_TEST


Path 81
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IdEmlJnFss[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib8dE97og0laypIdi1uwaDox8q[0]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib8dE97og0laypIdi1uwaDox8q[0]:D
-------------------------------------
  Pin max-delay slack:     4380 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib8dE97og0laypIdi1uwaDox8q[0]_CFG1A_TEST


Path 82
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib4yyFnnED4Hv2Dy[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib4yyFnnED4Hv2Dy[2]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib4yyFnnED4Hv2Dy[2]:D
-------------------------------------
  Pin max-delay slack:     4403 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib4yyFnnED4Hv2Dy[2]_CFG1A_TEST


Path 83
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[2]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[2]:D
-------------------------------------
  Pin max-delay slack:     4399 ps
  Min-delay inserted:       572 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[2]_CFG1A_TEST


Path 84
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/I2nt4ykoqapjxcverAK3d[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/I2nt4ykoqapjxcverAK3d[2]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_i_426/Ihmi2Kwk6vLKjDh0nEma4iaDxijffkJH8w8i1uuge6ek7Grz9AylwkIabsrw:B
-------------------------------------
  Pin max-delay slack:     4414 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_i_426/Ihmi2Kwk6vLKjDh0nEma4iaDxijffkJH8w8i1uuge6ek7Grz9AylwkIabsrw_CFG1A_TEST


Path 85
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[52]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[100]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[100]:D
-------------------------------------
  Pin max-delay slack:     4402 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[100]_CFG1A_TEST


Path 86
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[1]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[1]:D
-------------------------------------
  Pin max-delay slack:     4388 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[1]_CFG1A_TEST


Path 87
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IHu28hB9Fg0iogtrIGcBG8lCHzgs[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CS_N_P0_OUT:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9meolFEet16[0]:C
-------------------------------------
  Pin max-delay slack:     4379 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9meolFEet16[0]_CFG1A_TEST


Path 88
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[1].VALID_GATE_COUNTER[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[1].VALID_GATE_COUNTER[5]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[1].VALID_GATE_COUNTER_RNO[5]:D
-------------------------------------
  Pin max-delay slack:     4384 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[1].VALID_GATE_COUNTER_RNO[5]_CFG1D_TEST


Path 89
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/noise_detect/data_0[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/noise_detect/data_1[0]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/noise_detect/data_1[0]:D
-------------------------------------
  Pin max-delay slack:     4401 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/noise_detect/data_1[0]_CFG1A_TEST


Path 90
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[98]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[98]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[98]:D
-------------------------------------
  Pin max-delay slack:     4389 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[98]_CFG1D_TEST


Path 91
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[68]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[68]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[68]:D
-------------------------------------
  Pin max-delay slack:     4395 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[68]_CFG1A_TEST


Path 92
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[67]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[67]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[67]:D
-------------------------------------
  Pin max-delay slack:     4403 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[67]_CFG1D_TEST


Path 93
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[29]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[29]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[29]:D
-------------------------------------
  Pin max-delay slack:     4397 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[29]_CFG1D_TEST


Path 94
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[118]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[118]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[118]:D
-------------------------------------
  Pin max-delay slack:     4383 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[118]_CFG1D_TEST


Path 95
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[2]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[2]:D
-------------------------------------
  Pin max-delay slack:     4387 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[2]_CFG1A_TEST


Path 96
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/count[1]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/count_4[1]:C
-------------------------------------
  Pin max-delay slack:     4372 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/count_4[1]_CFG1A_TEST


Path 97
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/count[0]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/count_4[0]:C
-------------------------------------
  Pin max-delay slack:     4373 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/count_4[1]_CFG1A_TEST


Path 98
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/hold_fifo_block_cnt[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_Lane_Fifo_Protect_current[0]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_Lane_Fifo_Protect_current_ns_0[0]:D
-------------------------------------
  Pin max-delay slack:     4379 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_Lane_Fifo_Protect_current_ns_0[0]_CFG1D_TEST


Path 99
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_valid:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dfi_rddata_valid_reg:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dfi_rddata_valid_reg:D
-------------------------------------
  Pin max-delay slack:     4329 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dfi_rddata_valid_reg_CFG1D_TEST


Path 100
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5zglFxrgoiJfKnyu9J7y9e9eFA3[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/I57qFFDfGClAw8wHi9hv8oBd5zcqLHuLvJlhFA8KBJF00jaz3jJ[1]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznq3EohKkq0C30zpsEmJJJ90Liuf01A[1]:B
-------------------------------------
  Pin max-delay slack:     5406 ps
  Min-delay inserted:       521 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/IsBzLIqdx1LFigka73844LFznq3EohKkq0C30zpsEmJJJ90Liuf01A[1]_CFG1A_TEST


Path 101
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[5]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[5]:D
-------------------------------------
  Pin max-delay slack:     5203 ps
  Min-delay inserted:       359 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[5]_CFG1B_TEST


Path 102
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_109/MSC_i_110/ImCr:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/If3J2gh1KcDJA5vxxriK8d9y9fgmtuqmBh8grLJc:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/If3J2gh1KcDJA5vxxriK8d9y9fgmtuqmBh8grLJc:D
-------------------------------------
  Pin max-delay slack:     5401 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/If3J2gh1KcDJA5vxxriK8d9y9fgmtuqmBh8grLJc_CFG1A_TEST


Path 103
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/If3J2gh1KcDJA5vxxriK8d9y9fgmtuqmBh8grLJc:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ida6qLJcB7kpiI7FLw63Fx7:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_105/Iqd2056oFbhaL4u5JiJLnori:B
-------------------------------------
  Pin max-delay slack:     5403 ps
  Min-delay inserted:       642 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_105/Iqd2056oFbhaL4u5JiJLnori_CFG1A_TEST


Path 104
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[51]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[92]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[92]:D
-------------------------------------
  Pin max-delay slack:     5402 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[92]_CFG1D_TEST


Path 105
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[101]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[107]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[107]:D
-------------------------------------
  Pin max-delay slack:     5409 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[107]_CFG1A_TEST


Path 106
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/Ie58eci1h8[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/Ie58eci1h8[3]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/Ib40EChGm2gzHvgL[3]:C
-------------------------------------
  Pin max-delay slack:     5400 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/Ib40EChGm2gzHvgL[3]_CFG1A_TEST


Path 107
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[13]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[13]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[13]:D
-------------------------------------
  Pin max-delay slack:     5401 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[13]_CFG1C_TEST


Path 108
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[16]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[16]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[16]:D
-------------------------------------
  Pin max-delay slack:     5158 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[16]_CFG1C_TEST


Path 109
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_i_127/IofacnKxvkIecs[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_i_127/IofacnKxvkIecs[1]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_i_127/IofacnKxvkIecs[1]:D
-------------------------------------
  Pin max-delay slack:     5403 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_i_127/IofacnKxvkIecs[1]_CFG1A_TEST


Path 110
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[96]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[96]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[96]:D
-------------------------------------
  Pin max-delay slack:     5401 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[96]_CFG1A_TEST


Path 111
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[94]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[94]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[94]:D
-------------------------------------
  Pin max-delay slack:     5386 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[94]_CFG1A_TEST


Path 112
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[73]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[73]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[73]:D
-------------------------------------
  Pin max-delay slack:     5388 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[73]_CFG1A_TEST


Path 113
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/Ih4p8srEpJBbzGII7[12]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/Ieq2lehK8b[4]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/Ieq2lehK8b[4]:D
-------------------------------------
  Pin max-delay slack:     5402 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/Ieq2lehK8b[4]_CFG1D_TEST


Path 114
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[79]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[79]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[79]:D
-------------------------------------
  Pin max-delay slack:     5387 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[79]_CFG1A_TEST


Path 115
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[68]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[68]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[68]:D
-------------------------------------
  Pin max-delay slack:     5402 ps
  Min-delay inserted:       826 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[68]_CFG1A_TEST


Path 116
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/wait_cnt[2]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[8]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_ns_a3[8]:D
-------------------------------------
  Pin max-delay slack:     5381 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_ns_a3[8]_CFG1A_TEST


Path 117
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/move_safe_counter[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/move_safe_counter[1]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/move_safe_counter_RNO[1]:A
-------------------------------------
  Pin max-delay slack:     5375 ps
  Min-delay inserted:       491 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/move_safe_counter_RNO[1]_CFG1A_TEST


Path 118
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_3[3]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps180_3_lt_low180:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_steps180_3_lt_low180_next:B
-------------------------------------
  Pin max-delay slack:     5378 ps
  Min-delay inserted:       768 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_steps180_3_lt_low180_next_CFG1A_TEST


Path 119
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[5]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[5]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[5]:C
-------------------------------------
  Pin max-delay slack:     5396 ps
  Min-delay inserted:       624 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[5]_CFG1A_TEST


Path 120
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_4/R_DATA_2_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[98]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[98]:D
-------------------------------------
  Pin max-delay slack:     5329 ps
  Min-delay inserted:       528 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[98]_CFG1A_TEST


Path 121
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_2/R_DATA_5_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[53]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[53]:D
-------------------------------------
  Pin max-delay slack:     5324 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[53]_CFG1C_TEST


Path 122
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/empty:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/LANE_CTRL/dfi_rddata_valid:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/LANE_CTRL/read_FIFO_en_0_o2:A
-------------------------------------
  Pin max-delay slack:     5053 ps
  Min-delay inserted:       877 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/LANE_CTRL/read_FIFO_en_0_o2_CFG1A_TEST


Path 123
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[83]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[19]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[19]:D
-------------------------------------
  Pin max-delay slack:     5399 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[19]_CFG1C_TEST


Path 124
-------------------------------------
From: PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/DFF2:CLK
  To: PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/interrupt_reg1:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/interrupt_reg1_RNO:A
-------------------------------------
  Pin max-delay slack:     4257 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/interrupt_reg1_RNO_CFG1D_TEST


Path 125
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/coredma_size_o[10]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/dma_size[10]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/dma_size_4[10]:A
-------------------------------------
  Pin max-delay slack:     4384 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/dma_size_4[10]_CFG1C_TEST


Path 126
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[4]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx_byte[4]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx_byte[4]:D
-------------------------------------
  Pin max-delay slack:     4399 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx_byte[4]_CFG1A_TEST


Path 127
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/receive_full_int:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/genblk1.RXRDY:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/genblk1.RXRDY:D
-------------------------------------
  Pin max-delay slack:     4386 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/genblk1.RXRDY_CFG1A_TEST


Path 128
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1OOI/CAXI4DMAl01OI:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1OOI/CAXI4DMAl10OI[6]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1OOI/CAXI4DMAl10OI_ns[6]:D
-------------------------------------
  Pin max-delay slack:     4408 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1OOI/CAXI4DMAl10OI_ns[6]_CFG1D_TEST


Path 129
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[6]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[0]
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/CFG_1:B
-------------------------------------
  Pin max-delay slack:     4152 ps
  Min-delay inserted:       402 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/CFG_1_CFG1A_TEST


Path 130
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[31]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[31]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[31]:D
-------------------------------------
  Pin max-delay slack:     4340 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[31]_CFG1A_TEST


Path 131
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[2].mstctrl/trnscon/genblk3[0].openTransVec[0][0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[2].mstctrl/trnscon/genblk3[0].activeThreadMask[0]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[2].mstctrl/trnscon/genblk3[0].openTransVec[0]_RNIU0LK2[0]:B
-------------------------------------
  Pin max-delay slack:     3798 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[2].mstctrl/trnscon/genblk3[0].openTransVec[0]_RNIU0LK2[0]_CFG1C_TEST


Path 132
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[61]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[51]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[51]:D
-------------------------------------
  Pin max-delay slack:     4344 ps
  Min-delay inserted:       367 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[51]_CFG1B_TEST


Path 133
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/holdDat[54]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[54]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat_10[54]:A
-------------------------------------
  Pin max-delay slack:     4407 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat_10[54]_CFG1A_TEST


Path 134
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/holdDat[31]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/sDat[31]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/sDat_18[31]:C
-------------------------------------
  Pin max-delay slack:     4408 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/sDat_18[31]_CFG1C_TEST


Path 135
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[2]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[3]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO[3]:B
-------------------------------------
  Pin max-delay slack:     4394 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO[3]_CFG1A_TEST


Path 136
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[61]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[61]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_10[61]:B
-------------------------------------
  Pin max-delay slack:     4405 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_10[61]_CFG1A_TEST


Path 137
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[36]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[36]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_18[36]:C
-------------------------------------
  Pin max-delay slack:     4384 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_18[36]_CFG1C_TEST


Path 138
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/holdDat[32]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat[32]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat_10[32]:B
-------------------------------------
  Pin max-delay slack:     4404 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat_10[32]_CFG1A_TEST


Path 139
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[41]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/sDat[41]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/sDat_2[41]:B
-------------------------------------
  Pin max-delay slack:     4384 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/sDat_2[41]_CFG1A_TEST


Path 140
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_597/MSC_i_598/MSC_i_599/IofacnKxvkIecs[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_597/MSC_i_598/MSC_i_599/IofacnKxvkIecs[1]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_597/MSC_i_598/MSC_i_599/IofacnKxvkIecs[1]:D
-------------------------------------
  Pin max-delay slack:     4387 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_597/MSC_i_598/MSC_i_599/IofacnKxvkIecs[1]_CFG1D_TEST


Path 141
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_582/Ilgs[123]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/IcBx3Bcbt8ntiIpG0i5j9na[123]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_582/IxC4mH9Baxr[123]:C
-------------------------------------
  Pin max-delay slack:     4405 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_582/IxC4mH9Baxr[123]_CFG1C_TEST


Path 142
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/IbsbI6oBxyu49iD8[4]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_562/ImCq:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_562/ImCq:D
-------------------------------------
  Pin max-delay slack:     4398 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_562/ImCq_CFG1A_TEST


Path 143
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_556/Ilgs[42]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IbxnlCJf1BjoGohz[10]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_556/IxC4mH9Baxr[42]:A
-------------------------------------
  Pin max-delay slack:     4380 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_556/IxC4mH9Baxr[42]_CFG1C_TEST


Path 144
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_474/MSC_i_475/I0yi97E2txCvwjxkHfznFGzstpvaD8m[4]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_474/MSC_i_475/I0yi97E2txCvwjxkHfznFGzsvu1nmJj:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_474/MSC_i_475/IqbEHpJ4D5hozC96aH51BIGk6hgHhIFLx85H0ECue3FtAcsCG528e0AIbdFlwi0Kc5I5E4Dl2I5IF[4]:C
-------------------------------------
  Pin max-delay slack:     4381 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_474/MSC_i_475/IqbEHpJ4D5hozC96aH51BIGk6hgHhIFLx85H0ECue3FtAcsCG528e0AIbdFlwi0Kc5I5E4Dl2I5IF[4]_CFG1A_TEST


Path 145
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I12jpus1BJidLLoBlalmA[141]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[141]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[141]:D
-------------------------------------
  Pin max-delay slack:     4384 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/If91aprtDwKqKd2yvjEf5K8GE8s48b[141]_CFG1C_TEST


Path 146
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_446/I57qFFDfGClAw8wHi9hv8oBd5y8Bz1AueKtpx73gJKz7C0gm0Ln:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_446/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_446/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3:D
-------------------------------------
  Pin max-delay slack:     4399 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_446/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3_CFG1A_TEST


Path 147
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[0]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[0]:D
-------------------------------------
  Pin max-delay slack:     4398 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[0]_CFG1A_TEST


Path 148
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[63]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[61]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[61]:D
-------------------------------------
  Pin max-delay slack:     4399 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[61]_CFG1A_TEST


Path 149
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[134]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[113]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[113]:D
-------------------------------------
  Pin max-delay slack:     4399 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[113]_CFG1A_TEST


Path 150
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[114]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[80]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[80]:D
-------------------------------------
  Pin max-delay slack:     4398 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[80]_CFG1A_TEST


Path 151
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/rotate_count[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/rotate_count[2]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/rotate_count_RNO[2]:B
-------------------------------------
  Pin max-delay slack:     4395 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/rotate_count_RNO[2]_CFG1A_TEST


Path 152
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/rotate_count[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[9]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_ns_i_i_a2[9]:A
-------------------------------------
  Pin max-delay slack:     4396 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/rotate_count_RNO[2]_CFG1A_TEST


Path 153
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[7]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/current_state[2]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state_ns[2]:B
-------------------------------------
  Pin max-delay slack:     4389 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state_ns[2]_CFG1A_TEST


Path 154
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[6]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[8]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_RNO[8]:C
-------------------------------------
  Pin max-delay slack:     4406 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_RNO[8]_CFG1A_TEST


Path 155
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/data_1[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dqsw270_flag_reg:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/flag:B
-------------------------------------
  Pin max-delay slack:     3209 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/flag_CFG1A_TEST


Path 156
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[62]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[62]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[62]:D
-------------------------------------
  Pin max-delay slack:     4388 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[62]_CFG1C_TEST


Path 157
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[61]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[61]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[61]:D
-------------------------------------
  Pin max-delay slack:     4397 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[61]_CFG1D_TEST


Path 158
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[5]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[5]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[5]:D
-------------------------------------
  Pin max-delay slack:     4394 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[5]_CFG1C_TEST


Path 159
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[58]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[58]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[58]:D
-------------------------------------
  Pin max-delay slack:     4390 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[58]_CFG1D_TEST


Path 160
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[51]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[51]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[51]:D
-------------------------------------
  Pin max-delay slack:     4388 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[51]_CFG1A_TEST


Path 161
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[35]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[35]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[35]:D
-------------------------------------
  Pin max-delay slack:     4383 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[35]_CFG1A_TEST


Path 162
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_180_delay[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_answer[0]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_answer[0]:D
-------------------------------------
  Pin max-delay slack:     4330 ps
  Min-delay inserted:       401 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_answer[0]_CFG1D_TEST


Path 163
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[10]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:D
-------------------------------------
  Pin max-delay slack:     4400 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]_CFG1C_TEST


Path 164
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[0]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[0]:D
-------------------------------------
  Pin max-delay slack:     4398 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[0]_CFG1D_TEST


Path 165
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/IumBAhj8bsf:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/ImawrF2FxIyyDu:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/IekuGGsKcklfrj85uImp:A
-------------------------------------
  Pin max-delay slack:     5387 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/IekuGGsKcklfrj85uImp_CFG1A_TEST


Path 166
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/IcycpiIxv5pd6JEbxuip52B:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/IwyuE6qtcFD7i2uvkI73e:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/IcycpiIxv5pd6JD3bkotlgy:B
-------------------------------------
  Pin max-delay slack:     5413 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/IcycpiIxv5pd6JD3bkotlgy_CFG1A_TEST


Path 167
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[19]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[20]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[20]:D
-------------------------------------
  Pin max-delay slack:     5398 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[20]_CFG1A_TEST


Path 168
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrb[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[4]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[4]:D
-------------------------------------
  Pin max-delay slack:     5399 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/IxjbK2BHrIyHg6L1hoxrc[4]_CFG1A_TEST


Path 169
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/IeKz47q1nft6oC667wnup55KbnnFss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/IbsbI6oBxyu49iD8[0]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/IigH2j7xpuBrDBflaHjKhLGGqsu[0]:A
-------------------------------------
  Pin max-delay slack:     5395 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/IigH2j7xpuBrDBflaHjKhLGGqsu[0]_CFG1A_TEST


Path 170
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_152/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_152/ImCr:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_152/ImCr:D
-------------------------------------
  Pin max-delay slack:     5396 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_152/ImCr_CFG1C_TEST


Path 171
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[60]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[60]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[60]:D
-------------------------------------
  Pin max-delay slack:     5286 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[60]_CFG1C_TEST


Path 172
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/ImaIxsiHGe9kH7[13]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpuplncFC7JFJzfaxr[13]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpuplncFC7JFJzfaxr[13]:D
-------------------------------------
  Pin max-delay slack:     5326 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpuplncFC7JFJzfaxr[13]_CFG1C_TEST


Path 173
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/ImaCJa3GpotDrb[5]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[5]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[5]:D
-------------------------------------
  Pin max-delay slack:     5332 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[5]_CFG1C_TEST


Path 174
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[22]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[22]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[22]:D
-------------------------------------
  Pin max-delay slack:     5399 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[22]_CFG1C_TEST


Path 175
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[19]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[19]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[19]:D
-------------------------------------
  Pin max-delay slack:     5161 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[19]_CFG1C_TEST


Path 176
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I3pwBFEfJFzn4AIpucLmndFjyo1I62I[8]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IbI6pgyrBjmgu2ymd7iEnExrhpKAFts5F9h2:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I60e5yJ9H3q6yAuEa2s4a5sjDmnjLDC5f1exInkwL:A
-------------------------------------
  Pin max-delay slack:     5408 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I60e5yJ9H3q6yAuEa2s4a5sjDmnjLDC5f1exInkwL_CFG1A_TEST


Path 177
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[116]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[116]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[116]:D
-------------------------------------
  Pin max-delay slack:     5398 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[116]_CFG1C_TEST


Path 178
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/If91bgzABh4v9EGg01CBpCha0ov1mD:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/MSC_i_133/IdCyzeKL0xo3egrE3ClLna07m63zEh3gsqJeb1rdbLn0giGD1afu3:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/MSC_i_133/IdCyzeKL0xo3egrE3ClLna07m63zEh3gsqJeb1rdbLn0giGD1afu3:D
-------------------------------------
  Pin max-delay slack:     5401 ps
  Min-delay inserted:       837 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/MSC_i_133/IdCyzeKL0xo3egrE3ClLna07m63zEh3gsqJeb1rdbLn0giGD1afu3_CFG1A_TEST


Path 179
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/IeKz47q3p5wkbhBrceb92EKAuHf1h8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/IeKz47q3p5wkbhBrceb92EKAuHf1h8[3]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/Ib9A89CDtmu7CChvEKjik547LDKmDE1FHvgL[3]:A
-------------------------------------
  Pin max-delay slack:     5380 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/Ib9A89CDtmu7CChvEKjik547LDKmDE1FHvgL[3]_CFG1A_TEST


Path 180
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[47]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[47]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[47]:D
-------------------------------------
  Pin max-delay slack:     5398 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[47]_CFG1A_TEST


Path 181
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_112/Ip5ybGsxaFKa9y0fpAjKtDx8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq8E0udlae044F9IuGuoGiz9LzEetCr[0]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_112/Ikomq9g1Ktw42vJcBe9iLijK3HE8jpurjxmH7[0]:D
-------------------------------------
  Pin max-delay slack:     5385 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_112/Ikomq9g1Ktw42vJcBe9iLijK3HE8jpurjxmH7[0]_CFG1A_TEST


Path 182
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[68]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[68]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[68]:D
-------------------------------------
  Pin max-delay slack:     5326 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[68]_CFG1B_TEST


Path 183
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[113]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[113]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[113]:D
-------------------------------------
  Pin max-delay slack:     5400 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[113]_CFG1C_TEST


Path 184
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/data_1[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dqsw_flag_reg:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/flag:B
-------------------------------------
  Pin max-delay slack:     3768 ps
  Min-delay inserted:       768 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/flag_CFG1A_TEST


Path 185
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_first[3]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_last[3]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.tap_count_last_7[3]:A
-------------------------------------
  Pin max-delay slack:     5386 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.tap_count_last_7[3]_CFG1D_TEST


Path 186
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[90]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[90]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[90]:D
-------------------------------------
  Pin max-delay slack:     5405 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[90]_CFG1A_TEST


Path 187
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[78]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[78]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[78]:D
-------------------------------------
  Pin max-delay slack:     5395 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[78]_CFG1A_TEST


Path 188
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[46]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[46]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[46]:D
-------------------------------------
  Pin max-delay slack:     5404 ps
  Min-delay inserted:       491 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[46]_CFG1A_TEST


Path 189
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[3]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[3]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[3]:D
-------------------------------------
  Pin max-delay slack:     5377 ps
  Min-delay inserted:       756 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[3]_CFG1A_TEST


Path 190
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[15]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[15]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[15]:D
-------------------------------------
  Pin max-delay slack:     5398 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[15]_CFG1A_TEST


Path 191
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[118]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[118]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[118]:D
-------------------------------------
  Pin max-delay slack:     5381 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[118]_CFG1A_TEST


Path 192
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[7]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[7]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[7]:D
-------------------------------------
  Pin max-delay slack:     5405 ps
  Min-delay inserted:       491 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[7]_CFG1A_TEST


Path 193
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg[7]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_of_range:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg_proc.out_of_range7:A
-------------------------------------
  Pin max-delay slack:     5395 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg_proc.out_of_range7_CFG1A_TEST


Path 194
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[4]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[4]:D
-------------------------------------
  Pin max-delay slack:     5397 ps
  Min-delay inserted:       558 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[4]_CFG1A_TEST


Path 195
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[0]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current_RNI1CHL[0]:A
-------------------------------------
  Pin max-delay slack:     3624 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current_RNI1CHL[0]_CFG1A_TEST


Path 196
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/move_delay[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/move_delay[2]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/visual_move_delay_next[2]:A
-------------------------------------
  Pin max-delay slack:     5371 ps
  Min-delay inserted:       966 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/visual_move_delay_next[2]_CFG1A_TEST


Path 197
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_4/R_DATA_3_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[107]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[107]:D
-------------------------------------
  Pin max-delay slack:     5248 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[107]_CFG1B_TEST


Path 198
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_4/R_DATA_0_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[96]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[96]:D
-------------------------------------
  Pin max-delay slack:     5329 ps
  Min-delay inserted:       528 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[96]_CFG1A_TEST


Path 199
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_2/R_DATA_0_inst:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[48]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[48]:D
-------------------------------------
  Pin max-delay slack:     5325 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[48]_CFG1C_TEST


Path 200
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[15]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[15]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[15]:D
-------------------------------------
  Pin max-delay slack:     5276 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[15]_CFG1C_TEST


Path 201
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_Z[44]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[48]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[48]:D
-------------------------------------
  Pin max-delay slack:     4396 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[48]_CFG1A_TEST


Path 202
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_waddr[5]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[5]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[5]:D
-------------------------------------
  Pin max-delay slack:     4400 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[5]_CFG1A_TEST


Path 203
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[7]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[8]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[8]:D
-------------------------------------
  Pin max-delay slack:     4399 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[8]_CFG1A_TEST


Path 204
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOOO1l_Z[11]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l[11]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l_RNO[11]:C
-------------------------------------
  Pin max-delay slack:     4386 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l_RNO[11]_CFG1C_TEST


Path 205
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoRdAddr[2]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoRdAddr[3]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoRdAddr_RNIEBGM1[3]:B
-------------------------------------
  Pin max-delay slack:     3781 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/fifoRdAddr_RNIEBGM1[3]_CFG1A_TEST


Path 206
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[17]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[11]
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/CFG_11:C
-------------------------------------
  Pin max-delay slack:     4139 ps
  Min-delay inserted:       377 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/CFG_11_CFG1A_TEST0


Path 207
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[10]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[6]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[6]:D
-------------------------------------
  Pin max-delay slack:     4400 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[6]_CFG1C_TEST


Path 208
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[37]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[37]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_26[37]:C
-------------------------------------
  Pin max-delay slack:     4403 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_26[37]_CFG1C_TEST


Path 209
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[2]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[2]:C
-------------------------------------
  Pin max-delay slack:     4402 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[2]_CFG1A_TEST


Path 210
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[1]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[1]:A
-------------------------------------
  Pin max-delay slack:     4402 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[2]_CFG1A_TEST


Path 211
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we_i_0:A
-------------------------------------
  Pin max-delay slack:     4385 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we_i_0_CFG1D_TEST


Path 212
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[50]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[40]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[40]:D
-------------------------------------
  Pin max-delay slack:     4398 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[40]_CFG1A_TEST


Path 213
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[41]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[4]
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_9:B
-------------------------------------
  Pin max-delay slack:     4129 ps
  Min-delay inserted:       402 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_9_CFG1A_TEST0


Path 214
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[15]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[2]
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/CFG_5:B
-------------------------------------
  Pin max-delay slack:     4139 ps
  Min-delay inserted:       447 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/CFG_5_CFG1A_TEST


Path 215
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[19]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[19]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_10[19]:B
-------------------------------------
  Pin max-delay slack:     4403 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_10[19]_CFG1C_TEST


Path 216
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[16]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[16]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_10[16]:B
-------------------------------------
  Pin max-delay slack:     4405 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_10[16]_CFG1A_TEST


Path 217
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk3.rrs/holdDat[17]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk3.rrs/sDat[17]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk3.rrs/sDat_6[17]:B
-------------------------------------
  Pin max-delay slack:     4405 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk3.rrs/sDat_6[17]_CFG1A_TEST


Path 218
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_597/MSC_i_598/MSC_i_599/IofacnKxvkIecs[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_597/MSC_i_598/MSC_i_599/IofacnKxvkIecs[0]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_597/MSC_i_598/MSC_i_599/Ib9xpKHKAce68JIhxuzlJgf0Cs[0]:B
-------------------------------------
  Pin max-delay slack:     4386 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_597/MSC_i_598/MSC_i_599/Ib9xpKHKAce68JIhxuzlJgf0Cs[0]_CFG1A_TEST


Path 219
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_582/Ilgs[88]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/IcBx3Bcbt8ntiIpG0i5j9na[88]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_582/IxC4mH9Baxr[88]:C
-------------------------------------
  Pin max-delay slack:     4404 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_582/IxC4mH9Baxr[88]_CFG1C_TEST


Path 220
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_579/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_579/ImCr:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_579/ImCr:D
-------------------------------------
  Pin max-delay slack:     4397 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_579/ImCr_CFG1A_TEST


Path 221
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_556/Ilgs[22]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IcynqGFK1Gogr[22]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_556/IxC4mH9Baxr[22]:A
-------------------------------------
  Pin max-delay slack:     4403 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_556/IxC4mH9Baxr[22]_CFG1C_TEST


Path 222
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/IeKz47q1nft6oC667wnup55KbnnFss[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/IbsbI6oBxyu49iD8[0]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/IbzoinDnrGHaqvJLdiqvkeAtJe[0]:A
-------------------------------------
  Pin max-delay slack:     4395 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/IbzoinDnrGHaqvJLdiqvkeAtJe[0]_CFG1D_TEST


Path 223
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/IeKz47q3p5wkbhBrceb92EKAuHf1h8[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/IeKz47q3p5wkbhBrceb92EKAuHf1h8[3]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/Ib9A89CDtmu7CChvEKjik547LDKmDE1FHvgL[3]:A
-------------------------------------
  Pin max-delay slack:     4370 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/Ib9A89CDtmu7CChvEKjik547LDKmDE1FHvgL[3]_CFG1A_TEST


Path 224
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/IeKz47q3p5wkbhBrceb91CxlBDrucs[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlA/R_ADDR_3_inst:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlA/R_ADDR_3_inst:D
-------------------------------------
  Pin max-delay slack:     4316 ps
  Min-delay inserted:       534 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlA/R_ADDR_3_inst_CFG1A_TEST


Path 225
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/ImL8HE05Bus48s[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/ImL8HE05Bus48s[1]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/Ie1bzqn16Kg6y8r9jdr5[1]:C
-------------------------------------
  Pin max-delay slack:     4401 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/Ie1bzqn16Kg6y8r9jdr5[1]_CFG1C_TEST


Path 226
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/Iewlp1fax8[6]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/Iewlp1fax8[7]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/IcIHnm6Jo21x9xDqhFpf1bh:D
-------------------------------------
  Pin max-delay slack:     4369 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/IcIHnm6Jo21x9xDqhFpf1bh_CFG1A_TEST


Path 227
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ic5bLk1lrc4cu[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ic5bLk1lrc4cu[3]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_i_430/Id362oigp7eiEJEE6zBAopghbi06IpC25I5xxpodebv[1]:C
-------------------------------------
  Pin max-delay slack:     4378 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_i_430/Id362oigp7eiEJEE6zBAopghbi06IpC25I5xxpodebv[1]_CFG1A_TEST


Path 228
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/IILAjb2JqfvceHc2D9[1]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_i_426/Id5ibjhvE641rLfenwqjAde0eCtDhcJ2BoHx4svHvCI[2]:B
-------------------------------------
  Pin max-delay slack:     4407 ps
  Min-delay inserted:       572 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_i_426/Id5ibjhvE641rLfenwqjAde0eCtDhcJ2BoHx4svHvCI[2]_CFG1A_TEST


Path 229
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[91]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[27]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[27]:D
-------------------------------------
  Pin max-delay slack:     4398 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[27]_CFG1A_TEST


Path 230
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[25]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[15]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[15]:D
-------------------------------------
  Pin max-delay slack:     4396 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[15]_CFG1A_TEST


Path 231
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[21]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[110]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[110]:D
-------------------------------------
  Pin max-delay slack:     4396 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[110]_CFG1A_TEST


Path 232
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[140]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[4]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[4]:D
-------------------------------------
  Pin max-delay slack:     4397 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[4]_CFG1A_TEST


Path 233
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrb[5]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[5]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[5]:D
-------------------------------------
  Pin max-delay slack:     4391 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[5]_CFG1A_TEST


Path 234
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFglEKDJ6Is7wsznows[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_337/Ic4jjp3AKtw9hg3f40xghcs:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_337/Ic4jjp3AKtw9hg3f40xghcs:D
-------------------------------------
  Pin max-delay slack:     4388 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_337/Ic4jjp3AKtw9hg3f40xghcs_CFG1A_TEST


Path 235
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[17]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_377/Ic4jjp3AKtw9hg3f40xg9x8:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_377/Ic4jjp3AKtw9hg3f40xg9x8:D
-------------------------------------
  Pin max-delay slack:     4173 ps
  Min-delay inserted:       445 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_377/Ic4jjp3AKtw9hg3f40xg9x8_CFG1A_TEST


Path 236
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[17]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_377/Ic4jjp3AKtw9hg3f40xghcs:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_377/Ic4jjp3AKtw9hg3f40xghcs:D
-------------------------------------
  Pin max-delay slack:     4172 ps
  Min-delay inserted:       491 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_377/Ic4jjp3AKtw9hg3f40xghcs_CFG1A_TEST


Path 237
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[49]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[49]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[49]:D
-------------------------------------
  Pin max-delay slack:     4385 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[49]_CFG1A_TEST


Path 238
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[37]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[37]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[37]:D
-------------------------------------
  Pin max-delay slack:     4385 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[37]_CFG1A_TEST


Path 239
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/dly_cnt[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/dly_cnt[2]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/dly_cnt_n2_i:B
-------------------------------------
  Pin max-delay slack:     4371 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/dly_cnt_n2_i_CFG1D_TEST


Path 240
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_last[1]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_count_last_6[1]:A
-------------------------------------
  Pin max-delay slack:     4118 ps
  Min-delay inserted:       326 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_count_last_6[1]_CFG1D_TEST


Path 241
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[106]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[106]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[106]:D
-------------------------------------
  Pin max-delay slack:     4393 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[106]_CFG1C_TEST


Path 242
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/dfi_training_complete:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/dfi_training_complete:D
-------------------------------------
  Pin max-delay slack:     4388 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/dfi_training_complete_CFG1A_TEST


Path 243
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/no_burst_cnt_r0[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/no_burst_cnt_r0[2]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/no_burst_cnt_r0_RNO[2]:B
-------------------------------------
  Pin max-delay slack:     4394 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/no_burst_cnt_r0_RNO[2]_CFG1A_TEST


Path 244
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/hold_fifo_block_cnt[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/hold_fifo_block_cnt[1]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_hold_fifo_block_cnt_next[1]:B
-------------------------------------
  Pin max-delay slack:     4384 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_Lane_Fifo_Protect_current_ns_0[0]_CFG1D_TEST


Path 245
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_Lane_Fifo_Protect_current[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/hold_fifo_block_cnt[0]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_hold_fifo_block_cnt_next[0]:D
-------------------------------------
  Pin max-delay slack:     4417 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_hold_fifo_block_cnt_next[0]_CFG1D_TEST


Path 246
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/visual_APB_IOG_CONTROLLER_current[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/visual_APB_IOG_CONTROLLER_current[1]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/visual_APB_IOG_CONTROLLER_current_RNO[1]:D
-------------------------------------
  Pin max-delay slack:     4375 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/visual_APB_IOG_CONTROLLER_current_RNO[1]_CFG1C_TEST


Path 247
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[75]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[75]:D
-------------------------------------
  Pin max-delay slack:     5395 ps
  Min-delay inserted:       837 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[75]_CFG1A_TEST


Path 248
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib1k6lb7zkJLj9IE[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib1k6lb7zkJLj9IE[5]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib1k6lb7zkJLj9IE[5]:D
-------------------------------------
  Pin max-delay slack:     5399 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib1k6lb7zkJLj9IE[5]_CFG1A_TEST


Path 249
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Iolrm3jog91zsf[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Iolrm3jog91zsf[2]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/IchCz2zAcBf6k5w1uuq8k7Ebl8K7bLy570iE7siJ2mvy2k[2]:B
-------------------------------------
  Pin max-delay slack:     5407 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/IchCz2zAcBf6k5w1uuq8k7Ebl8K7bLy570iE7siJ2mvy2k[2]_CFG1A_TEST


Path 250
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[90]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[19]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[19]:D
-------------------------------------
  Pin max-delay slack:     5385 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[19]_CFG1A_TEST


Path 251
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[126]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[49]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[49]:D
-------------------------------------
  Pin max-delay slack:     5386 ps
  Min-delay inserted:       510 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[49]_CFG1A_TEST


Path 252
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_242/Ilgs[98]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[98]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_242/IxC4mH9Baxr[98]:C
-------------------------------------
  Pin max-delay slack:     5403 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_242/IxC4mH9Baxr[98]_CFG1C_TEST


Path 253
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_242/Ilgs[55]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[55]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_242/IxC4mH9Baxr[55]:C
-------------------------------------
  Pin max-delay slack:     5400 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_242/IxC4mH9Baxr[55]_CFG1C_TEST


Path 254
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_242/Ilgs[105]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[105]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_242/IxC4mH9Baxr[105]:C
-------------------------------------
  Pin max-delay slack:     5403 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_242/IxC4mH9Baxr[105]_CFG1C_TEST


Path 255
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/IbsbI6oBxyu49iD8[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_215/ImCq:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_215/ImCq:D
-------------------------------------
  Pin max-delay slack:     5395 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_215/ImCq_CFG1A_TEST


Path 256
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/IbsbI6oBxyu49iD8[5]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_179/ImCq:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_179/ImCq:D
-------------------------------------
  Pin max-delay slack:     5252 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_179/ImCq_CFG1A_TEST


Path 257
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_151/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_151/ImCr:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_151/ImCr:D
-------------------------------------
  Pin max-delay slack:     5397 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_151/ImCr_CFG1A_TEST


Path 258
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[35]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[35]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[35]:D
-------------------------------------
  Pin max-delay slack:     5395 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[35]_CFG1C_TEST


Path 259
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[4]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[4]:D
-------------------------------------
  Pin max-delay slack:     5397 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[4]_CFG1C_TEST


Path 260
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IlICg5Cryn89haEfH67ssouyDIyAo0s5Cx7aaa7IpE86Dba:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ij7a1zIsv3Ak3AdflB270JEGoD4:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IfhAG3FHxAuEHDKsysHcAGgkEBF6htIEIoAr1dnsjq9Grppkp5dAtz3rEbmzeDd24DCAyerH9:B
-------------------------------------
  Pin max-delay slack:     5406 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IfhAG3FHxAuEHDKsysHcAGgkEBF6htIEIoAr1dnsjq9Grppkp5dAtz3rEbmzeDd24DCAyerH9_CFG1A_TEST


Path 261
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[37]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[37]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[37]:D
-------------------------------------
  Pin max-delay slack:     5150 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[37]_CFG1D_TEST


Path 262
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IcmhoF8EE6Fgr[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I0uh1hqKqbzamzGHGeucb[32]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IjnqbfhkaAqJsDy34mkwiy8j5CL[32]:B
-------------------------------------
  Pin max-delay slack:     5394 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IjnqbfhkaAqJsDy34mkwiy8j5CL[32]_CFG1A_TEST


Path 263
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/Iewk4i9Dse[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/IeuJ3buLxLtngLx9j8sm[0]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/Ib0Bxb3JEAgylt4BBpu71C99r5[0]:D
-------------------------------------
  Pin max-delay slack:     5380 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/Ib0Bxb3JEAgylt4BBpu71C99r5[0]_CFG1D_TEST


Path 264
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[80]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[80]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[80]:D
-------------------------------------
  Pin max-delay slack:     5400 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[80]_CFG1C_TEST


Path 265
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[14]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[19]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNO[19]:D
-------------------------------------
  Pin max-delay slack:     5417 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNO[19]_CFG1D_TEST


Path 266
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[94]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[94]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[94]:D
-------------------------------------
  Pin max-delay slack:     5394 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[94]_CFG1A_TEST


Path 267
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[86]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[86]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[86]:D
-------------------------------------
  Pin max-delay slack:     5404 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[86]_CFG1D_TEST


Path 268
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[22]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[22]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[22]:D
-------------------------------------
  Pin max-delay slack:     5401 ps
  Min-delay inserted:       887 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[22]_CFG1A_TEST


Path 269
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[126]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[126]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[126]:D
-------------------------------------
  Pin max-delay slack:     5404 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[126]_CFG1D_TEST


Path 270
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[13]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[13]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[13]:D
-------------------------------------
  Pin max-delay slack:     5405 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[13]_CFG1A_TEST


Path 271
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[1]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[1]:D
-------------------------------------
  Pin max-delay slack:     5397 ps
  Min-delay inserted:       837 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[1]_CFG1A_TEST


Path 272
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[9]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[7]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_ns[7]:B
-------------------------------------
  Pin max-delay slack:     5407 ps
  Min-delay inserted:       657 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_ns[7]_CFG1A_TEST


Path 273
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_wait_safe_move_current[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/move_safe_counter[0]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_move_safe_counter_next_iv_0[0]:B
-------------------------------------
  Pin max-delay slack:     5377 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_move_safe_counter_next_iv_0[0]_CFG1D_TEST


Path 274
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_out[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[0]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[0]:D
-------------------------------------
  Pin max-delay slack:     5398 ps
  Min-delay inserted:       878 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[0]_CFG1A_TEST


Path 275
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[10]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[10]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[10]:D
-------------------------------------
  Pin max-delay slack:     5200 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[10]_CFG1C_TEST


Path 276
-------------------------------------
From: PCIe_EP_0/sw_debounce_0/switch_debounce[2].deb/q_reg[12]:CLK
  To: PCIe_EP_0/sw_debounce_0/switch_debounce[2].deb/interrupt_reg1:EN
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: PCIe_EP_0/sw_debounce_0/switch_debounce[2].deb/interrupt_reg1:EN
-------------------------------------
  Pin max-delay slack:     4369 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PCIe_EP_0/sw_debounce_0/switch_debounce[2].deb/interrupt_reg1_CFG1C_TEST


Path 277
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_waddr[7]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[7]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[7]:D
-------------------------------------
  Pin max-delay slack:     4397 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[7]_CFG1A_TEST


Path 278
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/uart_data_out_o[3]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[3]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[3]:D
-------------------------------------
  Pin max-delay slack:     4195 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[3]_CFG1D_TEST


Path 279
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1lOI/CAXI4DMAOlIlI[2]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAl110I/CAXI4DMAl101I[2]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAl110I/CAXI4DMAl101I_13_iv[2]:C
-------------------------------------
  Pin max-delay slack:     4404 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAl110I/CAXI4DMAl101I_13_iv[2]_CFG1D_TEST


Path 280
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[6]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAOIOlI:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAIIOlI_i_a3:A
-------------------------------------
  Pin max-delay slack:     2935 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAIIOlI_i_a3_CFG1A_TEST


Path 281
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO1lI[63]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/holdDat[73]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/holdDat[73]:D
-------------------------------------
  Pin max-delay slack:     4251 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/holdDat[73]_CFG1C_TEST


Path 282
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAI10_Z[123]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll[123]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[123]:B
-------------------------------------
  Pin max-delay slack:     4377 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[123]_CFG1C_TEST


Path 283
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[1].rdcon/rdFif.rdFif/fifoEmpty:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[1].rdcon/rdFif.rdFif/requestorSelValid:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[1].rdcon/rdFif.rdFif/requestorSelValid_6:C
-------------------------------------
  Pin max-delay slack:     4398 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[1].rdcon/rdFif.rdFif/requestorSelValid_6_CFG1A_TEST


Path 284
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/holdDat[40]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/sDat[40]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/sDat_18[40]:C
-------------------------------------
  Pin max-delay slack:     4402 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/sDat_18[40]_CFG1A_TEST


Path 285
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/cntBinary[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/cntGray[1]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/cntGray[1]:D
-------------------------------------
  Pin max-delay slack:     4325 ps
  Min-delay inserted:       401 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/cntGray[1]_CFG1D_TEST


Path 286
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[17]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[4]
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/CFG_9:B
-------------------------------------
  Pin max-delay slack:     4129 ps
  Min-delay inserted:       447 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/CFG_9_CFG1A_TEST


Path 287
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[56]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[56]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_10[56]:B
-------------------------------------
  Pin max-delay slack:     4378 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_10[56]_CFG1A_TEST


Path 288
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/holdDat[40]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat[40]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat_10[40]:B
-------------------------------------
  Pin max-delay slack:     4404 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat_10[40]_CFG1A_TEST


Path 289
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/holdDat[2]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat[2]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat_10[2]:B
-------------------------------------
  Pin max-delay slack:     4381 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat_10[2]_CFG1C_TEST


Path 290
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[55]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/sDat[55]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/sDat_2[55]:B
-------------------------------------
  Pin max-delay slack:     4401 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/sDat_2[55]_CFG1A_TEST


Path 291
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_573/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_573/ImCr:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_573/ImCr:D
-------------------------------------
  Pin max-delay slack:     4394 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_573/ImCr_CFG1A_TEST


Path 292
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/IbsbI6oBxyu49iD8[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_564/ImCq:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_564/ImCq:D
-------------------------------------
  Pin max-delay slack:     4396 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_564/ImCq_CFG1A_TEST


Path 293
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_524/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_524/ImCr:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_524/ImCr:D
-------------------------------------
  Pin max-delay slack:     4397 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_524/ImCr_CFG1C_TEST


Path 294
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_493/IofacnKxvkIecs[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_493/IofacnKxvkIecs[1]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_493/IeJ9yoHE7m87J0g6kE75[1]:A
-------------------------------------
  Pin max-delay slack:     4391 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_493/IeJ9yoHE7m87J0g6kE75[1]_CFG1A_TEST


Path 295
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_487/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_487/ImCr:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_487/ImCr:D
-------------------------------------
  Pin max-delay slack:     4397 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_487/ImCr_CFG1A_TEST


Path 296
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovl6/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[2]
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovl6/RAM64x12_PHYS_0/CFG_5:B
-------------------------------------
  Pin max-delay slack:     4146 ps
  Min-delay inserted:       390 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovl6/RAM64x12_PHYS_0/CFG_5_CFG1A_TEST


Path 297
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/IeKz47q3p5wkbhBrceb92EKAuHf1h8[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/IeKz47q3p5wkbhBrceb92EKAuHf1h8[2]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/Ib9A89CDtmu7CChvEKjik547LDKmDE1FHvgL[2]:A
-------------------------------------
  Pin max-delay slack:     4379 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/Ib9A89CDtmu7CChvEKjik547LDKmDE1FHvgL[3]_CFG1A_TEST


Path 298
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5y8Bz1AueKtpx73gJKz7C0gm0Ln[0]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IlglEEx9E4Dbn7HmFmntJb7xF6E532sprefwx9cgzlatlAr9uqqn4F77a[0]:B
-------------------------------------
  Pin max-delay slack:     4378 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IlglEEx9E4Dbn7HmFmntJb7xF6E532sprefwx9cgzlatlAr9uqqn4F77a[0]_CFG1A_TEST


Path 299
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[2]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[2]:D
-------------------------------------
  Pin max-delay slack:     4395 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[2]_CFG1A_TEST


Path 300
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib1k6lb7zkJLj9IE[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib1k6lb7zkJLj9IE[1]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib1k6lb7zkJLj9IE[1]:D
-------------------------------------
  Pin max-delay slack:     4260 ps
  Min-delay inserted:       460 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib1k6lb7zkJLj9IE[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Ib1k6lb7zkJLj9IE[1]_CFG1D_TEST


Path 301
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/I2nt4ykoqapjxcverAK3d[5]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/I2nt4ykoqapjxcverAK3d[6]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_i_426/Ihmi2Kwk6vLKjDh0nEma4iaDxijffkJH8w8i1uuge6ek7Grz9AylwkI8Ex7w:B
-------------------------------------
  Pin max-delay slack:     4401 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_i_426/Ihmi2Kwk6vLKjDh0nEma4iaDxijffkJH8w8i1uuge6ek7Grz9AylwkI8Ex7w_CFG1A_TEST


Path 302
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrb[13]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[13]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[13]:D
-------------------------------------
  Pin max-delay slack:     4382 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IxjbK2BHrIyHg6L1hoxrc[13]_CFG1A_TEST


Path 303
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_326/IhxqC96g7EmKErtx8[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_292/Ic4jjp3AKtw9hg3f40xhpJc:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_326/IcFmrm0LKG6aLiDCiBnwIpFe0D341iwbc:B
-------------------------------------
  Pin max-delay slack:     4391 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_326/IcFmrm0LKG6aLiDCiBnwIpFe0D341iwbc_CFG1D_TEST


Path 304
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p3_reg[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p3_reg_2[0]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p3_reg_2[0]:D
-------------------------------------
  Pin max-delay slack:     4324 ps
  Min-delay inserted:       417 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p3_reg_2[0]_CFG1A_TEST


Path 305
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[39]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[39]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[39]:D
-------------------------------------
  Pin max-delay slack:     4402 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[39]_CFG1D_TEST


Path 306
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[11]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[11]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[11]:D
-------------------------------------
  Pin max-delay slack:     4380 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[11]_CFG1A_TEST


Path 307
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[103]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[103]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[103]:D
-------------------------------------
  Pin max-delay slack:     4395 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[103]_CFG1D_TEST


Path 308
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/wait_cnt[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/wait_cnt[1]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/wait_cnt_3[1]:B
-------------------------------------
  Pin max-delay slack:     4366 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/wait_cnt_3[1]_CFG1A_TEST


Path 309
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[4]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[5]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[5]:A
-------------------------------------
  Pin max-delay slack:     4388 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[5]_CFG1A_TEST


Path 310
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/IcycpiIxv5pd6JEbxuip52B:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/IwyuE6qtcFD7i2uvkI73e:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/IcycpiIxv5pd6JD3bkotlgy:B
-------------------------------------
  Pin max-delay slack:     5388 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/IcycpiIxv5pd6JD3bkotlgy_CFG1D_TEST


Path 311
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[22]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[23]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[23]:D
-------------------------------------
  Pin max-delay slack:     5159 ps
  Min-delay inserted:       384 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[23]_CFG1A_TEST


Path 312
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[2]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[2]:D
-------------------------------------
  Pin max-delay slack:     5383 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Ib4yyFnnED4Hv2Dy[2]_CFG1A_TEST


Path 313
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[9]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[14]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[14]:D
-------------------------------------
  Pin max-delay slack:     5399 ps
  Min-delay inserted:       572 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[14]_CFG1A_TEST


Path 314
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/IeKz47q1nft6oC667wnuq8hw6rcax8[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/IbsbI6oBxyu49iD8[4]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/IbsbI6oBxyu49iD8[4]:D
-------------------------------------
  Pin max-delay slack:     5394 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/IbsbI6oBxyu49iD8[4]_CFG1A_TEST


Path 315
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_147/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_147/ImCr:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_147/ImCr:D
-------------------------------------
  Pin max-delay slack:     5396 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_147/ImCr_CFG1D_TEST


Path 316
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[70]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[143]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ij7a1zIsv3Ak3G3DdI53o0tKI1F[143]:A
-------------------------------------
  Pin max-delay slack:     5130 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Ij7a1zIsv3Ak3G3DdI53o0tKI1F[143]_CFG1C_TEST


Path 317
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[39]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[39]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[39]:D
-------------------------------------
  Pin max-delay slack:     5395 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[39]_CFG1C_TEST


Path 318
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/ImaDaA35AA9kH7[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IxC4mIqkqsl[2]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IxC4mIqkqsl[2]:D
-------------------------------------
  Pin max-delay slack:     5319 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IxC4mIqkqsl[2]_CFG1C_TEST


Path 319
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IigE5BuungaA9EvzaLHCwkeKvJb:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IcFmfeHBw8scltnhtsjLhqmnuaCt2dBID:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IcFmfeHBw8scltnhtsjLhqmnuaCt2dBID:D
-------------------------------------
  Pin max-delay slack:     5383 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IcFmfeHBw8scltnhtsjLhqmnuaCt2dBID_CFG1C_TEST


Path 320
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/IdbDpB1FKpo5FH71vah9jx7[1]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/IdbDpB1FKpo5FH71vah9jx7[0]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/IdbDpB1FKpo5FH71vah9jx7[0]:D
-------------------------------------
  Pin max-delay slack:     5385 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/IdbDpB1FKpo5FH71vah9jx7[0]_CFG1C_TEST


Path 321
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/IdbDpB1FKpo5FH71vah9jx7[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/IoLetI41pvfphE2qJj4vzAcs[0]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/IfmyL0Czaemg4C3197keCnpmoKbGCu:B
-------------------------------------
  Pin max-delay slack:     5378 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/IfmyL0Czaemg4C3197keCnpmoKbGCu_CFG1C_TEST


Path 322
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/IeKz47q3p5wkbhBrceb92EKAuHf1h8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_128/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[0]
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_128/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[0]
-------------------------------------
  Pin max-delay slack:     5290 ps
  Min-delay inserted:       412 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_128/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/INST_RAM64x12_IP_CFG1A_TEST


Path 323
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgr[31]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[31]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[31]:D
-------------------------------------
  Pin max-delay slack:     5395 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/IuG6ssIlzgs[31]_CFG1A_TEST


Path 324
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[11]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[17]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_ns_i_a2_0[11]:B
-------------------------------------
  Pin max-delay slack:     5161 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_ns_i_a2_0[11]_CFG1D_TEST


Path 325
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[92]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[92]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[92]:D
-------------------------------------
  Pin max-delay slack:     5402 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[92]_CFG1A_TEST


Path 326
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[38]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[38]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[38]:D
-------------------------------------
  Pin max-delay slack:     5385 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[38]_CFG1A_TEST


Path 327
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[3]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_ns_i_i_a3[3]:B
-------------------------------------
  Pin max-delay slack:     5399 ps
  Min-delay inserted:       837 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_ns_i_i_a3[3]_CFG1A_TEST


Path 328
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_cnt[3]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[3]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[3]:D
-------------------------------------
  Pin max-delay slack:     5333 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[3]_CFG1D_TEST


Path 329
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_cnt[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[0]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[0]:D
-------------------------------------
  Pin max-delay slack:     5331 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[0]_CFG1D_TEST


Path 330
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_3[7]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_txdly_cnt[7]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv[7]:C
-------------------------------------
  Pin max-delay slack:     5383 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv[7]_CFG1A_TEST


Path 331
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[4]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[4]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[4]:B
-------------------------------------
  Pin max-delay slack:     5388 ps
  Min-delay inserted:       624 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[4]_CFG1A_TEST


Path 332
-------------------------------------
From: PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/q_reg[12]:CLK
  To: PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/interrupt_reg1:EN
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/interrupt_reg1:EN
-------------------------------------
  Pin max-delay slack:     4367 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/interrupt_reg1_CFG1D_TEST


Path 333
-------------------------------------
From: PCIe_EP_0/sw_debounce_0/switch_debounce[1].deb/q_reg[12]:CLK
  To: PCIe_EP_0/sw_debounce_0/switch_debounce[1].deb/interrupt_reg1:EN
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PCIe_EP_0/sw_debounce_0/switch_debounce[1].deb/interrupt_reg1:EN
-------------------------------------
  Pin max-delay slack:     4367 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PCIe_EP_0/sw_debounce_0/switch_debounce[1].deb/interrupt_reg1_CFG1D_TEST


Path 334
-------------------------------------
From: PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/q_reg[12]:CLK
  To: PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/interrupt_reg1:EN
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/interrupt_reg1:EN
-------------------------------------
  Pin max-delay slack:     4368 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/interrupt_reg1_CFG1D_TEST


Path 335
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/rdata_state[1]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/mem_read_status_o:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/mem_read_status_o:D
-------------------------------------
  Pin max-delay slack:     4321 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/mem_read_status_o_CFG1B_TEST


Path 336
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l[14]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAI11Il[14]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAI11Il_RNO[14]:B
-------------------------------------
  Pin max-delay slack:     4195 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAI11Il_RNO[14]_CFG1B_TEST


Path 337
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOI10l_Z[22]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l[22]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l_RNO[22]:A
-------------------------------------
  Pin max-delay slack:     4402 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l_RNO[22]_CFG1C_TEST


Path 338
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState[0]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState[1]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/d_sValid_0:A
-------------------------------------
  Pin max-delay slack:     4401 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/d_sValid_0_CFG1D_TEST


Path 339
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/currState[0]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/currState[1]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/currState_ns_0[1]:C
-------------------------------------
  Pin max-delay slack:     4377 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/currState_ns_0[1]_CFG1D_TEST


Path 340
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/rrArb.rrArb/grant[2]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/rrArb.rrArb/genblk1.requestorMasked[2]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/rrArb.rrArb/genblk1.requestorMasked_4[2]:C
-------------------------------------
  Pin max-delay slack:     4387 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/rrArb.rrArb/genblk1.requestorMasked_4[2]_CFG1A_TEST


Path 341
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[3]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[3]:C
-------------------------------------
  Pin max-delay slack:     4392 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[3]_CFG1A_TEST


Path 342
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[3]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[3]:C
-------------------------------------
  Pin max-delay slack:     4370 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[3]_CFG1A_TEST


Path 343
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we_i_0:A
-------------------------------------
  Pin max-delay slack:     5377 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we_i_0_CFG1A_TEST


Path 344
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/cntBinary[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/cntGray[1]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/cntGray_9[1]:B
-------------------------------------
  Pin max-delay slack:     4407 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/cntGray_9[1]_CFG1A_TEST


Path 345
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s2[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_wrCtrl_inst/full:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_wrCtrl_inst/WrCtrl.full_3:A
-------------------------------------
  Pin max-delay slack:     4380 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_wrCtrl_inst/WrCtrl.full_3_CFG1A_TEST


Path 346
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/cntBinary[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/cntGray[0]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/cntGray_13[0]:C
-------------------------------------
  Pin max-delay slack:     4371 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/cntGray_13[0]_CFG1A_TEST


Path 347
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[19]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[6]
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/CFG_1:C
-------------------------------------
  Pin max-delay slack:     4123 ps
  Min-delay inserted:       447 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/CFG_1_CFG1A_TEST


Path 348
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk1.awrs/holdDat[20]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk1.awrs/sDat[20]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk1.awrs/sDat_18[20]:C
-------------------------------------
  Pin max-delay slack:     4377 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk1.awrs/sDat_18[20]_CFG1C_TEST


Path 349
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[2]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[3]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[3]:B
-------------------------------------
  Pin max-delay slack:     4366 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[3]_CFG1A_TEST


Path 350
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[38]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[38]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_18[38]:C
-------------------------------------
  Pin max-delay slack:     4379 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat_18[38]_CFG1C_TEST


Path 351
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[40]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/sDat[40]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/sDat_2[40]:B
-------------------------------------
  Pin max-delay slack:     4377 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/sDat_2[40]_CFG1A_TEST


Path 352
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[43]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[43]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[43]:C
-------------------------------------
  Pin max-delay slack:     4377 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[43]_CFG1C_TEST


Path 353
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_591/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_591/ImCr:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_591/ImCr:D
-------------------------------------
  Pin max-delay slack:     4395 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_591/ImCr_CFG1A_TEST


Path 354
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/IbsbI6oBxyu49iD8[7]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_588/ImCq:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_588/ImCq:D
-------------------------------------
  Pin max-delay slack:     4343 ps
  Min-delay inserted:       326 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_588/ImCq_CFG1D_TEST


Path 355
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/MSC_i_543/IofacnKxvkIecs[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/MSC_i_543/IofacnKxvkIecs[0]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/MSC_i_543/Ib9xpKHKAce68JIhxuzlJgf0Cs[0]:B
-------------------------------------
  Pin max-delay slack:     4378 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/MSC_i_543/Ib9xpKHKAce68JIhxuzlJgf0Cs[0]_CFG1D_TEST


Path 356
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I3pwBFEfJFzn4AIpucLmndFjyo1I62I[9]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IbI6pgyrBjmgu2ymd7iEnExrhpKAFts5F9h2:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I60e5yJ9H3q6yAuEa2s4a5sjDmnjLDC5f1exInkwL:B
-------------------------------------
  Pin max-delay slack:     4397 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/I60e5yJ9H3q6yAuEa2s4a5sjDmnjLDC5f1exInkwL_CFG1A_TEST


Path 357
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[75]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[75]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[75]:D
-------------------------------------
  Pin max-delay slack:     4397 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[75]_CFG1D_TEST


Path 358
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/In9l5v1b7dCjss[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/In9l5v1b7dCjss[3]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/IeDyit7aabpLdG2Chob5[3]:C
-------------------------------------
  Pin max-delay slack:     4376 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/IeDyit7aabpLdG2Chob5[3]_CFG1C_TEST


Path 359
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/ImL8HE05Bus48s[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/ImL8HE05Bus48s[2]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/Ie1bzqn16Kg6y8r9jdr5[2]:B
-------------------------------------
  Pin max-delay slack:     4390 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/Ie1bzqn16Kg6y8r9jdr5[1]_CFG1C_TEST


Path 360
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[1]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[1]:D
-------------------------------------
  Pin max-delay slack:     4390 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[1]_CFG1A_TEST


Path 361
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IHu28hB9Fg0iogtrIGcBG8lCHzgs[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CS_N_P2_OUT:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/I21bnC5afye3HtHw6hf0er4lhK0By9iJAJikesx17[0]:C
-------------------------------------
  Pin max-delay slack:     4368 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9meolFEet16[0]_CFG1A_TEST


Path 362
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[111]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[111]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[111]:D
-------------------------------------
  Pin max-delay slack:     4394 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[111]_CFG1A_TEST


Path 363
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[1].VALID_GATE_COUNTER[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[1].VALID_GATE_COUNTER[4]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[1].VALID_GATE_COUNTER_RNO[4]:B
-------------------------------------
  Pin max-delay slack:     4368 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[1].VALID_GATE_COUNTER_RNO[5]_CFG1D_TEST


Path 364
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current[0]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current_RNI43031[0]:C
-------------------------------------
  Pin max-delay slack:     2787 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current_RNI43031[0]_CFG1A_TEST


Path 365
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_txdly_cnt[1]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv[1]:A
-------------------------------------
  Pin max-delay slack:     4398 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv[1]_CFG1A_TEST


Path 366
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/burst_detect_s:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/burst_detect_ss:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/burst_detect_ss:D
-------------------------------------
  Pin max-delay slack:     4394 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/burst_detect_ss_CFG1D_TEST


Path 367
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[6]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[8]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[8]:C
-------------------------------------
  Pin max-delay slack:     4404 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[8]_CFG1A_TEST


Path 368
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_2[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_180_delay[0]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv[0]:A
-------------------------------------
  Pin max-delay slack:     4376 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv[0]_CFG1A_TEST


Path 369
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/no_burst_clk_sel[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[9]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[9]:B
-------------------------------------
  Pin max-delay slack:     4383 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[9]_CFG1A_TEST


Path 370
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[1]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[1]:D
-------------------------------------
  Pin max-delay slack:     4394 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[1]_CFG1A_TEST


Path 371
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_35/Ic4jjp3AKtw9hg3f40xhpJc:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_74/Ic4jjp3AKtw9hg3f40xhpJc:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_35/IcFmrm0LKG6aLiDCiBnwIpFe0D8j7vzbb:A
-------------------------------------
  Pin max-delay slack:     5257 ps
  Min-delay inserted:       481 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_35/IcFmrm0LKG6aLiDCiBnwIpFe0D8j7vzbb_CFG1A_TEST


Path 372
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[74]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[18]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[18]:D
-------------------------------------
  Pin max-delay slack:     5396 ps
  Min-delay inserted:       599 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[18]_CFG1A_TEST


Path 373
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IzxqAb48Gfop8paHftEvaa3sLdH83lA[19]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[7]
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_3:C
-------------------------------------
  Pin max-delay slack:     5132 ps
  Min-delay inserted:       433 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/CFG_3_CFG1A_TEST


Path 374
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[20]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[20]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[20]:D
-------------------------------------
  Pin max-delay slack:     5152 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[20]_CFG1C_TEST


Path 375
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_117/ImCr:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/IhtBHL61w4Fbks4cd:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/IesElE7ziecKJmDg0G18:B
-------------------------------------
  Pin max-delay slack:     5378 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/IesElE7ziecKJmDg0G18_CFG1D_TEST


Path 376
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/data_1[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dqsw270_flag_reg:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/flag:B
-------------------------------------
  Pin max-delay slack:     3555 ps
  Min-delay inserted:       558 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/flag_CFG1A_TEST


Path 377
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_first[4]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_last[4]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.tap_count_last_7[4]:A
-------------------------------------
  Pin max-delay slack:     5379 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.tap_count_last_7[4]_CFG1D_TEST


Path 378
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[26]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_REFCLK_SEL:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vco_phsel_refclk_sel_0_a3:B
-------------------------------------
  Pin max-delay slack:     5369 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vco_phsel_refclk_sel_0_a3_CFG1A_TEST


Path 379
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[12]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/sample_reg:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/sample_reg:D
-------------------------------------
  Pin max-delay slack:     5372 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/sample_reg_CFG1D_TEST


Path 380
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/clr_cnt[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/clr_cnt[0]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/clr_dly.clr_cnt_3[0]:C
-------------------------------------
  Pin max-delay slack:     5390 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/clr_dly.clr_cnt_3[0]_CFG1D_TEST


Path 381
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[60]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[60]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[60]:D
-------------------------------------
  Pin max-delay slack:     5390 ps
  Min-delay inserted:       521 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[60]_CFG1A_TEST


Path 382
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[4]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[4]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[4]:D
-------------------------------------
  Pin max-delay slack:     5396 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[4]_CFG1D_TEST


Path 383
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[12]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[10]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_ns[10]:C
-------------------------------------
  Pin max-delay slack:     5379 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_ns[10]_CFG1A_TEST


Path 384
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_cnt[7]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[7]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[7]:D
-------------------------------------
  Pin max-delay slack:     5337 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[7]_CFG1A_TEST


Path 385
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_cnt[4]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[4]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[4]:D
-------------------------------------
  Pin max-delay slack:     5334 ps
  Min-delay inserted:       434 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[4]_CFG1A_TEST


Path 386
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_cnt[4]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_1[4]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_1[4]:D
-------------------------------------
  Pin max-delay slack:     5340 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_1[4]_CFG1D_TEST


Path 387
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/loop_cnt[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/loop_cnt[1]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_loop_cnt_next[1]:D
-------------------------------------
  Pin max-delay slack:     5382 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_loop_cnt_next[1]_CFG1A_TEST


Path 388
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_180_delay[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps180_3_eq_low180:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_steps180_3_eq_low180_next:A
-------------------------------------
  Pin max-delay slack:     5363 ps
  Min-delay inserted:       768 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_steps180_3_eq_low180_next_CFG1A_TEST


Path 389
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:D
-------------------------------------
  Pin max-delay slack:     5394 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]_CFG1A_TEST


Path 390
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[8]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[9]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[9]:D
-------------------------------------
  Pin max-delay slack:     4393 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[9]_CFG1A_TEST


Path 391
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o_Z[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[31]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[31]:D
-------------------------------------
  Pin max-delay slack:     4391 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[31]_CFG1C_TEST


Path 392
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAllI0l[1]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAO0I0l[1]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAO0I0l_RNO[1]:A
-------------------------------------
  Pin max-delay slack:     4392 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAO0I0l_RNO[1]_CFG1A_TEST


Path 393
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAllIIl/CAXI4DMAIl11l_Z[8]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO1IIl/CAXI4DMAOO01l[8]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO1IIl/CAXI4DMAOO01l_RNO[8]:B
-------------------------------------
  Pin max-delay slack:     4397 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO1IIl/CAXI4DMAOO01l_RNO[8]_CFG1A_TEST


Path 394
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOI10l_Z[8]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l[8]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l_RNO[8]:A
-------------------------------------
  Pin max-delay slack:     4398 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l_RNO[8]_CFG1A_TEST


Path 395
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[18]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[18]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[18]:D
-------------------------------------
  Pin max-delay slack:     4395 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[18]_CFG1C_TEST


Path 396
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[1]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[1]:A
-------------------------------------
  Pin max-delay slack:     4400 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[1]_CFG1A_TEST


Path 397
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[2]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[3]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO[3]:B
-------------------------------------
  Pin max-delay slack:     4385 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO[3]_CFG1A_TEST


Path 398
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/holdDat[6]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[6]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat_10[6]:C
-------------------------------------
  Pin max-delay slack:     4397 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat_10[6]_CFG1A_TEST


Path 399
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/holdDat[15]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[15]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat_10[15]:A
-------------------------------------
  Pin max-delay slack:     4379 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat_10[15]_CFG1A_TEST


Path 400
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/holdDat[18]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/sDat[18]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/sDat_10[18]:C
-------------------------------------
  Pin max-delay slack:     4397 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/sDat_10[18]_CFG1C_TEST


Path 401
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/sDat[27]:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[4]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: SRAM_AXI_0/COREAXI4SRAM_0/U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[4]:D
-------------------------------------
  Pin max-delay slack:     4171 ps
  Min-delay inserted:       354 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_SRAM_AXI_0/COREAXI4SRAM_0/U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[4]_CFG1C_TEST


Path 402
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntBinary[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntGray[0]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntGray_13[0]:C
-------------------------------------
  Pin max-delay slack:     4369 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntGray_13[0]_CFG1A_TEST


Path 403
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntBinary[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntGray[0]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntGray_13[0]:B
-------------------------------------
  Pin max-delay slack:     5373 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntGray_13[0]_CFG1A_TEST


Path 404
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/cntBinary[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/cntGray[0]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/cntGray_9[0]:A
-------------------------------------
  Pin max-delay slack:     4366 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/cntGray_9[0]_CFG1A_TEST


Path 405
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk2.arrs/sDat[67]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[10]
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_9:C
-------------------------------------
  Pin max-delay slack:     4130 ps
  Min-delay inserted:       390 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/CFG_9_CFG1A_TEST


Path 406
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk2.arrs/holdDat[28]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk2.arrs/sDat[28]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk2.arrs/sDat_18[28]:C
-------------------------------------
  Pin max-delay slack:     4324 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk2.arrs/sDat_18[28]_CFG1C_TEST


Path 407
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[1]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[1]:A
-------------------------------------
  Pin max-delay slack:     4374 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[1]_CFG1A_TEST


Path 408
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[68]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[68]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_10[68]:A
-------------------------------------
  Pin max-delay slack:     4129 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_10[68]_CFG1A_TEST


Path 409
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_555/ImCq:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_555/ImCr:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_555/ImCr:D
-------------------------------------
  Pin max-delay slack:     4392 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_555/ImCr_CFG1C_TEST


Path 410
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/IeKz47q1nft6oC667wnup55KbnnFss[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/IbsbI6oBxyu49iD8[2]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/IbzoinDnrGHaqvJLdiqvkeAtJe[2]:A
-------------------------------------
  Pin max-delay slack:     4387 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/IbzoinDnrGHaqvJLdiqvkeAtJe[2]_CFG1A_TEST


Path 411
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/IeKz47q1nft6oC667wnup55KbnnFss[2]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/IbsbI6oBxyu49iD8[1]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/IbzoinDnrGHaqvJLdiqvkeAtJe[1]:B
-------------------------------------
  Pin max-delay slack:     4384 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/IbzoinDnrGHaqvJLdiqvkeAtJe[2]_CFG1C_TEST


Path 412
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_474/MSC_i_475/MSC_i_476/IxCvdF1v1mK:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_474/MSC_i_475/MSC_i_476/Ic4KbuIfG9BII[1]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_474/MSC_i_475/MSC_i_476/II2aAEy8ybjHKfrr2p[1]:D
-------------------------------------
  Pin max-delay slack:     4370 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_474/MSC_i_475/MSC_i_476/II2aAEy8ybjHKfrr2p[1]_CFG1D_TEST


Path 413
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IzxqAb48Gfop8paHftEvaa3sLdH83lA[83]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[8]
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/CFG_5:C
-------------------------------------
  Pin max-delay slack:     4121 ps
  Min-delay inserted:       402 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/CFG_5_CFG1A_TEST


Path 414
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/Ii8LmhF4Iai0D8cnc[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/Ii8LmhF4Iai0D8cnc[2]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/IfinBu5BGd59vAivJECt[2]:B
-------------------------------------
  Pin max-delay slack:     4406 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/IfinBu5BGd59vAivJECt[2]_CFG1A_TEST


Path 415
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[70]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[70]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[70]:D
-------------------------------------
  Pin max-delay slack:     4395 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[70]_CFG1A_TEST


Path 416
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgr[67]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[67]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[67]:D
-------------------------------------
  Pin max-delay slack:     4390 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/IuG6ssIlzgs[67]_CFG1A_TEST


Path 417
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/MSC_i_453/ImCr:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_456/IgFGIcg:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_456/Iedx5uDpHA:A
-------------------------------------
  Pin max-delay slack:     4408 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_456/Ih2er7d_CFG1A_TEST0


Path 418
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_443/IcycpiIxv5pd6JEbxuip52B:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_443/IwyuE6qtcFD7i2uvkI73e:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_443/IcycpiIxv5pd6JD3bkotlgy:B
-------------------------------------
  Pin max-delay slack:     4405 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_443/IcycpiIxv5pd6JD3bkotlgy_CFG1A_TEST


Path 419
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_440/Ib903brfasGEhqtihoyGw6wjnd:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_440/IwyuE6qtcFD7i2uvkI73e:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_440/IcycpiIxv5pd6JD3bkotlgy:A
-------------------------------------
  Pin max-delay slack:     4375 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_440/IcycpiIxv5pd6JD3bkotlgy_CFG1D_TEST


Path 420
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IHu28hB9Fg0iogtrIGcBG8lCHzgs[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CS_N_P1_OUT:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9meolFEet17[0]:C
-------------------------------------
  Pin max-delay slack:     4376 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/IhqioI9meolFEet16[0]_CFG1A_TEST


Path 421
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/reset_counter[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/reset_counter[2]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/reset_counter_3_1.N_245_i:A
-------------------------------------
  Pin max-delay slack:     4387 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/reset_counter_3_1.N_245_i_CFG1A_TEST


Path 422
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[87]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[87]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[87]:D
-------------------------------------
  Pin max-delay slack:     4382 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[87]_CFG1A_TEST


Path 423
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[71]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[71]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[71]:D
-------------------------------------
  Pin max-delay slack:     4397 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[71]_CFG1A_TEST


Path 424
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/count[3]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/vref_done:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/vref_done8:A
-------------------------------------
  Pin max-delay slack:     4078 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/vref_done8_CFG1A_TEST


Path 425
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current[4]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/rxvalid_wait_done_reg:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current_ns_0_a2[1]:B
-------------------------------------
  Pin max-delay slack:     3796 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current_ns_0_a2[1]_CFG1D_TEST


Path 426
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_0_current[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_0_current[1]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_0_current[1]:D
-------------------------------------
  Pin max-delay slack:     4390 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_0_current[1]_CFG1C_TEST


Path 427
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[4]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[4]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[4]:B
-------------------------------------
  Pin max-delay slack:     4384 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[5]_CFG1A_TEST


Path 428
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/wrptr[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/wrptr[0]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/wrptr_RNO[0]:B
-------------------------------------
  Pin max-delay slack:     4396 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/wrptr_RNO[0]_CFG1C_TEST


Path 429
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq9ekhn9GCuDm77rg991L7cbFq9Jowr[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[144]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[144]:D
-------------------------------------
  Pin max-delay slack:     5283 ps
  Min-delay inserted:       397 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[144]_CFG1C_TEST


Path 430
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ip5zr3zyHyh2qzn8Eslkwjnc[2]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ip5zr3zyHyh2qzn8Eslkwjnc[1]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ip5zr3zyHyh2qzn8Eslkwjnc[1]:D
-------------------------------------
  Pin max-delay slack:     5396 ps
  Min-delay inserted:       610 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ip5zr3zyHyh2qzn8Eslkwjnc[1]_CFG1A_TEST


Path 431
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[47]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[60]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[60]:D
-------------------------------------
  Pin max-delay slack:     5389 ps
  Min-delay inserted:       756 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[60]_CFG1A_TEST


Path 432
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_258/MSC_i_259/Ilgs[43]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[43]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_258/MSC_i_259/IxC4mH9Baxr[43]:A
-------------------------------------
  Pin max-delay slack:     5386 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_258/MSC_i_259/IxC4mH9Baxr[43]_CFG1C_TEST


Path 433
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/IeKz47q1nft6oC667wnup55KbnnFss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/IbsbI6oBxyu49iD8[0]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/IbzoinDnrGHaqvJLdiiJ32m8hA[0]:A
-------------------------------------
  Pin max-delay slack:     5387 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/IbzoinDnrGHaqvJLdiiJ32m8hA[0]_CFG1D_TEST


Path 434
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IcA1oIhdiI73e[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[84]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/In3je3yB6x36gsknDICwI8m7[84]:A
-------------------------------------
  Pin max-delay slack:     5132 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/In3je3yB6x36gsknDICwI8m7[84]_CFG1A_TEST


Path 435
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane[2]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane[3]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_register.current_lane_3_1.N_66_i_i:B
-------------------------------------
  Pin max-delay slack:     5386 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_register.current_lane_3_1.N_66_i_i_CFG1C_TEST


Path 436
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane[3]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_register.current_lane_3_1.N_66_i_i:C
-------------------------------------
  Pin max-delay slack:     5365 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_register.current_lane_3_1.N_66_i_i_CFG1A_TEST


Path 437
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_cnt[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_1[1]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_1[1]:D
-------------------------------------
  Pin max-delay slack:     5336 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_1[1]_CFG1D_TEST


Path 438
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_1[3]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps180_1_eq_low180:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_steps180_1_eq_low180_next:B
-------------------------------------
  Pin max-delay slack:     5369 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_steps180_1_eq_low180_next_CFG1A_TEST


Path 439
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_Lane_Fifo_Protect_current[1]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/hold_fifo_block_cnt[1]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_hold_fifo_block_cnt_next[1]:C
-------------------------------------
  Pin max-delay slack:     5399 ps
  Min-delay inserted:       685 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_hold_fifo_block_cnt_next[1]_CFG1A_TEST


Path 440
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[4]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[5]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[5]:A
-------------------------------------
  Pin max-delay slack:     5367 ps
  Min-delay inserted:       558 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[5]_CFG1A_TEST


Path 441
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/empty:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/empty:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/empty_RNO:B
-------------------------------------
  Pin max-delay slack:     5380 ps
  Min-delay inserted:       877 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/LANE_CTRL/read_FIFO_en_0_o2_CFG1A_TEST


Path 442
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[82]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[18]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[18]:D
-------------------------------------
  Pin max-delay slack:     5181 ps
  Min-delay inserted:       475 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[18]_CFG1A_TEST


Path 443
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_Z[50]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[54]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[54]:D
-------------------------------------
  Pin max-delay slack:     4392 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[54]_CFG1A_TEST


Path 444
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_Z[43]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[47]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[47]:D
-------------------------------------
  Pin max-delay slack:     4390 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[47]_CFG1A_TEST


Path 445
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/coredma_size_o[4]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/dma_size[4]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/dma_size_4[4]:B
-------------------------------------
  Pin max-delay slack:     4372 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/dma_size_4[4]_CFG1C_TEST


Path 446
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAllI0l[3]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAO0I0l[3]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAO0I0l_RNO[3]:A
-------------------------------------
  Pin max-delay slack:     4390 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAO0I0l_RNO[3]_CFG1A_TEST


Path 447
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAllIIl/CAXI4DMAIl11l_Z[28]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO1IIl/CAXI4DMAOO01l[28]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO1IIl/CAXI4DMAOO01l_RNO[28]:B
-------------------------------------
  Pin max-delay slack:     4397 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO1IIl/CAXI4DMAOO01l_RNO[28]_CFG1C_TEST


Path 448
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoWrAddr[1]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoWrAddr[2]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoWrAddr_55_1.SUM[2]:A
-------------------------------------
  Pin max-delay slack:     4397 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoWrAddr_55_1.SUM[2]_CFG1A_TEST


Path 449
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[7]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[1]
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/CFG_3:B
-------------------------------------
  Pin max-delay slack:     4284 ps
  Min-delay inserted:       489 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/CFG_3_CFG1A_TEST0


Path 450
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[6]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[6]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_46[6]:C
-------------------------------------
  Pin max-delay slack:     4385 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_46[6]_CFG1C_TEST


Path 451
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[32]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[32]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_42[32]:C
-------------------------------------
  Pin max-delay slack:     4385 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_42[32]_CFG1A_TEST


Path 452
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/rrArb.rrArb/genblk1.requestorMasked[2]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/rrArb.rrArb/grant[2]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/rrArb.rrArb/d_grant[2]:B
-------------------------------------
  Pin max-delay slack:     4230 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/rrArb.rrArb/d_grant[2]_CFG1A_TEST


Path 453
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk3.rrs/holdDat[73]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk3.rrs/sDat[73]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk3.rrs/sDat_10[73]:C
-------------------------------------
  Pin max-delay slack:     4386 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk3.rrs/sDat_10[73]_CFG1D_TEST


Path 454
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/holdDat[48]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat[48]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat_18[48]:C
-------------------------------------
  Pin max-delay slack:     4385 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat_18[48]_CFG1C_TEST


Path 455
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/holdDat[34]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat[34]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat_18[34]:C
-------------------------------------
  Pin max-delay slack:     4385 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat_18[34]_CFG1C_TEST


Path 456
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[2]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[3]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO[3]:B
-------------------------------------
  Pin max-delay slack:     4377 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO[3]_CFG1A_TEST


Path 457
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/holdDat[72]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/sDat[72]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/sDat_10[72]:C
-------------------------------------
  Pin max-delay slack:     4386 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/sDat_10[72]_CFG1C_TEST


Path 458
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk1.awrs/holdDat[39]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk1.awrs/sDat[39]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk1.awrs/sDat_18[39]:C
-------------------------------------
  Pin max-delay slack:     4385 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk1.awrs/sDat_18[39]_CFG1C_TEST


Path 459
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntBinary[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntBinary[1]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntBinary_9[1]:A
-------------------------------------
  Pin max-delay slack:     4366 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntBinary_9[1]_CFG1A_TEST


Path 460
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/cntBinary[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/cntGray[0]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/bin2gray_inst/nextGray_1[0]:A
-------------------------------------
  Pin max-delay slack:     4387 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/bin2gray_inst/nextGray_1[0]_CFG1D_TEST


Path 461
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[2]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[2]:B
-------------------------------------
  Pin max-delay slack:     4381 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[2]_CFG1A_TEST


Path 462
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[73]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[73]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_10[73]:C
-------------------------------------
  Pin max-delay slack:     4385 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_10[73]_CFG1C_TEST


Path 463
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[49]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[49]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_10[49]:B
-------------------------------------
  Pin max-delay slack:     4386 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat_10[49]_CFG1A_TEST


Path 464
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[55]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[55]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_10[55]:C
-------------------------------------
  Pin max-delay slack:     4385 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_10[55]_CFG1C_TEST


Path 465
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[36]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[36]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_10[36]:C
-------------------------------------
  Pin max-delay slack:     4385 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_10[36]_CFG1C_TEST


Path 466
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/holdDat[68]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat[68]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat_10[68]:B
-------------------------------------
  Pin max-delay slack:     4371 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat_10[68]_CFG1C_TEST


Path 467
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/holdDat[39]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/sDat[39]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/sDat_10[39]:B
-------------------------------------
  Pin max-delay slack:     4385 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/sDat_10[39]_CFG1C_TEST


Path 468
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[67]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[67]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[67]:C
-------------------------------------
  Pin max-delay slack:     4385 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[67]_CFG1A_TEST


Path 469
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[20]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[20]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[20]:C
-------------------------------------
  Pin max-delay slack:     4385 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[20]_CFG1C_TEST


Path 470
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_net_181
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_net_165
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1

Path 471
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_443/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_443/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_443/MSC_net_274
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_443/MSC_net_273
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB8_rgb_net_1

Path 472
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/MSC_net_280
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/MSC_net_279
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1

Path 473
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_440/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_440/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_440/MSC_net_300
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_440/MSC_net_299
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1

Path 474
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/IxC8cfe2fD8[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/IxC8cfe2fD8[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_net_830
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_net_726
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1

Path 475
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/IwBf3wCAucs[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/IwBf3wCAucs[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_net_829
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_net_694
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1

Path 476
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_423/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_423/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_423/MSC_net_280
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_423/MSC_net_279
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB8_rgb_net_1

Path 477
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/Iewlp1fax8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/Iewlp1fax8[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_508
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_419
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1

Path 478
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_507
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_506
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1

Path 479
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/Iewlp1fax8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/Iewlp1fax8[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_215
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_135
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1

Path 480
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_214
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_213
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1

Path 481
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Iewlp1fax8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Iewlp1fax8[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_215
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_135
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB3_rgb_net_1

Path 482
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_214
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_213
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB3_rgb_net_1

Path 483
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Iewlp1fax8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Iewlp1fax8[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_215
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_135
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1

Path 484
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_214
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_213
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1

Path 485
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_net_189
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_net_173
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1

Path 486
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/MSC_net_268
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/MSC_net_212
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB6_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1

Path 487
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[0]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_net_182
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_net_171
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1

Path 488
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/IxCyClhqFss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/IxCyClhqFss[0]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_212
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_113
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB3_rgb_net_1

Path 489
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntBinary[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntBinary[1]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntBinary_13_Z[1]
      AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/nextGray[1]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1

Path 490
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iftomwp53Fol2JeysCEFsd6jmz84cu[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iftomwp53Fol2JeysCEFsd6jmz84cu[0]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_net_1541
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_net_3911
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB4_rgb_net_1

Path 491
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ic4KvtBahALDA[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ic4KvtBahALDA[0]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_net_2170
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_net_1532
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1

Path 492
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/IxCyClhqFss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/IxCyClhqFss[0]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_212
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_113
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1

Path 493
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ic4KvtBahALDA[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ic4KvtBahALDA[0]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_net_2036
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_net_1525
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1

Path 494
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count[0]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/un1_push_count_cry_0_Y_0
      PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count_Z[0]
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1

Path 495
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count[0]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/un1_push_count_cry_0_Y_0
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count_Z[0]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK

Path 496
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/IxCyClhqFss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/IxCyClhqFss[0]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_505
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_397
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1

Path 497
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/IxCyClhqFss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/IxCyClhqFss[0]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_212
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_113
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1

Path 498
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1OOI/CAXI4DMAl01OI:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1OOI/CAXI4DMAl01OI:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0_AXI4mslave0_ARREADY
      CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1OOI/un1_CAXI4DMAIlOII_1_sqmuxa_0_Z
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB15_rgb_net_1

Path 499
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ie9yafqpDcHgg57kf2ne[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ie9yafqpDcHgg57kf2ne[3]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_net_2101
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_net_1602
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1

Path 500
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/push_count[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/push_count[0]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/un1_push_count_cry_0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/push_count_Z[0]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1

Path 501
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_443/IxCyClhqFss[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_443/IxCyClhqFss[0]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_443/MSC_net_86
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_443/MSC_net_79
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1

Path 502
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ie9yafqpDcHgg57kf2ne[4]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ie9yafqpDcHgg57kf2ne[4]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_net_2104
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_net_1601
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1

Path 503
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_431/Ieq7r9tfssyhEl1h1y8u[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_431/Ieq7r9tfssyhEl1h1y8u[2]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_i_430/IbCLfBIFrxIsj:A
-------------------------------------
  Pin max-delay slack:     4377 ps
  Min-delay inserted:         0 ps ( Estimated )
  -----------------------------------
  No location is feasible for inserting delay buffers.


Path 504
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/rotate_count[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/rotate_count[1]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/N_66_i_i
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/next_state79_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0_SYS_CLK

Path 505
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/fuzzy:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/fuzzy:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/fuzzy_0_Z
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/N_1_i
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1

Path 506
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_pause_cnt[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_pause_cnt[0]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_pause_cnt_Z[0]
      PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/CO0_0
      PF_DDR3_SS_0_SYS_CLK

Path 507
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAl10OI[0]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAl10OI[0]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/N_355_i
      CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAl10OI_Z[0]
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB16_rgb_net_1

Path 508
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[1]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/N_5595_i
      AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/wr_addr[1]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1


-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 3  
 Total I/O ports improved: 0       
-------------------------------------



-------------------------------------
 Min-delay Repair Report 
-------------------------------------
 Iteration 3  
 Total paths eligible for improvement: 76      
 Total paths improved: 37      
-------------------------------------

Path 1
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAO0lll[16]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAI11Il[16]:D
-------------------------------------
Path min-delay slack:       -48 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAI11Il_RNO[16]:A
-------------------------------------
  Pin max-delay slack:     4252 ps
  Min-delay inserted:       459 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAI11Il_RNO[16]_CFG1A_TEST0


Path 2
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_168/ImCq:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_168/ImCr:D
-------------------------------------
Path min-delay slack:       -47 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_168/ImCr:D
-------------------------------------
  Pin max-delay slack:     5489 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_168/ImCr_CFG1A_TEST


Path 3
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/wrptr[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/wrptr[1]:D
-------------------------------------
Path min-delay slack:       -30 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/wrptr[1]:D
-------------------------------------
  Pin max-delay slack:     4453 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/wrptr[1]_CFG1A_TEST
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/wrptr[1]_CFG1C_TEST


Path 4
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[6]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[7]:D
-------------------------------------
Path min-delay slack:       -29 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[7]:D
-------------------------------------
  Pin max-delay slack:     4378 ps
  Min-delay inserted:       425 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/dmainit_state[7]_CFG1C_TEST


Path 5
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[3]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[3]:D
-------------------------------------
Path min-delay slack:       -27 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[3]:D
-------------------------------------
  Pin max-delay slack:     5379 ps
  Min-delay inserted:       502 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[3]_CFG1A_TEST
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[3]_CFG1C_TEST


Path 6
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[99]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[99]:D
-------------------------------------
Path min-delay slack:       -23 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[99]:D
-------------------------------------
  Pin max-delay slack:     5355 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[99]_CFG1C_TEST


Path 7
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/IbsbI6oBxyu49iD8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_196/ImCq:D
-------------------------------------
Path min-delay slack:       -22 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_196/ImCq:D
-------------------------------------
  Pin max-delay slack:     5356 ps
  Min-delay inserted:       371 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_196/ImCq_CFG1C_TEST


Path 8
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[64]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[64]:D
-------------------------------------
  Pin max-delay slack:     5188 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[64]_CFG1D_TEST


Path 9
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[107]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[107]:D
-------------------------------------
Path min-delay slack:       -20 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[107]:D
-------------------------------------
  Pin max-delay slack:     5360 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[107]_CFG1C_TEST


Path 10
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[12]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[38]:D
-------------------------------------
Path min-delay slack:       -19 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[38]:D
-------------------------------------
  Pin max-delay slack:     5355 ps
  Min-delay inserted:       541 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[38]_CFG1A_TEST


Path 11
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[10]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[10]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[10]:D
-------------------------------------
  Pin max-delay slack:     5349 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[10]_CFG1C_TEST


Path 12
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/holdDat[65]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat[65]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat_10[65]:B
-------------------------------------
  Pin max-delay slack:     4428 ps
  Min-delay inserted:       657 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat_10[65]_CFG1A_TEST


Path 13
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[4]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[4]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[4]:D
-------------------------------------
  Pin max-delay slack:     5346 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/If91aprtDwKqKd2yvjEf5K8GE8s48b[4]_CFG1C_TEST


Path 14
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAO0lll[14]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAI11Il[14]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAI11Il_RNO[14]:A
-------------------------------------
  Pin max-delay slack:     4220 ps
  Min-delay inserted:       385 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAI11Il_RNO[14]_CFG1B_TEST0


Path 15
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/rotate_count[2]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[8]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_RNO[8]:D
-------------------------------------
  Pin max-delay slack:     4412 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_RNO[8]_CFG1A_TEST0


Path 16
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAI10_Z[69]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll[69]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[69]:B
-------------------------------------
  Pin max-delay slack:     4422 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[69]_CFG1A_TEST


Path 17
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[42]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[42]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_10[42]:C
-------------------------------------
  Pin max-delay slack:     4418 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_10[42]_CFG1C_TEST


Path 18
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAI10_Z[62]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll[62]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[62]:B
-------------------------------------
  Pin max-delay slack:     4415 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[62]_CFG1A_TEST


Path 19
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[2]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[2]:B
-------------------------------------
  Pin max-delay slack:     5381 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[2]_CFG1A_TEST


Path 20
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAI10_Z[70]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll[70]:D
-------------------------------------
Path min-delay slack:        -8 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[70]:B
-------------------------------------
  Pin max-delay slack:     4411 ps
  Min-delay inserted:       689 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[70]_CFG1A_TEST


Path 21
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAI10_Z[63]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll[63]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[63]:B
-------------------------------------
  Pin max-delay slack:     4408 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll_RNO[63]_CFG1A_TEST


Path 22
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[3].wrFif/fifoEmpty:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[3].wrFif/fifoRdValid:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[3].wrFif/fifoRdValid_RNO:A
-------------------------------------
  Pin max-delay slack:     4383 ps
  Min-delay inserted:       462 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[3].wrFif/fifoRdValid_RNO_CFG1A_TEST


Path 23
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[66]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[66]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_10[66]:C
-------------------------------------
  Pin max-delay slack:     4408 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_10[66]_CFG1C_TEST


Path 24
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/holdDat[31]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/sDat[31]:D
-------------------------------------
Path min-delay slack:        -7 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/sDat_10[31]:B
-------------------------------------
  Pin max-delay slack:     4408 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/sDat_10[31]_CFG1C_TEST


Path 25
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAO0lll[8]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAI11Il[8]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAI11Il_RNO[8]:A
-------------------------------------
  Pin max-delay slack:     4406 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAI11Il_RNO[8]_CFG1A_TEST


Path 26
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_Z[46]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[50]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[50]:D
-------------------------------------
  Pin max-delay slack:     4390 ps
  Min-delay inserted:       494 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[50]_CFG1A_TEST


Path 27
-------------------------------------
From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[4]:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][4]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][4]:D
-------------------------------------
  Pin max-delay slack:     4276 ps
  Min-delay inserted:       377 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][4]_CFG1A_TEST


Path 28
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[3]:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
  On sink pin: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[3]:C
-------------------------------------
  Pin max-delay slack:     5368 ps
  Min-delay inserted:       387 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[2]_CFG1A_TEST


Path 29
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_525/Ilgs[40]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/IK01AsaLwqwEDwrvhA[0]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_525/IxC4mH9Baxr[40]:A
-------------------------------------
  Pin max-delay slack:     4375 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_525/IxC4mH9Baxr[40]_CFG1C_TEST


Path 30
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5y8Bz1AueKtpx73gJKz7C0gm0Ln[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[0]:D
-------------------------------------
Path min-delay slack:        -3 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IlglEEx9E4Dbn7HmFmntJb7xF6DnLBt3kwcGEExJr1tblIjn9nG4GIdwq[0]:B
-------------------------------------
  Pin max-delay slack:     4376 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/IlglEEx9E4Dbn7HmFmntJb7xF6DnLBt3kwcGEExJr1tblIjn9nG4GIdwq[0]_CFG1A_TEST


Path 31
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6gkd5mpr1zgr[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_326/IhxqC96g7EmKErtx8[1]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_326/IhxqC96g7EmKErtx8[1]:D
-------------------------------------
  Pin max-delay slack:     4317 ps
  Min-delay inserted:       327 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_326/IhxqC96g7EmKErtx8[1]_CFG1D_TEST


Path 32
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[0]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current_RNI1CHL[0]:C
-------------------------------------
  Pin max-delay slack:     2985 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current_RNI1CHL[0]_CFG1A_TEST


Path 33
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[23]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[23]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[23]:D
-------------------------------------
  Pin max-delay slack:     5167 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[23]_CFG1C_TEST


Path 34
-------------------------------------
From: CoreDMA_IO_CTRL_0/axi4dma_init_0/axi_write_state[0]:CLK
  To: CoreDMA_IO_CTRL_0/axi4dma_init_0/wvalid_o:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/axi4dma_init_0/axi_write_state_RNICFF6[0]:A
-------------------------------------
  Pin max-delay slack:     4267 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/axi4dma_init_0/axi_write_state_RNICFF6[0]_CFG1C_TEST


Path 35
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iun1juo4vDF:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IhfGtyphdyFsFpcsh:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IhfGtyphdyFsFpcsh:D
-------------------------------------
  Pin max-delay slack:     5378 ps
  Min-delay inserted:       533 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/IhfGtyphdyFsFpcsh_CFG1A_TEST


Path 36
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[28]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[28]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[28]:D
-------------------------------------
  Pin max-delay slack:     5157 ps
  Min-delay inserted:       297 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/I12jpus1BJidLLoBlalmA[28]_CFG1C_TEST


Path 37
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[8]:CLK
  To: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[2]
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/CFG_5:B
-------------------------------------
  Pin max-delay slack:     4137 ps
  Min-delay inserted:       439 ps ( Estimated )
  -----------------------------------
  Delay buffers inserted before the sink:
      mdr_CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/CFG_5_CFG1A_TEST0


Path 38
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_net_181
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_net_165

Path 39
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_443/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_443/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB8_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_443/MSC_net_274
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_443/MSC_net_273

Path 40
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/MSC_net_280
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/MSC_net_279

Path 41
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_440/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_440/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_440/MSC_net_300
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_440/MSC_net_299

Path 42
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/IxC8cfe2fD8[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/IxC8cfe2fD8[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_net_830
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_net_726

Path 43
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/IwBf3wCAucs[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/IwBf3wCAucs[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_net_829
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_net_694

Path 44
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_423/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_423/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB8_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_423/MSC_net_280
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_423/MSC_net_279

Path 45
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/Iewlp1fax8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/Iewlp1fax8[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_508
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_419
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 46
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_507
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_506
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 47
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/Iewlp1fax8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/Iewlp1fax8[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_215
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_135
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 48
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_214
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_213
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 49
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Iewlp1fax8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Iewlp1fax8[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_215
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_135
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB3_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 50
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_214
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_213
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB3_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 51
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Iewlp1fax8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Iewlp1fax8[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_215
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_135
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 52
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_214
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_213
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 53
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_net_189
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_net_173
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 54
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/MSC_net_212
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/MSC_net_268
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB6_rgb_net_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 55
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[0]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_net_182
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_net_171

Path 56
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/IxCyClhqFss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/IxCyClhqFss[0]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_113
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_212
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB3_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 57
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntBinary[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntBinary[1]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntBinary_13_Z[1]
      AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/nextGray[1]
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10_rgb_net_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 58
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iftomwp53Fol2JeysCEFsd6jmz84cu[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iftomwp53Fol2JeysCEFsd6jmz84cu[0]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_net_3911
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB4_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_net_1541

Path 59
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ic4KvtBahALDA[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ic4KvtBahALDA[0]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_net_1532
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_net_2170

Path 60
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/IxCyClhqFss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/IxCyClhqFss[0]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_212
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_113
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 61
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ic4KvtBahALDA[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ic4KvtBahALDA[0]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_net_1525
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_net_2036
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 62
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count[0]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/un1_push_count_cry_0_Y_0
      PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count_Z[0]

Path 63
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count[0]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/un1_push_count_cry_0_Y_0
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count_Z[0]

Path 64
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/IxCyClhqFss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/IxCyClhqFss[0]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_505
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_397
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 65
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/IxCyClhqFss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/IxCyClhqFss[0]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_212
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_113
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y

Path 66
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ie9yafqpDcHgg57kf2ne[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ie9yafqpDcHgg57kf2ne[3]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_net_1602
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_net_2101

Path 67
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[3]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[3]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/N_1409_i
      AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/rd_addr[3]
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10_rgb_net_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 68
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1OOI/CAXI4DMAl01OI:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1OOI/CAXI4DMAl01OI:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0_AXI4mslave0_ARREADY
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB15_rgb_net_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1OOI/un1_CAXI4DMAIlOII_1_sqmuxa_0_Z

Path 69
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/rotate_count[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/rotate_count[1]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/N_66_i_i
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/next_state79_1
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 70
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/push_count[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/push_count[0]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/un1_push_count_cry_0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/push_count_Z[0]

Path 71
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ie9yafqpDcHgg57kf2ne[4]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ie9yafqpDcHgg57kf2ne[4]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_net_1601
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_net_2104

Path 72
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_431/Ieq7r9tfssyhEl1h1y8u[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_431/Ieq7r9tfssyhEl1h1y8u[2]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_i_430/IbCLfBIFrxIsj:A
-------------------------------------
  Pin max-delay slack:     4377 ps
  Min-delay inserted:         0 ps ( Estimated )
  -----------------------------------
  No location is feasible for inserting delay buffers.


Path 73
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/fuzzy:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/fuzzy:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/fuzzy_0_Z
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/N_1_i

Path 74
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_pause_cnt[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_pause_cnt[0]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0_SYS_CLK
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_pause_cnt_Z[0]
      PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/CO0_0

Path 75
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAl10OI[0]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAl10OI[0]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB16_rgb_net_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/N_355_i
      CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAl10OI_Z[0]

Path 76
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[1]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10_rgb_net_1
      AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/N_5595_i
      AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/wr_addr[1]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4


-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 4  
 Total I/O ports improved: 0       
-------------------------------------



-------------------------------------
 Min-delay Repair Report 
-------------------------------------
 Iteration 4  
 Total paths eligible for improvement: 39      
 Total paths improved: 0       
-------------------------------------

Path 1
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_net_181
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_net_165
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 2
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_443/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_443/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_443/MSC_net_274
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_443/MSC_net_273
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB8_rgb_net_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 3
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/MSC_net_280
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/MSC_net_279

Path 4
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_440/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_440/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_440/MSC_net_300
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_440/MSC_net_299
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 5
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/IxC8cfe2fD8[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/IxC8cfe2fD8[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_net_830
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_net_726
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 6
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/IwBf3wCAucs[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/IwBf3wCAucs[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_net_829
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_net_694
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 7
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_423/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_423/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_423/MSC_net_280
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_423/MSC_net_279
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB8_rgb_net_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 8
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/Iewlp1fax8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/Iewlp1fax8[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_508
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_419

Path 9
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_507
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_506
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1

Path 10
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/Iewlp1fax8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/Iewlp1fax8[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_215
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_135

Path 11
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_214
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_213

Path 12
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Iewlp1fax8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Iewlp1fax8[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_215
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_135
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB3_rgb_net_1

Path 13
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_214
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_213
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB3_rgb_net_1

Path 14
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Iewlp1fax8[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Iewlp1fax8[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_135
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_215
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1

Path 15
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Ib1kHLJqfyjKwjss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Ib1kHLJqfyjKwjss[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_214
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_213
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1

Path 16
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:D
-------------------------------------
Path min-delay slack:       -15 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_net_189
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_net_173

Path 17
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:D
-------------------------------------
Path min-delay slack:       -14 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/MSC_net_212
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB6_rgb_net_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/MSC_net_268

Path 18
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[0]:D
-------------------------------------
Path min-delay slack:       -13 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_net_182
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_net_171
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 19
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/IxCyClhqFss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/IxCyClhqFss[0]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_212
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_113
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB3_rgb_net_1

Path 20
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntBinary[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntBinary[1]:D
-------------------------------------
Path min-delay slack:       -12 ps
-------------------------------------
... None of the following nets could be modified:
      AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/cntBinary_13_Z[1]
      AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/nextGray[1]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10_rgb_net_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 21
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iftomwp53Fol2JeysCEFsd6jmz84cu[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Iftomwp53Fol2JeysCEFsd6jmz84cu[0]:D
-------------------------------------
Path min-delay slack:       -11 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_net_3911
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_net_1541
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB4_rgb_net_1

Path 22
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ic4KvtBahALDA[0]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ic4KvtBahALDA[0]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_net_2170
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_net_1532
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 23
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/IxCyClhqFss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/IxCyClhqFss[0]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_113
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/MSC_net_212
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1

Path 24
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ic4KvtBahALDA[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Ic4KvtBahALDA[0]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_net_1525
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_net_2036
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1

Path 25
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count[0]:D
-------------------------------------
Path min-delay slack:       -10 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
      PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/un1_push_count_cry_0_Y_0
      PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count_Z[0]

Path 26
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count[0]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/un1_push_count_cry_0_Y_0
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count_Z[0]
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 27
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/IxCyClhqFss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/IxCyClhqFss[0]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_505
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/MSC_net_397

Path 28
-------------------------------------
From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/IxCyClhqFss[0]:CLK
  To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/IxCyClhqFss[0]:D
-------------------------------------
Path min-delay slack:        -9 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_212
      PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/MSC_net_113

Path 29
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ie9yafqpDcHgg57kf2ne[3]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ie9yafqpDcHgg57kf2ne[3]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_net_2101
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_net_1602
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 30
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[3]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[3]:D
-------------------------------------
Path min-delay slack:        -6 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10_rgb_net_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
      AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/N_1409_i
      AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/rd_addr[3]

Path 31
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1OOI/CAXI4DMAl01OI:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1OOI/CAXI4DMAl01OI:D
-------------------------------------
Path min-delay slack:        -5 ps
-------------------------------------
... None of the following nets could be modified:
      CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0_AXI4mslave0_ARREADY
      CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1OOI/un1_CAXI4DMAIlOII_1_sqmuxa_0_Z
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB15_rgb_net_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 32
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/rotate_count[1]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/rotate_count[1]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0_SYS_CLK
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/N_66_i_i
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/next_state79_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 33
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/push_count[0]:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/push_count[0]:D
-------------------------------------
Path min-delay slack:        -4 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/un1_push_count_cry_0_Y
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/push_count_Z[0]
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 34
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ie9yafqpDcHgg57kf2ne[4]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Ie9yafqpDcHgg57kf2ne[4]:D
-------------------------------------
Path min-delay slack:        -2 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_net_2104
      PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_net_1601
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 35
-------------------------------------
From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_431/Ieq7r9tfssyhEl1h1y8u[1]:CLK
  To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_431/Ieq7r9tfssyhEl1h1y8u[2]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
  On sink pin: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_i_430/IbCLfBIFrxIsj:A
-------------------------------------
  Pin max-delay slack:     4377 ps
  Min-delay inserted:         0 ps ( Estimated )
  -----------------------------------
  No location is feasible for inserting delay buffers.


Path 36
-------------------------------------
From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/fuzzy:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/fuzzy:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/fuzzy_0_Z
      PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/N_1_i
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 37
-------------------------------------
From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_pause_cnt[0]:CLK
  To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_pause_cnt[0]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4
      PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y
      PF_DDR3_SS_0/CCC_0/clkint_4_NET
      PF_DDR3_SS_0_SYS_CLK
      PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/CO0_0
      PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_pause_cnt_Z[0]

Path 38
-------------------------------------
From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAl10OI[0]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAl10OI[0]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/N_355_i
      CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAl10OI_Z[0]
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB16_rgb_net_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4

Path 39
-------------------------------------
From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[1]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[1]:D
-------------------------------------
Path min-delay slack:        -1 ps
-------------------------------------
... None of the following nets could be modified:
      PF_DDR4_SS_0/CCC_0/clkint_4_NET
      AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/N_5595_i
      AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/wr_addr[1]
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
      PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10_rgb_net_1
      PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4




Note:
    [1]: A net cannot be modified for repair if:
         - it is hardwired, preserved, or global;
         - the sink pin is a clock pin;
         - the sink pin has negative max-delay slack allowance;

    [2]: A location is not feasible for inserting a delay buffer if the estimated minimum delay to be inserted might exceed the max-delay slack allowance of the sink pin.



