/* List of supported core and tune info for RISC-V.
   Copyright (C) 2020-2026 Free Software Foundation, Inc.

   This file is part of GCC.

   GCC is free software; you can redistribute it and/or modify it
   under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3, or (at your option)
   any later version.

   GCC is distributed in the hope that it will be useful, but
   WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
   General Public License for more details.

   You should have received a copy of the GNU General Public License
   along with GCC; see the file COPYING3.  If not see
   <http://www.gnu.org/licenses/>.  */

/* This is a list of tune that implement RISC-V.

   Before using #include to read this file, define a macro:

      RISCV_TUNE(TUNE_NAME, PIPELINE_MODEL, TUNE_INFO)

   The TUNE_NAME is the name of the micro-arch, represented as a string.
   The PIPELINE_MODEL is the pipeline model of the micro-arch, represented as a
   string, defined in riscv.md.
   The TUNE_INFO is the detail cost model for this core, represented as an
   identifier, reference to riscv.cc.  */

#ifndef RISCV_TUNE
#define RISCV_TUNE(TUNE_NAME, PIPELINE_MODEL, TUNE_INFO)
#endif

RISCV_TUNE("generic", generic, generic_tune_info)
RISCV_TUNE("rocket", generic, rocket_tune_info)
RISCV_TUNE("sifive-3-series", generic, rocket_tune_info)
RISCV_TUNE("sifive-5-series", generic, rocket_tune_info)
RISCV_TUNE("sifive-7-series", sifive_7, sifive_7_tune_info)
RISCV_TUNE("sifive-p400-series", sifive_p400, sifive_p400_tune_info)
RISCV_TUNE("sifive-p600-series", sifive_p600, sifive_p600_tune_info)
RISCV_TUNE("tt-ascalon-d8", tt_ascalon_d8, tt_ascalon_d8_tune_info)
RISCV_TUNE("thead-c906", generic, thead_c906_tune_info)
RISCV_TUNE("xt-c908", generic, generic_ooo_tune_info)
RISCV_TUNE("xt-c908v", generic, generic_ooo_tune_info)
RISCV_TUNE("xt-c910", generic, generic_ooo_tune_info)
RISCV_TUNE("xt-c910v2", generic, generic_ooo_tune_info)
RISCV_TUNE("xt-c920", generic, generic_ooo_tune_info)
RISCV_TUNE("xt-c920v2", generic, generic_ooo_tune_info)
RISCV_TUNE("xiangshan-nanhu", xiangshan, xiangshan_nanhu_tune_info)
RISCV_TUNE("xiangshan-kunminghu", xiangshan, generic_ooo_tune_info)
RISCV_TUNE("spacemit-x60", spacemit_x60, spacemit_x60_tune_info)
RISCV_TUNE("generic-ooo", generic_ooo, generic_ooo_tune_info)
RISCV_TUNE("size", generic, optimize_size_tune_info)
RISCV_TUNE("mips-p8700", mips_p8700, mips_p8700_tune_info)
RISCV_TUNE("andes-25-series", andes_25_series, andes_25_tune_info)
RISCV_TUNE("andes-23-series", andes_23_series, andes_23_tune_info)
RISCV_TUNE("andes-45-series", andes_45_series, andes_45_tune_info)

#undef RISCV_TUNE

/* This is a list of cores that implement RISC-V.

   Before using #include to read this file, define a macro:

      RISCV_CORE(CORE_NAME, ARCH, MICRO_ARCH)

   The CORE_NAME is the name of the core, represented as a string.
   The ARCH is the default arch of the core, represented as a string,
   can be NULL if no default arch.
   The MICRO_ARCH is the name of the core for which scheduling decisions
   will be made, represented as an identifier.  */

#ifndef RISCV_CORE
#define RISCV_CORE(CORE_NAME, ARCH, MICRO_ARCH)
#endif

RISCV_CORE("sifive-e20",      "rv32imc",    "rocket")
RISCV_CORE("sifive-e21",      "rv32imac",   "rocket")
RISCV_CORE("sifive-e24",      "rv32imafc",  "rocket")
RISCV_CORE("sifive-e31",      "rv32imac",   "sifive-3-series")
RISCV_CORE("sifive-e34",      "rv32imafc",  "sifive-3-series")
RISCV_CORE("sifive-e76",      "rv32imafc",  "sifive-7-series")

RISCV_CORE("sifive-s21",      "rv64imac",   "rocket")
RISCV_CORE("sifive-s51",      "rv64imac",   "sifive-5-series")
RISCV_CORE("sifive-s54",      "rv64imafdc", "sifive-5-series")
RISCV_CORE("sifive-s76",      "rv64imafdc", "sifive-7-series")

RISCV_CORE("sifive-u54",      "rv64imafdc", "sifive-5-series")
RISCV_CORE("sifive-u74",      "rv64imafdc", "sifive-7-series")
RISCV_CORE("sifive-x280",     "rv64imafdcv_zfh_zba_zbb_zvfh_zvl512b", "sifive-7-series")
RISCV_CORE("sifive-p450",     "rv64imafdc_za64rs_zic64b_zicbom_zicbop_zicboz_"
			      "ziccamoa_ziccif_zicclsm_ziccrse_zicsr_zifencei_"
			      "zihintntl_zihintpause_zihpm_zfhmin_zba_zbb_zbs",
			      "sifive-p400-series")
RISCV_CORE("sifive-p670",     "rv64imafdcv_za64rs_zic64b_zicbom_zicbop_zicboz_"
			      "ziccamoa_ziccif_zicclsm_ziccrse_zicsr_zifencei_"
			      "zihintntl_zihintpause_zihpm_zfhmin_zba_zbb_zbs_"
			      "zvl128b_zvbb_zvknc_zvkng_zvksc_zvksg",
			      "sifive-p600-series")

RISCV_CORE("thead-c906",      "rv64imafdc_xtheadba_xtheadbb_xtheadbs_xtheadcmo_"
			      "xtheadcondmov_xtheadfmemidx_xtheadmac_"
			      "xtheadmemidx_xtheadmempair_xtheadsync",
			      "thead-c906")

RISCV_CORE("xt-c908",         "rv64imafdc_zicbom_zicbop_zicboz_zicntr_zicsr_"
			      "zifencei_zihintpause_zihpm_zfh_zba_zbb_zbc_zbs_"
			      "sstc_svinval_svnapot_svpbmt_xtheadba_xtheadbb_"
			      "xtheadbs_xtheadcmo_xtheadcondmov_xtheadfmemidx_"
			      "xtheadmac_xtheadmemidx_xtheadmempair_xtheadsync",
			      "xt-c908")
RISCV_CORE("xt-c908v",        "rv64imafdcv_zicbom_zicbop_zicboz_zicntr_zicsr_"
			      "zifencei_zihintpause_zihpm_zfh_zba_zbb_zbc_zbs_"
			      "zvfh_sstc_svinval_svnapot_svpbmt__xtheadba_"
			      "xtheadbb_xtheadbs_xtheadcmo_xtheadcondmov_"
			      "xtheadfmemidx_xtheadmac_xtheadmemidx_"
			      "xtheadmempair_xtheadsync",
			      "xt-c908")
RISCV_CORE("xt-c910",         "rv64imafdc_zicntr_zicsr_zifencei_zihpm_zfh_"
			      "xtheadba_xtheadbb_xtheadbs_xtheadcmo_"
			      "xtheadcondmov_xtheadfmemidx_xtheadmac_"
			      "xtheadmemidx_xtheadmempair_xtheadsync",
			      "xt-c910")
RISCV_CORE("xt-c910v2",       "rv64imafdc_zicbom_zicbop_zicboz_zicntr_zicond_"
			      "zicsr_zifencei_zihintntl_zihintpause_zihpm_"
			      "zawrs_zfa_zfbfmin_zfh_zca_zcb_zcd_zba_zbb_zbc_"
			      "zbs_sscofpmf_sstc_svinval_svnapot_svpbmt_"
			      "xtheadba_xtheadbb_xtheadbs_xtheadcmo_"
			      "xtheadcondmov_xtheadfmemidx_xtheadmac_"
			      "xtheadmemidx_xtheadmempair_xtheadsync",
			      "xt-c910v2")
RISCV_CORE("xt-c920",         "rv64imafdc_zicntr_zicsr_zifencei_zihpm_zfh_"
			      "xtheadba_xtheadbb_xtheadbs_xtheadcmo_"
			      "xtheadcondmov_xtheadfmemidx_xtheadmac_"
			      "xtheadmemidx_xtheadmempair_xtheadsync_"
			      "xtheadvector",
			      "xt-c910")
RISCV_CORE("xt-c920v2",       "rv64imafdcv_zicbom_zicbop_zicboz_zicntr_zicond_"
			      "zicsr_zifencei_zihintntl_zihintpause_zihpm_"
			      "zawrs_zfa_zfbfmin_zfh_zca_zcb_zcd_zba_zbb_zbc_"
			      "zbs_zvfbfmin_zvfbfwma_zvfh_sscofpmf_sstc_"
			      "svinval_svnapot_svpbmt_xtheadba_xtheadbb_"
			      "xtheadbs_xtheadcmo_xtheadcondmov_xtheadfmemidx_"
			      "xtheadmac_xtheadmemidx_xtheadmempair_"
			      "xtheadsync",
			       "xt-c920v2")

RISCV_CORE("tt-ascalon-d8",   "rva23s64_zfbfmin_zfh_zkr_zvbc_zvfbfwma_zvfh_"
			      "zvkng_zvl256b_smaia_smmpm_smnpm_smrnmi_"
			      "smstateen_ssaia_ssstrict_svadu",
			      "tt-ascalon-d8")

RISCV_CORE("xiangshan-nanhu",      "rv64imafdc_zba_zbb_zbc_zbs_"
			      "zbkb_zbkc_zbkx_zknd_zkne_zknh_zksed_zksh_"
			      "svinval_zicbom_zicboz",
			      "xiangshan-nanhu")

RISCV_CORE("xiangshan-kunminghu",   "rv64imafdcbvh_sdtrig_sha_shcounterenw_"
			      "shgatpa_shlcofideleg_shtvala_shvsatpa_shvstvala_shvstvecd_"
			      "smaia_smcsrind_smdbltrp_smmpm_smnpm_smrnmi_smstateen_"
			      "ssaia_ssccptr_sscofpmf_sscounterenw_sscsrind_ssdbltrp_"
			      "ssnpm_sspm_ssstateen_ssstrict_sstc_sstvala_sstvecd_"
			      "ssu64xl_supm_svade_svbare_svinval_svnapot_svpbmt_za64rs_"
			      "zacas_zawrs_zba_zbb_zbc_zbkb_zbkc_zbkx_zbs_zcb_zcmop_"
			      "zfa_zfh_zfhmin_zic64b_zicbom_zicbop_zicboz_ziccif_"
			      "zicclsm_ziccrse_zicntr_zicond_zicsr_zifencei_zihintpause_"
			      "zihpm_zimop_zkn_zknd_zkne_zknh_zksed_zksh_zkt_zvbb_zvfh_"
			      "zvfhmin_zvkt_zvl128b_zvl32b_zvl64b",
			      "xiangshan-kunminghu")

RISCV_CORE("mips-p8700",      "rv64imfd_zicsr_zifencei_zalrsc_zba_zbb",
			      "mips-p8700")

RISCV_CORE("andes-n22",       "rv32imc_zicsr_zifencei_xandesperf",    "andes-25-series")
RISCV_CORE("andes-n25",       "rv32imc_zicsr_zifencei_xandesperf",    "andes-25-series")
RISCV_CORE("andes-a25",       "rv32imafdc_zicsr_zifencei_xandesperf", "andes-25-series")
RISCV_CORE("andes-nx25",      "rv64imc_zicsr_zifencei_xandesperf",    "andes-25-series")
RISCV_CORE("andes-ax25",      "rv64imafdc_zicsr_zifencei_xandesperf", "andes-25-series")
RISCV_CORE("andes-a27",       "rv32imafdc_zicsr_zifencei_xandesperf", "andes-25-series")
RISCV_CORE("andes-ax27",      "rv64imafdc_zicsr_zifencei_xandesperf", "andes-25-series")
RISCV_CORE("andes-n225",      "rv32im_zicsr_zifencei_zca_zcb_zcmp_zcmt_"
			      "zba_zbb_zbc_zbs_xandesperf",
			      "andes-23-series")
RISCV_CORE("andes-d23",       "rv32im_zicsr_zifencei_zicbop_zicbom_zicboz_"
			      "zca_zcb_zcmp_zcmt_zba_zbb_zbc_zbs_xandesperf",
			      "andes-23-series")
RISCV_CORE("andes-n45",       "rv32imc_zicsr_zifencei_xandesperf",    "andes-45-series")
RISCV_CORE("andes-nx45",      "rv64imc_zicsr_zifencei_xandesperf",    "andes-45-series")
RISCV_CORE("andes-a45",       "rv32imafdc_zicsr_zifencei_xandesperf", "andes-45-series")
RISCV_CORE("andes-ax45",      "rv64imafdc_zicsr_zifencei_xandesperf", "andes-45-series")

RISCV_CORE("spacemit-x60",    "rv64imafdcv_zba_zbb_zbc_zbs_zicboz_zicond_"
			      "zbkc_zfh_zvfh_zvkt_zvl256b_sscofpmf_xsmtvdot",
			      "spacemit-x60")

#undef RISCV_CORE
