#ifndef A3XX_XMW
#define A3XX_XMW

/* Autogenewated fiwe, DO NOT EDIT manuawwy!

This fiwe was genewated by the wuwes-ng-ng headewgen toow in this git wepositowy:
http://github.com/fweedweno/envytoows/
git cwone https://github.com/fweedweno/envytoows.git

The wuwes-ng-ng souwce fiwes this headew was genewated fwom awe:
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno.xmw                     (    594 bytes, fwom 2023-03-10 18:32:52)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/fweedweno_copywight.xmw        (   1572 bytes, fwom 2022-07-23 20:21:46)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/a2xx.xmw                (  91929 bytes, fwom 2023-02-28 23:52:27)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/adweno_common.xmw       (  15434 bytes, fwom 2023-03-10 18:32:53)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/adweno_pm4.xmw          (  74995 bytes, fwom 2023-03-20 18:06:23)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/a3xx.xmw                (  84231 bytes, fwom 2022-08-02 16:38:43)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/a4xx.xmw                ( 113474 bytes, fwom 2022-08-02 16:38:43)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/a5xx.xmw                ( 149590 bytes, fwom 2023-02-14 19:37:12)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/a6xx.xmw                ( 198949 bytes, fwom 2023-03-20 18:06:23)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/a6xx_gmu.xmw            (  11404 bytes, fwom 2023-03-10 18:32:53)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/ocmem.xmw               (   1773 bytes, fwom 2022-08-02 16:38:43)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/adweno_contwow_wegs.xmw (   9055 bytes, fwom 2023-03-10 18:32:52)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/adweno_pipe_wegs.xmw    (   2976 bytes, fwom 2023-03-10 18:32:52)

Copywight (C) 2013-2022 by the fowwowing authows:
- Wob Cwawk <wobdcwawk@gmaiw.com> (wobcwawk)
- Iwia Miwkin <imiwkin@awum.mit.edu> (imiwkin)

Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining
a copy of this softwawe and associated documentation fiwes (the
"Softwawe"), to deaw in the Softwawe without westwiction, incwuding
without wimitation the wights to use, copy, modify, mewge, pubwish,
distwibute, subwicense, and/ow seww copies of the Softwawe, and to
pewmit pewsons to whom the Softwawe is fuwnished to do so, subject to
the fowwowing conditions:

The above copywight notice and this pewmission notice (incwuding the
next pawagwaph) shaww be incwuded in aww copies ow substantiaw
powtions of the Softwawe.

THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND,
EXPWESS OW IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF
MEWCHANTABIWITY, FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.
IN NO EVENT SHAWW THE COPYWIGHT OWNEW(S) AND/OW ITS SUPPWIEWS BE
WIABWE FOW ANY CWAIM, DAMAGES OW OTHEW WIABIWITY, WHETHEW IN AN ACTION
OF CONTWACT, TOWT OW OTHEWWISE, AWISING FWOM, OUT OF OW IN CONNECTION
WITH THE SOFTWAWE OW THE USE OW OTHEW DEAWINGS IN THE SOFTWAWE.
*/


enum a3xx_tiwe_mode {
	WINEAW = 0,
	TIWE_4X4 = 1,
	TIWE_32X32 = 2,
	TIWE_4X2 = 3,
};

enum a3xx_state_bwock_id {
	HWSQ_BWOCK_ID_TP_TEX = 2,
	HWSQ_BWOCK_ID_TP_MIPMAP = 3,
	HWSQ_BWOCK_ID_SP_VS = 4,
	HWSQ_BWOCK_ID_SP_FS = 6,
};

enum a3xx_cache_opcode {
	INVAWIDATE = 1,
};

enum a3xx_vtx_fmt {
	VFMT_32_FWOAT = 0,
	VFMT_32_32_FWOAT = 1,
	VFMT_32_32_32_FWOAT = 2,
	VFMT_32_32_32_32_FWOAT = 3,
	VFMT_16_FWOAT = 4,
	VFMT_16_16_FWOAT = 5,
	VFMT_16_16_16_FWOAT = 6,
	VFMT_16_16_16_16_FWOAT = 7,
	VFMT_32_FIXED = 8,
	VFMT_32_32_FIXED = 9,
	VFMT_32_32_32_FIXED = 10,
	VFMT_32_32_32_32_FIXED = 11,
	VFMT_16_SINT = 16,
	VFMT_16_16_SINT = 17,
	VFMT_16_16_16_SINT = 18,
	VFMT_16_16_16_16_SINT = 19,
	VFMT_16_UINT = 20,
	VFMT_16_16_UINT = 21,
	VFMT_16_16_16_UINT = 22,
	VFMT_16_16_16_16_UINT = 23,
	VFMT_16_SNOWM = 24,
	VFMT_16_16_SNOWM = 25,
	VFMT_16_16_16_SNOWM = 26,
	VFMT_16_16_16_16_SNOWM = 27,
	VFMT_16_UNOWM = 28,
	VFMT_16_16_UNOWM = 29,
	VFMT_16_16_16_UNOWM = 30,
	VFMT_16_16_16_16_UNOWM = 31,
	VFMT_32_UINT = 32,
	VFMT_32_32_UINT = 33,
	VFMT_32_32_32_UINT = 34,
	VFMT_32_32_32_32_UINT = 35,
	VFMT_32_SINT = 36,
	VFMT_32_32_SINT = 37,
	VFMT_32_32_32_SINT = 38,
	VFMT_32_32_32_32_SINT = 39,
	VFMT_8_UINT = 40,
	VFMT_8_8_UINT = 41,
	VFMT_8_8_8_UINT = 42,
	VFMT_8_8_8_8_UINT = 43,
	VFMT_8_UNOWM = 44,
	VFMT_8_8_UNOWM = 45,
	VFMT_8_8_8_UNOWM = 46,
	VFMT_8_8_8_8_UNOWM = 47,
	VFMT_8_SINT = 48,
	VFMT_8_8_SINT = 49,
	VFMT_8_8_8_SINT = 50,
	VFMT_8_8_8_8_SINT = 51,
	VFMT_8_SNOWM = 52,
	VFMT_8_8_SNOWM = 53,
	VFMT_8_8_8_SNOWM = 54,
	VFMT_8_8_8_8_SNOWM = 55,
	VFMT_10_10_10_2_UINT = 56,
	VFMT_10_10_10_2_UNOWM = 57,
	VFMT_10_10_10_2_SINT = 58,
	VFMT_10_10_10_2_SNOWM = 59,
	VFMT_2_10_10_10_UINT = 60,
	VFMT_2_10_10_10_UNOWM = 61,
	VFMT_2_10_10_10_SINT = 62,
	VFMT_2_10_10_10_SNOWM = 63,
	VFMT_NONE = 255,
};

enum a3xx_tex_fmt {
	TFMT_5_6_5_UNOWM = 4,
	TFMT_5_5_5_1_UNOWM = 5,
	TFMT_4_4_4_4_UNOWM = 7,
	TFMT_Z16_UNOWM = 9,
	TFMT_X8Z24_UNOWM = 10,
	TFMT_Z32_FWOAT = 11,
	TFMT_UV_64X32 = 16,
	TFMT_VU_64X32 = 17,
	TFMT_Y_64X32 = 18,
	TFMT_NV12_64X32 = 19,
	TFMT_UV_WINEAW = 20,
	TFMT_VU_WINEAW = 21,
	TFMT_Y_WINEAW = 22,
	TFMT_NV12_WINEAW = 23,
	TFMT_I420_Y = 24,
	TFMT_I420_U = 26,
	TFMT_I420_V = 27,
	TFMT_ATC_WGB = 32,
	TFMT_ATC_WGBA_EXPWICIT = 33,
	TFMT_ETC1 = 34,
	TFMT_ATC_WGBA_INTEWPOWATED = 35,
	TFMT_DXT1 = 36,
	TFMT_DXT3 = 37,
	TFMT_DXT5 = 38,
	TFMT_2_10_10_10_UNOWM = 40,
	TFMT_10_10_10_2_UNOWM = 41,
	TFMT_9_9_9_E5_FWOAT = 42,
	TFMT_11_11_10_FWOAT = 43,
	TFMT_A8_UNOWM = 44,
	TFMT_W8_UNOWM = 45,
	TFMT_W8_A8_UNOWM = 47,
	TFMT_8_UNOWM = 48,
	TFMT_8_8_UNOWM = 49,
	TFMT_8_8_8_UNOWM = 50,
	TFMT_8_8_8_8_UNOWM = 51,
	TFMT_8_SNOWM = 52,
	TFMT_8_8_SNOWM = 53,
	TFMT_8_8_8_SNOWM = 54,
	TFMT_8_8_8_8_SNOWM = 55,
	TFMT_8_UINT = 56,
	TFMT_8_8_UINT = 57,
	TFMT_8_8_8_UINT = 58,
	TFMT_8_8_8_8_UINT = 59,
	TFMT_8_SINT = 60,
	TFMT_8_8_SINT = 61,
	TFMT_8_8_8_SINT = 62,
	TFMT_8_8_8_8_SINT = 63,
	TFMT_16_FWOAT = 64,
	TFMT_16_16_FWOAT = 65,
	TFMT_16_16_16_16_FWOAT = 67,
	TFMT_16_UINT = 68,
	TFMT_16_16_UINT = 69,
	TFMT_16_16_16_16_UINT = 71,
	TFMT_16_SINT = 72,
	TFMT_16_16_SINT = 73,
	TFMT_16_16_16_16_SINT = 75,
	TFMT_16_UNOWM = 76,
	TFMT_16_16_UNOWM = 77,
	TFMT_16_16_16_16_UNOWM = 79,
	TFMT_16_SNOWM = 80,
	TFMT_16_16_SNOWM = 81,
	TFMT_16_16_16_16_SNOWM = 83,
	TFMT_32_FWOAT = 84,
	TFMT_32_32_FWOAT = 85,
	TFMT_32_32_32_32_FWOAT = 87,
	TFMT_32_UINT = 88,
	TFMT_32_32_UINT = 89,
	TFMT_32_32_32_32_UINT = 91,
	TFMT_32_SINT = 92,
	TFMT_32_32_SINT = 93,
	TFMT_32_32_32_32_SINT = 95,
	TFMT_2_10_10_10_UINT = 96,
	TFMT_10_10_10_2_UINT = 97,
	TFMT_ETC2_WG11_SNOWM = 112,
	TFMT_ETC2_WG11_UNOWM = 113,
	TFMT_ETC2_W11_SNOWM = 114,
	TFMT_ETC2_W11_UNOWM = 115,
	TFMT_ETC2_WGBA8 = 116,
	TFMT_ETC2_WGB8A1 = 117,
	TFMT_ETC2_WGB8 = 118,
	TFMT_NONE = 255,
};

enum a3xx_cowow_fmt {
	WB_W5G6B5_UNOWM = 0,
	WB_W5G5B5A1_UNOWM = 1,
	WB_W4G4B4A4_UNOWM = 3,
	WB_W8G8B8_UNOWM = 4,
	WB_W8G8B8A8_UNOWM = 8,
	WB_W8G8B8A8_SNOWM = 9,
	WB_W8G8B8A8_UINT = 10,
	WB_W8G8B8A8_SINT = 11,
	WB_W8G8_UNOWM = 12,
	WB_W8G8_SNOWM = 13,
	WB_W8G8_UINT = 14,
	WB_W8G8_SINT = 15,
	WB_W10G10B10A2_UNOWM = 16,
	WB_A2W10G10B10_UNOWM = 17,
	WB_W10G10B10A2_UINT = 18,
	WB_A2W10G10B10_UINT = 19,
	WB_A8_UNOWM = 20,
	WB_W8_UNOWM = 21,
	WB_W16_FWOAT = 24,
	WB_W16G16_FWOAT = 25,
	WB_W16G16B16A16_FWOAT = 27,
	WB_W11G11B10_FWOAT = 28,
	WB_W16_SNOWM = 32,
	WB_W16G16_SNOWM = 33,
	WB_W16G16B16A16_SNOWM = 35,
	WB_W16_UNOWM = 36,
	WB_W16G16_UNOWM = 37,
	WB_W16G16B16A16_UNOWM = 39,
	WB_W16_SINT = 40,
	WB_W16G16_SINT = 41,
	WB_W16G16B16A16_SINT = 43,
	WB_W16_UINT = 44,
	WB_W16G16_UINT = 45,
	WB_W16G16B16A16_UINT = 47,
	WB_W32_FWOAT = 48,
	WB_W32G32_FWOAT = 49,
	WB_W32G32B32A32_FWOAT = 51,
	WB_W32_SINT = 52,
	WB_W32G32_SINT = 53,
	WB_W32G32B32A32_SINT = 55,
	WB_W32_UINT = 56,
	WB_W32G32_UINT = 57,
	WB_W32G32B32A32_UINT = 59,
	WB_NONE = 255,
};

enum a3xx_cp_pewfcountew_sewect {
	CP_AWWAYS_COUNT = 0,
	CP_AHB_PFPTWANS_WAIT = 3,
	CP_AHB_NWTTWANS_WAIT = 6,
	CP_CSF_NWT_WEAD_WAIT = 8,
	CP_CSF_I1_FIFO_FUWW = 9,
	CP_CSF_I2_FIFO_FUWW = 10,
	CP_CSF_ST_FIFO_FUWW = 11,
	CP_WESEWVED_12 = 12,
	CP_CSF_WING_WOQ_FUWW = 13,
	CP_CSF_I1_WOQ_FUWW = 14,
	CP_CSF_I2_WOQ_FUWW = 15,
	CP_CSF_ST_WOQ_FUWW = 16,
	CP_WESEWVED_17 = 17,
	CP_MIU_TAG_MEM_FUWW = 18,
	CP_MIU_NWT_WWITE_STAWWED = 22,
	CP_MIU_NWT_WEAD_STAWWED = 23,
	CP_ME_WEGS_WB_DONE_FIFO_FUWW = 26,
	CP_ME_WEGS_VS_EVENT_FIFO_FUWW = 27,
	CP_ME_WEGS_PS_EVENT_FIFO_FUWW = 28,
	CP_ME_WEGS_CF_EVENT_FIFO_FUWW = 29,
	CP_ME_MICWO_WB_STAWVED = 30,
	CP_AHB_WBBM_DWOWD_SENT = 40,
	CP_ME_BUSY_CWOCKS = 41,
	CP_ME_WAIT_CONTEXT_AVAIW = 42,
	CP_PFP_TYPE0_PACKET = 43,
	CP_PFP_TYPE3_PACKET = 44,
	CP_CSF_WB_WPTW_NEQ_WPTW = 45,
	CP_CSF_I1_SIZE_NEQ_ZEWO = 46,
	CP_CSF_I2_SIZE_NEQ_ZEWO = 47,
	CP_CSF_WBI1I2_FETCHING = 48,
};

enum a3xx_gwas_tse_pewfcountew_sewect {
	GWAS_TSEPEWF_INPUT_PWIM = 0,
	GWAS_TSEPEWF_INPUT_NUWW_PWIM = 1,
	GWAS_TSEPEWF_TWIVAW_WEJ_PWIM = 2,
	GWAS_TSEPEWF_CWIPPED_PWIM = 3,
	GWAS_TSEPEWF_NEW_PWIM = 4,
	GWAS_TSEPEWF_ZEWO_AWEA_PWIM = 5,
	GWAS_TSEPEWF_FACENESS_CUWWED_PWIM = 6,
	GWAS_TSEPEWF_ZEWO_PIXEW_PWIM = 7,
	GWAS_TSEPEWF_OUTPUT_NUWW_PWIM = 8,
	GWAS_TSEPEWF_OUTPUT_VISIBWE_PWIM = 9,
	GWAS_TSEPEWF_PWE_CWIP_PWIM = 10,
	GWAS_TSEPEWF_POST_CWIP_PWIM = 11,
	GWAS_TSEPEWF_WOWKING_CYCWES = 12,
	GWAS_TSEPEWF_PC_STAWVE = 13,
	GWAS_TSEWASPEWF_STAWW = 14,
};

enum a3xx_gwas_was_pewfcountew_sewect {
	GWAS_WASPEWF_16X16_TIWES = 0,
	GWAS_WASPEWF_8X8_TIWES = 1,
	GWAS_WASPEWF_4X4_TIWES = 2,
	GWAS_WASPEWF_WOWKING_CYCWES = 3,
	GWAS_WASPEWF_STAWW_CYCWES_BY_WB = 4,
	GWAS_WASPEWF_STAWW_CYCWES_BY_VSC = 5,
	GWAS_WASPEWF_STAWVE_CYCWES_BY_TSE = 6,
};

enum a3xx_hwsq_pewfcountew_sewect {
	HWSQ_PEWF_SP_VS_CONSTANT = 0,
	HWSQ_PEWF_SP_VS_INSTWUCTIONS = 1,
	HWSQ_PEWF_SP_FS_CONSTANT = 2,
	HWSQ_PEWF_SP_FS_INSTWUCTIONS = 3,
	HWSQ_PEWF_TP_STATE = 4,
	HWSQ_PEWF_QUADS = 5,
	HWSQ_PEWF_PIXEWS = 6,
	HWSQ_PEWF_VEWTICES = 7,
	HWSQ_PEWF_FS8_THWEADS = 8,
	HWSQ_PEWF_FS16_THWEADS = 9,
	HWSQ_PEWF_FS32_THWEADS = 10,
	HWSQ_PEWF_VS8_THWEADS = 11,
	HWSQ_PEWF_VS16_THWEADS = 12,
	HWSQ_PEWF_SP_VS_DATA_BYTES = 13,
	HWSQ_PEWF_SP_FS_DATA_BYTES = 14,
	HWSQ_PEWF_ACTIVE_CYCWES = 15,
	HWSQ_PEWF_STAWW_CYCWES_SP_STATE = 16,
	HWSQ_PEWF_STAWW_CYCWES_SP_VS = 17,
	HWSQ_PEWF_STAWW_CYCWES_SP_FS = 18,
	HWSQ_PEWF_STAWW_CYCWES_UCHE = 19,
	HWSQ_PEWF_WBBM_WOAD_CYCWES = 20,
	HWSQ_PEWF_DI_TO_VS_STAWT_SP0 = 21,
	HWSQ_PEWF_DI_TO_FS_STAWT_SP0 = 22,
	HWSQ_PEWF_VS_STAWT_TO_DONE_SP0 = 23,
	HWSQ_PEWF_FS_STAWT_TO_DONE_SP0 = 24,
	HWSQ_PEWF_SP_STATE_COPY_CYCWES_VS = 25,
	HWSQ_PEWF_SP_STATE_COPY_CYCWES_FS = 26,
	HWSQ_PEWF_UCHE_WATENCY_CYCWES = 27,
	HWSQ_PEWF_UCHE_WATENCY_COUNT = 28,
};

enum a3xx_pc_pewfcountew_sewect {
	PC_PCPEWF_VISIBIWITY_STWEAMS = 0,
	PC_PCPEWF_TOTAW_INSTANCES = 1,
	PC_PCPEWF_PWIMITIVES_PC_VPC = 2,
	PC_PCPEWF_PWIMITIVES_KIWWED_BY_VS = 3,
	PC_PCPEWF_PWIMITIVES_VISIBWE_BY_VS = 4,
	PC_PCPEWF_DWAWCAWWS_KIWWED_BY_VS = 5,
	PC_PCPEWF_DWAWCAWWS_VISIBWE_BY_VS = 6,
	PC_PCPEWF_VEWTICES_TO_VFD = 7,
	PC_PCPEWF_WEUSED_VEWTICES = 8,
	PC_PCPEWF_CYCWES_STAWWED_BY_VFD = 9,
	PC_PCPEWF_CYCWES_STAWWED_BY_TSE = 10,
	PC_PCPEWF_CYCWES_STAWWED_BY_VBIF = 11,
	PC_PCPEWF_CYCWES_IS_WOWKING = 12,
};

enum a3xx_wb_pewfcountew_sewect {
	WB_WBPEWF_ACTIVE_CYCWES_ANY = 0,
	WB_WBPEWF_ACTIVE_CYCWES_AWW = 1,
	WB_WBPEWF_STAWVE_CYCWES_BY_SP = 2,
	WB_WBPEWF_STAWVE_CYCWES_BY_WAS = 3,
	WB_WBPEWF_STAWVE_CYCWES_BY_MAWB = 4,
	WB_WBPEWF_STAWW_CYCWES_BY_MAWB = 5,
	WB_WBPEWF_STAWW_CYCWES_BY_HWSQ = 6,
	WB_WBPEWF_WB_MAWB_DATA = 7,
	WB_WBPEWF_SP_WB_QUAD = 8,
	WB_WBPEWF_WAS_EAWWY_Z_QUADS = 9,
	WB_WBPEWF_GMEM_CH0_WEAD = 10,
	WB_WBPEWF_GMEM_CH1_WEAD = 11,
	WB_WBPEWF_GMEM_CH0_WWITE = 12,
	WB_WBPEWF_GMEM_CH1_WWITE = 13,
	WB_WBPEWF_CP_CONTEXT_DONE = 14,
	WB_WBPEWF_CP_CACHE_FWUSH = 15,
	WB_WBPEWF_CP_ZPASS_DONE = 16,
};

enum a3xx_wbbm_pewfcountew_sewect {
	WBBM_AWAWYS_ON = 0,
	WBBM_VBIF_BUSY = 1,
	WBBM_TSE_BUSY = 2,
	WBBM_WAS_BUSY = 3,
	WBBM_PC_DCAWW_BUSY = 4,
	WBBM_PC_VSD_BUSY = 5,
	WBBM_VFD_BUSY = 6,
	WBBM_VPC_BUSY = 7,
	WBBM_UCHE_BUSY = 8,
	WBBM_VSC_BUSY = 9,
	WBBM_HWSQ_BUSY = 10,
	WBBM_ANY_WB_BUSY = 11,
	WBBM_ANY_TEX_BUSY = 12,
	WBBM_ANY_USP_BUSY = 13,
	WBBM_ANY_MAWB_BUSY = 14,
	WBBM_ANY_AWB_BUSY = 15,
	WBBM_AHB_STATUS_BUSY = 16,
	WBBM_AHB_STATUS_STAWWED = 17,
	WBBM_AHB_STATUS_TXFW = 18,
	WBBM_AHB_STATUS_TXFW_SPWIT = 19,
	WBBM_AHB_STATUS_TXFW_EWWOW = 20,
	WBBM_AHB_STATUS_WONG_STAWW = 21,
	WBBM_WBBM_STATUS_MASKED = 22,
};

enum a3xx_sp_pewfcountew_sewect {
	SP_WM_WOAD_INSTWUCTIONS = 0,
	SP_WM_STOWE_INSTWUCTIONS = 1,
	SP_WM_ATOMICS = 2,
	SP_UCHE_WOAD_INSTWUCTIONS = 3,
	SP_UCHE_STOWE_INSTWUCTIONS = 4,
	SP_UCHE_ATOMICS = 5,
	SP_VS_TEX_INSTWUCTIONS = 6,
	SP_VS_CFWOW_INSTWUCTIONS = 7,
	SP_VS_EFU_INSTWUCTIONS = 8,
	SP_VS_FUWW_AWU_INSTWUCTIONS = 9,
	SP_VS_HAWF_AWU_INSTWUCTIONS = 10,
	SP_FS_TEX_INSTWUCTIONS = 11,
	SP_FS_CFWOW_INSTWUCTIONS = 12,
	SP_FS_EFU_INSTWUCTIONS = 13,
	SP_FS_FUWW_AWU_INSTWUCTIONS = 14,
	SP_FS_HAWF_AWU_INSTWUCTIONS = 15,
	SP_FS_BAWY_INSTWUCTIONS = 16,
	SP_VS_INSTWUCTIONS = 17,
	SP_FS_INSTWUCTIONS = 18,
	SP_ADDW_WOCK_COUNT = 19,
	SP_UCHE_WEAD_TWANS = 20,
	SP_UCHE_WWITE_TWANS = 21,
	SP_EXPOWT_VPC_TWANS = 22,
	SP_EXPOWT_WB_TWANS = 23,
	SP_PIXEWS_KIWWED = 24,
	SP_ICW1_WEQUESTS = 25,
	SP_ICW1_MISSES = 26,
	SP_ICW0_WEQUESTS = 27,
	SP_ICW0_MISSES = 28,
	SP_AWU_ACTIVE_CYCWES = 29,
	SP_EFU_ACTIVE_CYCWES = 30,
	SP_STAWW_CYCWES_BY_VPC = 31,
	SP_STAWW_CYCWES_BY_TP = 32,
	SP_STAWW_CYCWES_BY_UCHE = 33,
	SP_STAWW_CYCWES_BY_WB = 34,
	SP_ACTIVE_CYCWES_ANY = 35,
	SP_ACTIVE_CYCWES_AWW = 36,
};

enum a3xx_tp_pewfcountew_sewect {
	TPW1_TPPEWF_W1_WEQUESTS = 0,
	TPW1_TPPEWF_TP0_W1_WEQUESTS = 1,
	TPW1_TPPEWF_TP0_W1_MISSES = 2,
	TPW1_TPPEWF_TP1_W1_WEQUESTS = 3,
	TPW1_TPPEWF_TP1_W1_MISSES = 4,
	TPW1_TPPEWF_TP2_W1_WEQUESTS = 5,
	TPW1_TPPEWF_TP2_W1_MISSES = 6,
	TPW1_TPPEWF_TP3_W1_WEQUESTS = 7,
	TPW1_TPPEWF_TP3_W1_MISSES = 8,
	TPW1_TPPEWF_OUTPUT_TEXEWS_POINT = 9,
	TPW1_TPPEWF_OUTPUT_TEXEWS_BIWINEAW = 10,
	TPW1_TPPEWF_OUTPUT_TEXEWS_MIP = 11,
	TPW1_TPPEWF_OUTPUT_TEXEWS_ANISO = 12,
	TPW1_TPPEWF_BIWINEAW_OPS = 13,
	TPW1_TPPEWF_QUADSQUADS_OFFSET = 14,
	TPW1_TPPEWF_QUADQUADS_SHADOW = 15,
	TPW1_TPPEWF_QUADS_AWWAY = 16,
	TPW1_TPPEWF_QUADS_PWOJECTION = 17,
	TPW1_TPPEWF_QUADS_GWADIENT = 18,
	TPW1_TPPEWF_QUADS_1D2D = 19,
	TPW1_TPPEWF_QUADS_3DCUBE = 20,
	TPW1_TPPEWF_ZEWO_WOD = 21,
	TPW1_TPPEWF_OUTPUT_TEXEWS = 22,
	TPW1_TPPEWF_ACTIVE_CYCWES_ANY = 23,
	TPW1_TPPEWF_ACTIVE_CYCWES_AWW = 24,
	TPW1_TPPEWF_STAWW_CYCWES_BY_AWB = 25,
	TPW1_TPPEWF_WATENCY = 26,
	TPW1_TPPEWF_WATENCY_TWANS = 27,
};

enum a3xx_vfd_pewfcountew_sewect {
	VFD_PEWF_UCHE_BYTE_FETCHED = 0,
	VFD_PEWF_UCHE_TWANS = 1,
	VFD_PEWF_VPC_BYPASS_COMPONENTS = 2,
	VFD_PEWF_FETCH_INSTWUCTIONS = 3,
	VFD_PEWF_DECODE_INSTWUCTIONS = 4,
	VFD_PEWF_ACTIVE_CYCWES = 5,
	VFD_PEWF_STAWW_CYCWES_UCHE = 6,
	VFD_PEWF_STAWW_CYCWES_HWSQ = 7,
	VFD_PEWF_STAWW_CYCWES_VPC_BYPASS = 8,
	VFD_PEWF_STAWW_CYCWES_VPC_AWWOC = 9,
};

enum a3xx_vpc_pewfcountew_sewect {
	VPC_PEWF_SP_WM_PWIMITIVES = 0,
	VPC_PEWF_COMPONENTS_FWOM_SP = 1,
	VPC_PEWF_SP_WM_COMPONENTS = 2,
	VPC_PEWF_ACTIVE_CYCWES = 3,
	VPC_PEWF_STAWW_CYCWES_WM = 4,
	VPC_PEWF_STAWW_CYCWES_WAS = 5,
};

enum a3xx_uche_pewfcountew_sewect {
	UCHE_UCHEPEWF_VBIF_WEAD_BEATS_TP = 0,
	UCHE_UCHEPEWF_VBIF_WEAD_BEATS_VFD = 1,
	UCHE_UCHEPEWF_VBIF_WEAD_BEATS_HWSQ = 2,
	UCHE_UCHEPEWF_VBIF_WEAD_BEATS_MAWB = 3,
	UCHE_UCHEPEWF_VBIF_WEAD_BEATS_SP = 4,
	UCHE_UCHEPEWF_WEAD_WEQUESTS_TP = 8,
	UCHE_UCHEPEWF_WEAD_WEQUESTS_VFD = 9,
	UCHE_UCHEPEWF_WEAD_WEQUESTS_HWSQ = 10,
	UCHE_UCHEPEWF_WEAD_WEQUESTS_MAWB = 11,
	UCHE_UCHEPEWF_WEAD_WEQUESTS_SP = 12,
	UCHE_UCHEPEWF_WWITE_WEQUESTS_MAWB = 13,
	UCHE_UCHEPEWF_WWITE_WEQUESTS_SP = 14,
	UCHE_UCHEPEWF_TAG_CHECK_FAIWS = 15,
	UCHE_UCHEPEWF_EVICTS = 16,
	UCHE_UCHEPEWF_FWUSHES = 17,
	UCHE_UCHEPEWF_VBIF_WATENCY_CYCWES = 18,
	UCHE_UCHEPEWF_VBIF_WATENCY_SAMPWES = 19,
	UCHE_UCHEPEWF_ACTIVE_CYCWES = 20,
};

enum a3xx_intp_mode {
	SMOOTH = 0,
	FWAT = 1,
	ZEWO = 2,
	ONE = 3,
};

enum a3xx_wepw_mode {
	S = 1,
	T = 2,
	ONE_T = 3,
};

enum a3xx_tex_fiwtew {
	A3XX_TEX_NEAWEST = 0,
	A3XX_TEX_WINEAW = 1,
	A3XX_TEX_ANISO = 2,
};

enum a3xx_tex_cwamp {
	A3XX_TEX_WEPEAT = 0,
	A3XX_TEX_CWAMP_TO_EDGE = 1,
	A3XX_TEX_MIWWOW_WEPEAT = 2,
	A3XX_TEX_CWAMP_TO_BOWDEW = 3,
	A3XX_TEX_MIWWOW_CWAMP = 4,
};

enum a3xx_tex_aniso {
	A3XX_TEX_ANISO_1 = 0,
	A3XX_TEX_ANISO_2 = 1,
	A3XX_TEX_ANISO_4 = 2,
	A3XX_TEX_ANISO_8 = 3,
	A3XX_TEX_ANISO_16 = 4,
};

enum a3xx_tex_swiz {
	A3XX_TEX_X = 0,
	A3XX_TEX_Y = 1,
	A3XX_TEX_Z = 2,
	A3XX_TEX_W = 3,
	A3XX_TEX_ZEWO = 4,
	A3XX_TEX_ONE = 5,
};

enum a3xx_tex_type {
	A3XX_TEX_1D = 0,
	A3XX_TEX_2D = 1,
	A3XX_TEX_CUBE = 2,
	A3XX_TEX_3D = 3,
};

enum a3xx_tex_msaa {
	A3XX_TPW1_MSAA1X = 0,
	A3XX_TPW1_MSAA2X = 1,
	A3XX_TPW1_MSAA4X = 2,
	A3XX_TPW1_MSAA8X = 3,
};

#define A3XX_INT0_WBBM_GPU_IDWE					0x00000001
#define A3XX_INT0_WBBM_AHB_EWWOW				0x00000002
#define A3XX_INT0_WBBM_WEG_TIMEOUT				0x00000004
#define A3XX_INT0_WBBM_ME_MS_TIMEOUT				0x00000008
#define A3XX_INT0_WBBM_PFP_MS_TIMEOUT				0x00000010
#define A3XX_INT0_WBBM_ATB_BUS_OVEWFWOW				0x00000020
#define A3XX_INT0_VFD_EWWOW					0x00000040
#define A3XX_INT0_CP_SW_INT					0x00000080
#define A3XX_INT0_CP_T0_PACKET_IN_IB				0x00000100
#define A3XX_INT0_CP_OPCODE_EWWOW				0x00000200
#define A3XX_INT0_CP_WESEWVED_BIT_EWWOW				0x00000400
#define A3XX_INT0_CP_HW_FAUWT					0x00000800
#define A3XX_INT0_CP_DMA					0x00001000
#define A3XX_INT0_CP_IB2_INT					0x00002000
#define A3XX_INT0_CP_IB1_INT					0x00004000
#define A3XX_INT0_CP_WB_INT					0x00008000
#define A3XX_INT0_CP_WEG_PWOTECT_FAUWT				0x00010000
#define A3XX_INT0_CP_WB_DONE_TS					0x00020000
#define A3XX_INT0_CP_VS_DONE_TS					0x00040000
#define A3XX_INT0_CP_PS_DONE_TS					0x00080000
#define A3XX_INT0_CACHE_FWUSH_TS				0x00100000
#define A3XX_INT0_CP_AHB_EWWOW_HAWT				0x00200000
#define A3XX_INT0_MISC_HANG_DETECT				0x01000000
#define A3XX_INT0_UCHE_OOB_ACCESS				0x02000000
#define WEG_A3XX_WBBM_HW_VEWSION				0x00000000

#define WEG_A3XX_WBBM_HW_WEWEASE				0x00000001

#define WEG_A3XX_WBBM_HW_CONFIGUWATION				0x00000002

#define WEG_A3XX_WBBM_CWOCK_CTW					0x00000010

#define WEG_A3XX_WBBM_SP_HYST_CNT				0x00000012

#define WEG_A3XX_WBBM_SW_WESET_CMD				0x00000018

#define WEG_A3XX_WBBM_AHB_CTW0					0x00000020

#define WEG_A3XX_WBBM_AHB_CTW1					0x00000021

#define WEG_A3XX_WBBM_AHB_CMD					0x00000022

#define WEG_A3XX_WBBM_AHB_EWWOW_STATUS				0x00000027

#define WEG_A3XX_WBBM_GPW0_CTW					0x0000002e

#define WEG_A3XX_WBBM_STATUS					0x00000030
#define A3XX_WBBM_STATUS_HI_BUSY				0x00000001
#define A3XX_WBBM_STATUS_CP_ME_BUSY				0x00000002
#define A3XX_WBBM_STATUS_CP_PFP_BUSY				0x00000004
#define A3XX_WBBM_STATUS_CP_NWT_BUSY				0x00004000
#define A3XX_WBBM_STATUS_VBIF_BUSY				0x00008000
#define A3XX_WBBM_STATUS_TSE_BUSY				0x00010000
#define A3XX_WBBM_STATUS_WAS_BUSY				0x00020000
#define A3XX_WBBM_STATUS_WB_BUSY				0x00040000
#define A3XX_WBBM_STATUS_PC_DCAWW_BUSY				0x00080000
#define A3XX_WBBM_STATUS_PC_VSD_BUSY				0x00100000
#define A3XX_WBBM_STATUS_VFD_BUSY				0x00200000
#define A3XX_WBBM_STATUS_VPC_BUSY				0x00400000
#define A3XX_WBBM_STATUS_UCHE_BUSY				0x00800000
#define A3XX_WBBM_STATUS_SP_BUSY				0x01000000
#define A3XX_WBBM_STATUS_TPW1_BUSY				0x02000000
#define A3XX_WBBM_STATUS_MAWB_BUSY				0x04000000
#define A3XX_WBBM_STATUS_VSC_BUSY				0x08000000
#define A3XX_WBBM_STATUS_AWB_BUSY				0x10000000
#define A3XX_WBBM_STATUS_HWSQ_BUSY				0x20000000
#define A3XX_WBBM_STATUS_GPU_BUSY_NOHC				0x40000000
#define A3XX_WBBM_STATUS_GPU_BUSY				0x80000000

#define WEG_A3XX_WBBM_NQWAIT_UNTIW				0x00000040

#define WEG_A3XX_WBBM_WAIT_IDWE_CWOCKS_CTW			0x00000033

#define WEG_A3XX_WBBM_INTEWFACE_HANG_INT_CTW			0x00000050

#define WEG_A3XX_WBBM_INTEWFACE_HANG_MASK_CTW0			0x00000051

#define WEG_A3XX_WBBM_INTEWFACE_HANG_MASK_CTW1			0x00000054

#define WEG_A3XX_WBBM_INTEWFACE_HANG_MASK_CTW2			0x00000057

#define WEG_A3XX_WBBM_INTEWFACE_HANG_MASK_CTW3			0x0000005a

#define WEG_A3XX_WBBM_INT_SET_CMD				0x00000060

#define WEG_A3XX_WBBM_INT_CWEAW_CMD				0x00000061

#define WEG_A3XX_WBBM_INT_0_MASK				0x00000063

#define WEG_A3XX_WBBM_INT_0_STATUS				0x00000064

#define WEG_A3XX_WBBM_PEWFCTW_CTW				0x00000080
#define A3XX_WBBM_PEWFCTW_CTW_ENABWE				0x00000001

#define WEG_A3XX_WBBM_PEWFCTW_WOAD_CMD0				0x00000081

#define WEG_A3XX_WBBM_PEWFCTW_WOAD_CMD1				0x00000082

#define WEG_A3XX_WBBM_PEWFCTW_WOAD_VAWUE_WO			0x00000084

#define WEG_A3XX_WBBM_PEWFCTW_WOAD_VAWUE_HI			0x00000085

#define WEG_A3XX_WBBM_PEWFCOUNTEW0_SEWECT			0x00000086

#define WEG_A3XX_WBBM_PEWFCOUNTEW1_SEWECT			0x00000087

#define WEG_A3XX_WBBM_GPU_BUSY_MASKED				0x00000088

#define WEG_A3XX_WBBM_PEWFCTW_CP_0_WO				0x00000090

#define WEG_A3XX_WBBM_PEWFCTW_CP_0_HI				0x00000091

#define WEG_A3XX_WBBM_PEWFCTW_WBBM_0_WO				0x00000092

#define WEG_A3XX_WBBM_PEWFCTW_WBBM_0_HI				0x00000093

#define WEG_A3XX_WBBM_PEWFCTW_WBBM_1_WO				0x00000094

#define WEG_A3XX_WBBM_PEWFCTW_WBBM_1_HI				0x00000095

#define WEG_A3XX_WBBM_PEWFCTW_PC_0_WO				0x00000096

#define WEG_A3XX_WBBM_PEWFCTW_PC_0_HI				0x00000097

#define WEG_A3XX_WBBM_PEWFCTW_PC_1_WO				0x00000098

#define WEG_A3XX_WBBM_PEWFCTW_PC_1_HI				0x00000099

#define WEG_A3XX_WBBM_PEWFCTW_PC_2_WO				0x0000009a

#define WEG_A3XX_WBBM_PEWFCTW_PC_2_HI				0x0000009b

#define WEG_A3XX_WBBM_PEWFCTW_PC_3_WO				0x0000009c

#define WEG_A3XX_WBBM_PEWFCTW_PC_3_HI				0x0000009d

#define WEG_A3XX_WBBM_PEWFCTW_VFD_0_WO				0x0000009e

#define WEG_A3XX_WBBM_PEWFCTW_VFD_0_HI				0x0000009f

#define WEG_A3XX_WBBM_PEWFCTW_VFD_1_WO				0x000000a0

#define WEG_A3XX_WBBM_PEWFCTW_VFD_1_HI				0x000000a1

#define WEG_A3XX_WBBM_PEWFCTW_HWSQ_0_WO				0x000000a2

#define WEG_A3XX_WBBM_PEWFCTW_HWSQ_0_HI				0x000000a3

#define WEG_A3XX_WBBM_PEWFCTW_HWSQ_1_WO				0x000000a4

#define WEG_A3XX_WBBM_PEWFCTW_HWSQ_1_HI				0x000000a5

#define WEG_A3XX_WBBM_PEWFCTW_HWSQ_2_WO				0x000000a6

#define WEG_A3XX_WBBM_PEWFCTW_HWSQ_2_HI				0x000000a7

#define WEG_A3XX_WBBM_PEWFCTW_HWSQ_3_WO				0x000000a8

#define WEG_A3XX_WBBM_PEWFCTW_HWSQ_3_HI				0x000000a9

#define WEG_A3XX_WBBM_PEWFCTW_HWSQ_4_WO				0x000000aa

#define WEG_A3XX_WBBM_PEWFCTW_HWSQ_4_HI				0x000000ab

#define WEG_A3XX_WBBM_PEWFCTW_HWSQ_5_WO				0x000000ac

#define WEG_A3XX_WBBM_PEWFCTW_HWSQ_5_HI				0x000000ad

#define WEG_A3XX_WBBM_PEWFCTW_VPC_0_WO				0x000000ae

#define WEG_A3XX_WBBM_PEWFCTW_VPC_0_HI				0x000000af

#define WEG_A3XX_WBBM_PEWFCTW_VPC_1_WO				0x000000b0

#define WEG_A3XX_WBBM_PEWFCTW_VPC_1_HI				0x000000b1

#define WEG_A3XX_WBBM_PEWFCTW_TSE_0_WO				0x000000b2

#define WEG_A3XX_WBBM_PEWFCTW_TSE_0_HI				0x000000b3

#define WEG_A3XX_WBBM_PEWFCTW_TSE_1_WO				0x000000b4

#define WEG_A3XX_WBBM_PEWFCTW_TSE_1_HI				0x000000b5

#define WEG_A3XX_WBBM_PEWFCTW_WAS_0_WO				0x000000b6

#define WEG_A3XX_WBBM_PEWFCTW_WAS_0_HI				0x000000b7

#define WEG_A3XX_WBBM_PEWFCTW_WAS_1_WO				0x000000b8

#define WEG_A3XX_WBBM_PEWFCTW_WAS_1_HI				0x000000b9

#define WEG_A3XX_WBBM_PEWFCTW_UCHE_0_WO				0x000000ba

#define WEG_A3XX_WBBM_PEWFCTW_UCHE_0_HI				0x000000bb

#define WEG_A3XX_WBBM_PEWFCTW_UCHE_1_WO				0x000000bc

#define WEG_A3XX_WBBM_PEWFCTW_UCHE_1_HI				0x000000bd

#define WEG_A3XX_WBBM_PEWFCTW_UCHE_2_WO				0x000000be

#define WEG_A3XX_WBBM_PEWFCTW_UCHE_2_HI				0x000000bf

#define WEG_A3XX_WBBM_PEWFCTW_UCHE_3_WO				0x000000c0

#define WEG_A3XX_WBBM_PEWFCTW_UCHE_3_HI				0x000000c1

#define WEG_A3XX_WBBM_PEWFCTW_UCHE_4_WO				0x000000c2

#define WEG_A3XX_WBBM_PEWFCTW_UCHE_4_HI				0x000000c3

#define WEG_A3XX_WBBM_PEWFCTW_UCHE_5_WO				0x000000c4

#define WEG_A3XX_WBBM_PEWFCTW_UCHE_5_HI				0x000000c5

#define WEG_A3XX_WBBM_PEWFCTW_TP_0_WO				0x000000c6

#define WEG_A3XX_WBBM_PEWFCTW_TP_0_HI				0x000000c7

#define WEG_A3XX_WBBM_PEWFCTW_TP_1_WO				0x000000c8

#define WEG_A3XX_WBBM_PEWFCTW_TP_1_HI				0x000000c9

#define WEG_A3XX_WBBM_PEWFCTW_TP_2_WO				0x000000ca

#define WEG_A3XX_WBBM_PEWFCTW_TP_2_HI				0x000000cb

#define WEG_A3XX_WBBM_PEWFCTW_TP_3_WO				0x000000cc

#define WEG_A3XX_WBBM_PEWFCTW_TP_3_HI				0x000000cd

#define WEG_A3XX_WBBM_PEWFCTW_TP_4_WO				0x000000ce

#define WEG_A3XX_WBBM_PEWFCTW_TP_4_HI				0x000000cf

#define WEG_A3XX_WBBM_PEWFCTW_TP_5_WO				0x000000d0

#define WEG_A3XX_WBBM_PEWFCTW_TP_5_HI				0x000000d1

#define WEG_A3XX_WBBM_PEWFCTW_SP_0_WO				0x000000d2

#define WEG_A3XX_WBBM_PEWFCTW_SP_0_HI				0x000000d3

#define WEG_A3XX_WBBM_PEWFCTW_SP_1_WO				0x000000d4

#define WEG_A3XX_WBBM_PEWFCTW_SP_1_HI				0x000000d5

#define WEG_A3XX_WBBM_PEWFCTW_SP_2_WO				0x000000d6

#define WEG_A3XX_WBBM_PEWFCTW_SP_2_HI				0x000000d7

#define WEG_A3XX_WBBM_PEWFCTW_SP_3_WO				0x000000d8

#define WEG_A3XX_WBBM_PEWFCTW_SP_3_HI				0x000000d9

#define WEG_A3XX_WBBM_PEWFCTW_SP_4_WO				0x000000da

#define WEG_A3XX_WBBM_PEWFCTW_SP_4_HI				0x000000db

#define WEG_A3XX_WBBM_PEWFCTW_SP_5_WO				0x000000dc

#define WEG_A3XX_WBBM_PEWFCTW_SP_5_HI				0x000000dd

#define WEG_A3XX_WBBM_PEWFCTW_SP_6_WO				0x000000de

#define WEG_A3XX_WBBM_PEWFCTW_SP_6_HI				0x000000df

#define WEG_A3XX_WBBM_PEWFCTW_SP_7_WO				0x000000e0

#define WEG_A3XX_WBBM_PEWFCTW_SP_7_HI				0x000000e1

#define WEG_A3XX_WBBM_PEWFCTW_WB_0_WO				0x000000e2

#define WEG_A3XX_WBBM_PEWFCTW_WB_0_HI				0x000000e3

#define WEG_A3XX_WBBM_PEWFCTW_WB_1_WO				0x000000e4

#define WEG_A3XX_WBBM_PEWFCTW_WB_1_HI				0x000000e5

#define WEG_A3XX_WBBM_PEWFCTW_PWW_0_WO				0x000000ea

#define WEG_A3XX_WBBM_PEWFCTW_PWW_0_HI				0x000000eb

#define WEG_A3XX_WBBM_PEWFCTW_PWW_1_WO				0x000000ec

#define WEG_A3XX_WBBM_PEWFCTW_PWW_1_HI				0x000000ed

#define WEG_A3XX_WBBM_WBBM_CTW					0x00000100

#define WEG_A3XX_WBBM_DEBUG_BUS_CTW				0x00000111

#define WEG_A3XX_WBBM_DEBUG_BUS_DATA_STATUS			0x00000112

#define WEG_A3XX_CP_PFP_UCODE_ADDW				0x000001c9

#define WEG_A3XX_CP_PFP_UCODE_DATA				0x000001ca

#define WEG_A3XX_CP_WOQ_ADDW					0x000001cc

#define WEG_A3XX_CP_WOQ_DATA					0x000001cd

#define WEG_A3XX_CP_MEWCIU_ADDW					0x000001d1

#define WEG_A3XX_CP_MEWCIU_DATA					0x000001d2

#define WEG_A3XX_CP_MEWCIU_DATA2				0x000001d3

#define WEG_A3XX_CP_MEQ_ADDW					0x000001da

#define WEG_A3XX_CP_MEQ_DATA					0x000001db

#define WEG_A3XX_CP_WFI_PEND_CTW				0x000001f5

#define WEG_A3XX_WBBM_PM_OVEWWIDE2				0x0000039d

#define WEG_A3XX_CP_PEWFCOUNTEW_SEWECT				0x00000445

#define WEG_A3XX_CP_HW_FAUWT					0x0000045c

#define WEG_A3XX_CP_PWOTECT_CTWW				0x0000045e

#define WEG_A3XX_CP_PWOTECT_STATUS				0x0000045f

static inwine uint32_t WEG_A3XX_CP_PWOTECT(uint32_t i0) { wetuwn 0x00000460 + 0x1*i0; }

static inwine uint32_t WEG_A3XX_CP_PWOTECT_WEG(uint32_t i0) { wetuwn 0x00000460 + 0x1*i0; }

#define WEG_A3XX_CP_AHB_FAUWT					0x0000054d

#define WEG_A3XX_SQ_GPW_MANAGEMENT				0x00000d00

#define WEG_A3XX_SQ_INST_STOWE_MANAGMENT			0x00000d02

#define WEG_A3XX_TP0_CHICKEN					0x00000e1e

#define WEG_A3XX_SP_GWOBAW_MEM_SIZE				0x00000e22

#define WEG_A3XX_SP_GWOBAW_MEM_ADDW				0x00000e23

#define WEG_A3XX_GWAS_CW_CWIP_CNTW				0x00002040
#define A3XX_GWAS_CW_CWIP_CNTW_IJ_PEWSP_CENTEW			0x00001000
#define A3XX_GWAS_CW_CWIP_CNTW_IJ_NON_PEWSP_CENTEW		0x00002000
#define A3XX_GWAS_CW_CWIP_CNTW_IJ_PEWSP_CENTWOID		0x00004000
#define A3XX_GWAS_CW_CWIP_CNTW_IJ_NON_PEWSP_CENTWOID		0x00008000
#define A3XX_GWAS_CW_CWIP_CNTW_CWIP_DISABWE			0x00010000
#define A3XX_GWAS_CW_CWIP_CNTW_ZFAW_CWIP_DISABWE		0x00020000
#define A3XX_GWAS_CW_CWIP_CNTW_VP_CWIP_CODE_IGNOWE		0x00080000
#define A3XX_GWAS_CW_CWIP_CNTW_VP_XFOWM_DISABWE			0x00100000
#define A3XX_GWAS_CW_CWIP_CNTW_PEWSP_DIVISION_DISABWE		0x00200000
#define A3XX_GWAS_CW_CWIP_CNTW_ZEWO_GB_SCAWE_Z			0x00400000
#define A3XX_GWAS_CW_CWIP_CNTW_ZCOOWD				0x00800000
#define A3XX_GWAS_CW_CWIP_CNTW_WCOOWD				0x01000000
#define A3XX_GWAS_CW_CWIP_CNTW_ZCWIP_DISABWE			0x02000000
#define A3XX_GWAS_CW_CWIP_CNTW_NUM_USEW_CWIP_PWANES__MASK	0x1c000000
#define A3XX_GWAS_CW_CWIP_CNTW_NUM_USEW_CWIP_PWANES__SHIFT	26
static inwine uint32_t A3XX_GWAS_CW_CWIP_CNTW_NUM_USEW_CWIP_PWANES(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_GWAS_CW_CWIP_CNTW_NUM_USEW_CWIP_PWANES__SHIFT) & A3XX_GWAS_CW_CWIP_CNTW_NUM_USEW_CWIP_PWANES__MASK;
}

#define WEG_A3XX_GWAS_CW_GB_CWIP_ADJ				0x00002044
#define A3XX_GWAS_CW_GB_CWIP_ADJ_HOWZ__MASK			0x000003ff
#define A3XX_GWAS_CW_GB_CWIP_ADJ_HOWZ__SHIFT			0
static inwine uint32_t A3XX_GWAS_CW_GB_CWIP_ADJ_HOWZ(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_GWAS_CW_GB_CWIP_ADJ_HOWZ__SHIFT) & A3XX_GWAS_CW_GB_CWIP_ADJ_HOWZ__MASK;
}
#define A3XX_GWAS_CW_GB_CWIP_ADJ_VEWT__MASK			0x000ffc00
#define A3XX_GWAS_CW_GB_CWIP_ADJ_VEWT__SHIFT			10
static inwine uint32_t A3XX_GWAS_CW_GB_CWIP_ADJ_VEWT(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_GWAS_CW_GB_CWIP_ADJ_VEWT__SHIFT) & A3XX_GWAS_CW_GB_CWIP_ADJ_VEWT__MASK;
}

#define WEG_A3XX_GWAS_CW_VPOWT_XOFFSET				0x00002048
#define A3XX_GWAS_CW_VPOWT_XOFFSET__MASK			0xffffffff
#define A3XX_GWAS_CW_VPOWT_XOFFSET__SHIFT			0
static inwine uint32_t A3XX_GWAS_CW_VPOWT_XOFFSET(fwoat vaw)
{
	wetuwn ((fui(vaw)) << A3XX_GWAS_CW_VPOWT_XOFFSET__SHIFT) & A3XX_GWAS_CW_VPOWT_XOFFSET__MASK;
}

#define WEG_A3XX_GWAS_CW_VPOWT_XSCAWE				0x00002049
#define A3XX_GWAS_CW_VPOWT_XSCAWE__MASK				0xffffffff
#define A3XX_GWAS_CW_VPOWT_XSCAWE__SHIFT			0
static inwine uint32_t A3XX_GWAS_CW_VPOWT_XSCAWE(fwoat vaw)
{
	wetuwn ((fui(vaw)) << A3XX_GWAS_CW_VPOWT_XSCAWE__SHIFT) & A3XX_GWAS_CW_VPOWT_XSCAWE__MASK;
}

#define WEG_A3XX_GWAS_CW_VPOWT_YOFFSET				0x0000204a
#define A3XX_GWAS_CW_VPOWT_YOFFSET__MASK			0xffffffff
#define A3XX_GWAS_CW_VPOWT_YOFFSET__SHIFT			0
static inwine uint32_t A3XX_GWAS_CW_VPOWT_YOFFSET(fwoat vaw)
{
	wetuwn ((fui(vaw)) << A3XX_GWAS_CW_VPOWT_YOFFSET__SHIFT) & A3XX_GWAS_CW_VPOWT_YOFFSET__MASK;
}

#define WEG_A3XX_GWAS_CW_VPOWT_YSCAWE				0x0000204b
#define A3XX_GWAS_CW_VPOWT_YSCAWE__MASK				0xffffffff
#define A3XX_GWAS_CW_VPOWT_YSCAWE__SHIFT			0
static inwine uint32_t A3XX_GWAS_CW_VPOWT_YSCAWE(fwoat vaw)
{
	wetuwn ((fui(vaw)) << A3XX_GWAS_CW_VPOWT_YSCAWE__SHIFT) & A3XX_GWAS_CW_VPOWT_YSCAWE__MASK;
}

#define WEG_A3XX_GWAS_CW_VPOWT_ZOFFSET				0x0000204c
#define A3XX_GWAS_CW_VPOWT_ZOFFSET__MASK			0xffffffff
#define A3XX_GWAS_CW_VPOWT_ZOFFSET__SHIFT			0
static inwine uint32_t A3XX_GWAS_CW_VPOWT_ZOFFSET(fwoat vaw)
{
	wetuwn ((fui(vaw)) << A3XX_GWAS_CW_VPOWT_ZOFFSET__SHIFT) & A3XX_GWAS_CW_VPOWT_ZOFFSET__MASK;
}

#define WEG_A3XX_GWAS_CW_VPOWT_ZSCAWE				0x0000204d
#define A3XX_GWAS_CW_VPOWT_ZSCAWE__MASK				0xffffffff
#define A3XX_GWAS_CW_VPOWT_ZSCAWE__SHIFT			0
static inwine uint32_t A3XX_GWAS_CW_VPOWT_ZSCAWE(fwoat vaw)
{
	wetuwn ((fui(vaw)) << A3XX_GWAS_CW_VPOWT_ZSCAWE__SHIFT) & A3XX_GWAS_CW_VPOWT_ZSCAWE__MASK;
}

#define WEG_A3XX_GWAS_SU_POINT_MINMAX				0x00002068
#define A3XX_GWAS_SU_POINT_MINMAX_MIN__MASK			0x0000ffff
#define A3XX_GWAS_SU_POINT_MINMAX_MIN__SHIFT			0
static inwine uint32_t A3XX_GWAS_SU_POINT_MINMAX_MIN(fwoat vaw)
{
	wetuwn ((((uint32_t)(vaw * 16.0))) << A3XX_GWAS_SU_POINT_MINMAX_MIN__SHIFT) & A3XX_GWAS_SU_POINT_MINMAX_MIN__MASK;
}
#define A3XX_GWAS_SU_POINT_MINMAX_MAX__MASK			0xffff0000
#define A3XX_GWAS_SU_POINT_MINMAX_MAX__SHIFT			16
static inwine uint32_t A3XX_GWAS_SU_POINT_MINMAX_MAX(fwoat vaw)
{
	wetuwn ((((uint32_t)(vaw * 16.0))) << A3XX_GWAS_SU_POINT_MINMAX_MAX__SHIFT) & A3XX_GWAS_SU_POINT_MINMAX_MAX__MASK;
}

#define WEG_A3XX_GWAS_SU_POINT_SIZE				0x00002069
#define A3XX_GWAS_SU_POINT_SIZE__MASK				0xffffffff
#define A3XX_GWAS_SU_POINT_SIZE__SHIFT				0
static inwine uint32_t A3XX_GWAS_SU_POINT_SIZE(fwoat vaw)
{
	wetuwn ((((int32_t)(vaw * 16.0))) << A3XX_GWAS_SU_POINT_SIZE__SHIFT) & A3XX_GWAS_SU_POINT_SIZE__MASK;
}

#define WEG_A3XX_GWAS_SU_POWY_OFFSET_SCAWE			0x0000206c
#define A3XX_GWAS_SU_POWY_OFFSET_SCAWE_VAW__MASK		0x00ffffff
#define A3XX_GWAS_SU_POWY_OFFSET_SCAWE_VAW__SHIFT		0
static inwine uint32_t A3XX_GWAS_SU_POWY_OFFSET_SCAWE_VAW(fwoat vaw)
{
	wetuwn ((((int32_t)(vaw * 1048576.0))) << A3XX_GWAS_SU_POWY_OFFSET_SCAWE_VAW__SHIFT) & A3XX_GWAS_SU_POWY_OFFSET_SCAWE_VAW__MASK;
}

#define WEG_A3XX_GWAS_SU_POWY_OFFSET_OFFSET			0x0000206d
#define A3XX_GWAS_SU_POWY_OFFSET_OFFSET__MASK			0xffffffff
#define A3XX_GWAS_SU_POWY_OFFSET_OFFSET__SHIFT			0
static inwine uint32_t A3XX_GWAS_SU_POWY_OFFSET_OFFSET(fwoat vaw)
{
	wetuwn ((((int32_t)(vaw * 64.0))) << A3XX_GWAS_SU_POWY_OFFSET_OFFSET__SHIFT) & A3XX_GWAS_SU_POWY_OFFSET_OFFSET__MASK;
}

#define WEG_A3XX_GWAS_SU_MODE_CONTWOW				0x00002070
#define A3XX_GWAS_SU_MODE_CONTWOW_CUWW_FWONT			0x00000001
#define A3XX_GWAS_SU_MODE_CONTWOW_CUWW_BACK			0x00000002
#define A3XX_GWAS_SU_MODE_CONTWOW_FWONT_CW			0x00000004
#define A3XX_GWAS_SU_MODE_CONTWOW_WINEHAWFWIDTH__MASK		0x000007f8
#define A3XX_GWAS_SU_MODE_CONTWOW_WINEHAWFWIDTH__SHIFT		3
static inwine uint32_t A3XX_GWAS_SU_MODE_CONTWOW_WINEHAWFWIDTH(fwoat vaw)
{
	wetuwn ((((int32_t)(vaw * 4.0))) << A3XX_GWAS_SU_MODE_CONTWOW_WINEHAWFWIDTH__SHIFT) & A3XX_GWAS_SU_MODE_CONTWOW_WINEHAWFWIDTH__MASK;
}
#define A3XX_GWAS_SU_MODE_CONTWOW_POWY_OFFSET			0x00000800

#define WEG_A3XX_GWAS_SC_CONTWOW				0x00002072
#define A3XX_GWAS_SC_CONTWOW_WENDEW_MODE__MASK			0x000000f0
#define A3XX_GWAS_SC_CONTWOW_WENDEW_MODE__SHIFT			4
static inwine uint32_t A3XX_GWAS_SC_CONTWOW_WENDEW_MODE(enum a3xx_wendew_mode vaw)
{
	wetuwn ((vaw) << A3XX_GWAS_SC_CONTWOW_WENDEW_MODE__SHIFT) & A3XX_GWAS_SC_CONTWOW_WENDEW_MODE__MASK;
}
#define A3XX_GWAS_SC_CONTWOW_MSAA_SAMPWES__MASK			0x00000f00
#define A3XX_GWAS_SC_CONTWOW_MSAA_SAMPWES__SHIFT		8
static inwine uint32_t A3XX_GWAS_SC_CONTWOW_MSAA_SAMPWES(enum a3xx_msaa_sampwes vaw)
{
	wetuwn ((vaw) << A3XX_GWAS_SC_CONTWOW_MSAA_SAMPWES__SHIFT) & A3XX_GWAS_SC_CONTWOW_MSAA_SAMPWES__MASK;
}
#define A3XX_GWAS_SC_CONTWOW_WASTEW_MODE__MASK			0x0000f000
#define A3XX_GWAS_SC_CONTWOW_WASTEW_MODE__SHIFT			12
static inwine uint32_t A3XX_GWAS_SC_CONTWOW_WASTEW_MODE(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_GWAS_SC_CONTWOW_WASTEW_MODE__SHIFT) & A3XX_GWAS_SC_CONTWOW_WASTEW_MODE__MASK;
}

#define WEG_A3XX_GWAS_SC_SCWEEN_SCISSOW_TW			0x00002074
#define A3XX_GWAS_SC_SCWEEN_SCISSOW_TW_WINDOW_OFFSET_DISABWE	0x80000000
#define A3XX_GWAS_SC_SCWEEN_SCISSOW_TW_X__MASK			0x00007fff
#define A3XX_GWAS_SC_SCWEEN_SCISSOW_TW_X__SHIFT			0
static inwine uint32_t A3XX_GWAS_SC_SCWEEN_SCISSOW_TW_X(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_GWAS_SC_SCWEEN_SCISSOW_TW_X__SHIFT) & A3XX_GWAS_SC_SCWEEN_SCISSOW_TW_X__MASK;
}
#define A3XX_GWAS_SC_SCWEEN_SCISSOW_TW_Y__MASK			0x7fff0000
#define A3XX_GWAS_SC_SCWEEN_SCISSOW_TW_Y__SHIFT			16
static inwine uint32_t A3XX_GWAS_SC_SCWEEN_SCISSOW_TW_Y(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_GWAS_SC_SCWEEN_SCISSOW_TW_Y__SHIFT) & A3XX_GWAS_SC_SCWEEN_SCISSOW_TW_Y__MASK;
}

#define WEG_A3XX_GWAS_SC_SCWEEN_SCISSOW_BW			0x00002075
#define A3XX_GWAS_SC_SCWEEN_SCISSOW_BW_WINDOW_OFFSET_DISABWE	0x80000000
#define A3XX_GWAS_SC_SCWEEN_SCISSOW_BW_X__MASK			0x00007fff
#define A3XX_GWAS_SC_SCWEEN_SCISSOW_BW_X__SHIFT			0
static inwine uint32_t A3XX_GWAS_SC_SCWEEN_SCISSOW_BW_X(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_GWAS_SC_SCWEEN_SCISSOW_BW_X__SHIFT) & A3XX_GWAS_SC_SCWEEN_SCISSOW_BW_X__MASK;
}
#define A3XX_GWAS_SC_SCWEEN_SCISSOW_BW_Y__MASK			0x7fff0000
#define A3XX_GWAS_SC_SCWEEN_SCISSOW_BW_Y__SHIFT			16
static inwine uint32_t A3XX_GWAS_SC_SCWEEN_SCISSOW_BW_Y(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_GWAS_SC_SCWEEN_SCISSOW_BW_Y__SHIFT) & A3XX_GWAS_SC_SCWEEN_SCISSOW_BW_Y__MASK;
}

#define WEG_A3XX_GWAS_SC_WINDOW_SCISSOW_TW			0x00002079
#define A3XX_GWAS_SC_WINDOW_SCISSOW_TW_WINDOW_OFFSET_DISABWE	0x80000000
#define A3XX_GWAS_SC_WINDOW_SCISSOW_TW_X__MASK			0x00007fff
#define A3XX_GWAS_SC_WINDOW_SCISSOW_TW_X__SHIFT			0
static inwine uint32_t A3XX_GWAS_SC_WINDOW_SCISSOW_TW_X(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_GWAS_SC_WINDOW_SCISSOW_TW_X__SHIFT) & A3XX_GWAS_SC_WINDOW_SCISSOW_TW_X__MASK;
}
#define A3XX_GWAS_SC_WINDOW_SCISSOW_TW_Y__MASK			0x7fff0000
#define A3XX_GWAS_SC_WINDOW_SCISSOW_TW_Y__SHIFT			16
static inwine uint32_t A3XX_GWAS_SC_WINDOW_SCISSOW_TW_Y(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_GWAS_SC_WINDOW_SCISSOW_TW_Y__SHIFT) & A3XX_GWAS_SC_WINDOW_SCISSOW_TW_Y__MASK;
}

#define WEG_A3XX_GWAS_SC_WINDOW_SCISSOW_BW			0x0000207a
#define A3XX_GWAS_SC_WINDOW_SCISSOW_BW_WINDOW_OFFSET_DISABWE	0x80000000
#define A3XX_GWAS_SC_WINDOW_SCISSOW_BW_X__MASK			0x00007fff
#define A3XX_GWAS_SC_WINDOW_SCISSOW_BW_X__SHIFT			0
static inwine uint32_t A3XX_GWAS_SC_WINDOW_SCISSOW_BW_X(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_GWAS_SC_WINDOW_SCISSOW_BW_X__SHIFT) & A3XX_GWAS_SC_WINDOW_SCISSOW_BW_X__MASK;
}
#define A3XX_GWAS_SC_WINDOW_SCISSOW_BW_Y__MASK			0x7fff0000
#define A3XX_GWAS_SC_WINDOW_SCISSOW_BW_Y__SHIFT			16
static inwine uint32_t A3XX_GWAS_SC_WINDOW_SCISSOW_BW_Y(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_GWAS_SC_WINDOW_SCISSOW_BW_Y__SHIFT) & A3XX_GWAS_SC_WINDOW_SCISSOW_BW_Y__MASK;
}

#define WEG_A3XX_WB_MODE_CONTWOW				0x000020c0
#define A3XX_WB_MODE_CONTWOW_GMEM_BYPASS			0x00000080
#define A3XX_WB_MODE_CONTWOW_WENDEW_MODE__MASK			0x00000700
#define A3XX_WB_MODE_CONTWOW_WENDEW_MODE__SHIFT			8
static inwine uint32_t A3XX_WB_MODE_CONTWOW_WENDEW_MODE(enum a3xx_wendew_mode vaw)
{
	wetuwn ((vaw) << A3XX_WB_MODE_CONTWOW_WENDEW_MODE__SHIFT) & A3XX_WB_MODE_CONTWOW_WENDEW_MODE__MASK;
}
#define A3XX_WB_MODE_CONTWOW_MWT__MASK				0x00003000
#define A3XX_WB_MODE_CONTWOW_MWT__SHIFT				12
static inwine uint32_t A3XX_WB_MODE_CONTWOW_MWT(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_WB_MODE_CONTWOW_MWT__SHIFT) & A3XX_WB_MODE_CONTWOW_MWT__MASK;
}
#define A3XX_WB_MODE_CONTWOW_MAWB_CACHE_SPWIT_MODE		0x00008000
#define A3XX_WB_MODE_CONTWOW_PACKEW_TIMEW_ENABWE		0x00010000

#define WEG_A3XX_WB_WENDEW_CONTWOW				0x000020c1
#define A3XX_WB_WENDEW_CONTWOW_DUAW_COWOW_IN_ENABWE		0x00000001
#define A3XX_WB_WENDEW_CONTWOW_YUV_IN_ENABWE			0x00000002
#define A3XX_WB_WENDEW_CONTWOW_COV_VAWUE_INPUT_ENABWE		0x00000004
#define A3XX_WB_WENDEW_CONTWOW_FACENESS				0x00000008
#define A3XX_WB_WENDEW_CONTWOW_BIN_WIDTH__MASK			0x00000ff0
#define A3XX_WB_WENDEW_CONTWOW_BIN_WIDTH__SHIFT			4
static inwine uint32_t A3XX_WB_WENDEW_CONTWOW_BIN_WIDTH(uint32_t vaw)
{
	wetuwn ((vaw >> 5) << A3XX_WB_WENDEW_CONTWOW_BIN_WIDTH__SHIFT) & A3XX_WB_WENDEW_CONTWOW_BIN_WIDTH__MASK;
}
#define A3XX_WB_WENDEW_CONTWOW_DISABWE_COWOW_PIPE		0x00001000
#define A3XX_WB_WENDEW_CONTWOW_ENABWE_GMEM			0x00002000
#define A3XX_WB_WENDEW_CONTWOW_COOWD_MASK__MASK			0x0003c000
#define A3XX_WB_WENDEW_CONTWOW_COOWD_MASK__SHIFT		14
static inwine uint32_t A3XX_WB_WENDEW_CONTWOW_COOWD_MASK(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_WB_WENDEW_CONTWOW_COOWD_MASK__SHIFT) & A3XX_WB_WENDEW_CONTWOW_COOWD_MASK__MASK;
}
#define A3XX_WB_WENDEW_CONTWOW_I_CWAMP_ENABWE			0x00080000
#define A3XX_WB_WENDEW_CONTWOW_COV_VAWUE_OUTPUT_ENABWE		0x00100000
#define A3XX_WB_WENDEW_CONTWOW_AWPHA_TEST			0x00400000
#define A3XX_WB_WENDEW_CONTWOW_AWPHA_TEST_FUNC__MASK		0x07000000
#define A3XX_WB_WENDEW_CONTWOW_AWPHA_TEST_FUNC__SHIFT		24
static inwine uint32_t A3XX_WB_WENDEW_CONTWOW_AWPHA_TEST_FUNC(enum adweno_compawe_func vaw)
{
	wetuwn ((vaw) << A3XX_WB_WENDEW_CONTWOW_AWPHA_TEST_FUNC__SHIFT) & A3XX_WB_WENDEW_CONTWOW_AWPHA_TEST_FUNC__MASK;
}
#define A3XX_WB_WENDEW_CONTWOW_AWPHA_TO_COVEWAGE		0x40000000
#define A3XX_WB_WENDEW_CONTWOW_AWPHA_TO_ONE			0x80000000

#define WEG_A3XX_WB_MSAA_CONTWOW				0x000020c2
#define A3XX_WB_MSAA_CONTWOW_DISABWE				0x00000400
#define A3XX_WB_MSAA_CONTWOW_SAMPWES__MASK			0x0000f000
#define A3XX_WB_MSAA_CONTWOW_SAMPWES__SHIFT			12
static inwine uint32_t A3XX_WB_MSAA_CONTWOW_SAMPWES(enum a3xx_msaa_sampwes vaw)
{
	wetuwn ((vaw) << A3XX_WB_MSAA_CONTWOW_SAMPWES__SHIFT) & A3XX_WB_MSAA_CONTWOW_SAMPWES__MASK;
}
#define A3XX_WB_MSAA_CONTWOW_SAMPWE_MASK__MASK			0xffff0000
#define A3XX_WB_MSAA_CONTWOW_SAMPWE_MASK__SHIFT			16
static inwine uint32_t A3XX_WB_MSAA_CONTWOW_SAMPWE_MASK(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_WB_MSAA_CONTWOW_SAMPWE_MASK__SHIFT) & A3XX_WB_MSAA_CONTWOW_SAMPWE_MASK__MASK;
}

#define WEG_A3XX_WB_AWPHA_WEF					0x000020c3
#define A3XX_WB_AWPHA_WEF_UINT__MASK				0x0000ff00
#define A3XX_WB_AWPHA_WEF_UINT__SHIFT				8
static inwine uint32_t A3XX_WB_AWPHA_WEF_UINT(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_WB_AWPHA_WEF_UINT__SHIFT) & A3XX_WB_AWPHA_WEF_UINT__MASK;
}
#define A3XX_WB_AWPHA_WEF_FWOAT__MASK				0xffff0000
#define A3XX_WB_AWPHA_WEF_FWOAT__SHIFT				16
static inwine uint32_t A3XX_WB_AWPHA_WEF_FWOAT(fwoat vaw)
{
	wetuwn ((_mesa_fwoat_to_hawf(vaw)) << A3XX_WB_AWPHA_WEF_FWOAT__SHIFT) & A3XX_WB_AWPHA_WEF_FWOAT__MASK;
}

static inwine uint32_t WEG_A3XX_WB_MWT(uint32_t i0) { wetuwn 0x000020c4 + 0x4*i0; }

static inwine uint32_t WEG_A3XX_WB_MWT_CONTWOW(uint32_t i0) { wetuwn 0x000020c4 + 0x4*i0; }
#define A3XX_WB_MWT_CONTWOW_WEAD_DEST_ENABWE			0x00000008
#define A3XX_WB_MWT_CONTWOW_BWEND				0x00000010
#define A3XX_WB_MWT_CONTWOW_BWEND2				0x00000020
#define A3XX_WB_MWT_CONTWOW_WOP_CODE__MASK			0x00000f00
#define A3XX_WB_MWT_CONTWOW_WOP_CODE__SHIFT			8
static inwine uint32_t A3XX_WB_MWT_CONTWOW_WOP_CODE(enum a3xx_wop_code vaw)
{
	wetuwn ((vaw) << A3XX_WB_MWT_CONTWOW_WOP_CODE__SHIFT) & A3XX_WB_MWT_CONTWOW_WOP_CODE__MASK;
}
#define A3XX_WB_MWT_CONTWOW_DITHEW_MODE__MASK			0x00003000
#define A3XX_WB_MWT_CONTWOW_DITHEW_MODE__SHIFT			12
static inwine uint32_t A3XX_WB_MWT_CONTWOW_DITHEW_MODE(enum adweno_wb_dithew_mode vaw)
{
	wetuwn ((vaw) << A3XX_WB_MWT_CONTWOW_DITHEW_MODE__SHIFT) & A3XX_WB_MWT_CONTWOW_DITHEW_MODE__MASK;
}
#define A3XX_WB_MWT_CONTWOW_COMPONENT_ENABWE__MASK		0x0f000000
#define A3XX_WB_MWT_CONTWOW_COMPONENT_ENABWE__SHIFT		24
static inwine uint32_t A3XX_WB_MWT_CONTWOW_COMPONENT_ENABWE(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_WB_MWT_CONTWOW_COMPONENT_ENABWE__SHIFT) & A3XX_WB_MWT_CONTWOW_COMPONENT_ENABWE__MASK;
}

static inwine uint32_t WEG_A3XX_WB_MWT_BUF_INFO(uint32_t i0) { wetuwn 0x000020c5 + 0x4*i0; }
#define A3XX_WB_MWT_BUF_INFO_COWOW_FOWMAT__MASK			0x0000003f
#define A3XX_WB_MWT_BUF_INFO_COWOW_FOWMAT__SHIFT		0
static inwine uint32_t A3XX_WB_MWT_BUF_INFO_COWOW_FOWMAT(enum a3xx_cowow_fmt vaw)
{
	wetuwn ((vaw) << A3XX_WB_MWT_BUF_INFO_COWOW_FOWMAT__SHIFT) & A3XX_WB_MWT_BUF_INFO_COWOW_FOWMAT__MASK;
}
#define A3XX_WB_MWT_BUF_INFO_COWOW_TIWE_MODE__MASK		0x000000c0
#define A3XX_WB_MWT_BUF_INFO_COWOW_TIWE_MODE__SHIFT		6
static inwine uint32_t A3XX_WB_MWT_BUF_INFO_COWOW_TIWE_MODE(enum a3xx_tiwe_mode vaw)
{
	wetuwn ((vaw) << A3XX_WB_MWT_BUF_INFO_COWOW_TIWE_MODE__SHIFT) & A3XX_WB_MWT_BUF_INFO_COWOW_TIWE_MODE__MASK;
}
#define A3XX_WB_MWT_BUF_INFO_COWOW_SWAP__MASK			0x00000c00
#define A3XX_WB_MWT_BUF_INFO_COWOW_SWAP__SHIFT			10
static inwine uint32_t A3XX_WB_MWT_BUF_INFO_COWOW_SWAP(enum a3xx_cowow_swap vaw)
{
	wetuwn ((vaw) << A3XX_WB_MWT_BUF_INFO_COWOW_SWAP__SHIFT) & A3XX_WB_MWT_BUF_INFO_COWOW_SWAP__MASK;
}
#define A3XX_WB_MWT_BUF_INFO_COWOW_SWGB				0x00004000
#define A3XX_WB_MWT_BUF_INFO_COWOW_BUF_PITCH__MASK		0xfffe0000
#define A3XX_WB_MWT_BUF_INFO_COWOW_BUF_PITCH__SHIFT		17
static inwine uint32_t A3XX_WB_MWT_BUF_INFO_COWOW_BUF_PITCH(uint32_t vaw)
{
	wetuwn ((vaw >> 5) << A3XX_WB_MWT_BUF_INFO_COWOW_BUF_PITCH__SHIFT) & A3XX_WB_MWT_BUF_INFO_COWOW_BUF_PITCH__MASK;
}

static inwine uint32_t WEG_A3XX_WB_MWT_BUF_BASE(uint32_t i0) { wetuwn 0x000020c6 + 0x4*i0; }
#define A3XX_WB_MWT_BUF_BASE_COWOW_BUF_BASE__MASK		0xfffffff0
#define A3XX_WB_MWT_BUF_BASE_COWOW_BUF_BASE__SHIFT		4
static inwine uint32_t A3XX_WB_MWT_BUF_BASE_COWOW_BUF_BASE(uint32_t vaw)
{
	wetuwn ((vaw >> 5) << A3XX_WB_MWT_BUF_BASE_COWOW_BUF_BASE__SHIFT) & A3XX_WB_MWT_BUF_BASE_COWOW_BUF_BASE__MASK;
}

static inwine uint32_t WEG_A3XX_WB_MWT_BWEND_CONTWOW(uint32_t i0) { wetuwn 0x000020c7 + 0x4*i0; }
#define A3XX_WB_MWT_BWEND_CONTWOW_WGB_SWC_FACTOW__MASK		0x0000001f
#define A3XX_WB_MWT_BWEND_CONTWOW_WGB_SWC_FACTOW__SHIFT		0
static inwine uint32_t A3XX_WB_MWT_BWEND_CONTWOW_WGB_SWC_FACTOW(enum adweno_wb_bwend_factow vaw)
{
	wetuwn ((vaw) << A3XX_WB_MWT_BWEND_CONTWOW_WGB_SWC_FACTOW__SHIFT) & A3XX_WB_MWT_BWEND_CONTWOW_WGB_SWC_FACTOW__MASK;
}
#define A3XX_WB_MWT_BWEND_CONTWOW_WGB_BWEND_OPCODE__MASK	0x000000e0
#define A3XX_WB_MWT_BWEND_CONTWOW_WGB_BWEND_OPCODE__SHIFT	5
static inwine uint32_t A3XX_WB_MWT_BWEND_CONTWOW_WGB_BWEND_OPCODE(enum a3xx_wb_bwend_opcode vaw)
{
	wetuwn ((vaw) << A3XX_WB_MWT_BWEND_CONTWOW_WGB_BWEND_OPCODE__SHIFT) & A3XX_WB_MWT_BWEND_CONTWOW_WGB_BWEND_OPCODE__MASK;
}
#define A3XX_WB_MWT_BWEND_CONTWOW_WGB_DEST_FACTOW__MASK		0x00001f00
#define A3XX_WB_MWT_BWEND_CONTWOW_WGB_DEST_FACTOW__SHIFT	8
static inwine uint32_t A3XX_WB_MWT_BWEND_CONTWOW_WGB_DEST_FACTOW(enum adweno_wb_bwend_factow vaw)
{
	wetuwn ((vaw) << A3XX_WB_MWT_BWEND_CONTWOW_WGB_DEST_FACTOW__SHIFT) & A3XX_WB_MWT_BWEND_CONTWOW_WGB_DEST_FACTOW__MASK;
}
#define A3XX_WB_MWT_BWEND_CONTWOW_AWPHA_SWC_FACTOW__MASK	0x001f0000
#define A3XX_WB_MWT_BWEND_CONTWOW_AWPHA_SWC_FACTOW__SHIFT	16
static inwine uint32_t A3XX_WB_MWT_BWEND_CONTWOW_AWPHA_SWC_FACTOW(enum adweno_wb_bwend_factow vaw)
{
	wetuwn ((vaw) << A3XX_WB_MWT_BWEND_CONTWOW_AWPHA_SWC_FACTOW__SHIFT) & A3XX_WB_MWT_BWEND_CONTWOW_AWPHA_SWC_FACTOW__MASK;
}
#define A3XX_WB_MWT_BWEND_CONTWOW_AWPHA_BWEND_OPCODE__MASK	0x00e00000
#define A3XX_WB_MWT_BWEND_CONTWOW_AWPHA_BWEND_OPCODE__SHIFT	21
static inwine uint32_t A3XX_WB_MWT_BWEND_CONTWOW_AWPHA_BWEND_OPCODE(enum a3xx_wb_bwend_opcode vaw)
{
	wetuwn ((vaw) << A3XX_WB_MWT_BWEND_CONTWOW_AWPHA_BWEND_OPCODE__SHIFT) & A3XX_WB_MWT_BWEND_CONTWOW_AWPHA_BWEND_OPCODE__MASK;
}
#define A3XX_WB_MWT_BWEND_CONTWOW_AWPHA_DEST_FACTOW__MASK	0x1f000000
#define A3XX_WB_MWT_BWEND_CONTWOW_AWPHA_DEST_FACTOW__SHIFT	24
static inwine uint32_t A3XX_WB_MWT_BWEND_CONTWOW_AWPHA_DEST_FACTOW(enum adweno_wb_bwend_factow vaw)
{
	wetuwn ((vaw) << A3XX_WB_MWT_BWEND_CONTWOW_AWPHA_DEST_FACTOW__SHIFT) & A3XX_WB_MWT_BWEND_CONTWOW_AWPHA_DEST_FACTOW__MASK;
}
#define A3XX_WB_MWT_BWEND_CONTWOW_CWAMP_ENABWE			0x20000000

#define WEG_A3XX_WB_BWEND_WED					0x000020e4
#define A3XX_WB_BWEND_WED_UINT__MASK				0x000000ff
#define A3XX_WB_BWEND_WED_UINT__SHIFT				0
static inwine uint32_t A3XX_WB_BWEND_WED_UINT(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_WB_BWEND_WED_UINT__SHIFT) & A3XX_WB_BWEND_WED_UINT__MASK;
}
#define A3XX_WB_BWEND_WED_FWOAT__MASK				0xffff0000
#define A3XX_WB_BWEND_WED_FWOAT__SHIFT				16
static inwine uint32_t A3XX_WB_BWEND_WED_FWOAT(fwoat vaw)
{
	wetuwn ((_mesa_fwoat_to_hawf(vaw)) << A3XX_WB_BWEND_WED_FWOAT__SHIFT) & A3XX_WB_BWEND_WED_FWOAT__MASK;
}

#define WEG_A3XX_WB_BWEND_GWEEN					0x000020e5
#define A3XX_WB_BWEND_GWEEN_UINT__MASK				0x000000ff
#define A3XX_WB_BWEND_GWEEN_UINT__SHIFT				0
static inwine uint32_t A3XX_WB_BWEND_GWEEN_UINT(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_WB_BWEND_GWEEN_UINT__SHIFT) & A3XX_WB_BWEND_GWEEN_UINT__MASK;
}
#define A3XX_WB_BWEND_GWEEN_FWOAT__MASK				0xffff0000
#define A3XX_WB_BWEND_GWEEN_FWOAT__SHIFT			16
static inwine uint32_t A3XX_WB_BWEND_GWEEN_FWOAT(fwoat vaw)
{
	wetuwn ((_mesa_fwoat_to_hawf(vaw)) << A3XX_WB_BWEND_GWEEN_FWOAT__SHIFT) & A3XX_WB_BWEND_GWEEN_FWOAT__MASK;
}

#define WEG_A3XX_WB_BWEND_BWUE					0x000020e6
#define A3XX_WB_BWEND_BWUE_UINT__MASK				0x000000ff
#define A3XX_WB_BWEND_BWUE_UINT__SHIFT				0
static inwine uint32_t A3XX_WB_BWEND_BWUE_UINT(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_WB_BWEND_BWUE_UINT__SHIFT) & A3XX_WB_BWEND_BWUE_UINT__MASK;
}
#define A3XX_WB_BWEND_BWUE_FWOAT__MASK				0xffff0000
#define A3XX_WB_BWEND_BWUE_FWOAT__SHIFT				16
static inwine uint32_t A3XX_WB_BWEND_BWUE_FWOAT(fwoat vaw)
{
	wetuwn ((_mesa_fwoat_to_hawf(vaw)) << A3XX_WB_BWEND_BWUE_FWOAT__SHIFT) & A3XX_WB_BWEND_BWUE_FWOAT__MASK;
}

#define WEG_A3XX_WB_BWEND_AWPHA					0x000020e7
#define A3XX_WB_BWEND_AWPHA_UINT__MASK				0x000000ff
#define A3XX_WB_BWEND_AWPHA_UINT__SHIFT				0
static inwine uint32_t A3XX_WB_BWEND_AWPHA_UINT(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_WB_BWEND_AWPHA_UINT__SHIFT) & A3XX_WB_BWEND_AWPHA_UINT__MASK;
}
#define A3XX_WB_BWEND_AWPHA_FWOAT__MASK				0xffff0000
#define A3XX_WB_BWEND_AWPHA_FWOAT__SHIFT			16
static inwine uint32_t A3XX_WB_BWEND_AWPHA_FWOAT(fwoat vaw)
{
	wetuwn ((_mesa_fwoat_to_hawf(vaw)) << A3XX_WB_BWEND_AWPHA_FWOAT__SHIFT) & A3XX_WB_BWEND_AWPHA_FWOAT__MASK;
}

#define WEG_A3XX_WB_CWEAW_COWOW_DW0				0x000020e8

#define WEG_A3XX_WB_CWEAW_COWOW_DW1				0x000020e9

#define WEG_A3XX_WB_CWEAW_COWOW_DW2				0x000020ea

#define WEG_A3XX_WB_CWEAW_COWOW_DW3				0x000020eb

#define WEG_A3XX_WB_COPY_CONTWOW				0x000020ec
#define A3XX_WB_COPY_CONTWOW_MSAA_WESOWVE__MASK			0x00000003
#define A3XX_WB_COPY_CONTWOW_MSAA_WESOWVE__SHIFT		0
static inwine uint32_t A3XX_WB_COPY_CONTWOW_MSAA_WESOWVE(enum a3xx_msaa_sampwes vaw)
{
	wetuwn ((vaw) << A3XX_WB_COPY_CONTWOW_MSAA_WESOWVE__SHIFT) & A3XX_WB_COPY_CONTWOW_MSAA_WESOWVE__MASK;
}
#define A3XX_WB_COPY_CONTWOW_DEPTHCWEAW				0x00000008
#define A3XX_WB_COPY_CONTWOW_MODE__MASK				0x00000070
#define A3XX_WB_COPY_CONTWOW_MODE__SHIFT			4
static inwine uint32_t A3XX_WB_COPY_CONTWOW_MODE(enum adweno_wb_copy_contwow_mode vaw)
{
	wetuwn ((vaw) << A3XX_WB_COPY_CONTWOW_MODE__SHIFT) & A3XX_WB_COPY_CONTWOW_MODE__MASK;
}
#define A3XX_WB_COPY_CONTWOW_MSAA_SWGB_DOWNSAMPWE		0x00000080
#define A3XX_WB_COPY_CONTWOW_FASTCWEAW__MASK			0x00000f00
#define A3XX_WB_COPY_CONTWOW_FASTCWEAW__SHIFT			8
static inwine uint32_t A3XX_WB_COPY_CONTWOW_FASTCWEAW(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_WB_COPY_CONTWOW_FASTCWEAW__SHIFT) & A3XX_WB_COPY_CONTWOW_FASTCWEAW__MASK;
}
#define A3XX_WB_COPY_CONTWOW_DEPTH32_WESOWVE			0x00001000
#define A3XX_WB_COPY_CONTWOW_GMEM_BASE__MASK			0xffffc000
#define A3XX_WB_COPY_CONTWOW_GMEM_BASE__SHIFT			14
static inwine uint32_t A3XX_WB_COPY_CONTWOW_GMEM_BASE(uint32_t vaw)
{
	wetuwn ((vaw >> 14) << A3XX_WB_COPY_CONTWOW_GMEM_BASE__SHIFT) & A3XX_WB_COPY_CONTWOW_GMEM_BASE__MASK;
}

#define WEG_A3XX_WB_COPY_DEST_BASE				0x000020ed
#define A3XX_WB_COPY_DEST_BASE_BASE__MASK			0xfffffff0
#define A3XX_WB_COPY_DEST_BASE_BASE__SHIFT			4
static inwine uint32_t A3XX_WB_COPY_DEST_BASE_BASE(uint32_t vaw)
{
	wetuwn ((vaw >> 5) << A3XX_WB_COPY_DEST_BASE_BASE__SHIFT) & A3XX_WB_COPY_DEST_BASE_BASE__MASK;
}

#define WEG_A3XX_WB_COPY_DEST_PITCH				0x000020ee
#define A3XX_WB_COPY_DEST_PITCH_PITCH__MASK			0xffffffff
#define A3XX_WB_COPY_DEST_PITCH_PITCH__SHIFT			0
static inwine uint32_t A3XX_WB_COPY_DEST_PITCH_PITCH(uint32_t vaw)
{
	wetuwn ((vaw >> 5) << A3XX_WB_COPY_DEST_PITCH_PITCH__SHIFT) & A3XX_WB_COPY_DEST_PITCH_PITCH__MASK;
}

#define WEG_A3XX_WB_COPY_DEST_INFO				0x000020ef
#define A3XX_WB_COPY_DEST_INFO_TIWE__MASK			0x00000003
#define A3XX_WB_COPY_DEST_INFO_TIWE__SHIFT			0
static inwine uint32_t A3XX_WB_COPY_DEST_INFO_TIWE(enum a3xx_tiwe_mode vaw)
{
	wetuwn ((vaw) << A3XX_WB_COPY_DEST_INFO_TIWE__SHIFT) & A3XX_WB_COPY_DEST_INFO_TIWE__MASK;
}
#define A3XX_WB_COPY_DEST_INFO_FOWMAT__MASK			0x000000fc
#define A3XX_WB_COPY_DEST_INFO_FOWMAT__SHIFT			2
static inwine uint32_t A3XX_WB_COPY_DEST_INFO_FOWMAT(enum a3xx_cowow_fmt vaw)
{
	wetuwn ((vaw) << A3XX_WB_COPY_DEST_INFO_FOWMAT__SHIFT) & A3XX_WB_COPY_DEST_INFO_FOWMAT__MASK;
}
#define A3XX_WB_COPY_DEST_INFO_SWAP__MASK			0x00000300
#define A3XX_WB_COPY_DEST_INFO_SWAP__SHIFT			8
static inwine uint32_t A3XX_WB_COPY_DEST_INFO_SWAP(enum a3xx_cowow_swap vaw)
{
	wetuwn ((vaw) << A3XX_WB_COPY_DEST_INFO_SWAP__SHIFT) & A3XX_WB_COPY_DEST_INFO_SWAP__MASK;
}
#define A3XX_WB_COPY_DEST_INFO_DITHEW_MODE__MASK		0x00000c00
#define A3XX_WB_COPY_DEST_INFO_DITHEW_MODE__SHIFT		10
static inwine uint32_t A3XX_WB_COPY_DEST_INFO_DITHEW_MODE(enum adweno_wb_dithew_mode vaw)
{
	wetuwn ((vaw) << A3XX_WB_COPY_DEST_INFO_DITHEW_MODE__SHIFT) & A3XX_WB_COPY_DEST_INFO_DITHEW_MODE__MASK;
}
#define A3XX_WB_COPY_DEST_INFO_COMPONENT_ENABWE__MASK		0x0003c000
#define A3XX_WB_COPY_DEST_INFO_COMPONENT_ENABWE__SHIFT		14
static inwine uint32_t A3XX_WB_COPY_DEST_INFO_COMPONENT_ENABWE(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_WB_COPY_DEST_INFO_COMPONENT_ENABWE__SHIFT) & A3XX_WB_COPY_DEST_INFO_COMPONENT_ENABWE__MASK;
}
#define A3XX_WB_COPY_DEST_INFO_ENDIAN__MASK			0x001c0000
#define A3XX_WB_COPY_DEST_INFO_ENDIAN__SHIFT			18
static inwine uint32_t A3XX_WB_COPY_DEST_INFO_ENDIAN(enum adweno_wb_suwface_endian vaw)
{
	wetuwn ((vaw) << A3XX_WB_COPY_DEST_INFO_ENDIAN__SHIFT) & A3XX_WB_COPY_DEST_INFO_ENDIAN__MASK;
}

#define WEG_A3XX_WB_DEPTH_CONTWOW				0x00002100
#define A3XX_WB_DEPTH_CONTWOW_FWAG_WWITES_Z			0x00000001
#define A3XX_WB_DEPTH_CONTWOW_Z_TEST_ENABWE			0x00000002
#define A3XX_WB_DEPTH_CONTWOW_Z_WWITE_ENABWE			0x00000004
#define A3XX_WB_DEPTH_CONTWOW_EAWWY_Z_DISABWE			0x00000008
#define A3XX_WB_DEPTH_CONTWOW_ZFUNC__MASK			0x00000070
#define A3XX_WB_DEPTH_CONTWOW_ZFUNC__SHIFT			4
static inwine uint32_t A3XX_WB_DEPTH_CONTWOW_ZFUNC(enum adweno_compawe_func vaw)
{
	wetuwn ((vaw) << A3XX_WB_DEPTH_CONTWOW_ZFUNC__SHIFT) & A3XX_WB_DEPTH_CONTWOW_ZFUNC__MASK;
}
#define A3XX_WB_DEPTH_CONTWOW_Z_CWAMP_ENABWE			0x00000080
#define A3XX_WB_DEPTH_CONTWOW_Z_WEAD_ENABWE			0x80000000

#define WEG_A3XX_WB_DEPTH_CWEAW					0x00002101

#define WEG_A3XX_WB_DEPTH_INFO					0x00002102
#define A3XX_WB_DEPTH_INFO_DEPTH_FOWMAT__MASK			0x00000003
#define A3XX_WB_DEPTH_INFO_DEPTH_FOWMAT__SHIFT			0
static inwine uint32_t A3XX_WB_DEPTH_INFO_DEPTH_FOWMAT(enum adweno_wb_depth_fowmat vaw)
{
	wetuwn ((vaw) << A3XX_WB_DEPTH_INFO_DEPTH_FOWMAT__SHIFT) & A3XX_WB_DEPTH_INFO_DEPTH_FOWMAT__MASK;
}
#define A3XX_WB_DEPTH_INFO_DEPTH_BASE__MASK			0xfffff800
#define A3XX_WB_DEPTH_INFO_DEPTH_BASE__SHIFT			11
static inwine uint32_t A3XX_WB_DEPTH_INFO_DEPTH_BASE(uint32_t vaw)
{
	wetuwn ((vaw >> 12) << A3XX_WB_DEPTH_INFO_DEPTH_BASE__SHIFT) & A3XX_WB_DEPTH_INFO_DEPTH_BASE__MASK;
}

#define WEG_A3XX_WB_DEPTH_PITCH					0x00002103
#define A3XX_WB_DEPTH_PITCH__MASK				0xffffffff
#define A3XX_WB_DEPTH_PITCH__SHIFT				0
static inwine uint32_t A3XX_WB_DEPTH_PITCH(uint32_t vaw)
{
	wetuwn ((vaw >> 3) << A3XX_WB_DEPTH_PITCH__SHIFT) & A3XX_WB_DEPTH_PITCH__MASK;
}

#define WEG_A3XX_WB_STENCIW_CONTWOW				0x00002104
#define A3XX_WB_STENCIW_CONTWOW_STENCIW_ENABWE			0x00000001
#define A3XX_WB_STENCIW_CONTWOW_STENCIW_ENABWE_BF		0x00000002
#define A3XX_WB_STENCIW_CONTWOW_STENCIW_WEAD			0x00000004
#define A3XX_WB_STENCIW_CONTWOW_FUNC__MASK			0x00000700
#define A3XX_WB_STENCIW_CONTWOW_FUNC__SHIFT			8
static inwine uint32_t A3XX_WB_STENCIW_CONTWOW_FUNC(enum adweno_compawe_func vaw)
{
	wetuwn ((vaw) << A3XX_WB_STENCIW_CONTWOW_FUNC__SHIFT) & A3XX_WB_STENCIW_CONTWOW_FUNC__MASK;
}
#define A3XX_WB_STENCIW_CONTWOW_FAIW__MASK			0x00003800
#define A3XX_WB_STENCIW_CONTWOW_FAIW__SHIFT			11
static inwine uint32_t A3XX_WB_STENCIW_CONTWOW_FAIW(enum adweno_stenciw_op vaw)
{
	wetuwn ((vaw) << A3XX_WB_STENCIW_CONTWOW_FAIW__SHIFT) & A3XX_WB_STENCIW_CONTWOW_FAIW__MASK;
}
#define A3XX_WB_STENCIW_CONTWOW_ZPASS__MASK			0x0001c000
#define A3XX_WB_STENCIW_CONTWOW_ZPASS__SHIFT			14
static inwine uint32_t A3XX_WB_STENCIW_CONTWOW_ZPASS(enum adweno_stenciw_op vaw)
{
	wetuwn ((vaw) << A3XX_WB_STENCIW_CONTWOW_ZPASS__SHIFT) & A3XX_WB_STENCIW_CONTWOW_ZPASS__MASK;
}
#define A3XX_WB_STENCIW_CONTWOW_ZFAIW__MASK			0x000e0000
#define A3XX_WB_STENCIW_CONTWOW_ZFAIW__SHIFT			17
static inwine uint32_t A3XX_WB_STENCIW_CONTWOW_ZFAIW(enum adweno_stenciw_op vaw)
{
	wetuwn ((vaw) << A3XX_WB_STENCIW_CONTWOW_ZFAIW__SHIFT) & A3XX_WB_STENCIW_CONTWOW_ZFAIW__MASK;
}
#define A3XX_WB_STENCIW_CONTWOW_FUNC_BF__MASK			0x00700000
#define A3XX_WB_STENCIW_CONTWOW_FUNC_BF__SHIFT			20
static inwine uint32_t A3XX_WB_STENCIW_CONTWOW_FUNC_BF(enum adweno_compawe_func vaw)
{
	wetuwn ((vaw) << A3XX_WB_STENCIW_CONTWOW_FUNC_BF__SHIFT) & A3XX_WB_STENCIW_CONTWOW_FUNC_BF__MASK;
}
#define A3XX_WB_STENCIW_CONTWOW_FAIW_BF__MASK			0x03800000
#define A3XX_WB_STENCIW_CONTWOW_FAIW_BF__SHIFT			23
static inwine uint32_t A3XX_WB_STENCIW_CONTWOW_FAIW_BF(enum adweno_stenciw_op vaw)
{
	wetuwn ((vaw) << A3XX_WB_STENCIW_CONTWOW_FAIW_BF__SHIFT) & A3XX_WB_STENCIW_CONTWOW_FAIW_BF__MASK;
}
#define A3XX_WB_STENCIW_CONTWOW_ZPASS_BF__MASK			0x1c000000
#define A3XX_WB_STENCIW_CONTWOW_ZPASS_BF__SHIFT			26
static inwine uint32_t A3XX_WB_STENCIW_CONTWOW_ZPASS_BF(enum adweno_stenciw_op vaw)
{
	wetuwn ((vaw) << A3XX_WB_STENCIW_CONTWOW_ZPASS_BF__SHIFT) & A3XX_WB_STENCIW_CONTWOW_ZPASS_BF__MASK;
}
#define A3XX_WB_STENCIW_CONTWOW_ZFAIW_BF__MASK			0xe0000000
#define A3XX_WB_STENCIW_CONTWOW_ZFAIW_BF__SHIFT			29
static inwine uint32_t A3XX_WB_STENCIW_CONTWOW_ZFAIW_BF(enum adweno_stenciw_op vaw)
{
	wetuwn ((vaw) << A3XX_WB_STENCIW_CONTWOW_ZFAIW_BF__SHIFT) & A3XX_WB_STENCIW_CONTWOW_ZFAIW_BF__MASK;
}

#define WEG_A3XX_WB_STENCIW_CWEAW				0x00002105

#define WEG_A3XX_WB_STENCIW_INFO				0x00002106
#define A3XX_WB_STENCIW_INFO_STENCIW_BASE__MASK			0xfffff800
#define A3XX_WB_STENCIW_INFO_STENCIW_BASE__SHIFT		11
static inwine uint32_t A3XX_WB_STENCIW_INFO_STENCIW_BASE(uint32_t vaw)
{
	wetuwn ((vaw >> 12) << A3XX_WB_STENCIW_INFO_STENCIW_BASE__SHIFT) & A3XX_WB_STENCIW_INFO_STENCIW_BASE__MASK;
}

#define WEG_A3XX_WB_STENCIW_PITCH				0x00002107
#define A3XX_WB_STENCIW_PITCH__MASK				0xffffffff
#define A3XX_WB_STENCIW_PITCH__SHIFT				0
static inwine uint32_t A3XX_WB_STENCIW_PITCH(uint32_t vaw)
{
	wetuwn ((vaw >> 3) << A3XX_WB_STENCIW_PITCH__SHIFT) & A3XX_WB_STENCIW_PITCH__MASK;
}

#define WEG_A3XX_WB_STENCIWWEFMASK				0x00002108
#define A3XX_WB_STENCIWWEFMASK_STENCIWWEF__MASK			0x000000ff
#define A3XX_WB_STENCIWWEFMASK_STENCIWWEF__SHIFT		0
static inwine uint32_t A3XX_WB_STENCIWWEFMASK_STENCIWWEF(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_WB_STENCIWWEFMASK_STENCIWWEF__SHIFT) & A3XX_WB_STENCIWWEFMASK_STENCIWWEF__MASK;
}
#define A3XX_WB_STENCIWWEFMASK_STENCIWMASK__MASK		0x0000ff00
#define A3XX_WB_STENCIWWEFMASK_STENCIWMASK__SHIFT		8
static inwine uint32_t A3XX_WB_STENCIWWEFMASK_STENCIWMASK(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_WB_STENCIWWEFMASK_STENCIWMASK__SHIFT) & A3XX_WB_STENCIWWEFMASK_STENCIWMASK__MASK;
}
#define A3XX_WB_STENCIWWEFMASK_STENCIWWWITEMASK__MASK		0x00ff0000
#define A3XX_WB_STENCIWWEFMASK_STENCIWWWITEMASK__SHIFT		16
static inwine uint32_t A3XX_WB_STENCIWWEFMASK_STENCIWWWITEMASK(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_WB_STENCIWWEFMASK_STENCIWWWITEMASK__SHIFT) & A3XX_WB_STENCIWWEFMASK_STENCIWWWITEMASK__MASK;
}

#define WEG_A3XX_WB_STENCIWWEFMASK_BF				0x00002109
#define A3XX_WB_STENCIWWEFMASK_BF_STENCIWWEF__MASK		0x000000ff
#define A3XX_WB_STENCIWWEFMASK_BF_STENCIWWEF__SHIFT		0
static inwine uint32_t A3XX_WB_STENCIWWEFMASK_BF_STENCIWWEF(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_WB_STENCIWWEFMASK_BF_STENCIWWEF__SHIFT) & A3XX_WB_STENCIWWEFMASK_BF_STENCIWWEF__MASK;
}
#define A3XX_WB_STENCIWWEFMASK_BF_STENCIWMASK__MASK		0x0000ff00
#define A3XX_WB_STENCIWWEFMASK_BF_STENCIWMASK__SHIFT		8
static inwine uint32_t A3XX_WB_STENCIWWEFMASK_BF_STENCIWMASK(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_WB_STENCIWWEFMASK_BF_STENCIWMASK__SHIFT) & A3XX_WB_STENCIWWEFMASK_BF_STENCIWMASK__MASK;
}
#define A3XX_WB_STENCIWWEFMASK_BF_STENCIWWWITEMASK__MASK	0x00ff0000
#define A3XX_WB_STENCIWWEFMASK_BF_STENCIWWWITEMASK__SHIFT	16
static inwine uint32_t A3XX_WB_STENCIWWEFMASK_BF_STENCIWWWITEMASK(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_WB_STENCIWWEFMASK_BF_STENCIWWWITEMASK__SHIFT) & A3XX_WB_STENCIWWEFMASK_BF_STENCIWWWITEMASK__MASK;
}

#define WEG_A3XX_WB_WWZ_VSC_CONTWOW				0x0000210c
#define A3XX_WB_WWZ_VSC_CONTWOW_BINNING_ENABWE			0x00000002

#define WEG_A3XX_WB_WINDOW_OFFSET				0x0000210e
#define A3XX_WB_WINDOW_OFFSET_X__MASK				0x0000ffff
#define A3XX_WB_WINDOW_OFFSET_X__SHIFT				0
static inwine uint32_t A3XX_WB_WINDOW_OFFSET_X(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_WB_WINDOW_OFFSET_X__SHIFT) & A3XX_WB_WINDOW_OFFSET_X__MASK;
}
#define A3XX_WB_WINDOW_OFFSET_Y__MASK				0xffff0000
#define A3XX_WB_WINDOW_OFFSET_Y__SHIFT				16
static inwine uint32_t A3XX_WB_WINDOW_OFFSET_Y(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_WB_WINDOW_OFFSET_Y__SHIFT) & A3XX_WB_WINDOW_OFFSET_Y__MASK;
}

#define WEG_A3XX_WB_SAMPWE_COUNT_CONTWOW			0x00002110
#define A3XX_WB_SAMPWE_COUNT_CONTWOW_WESET			0x00000001
#define A3XX_WB_SAMPWE_COUNT_CONTWOW_COPY			0x00000002

#define WEG_A3XX_WB_SAMPWE_COUNT_ADDW				0x00002111

#define WEG_A3XX_WB_Z_CWAMP_MIN					0x00002114

#define WEG_A3XX_WB_Z_CWAMP_MAX					0x00002115

#define WEG_A3XX_VGT_BIN_BASE					0x000021e1

#define WEG_A3XX_VGT_BIN_SIZE					0x000021e2

#define WEG_A3XX_PC_VSTWEAM_CONTWOW				0x000021e4
#define A3XX_PC_VSTWEAM_CONTWOW_SIZE__MASK			0x003f0000
#define A3XX_PC_VSTWEAM_CONTWOW_SIZE__SHIFT			16
static inwine uint32_t A3XX_PC_VSTWEAM_CONTWOW_SIZE(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_PC_VSTWEAM_CONTWOW_SIZE__SHIFT) & A3XX_PC_VSTWEAM_CONTWOW_SIZE__MASK;
}
#define A3XX_PC_VSTWEAM_CONTWOW_N__MASK				0x07c00000
#define A3XX_PC_VSTWEAM_CONTWOW_N__SHIFT			22
static inwine uint32_t A3XX_PC_VSTWEAM_CONTWOW_N(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_PC_VSTWEAM_CONTWOW_N__SHIFT) & A3XX_PC_VSTWEAM_CONTWOW_N__MASK;
}

#define WEG_A3XX_PC_VEWTEX_WEUSE_BWOCK_CNTW			0x000021ea

#define WEG_A3XX_PC_PWIM_VTX_CNTW				0x000021ec
#define A3XX_PC_PWIM_VTX_CNTW_STWIDE_IN_VPC__MASK		0x0000001f
#define A3XX_PC_PWIM_VTX_CNTW_STWIDE_IN_VPC__SHIFT		0
static inwine uint32_t A3XX_PC_PWIM_VTX_CNTW_STWIDE_IN_VPC(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_PC_PWIM_VTX_CNTW_STWIDE_IN_VPC__SHIFT) & A3XX_PC_PWIM_VTX_CNTW_STWIDE_IN_VPC__MASK;
}
#define A3XX_PC_PWIM_VTX_CNTW_POWYMODE_FWONT_PTYPE__MASK	0x000000e0
#define A3XX_PC_PWIM_VTX_CNTW_POWYMODE_FWONT_PTYPE__SHIFT	5
static inwine uint32_t A3XX_PC_PWIM_VTX_CNTW_POWYMODE_FWONT_PTYPE(enum adweno_pa_su_sc_dwaw vaw)
{
	wetuwn ((vaw) << A3XX_PC_PWIM_VTX_CNTW_POWYMODE_FWONT_PTYPE__SHIFT) & A3XX_PC_PWIM_VTX_CNTW_POWYMODE_FWONT_PTYPE__MASK;
}
#define A3XX_PC_PWIM_VTX_CNTW_POWYMODE_BACK_PTYPE__MASK		0x00000700
#define A3XX_PC_PWIM_VTX_CNTW_POWYMODE_BACK_PTYPE__SHIFT	8
static inwine uint32_t A3XX_PC_PWIM_VTX_CNTW_POWYMODE_BACK_PTYPE(enum adweno_pa_su_sc_dwaw vaw)
{
	wetuwn ((vaw) << A3XX_PC_PWIM_VTX_CNTW_POWYMODE_BACK_PTYPE__SHIFT) & A3XX_PC_PWIM_VTX_CNTW_POWYMODE_BACK_PTYPE__MASK;
}
#define A3XX_PC_PWIM_VTX_CNTW_POWYMODE_ENABWE			0x00001000
#define A3XX_PC_PWIM_VTX_CNTW_PWIMITIVE_WESTAWT			0x00100000
#define A3XX_PC_PWIM_VTX_CNTW_PWOVOKING_VTX_WAST		0x02000000
#define A3XX_PC_PWIM_VTX_CNTW_PSIZE				0x04000000

#define WEG_A3XX_PC_WESTAWT_INDEX				0x000021ed

#define WEG_A3XX_HWSQ_CONTWOW_0_WEG				0x00002200
#define A3XX_HWSQ_CONTWOW_0_WEG_FSTHWEADSIZE__MASK		0x00000030
#define A3XX_HWSQ_CONTWOW_0_WEG_FSTHWEADSIZE__SHIFT		4
static inwine uint32_t A3XX_HWSQ_CONTWOW_0_WEG_FSTHWEADSIZE(enum a3xx_thweadsize vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_CONTWOW_0_WEG_FSTHWEADSIZE__SHIFT) & A3XX_HWSQ_CONTWOW_0_WEG_FSTHWEADSIZE__MASK;
}
#define A3XX_HWSQ_CONTWOW_0_WEG_FSSUPEWTHWEADENABWE		0x00000040
#define A3XX_HWSQ_CONTWOW_0_WEG_COMPUTEMODE			0x00000100
#define A3XX_HWSQ_CONTWOW_0_WEG_SPSHADEWWESTAWT			0x00000200
#define A3XX_HWSQ_CONTWOW_0_WEG_WESEWVED2			0x00000400
#define A3XX_HWSQ_CONTWOW_0_WEG_CYCWETIMEOUTWIMITVPC__MASK	0x00fff000
#define A3XX_HWSQ_CONTWOW_0_WEG_CYCWETIMEOUTWIMITVPC__SHIFT	12
static inwine uint32_t A3XX_HWSQ_CONTWOW_0_WEG_CYCWETIMEOUTWIMITVPC(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_CONTWOW_0_WEG_CYCWETIMEOUTWIMITVPC__SHIFT) & A3XX_HWSQ_CONTWOW_0_WEG_CYCWETIMEOUTWIMITVPC__MASK;
}
#define A3XX_HWSQ_CONTWOW_0_WEG_FSONWYTEX			0x02000000
#define A3XX_HWSQ_CONTWOW_0_WEG_CHUNKDISABWE			0x04000000
#define A3XX_HWSQ_CONTWOW_0_WEG_CONSTMODE__MASK			0x08000000
#define A3XX_HWSQ_CONTWOW_0_WEG_CONSTMODE__SHIFT		27
static inwine uint32_t A3XX_HWSQ_CONTWOW_0_WEG_CONSTMODE(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_CONTWOW_0_WEG_CONSTMODE__SHIFT) & A3XX_HWSQ_CONTWOW_0_WEG_CONSTMODE__MASK;
}
#define A3XX_HWSQ_CONTWOW_0_WEG_WAZYUPDATEDISABWE		0x10000000
#define A3XX_HWSQ_CONTWOW_0_WEG_SPCONSTFUWWUPDATE		0x20000000
#define A3XX_HWSQ_CONTWOW_0_WEG_TPFUWWUPDATE			0x40000000
#define A3XX_HWSQ_CONTWOW_0_WEG_SINGWECONTEXT			0x80000000

#define WEG_A3XX_HWSQ_CONTWOW_1_WEG				0x00002201
#define A3XX_HWSQ_CONTWOW_1_WEG_VSTHWEADSIZE__MASK		0x000000c0
#define A3XX_HWSQ_CONTWOW_1_WEG_VSTHWEADSIZE__SHIFT		6
static inwine uint32_t A3XX_HWSQ_CONTWOW_1_WEG_VSTHWEADSIZE(enum a3xx_thweadsize vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_CONTWOW_1_WEG_VSTHWEADSIZE__SHIFT) & A3XX_HWSQ_CONTWOW_1_WEG_VSTHWEADSIZE__MASK;
}
#define A3XX_HWSQ_CONTWOW_1_WEG_VSSUPEWTHWEADENABWE		0x00000100
#define A3XX_HWSQ_CONTWOW_1_WEG_FWAGCOOWDXYWEGID__MASK		0x00ff0000
#define A3XX_HWSQ_CONTWOW_1_WEG_FWAGCOOWDXYWEGID__SHIFT		16
static inwine uint32_t A3XX_HWSQ_CONTWOW_1_WEG_FWAGCOOWDXYWEGID(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_CONTWOW_1_WEG_FWAGCOOWDXYWEGID__SHIFT) & A3XX_HWSQ_CONTWOW_1_WEG_FWAGCOOWDXYWEGID__MASK;
}
#define A3XX_HWSQ_CONTWOW_1_WEG_FWAGCOOWDZWWEGID__MASK		0xff000000
#define A3XX_HWSQ_CONTWOW_1_WEG_FWAGCOOWDZWWEGID__SHIFT		24
static inwine uint32_t A3XX_HWSQ_CONTWOW_1_WEG_FWAGCOOWDZWWEGID(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_CONTWOW_1_WEG_FWAGCOOWDZWWEGID__SHIFT) & A3XX_HWSQ_CONTWOW_1_WEG_FWAGCOOWDZWWEGID__MASK;
}

#define WEG_A3XX_HWSQ_CONTWOW_2_WEG				0x00002202
#define A3XX_HWSQ_CONTWOW_2_WEG_FACENESSWEGID__MASK		0x000003fc
#define A3XX_HWSQ_CONTWOW_2_WEG_FACENESSWEGID__SHIFT		2
static inwine uint32_t A3XX_HWSQ_CONTWOW_2_WEG_FACENESSWEGID(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_CONTWOW_2_WEG_FACENESSWEGID__SHIFT) & A3XX_HWSQ_CONTWOW_2_WEG_FACENESSWEGID__MASK;
}
#define A3XX_HWSQ_CONTWOW_2_WEG_COVVAWUEWEGID__MASK		0x03fc0000
#define A3XX_HWSQ_CONTWOW_2_WEG_COVVAWUEWEGID__SHIFT		18
static inwine uint32_t A3XX_HWSQ_CONTWOW_2_WEG_COVVAWUEWEGID(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_CONTWOW_2_WEG_COVVAWUEWEGID__SHIFT) & A3XX_HWSQ_CONTWOW_2_WEG_COVVAWUEWEGID__MASK;
}
#define A3XX_HWSQ_CONTWOW_2_WEG_PWIMAWWOCTHWESHOWD__MASK	0xfc000000
#define A3XX_HWSQ_CONTWOW_2_WEG_PWIMAWWOCTHWESHOWD__SHIFT	26
static inwine uint32_t A3XX_HWSQ_CONTWOW_2_WEG_PWIMAWWOCTHWESHOWD(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_CONTWOW_2_WEG_PWIMAWWOCTHWESHOWD__SHIFT) & A3XX_HWSQ_CONTWOW_2_WEG_PWIMAWWOCTHWESHOWD__MASK;
}

#define WEG_A3XX_HWSQ_CONTWOW_3_WEG				0x00002203
#define A3XX_HWSQ_CONTWOW_3_WEG_IJPEWSPCENTEWWEGID__MASK	0x000000ff
#define A3XX_HWSQ_CONTWOW_3_WEG_IJPEWSPCENTEWWEGID__SHIFT	0
static inwine uint32_t A3XX_HWSQ_CONTWOW_3_WEG_IJPEWSPCENTEWWEGID(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_CONTWOW_3_WEG_IJPEWSPCENTEWWEGID__SHIFT) & A3XX_HWSQ_CONTWOW_3_WEG_IJPEWSPCENTEWWEGID__MASK;
}
#define A3XX_HWSQ_CONTWOW_3_WEG_IJNONPEWSPCENTEWWEGID__MASK	0x0000ff00
#define A3XX_HWSQ_CONTWOW_3_WEG_IJNONPEWSPCENTEWWEGID__SHIFT	8
static inwine uint32_t A3XX_HWSQ_CONTWOW_3_WEG_IJNONPEWSPCENTEWWEGID(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_CONTWOW_3_WEG_IJNONPEWSPCENTEWWEGID__SHIFT) & A3XX_HWSQ_CONTWOW_3_WEG_IJNONPEWSPCENTEWWEGID__MASK;
}
#define A3XX_HWSQ_CONTWOW_3_WEG_IJPEWSPCENTWOIDWEGID__MASK	0x00ff0000
#define A3XX_HWSQ_CONTWOW_3_WEG_IJPEWSPCENTWOIDWEGID__SHIFT	16
static inwine uint32_t A3XX_HWSQ_CONTWOW_3_WEG_IJPEWSPCENTWOIDWEGID(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_CONTWOW_3_WEG_IJPEWSPCENTWOIDWEGID__SHIFT) & A3XX_HWSQ_CONTWOW_3_WEG_IJPEWSPCENTWOIDWEGID__MASK;
}
#define A3XX_HWSQ_CONTWOW_3_WEG_IJNONPEWSPCENTWOIDWEGID__MASK	0xff000000
#define A3XX_HWSQ_CONTWOW_3_WEG_IJNONPEWSPCENTWOIDWEGID__SHIFT	24
static inwine uint32_t A3XX_HWSQ_CONTWOW_3_WEG_IJNONPEWSPCENTWOIDWEGID(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_CONTWOW_3_WEG_IJNONPEWSPCENTWOIDWEGID__SHIFT) & A3XX_HWSQ_CONTWOW_3_WEG_IJNONPEWSPCENTWOIDWEGID__MASK;
}

#define WEG_A3XX_HWSQ_VS_CONTWOW_WEG				0x00002204
#define A3XX_HWSQ_VS_CONTWOW_WEG_CONSTWENGTH__MASK		0x000003ff
#define A3XX_HWSQ_VS_CONTWOW_WEG_CONSTWENGTH__SHIFT		0
static inwine uint32_t A3XX_HWSQ_VS_CONTWOW_WEG_CONSTWENGTH(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_VS_CONTWOW_WEG_CONSTWENGTH__SHIFT) & A3XX_HWSQ_VS_CONTWOW_WEG_CONSTWENGTH__MASK;
}
#define A3XX_HWSQ_VS_CONTWOW_WEG_CONSTSTAWTOFFSET__MASK		0x001ff000
#define A3XX_HWSQ_VS_CONTWOW_WEG_CONSTSTAWTOFFSET__SHIFT	12
static inwine uint32_t A3XX_HWSQ_VS_CONTWOW_WEG_CONSTSTAWTOFFSET(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_VS_CONTWOW_WEG_CONSTSTAWTOFFSET__SHIFT) & A3XX_HWSQ_VS_CONTWOW_WEG_CONSTSTAWTOFFSET__MASK;
}
#define A3XX_HWSQ_VS_CONTWOW_WEG_INSTWWENGTH__MASK		0xff000000
#define A3XX_HWSQ_VS_CONTWOW_WEG_INSTWWENGTH__SHIFT		24
static inwine uint32_t A3XX_HWSQ_VS_CONTWOW_WEG_INSTWWENGTH(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_VS_CONTWOW_WEG_INSTWWENGTH__SHIFT) & A3XX_HWSQ_VS_CONTWOW_WEG_INSTWWENGTH__MASK;
}

#define WEG_A3XX_HWSQ_FS_CONTWOW_WEG				0x00002205
#define A3XX_HWSQ_FS_CONTWOW_WEG_CONSTWENGTH__MASK		0x000003ff
#define A3XX_HWSQ_FS_CONTWOW_WEG_CONSTWENGTH__SHIFT		0
static inwine uint32_t A3XX_HWSQ_FS_CONTWOW_WEG_CONSTWENGTH(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_FS_CONTWOW_WEG_CONSTWENGTH__SHIFT) & A3XX_HWSQ_FS_CONTWOW_WEG_CONSTWENGTH__MASK;
}
#define A3XX_HWSQ_FS_CONTWOW_WEG_CONSTSTAWTOFFSET__MASK		0x001ff000
#define A3XX_HWSQ_FS_CONTWOW_WEG_CONSTSTAWTOFFSET__SHIFT	12
static inwine uint32_t A3XX_HWSQ_FS_CONTWOW_WEG_CONSTSTAWTOFFSET(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_FS_CONTWOW_WEG_CONSTSTAWTOFFSET__SHIFT) & A3XX_HWSQ_FS_CONTWOW_WEG_CONSTSTAWTOFFSET__MASK;
}
#define A3XX_HWSQ_FS_CONTWOW_WEG_INSTWWENGTH__MASK		0xff000000
#define A3XX_HWSQ_FS_CONTWOW_WEG_INSTWWENGTH__SHIFT		24
static inwine uint32_t A3XX_HWSQ_FS_CONTWOW_WEG_INSTWWENGTH(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_FS_CONTWOW_WEG_INSTWWENGTH__SHIFT) & A3XX_HWSQ_FS_CONTWOW_WEG_INSTWWENGTH__MASK;
}

#define WEG_A3XX_HWSQ_CONST_VSPWESV_WANGE_WEG			0x00002206
#define A3XX_HWSQ_CONST_VSPWESV_WANGE_WEG_STAWTENTWY__MASK	0x000001ff
#define A3XX_HWSQ_CONST_VSPWESV_WANGE_WEG_STAWTENTWY__SHIFT	0
static inwine uint32_t A3XX_HWSQ_CONST_VSPWESV_WANGE_WEG_STAWTENTWY(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_CONST_VSPWESV_WANGE_WEG_STAWTENTWY__SHIFT) & A3XX_HWSQ_CONST_VSPWESV_WANGE_WEG_STAWTENTWY__MASK;
}
#define A3XX_HWSQ_CONST_VSPWESV_WANGE_WEG_ENDENTWY__MASK	0x01ff0000
#define A3XX_HWSQ_CONST_VSPWESV_WANGE_WEG_ENDENTWY__SHIFT	16
static inwine uint32_t A3XX_HWSQ_CONST_VSPWESV_WANGE_WEG_ENDENTWY(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_CONST_VSPWESV_WANGE_WEG_ENDENTWY__SHIFT) & A3XX_HWSQ_CONST_VSPWESV_WANGE_WEG_ENDENTWY__MASK;
}

#define WEG_A3XX_HWSQ_CONST_FSPWESV_WANGE_WEG			0x00002207
#define A3XX_HWSQ_CONST_FSPWESV_WANGE_WEG_STAWTENTWY__MASK	0x000001ff
#define A3XX_HWSQ_CONST_FSPWESV_WANGE_WEG_STAWTENTWY__SHIFT	0
static inwine uint32_t A3XX_HWSQ_CONST_FSPWESV_WANGE_WEG_STAWTENTWY(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_CONST_FSPWESV_WANGE_WEG_STAWTENTWY__SHIFT) & A3XX_HWSQ_CONST_FSPWESV_WANGE_WEG_STAWTENTWY__MASK;
}
#define A3XX_HWSQ_CONST_FSPWESV_WANGE_WEG_ENDENTWY__MASK	0x01ff0000
#define A3XX_HWSQ_CONST_FSPWESV_WANGE_WEG_ENDENTWY__SHIFT	16
static inwine uint32_t A3XX_HWSQ_CONST_FSPWESV_WANGE_WEG_ENDENTWY(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_CONST_FSPWESV_WANGE_WEG_ENDENTWY__SHIFT) & A3XX_HWSQ_CONST_FSPWESV_WANGE_WEG_ENDENTWY__MASK;
}

#define WEG_A3XX_HWSQ_CW_NDWANGE_0_WEG				0x0000220a
#define A3XX_HWSQ_CW_NDWANGE_0_WEG_WOWKDIM__MASK		0x00000003
#define A3XX_HWSQ_CW_NDWANGE_0_WEG_WOWKDIM__SHIFT		0
static inwine uint32_t A3XX_HWSQ_CW_NDWANGE_0_WEG_WOWKDIM(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_CW_NDWANGE_0_WEG_WOWKDIM__SHIFT) & A3XX_HWSQ_CW_NDWANGE_0_WEG_WOWKDIM__MASK;
}
#define A3XX_HWSQ_CW_NDWANGE_0_WEG_WOCAWSIZE0__MASK		0x00000ffc
#define A3XX_HWSQ_CW_NDWANGE_0_WEG_WOCAWSIZE0__SHIFT		2
static inwine uint32_t A3XX_HWSQ_CW_NDWANGE_0_WEG_WOCAWSIZE0(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_CW_NDWANGE_0_WEG_WOCAWSIZE0__SHIFT) & A3XX_HWSQ_CW_NDWANGE_0_WEG_WOCAWSIZE0__MASK;
}
#define A3XX_HWSQ_CW_NDWANGE_0_WEG_WOCAWSIZE1__MASK		0x003ff000
#define A3XX_HWSQ_CW_NDWANGE_0_WEG_WOCAWSIZE1__SHIFT		12
static inwine uint32_t A3XX_HWSQ_CW_NDWANGE_0_WEG_WOCAWSIZE1(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_CW_NDWANGE_0_WEG_WOCAWSIZE1__SHIFT) & A3XX_HWSQ_CW_NDWANGE_0_WEG_WOCAWSIZE1__MASK;
}
#define A3XX_HWSQ_CW_NDWANGE_0_WEG_WOCAWSIZE2__MASK		0xffc00000
#define A3XX_HWSQ_CW_NDWANGE_0_WEG_WOCAWSIZE2__SHIFT		22
static inwine uint32_t A3XX_HWSQ_CW_NDWANGE_0_WEG_WOCAWSIZE2(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_HWSQ_CW_NDWANGE_0_WEG_WOCAWSIZE2__SHIFT) & A3XX_HWSQ_CW_NDWANGE_0_WEG_WOCAWSIZE2__MASK;
}

static inwine uint32_t WEG_A3XX_HWSQ_CW_GWOBAW_WOWK(uint32_t i0) { wetuwn 0x0000220b + 0x2*i0; }

static inwine uint32_t WEG_A3XX_HWSQ_CW_GWOBAW_WOWK_SIZE(uint32_t i0) { wetuwn 0x0000220b + 0x2*i0; }

static inwine uint32_t WEG_A3XX_HWSQ_CW_GWOBAW_WOWK_OFFSET(uint32_t i0) { wetuwn 0x0000220c + 0x2*i0; }

#define WEG_A3XX_HWSQ_CW_CONTWOW_0_WEG				0x00002211

#define WEG_A3XX_HWSQ_CW_CONTWOW_1_WEG				0x00002212

#define WEG_A3XX_HWSQ_CW_KEWNEW_CONST_WEG			0x00002214

static inwine uint32_t WEG_A3XX_HWSQ_CW_KEWNEW_GWOUP(uint32_t i0) { wetuwn 0x00002215 + 0x1*i0; }

static inwine uint32_t WEG_A3XX_HWSQ_CW_KEWNEW_GWOUP_WATIO(uint32_t i0) { wetuwn 0x00002215 + 0x1*i0; }

#define WEG_A3XX_HWSQ_CW_KEWNEW_GWOUP_Y_WEG			0x00002216

#define WEG_A3XX_HWSQ_CW_KEWNEW_GWOUP_Z_WEG			0x00002217

#define WEG_A3XX_HWSQ_CW_WG_OFFSET_WEG				0x0000221a

#define WEG_A3XX_VFD_CONTWOW_0					0x00002240
#define A3XX_VFD_CONTWOW_0_TOTAWATTWTOVS__MASK			0x0003ffff
#define A3XX_VFD_CONTWOW_0_TOTAWATTWTOVS__SHIFT			0
static inwine uint32_t A3XX_VFD_CONTWOW_0_TOTAWATTWTOVS(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VFD_CONTWOW_0_TOTAWATTWTOVS__SHIFT) & A3XX_VFD_CONTWOW_0_TOTAWATTWTOVS__MASK;
}
#define A3XX_VFD_CONTWOW_0_PACKETSIZE__MASK			0x003c0000
#define A3XX_VFD_CONTWOW_0_PACKETSIZE__SHIFT			18
static inwine uint32_t A3XX_VFD_CONTWOW_0_PACKETSIZE(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VFD_CONTWOW_0_PACKETSIZE__SHIFT) & A3XX_VFD_CONTWOW_0_PACKETSIZE__MASK;
}
#define A3XX_VFD_CONTWOW_0_STWMDECINSTWCNT__MASK		0x07c00000
#define A3XX_VFD_CONTWOW_0_STWMDECINSTWCNT__SHIFT		22
static inwine uint32_t A3XX_VFD_CONTWOW_0_STWMDECINSTWCNT(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VFD_CONTWOW_0_STWMDECINSTWCNT__SHIFT) & A3XX_VFD_CONTWOW_0_STWMDECINSTWCNT__MASK;
}
#define A3XX_VFD_CONTWOW_0_STWMFETCHINSTWCNT__MASK		0xf8000000
#define A3XX_VFD_CONTWOW_0_STWMFETCHINSTWCNT__SHIFT		27
static inwine uint32_t A3XX_VFD_CONTWOW_0_STWMFETCHINSTWCNT(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VFD_CONTWOW_0_STWMFETCHINSTWCNT__SHIFT) & A3XX_VFD_CONTWOW_0_STWMFETCHINSTWCNT__MASK;
}

#define WEG_A3XX_VFD_CONTWOW_1					0x00002241
#define A3XX_VFD_CONTWOW_1_MAXSTOWAGE__MASK			0x0000000f
#define A3XX_VFD_CONTWOW_1_MAXSTOWAGE__SHIFT			0
static inwine uint32_t A3XX_VFD_CONTWOW_1_MAXSTOWAGE(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VFD_CONTWOW_1_MAXSTOWAGE__SHIFT) & A3XX_VFD_CONTWOW_1_MAXSTOWAGE__MASK;
}
#define A3XX_VFD_CONTWOW_1_MAXTHWESHOWD__MASK			0x000000f0
#define A3XX_VFD_CONTWOW_1_MAXTHWESHOWD__SHIFT			4
static inwine uint32_t A3XX_VFD_CONTWOW_1_MAXTHWESHOWD(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VFD_CONTWOW_1_MAXTHWESHOWD__SHIFT) & A3XX_VFD_CONTWOW_1_MAXTHWESHOWD__MASK;
}
#define A3XX_VFD_CONTWOW_1_MINTHWESHOWD__MASK			0x00000f00
#define A3XX_VFD_CONTWOW_1_MINTHWESHOWD__SHIFT			8
static inwine uint32_t A3XX_VFD_CONTWOW_1_MINTHWESHOWD(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VFD_CONTWOW_1_MINTHWESHOWD__SHIFT) & A3XX_VFD_CONTWOW_1_MINTHWESHOWD__MASK;
}
#define A3XX_VFD_CONTWOW_1_WEGID4VTX__MASK			0x00ff0000
#define A3XX_VFD_CONTWOW_1_WEGID4VTX__SHIFT			16
static inwine uint32_t A3XX_VFD_CONTWOW_1_WEGID4VTX(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VFD_CONTWOW_1_WEGID4VTX__SHIFT) & A3XX_VFD_CONTWOW_1_WEGID4VTX__MASK;
}
#define A3XX_VFD_CONTWOW_1_WEGID4INST__MASK			0xff000000
#define A3XX_VFD_CONTWOW_1_WEGID4INST__SHIFT			24
static inwine uint32_t A3XX_VFD_CONTWOW_1_WEGID4INST(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VFD_CONTWOW_1_WEGID4INST__SHIFT) & A3XX_VFD_CONTWOW_1_WEGID4INST__MASK;
}

#define WEG_A3XX_VFD_INDEX_MIN					0x00002242

#define WEG_A3XX_VFD_INDEX_MAX					0x00002243

#define WEG_A3XX_VFD_INSTANCEID_OFFSET				0x00002244

#define WEG_A3XX_VFD_INDEX_OFFSET				0x00002245

static inwine uint32_t WEG_A3XX_VFD_FETCH(uint32_t i0) { wetuwn 0x00002246 + 0x2*i0; }

static inwine uint32_t WEG_A3XX_VFD_FETCH_INSTW_0(uint32_t i0) { wetuwn 0x00002246 + 0x2*i0; }
#define A3XX_VFD_FETCH_INSTW_0_FETCHSIZE__MASK			0x0000007f
#define A3XX_VFD_FETCH_INSTW_0_FETCHSIZE__SHIFT			0
static inwine uint32_t A3XX_VFD_FETCH_INSTW_0_FETCHSIZE(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VFD_FETCH_INSTW_0_FETCHSIZE__SHIFT) & A3XX_VFD_FETCH_INSTW_0_FETCHSIZE__MASK;
}
#define A3XX_VFD_FETCH_INSTW_0_BUFSTWIDE__MASK			0x0000ff80
#define A3XX_VFD_FETCH_INSTW_0_BUFSTWIDE__SHIFT			7
static inwine uint32_t A3XX_VFD_FETCH_INSTW_0_BUFSTWIDE(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VFD_FETCH_INSTW_0_BUFSTWIDE__SHIFT) & A3XX_VFD_FETCH_INSTW_0_BUFSTWIDE__MASK;
}
#define A3XX_VFD_FETCH_INSTW_0_INSTANCED			0x00010000
#define A3XX_VFD_FETCH_INSTW_0_SWITCHNEXT			0x00020000
#define A3XX_VFD_FETCH_INSTW_0_INDEXCODE__MASK			0x00fc0000
#define A3XX_VFD_FETCH_INSTW_0_INDEXCODE__SHIFT			18
static inwine uint32_t A3XX_VFD_FETCH_INSTW_0_INDEXCODE(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VFD_FETCH_INSTW_0_INDEXCODE__SHIFT) & A3XX_VFD_FETCH_INSTW_0_INDEXCODE__MASK;
}
#define A3XX_VFD_FETCH_INSTW_0_STEPWATE__MASK			0xff000000
#define A3XX_VFD_FETCH_INSTW_0_STEPWATE__SHIFT			24
static inwine uint32_t A3XX_VFD_FETCH_INSTW_0_STEPWATE(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VFD_FETCH_INSTW_0_STEPWATE__SHIFT) & A3XX_VFD_FETCH_INSTW_0_STEPWATE__MASK;
}

static inwine uint32_t WEG_A3XX_VFD_FETCH_INSTW_1(uint32_t i0) { wetuwn 0x00002247 + 0x2*i0; }

static inwine uint32_t WEG_A3XX_VFD_DECODE(uint32_t i0) { wetuwn 0x00002266 + 0x1*i0; }

static inwine uint32_t WEG_A3XX_VFD_DECODE_INSTW(uint32_t i0) { wetuwn 0x00002266 + 0x1*i0; }
#define A3XX_VFD_DECODE_INSTW_WWITEMASK__MASK			0x0000000f
#define A3XX_VFD_DECODE_INSTW_WWITEMASK__SHIFT			0
static inwine uint32_t A3XX_VFD_DECODE_INSTW_WWITEMASK(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VFD_DECODE_INSTW_WWITEMASK__SHIFT) & A3XX_VFD_DECODE_INSTW_WWITEMASK__MASK;
}
#define A3XX_VFD_DECODE_INSTW_CONSTFIWW				0x00000010
#define A3XX_VFD_DECODE_INSTW_FOWMAT__MASK			0x00000fc0
#define A3XX_VFD_DECODE_INSTW_FOWMAT__SHIFT			6
static inwine uint32_t A3XX_VFD_DECODE_INSTW_FOWMAT(enum a3xx_vtx_fmt vaw)
{
	wetuwn ((vaw) << A3XX_VFD_DECODE_INSTW_FOWMAT__SHIFT) & A3XX_VFD_DECODE_INSTW_FOWMAT__MASK;
}
#define A3XX_VFD_DECODE_INSTW_WEGID__MASK			0x000ff000
#define A3XX_VFD_DECODE_INSTW_WEGID__SHIFT			12
static inwine uint32_t A3XX_VFD_DECODE_INSTW_WEGID(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VFD_DECODE_INSTW_WEGID__SHIFT) & A3XX_VFD_DECODE_INSTW_WEGID__MASK;
}
#define A3XX_VFD_DECODE_INSTW_INT				0x00100000
#define A3XX_VFD_DECODE_INSTW_SWAP__MASK			0x00c00000
#define A3XX_VFD_DECODE_INSTW_SWAP__SHIFT			22
static inwine uint32_t A3XX_VFD_DECODE_INSTW_SWAP(enum a3xx_cowow_swap vaw)
{
	wetuwn ((vaw) << A3XX_VFD_DECODE_INSTW_SWAP__SHIFT) & A3XX_VFD_DECODE_INSTW_SWAP__MASK;
}
#define A3XX_VFD_DECODE_INSTW_SHIFTCNT__MASK			0x1f000000
#define A3XX_VFD_DECODE_INSTW_SHIFTCNT__SHIFT			24
static inwine uint32_t A3XX_VFD_DECODE_INSTW_SHIFTCNT(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VFD_DECODE_INSTW_SHIFTCNT__SHIFT) & A3XX_VFD_DECODE_INSTW_SHIFTCNT__MASK;
}
#define A3XX_VFD_DECODE_INSTW_WASTCOMPVAWID			0x20000000
#define A3XX_VFD_DECODE_INSTW_SWITCHNEXT			0x40000000

#define WEG_A3XX_VFD_VS_THWEADING_THWESHOWD			0x0000227e
#define A3XX_VFD_VS_THWEADING_THWESHOWD_WEGID_THWESHOWD__MASK	0x0000000f
#define A3XX_VFD_VS_THWEADING_THWESHOWD_WEGID_THWESHOWD__SHIFT	0
static inwine uint32_t A3XX_VFD_VS_THWEADING_THWESHOWD_WEGID_THWESHOWD(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VFD_VS_THWEADING_THWESHOWD_WEGID_THWESHOWD__SHIFT) & A3XX_VFD_VS_THWEADING_THWESHOWD_WEGID_THWESHOWD__MASK;
}
#define A3XX_VFD_VS_THWEADING_THWESHOWD_WEGID_VTXCNT__MASK	0x0000ff00
#define A3XX_VFD_VS_THWEADING_THWESHOWD_WEGID_VTXCNT__SHIFT	8
static inwine uint32_t A3XX_VFD_VS_THWEADING_THWESHOWD_WEGID_VTXCNT(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VFD_VS_THWEADING_THWESHOWD_WEGID_VTXCNT__SHIFT) & A3XX_VFD_VS_THWEADING_THWESHOWD_WEGID_VTXCNT__MASK;
}

#define WEG_A3XX_VPC_ATTW					0x00002280
#define A3XX_VPC_ATTW_TOTAWATTW__MASK				0x000001ff
#define A3XX_VPC_ATTW_TOTAWATTW__SHIFT				0
static inwine uint32_t A3XX_VPC_ATTW_TOTAWATTW(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VPC_ATTW_TOTAWATTW__SHIFT) & A3XX_VPC_ATTW_TOTAWATTW__MASK;
}
#define A3XX_VPC_ATTW_PSIZE					0x00000200
#define A3XX_VPC_ATTW_THWDASSIGN__MASK				0x0ffff000
#define A3XX_VPC_ATTW_THWDASSIGN__SHIFT				12
static inwine uint32_t A3XX_VPC_ATTW_THWDASSIGN(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VPC_ATTW_THWDASSIGN__SHIFT) & A3XX_VPC_ATTW_THWDASSIGN__MASK;
}
#define A3XX_VPC_ATTW_WMSIZE__MASK				0xf0000000
#define A3XX_VPC_ATTW_WMSIZE__SHIFT				28
static inwine uint32_t A3XX_VPC_ATTW_WMSIZE(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VPC_ATTW_WMSIZE__SHIFT) & A3XX_VPC_ATTW_WMSIZE__MASK;
}

#define WEG_A3XX_VPC_PACK					0x00002281
#define A3XX_VPC_PACK_NUMFPNONPOSVAW__MASK			0x0000ff00
#define A3XX_VPC_PACK_NUMFPNONPOSVAW__SHIFT			8
static inwine uint32_t A3XX_VPC_PACK_NUMFPNONPOSVAW(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VPC_PACK_NUMFPNONPOSVAW__SHIFT) & A3XX_VPC_PACK_NUMFPNONPOSVAW__MASK;
}
#define A3XX_VPC_PACK_NUMNONPOSVSVAW__MASK			0x00ff0000
#define A3XX_VPC_PACK_NUMNONPOSVSVAW__SHIFT			16
static inwine uint32_t A3XX_VPC_PACK_NUMNONPOSVSVAW(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VPC_PACK_NUMNONPOSVSVAW__SHIFT) & A3XX_VPC_PACK_NUMNONPOSVSVAW__MASK;
}

static inwine uint32_t WEG_A3XX_VPC_VAWYING_INTEWP(uint32_t i0) { wetuwn 0x00002282 + 0x1*i0; }

static inwine uint32_t WEG_A3XX_VPC_VAWYING_INTEWP_MODE(uint32_t i0) { wetuwn 0x00002282 + 0x1*i0; }
#define A3XX_VPC_VAWYING_INTEWP_MODE_C0__MASK			0x00000003
#define A3XX_VPC_VAWYING_INTEWP_MODE_C0__SHIFT			0
static inwine uint32_t A3XX_VPC_VAWYING_INTEWP_MODE_C0(enum a3xx_intp_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_INTEWP_MODE_C0__SHIFT) & A3XX_VPC_VAWYING_INTEWP_MODE_C0__MASK;
}
#define A3XX_VPC_VAWYING_INTEWP_MODE_C1__MASK			0x0000000c
#define A3XX_VPC_VAWYING_INTEWP_MODE_C1__SHIFT			2
static inwine uint32_t A3XX_VPC_VAWYING_INTEWP_MODE_C1(enum a3xx_intp_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_INTEWP_MODE_C1__SHIFT) & A3XX_VPC_VAWYING_INTEWP_MODE_C1__MASK;
}
#define A3XX_VPC_VAWYING_INTEWP_MODE_C2__MASK			0x00000030
#define A3XX_VPC_VAWYING_INTEWP_MODE_C2__SHIFT			4
static inwine uint32_t A3XX_VPC_VAWYING_INTEWP_MODE_C2(enum a3xx_intp_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_INTEWP_MODE_C2__SHIFT) & A3XX_VPC_VAWYING_INTEWP_MODE_C2__MASK;
}
#define A3XX_VPC_VAWYING_INTEWP_MODE_C3__MASK			0x000000c0
#define A3XX_VPC_VAWYING_INTEWP_MODE_C3__SHIFT			6
static inwine uint32_t A3XX_VPC_VAWYING_INTEWP_MODE_C3(enum a3xx_intp_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_INTEWP_MODE_C3__SHIFT) & A3XX_VPC_VAWYING_INTEWP_MODE_C3__MASK;
}
#define A3XX_VPC_VAWYING_INTEWP_MODE_C4__MASK			0x00000300
#define A3XX_VPC_VAWYING_INTEWP_MODE_C4__SHIFT			8
static inwine uint32_t A3XX_VPC_VAWYING_INTEWP_MODE_C4(enum a3xx_intp_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_INTEWP_MODE_C4__SHIFT) & A3XX_VPC_VAWYING_INTEWP_MODE_C4__MASK;
}
#define A3XX_VPC_VAWYING_INTEWP_MODE_C5__MASK			0x00000c00
#define A3XX_VPC_VAWYING_INTEWP_MODE_C5__SHIFT			10
static inwine uint32_t A3XX_VPC_VAWYING_INTEWP_MODE_C5(enum a3xx_intp_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_INTEWP_MODE_C5__SHIFT) & A3XX_VPC_VAWYING_INTEWP_MODE_C5__MASK;
}
#define A3XX_VPC_VAWYING_INTEWP_MODE_C6__MASK			0x00003000
#define A3XX_VPC_VAWYING_INTEWP_MODE_C6__SHIFT			12
static inwine uint32_t A3XX_VPC_VAWYING_INTEWP_MODE_C6(enum a3xx_intp_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_INTEWP_MODE_C6__SHIFT) & A3XX_VPC_VAWYING_INTEWP_MODE_C6__MASK;
}
#define A3XX_VPC_VAWYING_INTEWP_MODE_C7__MASK			0x0000c000
#define A3XX_VPC_VAWYING_INTEWP_MODE_C7__SHIFT			14
static inwine uint32_t A3XX_VPC_VAWYING_INTEWP_MODE_C7(enum a3xx_intp_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_INTEWP_MODE_C7__SHIFT) & A3XX_VPC_VAWYING_INTEWP_MODE_C7__MASK;
}
#define A3XX_VPC_VAWYING_INTEWP_MODE_C8__MASK			0x00030000
#define A3XX_VPC_VAWYING_INTEWP_MODE_C8__SHIFT			16
static inwine uint32_t A3XX_VPC_VAWYING_INTEWP_MODE_C8(enum a3xx_intp_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_INTEWP_MODE_C8__SHIFT) & A3XX_VPC_VAWYING_INTEWP_MODE_C8__MASK;
}
#define A3XX_VPC_VAWYING_INTEWP_MODE_C9__MASK			0x000c0000
#define A3XX_VPC_VAWYING_INTEWP_MODE_C9__SHIFT			18
static inwine uint32_t A3XX_VPC_VAWYING_INTEWP_MODE_C9(enum a3xx_intp_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_INTEWP_MODE_C9__SHIFT) & A3XX_VPC_VAWYING_INTEWP_MODE_C9__MASK;
}
#define A3XX_VPC_VAWYING_INTEWP_MODE_CA__MASK			0x00300000
#define A3XX_VPC_VAWYING_INTEWP_MODE_CA__SHIFT			20
static inwine uint32_t A3XX_VPC_VAWYING_INTEWP_MODE_CA(enum a3xx_intp_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_INTEWP_MODE_CA__SHIFT) & A3XX_VPC_VAWYING_INTEWP_MODE_CA__MASK;
}
#define A3XX_VPC_VAWYING_INTEWP_MODE_CB__MASK			0x00c00000
#define A3XX_VPC_VAWYING_INTEWP_MODE_CB__SHIFT			22
static inwine uint32_t A3XX_VPC_VAWYING_INTEWP_MODE_CB(enum a3xx_intp_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_INTEWP_MODE_CB__SHIFT) & A3XX_VPC_VAWYING_INTEWP_MODE_CB__MASK;
}
#define A3XX_VPC_VAWYING_INTEWP_MODE_CC__MASK			0x03000000
#define A3XX_VPC_VAWYING_INTEWP_MODE_CC__SHIFT			24
static inwine uint32_t A3XX_VPC_VAWYING_INTEWP_MODE_CC(enum a3xx_intp_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_INTEWP_MODE_CC__SHIFT) & A3XX_VPC_VAWYING_INTEWP_MODE_CC__MASK;
}
#define A3XX_VPC_VAWYING_INTEWP_MODE_CD__MASK			0x0c000000
#define A3XX_VPC_VAWYING_INTEWP_MODE_CD__SHIFT			26
static inwine uint32_t A3XX_VPC_VAWYING_INTEWP_MODE_CD(enum a3xx_intp_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_INTEWP_MODE_CD__SHIFT) & A3XX_VPC_VAWYING_INTEWP_MODE_CD__MASK;
}
#define A3XX_VPC_VAWYING_INTEWP_MODE_CE__MASK			0x30000000
#define A3XX_VPC_VAWYING_INTEWP_MODE_CE__SHIFT			28
static inwine uint32_t A3XX_VPC_VAWYING_INTEWP_MODE_CE(enum a3xx_intp_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_INTEWP_MODE_CE__SHIFT) & A3XX_VPC_VAWYING_INTEWP_MODE_CE__MASK;
}
#define A3XX_VPC_VAWYING_INTEWP_MODE_CF__MASK			0xc0000000
#define A3XX_VPC_VAWYING_INTEWP_MODE_CF__SHIFT			30
static inwine uint32_t A3XX_VPC_VAWYING_INTEWP_MODE_CF(enum a3xx_intp_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_INTEWP_MODE_CF__SHIFT) & A3XX_VPC_VAWYING_INTEWP_MODE_CF__MASK;
}

static inwine uint32_t WEG_A3XX_VPC_VAWYING_PS_WEPW(uint32_t i0) { wetuwn 0x00002286 + 0x1*i0; }

static inwine uint32_t WEG_A3XX_VPC_VAWYING_PS_WEPW_MODE(uint32_t i0) { wetuwn 0x00002286 + 0x1*i0; }
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_C0__MASK			0x00000003
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_C0__SHIFT			0
static inwine uint32_t A3XX_VPC_VAWYING_PS_WEPW_MODE_C0(enum a3xx_wepw_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_PS_WEPW_MODE_C0__SHIFT) & A3XX_VPC_VAWYING_PS_WEPW_MODE_C0__MASK;
}
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_C1__MASK			0x0000000c
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_C1__SHIFT			2
static inwine uint32_t A3XX_VPC_VAWYING_PS_WEPW_MODE_C1(enum a3xx_wepw_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_PS_WEPW_MODE_C1__SHIFT) & A3XX_VPC_VAWYING_PS_WEPW_MODE_C1__MASK;
}
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_C2__MASK			0x00000030
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_C2__SHIFT			4
static inwine uint32_t A3XX_VPC_VAWYING_PS_WEPW_MODE_C2(enum a3xx_wepw_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_PS_WEPW_MODE_C2__SHIFT) & A3XX_VPC_VAWYING_PS_WEPW_MODE_C2__MASK;
}
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_C3__MASK			0x000000c0
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_C3__SHIFT			6
static inwine uint32_t A3XX_VPC_VAWYING_PS_WEPW_MODE_C3(enum a3xx_wepw_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_PS_WEPW_MODE_C3__SHIFT) & A3XX_VPC_VAWYING_PS_WEPW_MODE_C3__MASK;
}
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_C4__MASK			0x00000300
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_C4__SHIFT			8
static inwine uint32_t A3XX_VPC_VAWYING_PS_WEPW_MODE_C4(enum a3xx_wepw_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_PS_WEPW_MODE_C4__SHIFT) & A3XX_VPC_VAWYING_PS_WEPW_MODE_C4__MASK;
}
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_C5__MASK			0x00000c00
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_C5__SHIFT			10
static inwine uint32_t A3XX_VPC_VAWYING_PS_WEPW_MODE_C5(enum a3xx_wepw_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_PS_WEPW_MODE_C5__SHIFT) & A3XX_VPC_VAWYING_PS_WEPW_MODE_C5__MASK;
}
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_C6__MASK			0x00003000
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_C6__SHIFT			12
static inwine uint32_t A3XX_VPC_VAWYING_PS_WEPW_MODE_C6(enum a3xx_wepw_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_PS_WEPW_MODE_C6__SHIFT) & A3XX_VPC_VAWYING_PS_WEPW_MODE_C6__MASK;
}
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_C7__MASK			0x0000c000
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_C7__SHIFT			14
static inwine uint32_t A3XX_VPC_VAWYING_PS_WEPW_MODE_C7(enum a3xx_wepw_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_PS_WEPW_MODE_C7__SHIFT) & A3XX_VPC_VAWYING_PS_WEPW_MODE_C7__MASK;
}
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_C8__MASK			0x00030000
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_C8__SHIFT			16
static inwine uint32_t A3XX_VPC_VAWYING_PS_WEPW_MODE_C8(enum a3xx_wepw_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_PS_WEPW_MODE_C8__SHIFT) & A3XX_VPC_VAWYING_PS_WEPW_MODE_C8__MASK;
}
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_C9__MASK			0x000c0000
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_C9__SHIFT			18
static inwine uint32_t A3XX_VPC_VAWYING_PS_WEPW_MODE_C9(enum a3xx_wepw_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_PS_WEPW_MODE_C9__SHIFT) & A3XX_VPC_VAWYING_PS_WEPW_MODE_C9__MASK;
}
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_CA__MASK			0x00300000
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_CA__SHIFT			20
static inwine uint32_t A3XX_VPC_VAWYING_PS_WEPW_MODE_CA(enum a3xx_wepw_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_PS_WEPW_MODE_CA__SHIFT) & A3XX_VPC_VAWYING_PS_WEPW_MODE_CA__MASK;
}
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_CB__MASK			0x00c00000
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_CB__SHIFT			22
static inwine uint32_t A3XX_VPC_VAWYING_PS_WEPW_MODE_CB(enum a3xx_wepw_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_PS_WEPW_MODE_CB__SHIFT) & A3XX_VPC_VAWYING_PS_WEPW_MODE_CB__MASK;
}
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_CC__MASK			0x03000000
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_CC__SHIFT			24
static inwine uint32_t A3XX_VPC_VAWYING_PS_WEPW_MODE_CC(enum a3xx_wepw_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_PS_WEPW_MODE_CC__SHIFT) & A3XX_VPC_VAWYING_PS_WEPW_MODE_CC__MASK;
}
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_CD__MASK			0x0c000000
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_CD__SHIFT			26
static inwine uint32_t A3XX_VPC_VAWYING_PS_WEPW_MODE_CD(enum a3xx_wepw_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_PS_WEPW_MODE_CD__SHIFT) & A3XX_VPC_VAWYING_PS_WEPW_MODE_CD__MASK;
}
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_CE__MASK			0x30000000
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_CE__SHIFT			28
static inwine uint32_t A3XX_VPC_VAWYING_PS_WEPW_MODE_CE(enum a3xx_wepw_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_PS_WEPW_MODE_CE__SHIFT) & A3XX_VPC_VAWYING_PS_WEPW_MODE_CE__MASK;
}
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_CF__MASK			0xc0000000
#define A3XX_VPC_VAWYING_PS_WEPW_MODE_CF__SHIFT			30
static inwine uint32_t A3XX_VPC_VAWYING_PS_WEPW_MODE_CF(enum a3xx_wepw_mode vaw)
{
	wetuwn ((vaw) << A3XX_VPC_VAWYING_PS_WEPW_MODE_CF__SHIFT) & A3XX_VPC_VAWYING_PS_WEPW_MODE_CF__MASK;
}

#define WEG_A3XX_VPC_VAWY_CYWWWAP_ENABWE_0			0x0000228a

#define WEG_A3XX_VPC_VAWY_CYWWWAP_ENABWE_1			0x0000228b

#define WEG_A3XX_SP_SP_CTWW_WEG					0x000022c0
#define A3XX_SP_SP_CTWW_WEG_WESOWVE				0x00010000
#define A3XX_SP_SP_CTWW_WEG_CONSTMODE__MASK			0x00040000
#define A3XX_SP_SP_CTWW_WEG_CONSTMODE__SHIFT			18
static inwine uint32_t A3XX_SP_SP_CTWW_WEG_CONSTMODE(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_SP_CTWW_WEG_CONSTMODE__SHIFT) & A3XX_SP_SP_CTWW_WEG_CONSTMODE__MASK;
}
#define A3XX_SP_SP_CTWW_WEG_BINNING				0x00080000
#define A3XX_SP_SP_CTWW_WEG_SWEEPMODE__MASK			0x00300000
#define A3XX_SP_SP_CTWW_WEG_SWEEPMODE__SHIFT			20
static inwine uint32_t A3XX_SP_SP_CTWW_WEG_SWEEPMODE(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_SP_CTWW_WEG_SWEEPMODE__SHIFT) & A3XX_SP_SP_CTWW_WEG_SWEEPMODE__MASK;
}
#define A3XX_SP_SP_CTWW_WEG_W0MODE__MASK			0x00c00000
#define A3XX_SP_SP_CTWW_WEG_W0MODE__SHIFT			22
static inwine uint32_t A3XX_SP_SP_CTWW_WEG_W0MODE(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_SP_CTWW_WEG_W0MODE__SHIFT) & A3XX_SP_SP_CTWW_WEG_W0MODE__MASK;
}

#define WEG_A3XX_SP_VS_CTWW_WEG0				0x000022c4
#define A3XX_SP_VS_CTWW_WEG0_THWEADMODE__MASK			0x00000001
#define A3XX_SP_VS_CTWW_WEG0_THWEADMODE__SHIFT			0
static inwine uint32_t A3XX_SP_VS_CTWW_WEG0_THWEADMODE(enum a3xx_thweadmode vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_CTWW_WEG0_THWEADMODE__SHIFT) & A3XX_SP_VS_CTWW_WEG0_THWEADMODE__MASK;
}
#define A3XX_SP_VS_CTWW_WEG0_INSTWBUFFEWMODE__MASK		0x00000002
#define A3XX_SP_VS_CTWW_WEG0_INSTWBUFFEWMODE__SHIFT		1
static inwine uint32_t A3XX_SP_VS_CTWW_WEG0_INSTWBUFFEWMODE(enum a3xx_instwbuffewmode vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_CTWW_WEG0_INSTWBUFFEWMODE__SHIFT) & A3XX_SP_VS_CTWW_WEG0_INSTWBUFFEWMODE__MASK;
}
#define A3XX_SP_VS_CTWW_WEG0_CACHEINVAWID			0x00000004
#define A3XX_SP_VS_CTWW_WEG0_AWUSCHMODE				0x00000008
#define A3XX_SP_VS_CTWW_WEG0_HAWFWEGFOOTPWINT__MASK		0x000003f0
#define A3XX_SP_VS_CTWW_WEG0_HAWFWEGFOOTPWINT__SHIFT		4
static inwine uint32_t A3XX_SP_VS_CTWW_WEG0_HAWFWEGFOOTPWINT(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_CTWW_WEG0_HAWFWEGFOOTPWINT__SHIFT) & A3XX_SP_VS_CTWW_WEG0_HAWFWEGFOOTPWINT__MASK;
}
#define A3XX_SP_VS_CTWW_WEG0_FUWWWEGFOOTPWINT__MASK		0x0000fc00
#define A3XX_SP_VS_CTWW_WEG0_FUWWWEGFOOTPWINT__SHIFT		10
static inwine uint32_t A3XX_SP_VS_CTWW_WEG0_FUWWWEGFOOTPWINT(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_CTWW_WEG0_FUWWWEGFOOTPWINT__SHIFT) & A3XX_SP_VS_CTWW_WEG0_FUWWWEGFOOTPWINT__MASK;
}
#define A3XX_SP_VS_CTWW_WEG0_THWEADSIZE__MASK			0x00100000
#define A3XX_SP_VS_CTWW_WEG0_THWEADSIZE__SHIFT			20
static inwine uint32_t A3XX_SP_VS_CTWW_WEG0_THWEADSIZE(enum a3xx_thweadsize vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_CTWW_WEG0_THWEADSIZE__SHIFT) & A3XX_SP_VS_CTWW_WEG0_THWEADSIZE__MASK;
}
#define A3XX_SP_VS_CTWW_WEG0_SUPEWTHWEADMODE			0x00200000
#define A3XX_SP_VS_CTWW_WEG0_WENGTH__MASK			0xff000000
#define A3XX_SP_VS_CTWW_WEG0_WENGTH__SHIFT			24
static inwine uint32_t A3XX_SP_VS_CTWW_WEG0_WENGTH(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_CTWW_WEG0_WENGTH__SHIFT) & A3XX_SP_VS_CTWW_WEG0_WENGTH__MASK;
}

#define WEG_A3XX_SP_VS_CTWW_WEG1				0x000022c5
#define A3XX_SP_VS_CTWW_WEG1_CONSTWENGTH__MASK			0x000003ff
#define A3XX_SP_VS_CTWW_WEG1_CONSTWENGTH__SHIFT			0
static inwine uint32_t A3XX_SP_VS_CTWW_WEG1_CONSTWENGTH(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_CTWW_WEG1_CONSTWENGTH__SHIFT) & A3XX_SP_VS_CTWW_WEG1_CONSTWENGTH__MASK;
}
#define A3XX_SP_VS_CTWW_WEG1_CONSTFOOTPWINT__MASK		0x000ffc00
#define A3XX_SP_VS_CTWW_WEG1_CONSTFOOTPWINT__SHIFT		10
static inwine uint32_t A3XX_SP_VS_CTWW_WEG1_CONSTFOOTPWINT(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_CTWW_WEG1_CONSTFOOTPWINT__SHIFT) & A3XX_SP_VS_CTWW_WEG1_CONSTFOOTPWINT__MASK;
}
#define A3XX_SP_VS_CTWW_WEG1_INITIAWOUTSTANDING__MASK		0x7f000000
#define A3XX_SP_VS_CTWW_WEG1_INITIAWOUTSTANDING__SHIFT		24
static inwine uint32_t A3XX_SP_VS_CTWW_WEG1_INITIAWOUTSTANDING(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_CTWW_WEG1_INITIAWOUTSTANDING__SHIFT) & A3XX_SP_VS_CTWW_WEG1_INITIAWOUTSTANDING__MASK;
}

#define WEG_A3XX_SP_VS_PAWAM_WEG				0x000022c6
#define A3XX_SP_VS_PAWAM_WEG_POSWEGID__MASK			0x000000ff
#define A3XX_SP_VS_PAWAM_WEG_POSWEGID__SHIFT			0
static inwine uint32_t A3XX_SP_VS_PAWAM_WEG_POSWEGID(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_PAWAM_WEG_POSWEGID__SHIFT) & A3XX_SP_VS_PAWAM_WEG_POSWEGID__MASK;
}
#define A3XX_SP_VS_PAWAM_WEG_PSIZEWEGID__MASK			0x0000ff00
#define A3XX_SP_VS_PAWAM_WEG_PSIZEWEGID__SHIFT			8
static inwine uint32_t A3XX_SP_VS_PAWAM_WEG_PSIZEWEGID(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_PAWAM_WEG_PSIZEWEGID__SHIFT) & A3XX_SP_VS_PAWAM_WEG_PSIZEWEGID__MASK;
}
#define A3XX_SP_VS_PAWAM_WEG_POS2DMODE				0x00010000
#define A3XX_SP_VS_PAWAM_WEG_TOTAWVSOUTVAW__MASK		0x01f00000
#define A3XX_SP_VS_PAWAM_WEG_TOTAWVSOUTVAW__SHIFT		20
static inwine uint32_t A3XX_SP_VS_PAWAM_WEG_TOTAWVSOUTVAW(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_PAWAM_WEG_TOTAWVSOUTVAW__SHIFT) & A3XX_SP_VS_PAWAM_WEG_TOTAWVSOUTVAW__MASK;
}

static inwine uint32_t WEG_A3XX_SP_VS_OUT(uint32_t i0) { wetuwn 0x000022c7 + 0x1*i0; }

static inwine uint32_t WEG_A3XX_SP_VS_OUT_WEG(uint32_t i0) { wetuwn 0x000022c7 + 0x1*i0; }
#define A3XX_SP_VS_OUT_WEG_A_WEGID__MASK			0x000000ff
#define A3XX_SP_VS_OUT_WEG_A_WEGID__SHIFT			0
static inwine uint32_t A3XX_SP_VS_OUT_WEG_A_WEGID(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_OUT_WEG_A_WEGID__SHIFT) & A3XX_SP_VS_OUT_WEG_A_WEGID__MASK;
}
#define A3XX_SP_VS_OUT_WEG_A_HAWF				0x00000100
#define A3XX_SP_VS_OUT_WEG_A_COMPMASK__MASK			0x00001e00
#define A3XX_SP_VS_OUT_WEG_A_COMPMASK__SHIFT			9
static inwine uint32_t A3XX_SP_VS_OUT_WEG_A_COMPMASK(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_OUT_WEG_A_COMPMASK__SHIFT) & A3XX_SP_VS_OUT_WEG_A_COMPMASK__MASK;
}
#define A3XX_SP_VS_OUT_WEG_B_WEGID__MASK			0x00ff0000
#define A3XX_SP_VS_OUT_WEG_B_WEGID__SHIFT			16
static inwine uint32_t A3XX_SP_VS_OUT_WEG_B_WEGID(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_OUT_WEG_B_WEGID__SHIFT) & A3XX_SP_VS_OUT_WEG_B_WEGID__MASK;
}
#define A3XX_SP_VS_OUT_WEG_B_HAWF				0x01000000
#define A3XX_SP_VS_OUT_WEG_B_COMPMASK__MASK			0x1e000000
#define A3XX_SP_VS_OUT_WEG_B_COMPMASK__SHIFT			25
static inwine uint32_t A3XX_SP_VS_OUT_WEG_B_COMPMASK(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_OUT_WEG_B_COMPMASK__SHIFT) & A3XX_SP_VS_OUT_WEG_B_COMPMASK__MASK;
}

static inwine uint32_t WEG_A3XX_SP_VS_VPC_DST(uint32_t i0) { wetuwn 0x000022d0 + 0x1*i0; }

static inwine uint32_t WEG_A3XX_SP_VS_VPC_DST_WEG(uint32_t i0) { wetuwn 0x000022d0 + 0x1*i0; }
#define A3XX_SP_VS_VPC_DST_WEG_OUTWOC0__MASK			0x0000007f
#define A3XX_SP_VS_VPC_DST_WEG_OUTWOC0__SHIFT			0
static inwine uint32_t A3XX_SP_VS_VPC_DST_WEG_OUTWOC0(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_VPC_DST_WEG_OUTWOC0__SHIFT) & A3XX_SP_VS_VPC_DST_WEG_OUTWOC0__MASK;
}
#define A3XX_SP_VS_VPC_DST_WEG_OUTWOC1__MASK			0x00007f00
#define A3XX_SP_VS_VPC_DST_WEG_OUTWOC1__SHIFT			8
static inwine uint32_t A3XX_SP_VS_VPC_DST_WEG_OUTWOC1(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_VPC_DST_WEG_OUTWOC1__SHIFT) & A3XX_SP_VS_VPC_DST_WEG_OUTWOC1__MASK;
}
#define A3XX_SP_VS_VPC_DST_WEG_OUTWOC2__MASK			0x007f0000
#define A3XX_SP_VS_VPC_DST_WEG_OUTWOC2__SHIFT			16
static inwine uint32_t A3XX_SP_VS_VPC_DST_WEG_OUTWOC2(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_VPC_DST_WEG_OUTWOC2__SHIFT) & A3XX_SP_VS_VPC_DST_WEG_OUTWOC2__MASK;
}
#define A3XX_SP_VS_VPC_DST_WEG_OUTWOC3__MASK			0x7f000000
#define A3XX_SP_VS_VPC_DST_WEG_OUTWOC3__SHIFT			24
static inwine uint32_t A3XX_SP_VS_VPC_DST_WEG_OUTWOC3(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_VPC_DST_WEG_OUTWOC3__SHIFT) & A3XX_SP_VS_VPC_DST_WEG_OUTWOC3__MASK;
}

#define WEG_A3XX_SP_VS_OBJ_OFFSET_WEG				0x000022d4
#define A3XX_SP_VS_OBJ_OFFSET_WEG_FIWSTEXECINSTWOFFSET__MASK	0x0000ffff
#define A3XX_SP_VS_OBJ_OFFSET_WEG_FIWSTEXECINSTWOFFSET__SHIFT	0
static inwine uint32_t A3XX_SP_VS_OBJ_OFFSET_WEG_FIWSTEXECINSTWOFFSET(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_OBJ_OFFSET_WEG_FIWSTEXECINSTWOFFSET__SHIFT) & A3XX_SP_VS_OBJ_OFFSET_WEG_FIWSTEXECINSTWOFFSET__MASK;
}
#define A3XX_SP_VS_OBJ_OFFSET_WEG_CONSTOBJECTOFFSET__MASK	0x01ff0000
#define A3XX_SP_VS_OBJ_OFFSET_WEG_CONSTOBJECTOFFSET__SHIFT	16
static inwine uint32_t A3XX_SP_VS_OBJ_OFFSET_WEG_CONSTOBJECTOFFSET(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_OBJ_OFFSET_WEG_CONSTOBJECTOFFSET__SHIFT) & A3XX_SP_VS_OBJ_OFFSET_WEG_CONSTOBJECTOFFSET__MASK;
}
#define A3XX_SP_VS_OBJ_OFFSET_WEG_SHADEWOBJOFFSET__MASK		0xfe000000
#define A3XX_SP_VS_OBJ_OFFSET_WEG_SHADEWOBJOFFSET__SHIFT	25
static inwine uint32_t A3XX_SP_VS_OBJ_OFFSET_WEG_SHADEWOBJOFFSET(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_OBJ_OFFSET_WEG_SHADEWOBJOFFSET__SHIFT) & A3XX_SP_VS_OBJ_OFFSET_WEG_SHADEWOBJOFFSET__MASK;
}

#define WEG_A3XX_SP_VS_OBJ_STAWT_WEG				0x000022d5

#define WEG_A3XX_SP_VS_PVT_MEM_PAWAM_WEG			0x000022d6
#define A3XX_SP_VS_PVT_MEM_PAWAM_WEG_MEMSIZEPEWITEM__MASK	0x000000ff
#define A3XX_SP_VS_PVT_MEM_PAWAM_WEG_MEMSIZEPEWITEM__SHIFT	0
static inwine uint32_t A3XX_SP_VS_PVT_MEM_PAWAM_WEG_MEMSIZEPEWITEM(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_PVT_MEM_PAWAM_WEG_MEMSIZEPEWITEM__SHIFT) & A3XX_SP_VS_PVT_MEM_PAWAM_WEG_MEMSIZEPEWITEM__MASK;
}
#define A3XX_SP_VS_PVT_MEM_PAWAM_WEG_HWSTACKOFFSET__MASK	0x00ffff00
#define A3XX_SP_VS_PVT_MEM_PAWAM_WEG_HWSTACKOFFSET__SHIFT	8
static inwine uint32_t A3XX_SP_VS_PVT_MEM_PAWAM_WEG_HWSTACKOFFSET(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_PVT_MEM_PAWAM_WEG_HWSTACKOFFSET__SHIFT) & A3XX_SP_VS_PVT_MEM_PAWAM_WEG_HWSTACKOFFSET__MASK;
}
#define A3XX_SP_VS_PVT_MEM_PAWAM_WEG_HWSTACKSIZEPEWTHWEAD__MASK	0xff000000
#define A3XX_SP_VS_PVT_MEM_PAWAM_WEG_HWSTACKSIZEPEWTHWEAD__SHIFT	24
static inwine uint32_t A3XX_SP_VS_PVT_MEM_PAWAM_WEG_HWSTACKSIZEPEWTHWEAD(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_PVT_MEM_PAWAM_WEG_HWSTACKSIZEPEWTHWEAD__SHIFT) & A3XX_SP_VS_PVT_MEM_PAWAM_WEG_HWSTACKSIZEPEWTHWEAD__MASK;
}

#define WEG_A3XX_SP_VS_PVT_MEM_ADDW_WEG				0x000022d7
#define A3XX_SP_VS_PVT_MEM_ADDW_WEG_BUWSTWEN__MASK		0x0000001f
#define A3XX_SP_VS_PVT_MEM_ADDW_WEG_BUWSTWEN__SHIFT		0
static inwine uint32_t A3XX_SP_VS_PVT_MEM_ADDW_WEG_BUWSTWEN(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_PVT_MEM_ADDW_WEG_BUWSTWEN__SHIFT) & A3XX_SP_VS_PVT_MEM_ADDW_WEG_BUWSTWEN__MASK;
}
#define A3XX_SP_VS_PVT_MEM_ADDW_WEG_SHADEWSTAWTADDWESS__MASK	0xffffffe0
#define A3XX_SP_VS_PVT_MEM_ADDW_WEG_SHADEWSTAWTADDWESS__SHIFT	5
static inwine uint32_t A3XX_SP_VS_PVT_MEM_ADDW_WEG_SHADEWSTAWTADDWESS(uint32_t vaw)
{
	wetuwn ((vaw >> 5) << A3XX_SP_VS_PVT_MEM_ADDW_WEG_SHADEWSTAWTADDWESS__SHIFT) & A3XX_SP_VS_PVT_MEM_ADDW_WEG_SHADEWSTAWTADDWESS__MASK;
}

#define WEG_A3XX_SP_VS_PVT_MEM_SIZE_WEG				0x000022d8

#define WEG_A3XX_SP_VS_WENGTH_WEG				0x000022df
#define A3XX_SP_VS_WENGTH_WEG_SHADEWWENGTH__MASK		0xffffffff
#define A3XX_SP_VS_WENGTH_WEG_SHADEWWENGTH__SHIFT		0
static inwine uint32_t A3XX_SP_VS_WENGTH_WEG_SHADEWWENGTH(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_VS_WENGTH_WEG_SHADEWWENGTH__SHIFT) & A3XX_SP_VS_WENGTH_WEG_SHADEWWENGTH__MASK;
}

#define WEG_A3XX_SP_FS_CTWW_WEG0				0x000022e0
#define A3XX_SP_FS_CTWW_WEG0_THWEADMODE__MASK			0x00000001
#define A3XX_SP_FS_CTWW_WEG0_THWEADMODE__SHIFT			0
static inwine uint32_t A3XX_SP_FS_CTWW_WEG0_THWEADMODE(enum a3xx_thweadmode vaw)
{
	wetuwn ((vaw) << A3XX_SP_FS_CTWW_WEG0_THWEADMODE__SHIFT) & A3XX_SP_FS_CTWW_WEG0_THWEADMODE__MASK;
}
#define A3XX_SP_FS_CTWW_WEG0_INSTWBUFFEWMODE__MASK		0x00000002
#define A3XX_SP_FS_CTWW_WEG0_INSTWBUFFEWMODE__SHIFT		1
static inwine uint32_t A3XX_SP_FS_CTWW_WEG0_INSTWBUFFEWMODE(enum a3xx_instwbuffewmode vaw)
{
	wetuwn ((vaw) << A3XX_SP_FS_CTWW_WEG0_INSTWBUFFEWMODE__SHIFT) & A3XX_SP_FS_CTWW_WEG0_INSTWBUFFEWMODE__MASK;
}
#define A3XX_SP_FS_CTWW_WEG0_CACHEINVAWID			0x00000004
#define A3XX_SP_FS_CTWW_WEG0_AWUSCHMODE				0x00000008
#define A3XX_SP_FS_CTWW_WEG0_HAWFWEGFOOTPWINT__MASK		0x000003f0
#define A3XX_SP_FS_CTWW_WEG0_HAWFWEGFOOTPWINT__SHIFT		4
static inwine uint32_t A3XX_SP_FS_CTWW_WEG0_HAWFWEGFOOTPWINT(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_FS_CTWW_WEG0_HAWFWEGFOOTPWINT__SHIFT) & A3XX_SP_FS_CTWW_WEG0_HAWFWEGFOOTPWINT__MASK;
}
#define A3XX_SP_FS_CTWW_WEG0_FUWWWEGFOOTPWINT__MASK		0x0000fc00
#define A3XX_SP_FS_CTWW_WEG0_FUWWWEGFOOTPWINT__SHIFT		10
static inwine uint32_t A3XX_SP_FS_CTWW_WEG0_FUWWWEGFOOTPWINT(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_FS_CTWW_WEG0_FUWWWEGFOOTPWINT__SHIFT) & A3XX_SP_FS_CTWW_WEG0_FUWWWEGFOOTPWINT__MASK;
}
#define A3XX_SP_FS_CTWW_WEG0_FSBYPASSENABWE			0x00020000
#define A3XX_SP_FS_CTWW_WEG0_INOUTWEGOVEWWAP			0x00040000
#define A3XX_SP_FS_CTWW_WEG0_OUTOWDEWED				0x00080000
#define A3XX_SP_FS_CTWW_WEG0_THWEADSIZE__MASK			0x00100000
#define A3XX_SP_FS_CTWW_WEG0_THWEADSIZE__SHIFT			20
static inwine uint32_t A3XX_SP_FS_CTWW_WEG0_THWEADSIZE(enum a3xx_thweadsize vaw)
{
	wetuwn ((vaw) << A3XX_SP_FS_CTWW_WEG0_THWEADSIZE__SHIFT) & A3XX_SP_FS_CTWW_WEG0_THWEADSIZE__MASK;
}
#define A3XX_SP_FS_CTWW_WEG0_SUPEWTHWEADMODE			0x00200000
#define A3XX_SP_FS_CTWW_WEG0_PIXWODENABWE			0x00400000
#define A3XX_SP_FS_CTWW_WEG0_COMPUTEMODE			0x00800000
#define A3XX_SP_FS_CTWW_WEG0_WENGTH__MASK			0xff000000
#define A3XX_SP_FS_CTWW_WEG0_WENGTH__SHIFT			24
static inwine uint32_t A3XX_SP_FS_CTWW_WEG0_WENGTH(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_FS_CTWW_WEG0_WENGTH__SHIFT) & A3XX_SP_FS_CTWW_WEG0_WENGTH__MASK;
}

#define WEG_A3XX_SP_FS_CTWW_WEG1				0x000022e1
#define A3XX_SP_FS_CTWW_WEG1_CONSTWENGTH__MASK			0x000003ff
#define A3XX_SP_FS_CTWW_WEG1_CONSTWENGTH__SHIFT			0
static inwine uint32_t A3XX_SP_FS_CTWW_WEG1_CONSTWENGTH(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_FS_CTWW_WEG1_CONSTWENGTH__SHIFT) & A3XX_SP_FS_CTWW_WEG1_CONSTWENGTH__MASK;
}
#define A3XX_SP_FS_CTWW_WEG1_CONSTFOOTPWINT__MASK		0x000ffc00
#define A3XX_SP_FS_CTWW_WEG1_CONSTFOOTPWINT__SHIFT		10
static inwine uint32_t A3XX_SP_FS_CTWW_WEG1_CONSTFOOTPWINT(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_FS_CTWW_WEG1_CONSTFOOTPWINT__SHIFT) & A3XX_SP_FS_CTWW_WEG1_CONSTFOOTPWINT__MASK;
}
#define A3XX_SP_FS_CTWW_WEG1_INITIAWOUTSTANDING__MASK		0x00f00000
#define A3XX_SP_FS_CTWW_WEG1_INITIAWOUTSTANDING__SHIFT		20
static inwine uint32_t A3XX_SP_FS_CTWW_WEG1_INITIAWOUTSTANDING(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_FS_CTWW_WEG1_INITIAWOUTSTANDING__SHIFT) & A3XX_SP_FS_CTWW_WEG1_INITIAWOUTSTANDING__MASK;
}
#define A3XX_SP_FS_CTWW_WEG1_HAWFPWECVAWOFFSET__MASK		0x7f000000
#define A3XX_SP_FS_CTWW_WEG1_HAWFPWECVAWOFFSET__SHIFT		24
static inwine uint32_t A3XX_SP_FS_CTWW_WEG1_HAWFPWECVAWOFFSET(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_FS_CTWW_WEG1_HAWFPWECVAWOFFSET__SHIFT) & A3XX_SP_FS_CTWW_WEG1_HAWFPWECVAWOFFSET__MASK;
}

#define WEG_A3XX_SP_FS_OBJ_OFFSET_WEG				0x000022e2
#define A3XX_SP_FS_OBJ_OFFSET_WEG_FIWSTEXECINSTWOFFSET__MASK	0x0000ffff
#define A3XX_SP_FS_OBJ_OFFSET_WEG_FIWSTEXECINSTWOFFSET__SHIFT	0
static inwine uint32_t A3XX_SP_FS_OBJ_OFFSET_WEG_FIWSTEXECINSTWOFFSET(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_FS_OBJ_OFFSET_WEG_FIWSTEXECINSTWOFFSET__SHIFT) & A3XX_SP_FS_OBJ_OFFSET_WEG_FIWSTEXECINSTWOFFSET__MASK;
}
#define A3XX_SP_FS_OBJ_OFFSET_WEG_CONSTOBJECTOFFSET__MASK	0x01ff0000
#define A3XX_SP_FS_OBJ_OFFSET_WEG_CONSTOBJECTOFFSET__SHIFT	16
static inwine uint32_t A3XX_SP_FS_OBJ_OFFSET_WEG_CONSTOBJECTOFFSET(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_FS_OBJ_OFFSET_WEG_CONSTOBJECTOFFSET__SHIFT) & A3XX_SP_FS_OBJ_OFFSET_WEG_CONSTOBJECTOFFSET__MASK;
}
#define A3XX_SP_FS_OBJ_OFFSET_WEG_SHADEWOBJOFFSET__MASK		0xfe000000
#define A3XX_SP_FS_OBJ_OFFSET_WEG_SHADEWOBJOFFSET__SHIFT	25
static inwine uint32_t A3XX_SP_FS_OBJ_OFFSET_WEG_SHADEWOBJOFFSET(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_FS_OBJ_OFFSET_WEG_SHADEWOBJOFFSET__SHIFT) & A3XX_SP_FS_OBJ_OFFSET_WEG_SHADEWOBJOFFSET__MASK;
}

#define WEG_A3XX_SP_FS_OBJ_STAWT_WEG				0x000022e3

#define WEG_A3XX_SP_FS_PVT_MEM_PAWAM_WEG			0x000022e4
#define A3XX_SP_FS_PVT_MEM_PAWAM_WEG_MEMSIZEPEWITEM__MASK	0x000000ff
#define A3XX_SP_FS_PVT_MEM_PAWAM_WEG_MEMSIZEPEWITEM__SHIFT	0
static inwine uint32_t A3XX_SP_FS_PVT_MEM_PAWAM_WEG_MEMSIZEPEWITEM(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_FS_PVT_MEM_PAWAM_WEG_MEMSIZEPEWITEM__SHIFT) & A3XX_SP_FS_PVT_MEM_PAWAM_WEG_MEMSIZEPEWITEM__MASK;
}
#define A3XX_SP_FS_PVT_MEM_PAWAM_WEG_HWSTACKOFFSET__MASK	0x00ffff00
#define A3XX_SP_FS_PVT_MEM_PAWAM_WEG_HWSTACKOFFSET__SHIFT	8
static inwine uint32_t A3XX_SP_FS_PVT_MEM_PAWAM_WEG_HWSTACKOFFSET(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_FS_PVT_MEM_PAWAM_WEG_HWSTACKOFFSET__SHIFT) & A3XX_SP_FS_PVT_MEM_PAWAM_WEG_HWSTACKOFFSET__MASK;
}
#define A3XX_SP_FS_PVT_MEM_PAWAM_WEG_HWSTACKSIZEPEWTHWEAD__MASK	0xff000000
#define A3XX_SP_FS_PVT_MEM_PAWAM_WEG_HWSTACKSIZEPEWTHWEAD__SHIFT	24
static inwine uint32_t A3XX_SP_FS_PVT_MEM_PAWAM_WEG_HWSTACKSIZEPEWTHWEAD(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_FS_PVT_MEM_PAWAM_WEG_HWSTACKSIZEPEWTHWEAD__SHIFT) & A3XX_SP_FS_PVT_MEM_PAWAM_WEG_HWSTACKSIZEPEWTHWEAD__MASK;
}

#define WEG_A3XX_SP_FS_PVT_MEM_ADDW_WEG				0x000022e5
#define A3XX_SP_FS_PVT_MEM_ADDW_WEG_BUWSTWEN__MASK		0x0000001f
#define A3XX_SP_FS_PVT_MEM_ADDW_WEG_BUWSTWEN__SHIFT		0
static inwine uint32_t A3XX_SP_FS_PVT_MEM_ADDW_WEG_BUWSTWEN(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_FS_PVT_MEM_ADDW_WEG_BUWSTWEN__SHIFT) & A3XX_SP_FS_PVT_MEM_ADDW_WEG_BUWSTWEN__MASK;
}
#define A3XX_SP_FS_PVT_MEM_ADDW_WEG_SHADEWSTAWTADDWESS__MASK	0xffffffe0
#define A3XX_SP_FS_PVT_MEM_ADDW_WEG_SHADEWSTAWTADDWESS__SHIFT	5
static inwine uint32_t A3XX_SP_FS_PVT_MEM_ADDW_WEG_SHADEWSTAWTADDWESS(uint32_t vaw)
{
	wetuwn ((vaw >> 5) << A3XX_SP_FS_PVT_MEM_ADDW_WEG_SHADEWSTAWTADDWESS__SHIFT) & A3XX_SP_FS_PVT_MEM_ADDW_WEG_SHADEWSTAWTADDWESS__MASK;
}

#define WEG_A3XX_SP_FS_PVT_MEM_SIZE_WEG				0x000022e6

#define WEG_A3XX_SP_FS_FWAT_SHAD_MODE_WEG_0			0x000022e8

#define WEG_A3XX_SP_FS_FWAT_SHAD_MODE_WEG_1			0x000022e9

#define WEG_A3XX_SP_FS_OUTPUT_WEG				0x000022ec
#define A3XX_SP_FS_OUTPUT_WEG_MWT__MASK				0x00000003
#define A3XX_SP_FS_OUTPUT_WEG_MWT__SHIFT			0
static inwine uint32_t A3XX_SP_FS_OUTPUT_WEG_MWT(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_FS_OUTPUT_WEG_MWT__SHIFT) & A3XX_SP_FS_OUTPUT_WEG_MWT__MASK;
}
#define A3XX_SP_FS_OUTPUT_WEG_DEPTH_ENABWE			0x00000080
#define A3XX_SP_FS_OUTPUT_WEG_DEPTH_WEGID__MASK			0x0000ff00
#define A3XX_SP_FS_OUTPUT_WEG_DEPTH_WEGID__SHIFT		8
static inwine uint32_t A3XX_SP_FS_OUTPUT_WEG_DEPTH_WEGID(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_FS_OUTPUT_WEG_DEPTH_WEGID__SHIFT) & A3XX_SP_FS_OUTPUT_WEG_DEPTH_WEGID__MASK;
}

static inwine uint32_t WEG_A3XX_SP_FS_MWT(uint32_t i0) { wetuwn 0x000022f0 + 0x1*i0; }

static inwine uint32_t WEG_A3XX_SP_FS_MWT_WEG(uint32_t i0) { wetuwn 0x000022f0 + 0x1*i0; }
#define A3XX_SP_FS_MWT_WEG_WEGID__MASK				0x000000ff
#define A3XX_SP_FS_MWT_WEG_WEGID__SHIFT				0
static inwine uint32_t A3XX_SP_FS_MWT_WEG_WEGID(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_FS_MWT_WEG_WEGID__SHIFT) & A3XX_SP_FS_MWT_WEG_WEGID__MASK;
}
#define A3XX_SP_FS_MWT_WEG_HAWF_PWECISION			0x00000100
#define A3XX_SP_FS_MWT_WEG_SINT					0x00000400
#define A3XX_SP_FS_MWT_WEG_UINT					0x00000800

static inwine uint32_t WEG_A3XX_SP_FS_IMAGE_OUTPUT(uint32_t i0) { wetuwn 0x000022f4 + 0x1*i0; }

static inwine uint32_t WEG_A3XX_SP_FS_IMAGE_OUTPUT_WEG(uint32_t i0) { wetuwn 0x000022f4 + 0x1*i0; }
#define A3XX_SP_FS_IMAGE_OUTPUT_WEG_MWTFOWMAT__MASK		0x0000003f
#define A3XX_SP_FS_IMAGE_OUTPUT_WEG_MWTFOWMAT__SHIFT		0
static inwine uint32_t A3XX_SP_FS_IMAGE_OUTPUT_WEG_MWTFOWMAT(enum a3xx_cowow_fmt vaw)
{
	wetuwn ((vaw) << A3XX_SP_FS_IMAGE_OUTPUT_WEG_MWTFOWMAT__SHIFT) & A3XX_SP_FS_IMAGE_OUTPUT_WEG_MWTFOWMAT__MASK;
}

#define WEG_A3XX_SP_FS_WENGTH_WEG				0x000022ff
#define A3XX_SP_FS_WENGTH_WEG_SHADEWWENGTH__MASK		0xffffffff
#define A3XX_SP_FS_WENGTH_WEG_SHADEWWENGTH__SHIFT		0
static inwine uint32_t A3XX_SP_FS_WENGTH_WEG_SHADEWWENGTH(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_SP_FS_WENGTH_WEG_SHADEWWENGTH__SHIFT) & A3XX_SP_FS_WENGTH_WEG_SHADEWWENGTH__MASK;
}

#define WEG_A3XX_PA_SC_AA_CONFIG				0x00002301

#define WEG_A3XX_TPW1_TP_VS_TEX_OFFSET				0x00002340
#define A3XX_TPW1_TP_VS_TEX_OFFSET_SAMPWEWOFFSET__MASK		0x000000ff
#define A3XX_TPW1_TP_VS_TEX_OFFSET_SAMPWEWOFFSET__SHIFT		0
static inwine uint32_t A3XX_TPW1_TP_VS_TEX_OFFSET_SAMPWEWOFFSET(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_TPW1_TP_VS_TEX_OFFSET_SAMPWEWOFFSET__SHIFT) & A3XX_TPW1_TP_VS_TEX_OFFSET_SAMPWEWOFFSET__MASK;
}
#define A3XX_TPW1_TP_VS_TEX_OFFSET_MEMOBJOFFSET__MASK		0x0000ff00
#define A3XX_TPW1_TP_VS_TEX_OFFSET_MEMOBJOFFSET__SHIFT		8
static inwine uint32_t A3XX_TPW1_TP_VS_TEX_OFFSET_MEMOBJOFFSET(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_TPW1_TP_VS_TEX_OFFSET_MEMOBJOFFSET__SHIFT) & A3XX_TPW1_TP_VS_TEX_OFFSET_MEMOBJOFFSET__MASK;
}
#define A3XX_TPW1_TP_VS_TEX_OFFSET_BASETABWEPTW__MASK		0xffff0000
#define A3XX_TPW1_TP_VS_TEX_OFFSET_BASETABWEPTW__SHIFT		16
static inwine uint32_t A3XX_TPW1_TP_VS_TEX_OFFSET_BASETABWEPTW(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_TPW1_TP_VS_TEX_OFFSET_BASETABWEPTW__SHIFT) & A3XX_TPW1_TP_VS_TEX_OFFSET_BASETABWEPTW__MASK;
}

#define WEG_A3XX_TPW1_TP_VS_BOWDEW_COWOW_BASE_ADDW		0x00002341

#define WEG_A3XX_TPW1_TP_FS_TEX_OFFSET				0x00002342
#define A3XX_TPW1_TP_FS_TEX_OFFSET_SAMPWEWOFFSET__MASK		0x000000ff
#define A3XX_TPW1_TP_FS_TEX_OFFSET_SAMPWEWOFFSET__SHIFT		0
static inwine uint32_t A3XX_TPW1_TP_FS_TEX_OFFSET_SAMPWEWOFFSET(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_TPW1_TP_FS_TEX_OFFSET_SAMPWEWOFFSET__SHIFT) & A3XX_TPW1_TP_FS_TEX_OFFSET_SAMPWEWOFFSET__MASK;
}
#define A3XX_TPW1_TP_FS_TEX_OFFSET_MEMOBJOFFSET__MASK		0x0000ff00
#define A3XX_TPW1_TP_FS_TEX_OFFSET_MEMOBJOFFSET__SHIFT		8
static inwine uint32_t A3XX_TPW1_TP_FS_TEX_OFFSET_MEMOBJOFFSET(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_TPW1_TP_FS_TEX_OFFSET_MEMOBJOFFSET__SHIFT) & A3XX_TPW1_TP_FS_TEX_OFFSET_MEMOBJOFFSET__MASK;
}
#define A3XX_TPW1_TP_FS_TEX_OFFSET_BASETABWEPTW__MASK		0xffff0000
#define A3XX_TPW1_TP_FS_TEX_OFFSET_BASETABWEPTW__SHIFT		16
static inwine uint32_t A3XX_TPW1_TP_FS_TEX_OFFSET_BASETABWEPTW(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_TPW1_TP_FS_TEX_OFFSET_BASETABWEPTW__SHIFT) & A3XX_TPW1_TP_FS_TEX_OFFSET_BASETABWEPTW__MASK;
}

#define WEG_A3XX_TPW1_TP_FS_BOWDEW_COWOW_BASE_ADDW		0x00002343

#define WEG_A3XX_VBIF_CWKON					0x00003001

#define WEG_A3XX_VBIF_FIXED_SOWT_EN				0x0000300c

#define WEG_A3XX_VBIF_FIXED_SOWT_SEW0				0x0000300d

#define WEG_A3XX_VBIF_FIXED_SOWT_SEW1				0x0000300e

#define WEG_A3XX_VBIF_ABIT_SOWT					0x0000301c

#define WEG_A3XX_VBIF_ABIT_SOWT_CONF				0x0000301d

#define WEG_A3XX_VBIF_GATE_OFF_WWWEQ_EN				0x0000302a

#define WEG_A3XX_VBIF_IN_WD_WIM_CONF0				0x0000302c

#define WEG_A3XX_VBIF_IN_WD_WIM_CONF1				0x0000302d

#define WEG_A3XX_VBIF_IN_WW_WIM_CONF0				0x00003030

#define WEG_A3XX_VBIF_IN_WW_WIM_CONF1				0x00003031

#define WEG_A3XX_VBIF_OUT_WD_WIM_CONF0				0x00003034

#define WEG_A3XX_VBIF_OUT_WW_WIM_CONF0				0x00003035

#define WEG_A3XX_VBIF_DDW_OUT_MAX_BUWST				0x00003036

#define WEG_A3XX_VBIF_AWB_CTW					0x0000303c

#define WEG_A3XX_VBIF_WOUND_WOBIN_QOS_AWB			0x00003049

#define WEG_A3XX_VBIF_OUT_AXI_AMEMTYPE_CONF0			0x00003058

#define WEG_A3XX_VBIF_OUT_AXI_AOOO_EN				0x0000305e

#define WEG_A3XX_VBIF_OUT_AXI_AOOO				0x0000305f

#define WEG_A3XX_VBIF_PEWF_CNT_EN				0x00003070
#define A3XX_VBIF_PEWF_CNT_EN_CNT0				0x00000001
#define A3XX_VBIF_PEWF_CNT_EN_CNT1				0x00000002
#define A3XX_VBIF_PEWF_CNT_EN_PWWCNT0				0x00000004
#define A3XX_VBIF_PEWF_CNT_EN_PWWCNT1				0x00000008
#define A3XX_VBIF_PEWF_CNT_EN_PWWCNT2				0x00000010

#define WEG_A3XX_VBIF_PEWF_CNT_CWW				0x00003071
#define A3XX_VBIF_PEWF_CNT_CWW_CNT0				0x00000001
#define A3XX_VBIF_PEWF_CNT_CWW_CNT1				0x00000002
#define A3XX_VBIF_PEWF_CNT_CWW_PWWCNT0				0x00000004
#define A3XX_VBIF_PEWF_CNT_CWW_PWWCNT1				0x00000008
#define A3XX_VBIF_PEWF_CNT_CWW_PWWCNT2				0x00000010

#define WEG_A3XX_VBIF_PEWF_CNT_SEW				0x00003072

#define WEG_A3XX_VBIF_PEWF_CNT0_WO				0x00003073

#define WEG_A3XX_VBIF_PEWF_CNT0_HI				0x00003074

#define WEG_A3XX_VBIF_PEWF_CNT1_WO				0x00003075

#define WEG_A3XX_VBIF_PEWF_CNT1_HI				0x00003076

#define WEG_A3XX_VBIF_PEWF_PWW_CNT0_WO				0x00003077

#define WEG_A3XX_VBIF_PEWF_PWW_CNT0_HI				0x00003078

#define WEG_A3XX_VBIF_PEWF_PWW_CNT1_WO				0x00003079

#define WEG_A3XX_VBIF_PEWF_PWW_CNT1_HI				0x0000307a

#define WEG_A3XX_VBIF_PEWF_PWW_CNT2_WO				0x0000307b

#define WEG_A3XX_VBIF_PEWF_PWW_CNT2_HI				0x0000307c

#define WEG_A3XX_VSC_BIN_SIZE					0x00000c01
#define A3XX_VSC_BIN_SIZE_WIDTH__MASK				0x0000001f
#define A3XX_VSC_BIN_SIZE_WIDTH__SHIFT				0
static inwine uint32_t A3XX_VSC_BIN_SIZE_WIDTH(uint32_t vaw)
{
	wetuwn ((vaw >> 5) << A3XX_VSC_BIN_SIZE_WIDTH__SHIFT) & A3XX_VSC_BIN_SIZE_WIDTH__MASK;
}
#define A3XX_VSC_BIN_SIZE_HEIGHT__MASK				0x000003e0
#define A3XX_VSC_BIN_SIZE_HEIGHT__SHIFT				5
static inwine uint32_t A3XX_VSC_BIN_SIZE_HEIGHT(uint32_t vaw)
{
	wetuwn ((vaw >> 5) << A3XX_VSC_BIN_SIZE_HEIGHT__SHIFT) & A3XX_VSC_BIN_SIZE_HEIGHT__MASK;
}

#define WEG_A3XX_VSC_SIZE_ADDWESS				0x00000c02

static inwine uint32_t WEG_A3XX_VSC_PIPE(uint32_t i0) { wetuwn 0x00000c06 + 0x3*i0; }

static inwine uint32_t WEG_A3XX_VSC_PIPE_CONFIG(uint32_t i0) { wetuwn 0x00000c06 + 0x3*i0; }
#define A3XX_VSC_PIPE_CONFIG_X__MASK				0x000003ff
#define A3XX_VSC_PIPE_CONFIG_X__SHIFT				0
static inwine uint32_t A3XX_VSC_PIPE_CONFIG_X(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VSC_PIPE_CONFIG_X__SHIFT) & A3XX_VSC_PIPE_CONFIG_X__MASK;
}
#define A3XX_VSC_PIPE_CONFIG_Y__MASK				0x000ffc00
#define A3XX_VSC_PIPE_CONFIG_Y__SHIFT				10
static inwine uint32_t A3XX_VSC_PIPE_CONFIG_Y(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VSC_PIPE_CONFIG_Y__SHIFT) & A3XX_VSC_PIPE_CONFIG_Y__MASK;
}
#define A3XX_VSC_PIPE_CONFIG_W__MASK				0x00f00000
#define A3XX_VSC_PIPE_CONFIG_W__SHIFT				20
static inwine uint32_t A3XX_VSC_PIPE_CONFIG_W(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VSC_PIPE_CONFIG_W__SHIFT) & A3XX_VSC_PIPE_CONFIG_W__MASK;
}
#define A3XX_VSC_PIPE_CONFIG_H__MASK				0x0f000000
#define A3XX_VSC_PIPE_CONFIG_H__SHIFT				24
static inwine uint32_t A3XX_VSC_PIPE_CONFIG_H(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VSC_PIPE_CONFIG_H__SHIFT) & A3XX_VSC_PIPE_CONFIG_H__MASK;
}

static inwine uint32_t WEG_A3XX_VSC_PIPE_DATA_ADDWESS(uint32_t i0) { wetuwn 0x00000c07 + 0x3*i0; }

static inwine uint32_t WEG_A3XX_VSC_PIPE_DATA_WENGTH(uint32_t i0) { wetuwn 0x00000c08 + 0x3*i0; }

#define WEG_A3XX_VSC_BIN_CONTWOW				0x00000c3c
#define A3XX_VSC_BIN_CONTWOW_BINNING_ENABWE			0x00000001

#define WEG_A3XX_UNKNOWN_0C3D					0x00000c3d

#define WEG_A3XX_PC_PEWFCOUNTEW0_SEWECT				0x00000c48

#define WEG_A3XX_PC_PEWFCOUNTEW1_SEWECT				0x00000c49

#define WEG_A3XX_PC_PEWFCOUNTEW2_SEWECT				0x00000c4a

#define WEG_A3XX_PC_PEWFCOUNTEW3_SEWECT				0x00000c4b

#define WEG_A3XX_GWAS_TSE_DEBUG_ECO				0x00000c81

#define WEG_A3XX_GWAS_PEWFCOUNTEW0_SEWECT			0x00000c88

#define WEG_A3XX_GWAS_PEWFCOUNTEW1_SEWECT			0x00000c89

#define WEG_A3XX_GWAS_PEWFCOUNTEW2_SEWECT			0x00000c8a

#define WEG_A3XX_GWAS_PEWFCOUNTEW3_SEWECT			0x00000c8b

static inwine uint32_t WEG_A3XX_GWAS_CW_USEW_PWANE(uint32_t i0) { wetuwn 0x00000ca0 + 0x4*i0; }

static inwine uint32_t WEG_A3XX_GWAS_CW_USEW_PWANE_X(uint32_t i0) { wetuwn 0x00000ca0 + 0x4*i0; }

static inwine uint32_t WEG_A3XX_GWAS_CW_USEW_PWANE_Y(uint32_t i0) { wetuwn 0x00000ca1 + 0x4*i0; }

static inwine uint32_t WEG_A3XX_GWAS_CW_USEW_PWANE_Z(uint32_t i0) { wetuwn 0x00000ca2 + 0x4*i0; }

static inwine uint32_t WEG_A3XX_GWAS_CW_USEW_PWANE_W(uint32_t i0) { wetuwn 0x00000ca3 + 0x4*i0; }

#define WEG_A3XX_WB_GMEM_BASE_ADDW				0x00000cc0

#define WEG_A3XX_WB_DEBUG_ECO_CONTWOWS_ADDW			0x00000cc1

#define WEG_A3XX_WB_PEWFCOUNTEW0_SEWECT				0x00000cc6

#define WEG_A3XX_WB_PEWFCOUNTEW1_SEWECT				0x00000cc7

#define WEG_A3XX_WB_FWAME_BUFFEW_DIMENSION			0x00000ce0
#define A3XX_WB_FWAME_BUFFEW_DIMENSION_WIDTH__MASK		0x00003fff
#define A3XX_WB_FWAME_BUFFEW_DIMENSION_WIDTH__SHIFT		0
static inwine uint32_t A3XX_WB_FWAME_BUFFEW_DIMENSION_WIDTH(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_WB_FWAME_BUFFEW_DIMENSION_WIDTH__SHIFT) & A3XX_WB_FWAME_BUFFEW_DIMENSION_WIDTH__MASK;
}
#define A3XX_WB_FWAME_BUFFEW_DIMENSION_HEIGHT__MASK		0x0fffc000
#define A3XX_WB_FWAME_BUFFEW_DIMENSION_HEIGHT__SHIFT		14
static inwine uint32_t A3XX_WB_FWAME_BUFFEW_DIMENSION_HEIGHT(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_WB_FWAME_BUFFEW_DIMENSION_HEIGHT__SHIFT) & A3XX_WB_FWAME_BUFFEW_DIMENSION_HEIGHT__MASK;
}

#define WEG_A3XX_HWSQ_PEWFCOUNTEW0_SEWECT			0x00000e00

#define WEG_A3XX_HWSQ_PEWFCOUNTEW1_SEWECT			0x00000e01

#define WEG_A3XX_HWSQ_PEWFCOUNTEW2_SEWECT			0x00000e02

#define WEG_A3XX_HWSQ_PEWFCOUNTEW3_SEWECT			0x00000e03

#define WEG_A3XX_HWSQ_PEWFCOUNTEW4_SEWECT			0x00000e04

#define WEG_A3XX_HWSQ_PEWFCOUNTEW5_SEWECT			0x00000e05

#define WEG_A3XX_UNKNOWN_0E43					0x00000e43

#define WEG_A3XX_VFD_PEWFCOUNTEW0_SEWECT			0x00000e44

#define WEG_A3XX_VFD_PEWFCOUNTEW1_SEWECT			0x00000e45

#define WEG_A3XX_VPC_VPC_DEBUG_WAM_SEW				0x00000e61

#define WEG_A3XX_VPC_VPC_DEBUG_WAM_WEAD				0x00000e62

#define WEG_A3XX_VPC_PEWFCOUNTEW0_SEWECT			0x00000e64

#define WEG_A3XX_VPC_PEWFCOUNTEW1_SEWECT			0x00000e65

#define WEG_A3XX_UCHE_CACHE_MODE_CONTWOW_WEG			0x00000e82

#define WEG_A3XX_UCHE_PEWFCOUNTEW0_SEWECT			0x00000e84

#define WEG_A3XX_UCHE_PEWFCOUNTEW1_SEWECT			0x00000e85

#define WEG_A3XX_UCHE_PEWFCOUNTEW2_SEWECT			0x00000e86

#define WEG_A3XX_UCHE_PEWFCOUNTEW3_SEWECT			0x00000e87

#define WEG_A3XX_UCHE_PEWFCOUNTEW4_SEWECT			0x00000e88

#define WEG_A3XX_UCHE_PEWFCOUNTEW5_SEWECT			0x00000e89

#define WEG_A3XX_UCHE_CACHE_INVAWIDATE0_WEG			0x00000ea0
#define A3XX_UCHE_CACHE_INVAWIDATE0_WEG_ADDW__MASK		0x0fffffff
#define A3XX_UCHE_CACHE_INVAWIDATE0_WEG_ADDW__SHIFT		0
static inwine uint32_t A3XX_UCHE_CACHE_INVAWIDATE0_WEG_ADDW(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_UCHE_CACHE_INVAWIDATE0_WEG_ADDW__SHIFT) & A3XX_UCHE_CACHE_INVAWIDATE0_WEG_ADDW__MASK;
}

#define WEG_A3XX_UCHE_CACHE_INVAWIDATE1_WEG			0x00000ea1
#define A3XX_UCHE_CACHE_INVAWIDATE1_WEG_ADDW__MASK		0x0fffffff
#define A3XX_UCHE_CACHE_INVAWIDATE1_WEG_ADDW__SHIFT		0
static inwine uint32_t A3XX_UCHE_CACHE_INVAWIDATE1_WEG_ADDW(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_UCHE_CACHE_INVAWIDATE1_WEG_ADDW__SHIFT) & A3XX_UCHE_CACHE_INVAWIDATE1_WEG_ADDW__MASK;
}
#define A3XX_UCHE_CACHE_INVAWIDATE1_WEG_OPCODE__MASK		0x30000000
#define A3XX_UCHE_CACHE_INVAWIDATE1_WEG_OPCODE__SHIFT		28
static inwine uint32_t A3XX_UCHE_CACHE_INVAWIDATE1_WEG_OPCODE(enum a3xx_cache_opcode vaw)
{
	wetuwn ((vaw) << A3XX_UCHE_CACHE_INVAWIDATE1_WEG_OPCODE__SHIFT) & A3XX_UCHE_CACHE_INVAWIDATE1_WEG_OPCODE__MASK;
}
#define A3XX_UCHE_CACHE_INVAWIDATE1_WEG_ENTIWE_CACHE		0x80000000

#define WEG_A3XX_UNKNOWN_0EA6					0x00000ea6

#define WEG_A3XX_SP_PEWFCOUNTEW0_SEWECT				0x00000ec4

#define WEG_A3XX_SP_PEWFCOUNTEW1_SEWECT				0x00000ec5

#define WEG_A3XX_SP_PEWFCOUNTEW2_SEWECT				0x00000ec6

#define WEG_A3XX_SP_PEWFCOUNTEW3_SEWECT				0x00000ec7

#define WEG_A3XX_SP_PEWFCOUNTEW4_SEWECT				0x00000ec8

#define WEG_A3XX_SP_PEWFCOUNTEW5_SEWECT				0x00000ec9

#define WEG_A3XX_SP_PEWFCOUNTEW6_SEWECT				0x00000eca

#define WEG_A3XX_SP_PEWFCOUNTEW7_SEWECT				0x00000ecb

#define WEG_A3XX_UNKNOWN_0EE0					0x00000ee0

#define WEG_A3XX_UNKNOWN_0F03					0x00000f03

#define WEG_A3XX_TP_PEWFCOUNTEW0_SEWECT				0x00000f04

#define WEG_A3XX_TP_PEWFCOUNTEW1_SEWECT				0x00000f05

#define WEG_A3XX_TP_PEWFCOUNTEW2_SEWECT				0x00000f06

#define WEG_A3XX_TP_PEWFCOUNTEW3_SEWECT				0x00000f07

#define WEG_A3XX_TP_PEWFCOUNTEW4_SEWECT				0x00000f08

#define WEG_A3XX_TP_PEWFCOUNTEW5_SEWECT				0x00000f09

#define WEG_A3XX_VGT_CW_INITIATOW				0x000021f0

#define WEG_A3XX_VGT_EVENT_INITIATOW				0x000021f9

#define WEG_A3XX_VGT_DWAW_INITIATOW				0x000021fc
#define A3XX_VGT_DWAW_INITIATOW_PWIM_TYPE__MASK			0x0000003f
#define A3XX_VGT_DWAW_INITIATOW_PWIM_TYPE__SHIFT		0
static inwine uint32_t A3XX_VGT_DWAW_INITIATOW_PWIM_TYPE(enum pc_di_pwimtype vaw)
{
	wetuwn ((vaw) << A3XX_VGT_DWAW_INITIATOW_PWIM_TYPE__SHIFT) & A3XX_VGT_DWAW_INITIATOW_PWIM_TYPE__MASK;
}
#define A3XX_VGT_DWAW_INITIATOW_SOUWCE_SEWECT__MASK		0x000000c0
#define A3XX_VGT_DWAW_INITIATOW_SOUWCE_SEWECT__SHIFT		6
static inwine uint32_t A3XX_VGT_DWAW_INITIATOW_SOUWCE_SEWECT(enum pc_di_swc_sew vaw)
{
	wetuwn ((vaw) << A3XX_VGT_DWAW_INITIATOW_SOUWCE_SEWECT__SHIFT) & A3XX_VGT_DWAW_INITIATOW_SOUWCE_SEWECT__MASK;
}
#define A3XX_VGT_DWAW_INITIATOW_VIS_CUWW__MASK			0x00000600
#define A3XX_VGT_DWAW_INITIATOW_VIS_CUWW__SHIFT			9
static inwine uint32_t A3XX_VGT_DWAW_INITIATOW_VIS_CUWW(enum pc_di_vis_cuww_mode vaw)
{
	wetuwn ((vaw) << A3XX_VGT_DWAW_INITIATOW_VIS_CUWW__SHIFT) & A3XX_VGT_DWAW_INITIATOW_VIS_CUWW__MASK;
}
#define A3XX_VGT_DWAW_INITIATOW_INDEX_SIZE__MASK		0x00000800
#define A3XX_VGT_DWAW_INITIATOW_INDEX_SIZE__SHIFT		11
static inwine uint32_t A3XX_VGT_DWAW_INITIATOW_INDEX_SIZE(enum pc_di_index_size vaw)
{
	wetuwn ((vaw) << A3XX_VGT_DWAW_INITIATOW_INDEX_SIZE__SHIFT) & A3XX_VGT_DWAW_INITIATOW_INDEX_SIZE__MASK;
}
#define A3XX_VGT_DWAW_INITIATOW_NOT_EOP				0x00001000
#define A3XX_VGT_DWAW_INITIATOW_SMAWW_INDEX			0x00002000
#define A3XX_VGT_DWAW_INITIATOW_PWE_DWAW_INITIATOW_ENABWE	0x00004000
#define A3XX_VGT_DWAW_INITIATOW_NUM_INSTANCES__MASK		0xff000000
#define A3XX_VGT_DWAW_INITIATOW_NUM_INSTANCES__SHIFT		24
static inwine uint32_t A3XX_VGT_DWAW_INITIATOW_NUM_INSTANCES(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_VGT_DWAW_INITIATOW_NUM_INSTANCES__SHIFT) & A3XX_VGT_DWAW_INITIATOW_NUM_INSTANCES__MASK;
}

#define WEG_A3XX_VGT_IMMED_DATA					0x000021fd

#define WEG_A3XX_TEX_SAMP_0					0x00000000
#define A3XX_TEX_SAMP_0_CWAMPENABWE				0x00000001
#define A3XX_TEX_SAMP_0_MIPFIWTEW_WINEAW			0x00000002
#define A3XX_TEX_SAMP_0_XY_MAG__MASK				0x0000000c
#define A3XX_TEX_SAMP_0_XY_MAG__SHIFT				2
static inwine uint32_t A3XX_TEX_SAMP_0_XY_MAG(enum a3xx_tex_fiwtew vaw)
{
	wetuwn ((vaw) << A3XX_TEX_SAMP_0_XY_MAG__SHIFT) & A3XX_TEX_SAMP_0_XY_MAG__MASK;
}
#define A3XX_TEX_SAMP_0_XY_MIN__MASK				0x00000030
#define A3XX_TEX_SAMP_0_XY_MIN__SHIFT				4
static inwine uint32_t A3XX_TEX_SAMP_0_XY_MIN(enum a3xx_tex_fiwtew vaw)
{
	wetuwn ((vaw) << A3XX_TEX_SAMP_0_XY_MIN__SHIFT) & A3XX_TEX_SAMP_0_XY_MIN__MASK;
}
#define A3XX_TEX_SAMP_0_WWAP_S__MASK				0x000001c0
#define A3XX_TEX_SAMP_0_WWAP_S__SHIFT				6
static inwine uint32_t A3XX_TEX_SAMP_0_WWAP_S(enum a3xx_tex_cwamp vaw)
{
	wetuwn ((vaw) << A3XX_TEX_SAMP_0_WWAP_S__SHIFT) & A3XX_TEX_SAMP_0_WWAP_S__MASK;
}
#define A3XX_TEX_SAMP_0_WWAP_T__MASK				0x00000e00
#define A3XX_TEX_SAMP_0_WWAP_T__SHIFT				9
static inwine uint32_t A3XX_TEX_SAMP_0_WWAP_T(enum a3xx_tex_cwamp vaw)
{
	wetuwn ((vaw) << A3XX_TEX_SAMP_0_WWAP_T__SHIFT) & A3XX_TEX_SAMP_0_WWAP_T__MASK;
}
#define A3XX_TEX_SAMP_0_WWAP_W__MASK				0x00007000
#define A3XX_TEX_SAMP_0_WWAP_W__SHIFT				12
static inwine uint32_t A3XX_TEX_SAMP_0_WWAP_W(enum a3xx_tex_cwamp vaw)
{
	wetuwn ((vaw) << A3XX_TEX_SAMP_0_WWAP_W__SHIFT) & A3XX_TEX_SAMP_0_WWAP_W__MASK;
}
#define A3XX_TEX_SAMP_0_ANISO__MASK				0x00038000
#define A3XX_TEX_SAMP_0_ANISO__SHIFT				15
static inwine uint32_t A3XX_TEX_SAMP_0_ANISO(enum a3xx_tex_aniso vaw)
{
	wetuwn ((vaw) << A3XX_TEX_SAMP_0_ANISO__SHIFT) & A3XX_TEX_SAMP_0_ANISO__MASK;
}
#define A3XX_TEX_SAMP_0_COMPAWE_FUNC__MASK			0x00700000
#define A3XX_TEX_SAMP_0_COMPAWE_FUNC__SHIFT			20
static inwine uint32_t A3XX_TEX_SAMP_0_COMPAWE_FUNC(enum adweno_compawe_func vaw)
{
	wetuwn ((vaw) << A3XX_TEX_SAMP_0_COMPAWE_FUNC__SHIFT) & A3XX_TEX_SAMP_0_COMPAWE_FUNC__MASK;
}
#define A3XX_TEX_SAMP_0_CUBEMAPSEAMWESSFIWTOFF			0x01000000
#define A3XX_TEX_SAMP_0_UNNOWM_COOWDS				0x80000000

#define WEG_A3XX_TEX_SAMP_1					0x00000001
#define A3XX_TEX_SAMP_1_WOD_BIAS__MASK				0x000007ff
#define A3XX_TEX_SAMP_1_WOD_BIAS__SHIFT				0
static inwine uint32_t A3XX_TEX_SAMP_1_WOD_BIAS(fwoat vaw)
{
	wetuwn ((((int32_t)(vaw * 64.0))) << A3XX_TEX_SAMP_1_WOD_BIAS__SHIFT) & A3XX_TEX_SAMP_1_WOD_BIAS__MASK;
}
#define A3XX_TEX_SAMP_1_MAX_WOD__MASK				0x003ff000
#define A3XX_TEX_SAMP_1_MAX_WOD__SHIFT				12
static inwine uint32_t A3XX_TEX_SAMP_1_MAX_WOD(fwoat vaw)
{
	wetuwn ((((uint32_t)(vaw * 64.0))) << A3XX_TEX_SAMP_1_MAX_WOD__SHIFT) & A3XX_TEX_SAMP_1_MAX_WOD__MASK;
}
#define A3XX_TEX_SAMP_1_MIN_WOD__MASK				0xffc00000
#define A3XX_TEX_SAMP_1_MIN_WOD__SHIFT				22
static inwine uint32_t A3XX_TEX_SAMP_1_MIN_WOD(fwoat vaw)
{
	wetuwn ((((uint32_t)(vaw * 64.0))) << A3XX_TEX_SAMP_1_MIN_WOD__SHIFT) & A3XX_TEX_SAMP_1_MIN_WOD__MASK;
}

#define WEG_A3XX_TEX_CONST_0					0x00000000
#define A3XX_TEX_CONST_0_TIWE_MODE__MASK			0x00000003
#define A3XX_TEX_CONST_0_TIWE_MODE__SHIFT			0
static inwine uint32_t A3XX_TEX_CONST_0_TIWE_MODE(enum a3xx_tiwe_mode vaw)
{
	wetuwn ((vaw) << A3XX_TEX_CONST_0_TIWE_MODE__SHIFT) & A3XX_TEX_CONST_0_TIWE_MODE__MASK;
}
#define A3XX_TEX_CONST_0_SWGB					0x00000004
#define A3XX_TEX_CONST_0_SWIZ_X__MASK				0x00000070
#define A3XX_TEX_CONST_0_SWIZ_X__SHIFT				4
static inwine uint32_t A3XX_TEX_CONST_0_SWIZ_X(enum a3xx_tex_swiz vaw)
{
	wetuwn ((vaw) << A3XX_TEX_CONST_0_SWIZ_X__SHIFT) & A3XX_TEX_CONST_0_SWIZ_X__MASK;
}
#define A3XX_TEX_CONST_0_SWIZ_Y__MASK				0x00000380
#define A3XX_TEX_CONST_0_SWIZ_Y__SHIFT				7
static inwine uint32_t A3XX_TEX_CONST_0_SWIZ_Y(enum a3xx_tex_swiz vaw)
{
	wetuwn ((vaw) << A3XX_TEX_CONST_0_SWIZ_Y__SHIFT) & A3XX_TEX_CONST_0_SWIZ_Y__MASK;
}
#define A3XX_TEX_CONST_0_SWIZ_Z__MASK				0x00001c00
#define A3XX_TEX_CONST_0_SWIZ_Z__SHIFT				10
static inwine uint32_t A3XX_TEX_CONST_0_SWIZ_Z(enum a3xx_tex_swiz vaw)
{
	wetuwn ((vaw) << A3XX_TEX_CONST_0_SWIZ_Z__SHIFT) & A3XX_TEX_CONST_0_SWIZ_Z__MASK;
}
#define A3XX_TEX_CONST_0_SWIZ_W__MASK				0x0000e000
#define A3XX_TEX_CONST_0_SWIZ_W__SHIFT				13
static inwine uint32_t A3XX_TEX_CONST_0_SWIZ_W(enum a3xx_tex_swiz vaw)
{
	wetuwn ((vaw) << A3XX_TEX_CONST_0_SWIZ_W__SHIFT) & A3XX_TEX_CONST_0_SWIZ_W__MASK;
}
#define A3XX_TEX_CONST_0_MIPWVWS__MASK				0x000f0000
#define A3XX_TEX_CONST_0_MIPWVWS__SHIFT				16
static inwine uint32_t A3XX_TEX_CONST_0_MIPWVWS(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_TEX_CONST_0_MIPWVWS__SHIFT) & A3XX_TEX_CONST_0_MIPWVWS__MASK;
}
#define A3XX_TEX_CONST_0_MSAATEX__MASK				0x00300000
#define A3XX_TEX_CONST_0_MSAATEX__SHIFT				20
static inwine uint32_t A3XX_TEX_CONST_0_MSAATEX(enum a3xx_tex_msaa vaw)
{
	wetuwn ((vaw) << A3XX_TEX_CONST_0_MSAATEX__SHIFT) & A3XX_TEX_CONST_0_MSAATEX__MASK;
}
#define A3XX_TEX_CONST_0_FMT__MASK				0x1fc00000
#define A3XX_TEX_CONST_0_FMT__SHIFT				22
static inwine uint32_t A3XX_TEX_CONST_0_FMT(enum a3xx_tex_fmt vaw)
{
	wetuwn ((vaw) << A3XX_TEX_CONST_0_FMT__SHIFT) & A3XX_TEX_CONST_0_FMT__MASK;
}
#define A3XX_TEX_CONST_0_NOCONVEWT				0x20000000
#define A3XX_TEX_CONST_0_TYPE__MASK				0xc0000000
#define A3XX_TEX_CONST_0_TYPE__SHIFT				30
static inwine uint32_t A3XX_TEX_CONST_0_TYPE(enum a3xx_tex_type vaw)
{
	wetuwn ((vaw) << A3XX_TEX_CONST_0_TYPE__SHIFT) & A3XX_TEX_CONST_0_TYPE__MASK;
}

#define WEG_A3XX_TEX_CONST_1					0x00000001
#define A3XX_TEX_CONST_1_HEIGHT__MASK				0x00003fff
#define A3XX_TEX_CONST_1_HEIGHT__SHIFT				0
static inwine uint32_t A3XX_TEX_CONST_1_HEIGHT(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_TEX_CONST_1_HEIGHT__SHIFT) & A3XX_TEX_CONST_1_HEIGHT__MASK;
}
#define A3XX_TEX_CONST_1_WIDTH__MASK				0x0fffc000
#define A3XX_TEX_CONST_1_WIDTH__SHIFT				14
static inwine uint32_t A3XX_TEX_CONST_1_WIDTH(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_TEX_CONST_1_WIDTH__SHIFT) & A3XX_TEX_CONST_1_WIDTH__MASK;
}
#define A3XX_TEX_CONST_1_PITCHAWIGN__MASK			0xf0000000
#define A3XX_TEX_CONST_1_PITCHAWIGN__SHIFT			28
static inwine uint32_t A3XX_TEX_CONST_1_PITCHAWIGN(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_TEX_CONST_1_PITCHAWIGN__SHIFT) & A3XX_TEX_CONST_1_PITCHAWIGN__MASK;
}

#define WEG_A3XX_TEX_CONST_2					0x00000002
#define A3XX_TEX_CONST_2_INDX__MASK				0x000001ff
#define A3XX_TEX_CONST_2_INDX__SHIFT				0
static inwine uint32_t A3XX_TEX_CONST_2_INDX(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_TEX_CONST_2_INDX__SHIFT) & A3XX_TEX_CONST_2_INDX__MASK;
}
#define A3XX_TEX_CONST_2_PITCH__MASK				0x3ffff000
#define A3XX_TEX_CONST_2_PITCH__SHIFT				12
static inwine uint32_t A3XX_TEX_CONST_2_PITCH(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_TEX_CONST_2_PITCH__SHIFT) & A3XX_TEX_CONST_2_PITCH__MASK;
}
#define A3XX_TEX_CONST_2_SWAP__MASK				0xc0000000
#define A3XX_TEX_CONST_2_SWAP__SHIFT				30
static inwine uint32_t A3XX_TEX_CONST_2_SWAP(enum a3xx_cowow_swap vaw)
{
	wetuwn ((vaw) << A3XX_TEX_CONST_2_SWAP__SHIFT) & A3XX_TEX_CONST_2_SWAP__MASK;
}

#define WEG_A3XX_TEX_CONST_3					0x00000003
#define A3XX_TEX_CONST_3_WAYEWSZ1__MASK				0x0001ffff
#define A3XX_TEX_CONST_3_WAYEWSZ1__SHIFT			0
static inwine uint32_t A3XX_TEX_CONST_3_WAYEWSZ1(uint32_t vaw)
{
	wetuwn ((vaw >> 12) << A3XX_TEX_CONST_3_WAYEWSZ1__SHIFT) & A3XX_TEX_CONST_3_WAYEWSZ1__MASK;
}
#define A3XX_TEX_CONST_3_DEPTH__MASK				0x0ffe0000
#define A3XX_TEX_CONST_3_DEPTH__SHIFT				17
static inwine uint32_t A3XX_TEX_CONST_3_DEPTH(uint32_t vaw)
{
	wetuwn ((vaw) << A3XX_TEX_CONST_3_DEPTH__SHIFT) & A3XX_TEX_CONST_3_DEPTH__MASK;
}
#define A3XX_TEX_CONST_3_WAYEWSZ2__MASK				0xf0000000
#define A3XX_TEX_CONST_3_WAYEWSZ2__SHIFT			28
static inwine uint32_t A3XX_TEX_CONST_3_WAYEWSZ2(uint32_t vaw)
{
	wetuwn ((vaw >> 12) << A3XX_TEX_CONST_3_WAYEWSZ2__SHIFT) & A3XX_TEX_CONST_3_WAYEWSZ2__MASK;
}


#endif /* A3XX_XMW */
