<b>Computer Architecture:</b>

<b>Proj_1. MIPS Single Cycle CPU Simulator:</b> Implement a single-cycle, functional processor simulator according to the reduced MIPS R3000 ISA. 

<b>Proj_2. MIPS Pipelined CPU Simulator:</b> Implement a pipelined, functional processor simulator with forwarding unit and data-hazard dectection.

<b>Proj_3. MIPS Cache Memory Pagetable CPU Simulator:</b> a simulator with memory hierarchy, Translation-Lookaside Buffer (TLB), virtual page table and cache mechanism with write back and write through policy. 

<b>Proj_Tools:</b> Assembler and disassembler compiler for CPU Simulator.
