Fitter report for multiprocessor
Sun Oct 13 23:18:31 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sun Oct 13 23:18:31 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; multiprocessor                              ;
; Top-level Entity Name              ; top_inst                                    ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE115F29C7                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 14,505 / 114,480 ( 13 % )                   ;
;     Total combinational functions  ; 12,780 / 114,480 ( 11 % )                   ;
;     Dedicated logic registers      ; 8,729 / 114,480 ( 8 % )                     ;
; Total registers                    ; 8848                                        ;
; Total pins                         ; 68 / 529 ( 13 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 769,216 / 3,981,312 ( 19 % )                ;
; Embedded Multiplier 9-bit elements ; 24 / 532 ( 5 % )                            ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE115F29C7                         ;                                       ;
; Maximum processors allowed for parallel compilation                ; All                                   ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.7%      ;
;     Processor 3            ;   2.7%      ;
;     Processor 4            ;   2.6%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                      ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                         ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_bht_module:top_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_bht_module:top_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[0]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[2]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[3]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[5]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[6]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[7]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[8]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[9]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[10]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[12]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[13]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[14]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[17]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[18]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[19]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[20]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[21]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[22]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[23]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[24]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[25]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[26]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[27]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[28]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[29]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[30]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[31]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_bht_module:top_cpu_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_bht_module:top_cpu_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[0]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[2]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[3]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[5]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[6]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[7]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[8]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[9]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[10]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[12]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[13]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[14]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[17]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[18]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[19]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[20]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[21]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[22]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[23]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[24]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[25]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[26]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[27]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[28]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[29]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[30]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[31]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_bht_module:top_cpu_2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_bht_module:top_cpu_2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[0]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[2]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[3]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[5]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[6]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[7]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[8]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[9]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[10]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[12]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[13]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[14]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[17]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[18]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[19]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[20]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[21]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[22]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[23]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[24]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[25]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[26]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[27]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[28]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[29]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[30]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_src1[31]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_bht_module:top_cpu_3_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_bht_module:top_cpu_3_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[0]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[2]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[3]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[5]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[6]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[7]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[8]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[9]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[10]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[12]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[13]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[14]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[17]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[18]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[19]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[20]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[21]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[22]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[23]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[24]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[25]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[26]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[27]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[28]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[29]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[30]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_src1[31]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart2|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart2|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart2|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart2|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart2|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart2|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart2|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart2|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart3|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart3|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart3|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart3|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart3|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart3|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart3|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_jtag_uart0:jtag_uart3|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7]                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; top:u0|top_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; top:u0|top_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; top:u0|top_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; top:u0|top_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; top:u0|top_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; top:u0|top_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; top:u0|top_sdram:sdram|m_addr[6]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; top:u0|top_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; top:u0|top_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; top:u0|top_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; top:u0|top_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; top:u0|top_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; top:u0|top_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; top:u0|top_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; top:u0|top_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; top:u0|top_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; top:u0|top_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; top:u0|top_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; top:u0|top_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; top:u0|top_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[16]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[16]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[16]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[17]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[17]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[17]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[17]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[18]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[18]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[18]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[18]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[19]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[19]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[19]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[20]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[20]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[20]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[21]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[21]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[21]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[22]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[22]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[22]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[23]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[23]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[23]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[24]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[24]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[24]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[25]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[25]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[25]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[26]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[26]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[26]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[27]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[27]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[27]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[28]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[28]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[28]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[29]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[29]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[29]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[30]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[30]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[30]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_data[31]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; top:u0|top_sdram:sdram|m_data[31]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; top:u0|top_sdram:sdram|m_data[31]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[31]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[0]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[1]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_dqm[2]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[2]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|m_dqm[3]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[3]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; top:u0|top_sdram:sdram|oe                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_16                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_16                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_17                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_16                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[16]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_16                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_17                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_18                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_17                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[17]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_17                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_18                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_19                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_18                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[18]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_18                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_19                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_20                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_19                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[19]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_19                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_20                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_21                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_20                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[20]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_20                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_21                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_22                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_21                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[21]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_21                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_22                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_23                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_22                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[22]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_22                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_23                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_24                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_23                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[23]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_23                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_24                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_25                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_24                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[24]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_24                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_25                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_26                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_25                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[25]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_25                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_26                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_27                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_26                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[26]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_26                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_27                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_28                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_27                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[27]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_27                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_28                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_29                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_28                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[28]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_28                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_29                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_30                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_29                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[29]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_29                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_30                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; top:u0|top_sdram:sdram|oe~_Duplicate_31                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_30                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[30]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_30                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_31                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[31]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; top:u0|top_sdram:sdram|oe~_Duplicate_31                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:u0|top_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[16]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[16]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[17]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[17]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[18]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[18]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[19]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[19]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[20]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[20]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[21]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[21]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[22]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[22]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[23]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[23]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[24]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[24]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[25]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[25]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[26]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[26]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[27]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[27]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[28]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[28]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[29]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[29]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[30]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[30]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; top:u0|top_sdram:sdram|za_data[31]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[31]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                         ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Location                    ;                ;              ; AUD_ADCDAT       ; PIN_D2        ; QSF Assignment             ;
; Location                    ;                ;              ; AUD_ADCLRCK      ; PIN_C2        ; QSF Assignment             ;
; Location                    ;                ;              ; AUD_BCLK         ; PIN_F2        ; QSF Assignment             ;
; Location                    ;                ;              ; AUD_DACDAT       ; PIN_D1        ; QSF Assignment             ;
; Location                    ;                ;              ; AUD_DACLRCK      ; PIN_E3        ; QSF Assignment             ;
; Location                    ;                ;              ; AUD_XCK          ; PIN_E1        ; QSF Assignment             ;
; Location                    ;                ;              ; CLOCK2_50        ; PIN_AG14      ; QSF Assignment             ;
; Location                    ;                ;              ; CLOCK3_50        ; PIN_AG15      ; QSF Assignment             ;
; Location                    ;                ;              ; EEP_I2C_SCLK     ; PIN_D14       ; QSF Assignment             ;
; Location                    ;                ;              ; EEP_I2C_SDAT     ; PIN_E14       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET0_GTX_CLK    ; PIN_A17       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET0_INT_N      ; PIN_A21       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET0_LINK100    ; PIN_C14       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET0_MDC        ; PIN_C20       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET0_MDIO       ; PIN_B21       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET0_RST_N      ; PIN_C19       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET0_RX_CLK     ; PIN_A15       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET0_RX_COL     ; PIN_E15       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET0_RX_CRS     ; PIN_D15       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET0_RX_DATA[0] ; PIN_C16       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET0_RX_DATA[1] ; PIN_D16       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET0_RX_DATA[2] ; PIN_D17       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET0_RX_DATA[3] ; PIN_C15       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET0_RX_DV      ; PIN_C17       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET0_RX_ER      ; PIN_D18       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET0_TX_CLK     ; PIN_B17       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET0_TX_DATA[0] ; PIN_C18       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET0_TX_DATA[1] ; PIN_D19       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET0_TX_DATA[2] ; PIN_A19       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET0_TX_DATA[3] ; PIN_B19       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET0_TX_EN      ; PIN_A18       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET0_TX_ER      ; PIN_B18       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET1_GTX_CLK    ; PIN_C23       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET1_INT_N      ; PIN_D24       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET1_LINK100    ; PIN_D13       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET1_MDC        ; PIN_D23       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET1_MDIO       ; PIN_D25       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET1_RST_N      ; PIN_D22       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET1_RX_CLK     ; PIN_B15       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET1_RX_COL     ; PIN_B22       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET1_RX_CRS     ; PIN_D20       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET1_RX_DATA[0] ; PIN_B23       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET1_RX_DATA[1] ; PIN_C21       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET1_RX_DATA[2] ; PIN_A23       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET1_RX_DATA[3] ; PIN_D21       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET1_RX_DV      ; PIN_A22       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET1_RX_ER      ; PIN_C24       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET1_TX_CLK     ; PIN_C22       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET1_TX_DATA[0] ; PIN_C25       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET1_TX_DATA[1] ; PIN_A26       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET1_TX_DATA[2] ; PIN_B26       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET1_TX_DATA[3] ; PIN_C26       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET1_TX_EN      ; PIN_B25       ; QSF Assignment             ;
; Location                    ;                ;              ; ENET1_TX_ER      ; PIN_A25       ; QSF Assignment             ;
; Location                    ;                ;              ; ENETCLK_25       ; PIN_A14       ; QSF Assignment             ;
; Location                    ;                ;              ; EX_IO[0]         ; PIN_J10       ; QSF Assignment             ;
; Location                    ;                ;              ; EX_IO[1]         ; PIN_J14       ; QSF Assignment             ;
; Location                    ;                ;              ; EX_IO[2]         ; PIN_H13       ; QSF Assignment             ;
; Location                    ;                ;              ; EX_IO[3]         ; PIN_H14       ; QSF Assignment             ;
; Location                    ;                ;              ; EX_IO[4]         ; PIN_F14       ; QSF Assignment             ;
; Location                    ;                ;              ; EX_IO[5]         ; PIN_E10       ; QSF Assignment             ;
; Location                    ;                ;              ; EX_IO[6]         ; PIN_D9        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[0]       ; PIN_AG12      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[10]      ; PIN_AE9       ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[11]      ; PIN_AF9       ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[12]      ; PIN_AA10      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[13]      ; PIN_AD8       ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[14]      ; PIN_AC8       ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[15]      ; PIN_Y10       ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[16]      ; PIN_AA8       ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[17]      ; PIN_AH12      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[18]      ; PIN_AC12      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[19]      ; PIN_AD12      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[1]       ; PIN_AH7       ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[20]      ; PIN_AE10      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[21]      ; PIN_AD10      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[22]      ; PIN_AD11      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[2]       ; PIN_Y13       ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[3]       ; PIN_Y14       ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[4]       ; PIN_Y12       ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[5]       ; PIN_AA13      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[6]       ; PIN_AA12      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[7]       ; PIN_AB13      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[8]       ; PIN_AB12      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[9]       ; PIN_AB10      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_CE_N          ; PIN_AG7       ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[0]         ; PIN_AH8       ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[1]         ; PIN_AF10      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[2]         ; PIN_AG10      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[3]         ; PIN_AH10      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[4]         ; PIN_AF11      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[5]         ; PIN_AG11      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[6]         ; PIN_AH11      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[7]         ; PIN_AF12      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_OE_N          ; PIN_AG8       ; QSF Assignment             ;
; Location                    ;                ;              ; FL_RST_N         ; PIN_AE11      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_RY            ; PIN_Y1        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_WE_N          ; PIN_AC10      ; QSF Assignment             ;
; Location                    ;                ;              ; FL_WP_N          ; PIN_AE12      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[0]          ; PIN_AB22      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[10]         ; PIN_AC19      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[11]         ; PIN_AF16      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[12]         ; PIN_AD19      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[13]         ; PIN_AF15      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[14]         ; PIN_AF24      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[15]         ; PIN_AE21      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[16]         ; PIN_AF25      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[17]         ; PIN_AC22      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[18]         ; PIN_AE22      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[19]         ; PIN_AF21      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[1]          ; PIN_AC15      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[20]         ; PIN_AF22      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[21]         ; PIN_AD22      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[22]         ; PIN_AG25      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[23]         ; PIN_AD25      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[24]         ; PIN_AH25      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[25]         ; PIN_AE25      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[26]         ; PIN_AG22      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[27]         ; PIN_AE24      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[28]         ; PIN_AH22      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[29]         ; PIN_AF26      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[2]          ; PIN_AB21      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[30]         ; PIN_AE20      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[31]         ; PIN_AG23      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[32]         ; PIN_AF20      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[33]         ; PIN_AH26      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[34]         ; PIN_AH23      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[35]         ; PIN_AG26      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[3]          ; PIN_Y17       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[4]          ; PIN_AC21      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[5]          ; PIN_Y16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[6]          ; PIN_AD21      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[7]          ; PIN_AE16      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[8]          ; PIN_AD15      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO[9]          ; PIN_AE15      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX0[0]          ; PIN_G18       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX0[1]          ; PIN_F22       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX0[2]          ; PIN_E17       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX0[3]          ; PIN_L26       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX0[4]          ; PIN_L25       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX0[5]          ; PIN_J22       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX0[6]          ; PIN_H22       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[0]          ; PIN_M24       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[1]          ; PIN_Y22       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[2]          ; PIN_W21       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[3]          ; PIN_W22       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[4]          ; PIN_W25       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[5]          ; PIN_U23       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[6]          ; PIN_U24       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[0]          ; PIN_AA25      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[1]          ; PIN_AA26      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[2]          ; PIN_Y25       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[3]          ; PIN_W26       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[4]          ; PIN_Y26       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[5]          ; PIN_W27       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[6]          ; PIN_W28       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[0]          ; PIN_V21       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[1]          ; PIN_U21       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[2]          ; PIN_AB20      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[3]          ; PIN_AA21      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[4]          ; PIN_AD24      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[5]          ; PIN_AF23      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[6]          ; PIN_Y19       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX4[0]          ; PIN_AB19      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX4[1]          ; PIN_AA19      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX4[2]          ; PIN_AG21      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX4[3]          ; PIN_AH21      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX4[4]          ; PIN_AE19      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX4[5]          ; PIN_AF19      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX4[6]          ; PIN_AE18      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX5[0]          ; PIN_AD18      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX5[1]          ; PIN_AC18      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX5[2]          ; PIN_AB18      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX5[3]          ; PIN_AH19      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX5[4]          ; PIN_AG19      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX5[5]          ; PIN_AF18      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX5[6]          ; PIN_AH18      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX6[0]          ; PIN_AA17      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX6[1]          ; PIN_AB16      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX6[2]          ; PIN_AA16      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX6[3]          ; PIN_AB17      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX6[4]          ; PIN_AB15      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX6[5]          ; PIN_AA15      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX6[6]          ; PIN_AC17      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX7[0]          ; PIN_AD17      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX7[1]          ; PIN_AE17      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX7[2]          ; PIN_AG17      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX7[3]          ; PIN_AH17      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX7[4]          ; PIN_AF17      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX7[5]          ; PIN_AG18      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX7[6]          ; PIN_AA14      ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_CLKIN0      ; PIN_AH15      ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_CLKIN_N1    ; PIN_J28       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_CLKIN_N2    ; PIN_Y28       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_CLKIN_P1    ; PIN_J27       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_CLKIN_P2    ; PIN_Y27       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_CLKOUT0     ; PIN_AD28      ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_CLKOUT_N1   ; PIN_G24       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_CLKOUT_N2   ; PIN_V24       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_CLKOUT_P1   ; PIN_G23       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_CLKOUT_P2   ; PIN_V23       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_D[0]        ; PIN_AE26      ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_D[1]        ; PIN_AE28      ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_D[2]        ; PIN_AE27      ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_D[3]        ; PIN_AF27      ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_N[0]   ; PIN_F25       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_N[10]  ; PIN_U26       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_N[11]  ; PIN_L22       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_N[12]  ; PIN_N26       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_N[13]  ; PIN_P26       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_N[14]  ; PIN_R21       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_N[15]  ; PIN_R23       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_N[16]  ; PIN_T22       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_N[1]   ; PIN_C27       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_N[2]   ; PIN_E26       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_N[3]   ; PIN_G26       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_N[4]   ; PIN_H26       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_N[5]   ; PIN_K26       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_N[6]   ; PIN_L24       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_N[7]   ; PIN_M26       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_N[8]   ; PIN_R26       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_N[9]   ; PIN_T26       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_P[0]   ; PIN_F24       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_P[10]  ; PIN_U25       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_P[11]  ; PIN_L21       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_P[12]  ; PIN_N25       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_P[13]  ; PIN_P25       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_P[14]  ; PIN_P21       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_P[15]  ; PIN_R22       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_P[16]  ; PIN_T21       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_P[1]   ; PIN_D26       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_P[2]   ; PIN_F26       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_P[3]   ; PIN_G25       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_P[4]   ; PIN_H25       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_P[5]   ; PIN_K25       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_P[6]   ; PIN_L23       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_P[7]   ; PIN_M25       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_P[8]   ; PIN_R25       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_RX_D_P[9]   ; PIN_T25       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_N[0]   ; PIN_D28       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_N[10]  ; PIN_J26       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_N[11]  ; PIN_L28       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_N[12]  ; PIN_V26       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_N[13]  ; PIN_R28       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_N[14]  ; PIN_U28       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_N[15]  ; PIN_V28       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_N[16]  ; PIN_V22       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_N[1]   ; PIN_E28       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_N[2]   ; PIN_F28       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_N[3]   ; PIN_G28       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_N[4]   ; PIN_K28       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_N[5]   ; PIN_M28       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_N[6]   ; PIN_K22       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_N[7]   ; PIN_H24       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_N[8]   ; PIN_J24       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_N[9]   ; PIN_P28       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_P[0]   ; PIN_D27       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_P[10]  ; PIN_J25       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_P[11]  ; PIN_L27       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_P[12]  ; PIN_V25       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_P[13]  ; PIN_R27       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_P[14]  ; PIN_U27       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_P[15]  ; PIN_V27       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_P[16]  ; PIN_U22       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_P[1]   ; PIN_E27       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_P[2]   ; PIN_F27       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_P[3]   ; PIN_G27       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_P[4]   ; PIN_K27       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_P[5]   ; PIN_M27       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_P[6]   ; PIN_K21       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_P[7]   ; PIN_H23       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_P[8]   ; PIN_J23       ; QSF Assignment             ;
; Location                    ;                ;              ; HSMC_TX_D_P[9]   ; PIN_P27       ; QSF Assignment             ;
; Location                    ;                ;              ; I2C_SCLK         ; PIN_B7        ; QSF Assignment             ;
; Location                    ;                ;              ; I2C_SDAT         ; PIN_A8        ; QSF Assignment             ;
; Location                    ;                ;              ; IRDA_RXD         ; PIN_Y15       ; QSF Assignment             ;
; Location                    ;                ;              ; KEY[2]           ; PIN_N21       ; QSF Assignment             ;
; Location                    ;                ;              ; KEY[3]           ; PIN_R24       ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_BLON         ; PIN_L6        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[0]      ; PIN_L3        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[1]      ; PIN_L1        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[2]      ; PIN_L2        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[3]      ; PIN_K7        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[4]      ; PIN_K1        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[5]      ; PIN_K2        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[6]      ; PIN_M3        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[7]      ; PIN_M5        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_EN           ; PIN_L4        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_ON           ; PIN_L5        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_RS           ; PIN_M2        ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_RW           ; PIN_M1        ; QSF Assignment             ;
; Location                    ;                ;              ; LEDG[0]          ; PIN_E21       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDG[1]          ; PIN_E22       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDG[2]          ; PIN_E25       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDG[3]          ; PIN_E24       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDG[4]          ; PIN_H21       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDG[5]          ; PIN_G20       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDG[6]          ; PIN_G22       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDG[7]          ; PIN_G21       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDG[8]          ; PIN_F17       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[0]          ; PIN_G19       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[10]         ; PIN_J15       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[11]         ; PIN_H16       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[12]         ; PIN_J16       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[13]         ; PIN_H17       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[14]         ; PIN_F15       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[15]         ; PIN_G15       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[16]         ; PIN_G16       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[17]         ; PIN_H15       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[1]          ; PIN_F19       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[2]          ; PIN_E19       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[3]          ; PIN_F21       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[4]          ; PIN_F18       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[5]          ; PIN_E18       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[6]          ; PIN_J19       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[7]          ; PIN_H19       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[8]          ; PIN_J17       ; QSF Assignment             ;
; Location                    ;                ;              ; LEDR[9]          ; PIN_G17       ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_ADDR[0]      ; PIN_H7        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_ADDR[1]      ; PIN_C3        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_CS_N         ; PIN_A3        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DACK_N[0]    ; PIN_C4        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DACK_N[1]    ; PIN_D4        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[0]      ; PIN_J6        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[10]     ; PIN_G1        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[11]     ; PIN_G2        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[12]     ; PIN_G3        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[13]     ; PIN_F1        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[14]     ; PIN_F3        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[15]     ; PIN_G4        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[1]      ; PIN_K4        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[2]      ; PIN_J5        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[3]      ; PIN_K3        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[4]      ; PIN_J4        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[5]      ; PIN_J3        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[6]      ; PIN_J7        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[7]      ; PIN_H6        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[8]      ; PIN_H3        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DATA[9]      ; PIN_H4        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DREQ[0]      ; PIN_J1        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_DREQ[1]      ; PIN_B4        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_FSPEED       ; PIN_C6        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_INT[0]       ; PIN_A6        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_INT[1]       ; PIN_D5        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_LSPEED       ; PIN_B6        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_RD_N         ; PIN_B3        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_RST_N        ; PIN_C5        ; QSF Assignment             ;
; Location                    ;                ;              ; OTG_WR_N         ; PIN_A4        ; QSF Assignment             ;
; Location                    ;                ;              ; PS2_CLK          ; PIN_G6        ; QSF Assignment             ;
; Location                    ;                ;              ; PS2_CLK2         ; PIN_G5        ; QSF Assignment             ;
; Location                    ;                ;              ; PS2_DAT          ; PIN_H5        ; QSF Assignment             ;
; Location                    ;                ;              ; PS2_DAT2         ; PIN_F5        ; QSF Assignment             ;
; Location                    ;                ;              ; SD_CLK           ; PIN_AE13      ; QSF Assignment             ;
; Location                    ;                ;              ; SD_CMD           ; PIN_AD14      ; QSF Assignment             ;
; Location                    ;                ;              ; SD_DAT[0]        ; PIN_AE14      ; QSF Assignment             ;
; Location                    ;                ;              ; SD_DAT[1]        ; PIN_AF13      ; QSF Assignment             ;
; Location                    ;                ;              ; SD_DAT[2]        ; PIN_AB14      ; QSF Assignment             ;
; Location                    ;                ;              ; SD_DAT[3]        ; PIN_AC14      ; QSF Assignment             ;
; Location                    ;                ;              ; SD_WP_N          ; PIN_AF14      ; QSF Assignment             ;
; Location                    ;                ;              ; SMA_CLKIN        ; PIN_AH14      ; QSF Assignment             ;
; Location                    ;                ;              ; SMA_CLKOUT       ; PIN_AE23      ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[0]     ; PIN_AB7       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[10]    ; PIN_AF2       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[11]    ; PIN_AD3       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[12]    ; PIN_AB4       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[13]    ; PIN_AC3       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[14]    ; PIN_AA4       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[15]    ; PIN_AB11      ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[16]    ; PIN_AC11      ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[17]    ; PIN_AB9       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[18]    ; PIN_AB8       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[19]    ; PIN_T8        ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[1]     ; PIN_AD7       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[2]     ; PIN_AE7       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[3]     ; PIN_AC7       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[4]     ; PIN_AB6       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[5]     ; PIN_AE6       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[6]     ; PIN_AB5       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[7]     ; PIN_AC5       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[8]     ; PIN_AF5       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_ADDR[9]     ; PIN_T7        ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_CE_N        ; PIN_AF8       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[0]       ; PIN_AH3       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[10]      ; PIN_AE2       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[11]      ; PIN_AE1       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[12]      ; PIN_AE3       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[13]      ; PIN_AE4       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[14]      ; PIN_AF3       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[15]      ; PIN_AG3       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[1]       ; PIN_AF4       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[2]       ; PIN_AG4       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[3]       ; PIN_AH4       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[4]       ; PIN_AF6       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[5]       ; PIN_AG6       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[6]       ; PIN_AH6       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[7]       ; PIN_AF7       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[8]       ; PIN_AD1       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_DQ[9]       ; PIN_AD2       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_LB_N        ; PIN_AD4       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_OE_N        ; PIN_AD5       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_UB_N        ; PIN_AC4       ; QSF Assignment             ;
; Location                    ;                ;              ; SRAM_WE_N        ; PIN_AE8       ; QSF Assignment             ;
; Location                    ;                ;              ; SW[10]           ; PIN_AC24      ; QSF Assignment             ;
; Location                    ;                ;              ; SW[11]           ; PIN_AB24      ; QSF Assignment             ;
; Location                    ;                ;              ; SW[12]           ; PIN_AB23      ; QSF Assignment             ;
; Location                    ;                ;              ; SW[13]           ; PIN_AA24      ; QSF Assignment             ;
; Location                    ;                ;              ; SW[14]           ; PIN_AA23      ; QSF Assignment             ;
; Location                    ;                ;              ; SW[15]           ; PIN_AA22      ; QSF Assignment             ;
; Location                    ;                ;              ; SW[16]           ; PIN_Y24       ; QSF Assignment             ;
; Location                    ;                ;              ; SW[17]           ; PIN_Y23       ; QSF Assignment             ;
; Location                    ;                ;              ; SW[8]            ; PIN_AC25      ; QSF Assignment             ;
; Location                    ;                ;              ; SW[9]            ; PIN_AB25      ; QSF Assignment             ;
; Location                    ;                ;              ; TD_CLK27         ; PIN_B14       ; QSF Assignment             ;
; Location                    ;                ;              ; TD_DATA[0]       ; PIN_E8        ; QSF Assignment             ;
; Location                    ;                ;              ; TD_DATA[1]       ; PIN_A7        ; QSF Assignment             ;
; Location                    ;                ;              ; TD_DATA[2]       ; PIN_D8        ; QSF Assignment             ;
; Location                    ;                ;              ; TD_DATA[3]       ; PIN_C7        ; QSF Assignment             ;
; Location                    ;                ;              ; TD_DATA[4]       ; PIN_D7        ; QSF Assignment             ;
; Location                    ;                ;              ; TD_DATA[5]       ; PIN_D6        ; QSF Assignment             ;
; Location                    ;                ;              ; TD_DATA[6]       ; PIN_E7        ; QSF Assignment             ;
; Location                    ;                ;              ; TD_DATA[7]       ; PIN_F7        ; QSF Assignment             ;
; Location                    ;                ;              ; TD_HS            ; PIN_E5        ; QSF Assignment             ;
; Location                    ;                ;              ; TD_RESET_N       ; PIN_G7        ; QSF Assignment             ;
; Location                    ;                ;              ; TD_VS            ; PIN_E4        ; QSF Assignment             ;
; Location                    ;                ;              ; UART_CTS         ; PIN_G14       ; QSF Assignment             ;
; Location                    ;                ;              ; UART_RTS         ; PIN_J13       ; QSF Assignment             ;
; Location                    ;                ;              ; UART_RXD         ; PIN_G12       ; QSF Assignment             ;
; Location                    ;                ;              ; UART_TXD         ; PIN_G9        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_BLANK_N      ; PIN_F11       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[0]         ; PIN_B10       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[1]         ; PIN_A10       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[2]         ; PIN_C11       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[3]         ; PIN_B11       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[4]         ; PIN_A11       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[5]         ; PIN_C12       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[6]         ; PIN_D11       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[7]         ; PIN_D12       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_CLK          ; PIN_A12       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[0]         ; PIN_G8        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[1]         ; PIN_G11       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[2]         ; PIN_F8        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[3]         ; PIN_H12       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[4]         ; PIN_C8        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[5]         ; PIN_B8        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[6]         ; PIN_F10       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[7]         ; PIN_C9        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_HS           ; PIN_G13       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[0]         ; PIN_E12       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[1]         ; PIN_E11       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[2]         ; PIN_D10       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[3]         ; PIN_F12       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[4]         ; PIN_G10       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[5]         ; PIN_J12       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[6]         ; PIN_H8        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[7]         ; PIN_H10       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_SYNC_N       ; PIN_C10       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_VS           ; PIN_C13       ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; AUD_ADCDAT       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; AUD_ADCLRCK      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; AUD_BCLK         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; AUD_DACDAT       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; AUD_DACLRCK      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; AUD_XCK          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; CLOCK2_50        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; CLOCK3_50        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; EEP_I2C_SCLK     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; EEP_I2C_SDAT     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET0_GTX_CLK    ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET0_INT_N      ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET0_LINK100    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET0_MDC        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET0_MDIO       ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET0_RST_N      ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET0_RX_CLK     ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET0_RX_COL     ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET0_RX_CRS     ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET0_RX_DATA[0] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET0_RX_DATA[1] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET0_RX_DATA[2] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET0_RX_DATA[3] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET0_RX_DV      ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET0_RX_ER      ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET0_TX_CLK     ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET0_TX_DATA[0] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET0_TX_DATA[1] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET0_TX_DATA[2] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET0_TX_DATA[3] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET0_TX_EN      ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET0_TX_ER      ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET1_GTX_CLK    ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET1_INT_N      ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET1_LINK100    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET1_MDC        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET1_MDIO       ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET1_RST_N      ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET1_RX_CLK     ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET1_RX_COL     ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET1_RX_CRS     ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET1_RX_DATA[0] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET1_RX_DATA[1] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET1_RX_DATA[2] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET1_RX_DATA[3] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET1_RX_DV      ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET1_RX_ER      ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET1_TX_CLK     ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET1_TX_DATA[0] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET1_TX_DATA[1] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET1_TX_DATA[2] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET1_TX_DATA[3] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET1_TX_EN      ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENET1_TX_ER      ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; ENETCLK_25       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; EX_IO[0]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; EX_IO[1]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; EX_IO[2]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; EX_IO[3]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; EX_IO[4]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; EX_IO[5]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; EX_IO[6]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_ADDR[0]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_ADDR[10]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_ADDR[11]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_ADDR[12]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_ADDR[13]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_ADDR[14]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_ADDR[15]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_ADDR[16]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_ADDR[17]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_ADDR[18]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_ADDR[19]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_ADDR[1]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_ADDR[20]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_ADDR[21]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_ADDR[22]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_ADDR[2]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_ADDR[3]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_ADDR[4]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_ADDR[5]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_ADDR[6]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_ADDR[7]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_ADDR[8]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_ADDR[9]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_CE_N          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_DQ[0]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_DQ[1]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_DQ[2]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_DQ[3]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_DQ[4]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_DQ[5]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_DQ[6]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_DQ[7]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_OE_N          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_RST_N         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_RY            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_WE_N          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; FL_WP_N          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[0]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[10]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[11]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[12]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[13]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[14]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[15]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[16]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[17]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[18]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[19]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[1]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[20]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[21]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[22]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[23]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[24]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[25]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[26]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[27]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[28]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[29]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[2]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[30]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[31]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[32]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[33]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[34]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[35]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[3]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[4]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[5]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[6]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[7]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[8]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; GPIO[9]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX0[0]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX0[1]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX0[2]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX0[3]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX0[4]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX0[5]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX0[6]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX1[0]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX1[1]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX1[2]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX1[3]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX1[4]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX1[5]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX1[6]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX2[0]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX2[1]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX2[2]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX2[3]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX2[4]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX2[5]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX2[6]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX3[0]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX3[1]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX3[2]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX3[3]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX3[4]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX3[5]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX3[6]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX4[0]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX4[1]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX4[2]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX4[3]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX4[4]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX4[5]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX4[6]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX5[0]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX5[1]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX5[2]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX5[3]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX5[4]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX5[5]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX5[6]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX6[0]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX6[1]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX6[2]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX6[3]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX6[4]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX6[5]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX6[6]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX7[0]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX7[1]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX7[2]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX7[3]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX7[4]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX7[5]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HEX7[6]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_CLKIN0      ; 3.0-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_CLKIN_N1    ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_CLKIN_N2    ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_CLKIN_P1    ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_CLKIN_P2    ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_CLKOUT0     ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_CLKOUT_N1   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_CLKOUT_N2   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_CLKOUT_P1   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_CLKOUT_P2   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_D[0]        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_D[1]        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_D[2]        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_D[3]        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_N[0]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_N[10]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_N[11]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_N[12]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_N[13]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_N[14]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_N[15]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_N[16]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_N[1]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_N[2]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_N[3]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_N[4]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_N[5]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_N[6]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_N[7]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_N[8]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_N[9]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_P[0]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_P[10]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_P[11]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_P[12]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_P[13]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_P[14]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_P[15]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_P[16]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_P[1]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_P[2]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_P[3]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_P[4]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_P[5]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_P[6]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_P[7]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_P[8]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_RX_D_P[9]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_N[0]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_N[10]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_N[11]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_N[12]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_N[13]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_N[14]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_N[15]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_N[16]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_N[1]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_N[2]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_N[3]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_N[4]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_N[5]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_N[6]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_N[7]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_N[8]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_N[9]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_P[0]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_P[10]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_P[11]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_P[12]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_P[13]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_P[14]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_P[15]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_P[16]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_P[1]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_P[2]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_P[3]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_P[4]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_P[5]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_P[6]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_P[7]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_P[8]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; HSMC_TX_D_P[9]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; I2C_SCLK         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; I2C_SDAT         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; IRDA_RXD         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; KEY[2]           ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; KEY[3]           ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LCD_BLON         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LCD_DATA[0]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LCD_DATA[1]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LCD_DATA[2]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LCD_DATA[3]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LCD_DATA[4]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LCD_DATA[5]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LCD_DATA[6]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LCD_DATA[7]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LCD_EN           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LCD_ON           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LCD_RS           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LCD_RW           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDG[0]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDG[1]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDG[2]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDG[3]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDG[4]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDG[5]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDG[6]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDG[7]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDG[8]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDR[0]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDR[10]         ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDR[11]         ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDR[12]         ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDR[13]         ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDR[14]         ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDR[15]         ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDR[16]         ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDR[17]         ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDR[1]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDR[2]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDR[3]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDR[4]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDR[5]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDR[6]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDR[7]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDR[8]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; LEDR[9]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_ADDR[0]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_ADDR[1]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_CS_N         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_DACK_N[0]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_DACK_N[1]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_DATA[0]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_DATA[10]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_DATA[11]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_DATA[12]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_DATA[13]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_DATA[14]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_DATA[15]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_DATA[1]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_DATA[2]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_DATA[3]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_DATA[4]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_DATA[5]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_DATA[6]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_DATA[7]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_DATA[8]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_DATA[9]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_DREQ[0]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_DREQ[1]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_FSPEED       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_INT[0]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_INT[1]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_LSPEED       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_RD_N         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_RST_N        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; OTG_WR_N         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; PS2_CLK          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; PS2_CLK2         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; PS2_DAT          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; PS2_DAT2         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SD_CLK           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SD_CMD           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SD_DAT[0]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SD_DAT[1]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SD_DAT[2]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SD_DAT[3]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SD_WP_N          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SMA_CLKIN        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SMA_CLKOUT       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_ADDR[0]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_ADDR[10]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_ADDR[11]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_ADDR[12]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_ADDR[13]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_ADDR[14]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_ADDR[15]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_ADDR[16]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_ADDR[17]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_ADDR[18]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_ADDR[19]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_ADDR[1]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_ADDR[2]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_ADDR[3]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_ADDR[4]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_ADDR[5]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_ADDR[6]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_ADDR[7]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_ADDR[8]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_ADDR[9]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_CE_N        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_DQ[0]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_DQ[10]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_DQ[11]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_DQ[12]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_DQ[13]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_DQ[14]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_DQ[15]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_DQ[1]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_DQ[2]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_DQ[3]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_DQ[4]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_DQ[5]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_DQ[6]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_DQ[7]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_DQ[8]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_DQ[9]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_LB_N        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_OE_N        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_UB_N        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SRAM_WE_N        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SW[10]           ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SW[11]           ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SW[12]           ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SW[13]           ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SW[14]           ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SW[15]           ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SW[16]           ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SW[17]           ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SW[8]            ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; SW[9]            ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; TD_CLK27         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; TD_DATA[0]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; TD_DATA[1]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; TD_DATA[2]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; TD_DATA[3]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; TD_DATA[4]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; TD_DATA[5]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; TD_DATA[6]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; TD_DATA[7]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; TD_HS            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; TD_RESET_N       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; TD_VS            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; UART_CTS         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; UART_RTS         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; UART_RXD         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; UART_TXD         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_BLANK_N      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_B[0]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_B[1]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_B[2]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_B[3]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_B[4]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_B[5]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_B[6]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_B[7]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_CLK          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_G[0]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_G[1]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_G[2]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_G[3]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_G[4]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_G[5]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_G[6]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_G[7]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_HS           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_R[0]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_R[1]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_R[2]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_R[3]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_R[4]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_R[5]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_R[6]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_R[7]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_SYNC_N       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_inst       ;              ; VGA_VS           ; 3.3-V LVTTL   ; QSF Assignment             ;
; Fast Input Register         ; top_sdram      ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[16]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[17]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[18]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[19]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[20]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[21]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[22]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[23]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[24]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[25]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[26]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[27]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[28]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[29]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[30]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[31]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; top_sdram      ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[16]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[17]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[18]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[19]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[20]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[21]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[22]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[23]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[24]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[25]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[26]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[27]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[28]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[29]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[30]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[31]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; top_sdram      ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 23069 ) ; 0.00 % ( 0 / 23069 )       ; 0.00 % ( 0 / 23069 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 23069 ) ; 0.00 % ( 0 / 23069 )       ; 0.00 % ( 0 / 23069 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 22468 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 196 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 392 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/COMPSYS700SOPC/output_files/multiprocessor.pin.


+------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Total logic elements                        ; 14,505 / 114,480 ( 13 % )      ;
;     -- Combinational with no register       ; 5776                           ;
;     -- Register only                        ; 1725                           ;
;     -- Combinational with a register        ; 7004                           ;
;                                             ;                                ;
; Logic element usage by number of LUT inputs ;                                ;
;     -- 4 input functions                    ; 7258                           ;
;     -- 3 input functions                    ; 3755                           ;
;     -- <=2 input functions                  ; 1767                           ;
;     -- Register only                        ; 1725                           ;
;                                             ;                                ;
; Logic elements by mode                      ;                                ;
;     -- normal mode                          ; 11856                          ;
;     -- arithmetic mode                      ; 924                            ;
;                                             ;                                ;
; Total registers*                            ; 8,848 / 117,053 ( 8 % )        ;
;     -- Dedicated logic registers            ; 8,729 / 114,480 ( 8 % )        ;
;     -- I/O registers                        ; 119 / 2,573 ( 5 % )            ;
;                                             ;                                ;
; Total LABs:  partially or completely used   ; 1,179 / 7,155 ( 16 % )         ;
; Virtual pins                                ; 0                              ;
; I/O pins                                    ; 68 / 529 ( 13 % )              ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )                 ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )                 ;
;                                             ;                                ;
; M9Ks                                        ; 121 / 432 ( 28 % )             ;
; Total block memory bits                     ; 769,216 / 3,981,312 ( 19 % )   ;
; Total block memory implementation bits      ; 1,115,136 / 3,981,312 ( 28 % ) ;
; Embedded Multiplier 9-bit elements          ; 24 / 532 ( 5 % )               ;
; PLLs                                        ; 1 / 4 ( 25 % )                 ;
; Global signals                              ; 18                             ;
;     -- Global clocks                        ; 18 / 20 ( 90 % )               ;
; JTAGs                                       ; 1 / 1 ( 100 % )                ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                  ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                  ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                  ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                  ;
; Average interconnect usage (total/H/V)      ; 8.1% / 8.0% / 8.2%             ;
; Peak interconnect usage (total/H/V)         ; 39.6% / 39.0% / 41.7%          ;
; Maximum fan-out                             ; 8549                           ;
; Highest non-global fan-out                  ; 903                            ;
; Total fan-out                               ; 83075                          ;
; Average fan-out                             ; 3.57                           ;
+---------------------------------------------+--------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                               ;
+----------------------------------------------+-------------------------+------------------------+------------------------+--------------------------------+
; Statistic                                    ; Top                     ; pzdyqx:nabboc          ; sld_hub:auto_hub       ; hard_block:auto_generated_inst ;
+----------------------------------------------+-------------------------+------------------------+------------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                     ; Low                    ; Low                    ; Low                            ;
;                                              ;                         ;                        ;                        ;                                ;
; Total logic elements                         ; 14091 / 114480 ( 12 % ) ; 129 / 114480 ( < 1 % ) ; 285 / 114480 ( < 1 % ) ; 0 / 114480 ( 0 % )             ;
;     -- Combinational with no register        ; 5556                    ; 57                     ; 163                    ; 0                              ;
;     -- Register only                         ; 1702                    ; 7                      ; 16                     ; 0                              ;
;     -- Combinational with a register         ; 6833                    ; 65                     ; 106                    ; 0                              ;
;                                              ;                         ;                        ;                        ;                                ;
; Logic element usage by number of LUT inputs  ;                         ;                        ;                        ;                                ;
;     -- 4 input functions                     ; 7052                    ; 54                     ; 152                    ; 0                              ;
;     -- 3 input functions                     ; 3671                    ; 22                     ; 62                     ; 0                              ;
;     -- <=2 input functions                   ; 1666                    ; 46                     ; 55                     ; 0                              ;
;     -- Register only                         ; 1702                    ; 7                      ; 16                     ; 0                              ;
;                                              ;                         ;                        ;                        ;                                ;
; Logic elements by mode                       ;                         ;                        ;                        ;                                ;
;     -- normal mode                           ; 11479                   ; 118                    ; 259                    ; 0                              ;
;     -- arithmetic mode                       ; 910                     ; 4                      ; 10                     ; 0                              ;
;                                              ;                         ;                        ;                        ;                                ;
; Total registers                              ; 8654                    ; 72                     ; 122                    ; 0                              ;
;     -- Dedicated logic registers             ; 8535 / 114480 ( 7 % )   ; 72 / 114480 ( < 1 % )  ; 122 / 114480 ( < 1 % ) ; 0 / 114480 ( 0 % )             ;
;     -- I/O registers                         ; 238                     ; 0                      ; 0                      ; 0                              ;
;                                              ;                         ;                        ;                        ;                                ;
; Total LABs:  partially or completely used    ; 1143 / 7155 ( 16 % )    ; 13 / 7155 ( < 1 % )    ; 24 / 7155 ( < 1 % )    ; 0 / 7155 ( 0 % )               ;
;                                              ;                         ;                        ;                        ;                                ;
; Virtual pins                                 ; 0                       ; 0                      ; 0                      ; 0                              ;
; I/O pins                                     ; 68                      ; 0                      ; 0                      ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 24 / 532 ( 5 % )        ; 0 / 532 ( 0 % )        ; 0 / 532 ( 0 % )        ; 0 / 532 ( 0 % )                ;
; Total memory bits                            ; 769216                  ; 0                      ; 0                      ; 0                              ;
; Total RAM block bits                         ; 1115136                 ; 0                      ; 0                      ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )           ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ;
; M9K                                          ; 121 / 432 ( 28 % )      ; 0 / 432 ( 0 % )        ; 0 / 432 ( 0 % )        ; 0 / 432 ( 0 % )                ;
; Clock control block                          ; 14 / 24 ( 58 % )        ; 2 / 24 ( 8 % )         ; 1 / 24 ( 4 % )         ; 2 / 24 ( 8 % )                 ;
; Double Data Rate I/O output circuitry        ; 55 / 516 ( 10 % )       ; 0 / 516 ( 0 % )        ; 0 / 516 ( 0 % )        ; 0 / 516 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 32 / 516 ( 6 % )        ; 0 / 516 ( 0 % )        ; 0 / 516 ( 0 % )        ; 0 / 516 ( 0 % )                ;
;                                              ;                         ;                        ;                        ;                                ;
; Connections                                  ;                         ;                        ;                        ;                                ;
;     -- Input Connections                     ; 9673                    ; 73                     ; 214                    ; 1                              ;
;     -- Registered Input Connections          ; 8852                    ; 30                     ; 132                    ; 0                              ;
;     -- Output Connections                    ; 648                     ; 6                      ; 752                    ; 8555                           ;
;     -- Registered Output Connections         ; 32                      ; 4                      ; 596                    ; 0                              ;
;                                              ;                         ;                        ;                        ;                                ;
; Internal Connections                         ;                         ;                        ;                        ;                                ;
;     -- Total Connections                     ; 82245                   ; 572                    ; 2086                   ; 8564                           ;
;     -- Registered Connections                ; 40410                   ; 295                    ; 1320                   ; 0                              ;
;                                              ;                         ;                        ;                        ;                                ;
; External Connections                         ;                         ;                        ;                        ;                                ;
;     -- Top                                   ; 832                     ; 31                     ; 902                    ; 8556                           ;
;     -- pzdyqx:nabboc                         ; 31                      ; 0                      ; 48                     ; 0                              ;
;     -- sld_hub:auto_hub                      ; 902                     ; 48                     ; 16                     ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 8556                    ; 0                      ; 0                      ; 0                              ;
;                                              ;                         ;                        ;                        ;                                ;
; Partition Interface                          ;                         ;                        ;                        ;                                ;
;     -- Input Ports                           ; 151                     ; 11                     ; 237                    ; 1                              ;
;     -- Output Ports                          ; 46                      ; 4                      ; 254                    ; 3                              ;
;     -- Bidir Ports                           ; 32                      ; 0                      ; 0                      ; 0                              ;
;                                              ;                         ;                        ;                        ;                                ;
; Registered Ports                             ;                         ;                        ;                        ;                                ;
;     -- Registered Input Ports                ; 0                       ; 3                      ; 3                      ; 0                              ;
;     -- Registered Output Ports               ; 0                       ; 3                      ; 177                    ; 0                              ;
;                                              ;                         ;                        ;                        ;                                ;
; Port Connectivity                            ;                         ;                        ;                        ;                                ;
;     -- Input Ports driven by GND             ; 0                       ; 0                      ; 9                      ; 0                              ;
;     -- Output Ports driven by GND            ; 0                       ; 0                      ; 32                     ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                       ; 0                      ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                       ; 0                      ; 0                      ; 0                              ;
;     -- Input Ports with no Source            ; 0                       ; 0                      ; 197                    ; 0                              ;
;     -- Output Ports with no Source           ; 0                       ; 0                      ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                       ; 2                      ; 202                    ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                       ; 0                      ; 166                    ; 0                              ;
+----------------------------------------------+-------------------------+------------------------+------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; Y2    ; 2        ; 0            ; 36           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[0]   ; M23   ; 6        ; 115          ; 40           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[1]   ; M21   ; 6        ; 115          ; 53           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[0]    ; AB28  ; 5        ; 115          ; 17           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[1]    ; AC28  ; 5        ; 115          ; 14           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[2]    ; AC27  ; 5        ; 115          ; 15           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[3]    ; AD27  ; 5        ; 115          ; 13           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[4]    ; AB27  ; 5        ; 115          ; 18           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[5]    ; AC26  ; 5        ; 115          ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[6]    ; AD26  ; 5        ; 115          ; 10           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[7]    ; AB26  ; 5        ; 115          ; 15           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; R6    ; 2        ; 0            ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; R5    ; 2        ; 0            ; 32           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; AA5   ; 2        ; 0            ; 10           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; Y7    ; 2        ; 0            ; 11           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; V8    ; 2        ; 0            ; 15           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; U8    ; 2        ; 0            ; 18           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; P1    ; 1        ; 0            ; 42           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; V5    ; 2        ; 0            ; 15           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; W8    ; 2        ; 0            ; 11           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; W7    ; 2        ; 0            ; 12           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; AA7   ; 2        ; 0            ; 9            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; Y5    ; 2        ; 0            ; 12           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; Y6    ; 2        ; 0            ; 13           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; U7    ; 2        ; 0            ; 18           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; R4    ; 2        ; 0            ; 33           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; V7    ; 2        ; 0            ; 14           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; AA6   ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; AE5   ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; T4    ; 2        ; 0            ; 33           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[0]   ; U2    ; 2        ; 0            ; 30           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[1]   ; W4    ; 2        ; 0            ; 14           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[2]   ; K8    ; 1        ; 0            ; 48           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[3]   ; N8    ; 1        ; 0            ; 42           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; U6    ; 2        ; 0            ; 25           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; V6    ; 2        ; 0            ; 16           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                     ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------+
; DRAM_DQ[0]  ; W3    ; 2        ; 0            ; 13           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe               ;
; DRAM_DQ[10] ; AB1   ; 2        ; 0            ; 27           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_10 ;
; DRAM_DQ[11] ; AA3   ; 2        ; 0            ; 19           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_11 ;
; DRAM_DQ[12] ; AB2   ; 2        ; 0            ; 27           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_12 ;
; DRAM_DQ[13] ; AC1   ; 2        ; 0            ; 23           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_13 ;
; DRAM_DQ[14] ; AB3   ; 2        ; 0            ; 21           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_14 ;
; DRAM_DQ[15] ; AC2   ; 2        ; 0            ; 24           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_15 ;
; DRAM_DQ[16] ; M8    ; 1        ; 0            ; 45           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_16 ;
; DRAM_DQ[17] ; L8    ; 1        ; 0            ; 48           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_17 ;
; DRAM_DQ[18] ; P2    ; 1        ; 0            ; 43           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_18 ;
; DRAM_DQ[19] ; N3    ; 1        ; 0            ; 46           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_19 ;
; DRAM_DQ[1]  ; W2    ; 2        ; 0            ; 26           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_1  ;
; DRAM_DQ[20] ; N4    ; 1        ; 0            ; 46           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_20 ;
; DRAM_DQ[21] ; M4    ; 1        ; 0            ; 52           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_21 ;
; DRAM_DQ[22] ; M7    ; 1        ; 0            ; 45           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_22 ;
; DRAM_DQ[23] ; L7    ; 1        ; 0            ; 47           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_23 ;
; DRAM_DQ[24] ; U5    ; 2        ; 0            ; 24           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_24 ;
; DRAM_DQ[25] ; R7    ; 2        ; 0            ; 35           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_25 ;
; DRAM_DQ[26] ; R1    ; 2        ; 0            ; 35           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_26 ;
; DRAM_DQ[27] ; R2    ; 2        ; 0            ; 35           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_27 ;
; DRAM_DQ[28] ; R3    ; 2        ; 0            ; 34           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_28 ;
; DRAM_DQ[29] ; T3    ; 2        ; 0            ; 32           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_29 ;
; DRAM_DQ[2]  ; V4    ; 2        ; 0            ; 29           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_2  ;
; DRAM_DQ[30] ; U4    ; 2        ; 0            ; 34           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_30 ;
; DRAM_DQ[31] ; U1    ; 2        ; 0            ; 30           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_31 ;
; DRAM_DQ[3]  ; W1    ; 2        ; 0            ; 25           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_3  ;
; DRAM_DQ[4]  ; V3    ; 2        ; 0            ; 29           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_4  ;
; DRAM_DQ[5]  ; V2    ; 2        ; 0            ; 28           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_5  ;
; DRAM_DQ[6]  ; V1    ; 2        ; 0            ; 28           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_6  ;
; DRAM_DQ[7]  ; U3    ; 2        ; 0            ; 34           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_7  ;
; DRAM_DQ[8]  ; Y3    ; 2        ; 0            ; 24           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_8  ;
; DRAM_DQ[9]  ; Y4    ; 2        ; 0            ; 24           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; top:u0|top_sdram:sdram|oe~_Duplicate_9  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; F4       ; DIFFIO_L5n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; M6       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; P3       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; N7       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; P4       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; P7       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; P5       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; P8       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; P6       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; R8       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; P24      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P23      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; M22      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P22      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P28      ; DIFFIO_R23n, nCEO           ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 15 / 56 ( 27 % ) ; 3.3V          ; --           ;
; 2        ; 46 / 63 ( 73 % ) ; 3.3V          ; --           ;
; 3        ; 1 / 73 ( 1 % )   ; 3.3V          ; --           ;
; 4        ; 0 / 71 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 8 / 65 ( 12 % )  ; 2.5V          ; --           ;
; 6        ; 3 / 58 ( 5 % )   ; 2.5V          ; --           ;
; 7        ; 0 / 72 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 0 / 71 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 482        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A22      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A23      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A27      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; DRAM_DQ[11]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA4      ; 101        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA5      ; 119        ; 2        ; DRAM_ADDR[11]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA6      ; 118        ; 2        ; DRAM_CKE                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA7      ; 120        ; 2        ; DRAM_ADDR[7]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA8      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 190        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 191        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA22     ; 275        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA23     ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA24     ; 279        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AA25     ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA26     ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; DRAM_DQ[10]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB2      ; 85         ; 2        ; DRAM_DQ[12]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB3      ; 99         ; 2        ; DRAM_DQ[14]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB4      ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AB5      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB6      ; 126        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB7      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 173        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 180        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 181        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB14     ; 192        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 254        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 257        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB21     ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 265        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB23     ; 276        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB24     ; 274        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB25     ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB26     ; 291        ; 5        ; SW[7]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB27     ; 296        ; 5        ; SW[4]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB28     ; 295        ; 5        ; SW[0]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC1      ; 94         ; 2        ; DRAM_DQ[13]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC2      ; 93         ; 2        ; DRAM_DQ[15]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC3      ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC4      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC5      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC8      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC11     ; 185        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC12     ; 179        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC18     ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC19     ; 247        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC22     ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC23     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC25     ; 272        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC26     ; 282        ; 5        ; SW[5]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC27     ; 290        ; 5        ; SW[2]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC28     ; 289        ; 5        ; SW[1]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD1      ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD2      ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD3      ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD4      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD5      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD8      ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD11     ; 186        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD12     ; 182        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD15     ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD18     ; 237        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD19     ; 248        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD22     ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD23     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD25     ; 255        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 281        ; 5        ; SW[6]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD27     ; 286        ; 5        ; SW[3]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE2      ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE3      ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE4      ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE5      ; 135        ; 3        ; DRAM_CLK                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE6      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE8      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE9      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE10     ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE11     ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE12     ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE13     ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE14     ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE18     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE19     ; 231        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE20     ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 238        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 251        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 256        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF3      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF4      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF5      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF6      ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF7      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF8      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF9      ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF10     ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF11     ; 172        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF12     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF13     ; 178        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF14     ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF15     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF16     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF17     ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF18     ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF19     ; 232        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF20     ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF21     ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF22     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 262        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF24     ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF25     ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF26     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG4      ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG5      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG7      ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG8      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG11     ; 175        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG12     ; 193        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG15     ; 201        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG18     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG19     ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG22     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG23     ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH4      ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH5      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH7      ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH8      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH11     ; 176        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH12     ; 194        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH18     ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH19     ; 220        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH22     ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 230        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH24     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH26     ; 271        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 518        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ; 413        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 510        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 508        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C22      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C23      ; 415        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C24      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C25      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ; 509        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D22      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D27      ; 381        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 467        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E18      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E19      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E22      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E23      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E25      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E26      ; 378        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E27      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 500        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 466        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F18      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F19      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F22      ; 409        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; F23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F27      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F28      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 513        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 503        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G13      ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G15      ; 457        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G16      ; 453        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G18      ; 452        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G19      ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G20      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G21      ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G22      ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G23      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G24      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 529        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H9       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 464        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 459        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H17      ; 454        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H20      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H22      ; 399        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H26      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J15      ; 465        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J16      ; 458        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J17      ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J20      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J24      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J25      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J26      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J27      ; 338        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 39         ; 1        ; DRAM_DQM[2]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K26      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 49         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 48         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L6       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 42         ; 1        ; DRAM_DQ[23]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L8       ; 40         ; 1        ; DRAM_DQ[17]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L23      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L24      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L25      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L26      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L27      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L28      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 33         ; 1        ; DRAM_DQ[21]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M5       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; DRAM_DQ[22]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M8       ; 46         ; 1        ; DRAM_DQ[16]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; KEY[1]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 342        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; KEY[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M24      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M25      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M26      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M27      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; DRAM_DQ[19]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N4       ; 44         ; 1        ; DRAM_DQ[20]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; DRAM_DQM[3]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N22      ; 340        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N26      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; DRAM_ADDR[3]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 52         ; 1        ; DRAM_DQ[18]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 55         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; P6       ; 61         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; P7       ; 58         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; P8       ; 60         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 343        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P26      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P27      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P28      ; 349        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 68         ; 2        ; DRAM_DQ[26]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ; 67         ; 2        ; DRAM_DQ[27]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ; 73         ; 2        ; DRAM_DQ[28]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R4       ; 74         ; 2        ; DRAM_BA[1]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R5       ; 77         ; 2        ; DRAM_ADDR[10]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R6       ; 70         ; 2        ; DRAM_ADDR[0]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R7       ; 69         ; 2        ; DRAM_DQ[25]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R8       ; 62         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R23      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R24      ; 330        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R25      ; 327        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R26      ; 326        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R27      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 328        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; DRAM_DQ[29]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T4       ; 75         ; 2        ; DRAM_CS_N                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T8       ; 100        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T26      ; 322        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; DRAM_DQ[31]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U2       ; 79         ; 2        ; DRAM_DQM[0]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U3       ; 71         ; 2        ; DRAM_DQ[7]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U4       ; 72         ; 2        ; DRAM_DQ[30]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U5       ; 90         ; 2        ; DRAM_DQ[24]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U6       ; 89         ; 2        ; DRAM_RAS_N                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U7       ; 103        ; 2        ; DRAM_BA[0]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U8       ; 104        ; 2        ; DRAM_ADDR[2]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U24      ; 316        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U25      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U26      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U27      ; 318        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U28      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 84         ; 2        ; DRAM_DQ[6]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ; 83         ; 2        ; DRAM_DQ[5]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V3       ; 82         ; 2        ; DRAM_DQ[4]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V4       ; 81         ; 2        ; DRAM_DQ[2]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V5       ; 108        ; 2        ; DRAM_ADDR[4]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V6       ; 107        ; 2        ; DRAM_WE_N                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V7       ; 110        ; 2        ; DRAM_CAS_N                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V8       ; 109        ; 2        ; DRAM_ADDR[1]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V25      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V26      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; DRAM_DQ[3]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 87         ; 2        ; DRAM_DQ[1]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W3       ; 112        ; 2        ; DRAM_DQ[0]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W4       ; 111        ; 2        ; DRAM_DQM[1]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; DRAM_ADDR[6]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W8       ; 116        ; 2        ; DRAM_ADDR[5]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 321        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W26      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W27      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W28      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 66         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y2       ; 65         ; 2        ; CLOCK_50                                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 92         ; 2        ; DRAM_DQ[8]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y4       ; 91         ; 2        ; DRAM_DQ[9]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y5       ; 114        ; 2        ; DRAM_ADDR[8]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y6       ; 113        ; 2        ; DRAM_ADDR[9]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y7       ; 117        ; 2        ; DRAM_ADDR[12]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y8       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y13      ; 189        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 197        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ; 198        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ; 250        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 249        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y23      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y24      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y25      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y26      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y27      ; 336        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                         ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1                                                             ;
; PLL mode                      ; Normal                                                                                                                              ;
; Compensate clock              ; clock0                                                                                                                              ;
; Compensated input/output pins ; --                                                                                                                                  ;
; Switchover type               ; --                                                                                                                                  ;
; Input frequency 0             ; 50.0 MHz                                                                                                                            ;
; Input frequency 1             ; --                                                                                                                                  ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                                            ;
; Nominal VCO frequency         ; 500.0 MHz                                                                                                                           ;
; VCO post scale K counter      ; 2                                                                                                                                   ;
; VCO frequency control         ; Auto                                                                                                                                ;
; VCO phase shift step          ; 250 ps                                                                                                                              ;
; VCO multiply                  ; --                                                                                                                                  ;
; VCO divide                    ; --                                                                                                                                  ;
; Freq min lock                 ; 30.0 MHz                                                                                                                            ;
; Freq max lock                 ; 65.02 MHz                                                                                                                           ;
; M VCO Tap                     ; 4                                                                                                                                   ;
; M Initial                     ; 2                                                                                                                                   ;
; M value                       ; 10                                                                                                                                  ;
; N value                       ; 1                                                                                                                                   ;
; Charge pump current           ; setting 1                                                                                                                           ;
; Loop filter resistance        ; setting 27                                                                                                                          ;
; Loop filter capacitance       ; setting 0                                                                                                                           ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                                                                                ;
; Bandwidth type                ; Medium                                                                                                                              ;
; Real time reconfigurable      ; Off                                                                                                                                 ;
; Scan chain MIF file           ; --                                                                                                                                  ;
; Preserve PLL counter order    ; Off                                                                                                                                 ;
; PLL location                  ; PLL_1                                                                                                                               ;
; Inclk0 signal                 ; CLOCK_50                                                                                                                            ;
; Inclk1 signal                 ; --                                                                                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                                       ;
; Inclk1 signal type            ; --                                                                                                                                  ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------------+
; Name                                                                                                                                  ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------------+
; top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 4.50 (250 ps)    ; 50/50      ; C1      ; 10            ; 5/5 Even   ; --            ; 2       ; 4       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[1] ; clock1       ; 1    ; 1   ; 50.0 MHz         ; -54 (-3000 ps) ; 4.50 (250 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
+---------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------------+


+----------------------------------------+
; I/O Assignment Warnings                ;
+---------------+------------------------+
; Pin Name      ; Reason                 ;
+---------------+------------------------+
; DRAM_ADDR[0]  ; Missing drive strength ;
; DRAM_ADDR[1]  ; Missing drive strength ;
; DRAM_ADDR[2]  ; Missing drive strength ;
; DRAM_ADDR[3]  ; Missing drive strength ;
; DRAM_ADDR[4]  ; Missing drive strength ;
; DRAM_ADDR[5]  ; Missing drive strength ;
; DRAM_ADDR[6]  ; Missing drive strength ;
; DRAM_ADDR[7]  ; Missing drive strength ;
; DRAM_ADDR[8]  ; Missing drive strength ;
; DRAM_ADDR[9]  ; Missing drive strength ;
; DRAM_ADDR[10] ; Missing drive strength ;
; DRAM_ADDR[11] ; Missing drive strength ;
; DRAM_ADDR[12] ; Missing drive strength ;
; DRAM_BA[0]    ; Missing drive strength ;
; DRAM_BA[1]    ; Missing drive strength ;
; DRAM_CAS_N    ; Missing drive strength ;
; DRAM_RAS_N    ; Missing drive strength ;
; DRAM_CKE      ; Missing drive strength ;
; DRAM_CS_N     ; Missing drive strength ;
; DRAM_WE_N     ; Missing drive strength ;
; DRAM_CLK      ; Missing drive strength ;
; DRAM_DQM[0]   ; Missing drive strength ;
; DRAM_DQM[1]   ; Missing drive strength ;
; DRAM_DQM[2]   ; Missing drive strength ;
; DRAM_DQM[3]   ; Missing drive strength ;
; DRAM_DQ[0]    ; Missing drive strength ;
; DRAM_DQ[1]    ; Missing drive strength ;
; DRAM_DQ[2]    ; Missing drive strength ;
; DRAM_DQ[3]    ; Missing drive strength ;
; DRAM_DQ[4]    ; Missing drive strength ;
; DRAM_DQ[5]    ; Missing drive strength ;
; DRAM_DQ[6]    ; Missing drive strength ;
; DRAM_DQ[7]    ; Missing drive strength ;
; DRAM_DQ[8]    ; Missing drive strength ;
; DRAM_DQ[9]    ; Missing drive strength ;
; DRAM_DQ[10]   ; Missing drive strength ;
; DRAM_DQ[11]   ; Missing drive strength ;
; DRAM_DQ[12]   ; Missing drive strength ;
; DRAM_DQ[13]   ; Missing drive strength ;
; DRAM_DQ[14]   ; Missing drive strength ;
; DRAM_DQ[15]   ; Missing drive strength ;
; DRAM_DQ[16]   ; Missing drive strength ;
; DRAM_DQ[17]   ; Missing drive strength ;
; DRAM_DQ[18]   ; Missing drive strength ;
; DRAM_DQ[19]   ; Missing drive strength ;
; DRAM_DQ[20]   ; Missing drive strength ;
; DRAM_DQ[21]   ; Missing drive strength ;
; DRAM_DQ[22]   ; Missing drive strength ;
; DRAM_DQ[23]   ; Missing drive strength ;
; DRAM_DQ[24]   ; Missing drive strength ;
; DRAM_DQ[25]   ; Missing drive strength ;
; DRAM_DQ[26]   ; Missing drive strength ;
; DRAM_DQ[27]   ; Missing drive strength ;
; DRAM_DQ[28]   ; Missing drive strength ;
; DRAM_DQ[29]   ; Missing drive strength ;
; DRAM_DQ[30]   ; Missing drive strength ;
; DRAM_DQ[31]   ; Missing drive strength ;
+---------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; |top_inst                                                                                                                               ; 14505 (0)   ; 8729 (0)                  ; 119 (119)     ; 769216      ; 121  ; 24           ; 0       ; 12        ; 68   ; 0            ; 5776 (0)     ; 1725 (0)          ; 7004 (0)         ; |top_inst                                                                                                                                                                                                                                                                                                                                            ; top_inst                             ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 129 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 7 (0)             ; 65 (0)           ; |top_inst|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                               ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 129 (13)    ; 72 (9)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (4)       ; 7 (1)             ; 65 (8)           ; |top_inst|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                          ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 59 (29)     ; 28 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (21)      ; 6 (6)             ; 22 (2)           ; |top_inst|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                   ; GHVD5181                             ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 20 (20)          ; |top_inst|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                 ; LQYT7093                             ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |top_inst|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                               ; KIFI3548                             ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 13 (13)          ; |top_inst|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                               ; LQYT7093                             ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 9 (9)            ; |top_inst|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                               ; PUDL0439                             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 285 (1)     ; 122 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 163 (1)      ; 16 (0)            ; 106 (0)          ; |top_inst|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 284 (0)     ; 122 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 162 (0)      ; 16 (0)            ; 106 (0)          ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 284 (0)     ; 122 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 162 (0)      ; 16 (0)            ; 106 (0)          ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 284 (14)    ; 122 (13)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 162 (1)      ; 16 (1)            ; 106 (0)          ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 282 (0)     ; 109 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 161 (0)      ; 15 (0)            ; 106 (0)          ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 282 (229)   ; 109 (79)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 161 (138)    ; 15 (13)           ; 106 (79)         ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 32 (32)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 11 (11)          ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                       ; altera_sld   ;
;    |top:u0|                                                                                                                             ; 14091 (0)   ; 8535 (0)                  ; 0 (0)         ; 769216      ; 121  ; 24           ; 0       ; 12        ; 0    ; 0            ; 5556 (0)     ; 1702 (0)          ; 6833 (0)         ; |top_inst|top:u0                                                                                                                                                                                                                                                                                                                                     ; top                                  ; top          ;
;       |top_cpu_0:cpu_0|                                                                                                                 ; 2749 (40)   ; 1680 (39)                 ; 0 (0)         ; 572160      ; 74   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1067 (1)     ; 365 (0)           ; 1317 (32)        ; |top_inst|top:u0|top_cpu_0:cpu_0                                                                                                                                                                                                                                                                                                                     ; top_cpu_0                            ; top          ;
;          |top_cpu_0_cpu:cpu|                                                                                                            ; 2716 (2329) ; 1641 (1370)               ; 0 (0)         ; 572160      ; 74   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1066 (951)   ; 365 (320)         ; 1285 (1058)      ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu                                                                                                                                                                                                                                                                                                   ; top_cpu_0_cpu                        ; top          ;
;             |top_cpu_0_cpu_bht_module:top_cpu_0_cpu_bht|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_bht_module:top_cpu_0_cpu_bht                                                                                                                                                                                                                                                        ; top_cpu_0_cpu_bht_module             ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_bht_module:top_cpu_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                              ; altsyncram                           ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_bht_module:top_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                               ; altsyncram_97d1                      ; work         ;
;             |top_cpu_0_cpu_dc_data_module:top_cpu_0_cpu_dc_data|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_data_module:top_cpu_0_cpu_dc_data                                                                                                                                                                                                                                                ; top_cpu_0_cpu_dc_data_module         ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_data_module:top_cpu_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_2kf1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_data_module:top_cpu_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2kf1:auto_generated                                                                                                                                                                                       ; altsyncram_2kf1                      ; work         ;
;             |top_cpu_0_cpu_dc_tag_module:top_cpu_0_cpu_dc_tag|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 15360       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_tag_module:top_cpu_0_cpu_dc_tag                                                                                                                                                                                                                                                  ; top_cpu_0_cpu_dc_tag_module          ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 15360       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_tag_module:top_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                        ; altsyncram                           ; work         ;
;                   |altsyncram_drc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 15360       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_tag_module:top_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_drc1:auto_generated                                                                                                                                                                                         ; altsyncram_drc1                      ; work         ;
;             |top_cpu_0_cpu_dc_victim_module:top_cpu_0_cpu_dc_victim|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_victim_module:top_cpu_0_cpu_dc_victim                                                                                                                                                                                                                                            ; top_cpu_0_cpu_dc_victim_module       ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_victim_module:top_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                  ; altsyncram                           ; work         ;
;                   |altsyncram_r3d1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_victim_module:top_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                   ; altsyncram_r3d1                      ; work         ;
;             |top_cpu_0_cpu_ic_data_module:top_cpu_0_cpu_ic_data|                                                                        ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_data_module:top_cpu_0_cpu_ic_data                                                                                                                                                                                                                                                ; top_cpu_0_cpu_ic_data_module         ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_data_module:top_cpu_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_ckd1:auto_generated|                                                                                      ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_data_module:top_cpu_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_ckd1:auto_generated                                                                                                                                                                                       ; altsyncram_ckd1                      ; work         ;
;             |top_cpu_0_cpu_ic_tag_module:top_cpu_0_cpu_ic_tag|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 21504       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_tag_module:top_cpu_0_cpu_ic_tag                                                                                                                                                                                                                                                  ; top_cpu_0_cpu_ic_tag_module          ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 21504       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_tag_module:top_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                        ; altsyncram                           ; work         ;
;                   |altsyncram_hfd1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 21504       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_tag_module:top_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_hfd1:auto_generated                                                                                                                                                                                         ; altsyncram_hfd1                      ; work         ;
;             |top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell                                                                                                                                                                                                                                               ; top_cpu_0_cpu_mult_cell              ; top          ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                            ; altera_mult_add                      ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                        ; altera_mult_add_vkp2                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                               ; altera_mult_add_rtl                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                      ; ama_multiplier_function              ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                       ; lpm_mult                             ; work         ;
;                               |mult_jp01:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                              ; mult_jp01                            ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                            ; altera_mult_add                      ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                        ; altera_mult_add_vkp2                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                               ; altera_mult_add_rtl                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                      ; ama_multiplier_function              ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                       ; lpm_mult                             ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                              ; mult_j011                            ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                            ; altera_mult_add                      ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                        ; altera_mult_add_vkp2                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                               ; altera_mult_add_rtl                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                      ; ama_multiplier_function              ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                       ; lpm_mult                             ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                              ; mult_j011                            ; work         ;
;             |top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|                                                                       ; 385 (85)    ; 270 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 114 (5)      ; 45 (4)            ; 226 (76)         ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci                                                                                                                                                                                                                                               ; top_cpu_0_cpu_nios2_oci              ; top          ;
;                |top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|                                                ; 134 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 38 (0)            ; 59 (0)           ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper                                                                                                                                                                       ; top_cpu_0_cpu_debug_slave_wrapper    ; top          ;
;                   |sld_virtual_jtag_basic:top_cpu_0_cpu_debug_slave_phy|                                                                ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_cpu_0_cpu_debug_slave_phy                                                                                                                  ; sld_virtual_jtag_basic               ; work         ;
;                   |top_cpu_0_cpu_debug_slave_sysclk:the_top_cpu_0_cpu_debug_slave_sysclk|                                               ; 52 (48)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 29 (26)           ; 20 (19)          ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_sysclk:the_top_cpu_0_cpu_debug_slave_sysclk                                                                                                 ; top_cpu_0_cpu_debug_slave_sysclk     ; top          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_sysclk:the_top_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                            ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_sysclk:the_top_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                            ; altera_std_synchronizer              ; work         ;
;                   |top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|                                                     ; 91 (87)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 9 (5)             ; 51 (51)          ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck                                                                                                       ; top_cpu_0_cpu_debug_slave_tck        ; top          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                  ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                  ; altera_std_synchronizer              ; work         ;
;                |top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|                                                      ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg                                                                                                                                                                             ; top_cpu_0_cpu_nios2_avalon_reg       ; top          ;
;                |top_cpu_0_cpu_nios2_oci_break:the_top_cpu_0_cpu_nios2_oci_break|                                                        ; 34 (34)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 32 (32)          ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_break:the_top_cpu_0_cpu_nios2_oci_break                                                                                                                                                                               ; top_cpu_0_cpu_nios2_oci_break        ; top          ;
;                |top_cpu_0_cpu_nios2_oci_debug:the_top_cpu_0_cpu_nios2_oci_debug|                                                        ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (0)             ; 8 (8)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_debug:the_top_cpu_0_cpu_nios2_oci_debug                                                                                                                                                                               ; top_cpu_0_cpu_nios2_oci_debug        ; top          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_debug:the_top_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                           ; altera_std_synchronizer              ; work         ;
;                |top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem|                                                              ; 116 (116)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (63)      ; 1 (1)             ; 52 (52)          ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem                                                                                                                                                                                     ; top_cpu_0_cpu_nios2_ocimem           ; top          ;
;                   |top_cpu_0_cpu_ociram_sp_ram_module:top_cpu_0_cpu_ociram_sp_ram|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem|top_cpu_0_cpu_ociram_sp_ram_module:top_cpu_0_cpu_ociram_sp_ram                                                                                                                      ; top_cpu_0_cpu_ociram_sp_ram_module   ; top          ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem|top_cpu_0_cpu_ociram_sp_ram_module:top_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                            ; altsyncram                           ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem|top_cpu_0_cpu_ociram_sp_ram_module:top_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                             ; altsyncram_ac71                      ; work         ;
;             |top_cpu_0_cpu_register_bank_a_module:top_cpu_0_cpu_register_bank_a|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_register_bank_a_module:top_cpu_0_cpu_register_bank_a                                                                                                                                                                                                                                ; top_cpu_0_cpu_register_bank_a_module ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_register_bank_a_module:top_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_register_bank_a_module:top_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                       ; altsyncram_fic1                      ; work         ;
;             |top_cpu_0_cpu_register_bank_b_module:top_cpu_0_cpu_register_bank_b|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_register_bank_b_module:top_cpu_0_cpu_register_bank_b                                                                                                                                                                                                                                ; top_cpu_0_cpu_register_bank_b_module ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_register_bank_b_module:top_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_register_bank_b_module:top_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                       ; altsyncram_fic1                      ; work         ;
;       |top_cpu_1:cpu_1|                                                                                                                 ; 2707 (41)   ; 1669 (39)                 ; 0 (0)         ; 64320       ; 13   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1037 (2)     ; 357 (0)           ; 1313 (32)        ; |top_inst|top:u0|top_cpu_1:cpu_1                                                                                                                                                                                                                                                                                                                     ; top_cpu_1                            ; top          ;
;          |top_cpu_1_cpu:cpu|                                                                                                            ; 2673 (2285) ; 1630 (1359)               ; 0 (0)         ; 64320       ; 13   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1035 (919)   ; 357 (309)         ; 1281 (1057)      ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu                                                                                                                                                                                                                                                                                                   ; top_cpu_1_cpu                        ; top          ;
;             |top_cpu_1_cpu_bht_module:top_cpu_1_cpu_bht|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_bht_module:top_cpu_1_cpu_bht                                                                                                                                                                                                                                                        ; top_cpu_1_cpu_bht_module             ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_bht_module:top_cpu_1_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                              ; altsyncram                           ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_bht_module:top_cpu_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                               ; altsyncram_97d1                      ; work         ;
;             |top_cpu_1_cpu_dc_data_module:top_cpu_1_cpu_dc_data|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_data_module:top_cpu_1_cpu_dc_data                                                                                                                                                                                                                                                ; top_cpu_1_cpu_dc_data_module         ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_data_module:top_cpu_1_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_kdf1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_data_module:top_cpu_1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                                       ; altsyncram_kdf1                      ; work         ;
;             |top_cpu_1_cpu_dc_tag_module:top_cpu_1_cpu_dc_tag|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_tag_module:top_cpu_1_cpu_dc_tag                                                                                                                                                                                                                                                  ; top_cpu_1_cpu_dc_tag_module          ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_tag_module:top_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                        ; altsyncram                           ; work         ;
;                   |altsyncram_5jc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_tag_module:top_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated                                                                                                                                                                                         ; altsyncram_5jc1                      ; work         ;
;             |top_cpu_1_cpu_dc_victim_module:top_cpu_1_cpu_dc_victim|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_victim_module:top_cpu_1_cpu_dc_victim                                                                                                                                                                                                                                            ; top_cpu_1_cpu_dc_victim_module       ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_victim_module:top_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                  ; altsyncram                           ; work         ;
;                   |altsyncram_r3d1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_victim_module:top_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                   ; altsyncram_r3d1                      ; work         ;
;             |top_cpu_1_cpu_ic_data_module:top_cpu_1_cpu_ic_data|                                                                        ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_data_module:top_cpu_1_cpu_ic_data                                                                                                                                                                                                                                                ; top_cpu_1_cpu_ic_data_module         ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_data_module:top_cpu_1_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_cjd1:auto_generated|                                                                                      ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_data_module:top_cpu_1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                       ; altsyncram_cjd1                      ; work         ;
;             |top_cpu_1_cpu_ic_tag_module:top_cpu_1_cpu_ic_tag|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_tag_module:top_cpu_1_cpu_ic_tag                                                                                                                                                                                                                                                  ; top_cpu_1_cpu_ic_tag_module          ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_tag_module:top_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                        ; altsyncram                           ; work         ;
;                   |altsyncram_9ad1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_tag_module:top_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated                                                                                                                                                                                         ; altsyncram_9ad1                      ; work         ;
;             |top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell                                                                                                                                                                                                                                               ; top_cpu_1_cpu_mult_cell              ; top          ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                            ; altera_mult_add                      ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                        ; altera_mult_add_vkp2                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                               ; altera_mult_add_rtl                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                      ; ama_multiplier_function              ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                       ; lpm_mult                             ; work         ;
;                               |mult_jp01:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                              ; mult_jp01                            ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                            ; altera_mult_add                      ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                        ; altera_mult_add_vkp2                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                               ; altera_mult_add_rtl                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                      ; ama_multiplier_function              ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                       ; lpm_mult                             ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                              ; mult_j011                            ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                            ; altera_mult_add                      ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                        ; altera_mult_add_vkp2                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                               ; altera_mult_add_rtl                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                      ; ama_multiplier_function              ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                       ; lpm_mult                             ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                              ; mult_j011                            ; work         ;
;             |top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|                                                                       ; 386 (84)    ; 270 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 115 (5)      ; 48 (5)            ; 223 (74)         ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci                                                                                                                                                                                                                                               ; top_cpu_1_cpu_nios2_oci              ; top          ;
;                |top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|                                                ; 136 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (0)       ; 41 (0)            ; 55 (0)           ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper                                                                                                                                                                       ; top_cpu_1_cpu_debug_slave_wrapper    ; top          ;
;                   |sld_virtual_jtag_basic:top_cpu_1_cpu_debug_slave_phy|                                                                ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_cpu_1_cpu_debug_slave_phy                                                                                                                  ; sld_virtual_jtag_basic               ; work         ;
;                   |top_cpu_1_cpu_debug_slave_sysclk:the_top_cpu_1_cpu_debug_slave_sysclk|                                               ; 50 (46)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 34 (31)           ; 15 (14)          ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_sysclk:the_top_cpu_1_cpu_debug_slave_sysclk                                                                                                 ; top_cpu_1_cpu_debug_slave_sysclk     ; top          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_sysclk:the_top_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                            ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_sysclk:the_top_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                            ; altera_std_synchronizer              ; work         ;
;                   |top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|                                                     ; 89 (86)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 7 (4)             ; 46 (46)          ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck                                                                                                       ; top_cpu_1_cpu_debug_slave_tck        ; top          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                  ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                  ; altera_std_synchronizer              ; work         ;
;                |top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|                                                      ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg                                                                                                                                                                             ; top_cpu_1_cpu_nios2_avalon_reg       ; top          ;
;                |top_cpu_1_cpu_nios2_oci_break:the_top_cpu_1_cpu_nios2_oci_break|                                                        ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_break:the_top_cpu_1_cpu_nios2_oci_break                                                                                                                                                                               ; top_cpu_1_cpu_nios2_oci_break        ; top          ;
;                |top_cpu_1_cpu_nios2_oci_debug:the_top_cpu_1_cpu_nios2_oci_debug|                                                        ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (0)             ; 8 (8)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_debug:the_top_cpu_1_cpu_nios2_oci_debug                                                                                                                                                                               ; top_cpu_1_cpu_nios2_oci_debug        ; top          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_debug:the_top_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                           ; altera_std_synchronizer              ; work         ;
;                |top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem|                                                              ; 115 (115)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 53 (53)          ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem                                                                                                                                                                                     ; top_cpu_1_cpu_nios2_ocimem           ; top          ;
;                   |top_cpu_1_cpu_ociram_sp_ram_module:top_cpu_1_cpu_ociram_sp_ram|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem|top_cpu_1_cpu_ociram_sp_ram_module:top_cpu_1_cpu_ociram_sp_ram                                                                                                                      ; top_cpu_1_cpu_ociram_sp_ram_module   ; top          ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem|top_cpu_1_cpu_ociram_sp_ram_module:top_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                            ; altsyncram                           ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem|top_cpu_1_cpu_ociram_sp_ram_module:top_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                             ; altsyncram_ac71                      ; work         ;
;             |top_cpu_1_cpu_register_bank_a_module:top_cpu_1_cpu_register_bank_a|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_register_bank_a_module:top_cpu_1_cpu_register_bank_a                                                                                                                                                                                                                                ; top_cpu_1_cpu_register_bank_a_module ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_register_bank_a_module:top_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_register_bank_a_module:top_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                       ; altsyncram_fic1                      ; work         ;
;             |top_cpu_1_cpu_register_bank_b_module:top_cpu_1_cpu_register_bank_b|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_register_bank_b_module:top_cpu_1_cpu_register_bank_b                                                                                                                                                                                                                                ; top_cpu_1_cpu_register_bank_b_module ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_register_bank_b_module:top_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_register_bank_b_module:top_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                       ; altsyncram_fic1                      ; work         ;
;       |top_cpu_2:cpu_2|                                                                                                                 ; 2702 (41)   ; 1669 (39)                 ; 0 (0)         ; 64320       ; 13   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1032 (2)     ; 349 (0)           ; 1321 (32)        ; |top_inst|top:u0|top_cpu_2:cpu_2                                                                                                                                                                                                                                                                                                                     ; top_cpu_2                            ; top          ;
;          |top_cpu_2_cpu:cpu|                                                                                                            ; 2668 (2289) ; 1630 (1359)               ; 0 (0)         ; 64320       ; 13   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1030 (922)   ; 349 (312)         ; 1289 (1055)      ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu                                                                                                                                                                                                                                                                                                   ; top_cpu_2_cpu                        ; top          ;
;             |top_cpu_2_cpu_bht_module:top_cpu_2_cpu_bht|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_bht_module:top_cpu_2_cpu_bht                                                                                                                                                                                                                                                        ; top_cpu_2_cpu_bht_module             ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_bht_module:top_cpu_2_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                              ; altsyncram                           ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_bht_module:top_cpu_2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                               ; altsyncram_97d1                      ; work         ;
;             |top_cpu_2_cpu_dc_data_module:top_cpu_2_cpu_dc_data|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_dc_data_module:top_cpu_2_cpu_dc_data                                                                                                                                                                                                                                                ; top_cpu_2_cpu_dc_data_module         ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_dc_data_module:top_cpu_2_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_kdf1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_dc_data_module:top_cpu_2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                                       ; altsyncram_kdf1                      ; work         ;
;             |top_cpu_2_cpu_dc_tag_module:top_cpu_2_cpu_dc_tag|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_dc_tag_module:top_cpu_2_cpu_dc_tag                                                                                                                                                                                                                                                  ; top_cpu_2_cpu_dc_tag_module          ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_dc_tag_module:top_cpu_2_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                        ; altsyncram                           ; work         ;
;                   |altsyncram_5jc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_dc_tag_module:top_cpu_2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated                                                                                                                                                                                         ; altsyncram_5jc1                      ; work         ;
;             |top_cpu_2_cpu_dc_victim_module:top_cpu_2_cpu_dc_victim|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_dc_victim_module:top_cpu_2_cpu_dc_victim                                                                                                                                                                                                                                            ; top_cpu_2_cpu_dc_victim_module       ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_dc_victim_module:top_cpu_2_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                  ; altsyncram                           ; work         ;
;                   |altsyncram_r3d1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_dc_victim_module:top_cpu_2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                   ; altsyncram_r3d1                      ; work         ;
;             |top_cpu_2_cpu_ic_data_module:top_cpu_2_cpu_ic_data|                                                                        ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_ic_data_module:top_cpu_2_cpu_ic_data                                                                                                                                                                                                                                                ; top_cpu_2_cpu_ic_data_module         ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_ic_data_module:top_cpu_2_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_cjd1:auto_generated|                                                                                      ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_ic_data_module:top_cpu_2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                       ; altsyncram_cjd1                      ; work         ;
;             |top_cpu_2_cpu_ic_tag_module:top_cpu_2_cpu_ic_tag|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_ic_tag_module:top_cpu_2_cpu_ic_tag                                                                                                                                                                                                                                                  ; top_cpu_2_cpu_ic_tag_module          ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_ic_tag_module:top_cpu_2_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                        ; altsyncram                           ; work         ;
;                   |altsyncram_9ad1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_ic_tag_module:top_cpu_2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated                                                                                                                                                                                         ; altsyncram_9ad1                      ; work         ;
;             |top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell                                                                                                                                                                                                                                               ; top_cpu_2_cpu_mult_cell              ; top          ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                            ; altera_mult_add                      ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                        ; altera_mult_add_vkp2                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                               ; altera_mult_add_rtl                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                      ; ama_multiplier_function              ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                       ; lpm_mult                             ; work         ;
;                               |mult_jp01:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                              ; mult_jp01                            ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                            ; altera_mult_add                      ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                        ; altera_mult_add_vkp2                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                               ; altera_mult_add_rtl                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                      ; ama_multiplier_function              ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                       ; lpm_mult                             ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                              ; mult_j011                            ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                            ; altera_mult_add                      ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                        ; altera_mult_add_vkp2                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                               ; altera_mult_add_rtl                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                      ; ama_multiplier_function              ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                       ; lpm_mult                             ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                              ; mult_j011                            ; work         ;
;             |top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|                                                                       ; 377 (85)    ; 270 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (5)      ; 37 (4)            ; 233 (76)         ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci                                                                                                                                                                                                                                               ; top_cpu_2_cpu_nios2_oci              ; top          ;
;                |top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper|                                                ; 126 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 31 (0)            ; 65 (0)           ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper                                                                                                                                                                       ; top_cpu_2_cpu_debug_slave_wrapper    ; top          ;
;                   |sld_virtual_jtag_basic:top_cpu_2_cpu_debug_slave_phy|                                                                ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_cpu_2_cpu_debug_slave_phy                                                                                                                  ; sld_virtual_jtag_basic               ; work         ;
;                   |top_cpu_2_cpu_debug_slave_sysclk:the_top_cpu_2_cpu_debug_slave_sysclk|                                               ; 50 (46)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 22 (21)           ; 27 (24)          ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper|top_cpu_2_cpu_debug_slave_sysclk:the_top_cpu_2_cpu_debug_slave_sysclk                                                                                                 ; top_cpu_2_cpu_debug_slave_sysclk     ; top          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper|top_cpu_2_cpu_debug_slave_sysclk:the_top_cpu_2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                            ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper|top_cpu_2_cpu_debug_slave_sysclk:the_top_cpu_2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                            ; altera_std_synchronizer              ; work         ;
;                   |top_cpu_2_cpu_debug_slave_tck:the_top_cpu_2_cpu_debug_slave_tck|                                                     ; 91 (87)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 9 (5)             ; 55 (55)          ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper|top_cpu_2_cpu_debug_slave_tck:the_top_cpu_2_cpu_debug_slave_tck                                                                                                       ; top_cpu_2_cpu_debug_slave_tck        ; top          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper|top_cpu_2_cpu_debug_slave_tck:the_top_cpu_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                  ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper|top_cpu_2_cpu_debug_slave_tck:the_top_cpu_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                  ; altera_std_synchronizer              ; work         ;
;                |top_cpu_2_cpu_nios2_avalon_reg:the_top_cpu_2_cpu_nios2_avalon_reg|                                                      ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_nios2_avalon_reg:the_top_cpu_2_cpu_nios2_avalon_reg                                                                                                                                                                             ; top_cpu_2_cpu_nios2_avalon_reg       ; top          ;
;                |top_cpu_2_cpu_nios2_oci_break:the_top_cpu_2_cpu_nios2_oci_break|                                                        ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_nios2_oci_break:the_top_cpu_2_cpu_nios2_oci_break                                                                                                                                                                               ; top_cpu_2_cpu_nios2_oci_break        ; top          ;
;                |top_cpu_2_cpu_nios2_oci_debug:the_top_cpu_2_cpu_nios2_oci_debug|                                                        ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (0)             ; 8 (8)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_nios2_oci_debug:the_top_cpu_2_cpu_nios2_oci_debug                                                                                                                                                                               ; top_cpu_2_cpu_nios2_oci_debug        ; top          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_nios2_oci_debug:the_top_cpu_2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                           ; altera_std_synchronizer              ; work         ;
;                |top_cpu_2_cpu_nios2_ocimem:the_top_cpu_2_cpu_nios2_ocimem|                                                              ; 115 (115)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (65)      ; 0 (0)             ; 50 (50)          ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_nios2_ocimem:the_top_cpu_2_cpu_nios2_ocimem                                                                                                                                                                                     ; top_cpu_2_cpu_nios2_ocimem           ; top          ;
;                   |top_cpu_2_cpu_ociram_sp_ram_module:top_cpu_2_cpu_ociram_sp_ram|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_nios2_ocimem:the_top_cpu_2_cpu_nios2_ocimem|top_cpu_2_cpu_ociram_sp_ram_module:top_cpu_2_cpu_ociram_sp_ram                                                                                                                      ; top_cpu_2_cpu_ociram_sp_ram_module   ; top          ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_nios2_ocimem:the_top_cpu_2_cpu_nios2_ocimem|top_cpu_2_cpu_ociram_sp_ram_module:top_cpu_2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                            ; altsyncram                           ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_nios2_ocimem:the_top_cpu_2_cpu_nios2_ocimem|top_cpu_2_cpu_ociram_sp_ram_module:top_cpu_2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                             ; altsyncram_ac71                      ; work         ;
;             |top_cpu_2_cpu_register_bank_a_module:top_cpu_2_cpu_register_bank_a|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_register_bank_a_module:top_cpu_2_cpu_register_bank_a                                                                                                                                                                                                                                ; top_cpu_2_cpu_register_bank_a_module ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_register_bank_a_module:top_cpu_2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_register_bank_a_module:top_cpu_2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                       ; altsyncram_fic1                      ; work         ;
;             |top_cpu_2_cpu_register_bank_b_module:top_cpu_2_cpu_register_bank_b|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_register_bank_b_module:top_cpu_2_cpu_register_bank_b                                                                                                                                                                                                                                ; top_cpu_2_cpu_register_bank_b_module ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_register_bank_b_module:top_cpu_2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_register_bank_b_module:top_cpu_2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                       ; altsyncram_fic1                      ; work         ;
;       |top_cpu_3:cpu_3|                                                                                                                 ; 2723 (41)   ; 1670 (39)                 ; 0 (0)         ; 64320       ; 13   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1053 (2)     ; 361 (0)           ; 1309 (32)        ; |top_inst|top:u0|top_cpu_3:cpu_3                                                                                                                                                                                                                                                                                                                     ; top_cpu_3                            ; top          ;
;          |top_cpu_3_cpu:cpu|                                                                                                            ; 2689 (2300) ; 1631 (1360)               ; 0 (0)         ; 64320       ; 13   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1051 (933)   ; 361 (314)         ; 1277 (1053)      ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu                                                                                                                                                                                                                                                                                                   ; top_cpu_3_cpu                        ; top          ;
;             |top_cpu_3_cpu_bht_module:top_cpu_3_cpu_bht|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_bht_module:top_cpu_3_cpu_bht                                                                                                                                                                                                                                                        ; top_cpu_3_cpu_bht_module             ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_bht_module:top_cpu_3_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                              ; altsyncram                           ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_bht_module:top_cpu_3_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                               ; altsyncram_97d1                      ; work         ;
;             |top_cpu_3_cpu_dc_data_module:top_cpu_3_cpu_dc_data|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_dc_data_module:top_cpu_3_cpu_dc_data                                                                                                                                                                                                                                                ; top_cpu_3_cpu_dc_data_module         ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_dc_data_module:top_cpu_3_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_kdf1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_dc_data_module:top_cpu_3_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                                       ; altsyncram_kdf1                      ; work         ;
;             |top_cpu_3_cpu_dc_tag_module:top_cpu_3_cpu_dc_tag|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_dc_tag_module:top_cpu_3_cpu_dc_tag                                                                                                                                                                                                                                                  ; top_cpu_3_cpu_dc_tag_module          ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_dc_tag_module:top_cpu_3_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                        ; altsyncram                           ; work         ;
;                   |altsyncram_5jc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_dc_tag_module:top_cpu_3_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated                                                                                                                                                                                         ; altsyncram_5jc1                      ; work         ;
;             |top_cpu_3_cpu_dc_victim_module:top_cpu_3_cpu_dc_victim|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_dc_victim_module:top_cpu_3_cpu_dc_victim                                                                                                                                                                                                                                            ; top_cpu_3_cpu_dc_victim_module       ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_dc_victim_module:top_cpu_3_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                  ; altsyncram                           ; work         ;
;                   |altsyncram_r3d1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_dc_victim_module:top_cpu_3_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                   ; altsyncram_r3d1                      ; work         ;
;             |top_cpu_3_cpu_ic_data_module:top_cpu_3_cpu_ic_data|                                                                        ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_ic_data_module:top_cpu_3_cpu_ic_data                                                                                                                                                                                                                                                ; top_cpu_3_cpu_ic_data_module         ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_ic_data_module:top_cpu_3_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_cjd1:auto_generated|                                                                                      ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_ic_data_module:top_cpu_3_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                       ; altsyncram_cjd1                      ; work         ;
;             |top_cpu_3_cpu_ic_tag_module:top_cpu_3_cpu_ic_tag|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_ic_tag_module:top_cpu_3_cpu_ic_tag                                                                                                                                                                                                                                                  ; top_cpu_3_cpu_ic_tag_module          ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_ic_tag_module:top_cpu_3_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                        ; altsyncram                           ; work         ;
;                   |altsyncram_9ad1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_ic_tag_module:top_cpu_3_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated                                                                                                                                                                                         ; altsyncram_9ad1                      ; work         ;
;             |top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell                                                                                                                                                                                                                                               ; top_cpu_3_cpu_mult_cell              ; top          ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                            ; altera_mult_add                      ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                        ; altera_mult_add_vkp2                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                               ; altera_mult_add_rtl                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                      ; ama_multiplier_function              ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                       ; lpm_mult                             ; work         ;
;                               |mult_jp01:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                              ; mult_jp01                            ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                            ; altera_mult_add                      ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                        ; altera_mult_add_vkp2                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                               ; altera_mult_add_rtl                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                      ; ama_multiplier_function              ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                       ; lpm_mult                             ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                              ; mult_j011                            ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                            ; altera_mult_add                      ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                        ; altera_mult_add_vkp2                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                               ; altera_mult_add_rtl                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                      ; ama_multiplier_function              ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                       ; lpm_mult                             ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                              ; mult_j011                            ; work         ;
;             |top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|                                                                       ; 387 (84)    ; 270 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (5)      ; 47 (4)            ; 223 (75)         ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci                                                                                                                                                                                                                                               ; top_cpu_3_cpu_nios2_oci              ; top          ;
;                |top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper|                                                ; 135 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 41 (0)            ; 55 (0)           ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper                                                                                                                                                                       ; top_cpu_3_cpu_debug_slave_wrapper    ; top          ;
;                   |sld_virtual_jtag_basic:top_cpu_3_cpu_debug_slave_phy|                                                                ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_cpu_3_cpu_debug_slave_phy                                                                                                                  ; sld_virtual_jtag_basic               ; work         ;
;                   |top_cpu_3_cpu_debug_slave_sysclk:the_top_cpu_3_cpu_debug_slave_sysclk|                                               ; 52 (48)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 33 (31)           ; 16 (14)          ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper|top_cpu_3_cpu_debug_slave_sysclk:the_top_cpu_3_cpu_debug_slave_sysclk                                                                                                 ; top_cpu_3_cpu_debug_slave_sysclk     ; top          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper|top_cpu_3_cpu_debug_slave_sysclk:the_top_cpu_3_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                            ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper|top_cpu_3_cpu_debug_slave_sysclk:the_top_cpu_3_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                            ; altera_std_synchronizer              ; work         ;
;                   |top_cpu_3_cpu_debug_slave_tck:the_top_cpu_3_cpu_debug_slave_tck|                                                     ; 90 (86)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 8 (4)             ; 48 (48)          ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper|top_cpu_3_cpu_debug_slave_tck:the_top_cpu_3_cpu_debug_slave_tck                                                                                                       ; top_cpu_3_cpu_debug_slave_tck        ; top          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper|top_cpu_3_cpu_debug_slave_tck:the_top_cpu_3_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                  ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper|top_cpu_3_cpu_debug_slave_tck:the_top_cpu_3_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                  ; altera_std_synchronizer              ; work         ;
;                |top_cpu_3_cpu_nios2_avalon_reg:the_top_cpu_3_cpu_nios2_avalon_reg|                                                      ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_nios2_avalon_reg:the_top_cpu_3_cpu_nios2_avalon_reg                                                                                                                                                                             ; top_cpu_3_cpu_nios2_avalon_reg       ; top          ;
;                |top_cpu_3_cpu_nios2_oci_break:the_top_cpu_3_cpu_nios2_oci_break|                                                        ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_nios2_oci_break:the_top_cpu_3_cpu_nios2_oci_break                                                                                                                                                                               ; top_cpu_3_cpu_nios2_oci_break        ; top          ;
;                |top_cpu_3_cpu_nios2_oci_debug:the_top_cpu_3_cpu_nios2_oci_debug|                                                        ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (0)             ; 8 (8)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_nios2_oci_debug:the_top_cpu_3_cpu_nios2_oci_debug                                                                                                                                                                               ; top_cpu_3_cpu_nios2_oci_debug        ; top          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_nios2_oci_debug:the_top_cpu_3_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                           ; altera_std_synchronizer              ; work         ;
;                |top_cpu_3_cpu_nios2_ocimem:the_top_cpu_3_cpu_nios2_ocimem|                                                              ; 116 (116)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (65)      ; 0 (0)             ; 51 (51)          ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_nios2_ocimem:the_top_cpu_3_cpu_nios2_ocimem                                                                                                                                                                                     ; top_cpu_3_cpu_nios2_ocimem           ; top          ;
;                   |top_cpu_3_cpu_ociram_sp_ram_module:top_cpu_3_cpu_ociram_sp_ram|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_nios2_ocimem:the_top_cpu_3_cpu_nios2_ocimem|top_cpu_3_cpu_ociram_sp_ram_module:top_cpu_3_cpu_ociram_sp_ram                                                                                                                      ; top_cpu_3_cpu_ociram_sp_ram_module   ; top          ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_nios2_ocimem:the_top_cpu_3_cpu_nios2_ocimem|top_cpu_3_cpu_ociram_sp_ram_module:top_cpu_3_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                            ; altsyncram                           ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_nios2_ocimem:the_top_cpu_3_cpu_nios2_ocimem|top_cpu_3_cpu_ociram_sp_ram_module:top_cpu_3_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                             ; altsyncram_ac71                      ; work         ;
;             |top_cpu_3_cpu_register_bank_a_module:top_cpu_3_cpu_register_bank_a|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_register_bank_a_module:top_cpu_3_cpu_register_bank_a                                                                                                                                                                                                                                ; top_cpu_3_cpu_register_bank_a_module ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_register_bank_a_module:top_cpu_3_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_register_bank_a_module:top_cpu_3_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                       ; altsyncram_fic1                      ; work         ;
;             |top_cpu_3_cpu_register_bank_b_module:top_cpu_3_cpu_register_bank_b|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_register_bank_b_module:top_cpu_3_cpu_register_bank_b                                                                                                                                                                                                                                ; top_cpu_3_cpu_register_bank_b_module ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_register_bank_b_module:top_cpu_3_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_register_bank_b_module:top_cpu_3_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                       ; altsyncram_fic1                      ; work         ;
;       |top_jtag_uart0:jtag_uart0|                                                                                                       ; 164 (40)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (17)      ; 22 (4)            ; 93 (19)          ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0                                                                                                                                                                                                                                                                                                           ; top_jtag_uart0                       ; top          ;
;          |alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|                                                                           ; 73 (73)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 18 (18)           ; 34 (34)          ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic                                                                                                                                                                                                                                                        ; alt_jtag_atlantic                    ; work         ;
;          |top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|                                                                          ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r                                                                                                                                                                                                                                                       ; top_jtag_uart0_scfifo_r              ; top          ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                          ; scfifo                               ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                               ; scfifo_jr21                          ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                          ; a_dpfifo_l011                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                  ; a_fefifo_7cf                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                             ; cntr_do7                             ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                  ; altsyncram_nio1                      ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                    ; cntr_1ob                             ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                          ; cntr_1ob                             ; work         ;
;          |top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|                                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w                                                                                                                                                                                                                                                       ; top_jtag_uart0_scfifo_w              ; top          ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                          ; scfifo                               ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                               ; scfifo_jr21                          ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                          ; a_dpfifo_l011                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                  ; a_fefifo_7cf                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                             ; cntr_do7                             ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                  ; altsyncram_nio1                      ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                    ; cntr_1ob                             ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                          ; cntr_1ob                             ; work         ;
;       |top_jtag_uart0:jtag_uart1|                                                                                                       ; 161 (39)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (16)      ; 20 (4)            ; 95 (20)          ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1                                                                                                                                                                                                                                                                                                           ; top_jtag_uart0                       ; top          ;
;          |alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|                                                                           ; 72 (72)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 16 (16)           ; 36 (36)          ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic                                                                                                                                                                                                                                                        ; alt_jtag_atlantic                    ; work         ;
;          |top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|                                                                          ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r                                                                                                                                                                                                                                                       ; top_jtag_uart0_scfifo_r              ; top          ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                          ; scfifo                               ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                               ; scfifo_jr21                          ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                          ; a_dpfifo_l011                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                  ; a_fefifo_7cf                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                             ; cntr_do7                             ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                  ; altsyncram_nio1                      ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                    ; cntr_1ob                             ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                          ; cntr_1ob                             ; work         ;
;          |top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|                                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 21 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w                                                                                                                                                                                                                                                       ; top_jtag_uart0_scfifo_w              ; top          ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 21 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                          ; scfifo                               ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 21 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                               ; scfifo_jr21                          ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 21 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                          ; a_dpfifo_l011                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 9 (3)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                  ; a_fefifo_7cf                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                             ; cntr_do7                             ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                  ; altsyncram_nio1                      ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                    ; cntr_1ob                             ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                          ; cntr_1ob                             ; work         ;
;       |top_jtag_uart0:jtag_uart2|                                                                                                       ; 163 (39)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (15)      ; 22 (3)            ; 94 (21)          ; |top_inst|top:u0|top_jtag_uart0:jtag_uart2                                                                                                                                                                                                                                                                                                           ; top_jtag_uart0                       ; top          ;
;          |alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|                                                                           ; 73 (73)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 19 (19)           ; 33 (33)          ; |top_inst|top:u0|top_jtag_uart0:jtag_uart2|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic                                                                                                                                                                                                                                                        ; alt_jtag_atlantic                    ; work         ;
;          |top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|                                                                          ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r                                                                                                                                                                                                                                                       ; top_jtag_uart0_scfifo_r              ; top          ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                          ; scfifo                               ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                               ; scfifo_jr21                          ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                          ; a_dpfifo_l011                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                  ; a_fefifo_7cf                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                             ; cntr_do7                             ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                  ; altsyncram_nio1                      ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                    ; cntr_1ob                             ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                          ; cntr_1ob                             ; work         ;
;          |top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|                                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w                                                                                                                                                                                                                                                       ; top_jtag_uart0_scfifo_w              ; top          ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                          ; scfifo                               ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                               ; scfifo_jr21                          ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                          ; a_dpfifo_l011                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                  ; a_fefifo_7cf                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                             ; cntr_do7                             ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                  ; altsyncram_nio1                      ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                    ; cntr_1ob                             ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                          ; cntr_1ob                             ; work         ;
;       |top_jtag_uart0:jtag_uart3|                                                                                                       ; 163 (41)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (17)      ; 20 (2)            ; 95 (21)          ; |top_inst|top:u0|top_jtag_uart0:jtag_uart3                                                                                                                                                                                                                                                                                                           ; top_jtag_uart0                       ; top          ;
;          |alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|                                                                           ; 73 (73)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 18 (18)           ; 35 (35)          ; |top_inst|top:u0|top_jtag_uart0:jtag_uart3|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic                                                                                                                                                                                                                                                        ; alt_jtag_atlantic                    ; work         ;
;          |top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|                                                                          ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r                                                                                                                                                                                                                                                       ; top_jtag_uart0_scfifo_r              ; top          ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                          ; scfifo                               ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                               ; scfifo_jr21                          ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                          ; a_dpfifo_l011                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                  ; a_fefifo_7cf                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                             ; cntr_do7                             ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                  ; altsyncram_nio1                      ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                    ; cntr_1ob                             ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                          ; cntr_1ob                             ; work         ;
;          |top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|                                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w                                                                                                                                                                                                                                                       ; top_jtag_uart0_scfifo_w              ; top          ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                          ; scfifo                               ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                               ; scfifo_jr21                          ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                          ; a_dpfifo_l011                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                  ; a_fefifo_7cf                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                             ; cntr_do7                             ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                  ; altsyncram_nio1                      ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                    ; cntr_1ob                             ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                          ; cntr_1ob                             ; work         ;
;       |top_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 1988 (0)    ; 595 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 839 (0)      ; 26 (0)            ; 1123 (0)         ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                             ; top_mm_interconnect_0                ; top          ;
;          |altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|                                                                   ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 7 (7)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|                                                                   ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 7 (7)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|                                                                   ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 7 (7)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|                                                                   ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 7 (7)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|                                                            ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|                                                            ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:jtag_uart2_avalon_jtag_slave_agent_rsp_fifo|                                                            ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart2_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:jtag_uart3_avalon_jtag_slave_agent_rsp_fifo|                                                            ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart3_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|                                                                                ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 7 (7)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 77 (77)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 3 (3)             ; 47 (47)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|                                                                             ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|                                                                              ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|                                                                              ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|                                                                              ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                ; top          ;
;          |altera_merlin_master_agent:cpu_0_data_master_agent|                                                                           ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent                                                                                                                                                                                                                                          ; altera_merlin_master_agent           ; top          ;
;          |altera_merlin_master_agent:cpu_1_data_master_agent|                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent                                                                                                                                                                                                                                          ; altera_merlin_master_agent           ; top          ;
;          |altera_merlin_master_agent:cpu_1_instruction_master_agent|                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent                                                                                                                                                                                                                                   ; altera_merlin_master_agent           ; top          ;
;          |altera_merlin_master_agent:cpu_2_data_master_agent|                                                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_2_data_master_agent                                                                                                                                                                                                                                          ; altera_merlin_master_agent           ; top          ;
;          |altera_merlin_master_agent:cpu_2_instruction_master_agent|                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_2_instruction_master_agent                                                                                                                                                                                                                                   ; altera_merlin_master_agent           ; top          ;
;          |altera_merlin_master_agent:cpu_3_data_master_agent|                                                                           ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_3_data_master_agent                                                                                                                                                                                                                                          ; altera_merlin_master_agent           ; top          ;
;          |altera_merlin_master_agent:cpu_3_instruction_master_agent|                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_3_instruction_master_agent                                                                                                                                                                                                                                   ; altera_merlin_master_agent           ; top          ;
;          |altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent            ; top          ;
;          |altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent            ; top          ;
;          |altera_merlin_slave_agent:cpu_2_debug_mem_slave_agent|                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_2_debug_mem_slave_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent            ; top          ;
;          |altera_merlin_slave_agent:cpu_3_debug_mem_slave_agent|                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_3_debug_mem_slave_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent            ; top          ;
;          |altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_agent|                                                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent            ; top          ;
;          |altera_merlin_slave_agent:mutex_s1_agent|                                                                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent            ; top          ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent            ; top          ;
;          |altera_merlin_slave_agent:switches_s1_agent|                                                                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent            ; top          ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent            ; top          ;
;          |altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|                                                              ; 34 (34)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 33 (33)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator|                                                              ; 34 (34)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 33 (33)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_slave_translator:cpu_2_debug_mem_slave_translator|                                                              ; 34 (34)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 33 (33)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_2_debug_mem_slave_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_slave_translator:cpu_3_debug_mem_slave_translator|                                                              ; 34 (34)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 33 (33)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_3_debug_mem_slave_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator|                                                       ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator|                                                       ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_slave_translator:jtag_uart2_avalon_jtag_slave_translator|                                                       ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart2_avalon_jtag_slave_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_slave_translator:jtag_uart3_avalon_jtag_slave_translator|                                                       ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart3_avalon_jtag_slave_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_slave_translator:mutex_s1_translator|                                                                           ; 40 (40)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 35 (35)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_slave_translator:switches_s1_translator|                                                                        ; 17 (17)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 2 (2)             ; 10 (10)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator                                                                                                                                                                                                                                       ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (3)             ; 16 (16)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_slave_translator:timer_1_s1_translator|                                                                         ; 22 (22)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 4 (4)             ; 15 (15)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_slave_translator:timer_2_s1_translator|                                                                         ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 17 (17)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_2_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_slave_translator:timer_3_s1_translator|                                                                         ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 5 (5)             ; 14 (14)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_3_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_traffic_limiter:cpu_0_data_master_limiter|                                                                      ; 28 (28)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 1 (1)             ; 15 (15)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter        ; top          ;
;          |altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|                                                               ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 7 (7)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter        ; top          ;
;          |altera_merlin_traffic_limiter:cpu_1_data_master_limiter|                                                                      ; 31 (31)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 16 (16)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter        ; top          ;
;          |altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|                                                               ; 14 (14)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 7 (7)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter        ; top          ;
;          |altera_merlin_traffic_limiter:cpu_2_data_master_limiter|                                                                      ; 28 (28)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 13 (13)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_data_master_limiter                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter        ; top          ;
;          |altera_merlin_traffic_limiter:cpu_2_instruction_master_limiter|                                                               ; 13 (13)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_instruction_master_limiter                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter        ; top          ;
;          |altera_merlin_traffic_limiter:cpu_3_data_master_limiter|                                                                      ; 31 (31)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 1 (1)             ; 13 (13)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_data_master_limiter                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter        ; top          ;
;          |altera_merlin_traffic_limiter:cpu_3_instruction_master_limiter|                                                               ; 14 (14)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 7 (7)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_instruction_master_limiter                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter        ; top          ;
;          |top_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                                ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 1 (1)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                               ; top_mm_interconnect_0_cmd_demux      ; top          ;
;          |top_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                   ; top_mm_interconnect_0_cmd_demux      ; top          ;
;          |top_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                            ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 1 (1)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                           ; top_mm_interconnect_0_cmd_demux_002  ; top          ;
;          |top_mm_interconnect_0_cmd_demux_002:cmd_demux_003|                                                                            ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 1 (1)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux_002:cmd_demux_003                                                                                                                                                                                                                                           ; top_mm_interconnect_0_cmd_demux_002  ; top          ;
;          |top_mm_interconnect_0_cmd_demux_004:cmd_demux_004|                                                                            ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux_004:cmd_demux_004                                                                                                                                                                                                                                           ; top_mm_interconnect_0_cmd_demux_004  ; top          ;
;          |top_mm_interconnect_0_cmd_demux_004:cmd_demux_005|                                                                            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux_004:cmd_demux_005                                                                                                                                                                                                                                           ; top_mm_interconnect_0_cmd_demux_004  ; top          ;
;          |top_mm_interconnect_0_cmd_demux_004:cmd_demux_006|                                                                            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux_004:cmd_demux_006                                                                                                                                                                                                                                           ; top_mm_interconnect_0_cmd_demux_004  ; top          ;
;          |top_mm_interconnect_0_cmd_demux_004:cmd_demux_007|                                                                            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux_004:cmd_demux_007                                                                                                                                                                                                                                           ; top_mm_interconnect_0_cmd_demux_004  ; top          ;
;          |top_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                                ; 16 (7)      ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (3)       ; 0 (0)             ; 6 (4)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                               ; top_mm_interconnect_0_cmd_mux_001    ; top          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 9 (9)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 2 (2)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator             ; top          ;
;          |top_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                                ; 53 (46)     ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 48 (46)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                               ; top_mm_interconnect_0_cmd_mux_001    ; top          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 7 (7)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator             ; top          ;
;          |top_mm_interconnect_0_cmd_mux_001:cmd_mux_007|                                                                                ; 55 (47)     ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (2)        ; 0 (0)             ; 47 (45)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_007                                                                                                                                                                                                                                               ; top_mm_interconnect_0_cmd_mux_001    ; top          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 8 (8)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 2 (2)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator             ; top          ;
;          |top_mm_interconnect_0_cmd_mux_001:cmd_mux_011|                                                                                ; 55 (47)     ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (1)        ; 0 (0)             ; 48 (46)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_011                                                                                                                                                                                                                                               ; top_mm_interconnect_0_cmd_mux_001    ; top          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 8 (8)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 2 (2)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator             ; top          ;
;          |top_mm_interconnect_0_cmd_mux_001:cmd_mux_014|                                                                                ; 55 (47)     ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (3)        ; 0 (0)             ; 46 (44)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_014                                                                                                                                                                                                                                               ; top_mm_interconnect_0_cmd_mux_001    ; top          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 8 (8)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 2 (2)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator             ; top          ;
;          |top_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                                ; 144 (118)   ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (85)     ; 0 (0)             ; 37 (33)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                               ; top_mm_interconnect_0_cmd_mux_004    ; top          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 26 (17)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (13)      ; 0 (0)             ; 4 (4)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator             ; top          ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                    ; altera_merlin_arb_adder              ; top          ;
;          |top_mm_interconnect_0_cmd_mux_004:cmd_mux_005|                                                                                ; 36 (15)     ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (15)      ; 0 (0)             ; 4 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_004:cmd_mux_005                                                                                                                                                                                                                                               ; top_mm_interconnect_0_cmd_mux_004    ; top          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 21 (13)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (9)       ; 0 (0)             ; 4 (4)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator             ; top          ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                    ; altera_merlin_arb_adder              ; top          ;
;          |top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|                                                                                ; 281 (244)   ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 205 (176)    ; 0 (0)             ; 76 (68)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006                                                                                                                                                                                                                                               ; top_mm_interconnect_0_cmd_mux_006    ; top          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 37 (21)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (13)      ; 0 (0)             ; 8 (8)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator             ; top          ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                    ; altera_merlin_arb_adder              ; top          ;
;          |top_mm_interconnect_0_router:router|                                                                                          ; 26 (26)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router:router                                                                                                                                                                                                                                                         ; top_mm_interconnect_0_router         ; top          ;
;          |top_mm_interconnect_0_router_001:router_001|                                                                                  ; 29 (29)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                 ; top_mm_interconnect_0_router_001     ; top          ;
;          |top_mm_interconnect_0_router_002:router_002|                                                                                  ; 31 (31)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 9 (9)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                 ; top_mm_interconnect_0_router_002     ; top          ;
;          |top_mm_interconnect_0_router_003:router_003|                                                                                  ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 6 (6)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                 ; top_mm_interconnect_0_router_003     ; top          ;
;          |top_mm_interconnect_0_router_004:router_004|                                                                                  ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 2 (2)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                                 ; top_mm_interconnect_0_router_004     ; top          ;
;          |top_mm_interconnect_0_router_005:router_005|                                                                                  ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                                                                 ; top_mm_interconnect_0_router_005     ; top          ;
;          |top_mm_interconnect_0_router_006:router_006|                                                                                  ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                                                                 ; top_mm_interconnect_0_router_006     ; top          ;
;          |top_mm_interconnect_0_router_007:router_007|                                                                                  ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_007:router_007                                                                                                                                                                                                                                                 ; top_mm_interconnect_0_router_007     ; top          ;
;          |top_mm_interconnect_0_router_014:router_014|                                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_014:router_014                                                                                                                                                                                                                                                 ; top_mm_interconnect_0_router_014     ; top          ;
;          |top_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                           ; top_mm_interconnect_0_rsp_demux_001  ; top          ;
;          |top_mm_interconnect_0_rsp_demux_001:rsp_demux_007|                                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_007                                                                                                                                                                                                                                           ; top_mm_interconnect_0_rsp_demux_001  ; top          ;
;          |top_mm_interconnect_0_rsp_demux_001:rsp_demux_011|                                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_011                                                                                                                                                                                                                                           ; top_mm_interconnect_0_rsp_demux_001  ; top          ;
;          |top_mm_interconnect_0_rsp_demux_001:rsp_demux_014|                                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_014                                                                                                                                                                                                                                           ; top_mm_interconnect_0_rsp_demux_001  ; top          ;
;          |top_mm_interconnect_0_rsp_demux_004:rsp_demux_004|                                                                            ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                           ; top_mm_interconnect_0_rsp_demux_004  ; top          ;
;          |top_mm_interconnect_0_rsp_demux_004:rsp_demux_005|                                                                            ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_004:rsp_demux_005                                                                                                                                                                                                                                           ; top_mm_interconnect_0_rsp_demux_004  ; top          ;
;          |top_mm_interconnect_0_rsp_demux_006:rsp_demux_006|                                                                            ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_006:rsp_demux_006                                                                                                                                                                                                                                           ; top_mm_interconnect_0_rsp_demux_006  ; top          ;
;          |top_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                                    ; 103 (103)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 82 (82)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                   ; top_mm_interconnect_0_rsp_mux        ; top          ;
;          |top_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 111 (111)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 88 (88)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                       ; top_mm_interconnect_0_rsp_mux        ; top          ;
;          |top_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                                ; 97 (97)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 79 (79)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                               ; top_mm_interconnect_0_rsp_mux_002    ; top          ;
;          |top_mm_interconnect_0_rsp_mux_002:rsp_mux_003|                                                                                ; 97 (97)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 81 (81)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux_002:rsp_mux_003                                                                                                                                                                                                                                               ; top_mm_interconnect_0_rsp_mux_002    ; top          ;
;          |top_mm_interconnect_0_rsp_mux_004:rsp_mux_004|                                                                                ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux_004:rsp_mux_004                                                                                                                                                                                                                                               ; top_mm_interconnect_0_rsp_mux_004    ; top          ;
;          |top_mm_interconnect_0_rsp_mux_004:rsp_mux_005|                                                                                ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux_004:rsp_mux_005                                                                                                                                                                                                                                               ; top_mm_interconnect_0_rsp_mux_004    ; top          ;
;          |top_mm_interconnect_0_rsp_mux_004:rsp_mux_006|                                                                                ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux_004:rsp_mux_006                                                                                                                                                                                                                                               ; top_mm_interconnect_0_rsp_mux_004    ; top          ;
;          |top_mm_interconnect_0_rsp_mux_004:rsp_mux_007|                                                                                ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux_004:rsp_mux_007                                                                                                                                                                                                                                               ; top_mm_interconnect_0_rsp_mux_004    ; top          ;
;       |top_mutex:mutex|                                                                                                                 ; 84 (84)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 65 (65)          ; |top_inst|top:u0|top_mutex:mutex                                                                                                                                                                                                                                                                                                                     ; top_mutex                            ; top          ;
;       |top_rst_controller:rst_controller|                                                                                               ; 18 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 9 (0)            ; |top_inst|top:u0|top_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                   ; top_rst_controller                   ; top          ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 18 (12)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 9 (7)            ; |top_inst|top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                            ; altera_reset_controller              ; top          ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top_inst|top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                             ; altera_reset_synchronizer            ; top          ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top_inst|top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                 ; altera_reset_synchronizer            ; top          ;
;       |top_rst_controller_001:rst_controller_001|                                                                                       ; 4 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 2 (0)            ; |top_inst|top:u0|top_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                           ; top_rst_controller_001               ; top          ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 4 (1)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 2 (1)            ; |top_inst|top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                ; altera_reset_controller              ; top          ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top_inst|top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                     ; altera_reset_synchronizer            ; top          ;
;       |top_rst_controller_001:rst_controller_002|                                                                                       ; 4 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 2 (0)             ; 1 (0)            ; |top_inst|top:u0|top_rst_controller_001:rst_controller_002                                                                                                                                                                                                                                                                                           ; top_rst_controller_001               ; top          ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 4 (1)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (0)             ; 1 (0)            ; |top_inst|top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                ; altera_reset_controller              ; top          ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top_inst|top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                     ; altera_reset_synchronizer            ; top          ;
;       |top_rst_controller_001:rst_controller_003|                                                                                       ; 4 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 2 (0)            ; |top_inst|top:u0|top_rst_controller_001:rst_controller_003                                                                                                                                                                                                                                                                                           ; top_rst_controller_001               ; top          ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 4 (1)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 2 (1)            ; |top_inst|top:u0|top_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                ; altera_reset_controller              ; top          ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top_inst|top:u0|top_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                     ; altera_reset_synchronizer            ; top          ;
;       |top_rst_controller_001:rst_controller_004|                                                                                       ; 4 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 2 (0)             ; 1 (0)            ; |top_inst|top:u0|top_rst_controller_001:rst_controller_004                                                                                                                                                                                                                                                                                           ; top_rst_controller_001               ; top          ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 4 (1)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (0)             ; 1 (0)            ; |top_inst|top:u0|top_rst_controller_001:rst_controller_004|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                ; altera_reset_controller              ; top          ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top_inst|top:u0|top_rst_controller_001:rst_controller_004|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                     ; altera_reset_synchronizer            ; top          ;
;       |top_rst_controller_005:rst_controller_005|                                                                                       ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top_inst|top:u0|top_rst_controller_005:rst_controller_005                                                                                                                                                                                                                                                                                           ; top_rst_controller_005               ; top          ;
;          |altera_reset_controller:rst_controller_005|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top_inst|top:u0|top_rst_controller_005:rst_controller_005|altera_reset_controller:rst_controller_005                                                                                                                                                                                                                                                ; altera_reset_controller              ; top          ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top_inst|top:u0|top_rst_controller_005:rst_controller_005|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                     ; altera_reset_synchronizer            ; top          ;
;       |top_sdram:sdram|                                                                                                                 ; 454 (283)   ; 280 (154)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 172 (161)    ; 59 (1)            ; 223 (101)        ; |top_inst|top:u0|top_sdram:sdram                                                                                                                                                                                                                                                                                                                     ; top_sdram                            ; top          ;
;          |top_sdram_input_efifo_module:the_top_sdram_input_efifo_module|                                                                ; 195 (195)   ; 126 (126)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 58 (58)           ; 126 (126)        ; |top_inst|top:u0|top_sdram:sdram|top_sdram_input_efifo_module:the_top_sdram_input_efifo_module                                                                                                                                                                                                                                                       ; top_sdram_input_efifo_module         ; top          ;
;       |top_switches:switches|                                                                                                           ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |top_inst|top:u0|top_switches:switches                                                                                                                                                                                                                                                                                                               ; top_switches                         ; top          ;
;       |top_sys_sdram_pll_0:sys_sdram_pll_0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0                                                                                                                                                                                                                                                                                                 ; top_sys_sdram_pll_0                  ; top          ;
;          |altera_up_altpll:sys_pll|                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll                                                                                                                                                                                                                                                                        ; altera_up_altpll                     ; top          ;
;             |altpll:PLL_for_DE_Series_Boards|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards                                                                                                                                                                                                                                        ; altpll                               ; work         ;
;                |altpll_3lb2:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_inst|top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated                                                                                                                                                                                                             ; altpll_3lb2                          ; work         ;
;       |top_timer_0:timer_0|                                                                                                             ; 156 (156)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 22 (22)           ; 99 (99)          ; |top_inst|top:u0|top_timer_0:timer_0                                                                                                                                                                                                                                                                                                                 ; top_timer_0                          ; top          ;
;       |top_timer_0:timer_1|                                                                                                             ; 155 (155)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 21 (21)           ; 99 (99)          ; |top_inst|top:u0|top_timer_0:timer_1                                                                                                                                                                                                                                                                                                                 ; top_timer_0                          ; top          ;
;       |top_timer_0:timer_2|                                                                                                             ; 155 (155)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 21 (21)           ; 100 (100)        ; |top_inst|top:u0|top_timer_0:timer_2                                                                                                                                                                                                                                                                                                                 ; top_timer_0                          ; top          ;
;       |top_timer_0:timer_3|                                                                                                             ; 153 (153)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 18 (18)           ; 102 (102)        ; |top_inst|top:u0|top_timer_0:timer_3                                                                                                                                                                                                                                                                                                                 ; top_timer_0                          ; top          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; KEY[0]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; KEY[1]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CKE      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CS_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_WE_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CLK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_DQM[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[2]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[3]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQ[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[16]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[17]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[18]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[19]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[20]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[21]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[22]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[23]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[24]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[25]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[26]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[27]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[28]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[29]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[30]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[31]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; CLOCK_50      ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[7]         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; SW[6]         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; SW[5]         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; SW[4]         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; SW[3]         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; SW[2]         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; SW[1]         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; SW[0]         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+


+-----------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                    ;
+-----------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                 ; Pad To Core Index ; Setting ;
+-----------------------------------------------------+-------------------+---------+
; KEY[0]                                              ;                   ;         ;
; KEY[1]                                              ;                   ;         ;
; DRAM_DQ[0]                                          ;                   ;         ;
; DRAM_DQ[1]                                          ;                   ;         ;
; DRAM_DQ[2]                                          ;                   ;         ;
; DRAM_DQ[3]                                          ;                   ;         ;
; DRAM_DQ[4]                                          ;                   ;         ;
; DRAM_DQ[5]                                          ;                   ;         ;
; DRAM_DQ[6]                                          ;                   ;         ;
; DRAM_DQ[7]                                          ;                   ;         ;
; DRAM_DQ[8]                                          ;                   ;         ;
; DRAM_DQ[9]                                          ;                   ;         ;
; DRAM_DQ[10]                                         ;                   ;         ;
; DRAM_DQ[11]                                         ;                   ;         ;
; DRAM_DQ[12]                                         ;                   ;         ;
; DRAM_DQ[13]                                         ;                   ;         ;
; DRAM_DQ[14]                                         ;                   ;         ;
; DRAM_DQ[15]                                         ;                   ;         ;
; DRAM_DQ[16]                                         ;                   ;         ;
; DRAM_DQ[17]                                         ;                   ;         ;
; DRAM_DQ[18]                                         ;                   ;         ;
; DRAM_DQ[19]                                         ;                   ;         ;
; DRAM_DQ[20]                                         ;                   ;         ;
; DRAM_DQ[21]                                         ;                   ;         ;
; DRAM_DQ[22]                                         ;                   ;         ;
; DRAM_DQ[23]                                         ;                   ;         ;
; DRAM_DQ[24]                                         ;                   ;         ;
; DRAM_DQ[25]                                         ;                   ;         ;
; DRAM_DQ[26]                                         ;                   ;         ;
; DRAM_DQ[27]                                         ;                   ;         ;
; DRAM_DQ[28]                                         ;                   ;         ;
; DRAM_DQ[29]                                         ;                   ;         ;
; DRAM_DQ[30]                                         ;                   ;         ;
; DRAM_DQ[31]                                         ;                   ;         ;
; CLOCK_50                                            ;                   ;         ;
; SW[7]                                               ;                   ;         ;
;      - top:u0|top_switches:switches|read_mux_out[7] ; 0                 ; 6       ;
; SW[6]                                               ;                   ;         ;
;      - top:u0|top_switches:switches|read_mux_out[6] ; 0                 ; 6       ;
; SW[5]                                               ;                   ;         ;
;      - top:u0|top_switches:switches|read_mux_out[5] ; 1                 ; 6       ;
; SW[4]                                               ;                   ;         ;
;      - top:u0|top_switches:switches|read_mux_out[4] ; 1                 ; 6       ;
; SW[3]                                               ;                   ;         ;
;      - top:u0|top_switches:switches|read_mux_out[3] ; 1                 ; 6       ;
; SW[2]                                               ;                   ;         ;
;      - top:u0|top_switches:switches|read_mux_out[2] ; 1                 ; 6       ;
; SW[1]                                               ;                   ;         ;
;      - top:u0|top_switches:switches|read_mux_out[1] ; 0                 ; 6       ;
; SW[0]                                               ;                   ;         ;
;      - top:u0|top_switches:switches|read_mux_out[0] ; 0                 ; 6       ;
+-----------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location              ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                    ; PIN_Y2                ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y37_N0        ; 493     ; Clock                                              ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y37_N0        ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                         ; LCCOMB_X56_Y72_N4     ; 17      ; Clock                                              ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                         ; FF_X70_Y68_N25        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                         ; FF_X67_Y68_N19        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                         ; FF_X67_Y68_N1         ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                         ; FF_X63_Y69_N9         ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                         ; FF_X61_Y69_N19        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                         ; FF_X61_Y69_N1         ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                         ; FF_X58_Y72_N17        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                         ; FF_X57_Y72_N1         ; 20      ; Clock                                              ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                      ; FF_X56_Y72_N23        ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:13:QXXQ6833_1                                                                                                                                                                                                                            ; LCCOMB_X70_Y68_N24    ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                     ; LCCOMB_X43_Y42_N30    ; 9       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~1                                                                                                                                                                                                                                                                                  ; LCCOMB_X43_Y42_N4     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                       ; FF_X42_Y42_N7         ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                      ; FF_X43_Y42_N25        ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X43_Y42_N8     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                          ; LCCOMB_X43_Y42_N26    ; 13      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X42_Y42_N6     ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                      ; LCCOMB_X43_Y42_N20    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X42_Y41_N23        ; 210     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X42_Y38_N0     ; 4       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X46_Y41_N2     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X49_Y42_N24    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X46_Y41_N6     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                            ; LCCOMB_X45_Y42_N4     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7                            ; LCCOMB_X45_Y42_N24    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~10                           ; LCCOMB_X45_Y42_N28    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~13                           ; LCCOMB_X45_Y42_N30    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][0]~29                           ; LCCOMB_X45_Y42_N0     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~18                             ; LCCOMB_X50_Y41_N26    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~19                             ; LCCOMB_X49_Y42_N8     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10              ; LCCOMB_X42_Y39_N26    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19              ; LCCOMB_X42_Y39_N28    ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                 ; LCCOMB_X42_Y38_N20    ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X42_Y41_N14    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3                     ; LCCOMB_X45_Y42_N6     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6                     ; LCCOMB_X45_Y42_N8     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~9                     ; LCCOMB_X45_Y42_N10    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~12                    ; LCCOMB_X45_Y42_N20    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][0]~28                    ; LCCOMB_X45_Y42_N14    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~24      ; LCCOMB_X46_Y39_N8     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~18 ; LCCOMB_X47_Y39_N30    ; 7       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~27 ; LCCOMB_X46_Y39_N2     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X39_Y38_N13        ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X42_Y38_N25        ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X42_Y38_N29        ; 69      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X42_Y41_N19        ; 150     ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X42_Y38_N6     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X43_Y38_N25        ; 77      ; Async. clear, Clock enable                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X46_Y41_N28    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|d_writedata[5]~32                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X36_Y34_N28    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_dc_rd_addr_cnt[0]~1                                                                                                                                                                                                                                                                                              ; LCCOMB_X35_Y33_N10    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_dc_rd_data_cnt[3]~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X35_Y31_N12    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_dc_rd_data_cnt[3]~1                                                                                                                                                                                                                                                                                              ; LCCOMB_X35_Y33_N28    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                                                                                                        ; LCCOMB_X36_Y34_N8     ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                                                            ; LCCOMB_X36_Y34_N14    ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_dc_wr_data_cnt[3]~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X36_Y34_N30    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                         ; FF_X35_Y30_N17        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                ; FF_X36_Y30_N1         ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                              ; LCCOMB_X39_Y40_N22    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                                              ; FF_X36_Y37_N5         ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                                                     ; FF_X34_Y35_N19        ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                        ; FF_X38_Y31_N9         ; 903     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_pipe_flush_waddr[20]~22                                                                                                                                                                                                                                                                                          ; LCCOMB_X36_Y37_N0     ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                            ; LCCOMB_X38_Y32_N30    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X39_Y40_N28    ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|Add10~5                                                                                                                                                                                                                                                                                                            ; LCCOMB_X28_Y35_N10    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                             ; FF_X32_Y41_N17        ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                 ; LCCOMB_X32_Y43_N26    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                            ; FF_X26_Y39_N1         ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|D_src2[0]~2                                                                                                                                                                                                                                                                                                        ; LCCOMB_X27_Y38_N2     ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|D_src2[10]~1                                                                                                                                                                                                                                                                                                       ; LCCOMB_X30_Y38_N30    ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|D_src2[30]~3                                                                                                                                                                                                                                                                                                       ; LCCOMB_X30_Y38_N24    ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                        ; FF_X26_Y37_N9         ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X27_Y41_N2     ; 207     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                             ; LCCOMB_X27_Y41_N22    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                                       ; LCCOMB_X27_Y41_N14    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_dc_raw_hazard~16                                                                                                                                                                                                                                                                                                 ; LCCOMB_X33_Y38_N0     ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X38_Y38_N4     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                                     ; FF_X50_Y45_N19        ; 35      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|d_address_offset_field[0]~3                                                                                                                                                                                                                                                                                        ; LCCOMB_X36_Y34_N24    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|dc_data_wr_port_en~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X35_Y32_N6     ; 32      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|dc_tag_wr_port_en~1                                                                                                                                                                                                                                                                                                ; LCCOMB_X35_Y32_N12    ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                                   ; LCCOMB_X36_Y34_N18    ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X53_Y32_N26    ; 5648    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                 ; FF_X52_Y33_N29        ; 36      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|ic_fill_ap_offset[2]~1                                                                                                                                                                                                                                                                                             ; LCCOMB_X42_Y40_N14    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X39_Y43_N10    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|ic_fill_req_accepted~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X43_Y44_N22    ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                              ; LCCOMB_X38_Y44_N18    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                        ; LCCOMB_X36_Y42_N12    ; 3       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_data_module:top_cpu_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_ckd1:auto_generated|ram_block1a0~0                                                                                                                                                                                         ; LCCOMB_X38_Y37_N20    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                     ; FF_X48_Y33_N9         ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_cpu_0_cpu_debug_slave_phy|virtual_state_sdr~0                                                                                                               ; LCCOMB_X49_Y30_N20    ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_cpu_0_cpu_debug_slave_phy|virtual_state_uir~0                                                                                                               ; LCCOMB_X50_Y34_N16    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_sysclk:the_top_cpu_0_cpu_debug_slave_sysclk|jxuir                                                                                                            ; FF_X50_Y34_N3         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_sysclk:the_top_cpu_0_cpu_debug_slave_sysclk|take_action_ocimem_a                                                                                             ; LCCOMB_X53_Y33_N0     ; 5       ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_sysclk:the_top_cpu_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                                                           ; LCCOMB_X50_Y34_N26    ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_sysclk:the_top_cpu_0_cpu_debug_slave_sysclk|take_action_ocimem_b                                                                                             ; LCCOMB_X53_Y30_N22    ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_sysclk:the_top_cpu_0_cpu_debug_slave_sysclk|update_jdo_strobe                                                                                                ; FF_X50_Y34_N9         ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|sr[2]~13                                                                                                               ; LCCOMB_X49_Y30_N16    ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|sr[32]~29                                                                                                              ; LCCOMB_X53_Y30_N18    ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|sr[36]~21                                                                                                              ; LCCOMB_X50_Y30_N14    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                              ; LCCOMB_X46_Y32_N4     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_break:the_top_cpu_0_cpu_nios2_oci_break|break_readreg[6]~1                                                                                                                                                                             ; LCCOMB_X53_Y30_N28    ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem|MonDReg[0]~15                                                                                                                                                                                        ; LCCOMB_X50_Y34_N14    ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem|MonDReg[26]~19                                                                                                                                                                                       ; LCCOMB_X50_Y34_N20    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                                                     ; LCCOMB_X49_Y37_N4     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                                                                       ; LCCOMB_X50_Y33_N22    ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|d_writedata[20]~33                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X54_Y44_N20    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_dc_rd_addr_cnt[1]~1                                                                                                                                                                                                                                                                                              ; LCCOMB_X54_Y42_N12    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_dc_rd_data_cnt[3]~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X53_Y44_N14    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_dc_rd_data_cnt[3]~1                                                                                                                                                                                                                                                                                              ; LCCOMB_X54_Y42_N30    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                                                                                                        ; LCCOMB_X54_Y44_N0     ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                                                            ; LCCOMB_X54_Y43_N16    ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_dc_wr_data_cnt[0]~1                                                                                                                                                                                                                                                                                              ; LCCOMB_X54_Y44_N28    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                         ; FF_X50_Y46_N1         ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                ; FF_X50_Y46_N21        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                              ; LCCOMB_X57_Y52_N8     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                                              ; FF_X56_Y49_N1         ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                                                     ; FF_X54_Y47_N15        ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                        ; FF_X54_Y46_N25        ; 888     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_pipe_flush_waddr[6]~21                                                                                                                                                                                                                                                                                           ; LCCOMB_X56_Y49_N26    ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                            ; LCCOMB_X54_Y46_N14    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X53_Y48_N20    ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|Add10~5                                                                                                                                                                                                                                                                                                            ; LCCOMB_X53_Y50_N24    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                             ; FF_X50_Y55_N9         ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                 ; LCCOMB_X54_Y53_N14    ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                            ; FF_X49_Y50_N5         ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|D_src2[0]~4                                                                                                                                                                                                                                                                                                        ; LCCOMB_X49_Y52_N12    ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|D_src2[16]~2                                                                                                                                                                                                                                                                                                       ; LCCOMB_X48_Y51_N8     ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|D_src2[5]~3                                                                                                                                                                                                                                                                                                        ; LCCOMB_X49_Y52_N2     ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                        ; FF_X45_Y51_N1         ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X54_Y53_N0     ; 174     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                             ; LCCOMB_X48_Y55_N20    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                                       ; LCCOMB_X48_Y55_N28    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_dc_raw_hazard~18                                                                                                                                                                                                                                                                                                 ; LCCOMB_X53_Y48_N22    ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_ienable_reg_irq0_nxt~1                                                                                                                                                                                                                                                                                           ; LCCOMB_X59_Y49_N14    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|d_address_offset_field[1]~1                                                                                                                                                                                                                                                                                        ; LCCOMB_X54_Y43_N12    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|dc_data_wr_port_en~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X53_Y47_N22    ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|dc_tag_wr_port_en~1                                                                                                                                                                                                                                                                                                ; LCCOMB_X53_Y47_N2     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|dc_wb_rd_port_en~1                                                                                                                                                                                                                                                                                                 ; LCCOMB_X56_Y46_N20    ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                 ; FF_X63_Y48_N1         ; 8       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|ic_fill_ap_offset[1]~1                                                                                                                                                                                                                                                                                             ; LCCOMB_X52_Y40_N0     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X58_Y54_N28    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                              ; LCCOMB_X58_Y54_N6     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                        ; LCCOMB_X54_Y53_N22    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_data_module:top_cpu_1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~0                                                                                                                                                                                         ; LCCOMB_X63_Y56_N8     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                     ; FF_X56_Y40_N27        ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_cpu_1_cpu_debug_slave_phy|virtual_state_sdr~0                                                                                                               ; LCCOMB_X68_Y40_N0     ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_cpu_1_cpu_debug_slave_phy|virtual_state_uir~0                                                                                                               ; LCCOMB_X68_Y40_N26    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_sysclk:the_top_cpu_1_cpu_debug_slave_sysclk|jxuir                                                                                                            ; FF_X68_Y40_N21        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_sysclk:the_top_cpu_1_cpu_debug_slave_sysclk|take_action_ocimem_a                                                                                             ; LCCOMB_X67_Y41_N10    ; 5       ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_sysclk:the_top_cpu_1_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                                                           ; LCCOMB_X69_Y39_N26    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_sysclk:the_top_cpu_1_cpu_debug_slave_sysclk|take_action_ocimem_a~1                                                                                           ; LCCOMB_X68_Y40_N28    ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_sysclk:the_top_cpu_1_cpu_debug_slave_sysclk|take_action_ocimem_b                                                                                             ; LCCOMB_X68_Y40_N22    ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_sysclk:the_top_cpu_1_cpu_debug_slave_sysclk|update_jdo_strobe                                                                                                ; FF_X68_Y40_N9         ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|sr[29]~29                                                                                                              ; LCCOMB_X67_Y39_N8     ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|sr[36]~21                                                                                                              ; LCCOMB_X67_Y39_N0     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|sr[6]~13                                                                                                               ; LCCOMB_X65_Y38_N20    ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                              ; LCCOMB_X61_Y43_N28    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_break:the_top_cpu_1_cpu_nios2_oci_break|break_readreg[22]~1                                                                                                                                                                            ; LCCOMB_X69_Y39_N8     ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem|MonDReg[0]~16                                                                                                                                                                                        ; LCCOMB_X62_Y41_N20    ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                                                     ; LCCOMB_X62_Y43_N16    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                                                                       ; LCCOMB_X67_Y40_N6     ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|d_writedata[4]~34                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X76_Y41_N20    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|A_dc_rd_addr_cnt[3]~1                                                                                                                                                                                                                                                                                              ; LCCOMB_X76_Y41_N14    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|A_dc_rd_data_cnt[0]~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X80_Y41_N8     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|A_dc_rd_data_cnt[0]~1                                                                                                                                                                                                                                                                                              ; LCCOMB_X74_Y38_N18    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                                                                                                        ; LCCOMB_X76_Y41_N10    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                                                            ; LCCOMB_X76_Y41_N4     ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|A_dc_wr_data_cnt[2]~1                                                                                                                                                                                                                                                                                              ; LCCOMB_X75_Y41_N2     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                         ; FF_X80_Y44_N23        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                ; FF_X80_Y44_N5         ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                              ; LCCOMB_X79_Y48_N4     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                                              ; FF_X81_Y47_N7         ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                                                     ; FF_X81_Y40_N5         ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                        ; FF_X79_Y41_N17        ; 887     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|A_pipe_flush_waddr[20]~21                                                                                                                                                                                                                                                                                          ; LCCOMB_X81_Y47_N16    ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                            ; LCCOMB_X79_Y41_N22    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X79_Y48_N16    ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|Add10~5                                                                                                                                                                                                                                                                                                            ; LCCOMB_X90_Y40_N6     ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                             ; FF_X86_Y52_N29        ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                 ; LCCOMB_X80_Y51_N22    ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                            ; FF_X87_Y52_N27        ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|D_src2[12]~3                                                                                                                                                                                                                                                                                                       ; LCCOMB_X90_Y43_N16    ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|D_src2[1]~4                                                                                                                                                                                                                                                                                                        ; LCCOMB_X90_Y43_N2     ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|D_src2[30]~2                                                                                                                                                                                                                                                                                                       ; LCCOMB_X90_Y43_N18    ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                        ; FF_X88_Y47_N25        ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X80_Y51_N30    ; 174     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                             ; LCCOMB_X80_Y50_N4     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                                       ; LCCOMB_X80_Y50_N14    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|M_dc_raw_hazard~18                                                                                                                                                                                                                                                                                                 ; LCCOMB_X80_Y50_N8     ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X80_Y49_N12    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|d_address_offset_field[2]~1                                                                                                                                                                                                                                                                                        ; LCCOMB_X80_Y41_N6     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|dc_data_wr_port_en~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X80_Y40_N2     ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|dc_tag_wr_port_en~1                                                                                                                                                                                                                                                                                                ; LCCOMB_X81_Y43_N14    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|dc_wb_rd_port_en~1                                                                                                                                                                                                                                                                                                 ; LCCOMB_X74_Y40_N24    ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                 ; FF_X72_Y46_N5         ; 8       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|ic_fill_ap_offset[2]~1                                                                                                                                                                                                                                                                                             ; LCCOMB_X68_Y41_N18    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X73_Y47_N22    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                              ; LCCOMB_X74_Y47_N28    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                        ; LCCOMB_X74_Y47_N18    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_ic_data_module:top_cpu_2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~0                                                                                                                                                                                         ; LCCOMB_X80_Y48_N6     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                     ; FF_X69_Y40_N5         ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_cpu_2_cpu_debug_slave_phy|virtual_state_sdr~0                                                                                                               ; LCCOMB_X69_Y45_N20    ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_cpu_2_cpu_debug_slave_phy|virtual_state_uir~0                                                                                                               ; LCCOMB_X69_Y45_N30    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper|top_cpu_2_cpu_debug_slave_sysclk:the_top_cpu_2_cpu_debug_slave_sysclk|jxuir                                                                                                            ; FF_X69_Y45_N23        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper|top_cpu_2_cpu_debug_slave_sysclk:the_top_cpu_2_cpu_debug_slave_sysclk|take_action_ocimem_a                                                                                             ; LCCOMB_X68_Y45_N8     ; 5       ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper|top_cpu_2_cpu_debug_slave_sysclk:the_top_cpu_2_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                                                           ; LCCOMB_X70_Y45_N24    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper|top_cpu_2_cpu_debug_slave_sysclk:the_top_cpu_2_cpu_debug_slave_sysclk|take_action_ocimem_a~1                                                                                           ; LCCOMB_X69_Y45_N12    ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper|top_cpu_2_cpu_debug_slave_sysclk:the_top_cpu_2_cpu_debug_slave_sysclk|take_action_ocimem_b                                                                                             ; LCCOMB_X70_Y45_N18    ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper|top_cpu_2_cpu_debug_slave_sysclk:the_top_cpu_2_cpu_debug_slave_sysclk|update_jdo_strobe                                                                                                ; FF_X69_Y45_N17        ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper|top_cpu_2_cpu_debug_slave_tck:the_top_cpu_2_cpu_debug_slave_tck|sr[12]~13                                                                                                              ; LCCOMB_X69_Y45_N26    ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper|top_cpu_2_cpu_debug_slave_tck:the_top_cpu_2_cpu_debug_slave_tck|sr[24]~29                                                                                                              ; LCCOMB_X69_Y46_N26    ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_debug_slave_wrapper:the_top_cpu_2_cpu_debug_slave_wrapper|top_cpu_2_cpu_debug_slave_tck:the_top_cpu_2_cpu_debug_slave_tck|sr[37]~21                                                                                                              ; LCCOMB_X69_Y46_N8     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_nios2_avalon_reg:the_top_cpu_2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                              ; LCCOMB_X68_Y42_N14    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_nios2_oci_break:the_top_cpu_2_cpu_nios2_oci_break|break_readreg[9]~1                                                                                                                                                                             ; LCCOMB_X69_Y45_N14    ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_nios2_ocimem:the_top_cpu_2_cpu_nios2_ocimem|MonDReg[0]~16                                                                                                                                                                                        ; LCCOMB_X69_Y45_N2     ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_nios2_ocimem:the_top_cpu_2_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                                                     ; LCCOMB_X62_Y43_N26    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_nios2_ocimem:the_top_cpu_2_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                                                                       ; LCCOMB_X69_Y42_N14    ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|d_writedata[31]~34                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X59_Y26_N26    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|A_dc_rd_addr_cnt[3]~1                                                                                                                                                                                                                                                                                              ; LCCOMB_X58_Y24_N8     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|A_dc_rd_data_cnt[2]~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X59_Y24_N10    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|A_dc_rd_data_cnt[2]~1                                                                                                                                                                                                                                                                                              ; LCCOMB_X59_Y24_N12    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                                                                                                        ; LCCOMB_X59_Y26_N0     ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                                                            ; LCCOMB_X59_Y26_N30    ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|A_dc_wr_data_cnt[3]~1                                                                                                                                                                                                                                                                                              ; LCCOMB_X59_Y26_N14    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                         ; FF_X61_Y24_N1         ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                ; FF_X61_Y24_N21        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                              ; LCCOMB_X56_Y21_N4     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                                              ; FF_X58_Y21_N3         ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                                                     ; FF_X63_Y22_N27        ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                        ; FF_X60_Y24_N17        ; 889     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|A_pipe_flush_waddr[17]~20                                                                                                                                                                                                                                                                                          ; LCCOMB_X58_Y21_N14    ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                            ; LCCOMB_X59_Y25_N2     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X56_Y21_N14    ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|Add10~5                                                                                                                                                                                                                                                                                                            ; LCCOMB_X69_Y18_N4     ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                             ; FF_X57_Y15_N21        ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                 ; LCCOMB_X54_Y21_N14    ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                            ; FF_X59_Y14_N5         ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|D_src2[0]~4                                                                                                                                                                                                                                                                                                        ; LCCOMB_X67_Y19_N16    ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|D_src2[12]~3                                                                                                                                                                                                                                                                                                       ; LCCOMB_X67_Y19_N22    ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|D_src2[24]~2                                                                                                                                                                                                                                                                                                       ; LCCOMB_X67_Y19_N28    ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                        ; FF_X60_Y17_N9         ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X59_Y18_N14    ; 174     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                             ; LCCOMB_X59_Y18_N4     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                                       ; LCCOMB_X59_Y18_N26    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|M_dc_raw_hazard~18                                                                                                                                                                                                                                                                                                 ; LCCOMB_X61_Y24_N28    ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X57_Y21_N26    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|d_address_offset_field[1]~1                                                                                                                                                                                                                                                                                        ; LCCOMB_X59_Y28_N8     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|dc_data_wr_port_en~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X60_Y23_N20    ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|dc_tag_wr_port_en~1                                                                                                                                                                                                                                                                                                ; LCCOMB_X59_Y24_N14    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|dc_wb_rd_port_en~1                                                                                                                                                                                                                                                                                                 ; LCCOMB_X62_Y24_N24    ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                 ; FF_X58_Y27_N25        ; 8       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|ic_fill_ap_offset[1]~1                                                                                                                                                                                                                                                                                             ; LCCOMB_X54_Y27_N26    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X53_Y22_N28    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                              ; LCCOMB_X53_Y22_N6     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                        ; LCCOMB_X54_Y21_N30    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_ic_data_module:top_cpu_3_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~0                                                                                                                                                                                         ; LCCOMB_X54_Y19_N22    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                     ; FF_X58_Y32_N23        ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_cpu_3_cpu_debug_slave_phy|virtual_state_sdr~0                                                                                                               ; LCCOMB_X65_Y38_N18    ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_cpu_3_cpu_debug_slave_phy|virtual_state_uir~0                                                                                                               ; LCCOMB_X65_Y38_N16    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper|top_cpu_3_cpu_debug_slave_sysclk:the_top_cpu_3_cpu_debug_slave_sysclk|jxuir                                                                                                            ; FF_X65_Y38_N15        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper|top_cpu_3_cpu_debug_slave_sysclk:the_top_cpu_3_cpu_debug_slave_sysclk|take_action_ocimem_a                                                                                             ; LCCOMB_X61_Y34_N18    ; 5       ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper|top_cpu_3_cpu_debug_slave_sysclk:the_top_cpu_3_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                                                           ; LCCOMB_X60_Y34_N26    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper|top_cpu_3_cpu_debug_slave_sysclk:the_top_cpu_3_cpu_debug_slave_sysclk|take_action_ocimem_a~1                                                                                           ; LCCOMB_X60_Y34_N20    ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper|top_cpu_3_cpu_debug_slave_sysclk:the_top_cpu_3_cpu_debug_slave_sysclk|take_action_ocimem_b                                                                                             ; LCCOMB_X60_Y34_N28    ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper|top_cpu_3_cpu_debug_slave_sysclk:the_top_cpu_3_cpu_debug_slave_sysclk|update_jdo_strobe                                                                                                ; FF_X60_Y34_N11        ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper|top_cpu_3_cpu_debug_slave_tck:the_top_cpu_3_cpu_debug_slave_tck|sr[1]~13                                                                                                               ; LCCOMB_X65_Y38_N22    ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper|top_cpu_3_cpu_debug_slave_tck:the_top_cpu_3_cpu_debug_slave_tck|sr[29]~29                                                                                                              ; LCCOMB_X61_Y38_N26    ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_debug_slave_wrapper:the_top_cpu_3_cpu_debug_slave_wrapper|top_cpu_3_cpu_debug_slave_tck:the_top_cpu_3_cpu_debug_slave_tck|sr[36]~21                                                                                                              ; LCCOMB_X61_Y38_N10    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_nios2_avalon_reg:the_top_cpu_3_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                              ; LCCOMB_X57_Y32_N24    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_nios2_oci_break:the_top_cpu_3_cpu_nios2_oci_break|break_readreg[13]~1                                                                                                                                                                            ; LCCOMB_X60_Y36_N30    ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_nios2_ocimem:the_top_cpu_3_cpu_nios2_ocimem|MonDReg[0]~17                                                                                                                                                                                        ; LCCOMB_X60_Y34_N14    ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_nios2_ocimem:the_top_cpu_3_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                                                     ; LCCOMB_X60_Y32_N18    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_nios2_ocimem:the_top_cpu_3_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                                                                       ; LCCOMB_X61_Y33_N2     ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                 ; LCCOMB_X47_Y31_N30    ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                           ; LCCOMB_X43_Y35_N10    ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|write_stalled~3                                                                                                                                                                                                                                                         ; LCCOMB_X42_Y35_N22    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|write~3                                                                                                                                                                                                                                                                 ; LCCOMB_X43_Y35_N8     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart0|fifo_rd~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X40_Y31_N8     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart0|fifo_wr                                                                                                                                                                                                                                                                                                                    ; FF_X45_Y32_N27        ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart0|ien_AF~0                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X45_Y32_N4     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart0|r_val~0                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X47_Y31_N20    ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart0|read_0                                                                                                                                                                                                                                                                                                                     ; FF_X46_Y31_N19        ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                                               ; LCCOMB_X40_Y31_N30    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                               ; LCCOMB_X45_Y31_N2     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart0|wr_rfifo                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X40_Y31_N12    ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                 ; LCCOMB_X52_Y43_N22    ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                           ; LCCOMB_X52_Y42_N2     ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|write_stalled~3                                                                                                                                                                                                                                                         ; LCCOMB_X52_Y42_N4     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|write~3                                                                                                                                                                                                                                                                 ; LCCOMB_X52_Y42_N0     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart1|fifo_rd~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X59_Y44_N28    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart1|fifo_wr                                                                                                                                                                                                                                                                                                                    ; FF_X58_Y42_N3         ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart1|ien_AF~0                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X58_Y42_N0     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart1|r_val~0                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X53_Y43_N6     ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart1|read_0                                                                                                                                                                                                                                                                                                                     ; FF_X59_Y44_N29        ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                                               ; LCCOMB_X59_Y44_N14    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                               ; LCCOMB_X55_Y43_N8     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart1|wr_rfifo                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X59_Y44_N16    ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart2|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                 ; LCCOMB_X72_Y38_N22    ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart2|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                           ; LCCOMB_X73_Y39_N2     ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart2|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|write_stalled~3                                                                                                                                                                                                                                                         ; LCCOMB_X72_Y39_N30    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart2|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|write~3                                                                                                                                                                                                                                                                 ; LCCOMB_X73_Y39_N24    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart2|fifo_rd~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X76_Y35_N20    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart2|fifo_wr                                                                                                                                                                                                                                                                                                                    ; FF_X73_Y35_N17        ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart2|ien_AE~0                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X76_Y35_N22    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart2|r_val~0                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X72_Y38_N24    ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart2|read_0                                                                                                                                                                                                                                                                                                                     ; FF_X76_Y35_N19        ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                                               ; LCCOMB_X73_Y34_N2     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                               ; LCCOMB_X73_Y35_N26    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart2|wr_rfifo                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X73_Y34_N10    ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart3|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                 ; LCCOMB_X59_Y27_N30    ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart3|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                           ; LCCOMB_X57_Y31_N10    ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart3|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|write_stalled~3                                                                                                                                                                                                                                                         ; LCCOMB_X58_Y31_N8     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart3|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|write~3                                                                                                                                                                                                                                                                 ; LCCOMB_X58_Y31_N26    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart3|fifo_rd~2                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X60_Y30_N4     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart3|fifo_wr                                                                                                                                                                                                                                                                                                                    ; FF_X66_Y27_N1         ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart3|ien_AE~0                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X58_Y30_N24    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart3|r_val~0                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X59_Y27_N24    ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart3|read_0                                                                                                                                                                                                                                                                                                                     ; FF_X58_Y30_N15        ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                                               ; LCCOMB_X61_Y27_N12    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                               ; LCCOMB_X62_Y27_N2     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_jtag_uart0:jtag_uart3|wr_rfifo                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X61_Y27_N4     ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                     ; LCCOMB_X47_Y33_N10    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                     ; LCCOMB_X57_Y40_N10    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                     ; LCCOMB_X70_Y41_N10    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                     ; LCCOMB_X57_Y28_N10    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                      ; LCCOMB_X57_Y33_N30    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                      ; LCCOMB_X53_Y36_N12    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                      ; LCCOMB_X53_Y36_N2     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                      ; LCCOMB_X52_Y36_N28    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                      ; LCCOMB_X52_Y36_N26    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                      ; LCCOMB_X48_Y36_N8     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                      ; LCCOMB_X48_Y36_N14    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                      ; LCCOMB_X49_Y36_N2     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~5                                                                                                                                                                                                                                                  ; LCCOMB_X50_Y36_N10    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                   ; LCCOMB_X56_Y34_N28    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                  ; LCCOMB_X53_Y34_N6     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter|pending_response_count[2]~0                                                                                                                                                                                                                          ; LCCOMB_X45_Y35_N22    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter|save_dest_id~2                                                                                                                                                                                                                                       ; LCCOMB_X45_Y35_N8     ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|pending_response_count[2]~0                                                                                                                                                                                                                   ; LCCOMB_X42_Y40_N4     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter|pending_response_count[2]~0                                                                                                                                                                                                                          ; LCCOMB_X54_Y36_N14    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter|save_dest_id~1                                                                                                                                                                                                                                       ; LCCOMB_X54_Y39_N20    ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|pending_response_count[2]~1                                                                                                                                                                                                                   ; LCCOMB_X55_Y40_N28    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|save_dest_id~2                                                                                                                                                                                                                                ; LCCOMB_X52_Y40_N12    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_data_master_limiter|pending_response_count[2]~0                                                                                                                                                                                                                          ; LCCOMB_X70_Y38_N8     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_data_master_limiter|save_dest_id~1                                                                                                                                                                                                                                       ; LCCOMB_X68_Y38_N8     ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_instruction_master_limiter|pending_response_count[2]~1                                                                                                                                                                                                                   ; LCCOMB_X68_Y41_N14    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_instruction_master_limiter|save_dest_id~2                                                                                                                                                                                                                                ; LCCOMB_X72_Y44_N26    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_data_master_limiter|pending_response_count[2]~0                                                                                                                                                                                                                          ; LCCOMB_X57_Y30_N28    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_data_master_limiter|save_dest_id~1                                                                                                                                                                                                                                       ; LCCOMB_X56_Y32_N14    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_instruction_master_limiter|pending_response_count[2]~1                                                                                                                                                                                                                   ; LCCOMB_X54_Y27_N6     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_instruction_master_limiter|save_dest_id~2                                                                                                                                                                                                                                ; LCCOMB_X53_Y23_N18    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_004:cmd_mux_004|WideOr1~1                                                                                                                                                                                                                                                      ; LCCOMB_X58_Y38_N18    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_004:cmd_mux_004|last_cycle~0                                                                                                                                                                                                                                                   ; LCCOMB_X58_Y38_N24    ; 6       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_004:cmd_mux_005|WideOr1~3                                                                                                                                                                                                                                                      ; LCCOMB_X55_Y35_N12    ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_004:cmd_mux_005|last_cycle~0                                                                                                                                                                                                                                                   ; LCCOMB_X55_Y35_N24    ; 4       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|WideOr1                                                                                                                                                                                                                                                        ; LCCOMB_X52_Y38_N28    ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|last_cycle~0                                                                                                                                                                                                                                                   ; LCCOMB_X52_Y38_N10    ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_mutex:mutex|mutex_reg_enable~18                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X58_Y37_N18    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                              ; LCCOMB_X67_Y36_N18    ; 3       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~1                                                                                                                                                                                                                                                              ; LCCOMB_X67_Y37_N10    ; 3       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                  ; FF_X43_Y36_N1         ; 604     ; Async. clear, Async. load                          ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                  ; FF_X43_Y36_N1         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                              ; FF_X58_Y1_N25         ; 237     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                                                                  ; LCCOMB_X67_Y36_N24    ; 3       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                              ; FF_X59_Y1_N25         ; 237     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                                                                  ; LCCOMB_X67_Y36_N20    ; 3       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; top:u0|top_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                              ; FF_X1_Y36_N17         ; 237     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; top:u0|top_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                                                                  ; LCCOMB_X67_Y37_N24    ; 3       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; top:u0|top_rst_controller_001:rst_controller_004|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                              ; FF_X58_Y2_N17         ; 237     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; top:u0|top_rst_controller_001:rst_controller_004|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                                                                  ; LCCOMB_X67_Y37_N4     ; 3       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; top:u0|top_rst_controller_005:rst_controller_005|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                              ; FF_X58_Y1_N19         ; 44      ; Async. clear                                       ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; top:u0|top_sdram:sdram|Selector27~6                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X5_Y27_N14     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|Selector34~4                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X5_Y27_N4      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X5_Y23_N4      ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|active_rnw~3                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X5_Y27_N2      ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|m_addr[6]~2                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X6_Y27_N22     ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|m_state.000000010                                                                                                                                                                                                                                                                                                                    ; FF_X47_Y34_N17        ; 50      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                    ; FF_X5_Y27_N23         ; 75      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                                    ; FF_X6_Y24_N17         ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X0_Y13_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X0_Y26_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y27_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y19_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y27_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y23_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y21_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y24_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_16                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y45_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_17                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y48_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_18                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y43_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_19                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y46_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X0_Y29_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_20                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y46_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_21                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y52_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_22                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y45_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_23                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y47_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_24                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y24_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_25                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y35_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_26                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y35_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_27                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y35_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_28                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y34_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_29                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y32_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X0_Y25_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_30                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y34_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_31                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y30_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X0_Y29_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X0_Y28_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X0_Y28_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X0_Y34_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X0_Y24_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X0_Y24_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|top_sdram_input_efifo_module:the_top_sdram_input_efifo_module|entry_0[60]~1                                                                                                                                                                                                                                                          ; LCCOMB_X48_Y34_N18    ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sdram:sdram|top_sdram_input_efifo_module:the_top_sdram_input_efifo_module|entry_1[60]~2                                                                                                                                                                                                                                                          ; LCCOMB_X48_Y34_N0     ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[0]                                                                                                                                                                                                                       ; PLL_1                 ; 8459    ; Clock                                              ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; top:u0|top_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X41_Y32_N14    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_timer_0:timer_0|always0~1                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X41_Y32_N2     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_timer_0:timer_0|control_wr_strobe                                                                                                                                                                                                                                                                                                                ; LCCOMB_X43_Y32_N2     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_timer_0:timer_0|period_h_wr_strobe                                                                                                                                                                                                                                                                                                               ; LCCOMB_X43_Y32_N14    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_timer_0:timer_0|period_l_wr_strobe                                                                                                                                                                                                                                                                                                               ; LCCOMB_X43_Y32_N4     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_timer_0:timer_0|snap_strobe~0                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X41_Y32_N30    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_timer_0:timer_1|always0~0                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X59_Y45_N18    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_timer_0:timer_1|always0~1                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X59_Y45_N30    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_timer_0:timer_1|control_wr_strobe                                                                                                                                                                                                                                                                                                                ; LCCOMB_X58_Y45_N28    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_timer_0:timer_1|period_h_wr_strobe                                                                                                                                                                                                                                                                                                               ; LCCOMB_X56_Y42_N2     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_timer_0:timer_1|period_l_wr_strobe                                                                                                                                                                                                                                                                                                               ; LCCOMB_X56_Y42_N0     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_timer_0:timer_1|snap_strobe~0                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X56_Y42_N20    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_timer_0:timer_2|always0~0                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X74_Y37_N22    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_timer_0:timer_2|always0~1                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X75_Y37_N2     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_timer_0:timer_2|control_wr_strobe                                                                                                                                                                                                                                                                                                                ; LCCOMB_X75_Y37_N0     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_timer_0:timer_2|period_h_wr_strobe                                                                                                                                                                                                                                                                                                               ; LCCOMB_X75_Y37_N18    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_timer_0:timer_2|period_l_wr_strobe                                                                                                                                                                                                                                                                                                               ; LCCOMB_X74_Y37_N20    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_timer_0:timer_2|snap_strobe~0                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X77_Y37_N4     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_timer_0:timer_3|always0~0                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X60_Y28_N30    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; top:u0|top_timer_0:timer_3|always0~1                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X60_Y28_N26    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_timer_0:timer_3|control_wr_strobe                                                                                                                                                                                                                                                                                                                ; LCCOMB_X59_Y29_N30    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_timer_0:timer_3|period_h_wr_strobe                                                                                                                                                                                                                                                                                                               ; LCCOMB_X59_Y29_N18    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_timer_0:timer_3|period_l_wr_strobe                                                                                                                                                                                                                                                                                                               ; LCCOMB_X59_Y29_N8     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; top:u0|top_timer_0:timer_3|snap_strobe~0                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X59_Y29_N20    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                     ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                             ; JTAG_X1_Y37_N0     ; 493     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                      ; LCCOMB_X56_Y72_N4  ; 17      ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                      ; FF_X57_Y72_N1      ; 20      ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; FF_X42_Y41_N23     ; 210     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                               ; LCCOMB_X53_Y32_N26 ; 5648    ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                           ; LCCOMB_X67_Y36_N18 ; 3       ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~1                                                                                                                                                                                                                           ; LCCOMB_X67_Y37_N10 ; 3       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                               ; FF_X43_Y36_N1      ; 604     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                           ; FF_X58_Y1_N25      ; 237     ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                               ; LCCOMB_X67_Y36_N24 ; 3       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                           ; FF_X59_Y1_N25      ; 237     ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                               ; LCCOMB_X67_Y36_N20 ; 3       ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; top:u0|top_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                           ; FF_X1_Y36_N17      ; 237     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; top:u0|top_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                               ; LCCOMB_X67_Y37_N24 ; 3       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; top:u0|top_rst_controller_001:rst_controller_004|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                           ; FF_X58_Y2_N17      ; 237     ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; top:u0|top_rst_controller_001:rst_controller_004|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                               ; LCCOMB_X67_Y37_N4  ; 3       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; top:u0|top_rst_controller_005:rst_controller_005|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                           ; FF_X58_Y1_N19      ; 44      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[0]                                                                                                                                                                                    ; PLL_1              ; 8459    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                ;
+------------------------------------------------------+---------+
; Name                                                 ; Fan-Out ;
+------------------------------------------------------+---------+
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_mem_stall ; 903     ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|A_mem_stall ; 889     ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_mem_stall ; 888     ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|A_mem_stall ; 887     ;
+------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_bht_module:top_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; None ; M9K_X15_Y44_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_data_module:top_cpu_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2kf1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 32           ; 8192         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 262144 ; 8192                        ; 32                          ; 8192                        ; 32                          ; 262144              ; 32   ; None ; M9K_X37_Y20_N0, M9K_X15_Y19_N0, M9K_X15_Y25_N0, M9K_X37_Y24_N0, M9K_X37_Y26_N0, M9K_X15_Y24_N0, M9K_X15_Y18_N0, M9K_X15_Y30_N0, M9K_X51_Y17_N0, M9K_X37_Y14_N0, M9K_X37_Y29_N0, M9K_X37_Y18_N0, M9K_X51_Y25_N0, M9K_X37_Y13_N0, M9K_X15_Y28_N0, M9K_X15_Y23_N0, M9K_X51_Y16_N0, M9K_X37_Y25_N0, M9K_X37_Y28_N0, M9K_X15_Y21_N0, M9K_X37_Y30_N0, M9K_X37_Y22_N0, M9K_X15_Y17_N0, M9K_X15_Y29_N0, M9K_X37_Y27_N0, M9K_X37_Y23_N0, M9K_X37_Y19_N0, M9K_X37_Y12_N0, M9K_X37_Y15_N0, M9K_X37_Y16_N0, M9K_X37_Y21_N0, M9K_X37_Y17_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_tag_module:top_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_drc1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 15           ; 1024         ; 15           ; yes                    ; no                      ; yes                    ; no                      ; 15360  ; 1024                        ; 15                          ; 1024                        ; 15                          ; 15360               ; 2    ; None ; M9K_X37_Y33_N0, M9K_X37_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_victim_module:top_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None ; M9K_X37_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_data_module:top_cpu_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_ckd1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 32           ; 8192         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 262144 ; 8192                        ; 32                          ; 8192                        ; 32                          ; 262144              ; 32   ; None ; M9K_X37_Y40_N0, M9K_X51_Y44_N0, M9K_X51_Y40_N0, M9K_X37_Y43_N0, M9K_X37_Y11_N0, M9K_X15_Y31_N0, M9K_X37_Y36_N0, M9K_X51_Y34_N0, M9K_X51_Y36_N0, M9K_X15_Y37_N0, M9K_X37_Y39_N0, M9K_X15_Y41_N0, M9K_X51_Y39_N0, M9K_X15_Y27_N0, M9K_X37_Y34_N0, M9K_X51_Y38_N0, M9K_X15_Y22_N0, M9K_X51_Y37_N0, M9K_X15_Y34_N0, M9K_X15_Y32_N0, M9K_X51_Y13_N0, M9K_X51_Y29_N0, M9K_X51_Y15_N0, M9K_X37_Y41_N0, M9K_X51_Y41_N0, M9K_X51_Y26_N0, M9K_X64_Y38_N0, M9K_X15_Y33_N0, M9K_X64_Y42_N0, M9K_X37_Y42_N0, M9K_X51_Y42_N0, M9K_X51_Y27_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_tag_module:top_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_hfd1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 21           ; 1024         ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 21504  ; 1024                        ; 21                          ; 1024                        ; 21                          ; 21504               ; 3    ; None ; M9K_X37_Y46_N0, M9K_X37_Y44_N0, M9K_X37_Y45_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem|top_cpu_0_cpu_ociram_sp_ram_module:top_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None ; M9K_X51_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_register_bank_a_module:top_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X37_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_register_bank_b_module:top_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X37_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_bht_module:top_cpu_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; None ; M9K_X51_Y55_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_data_module:top_cpu_1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None ; M9K_X51_Y49_N0, M9K_X51_Y48_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_tag_module:top_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; yes                    ; no                      ; 1216   ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 1    ; None ; M9K_X51_Y47_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_victim_module:top_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None ; M9K_X51_Y46_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_data_module:top_cpu_1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None ; M9K_X64_Y56_N0, M9K_X64_Y54_N0, M9K_X64_Y53_N0, M9K_X64_Y55_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_tag_module:top_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 23           ; 128          ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 2944   ; 128                         ; 23                          ; 128                         ; 23                          ; 2944                ; 1    ; None ; M9K_X51_Y53_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem|top_cpu_1_cpu_ociram_sp_ram_module:top_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None ; M9K_X64_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_register_bank_a_module:top_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X51_Y54_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_register_bank_b_module:top_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X51_Y56_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_bht_module:top_cpu_2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; None ; M9K_X104_Y50_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_dc_data_module:top_cpu_2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None ; M9K_X78_Y42_N0, M9K_X78_Y44_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_dc_tag_module:top_cpu_2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; yes                    ; no                      ; 1216   ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 1    ; None ; M9K_X78_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_dc_victim_module:top_cpu_2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None ; M9K_X78_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_ic_data_module:top_cpu_2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None ; M9K_X78_Y48_N0, M9K_X78_Y52_N0, M9K_X78_Y51_N0, M9K_X78_Y49_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_ic_tag_module:top_cpu_2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 23           ; 128          ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 2944   ; 128                         ; 23                          ; 128                         ; 23                          ; 2944                ; 1    ; None ; M9K_X78_Y50_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_nios2_ocimem:the_top_cpu_2_cpu_nios2_ocimem|top_cpu_2_cpu_ociram_sp_ram_module:top_cpu_2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None ; M9K_X64_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_register_bank_a_module:top_cpu_2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X78_Y45_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_register_bank_b_module:top_cpu_2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X78_Y46_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_bht_module:top_cpu_3_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; None ; M9K_X51_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_dc_data_module:top_cpu_3_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None ; M9K_X64_Y24_N0, M9K_X64_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_dc_tag_module:top_cpu_3_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; yes                    ; no                      ; 1216   ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 1    ; None ; M9K_X51_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_dc_victim_module:top_cpu_3_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None ; M9K_X64_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_ic_data_module:top_cpu_3_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None ; M9K_X51_Y21_N0, M9K_X51_Y22_N0, M9K_X51_Y23_N0, M9K_X51_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_ic_tag_module:top_cpu_3_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 23           ; 128          ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 2944   ; 128                         ; 23                          ; 128                         ; 23                          ; 2944                ; 1    ; None ; M9K_X51_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_nios2_ocimem:the_top_cpu_3_cpu_nios2_ocimem|top_cpu_3_cpu_ociram_sp_ram_module:top_cpu_3_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None ; M9K_X64_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_register_bank_a_module:top_cpu_3_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X78_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_register_bank_b_module:top_cpu_3_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X78_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X37_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X51_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X64_Y44_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X51_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X78_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_jtag_uart0:jtag_uart2|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X78_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X64_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top:u0|top_jtag_uart0:jtag_uart3|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X64_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 532               ;
; Simple Multipliers (18-bit)           ; 12          ; 1                   ; 266               ;
; Embedded Multiplier Blocks            ; 12          ; --                  ; 266               ;
; Embedded Multiplier 9-bit elements    ; 24          ; 2                   ; 532               ;
; Signed Embedded Multipliers           ; 4           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 8           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                     ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X71_Y14_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1               ;                            ; DSPMULT_X71_Y17_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_mult_cell:the_top_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X71_Y19_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y47_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X93_Y47_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y44_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1               ;                            ; DSPMULT_X93_Y44_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y45_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_mult_cell:the_top_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X93_Y45_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y51_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X44_Y51_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y54_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1               ;                            ; DSPMULT_X44_Y54_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y53_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X44_Y53_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y37_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1               ;                            ; DSPMULT_X22_Y37_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y39_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X22_Y39_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y38_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X22_Y38_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 26,167 / 342,891 ( 8 % )  ;
; C16 interconnects     ; 479 / 10,120 ( 5 % )      ;
; C4 interconnects      ; 17,352 / 209,544 ( 8 % )  ;
; Direct links          ; 2,399 / 342,891 ( < 1 % ) ;
; Global clocks         ; 18 / 20 ( 90 % )          ;
; Local interconnects   ; 7,074 / 119,088 ( 6 % )   ;
; R24 interconnects     ; 848 / 9,963 ( 9 % )       ;
; R4 interconnects      ; 21,508 / 289,782 ( 7 % )  ;
+-----------------------+---------------------------+


+------------------------------------------------------------------------------+
; LAB Logic Elements                                                           ;
+---------------------------------------------+--------------------------------+
; Number of Logic Elements  (Average = 12.30) ; Number of LABs  (Total = 1179) ;
+---------------------------------------------+--------------------------------+
; 1                                           ; 117                            ;
; 2                                           ; 53                             ;
; 3                                           ; 24                             ;
; 4                                           ; 14                             ;
; 5                                           ; 10                             ;
; 6                                           ; 5                              ;
; 7                                           ; 13                             ;
; 8                                           ; 15                             ;
; 9                                           ; 15                             ;
; 10                                          ; 12                             ;
; 11                                          ; 19                             ;
; 12                                          ; 50                             ;
; 13                                          ; 51                             ;
; 14                                          ; 90                             ;
; 15                                          ; 180                            ;
; 16                                          ; 511                            ;
+---------------------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 2.63) ; Number of LABs  (Total = 1179) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 879                            ;
; 1 Clock                            ; 1057                           ;
; 1 Clock enable                     ; 594                            ;
; 1 Sync. clear                      ; 77                             ;
; 1 Sync. load                       ; 179                            ;
; 2 Async. clears                    ; 60                             ;
; 2 Clock enables                    ; 218                            ;
; 2 Clocks                           ; 34                             ;
+------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 19.32) ; Number of LABs  (Total = 1179) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 1                              ;
; 1                                            ; 50                             ;
; 2                                            ; 85                             ;
; 3                                            ; 16                             ;
; 4                                            ; 28                             ;
; 5                                            ; 9                              ;
; 6                                            ; 12                             ;
; 7                                            ; 6                              ;
; 8                                            ; 8                              ;
; 9                                            ; 2                              ;
; 10                                           ; 8                              ;
; 11                                           ; 8                              ;
; 12                                           ; 9                              ;
; 13                                           ; 8                              ;
; 14                                           ; 16                             ;
; 15                                           ; 22                             ;
; 16                                           ; 43                             ;
; 17                                           ; 21                             ;
; 18                                           ; 36                             ;
; 19                                           ; 53                             ;
; 20                                           ; 86                             ;
; 21                                           ; 58                             ;
; 22                                           ; 61                             ;
; 23                                           ; 83                             ;
; 24                                           ; 74                             ;
; 25                                           ; 58                             ;
; 26                                           ; 59                             ;
; 27                                           ; 55                             ;
; 28                                           ; 54                             ;
; 29                                           ; 39                             ;
; 30                                           ; 47                             ;
; 31                                           ; 16                             ;
; 32                                           ; 48                             ;
+----------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+-------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 9.17) ; Number of LABs  (Total = 1179) ;
+-------------------------------------------------+--------------------------------+
; 0                                               ; 1                              ;
; 1                                               ; 139                            ;
; 2                                               ; 48                             ;
; 3                                               ; 46                             ;
; 4                                               ; 32                             ;
; 5                                               ; 36                             ;
; 6                                               ; 60                             ;
; 7                                               ; 79                             ;
; 8                                               ; 70                             ;
; 9                                               ; 99                             ;
; 10                                              ; 102                            ;
; 11                                              ; 86                             ;
; 12                                              ; 81                             ;
; 13                                              ; 45                             ;
; 14                                              ; 56                             ;
; 15                                              ; 47                             ;
; 16                                              ; 76                             ;
; 17                                              ; 25                             ;
; 18                                              ; 9                              ;
; 19                                              ; 10                             ;
; 20                                              ; 2                              ;
; 21                                              ; 8                              ;
; 22                                              ; 3                              ;
; 23                                              ; 3                              ;
; 24                                              ; 5                              ;
; 25                                              ; 1                              ;
; 26                                              ; 2                              ;
; 27                                              ; 3                              ;
; 28                                              ; 2                              ;
; 29                                              ; 2                              ;
; 30                                              ; 1                              ;
+-------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 18.36) ; Number of LABs  (Total = 1179) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 6                              ;
; 2                                            ; 16                             ;
; 3                                            ; 23                             ;
; 4                                            ; 71                             ;
; 5                                            ; 35                             ;
; 6                                            ; 32                             ;
; 7                                            ; 25                             ;
; 8                                            ; 29                             ;
; 9                                            ; 18                             ;
; 10                                           ; 40                             ;
; 11                                           ; 30                             ;
; 12                                           ; 29                             ;
; 13                                           ; 35                             ;
; 14                                           ; 38                             ;
; 15                                           ; 23                             ;
; 16                                           ; 29                             ;
; 17                                           ; 30                             ;
; 18                                           ; 38                             ;
; 19                                           ; 48                             ;
; 20                                           ; 50                             ;
; 21                                           ; 56                             ;
; 22                                           ; 41                             ;
; 23                                           ; 45                             ;
; 24                                           ; 46                             ;
; 25                                           ; 38                             ;
; 26                                           ; 52                             ;
; 27                                           ; 44                             ;
; 28                                           ; 31                             ;
; 29                                           ; 30                             ;
; 30                                           ; 32                             ;
; 31                                           ; 23                             ;
; 32                                           ; 23                             ;
; 33                                           ; 23                             ;
; 34                                           ; 6                              ;
; 35                                           ; 13                             ;
; 36                                           ; 14                             ;
; 37                                           ; 8                              ;
; 38                                           ; 7                              ;
+----------------------------------------------+--------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 68           ; 55           ; 68           ; 0            ; 0            ; 72        ; 68           ; 0            ; 72        ; 72        ; 0            ; 0            ; 0            ; 0            ; 43           ; 0            ; 0            ; 43           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 72        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 17           ; 4            ; 72           ; 72           ; 0         ; 4            ; 72           ; 0         ; 0         ; 72           ; 72           ; 72           ; 72           ; 29           ; 72           ; 72           ; 29           ; 72           ; 72           ; 72           ; 72           ; 72           ; 72           ; 72           ; 72           ; 72           ; 0         ; 72           ; 72           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[2]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[3]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[16]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[17]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[18]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[19]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[20]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[21]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[22]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[23]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[24]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[25]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[26]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[27]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[28]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[29]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[30]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[31]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "multiprocessor"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|pll1" as Cyclone IV E PLL type File: C:/COMPSYS700SOPC/db/altpll_3lb2.tdf Line: 27
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[0] port File: C:/COMPSYS700SOPC/db/altpll_3lb2.tdf Line: 27
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[1] port File: C:/COMPSYS700SOPC/db/altpll_3lb2.tdf Line: 27
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'top/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'top/synthesis/submodules/top_cpu_3_cpu.sdc'
Info (332104): Reading SDC File: 'top/synthesis/submodules/top_cpu_2_cpu.sdc'
Info (332104): Reading SDC File: 'top/synthesis/submodules/top_cpu_1_cpu.sdc'
Info (332104): Reading SDC File: 'top/synthesis/submodules/top_cpu_0_cpu.sdc'
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register top:u0|top_sdram:sdram|m_addr[0] is being clocked by CLOCK_50
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[0] (placed in counter C1 of PLL_1) File: C:/COMPSYS700SOPC/db/altpll_3lb2.tdf Line: 32
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[1] (placed in counter C0 of PLL_1) File: C:/COMPSYS700SOPC/db/altpll_3lb2.tdf Line: 32
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7  File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd Line: 730
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd Line: 730
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0  File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd Line: 829
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node top:u0|top_cpu_3:cpu_3|top_cpu_3_cpu:cpu|top_cpu_3_cpu_nios2_oci:the_top_cpu_3_cpu_nios2_oci|top_cpu_3_cpu_nios2_oci_debug:the_top_cpu_3_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
        Info (176357): Destination node top:u0|top_cpu_2:cpu_2|top_cpu_2_cpu:cpu|top_cpu_2_cpu_nios2_oci:the_top_cpu_2_cpu_nios2_oci|top_cpu_2_cpu_nios2_oci_debug:the_top_cpu_2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
        Info (176357): Destination node top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_debug:the_top_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
        Info (176357): Destination node top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_debug:the_top_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst  File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node top:u0|top_sdram:sdram|active_rnw~1 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v Line: 215
        Info (176357): Destination node top:u0|top_sdram:sdram|active_cs_n~0 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v Line: 212
        Info (176357): Destination node top:u0|top_sdram:sdram|active_cs_n~1 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v Line: 212
        Info (176357): Destination node top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|WideOr0~0 File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0
        Info (176357): Destination node top:u0|top_sdram:sdram|i_refs[0] File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v Line: 356
        Info (176357): Destination node top:u0|top_sdram:sdram|i_refs[2] File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v Line: 356
        Info (176357): Destination node top:u0|top_sdram:sdram|i_refs[1] File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v Line: 356
Info (176353): Automatically promoted node top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node top:u0|top_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node top:u0|top_rst_controller_001:rst_controller_004|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg  File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 255
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 255
Info (176353): Automatically promoted node top:u0|top_rst_controller_005:rst_controller_005|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0  File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~1 File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_controller.v Line: 134
Info (176353): Automatically promoted node top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~1  File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|merged_reset~0  File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|merged_reset~0  File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node top:u0|top_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|merged_reset~0  File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node top:u0|top_rst_controller_001:rst_controller_004|altera_reset_controller:rst_controller_001|merged_reset~0  File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[28]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[27]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[26]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[25]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[24]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[23]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[22]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[21]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[20]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[19]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[18]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[17]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[16]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[31]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[30]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[29]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 40 registers into blocks of type Block RAM
    Extra Info (176218): Packed 192 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 256 registers into blocks of type Embedded multiplier output
    Extra Info (176218): Packed 32 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 87 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 258 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETCLK_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_CTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:11
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 7% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X46_Y49 to location X57_Y60
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (11888): Total time spent on timing analysis during the Fitter is 1.67 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:05
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 33 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at W3 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at W2 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at V4 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at W1 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at V3 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at V2 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at V1 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at U3 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at Y3 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at Y4 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at AB1 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at AA3 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at AB2 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at AC1 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at AB3 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at AC2 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[16] uses I/O standard 3.3-V LVTTL at M8 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[17] uses I/O standard 3.3-V LVTTL at L8 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[18] uses I/O standard 3.3-V LVTTL at P2 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[19] uses I/O standard 3.3-V LVTTL at N3 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[20] uses I/O standard 3.3-V LVTTL at N4 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[21] uses I/O standard 3.3-V LVTTL at M4 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[22] uses I/O standard 3.3-V LVTTL at M7 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[23] uses I/O standard 3.3-V LVTTL at L7 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[24] uses I/O standard 3.3-V LVTTL at U5 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[25] uses I/O standard 3.3-V LVTTL at R7 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[26] uses I/O standard 3.3-V LVTTL at R1 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[27] uses I/O standard 3.3-V LVTTL at R2 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[28] uses I/O standard 3.3-V LVTTL at R3 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[29] uses I/O standard 3.3-V LVTTL at T3 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[30] uses I/O standard 3.3-V LVTTL at U4 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin DRAM_DQ[31] uses I/O standard 3.3-V LVTTL at U1 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 12
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2 File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 10
Info (144001): Generated suppressed messages file C:/COMPSYS700SOPC/output_files/multiprocessor.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 472 warnings
    Info: Peak virtual memory: 6006 megabytes
    Info: Processing ended: Sun Oct 13 23:18:33 2024
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:38


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/COMPSYS700SOPC/output_files/multiprocessor.fit.smsg.


