// Seed: 94539833
module module_0 (
    input tri1 id_0
);
  wire id_2;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    output supply0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input uwire id_5,
    input wand id_6,
    input uwire id_7
);
  wire id_9;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
  assign id_2 = id_4;
  id_10 :
  assert property (@(posedge -1 or posedge id_10) id_5)
  else $clog2(73);
  ;
  assign id_0 = 1;
  and primCall (id_0, id_4, id_7, id_5, id_9, id_6);
endmodule
