// Seed: 460832733
module module_0 (
    input wor id_0,
    output uwire id_1,
    input uwire id_2,
    input wor id_3,
    output uwire id_4,
    output uwire id_5,
    input tri id_6,
    input wand id_7,
    input uwire id_8,
    output supply0 id_9,
    input tri id_10
    , id_20,
    input tri id_11,
    input supply1 id_12,
    output wire id_13,
    output wire id_14,
    output tri1 id_15,
    input supply1 id_16,
    input tri1 id_17,
    input wire id_18
);
  assign id_14 = id_2;
  assign module_1._id_11 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd63,
    parameter id_12 = 32'd13,
    parameter id_9  = 32'd38
) (
    output wire id_0,
    input tri0 id_1,
    output tri1 id_2,
    output wor id_3,
    input wire id_4,
    input tri0 id_5,
    input wor id_6,
    input wire id_7,
    input tri1 id_8,
    input supply0 _id_9,
    input wand id_10,
    input wand _id_11,
    input supply1 _id_12
);
  logic [(  -1 'b0 ) : id_12] id_14;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_1,
      id_8,
      id_3,
      id_2,
      id_10,
      id_7,
      id_10,
      id_0,
      id_10,
      id_7,
      id_5,
      id_2,
      id_3,
      id_3,
      id_10,
      id_6,
      id_4
  );
  assign id_14[(1+1+id_9-id_11)] = -1;
endmodule
