$date
	Tue Apr 30 10:23:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top $end
$var wire 1 ! z $end
$var reg 32 " a [31:0] $end
$var reg 32 # b [31:0] $end
$var reg 1 $ clk $end
$scope module inst1 $end
$var wire 32 % a [31:0] $end
$var wire 32 & b [31:0] $end
$var wire 1 $ clk $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 &
b0 %
0$
b1 #
b0 "
x!
$end
#3000
0!
1$
#6000
0$
#9000
1$
#10000
b10 #
b10 &
b11 "
b11 %
#12000
0$
#15000
1!
1$
#18000
0$
#20000
b1011 #
b1011 &
#21000
0!
1$
#24000
0$
#27000
1$
#30000
0$
b10 #
b10 &
b111 "
b111 %
#33000
1!
1$
#36000
0$
#39000
1$
#40000
b111 #
b111 &
b110 "
b110 %
#42000
0$
#45000
0!
1$
#48000
0$
#50000
b10 #
b10 &
b11 "
b11 %
#51000
1!
1$
#54000
0$
#57000
1$
#60000
0$
b1111 #
b1111 &
b1110 "
b1110 %
#63000
0!
1$
#66000
0$
#69000
1$
#70000
b11 #
b11 &
b110 "
b110 %
#72000
0$
#75000
1!
1$
#78000
0$
#80000
b111 #
b111 &
#81000
0!
1$
#84000
0$
#87000
1$
#90000
0$
b1010 #
b1010 &
b1011 "
b1011 %
#93000
1!
1$
#96000
0$
#99000
1$
#100000
b1111 #
b1111 &
b1110 "
b1110 %
#102000
0$
#105000
0!
1$
#108000
0$
#110000
b111 #
b111 &
#111000
1!
1$
#114000
0$
#117000
1$
#120000
0$
b1100 #
b1100 &
b1000 "
b1000 %
#123000
0!
1$
#126000
0$
#129000
1$
#130000
b1010 #
b1010 &
b1011 "
b1011 %
#132000
0$
#135000
1!
1$
#138000
0$
#140000
b1111 #
b1111 &
b1110 "
b1110 %
#141000
0!
1$
#144000
0$
#147000
1$
#150000
0$
b111 #
b111 &
#153000
1!
1$
#156000
0$
#159000
1$
#160000
