# semi_vicky
Digital Design and Verification using System Verilog and UVM
