#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Jun 23 17:08:43 2017
# Process ID: 7616
# Current directory: C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_TEST_VIVADO/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log ADC_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ADC_test.tcl -notrace
# Log file: C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_TEST_VIVADO/project_1/project_1.runs/impl_1/ADC_test.vdi
# Journal file: C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_TEST_VIVADO/project_1/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ADC_test.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7k160tfbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_TEST_VIVADO/project_1/project_1.srcs/constrs_1/new/ADC_test_const.xdc]
Finished Parsing XDC File [C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_TEST_VIVADO/project_1/project_1.srcs/constrs_1/new/ADC_test_const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 511.195 ; gain = 281.004
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t-fbg676'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t-fbg676'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.890 . Memory (MB): peak = 519.836 ; gain = 8.641
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ad763724

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1048.547 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 55 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ad763724

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1048.547 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 173994f0b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1048.547 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 5 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 173994f0b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1048.547 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 173994f0b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1048.547 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1048.547 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 173994f0b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1048.547 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f6e8381e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1048.547 ; gain = 0.000
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1048.547 ; gain = 537.352
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1048.547 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_TEST_VIVADO/project_1/project_1.runs/impl_1/ADC_test_opt.dcp' has been generated.
Command: report_drc -file ADC_test_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_TEST_VIVADO/project_1/project_1.runs/impl_1/ADC_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t-fbg676'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t-fbg676'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1048.547 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: adea057f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1048.547 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1048.547 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus D1_out_n are not locked:  'D1_out_n[12]'  'D1_out_n[7]'  'D1_out_n[5]' 
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 738c21a4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1048.547 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1329ae295

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1048.547 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1329ae295

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1048.547 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1329ae295

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1048.547 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: be7d76d5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1048.547 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: be7d76d5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1048.547 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14b080bfd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1048.547 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 125609e93

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1048.547 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1763845f4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1048.547 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1c66f46b2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1048.547 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d2868a07

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1048.547 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 161d29b8e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1048.547 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 161d29b8e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1048.547 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 161d29b8e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1048.547 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 258557d1a

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 258557d1a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1059.910 ; gain = 11.363
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.231. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1dffc04bf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1059.922 ; gain = 11.375
Phase 4.1 Post Commit Optimization | Checksum: 1dffc04bf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1059.922 ; gain = 11.375

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dffc04bf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1059.922 ; gain = 11.375

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1dffc04bf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1059.922 ; gain = 11.375

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 115b3dd8e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1059.922 ; gain = 11.375
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 115b3dd8e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1059.922 ; gain = 11.375
Ending Placer Task | Checksum: 87233d1b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1059.922 ; gain = 11.375
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1059.922 ; gain = 11.375
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1059.922 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_TEST_VIVADO/project_1/project_1.runs/impl_1/ADC_test_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1060.109 ; gain = 0.188
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1060.109 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1060.109 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t-fbg676'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t-fbg676'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus D1_out_n[15:0] are not locked:  D1_out_n[12] D1_out_n[7] D1_out_n[5]
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 68368e4b ConstDB: 0 ShapeSum: 1eecaed0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1162b7eea

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1282.250 ; gain = 222.141

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1162b7eea

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1282.250 ; gain = 222.141

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1162b7eea

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1282.250 ; gain = 222.141

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1162b7eea

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1282.250 ; gain = 222.141
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1430884d4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1304.078 ; gain = 243.969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.047 | TNS=-0.189 | WHS=-2.255 | THS=-230.828|

Phase 2 Router Initialization | Checksum: 102c0cf63

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1304.078 ; gain = 243.969

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d4a54c6d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1489.668 ; gain = 429.559

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.229 | TNS=-1.707 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d03bd73e

Time (s): cpu = 00:01:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1612.543 ; gain = 552.434

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.148 | TNS=-1.164 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1553f4c59

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1612.543 ; gain = 552.434

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.167 | TNS=-1.191 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2204869ed

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1612.543 ; gain = 552.434
Phase 4 Rip-up And Reroute | Checksum: 2204869ed

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1612.543 ; gain = 552.434

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 26ec18908

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1612.543 ; gain = 552.434
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.148 | TNS=-1.164 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d4df4adc

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1612.543 ; gain = 552.434

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d4df4adc

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1612.543 ; gain = 552.434
Phase 5 Delay and Skew Optimization | Checksum: 1d4df4adc

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1612.543 ; gain = 552.434

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f35fb648

Time (s): cpu = 00:01:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1612.543 ; gain = 552.434
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.148 | TNS=-1.164 | WHS=-4.185 | THS=-190.579|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1c543dd96

Time (s): cpu = 00:02:44 ; elapsed = 00:01:41 . Memory (MB): peak = 1971.188 ; gain = 911.078
Phase 6.1 Hold Fix Iter | Checksum: 1c543dd96

Time (s): cpu = 00:02:44 ; elapsed = 00:01:41 . Memory (MB): peak = 1971.188 ; gain = 911.078

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.471 | TNS=-58.449| WHS=-4.185 | THS=-154.478|

Phase 6.2 Additional Hold Fix | Checksum: 17560423f

Time (s): cpu = 00:03:31 ; elapsed = 00:02:13 . Memory (MB): peak = 1971.188 ; gain = 911.078
WARNING: [Route 35-468] The router encountered 71 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
	AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
	AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/I1
	AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
	AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/CE
	AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CE
	AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CE
	AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/CE
	AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/CE
	AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1/I1
	.. and 61 more pins.

Phase 6 Post Hold Fix | Checksum: 1e326cddb

Time (s): cpu = 00:03:31 ; elapsed = 00:02:13 . Memory (MB): peak = 1971.188 ; gain = 911.078

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.4135 %
  Global Horizontal Routing Utilization  = 0.301236 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
Phase 7 Route finalize | Checksum: 179049cde

Time (s): cpu = 00:03:31 ; elapsed = 00:02:13 . Memory (MB): peak = 1971.188 ; gain = 911.078

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 179049cde

Time (s): cpu = 00:03:31 ; elapsed = 00:02:13 . Memory (MB): peak = 1971.188 ; gain = 911.078

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: cc8cfee5

Time (s): cpu = 00:03:32 ; elapsed = 00:02:13 . Memory (MB): peak = 1971.188 ; gain = 911.078

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-15.221| TNS=-474.144| WHS=0.062  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: cc8cfee5

Time (s): cpu = 00:03:32 ; elapsed = 00:02:13 . Memory (MB): peak = 1971.188 ; gain = 911.078
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:32 ; elapsed = 00:02:13 . Memory (MB): peak = 1971.188 ; gain = 911.078

Routing Is Done.
56 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:34 ; elapsed = 00:02:14 . Memory (MB): peak = 1971.188 ; gain = 911.078
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1971.188 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_TEST_VIVADO/project_1/project_1.runs/impl_1/ADC_test_routed.dcp' has been generated.
Command: report_drc -file ADC_test_drc_routed.rpt -pb ADC_test_drc_routed.pb -rpx ADC_test_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_TEST_VIVADO/project_1/project_1.runs/impl_1/ADC_test_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file ADC_test_methodology_drc_routed.rpt -rpx ADC_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_TEST_VIVADO/project_1/project_1.runs/impl_1/ADC_test_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file ADC_test_power_routed.rpt -pb ADC_test_power_summary_routed.pb -rpx ADC_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-323] Power for clock manager block ADC2/MMCME2_ADV_inst is calculated assuming it is enabled. Please use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets rst_in]' command to consider it disabled.
WARNING: [Power 33-323] Power for clock manager block AD9783_inst1/MMCME2_BASE_inst is calculated assuming it is enabled. Please use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets rst_in]' command to consider it disabled.
63 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Fri Jun 23 17:11:36 2017...
