
2024 LTU FE Temp Sensing ECU Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005504  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08005618  08005618  00015618  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005688  08005688  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  08005688  08005688  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005688  08005688  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005688  08005688  00015688  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800568c  0800568c  0001568c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08005690  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  20000080  08005710  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002fc  08005710  000202fc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009428  00000000  00000000  000200ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c88  00000000  00000000  00029514  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008c8  00000000  00000000  0002b1a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006a0  00000000  00000000  0002ba68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001849a  00000000  00000000  0002c108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000aa69  00000000  00000000  000445a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008e5ca  00000000  00000000  0004f00b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000028b8  00000000  00000000  000dd5d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008f  00000000  00000000  000dfe90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000080 	.word	0x20000080
 800012c:	00000000 	.word	0x00000000
 8000130:	080055fc 	.word	0x080055fc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000084 	.word	0x20000084
 800014c:	080055fc 	.word	0x080055fc

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2iz>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a30:	d215      	bcs.n	8000a5e <__aeabi_d2iz+0x36>
 8000a32:	d511      	bpl.n	8000a58 <__aeabi_d2iz+0x30>
 8000a34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d912      	bls.n	8000a64 <__aeabi_d2iz+0x3c>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a52:	bf18      	it	ne
 8000a54:	4240      	negne	r0, r0
 8000a56:	4770      	bx	lr
 8000a58:	f04f 0000 	mov.w	r0, #0
 8000a5c:	4770      	bx	lr
 8000a5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a62:	d105      	bne.n	8000a70 <__aeabi_d2iz+0x48>
 8000a64:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	bf08      	it	eq
 8000a6a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a6e:	4770      	bx	lr
 8000a70:	f04f 0000 	mov.w	r0, #0
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <__aeabi_d2f>:
 8000a78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a7c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a80:	bf24      	itt	cs
 8000a82:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a86:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a8a:	d90d      	bls.n	8000aa8 <__aeabi_d2f+0x30>
 8000a8c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a90:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a94:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a98:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a9c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa0:	bf08      	it	eq
 8000aa2:	f020 0001 	biceq.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aac:	d121      	bne.n	8000af2 <__aeabi_d2f+0x7a>
 8000aae:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ab2:	bfbc      	itt	lt
 8000ab4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ab8:	4770      	bxlt	lr
 8000aba:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000abe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac2:	f1c2 0218 	rsb	r2, r2, #24
 8000ac6:	f1c2 0c20 	rsb	ip, r2, #32
 8000aca:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ace:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	f040 0001 	orrne.w	r0, r0, #1
 8000ad8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000adc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae4:	ea40 000c 	orr.w	r0, r0, ip
 8000ae8:	fa23 f302 	lsr.w	r3, r3, r2
 8000aec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af0:	e7cc      	b.n	8000a8c <__aeabi_d2f+0x14>
 8000af2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af6:	d107      	bne.n	8000b08 <__aeabi_d2f+0x90>
 8000af8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000afc:	bf1e      	ittt	ne
 8000afe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b02:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b06:	4770      	bxne	lr
 8000b08:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <TS_ECU_SYNC_RX1_FilterConfig>:
 */

#include <CAN.h>

void TS_ECU_SYNC_RX1_FilterConfig(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b08a      	sub	sp, #40	; 0x28
 8000b1c:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef filter;

	filter.FilterActivation = CAN_FILTER_ENABLE;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	623b      	str	r3, [r7, #32]
	filter.FilterBank = 0;
 8000b22:	2300      	movs	r3, #0
 8000b24:	617b      	str	r3, [r7, #20]
	filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000b26:	2300      	movs	r3, #0
 8000b28:	613b      	str	r3, [r7, #16]
	filter.FilterIdHigh = (TS_ECU_SYNC_RX1_CANID << 5);
 8000b2a:	f246 0320 	movw	r3, #24608	; 0x6020
 8000b2e:	603b      	str	r3, [r7, #0]
	filter.FilterIdLow = (0x000U);
 8000b30:	2300      	movs	r3, #0
 8000b32:	607b      	str	r3, [r7, #4]
	filter.FilterMaskIdHigh = (TS_ECU_SYNC_RX1_CANID << 5);
 8000b34:	f246 0320 	movw	r3, #24608	; 0x6020
 8000b38:	60bb      	str	r3, [r7, #8]
	filter.FilterMaskIdLow = (0x000U);
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	60fb      	str	r3, [r7, #12]
	filter.FilterMode = CAN_FILTERMODE_IDLIST;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	61bb      	str	r3, [r7, #24]
	filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8000b42:	2301      	movs	r3, #1
 8000b44:	61fb      	str	r3, [r7, #28]
	filter.SlaveStartFilterBank = 15;
 8000b46:	230f      	movs	r3, #15
 8000b48:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan, &filter) != HAL_OK)
 8000b4a:	463b      	mov	r3, r7
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	4806      	ldr	r0, [pc, #24]	; (8000b68 <TS_ECU_SYNC_RX1_FilterConfig+0x50>)
 8000b50:	f002 f81e 	bl	8002b90 <HAL_CAN_ConfigFilter>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <TS_ECU_SYNC_RX1_FilterConfig+0x46>
	{
		Error_Handler();
 8000b5a:	f001 f85d 	bl	8001c18 <Error_Handler>
	}
}
 8000b5e:	bf00      	nop
 8000b60:	3728      	adds	r7, #40	; 0x28
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	200000d0 	.word	0x200000d0

08000b6c <TS_ECU_SYNC_RX2_FilterConfig>:

void TS_ECU_SYNC_RX2_FilterConfig(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b08a      	sub	sp, #40	; 0x28
 8000b70:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef filter;

	filter.FilterActivation = CAN_FILTER_ENABLE;
 8000b72:	2301      	movs	r3, #1
 8000b74:	623b      	str	r3, [r7, #32]
	filter.FilterBank = 1;
 8000b76:	2301      	movs	r3, #1
 8000b78:	617b      	str	r3, [r7, #20]
	filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	613b      	str	r3, [r7, #16]
	filter.FilterIdHigh = (TS_ECU_SYNC_RX2_CANID << 5);
 8000b7e:	f246 0340 	movw	r3, #24640	; 0x6040
 8000b82:	603b      	str	r3, [r7, #0]
	filter.FilterIdLow = (0x000U);
 8000b84:	2300      	movs	r3, #0
 8000b86:	607b      	str	r3, [r7, #4]
	filter.FilterMaskIdHigh = (TS_ECU_SYNC_RX2_CANID << 5);
 8000b88:	f246 0340 	movw	r3, #24640	; 0x6040
 8000b8c:	60bb      	str	r3, [r7, #8]
	filter.FilterMaskIdLow = (0x000U);
 8000b8e:	2300      	movs	r3, #0
 8000b90:	60fb      	str	r3, [r7, #12]
	filter.FilterMode = CAN_FILTERMODE_IDLIST;
 8000b92:	2301      	movs	r3, #1
 8000b94:	61bb      	str	r3, [r7, #24]
	filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8000b96:	2301      	movs	r3, #1
 8000b98:	61fb      	str	r3, [r7, #28]
	filter.SlaveStartFilterBank = 15;
 8000b9a:	230f      	movs	r3, #15
 8000b9c:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan, &filter) != HAL_OK)
 8000b9e:	463b      	mov	r3, r7
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	4806      	ldr	r0, [pc, #24]	; (8000bbc <TS_ECU_SYNC_RX2_FilterConfig+0x50>)
 8000ba4:	f001 fff4 	bl	8002b90 <HAL_CAN_ConfigFilter>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <TS_ECU_SYNC_RX2_FilterConfig+0x46>
	{
		Error_Handler();
 8000bae:	f001 f833 	bl	8001c18 <Error_Handler>
	}
}
 8000bb2:	bf00      	nop
 8000bb4:	3728      	adds	r7, #40	; 0x28
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	200000d0 	.word	0x200000d0

08000bc0 <TS_ECU_ChargingStateTrigFilterConfig>:

void TS_ECU_ChargingStateTrigFilterConfig(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b08a      	sub	sp, #40	; 0x28
 8000bc4:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef filter;

	filter.FilterActivation = CAN_FILTER_ENABLE;
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	623b      	str	r3, [r7, #32]
	filter.FilterBank = 2;
 8000bca:	2302      	movs	r3, #2
 8000bcc:	617b      	str	r3, [r7, #20]
	filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	613b      	str	r3, [r7, #16]
	filter.FilterIdHigh = (TS_ECU_ChargingStateTrigger_CANID << 5);
 8000bd2:	f245 7340 	movw	r3, #22336	; 0x5740
 8000bd6:	603b      	str	r3, [r7, #0]
	filter.FilterIdLow = (0x000U);
 8000bd8:	2300      	movs	r3, #0
 8000bda:	607b      	str	r3, [r7, #4]
	filter.FilterMaskIdHigh = (TS_ECU_ChargingStateTrigger_CANID << 5);
 8000bdc:	f245 7340 	movw	r3, #22336	; 0x5740
 8000be0:	60bb      	str	r3, [r7, #8]
	filter.FilterMaskIdLow = (0x000U);
 8000be2:	2300      	movs	r3, #0
 8000be4:	60fb      	str	r3, [r7, #12]
	filter.FilterMode = CAN_FILTERMODE_IDLIST;
 8000be6:	2301      	movs	r3, #1
 8000be8:	61bb      	str	r3, [r7, #24]
	filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8000bea:	2301      	movs	r3, #1
 8000bec:	61fb      	str	r3, [r7, #28]
	filter.SlaveStartFilterBank = 15;
 8000bee:	230f      	movs	r3, #15
 8000bf0:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan, &filter) != HAL_OK)
 8000bf2:	463b      	mov	r3, r7
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	4806      	ldr	r0, [pc, #24]	; (8000c10 <TS_ECU_ChargingStateTrigFilterConfig+0x50>)
 8000bf8:	f001 ffca 	bl	8002b90 <HAL_CAN_ConfigFilter>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <TS_ECU_ChargingStateTrigFilterConfig+0x46>
	{
		Error_Handler();
 8000c02:	f001 f809 	bl	8001c18 <Error_Handler>
	}
}
 8000c06:	bf00      	nop
 8000c08:	3728      	adds	r7, #40	; 0x28
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	200000d0 	.word	0x200000d0

08000c14 <TS_ECU3_SendDiagnosticData>:

	while (HAL_CAN_IsTxMessagePending(&hcan, mailbox));
}

void TS_ECU3_SendDiagnosticData(TS_ECU1_TX1_t* _tx1_t)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b08c      	sub	sp, #48	; 0x30
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
	CAN_TxHeaderTypeDef txHeader;
	uint8_t data[5];
	uint32_t mailbox;
	uint8_t dlc, ide;

	Pack_TS_ECU1_TX1_Temp(_tx1_t, data, &dlc, &ide);
 8000c1c:	f107 030a 	add.w	r3, r7, #10
 8000c20:	f107 020b 	add.w	r2, r7, #11
 8000c24:	f107 0110 	add.w	r1, r7, #16
 8000c28:	6878      	ldr	r0, [r7, #4]
 8000c2a:	f001 f92d 	bl	8001e88 <Pack_TS_ECU1_TX1_Temp>

	txHeader.DLC = TS_ECU3_TX1_DLC;
 8000c2e:	2305      	movs	r3, #5
 8000c30:	62bb      	str	r3, [r7, #40]	; 0x28
	txHeader.ExtId = DISABLE;
 8000c32:	2300      	movs	r3, #0
 8000c34:	61fb      	str	r3, [r7, #28]
	txHeader.IDE = TS_ECU3_TX1_IDE;
 8000c36:	2300      	movs	r3, #0
 8000c38:	623b      	str	r3, [r7, #32]
	txHeader.RTR = CAN_RTR_DATA;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	627b      	str	r3, [r7, #36]	; 0x24
	txHeader.StdId = TS_ECU3_TX1_CANID;
 8000c3e:	f240 3331 	movw	r3, #817	; 0x331
 8000c42:	61bb      	str	r3, [r7, #24]
	txHeader.TransmitGlobalTime = DISABLE;
 8000c44:	2300      	movs	r3, #0
 8000c46:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

	if (HAL_CAN_AddTxMessage(&hcan, &txHeader, data, &mailbox) != HAL_OK)
 8000c4a:	f107 030c 	add.w	r3, r7, #12
 8000c4e:	f107 0210 	add.w	r2, r7, #16
 8000c52:	f107 0118 	add.w	r1, r7, #24
 8000c56:	480b      	ldr	r0, [pc, #44]	; (8000c84 <TS_ECU3_SendDiagnosticData+0x70>)
 8000c58:	f002 f8a7 	bl	8002daa <HAL_CAN_AddTxMessage>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <TS_ECU3_SendDiagnosticData+0x52>
	{
		Error_Handler();
 8000c62:	f000 ffd9 	bl	8001c18 <Error_Handler>
	}

	while (HAL_CAN_IsTxMessagePending(&hcan, mailbox));
 8000c66:	bf00      	nop
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4805      	ldr	r0, [pc, #20]	; (8000c84 <TS_ECU3_SendDiagnosticData+0x70>)
 8000c6e:	f002 f96b 	bl	8002f48 <HAL_CAN_IsTxMessagePending>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d1f7      	bne.n	8000c68 <TS_ECU3_SendDiagnosticData+0x54>
}
 8000c78:	bf00      	nop
 8000c7a:	bf00      	nop
 8000c7c:	3730      	adds	r7, #48	; 0x30
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	200000d0 	.word	0x200000d0

08000c88 <TS_ECU3_SendTemperatures>:

	while (HAL_CAN_IsTxMessagePending(&hcan, mailbox));
}

void TS_ECU3_SendTemperatures(int* _tempArray)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b09c      	sub	sp, #112	; 0x70
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
	CAN_TxHeaderTypeDef txHeaderOne, txHeaderTwo, txHeaderThree;
	uint8_t dataTX2[8], dataTX3[8], dataTX4[8];
	uint32_t mailbox;

    for(int i = 0; i < 8; i++) {
 8000c90:	2300      	movs	r3, #0
 8000c92:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000c94:	e02e      	b.n	8000cf4 <TS_ECU3_SendTemperatures+0x6c>
        dataTX2[i] = ((_tempArray[i] & (0xFFU)) + 40);
 8000c96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000c98:	009b      	lsls	r3, r3, #2
 8000c9a:	687a      	ldr	r2, [r7, #4]
 8000c9c:	4413      	add	r3, r2
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	b2db      	uxtb	r3, r3
 8000ca2:	3328      	adds	r3, #40	; 0x28
 8000ca4:	b2d9      	uxtb	r1, r3
 8000ca6:	f107 021c 	add.w	r2, r7, #28
 8000caa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000cac:	4413      	add	r3, r2
 8000cae:	460a      	mov	r2, r1
 8000cb0:	701a      	strb	r2, [r3, #0]
        dataTX3[i] = ((_tempArray[i + 8] & (0xFFU)) + 40);
 8000cb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000cb4:	3308      	adds	r3, #8
 8000cb6:	009b      	lsls	r3, r3, #2
 8000cb8:	687a      	ldr	r2, [r7, #4]
 8000cba:	4413      	add	r3, r2
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	3328      	adds	r3, #40	; 0x28
 8000cc2:	b2d9      	uxtb	r1, r3
 8000cc4:	f107 0214 	add.w	r2, r7, #20
 8000cc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000cca:	4413      	add	r3, r2
 8000ccc:	460a      	mov	r2, r1
 8000cce:	701a      	strb	r2, [r3, #0]
        dataTX4[i] = ((_tempArray[i + 16] & (0xFFU)) + 40);
 8000cd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000cd2:	3310      	adds	r3, #16
 8000cd4:	009b      	lsls	r3, r3, #2
 8000cd6:	687a      	ldr	r2, [r7, #4]
 8000cd8:	4413      	add	r3, r2
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	b2db      	uxtb	r3, r3
 8000cde:	3328      	adds	r3, #40	; 0x28
 8000ce0:	b2d9      	uxtb	r1, r3
 8000ce2:	f107 020c 	add.w	r2, r7, #12
 8000ce6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000ce8:	4413      	add	r3, r2
 8000cea:	460a      	mov	r2, r1
 8000cec:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < 8; i++) {
 8000cee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000cf4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000cf6:	2b07      	cmp	r3, #7
 8000cf8:	ddcd      	ble.n	8000c96 <TS_ECU3_SendTemperatures+0xe>
    }

    txHeaderOne.DLC = TS_ECU3_TX2_DLC;
 8000cfa:	2308      	movs	r3, #8
 8000cfc:	667b      	str	r3, [r7, #100]	; 0x64
    txHeaderOne.ExtId = DISABLE;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	65bb      	str	r3, [r7, #88]	; 0x58
    txHeaderOne.IDE = TS_ECU3_TX2_IDE;
 8000d02:	2300      	movs	r3, #0
 8000d04:	65fb      	str	r3, [r7, #92]	; 0x5c
    txHeaderOne.RTR = CAN_RTR_DATA;
 8000d06:	2300      	movs	r3, #0
 8000d08:	663b      	str	r3, [r7, #96]	; 0x60
    txHeaderOne.StdId = TS_ECU3_TX2_CANID;
 8000d0a:	f240 3332 	movw	r3, #818	; 0x332
 8000d0e:	657b      	str	r3, [r7, #84]	; 0x54
    txHeaderOne.TransmitGlobalTime = DISABLE;
 8000d10:	2300      	movs	r3, #0
 8000d12:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68

    txHeaderTwo.DLC = TS_ECU3_TX3_DLC;
 8000d16:	2308      	movs	r3, #8
 8000d18:	64fb      	str	r3, [r7, #76]	; 0x4c
    txHeaderTwo.ExtId = DISABLE;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	643b      	str	r3, [r7, #64]	; 0x40
    txHeaderTwo.IDE = TS_ECU3_TX3_IDE;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	647b      	str	r3, [r7, #68]	; 0x44
    txHeaderTwo.RTR = CAN_RTR_DATA;
 8000d22:	2300      	movs	r3, #0
 8000d24:	64bb      	str	r3, [r7, #72]	; 0x48
    txHeaderTwo.StdId = TS_ECU3_TX3_CANID;
 8000d26:	f240 3333 	movw	r3, #819	; 0x333
 8000d2a:	63fb      	str	r3, [r7, #60]	; 0x3c
    txHeaderTwo.TransmitGlobalTime = DISABLE;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50

    txHeaderThree.DLC = TS_ECU3_TX4_DLC;
 8000d32:	2308      	movs	r3, #8
 8000d34:	637b      	str	r3, [r7, #52]	; 0x34
    txHeaderThree.ExtId = DISABLE;
 8000d36:	2300      	movs	r3, #0
 8000d38:	62bb      	str	r3, [r7, #40]	; 0x28
    txHeaderThree.IDE = TS_ECU3_TX4_IDE;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    txHeaderThree.RTR = CAN_RTR_DATA;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	633b      	str	r3, [r7, #48]	; 0x30
    txHeaderThree.StdId = TS_ECU3_TX4_CANID;
 8000d42:	f44f 734d 	mov.w	r3, #820	; 0x334
 8000d46:	627b      	str	r3, [r7, #36]	; 0x24
    txHeaderThree.TransmitGlobalTime = DISABLE;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38

	if (HAL_CAN_AddTxMessage(&hcan, &txHeaderOne, dataTX2, &mailbox) != HAL_OK)
 8000d4e:	f107 0308 	add.w	r3, r7, #8
 8000d52:	f107 021c 	add.w	r2, r7, #28
 8000d56:	f107 0154 	add.w	r1, r7, #84	; 0x54
 8000d5a:	4822      	ldr	r0, [pc, #136]	; (8000de4 <TS_ECU3_SendTemperatures+0x15c>)
 8000d5c:	f002 f825 	bl	8002daa <HAL_CAN_AddTxMessage>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <TS_ECU3_SendTemperatures+0xe2>
	{
		Error_Handler();
 8000d66:	f000 ff57 	bl	8001c18 <Error_Handler>
	}

	while (HAL_CAN_IsTxMessagePending(&hcan, mailbox));
 8000d6a:	bf00      	nop
 8000d6c:	68bb      	ldr	r3, [r7, #8]
 8000d6e:	4619      	mov	r1, r3
 8000d70:	481c      	ldr	r0, [pc, #112]	; (8000de4 <TS_ECU3_SendTemperatures+0x15c>)
 8000d72:	f002 f8e9 	bl	8002f48 <HAL_CAN_IsTxMessagePending>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d1f7      	bne.n	8000d6c <TS_ECU3_SendTemperatures+0xe4>

	if (HAL_CAN_AddTxMessage(&hcan, &txHeaderTwo, dataTX3, &mailbox) != HAL_OK)
 8000d7c:	f107 0308 	add.w	r3, r7, #8
 8000d80:	f107 0214 	add.w	r2, r7, #20
 8000d84:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8000d88:	4816      	ldr	r0, [pc, #88]	; (8000de4 <TS_ECU3_SendTemperatures+0x15c>)
 8000d8a:	f002 f80e 	bl	8002daa <HAL_CAN_AddTxMessage>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <TS_ECU3_SendTemperatures+0x110>
	{
		Error_Handler();
 8000d94:	f000 ff40 	bl	8001c18 <Error_Handler>
	}

	while (HAL_CAN_IsTxMessagePending(&hcan, mailbox));
 8000d98:	bf00      	nop
 8000d9a:	68bb      	ldr	r3, [r7, #8]
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	4811      	ldr	r0, [pc, #68]	; (8000de4 <TS_ECU3_SendTemperatures+0x15c>)
 8000da0:	f002 f8d2 	bl	8002f48 <HAL_CAN_IsTxMessagePending>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d1f7      	bne.n	8000d9a <TS_ECU3_SendTemperatures+0x112>

	if (HAL_CAN_AddTxMessage(&hcan, &txHeaderThree, dataTX4, &mailbox) != HAL_OK)
 8000daa:	f107 0308 	add.w	r3, r7, #8
 8000dae:	f107 020c 	add.w	r2, r7, #12
 8000db2:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8000db6:	480b      	ldr	r0, [pc, #44]	; (8000de4 <TS_ECU3_SendTemperatures+0x15c>)
 8000db8:	f001 fff7 	bl	8002daa <HAL_CAN_AddTxMessage>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <TS_ECU3_SendTemperatures+0x13e>
	{
		Error_Handler();
 8000dc2:	f000 ff29 	bl	8001c18 <Error_Handler>
	}

	while (HAL_CAN_IsTxMessagePending(&hcan, mailbox));
 8000dc6:	bf00      	nop
 8000dc8:	68bb      	ldr	r3, [r7, #8]
 8000dca:	4619      	mov	r1, r3
 8000dcc:	4805      	ldr	r0, [pc, #20]	; (8000de4 <TS_ECU3_SendTemperatures+0x15c>)
 8000dce:	f002 f8bb 	bl	8002f48 <HAL_CAN_IsTxMessagePending>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d1f7      	bne.n	8000dc8 <TS_ECU3_SendTemperatures+0x140>
}
 8000dd8:	bf00      	nop
 8000dda:	bf00      	nop
 8000ddc:	3770      	adds	r7, #112	; 0x70
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	200000d0 	.word	0x200000d0

08000de8 <HAL_CAN_RxFifo0MsgPendingCallback>:
static int getTempCH1(ADC_HandleTypeDef* hadc);
static int getTempCH2(ADC_HandleTypeDef* hadc);

// CAN ISR
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  //UNUSED(hcan);

	if (hcan->Instance == CAN1)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a07      	ldr	r2, [pc, #28]	; (8000e14 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d108      	bne.n	8000e0c <HAL_CAN_RxFifo0MsgPendingCallback+0x24>
	{
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeaderFIFO0, dataFIFO0);
 8000dfa:	4b07      	ldr	r3, [pc, #28]	; (8000e18 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8000dfc:	4a07      	ldr	r2, [pc, #28]	; (8000e1c <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8000dfe:	2100      	movs	r1, #0
 8000e00:	6878      	ldr	r0, [r7, #4]
 8000e02:	f002 f8c4 	bl	8002f8e <HAL_CAN_GetRxMessage>

		msgPendingFlag = true;
 8000e06:	4b06      	ldr	r3, [pc, #24]	; (8000e20 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8000e08:	2201      	movs	r2, #1
 8000e0a:	701a      	strb	r2, [r3, #0]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8000e0c:	bf00      	nop
 8000e0e:	3708      	adds	r7, #8
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	40006400 	.word	0x40006400
 8000e18:	20000194 	.word	0x20000194
 8000e1c:	20000178 	.word	0x20000178
 8000e20:	200001ae 	.word	0x200001ae

08000e24 <HAL_GPIO_EXTI_Callback>:

// Fault ISR
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	80fb      	strh	r3, [r7, #6]
	}

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000e2e:	bf00      	nop
 8000e30:	370c      	adds	r7, #12
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bc80      	pop	{r7}
 8000e36:	4770      	bx	lr

08000e38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e38:	b590      	push	{r4, r7, lr}
 8000e3a:	b085      	sub	sp, #20
 8000e3c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e3e:	f001 f8cf 	bl	8001fe0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e42:	f000 fb79 	bl	8001538 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e46:	f000 fc73 	bl	8001730 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000e4a:	f000 fbd3 	bl	80015f4 <MX_ADC1_Init>
  MX_CAN_Init();
 8000e4e:	f000 fc1f 	bl	8001690 <MX_CAN_Init>
  MX_IWDG_Init();
 8000e52:	f000 fc53 	bl	80016fc <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */

  // Initial State
  ecuState = DISCHARGE_STATE;
 8000e56:	4b93      	ldr	r3, [pc, #588]	; (80010a4 <main+0x26c>)
 8000e58:	2201      	movs	r2, #1
 8000e5a:	701a      	strb	r2, [r3, #0]

  HAL_GPIO_WritePin(FAULT_PIN_PORT, FAULT_OUT_PIN, GPIO_PIN_SET);
 8000e5c:	4b92      	ldr	r3, [pc, #584]	; (80010a8 <main+0x270>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e64:	2201      	movs	r2, #1
 8000e66:	4618      	mov	r0, r3
 8000e68:	f002 fea3 	bl	8003bb2 <HAL_GPIO_WritePin>

  tx1_t.TS_ECU_FaultOutState = GPIO_PIN_SET;
 8000e6c:	4b8f      	ldr	r3, [pc, #572]	; (80010ac <main+0x274>)
 8000e6e:	2201      	movs	r2, #1
 8000e70:	721a      	strb	r2, [r3, #8]

  tx1_t.TS_ECU_FaultInState = HAL_GPIO_ReadPin(FAULT_PIN_PORT, FAULT_IN_PIN);
 8000e72:	4b8d      	ldr	r3, [pc, #564]	; (80010a8 <main+0x270>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e7a:	4611      	mov	r1, r2
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f002 fe81 	bl	8003b84 <HAL_GPIO_ReadPin>
 8000e82:	4603      	mov	r3, r0
 8000e84:	461a      	mov	r2, r3
 8000e86:	4b89      	ldr	r3, [pc, #548]	; (80010ac <main+0x274>)
 8000e88:	71da      	strb	r2, [r3, #7]

  // Initialize CAN
  HAL_CAN_Start(&hcan);
 8000e8a:	4889      	ldr	r0, [pc, #548]	; (80010b0 <main+0x278>)
 8000e8c:	f001 ff49 	bl	8002d22 <HAL_CAN_Start>

  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000e90:	2102      	movs	r1, #2
 8000e92:	4887      	ldr	r0, [pc, #540]	; (80010b0 <main+0x278>)
 8000e94:	f002 f99c 	bl	80031d0 <HAL_CAN_ActivateNotification>

  // CAN Filter Configuration
  TS_ECU_ChargingStateTrigFilterConfig();
 8000e98:	f7ff fe92 	bl	8000bc0 <TS_ECU_ChargingStateTrigFilterConfig>

  TS_ECU_SYNC_RX1_FilterConfig();
 8000e9c:	f7ff fe3c 	bl	8000b18 <TS_ECU_SYNC_RX1_FilterConfig>

  TS_ECU_SYNC_RX2_FilterConfig();
 8000ea0:	f7ff fe64 	bl	8000b6c <TS_ECU_SYNC_RX2_FilterConfig>

  tx1_t.TS_ECU_OpenCircuitFault = false;
 8000ea4:	4b81      	ldr	r3, [pc, #516]	; (80010ac <main+0x274>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	729a      	strb	r2, [r3, #10]
  tx1_t.TS_ECU_TempThresholdFault = false;
 8000eaa:	4b80      	ldr	r3, [pc, #512]	; (80010ac <main+0x274>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	725a      	strb	r2, [r3, #9]

  HAL_Delay(100);
 8000eb0:	2064      	movs	r0, #100	; 0x64
 8000eb2:	f001 f8f7 	bl	80020a4 <HAL_Delay>

  HAL_GPIO_WritePin(WATCHDOG_LED_PIN_PORT, WATCHDOG_LED_PIN, GPIO_PIN_RESET);
 8000eb6:	4b7f      	ldr	r3, [pc, #508]	; (80010b4 <main+0x27c>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f002 fe76 	bl	8003bb2 <HAL_GPIO_WritePin>

  // Enable Watchdog
  HAL_IWDG_Init(&hiwdg);
 8000ec6:	487c      	ldr	r0, [pc, #496]	; (80010b8 <main+0x280>)
 8000ec8:	f002 fea4 	bl	8003c14 <HAL_IWDG_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // CAN Message Processing
	  if (msgPendingFlag == true)
 8000ecc:	4b7b      	ldr	r3, [pc, #492]	; (80010bc <main+0x284>)
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	b2db      	uxtb	r3, r3
 8000ed2:	2b01      	cmp	r3, #1
 8000ed4:	d14e      	bne.n	8000f74 <main+0x13c>
	  {
		  if (rxHeaderFIFO0.StdId == TS_ECU_SYNC_RX1_CANID && (((dataFIFO0[0] & (0xFFU)) == (0x00U)) || ((dataFIFO0[0] & (0xFFU)) == SEGMENT_ID)))
 8000ed6:	4b7a      	ldr	r3, [pc, #488]	; (80010c0 <main+0x288>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f240 3201 	movw	r2, #769	; 0x301
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d110      	bne.n	8000f04 <main+0xcc>
 8000ee2:	4b78      	ldr	r3, [pc, #480]	; (80010c4 <main+0x28c>)
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d003      	beq.n	8000ef2 <main+0xba>
 8000eea:	4b76      	ldr	r3, [pc, #472]	; (80010c4 <main+0x28c>)
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	2b03      	cmp	r3, #3
 8000ef0:	d108      	bne.n	8000f04 <main+0xcc>
		  {
			  syncOneFlag = true;
 8000ef2:	4b75      	ldr	r3, [pc, #468]	; (80010c8 <main+0x290>)
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	701a      	strb	r2, [r3, #0]

			  syncOneTime = HAL_GetTick();
 8000ef8:	f001 f8ca 	bl	8002090 <HAL_GetTick>
 8000efc:	4603      	mov	r3, r0
 8000efe:	4a73      	ldr	r2, [pc, #460]	; (80010cc <main+0x294>)
 8000f00:	6013      	str	r3, [r2, #0]
 8000f02:	e034      	b.n	8000f6e <main+0x136>
		  }
		  else if (rxHeaderFIFO0.StdId == TS_ECU_SYNC_RX2_CANID && (((dataFIFO0[0] & (0xFFU)) == (0x00U)) || ((dataFIFO0[0] & (0xFFU)) == SEGMENT_ID)))
 8000f04:	4b6e      	ldr	r3, [pc, #440]	; (80010c0 <main+0x288>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f240 3202 	movw	r2, #770	; 0x302
 8000f0c:	4293      	cmp	r3, r2
 8000f0e:	d110      	bne.n	8000f32 <main+0xfa>
 8000f10:	4b6c      	ldr	r3, [pc, #432]	; (80010c4 <main+0x28c>)
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d003      	beq.n	8000f20 <main+0xe8>
 8000f18:	4b6a      	ldr	r3, [pc, #424]	; (80010c4 <main+0x28c>)
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	2b03      	cmp	r3, #3
 8000f1e:	d108      	bne.n	8000f32 <main+0xfa>
		  {
			  syncTwoFlag = true;
 8000f20:	4b6b      	ldr	r3, [pc, #428]	; (80010d0 <main+0x298>)
 8000f22:	2201      	movs	r2, #1
 8000f24:	701a      	strb	r2, [r3, #0]

			  syncTwoTime = HAL_GetTick();
 8000f26:	f001 f8b3 	bl	8002090 <HAL_GetTick>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	4a69      	ldr	r2, [pc, #420]	; (80010d4 <main+0x29c>)
 8000f2e:	6013      	str	r3, [r2, #0]
 8000f30:	e01d      	b.n	8000f6e <main+0x136>
		  }
		  else if (rxHeaderFIFO0.StdId == TS_ECU_ChargingStateTrigger_CANID)
 8000f32:	4b63      	ldr	r3, [pc, #396]	; (80010c0 <main+0x288>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f240 22ba 	movw	r2, #698	; 0x2ba
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d117      	bne.n	8000f6e <main+0x136>
		  {
			  Unpack_TS_ECU_ChargingStateTrigger_Temp(&stateTrigger_t, dataFIFO0, TS_ECU_ChargingStateTrigger_DLC);
 8000f3e:	2201      	movs	r2, #1
 8000f40:	4960      	ldr	r1, [pc, #384]	; (80010c4 <main+0x28c>)
 8000f42:	4865      	ldr	r0, [pc, #404]	; (80010d8 <main+0x2a0>)
 8000f44:	f000 ff82 	bl	8001e4c <Unpack_TS_ECU_ChargingStateTrigger_Temp>

			  if (stateTrigger_t.Orion_2_ChargePowerState == (0x01U) && stateTrigger_t.Orion_2_ChargeSafetyState == (0x01U))
 8000f48:	4b63      	ldr	r3, [pc, #396]	; (80010d8 <main+0x2a0>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	2b01      	cmp	r3, #1
 8000f4e:	d10e      	bne.n	8000f6e <main+0x136>
 8000f50:	4b61      	ldr	r3, [pc, #388]	; (80010d8 <main+0x2a0>)
 8000f52:	785b      	ldrb	r3, [r3, #1]
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	d10a      	bne.n	8000f6e <main+0x136>
			  {
				  ecuState = CHARGING_STATE;
 8000f58:	4b52      	ldr	r3, [pc, #328]	; (80010a4 <main+0x26c>)
 8000f5a:	2202      	movs	r2, #2
 8000f5c:	701a      	strb	r2, [r3, #0]

				  chargingTriggerFlag = true;
 8000f5e:	4b5f      	ldr	r3, [pc, #380]	; (80010dc <main+0x2a4>)
 8000f60:	2201      	movs	r2, #1
 8000f62:	701a      	strb	r2, [r3, #0]

				  currentChargingTriggerTime = HAL_GetTick();
 8000f64:	f001 f894 	bl	8002090 <HAL_GetTick>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	4a5d      	ldr	r2, [pc, #372]	; (80010e0 <main+0x2a8>)
 8000f6c:	6013      	str	r3, [r2, #0]
			  }
		  }

		  msgPendingFlag = false;
 8000f6e:	4b53      	ldr	r3, [pc, #332]	; (80010bc <main+0x284>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	701a      	strb	r2, [r3, #0]
	  }

	  // Process Temperatures
	  for (int s3 = 0; s3 <= 1; s3++)
 8000f74:	2300      	movs	r3, #0
 8000f76:	60bb      	str	r3, [r7, #8]
 8000f78:	e1b4      	b.n	80012e4 <main+0x4ac>
	  {
		  for (int s2 = 0; s2 <= 1; s2++)
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	607b      	str	r3, [r7, #4]
 8000f7e:	e1aa      	b.n	80012d6 <main+0x49e>
		  {
			  for (int s1 = 0; s1 <= 1; s1++)
 8000f80:	2300      	movs	r3, #0
 8000f82:	603b      	str	r3, [r7, #0]
 8000f84:	e1a0      	b.n	80012c8 <main+0x490>
			  {
				  for (int s0 = 0; s0 <= 1; s0++)
 8000f86:	2300      	movs	r3, #0
 8000f88:	60fb      	str	r3, [r7, #12]
 8000f8a:	e196      	b.n	80012ba <main+0x482>
				  {
					  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, s3);
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	b2db      	uxtb	r3, r3
 8000f90:	461a      	mov	r2, r3
 8000f92:	2120      	movs	r1, #32
 8000f94:	4853      	ldr	r0, [pc, #332]	; (80010e4 <main+0x2ac>)
 8000f96:	f002 fe0c 	bl	8003bb2 <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, s2);
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	2140      	movs	r1, #64	; 0x40
 8000fa2:	4850      	ldr	r0, [pc, #320]	; (80010e4 <main+0x2ac>)
 8000fa4:	f002 fe05 	bl	8003bb2 <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, s1);
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	461a      	mov	r2, r3
 8000fae:	2108      	movs	r1, #8
 8000fb0:	484c      	ldr	r0, [pc, #304]	; (80010e4 <main+0x2ac>)
 8000fb2:	f002 fdfe 	bl	8003bb2 <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, s0);
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	b2db      	uxtb	r3, r3
 8000fba:	461a      	mov	r2, r3
 8000fbc:	2110      	movs	r1, #16
 8000fbe:	4849      	ldr	r0, [pc, #292]	; (80010e4 <main+0x2ac>)
 8000fc0:	f002 fdf7 	bl	8003bb2 <HAL_GPIO_WritePin>

					  if ((s3 == 1 && s2 == 1 && s1 == 1) || (s0 == 1 && s2 == 1 && s3 == 1) || (s3 == 1 && s2 == 1 && s1 == 0 && s0 == 0))
 8000fc4:	68bb      	ldr	r3, [r7, #8]
 8000fc6:	2b01      	cmp	r3, #1
 8000fc8:	d106      	bne.n	8000fd8 <main+0x1a0>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d103      	bne.n	8000fd8 <main+0x1a0>
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	2b01      	cmp	r3, #1
 8000fd4:	f000 816d 	beq.w	80012b2 <main+0x47a>
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d106      	bne.n	8000fec <main+0x1b4>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2b01      	cmp	r3, #1
 8000fe2:	d103      	bne.n	8000fec <main+0x1b4>
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	2b01      	cmp	r3, #1
 8000fe8:	f000 8163 	beq.w	80012b2 <main+0x47a>
 8000fec:	68bb      	ldr	r3, [r7, #8]
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d109      	bne.n	8001006 <main+0x1ce>
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	d106      	bne.n	8001006 <main+0x1ce>
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d103      	bne.n	8001006 <main+0x1ce>
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	2b00      	cmp	r3, #0
 8001002:	f000 8156 	beq.w	80012b2 <main+0x47a>
						  continue;
					  }

					  /*******************************  Cell 1-12 *******************************/

					  tempArray[counterCH1] = getTempCH1(&hadc1);
 8001006:	4b38      	ldr	r3, [pc, #224]	; (80010e8 <main+0x2b0>)
 8001008:	681c      	ldr	r4, [r3, #0]
 800100a:	4838      	ldr	r0, [pc, #224]	; (80010ec <main+0x2b4>)
 800100c:	f000 fc2c 	bl	8001868 <getTempCH1>
 8001010:	4603      	mov	r3, r0
 8001012:	4a37      	ldr	r2, [pc, #220]	; (80010f0 <main+0x2b8>)
 8001014:	f842 3024 	str.w	r3, [r2, r4, lsl #2]

					  if (tempArray[counterCH1] < OPEN_CIRCUIT_THRESHOLD)
 8001018:	4b33      	ldr	r3, [pc, #204]	; (80010e8 <main+0x2b0>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a34      	ldr	r2, [pc, #208]	; (80010f0 <main+0x2b8>)
 800101e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001022:	f513 6f7a 	cmn.w	r3, #4000	; 0xfa0
 8001026:	da13      	bge.n	8001050 <main+0x218>
					  {
						  HAL_GPIO_WritePin(FAULT_PIN_PORT, FAULT_OUT_PIN, GPIO_PIN_RESET);
 8001028:	4b1f      	ldr	r3, [pc, #124]	; (80010a8 <main+0x270>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001030:	2200      	movs	r2, #0
 8001032:	4618      	mov	r0, r3
 8001034:	f002 fdbd 	bl	8003bb2 <HAL_GPIO_WritePin>

						  tempArray[counterCH1] = 200;
 8001038:	4b2b      	ldr	r3, [pc, #172]	; (80010e8 <main+0x2b0>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a2c      	ldr	r2, [pc, #176]	; (80010f0 <main+0x2b8>)
 800103e:	21c8      	movs	r1, #200	; 0xc8
 8001040:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

						  tx1_t.TS_ECU_OpenCircuitFault = true;
 8001044:	4b19      	ldr	r3, [pc, #100]	; (80010ac <main+0x274>)
 8001046:	2201      	movs	r2, #1
 8001048:	729a      	strb	r2, [r3, #10]

						  tx1_t.TS_ECU_FaultOutState = GPIO_PIN_RESET;
 800104a:	4b18      	ldr	r3, [pc, #96]	; (80010ac <main+0x274>)
 800104c:	2200      	movs	r2, #0
 800104e:	721a      	strb	r2, [r3, #8]
					  }

					  if (tempArray[counterCH1] > SHORT_TO_GROUND_THRESHOLD)
 8001050:	4b25      	ldr	r3, [pc, #148]	; (80010e8 <main+0x2b0>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4a26      	ldr	r2, [pc, #152]	; (80010f0 <main+0x2b8>)
 8001056:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800105a:	f243 62b0 	movw	r2, #14000	; 0x36b0
 800105e:	4293      	cmp	r3, r2
 8001060:	dd13      	ble.n	800108a <main+0x252>
					  {
						  HAL_GPIO_WritePin(FAULT_PIN_PORT, FAULT_OUT_PIN, GPIO_PIN_RESET);
 8001062:	4b11      	ldr	r3, [pc, #68]	; (80010a8 <main+0x270>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f44f 7180 	mov.w	r1, #256	; 0x100
 800106a:	2200      	movs	r2, #0
 800106c:	4618      	mov	r0, r3
 800106e:	f002 fda0 	bl	8003bb2 <HAL_GPIO_WritePin>

						  tempArray[counterCH1] = 200;
 8001072:	4b1d      	ldr	r3, [pc, #116]	; (80010e8 <main+0x2b0>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4a1e      	ldr	r2, [pc, #120]	; (80010f0 <main+0x2b8>)
 8001078:	21c8      	movs	r1, #200	; 0xc8
 800107a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

						  tx1_t.FAN_ECU_ShortToGroundFault = true;
 800107e:	4b0b      	ldr	r3, [pc, #44]	; (80010ac <main+0x274>)
 8001080:	2201      	movs	r2, #1
 8001082:	72da      	strb	r2, [r3, #11]

						  tx1_t.TS_ECU_FaultOutState = GPIO_PIN_RESET;
 8001084:	4b09      	ldr	r3, [pc, #36]	; (80010ac <main+0x274>)
 8001086:	2200      	movs	r2, #0
 8001088:	721a      	strb	r2, [r3, #8]
					  }

					  if (tempArray[counterCH1] == 200)
 800108a:	4b17      	ldr	r3, [pc, #92]	; (80010e8 <main+0x2b0>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a18      	ldr	r2, [pc, #96]	; (80010f0 <main+0x2b8>)
 8001090:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001094:	2bc8      	cmp	r3, #200	; 0xc8
 8001096:	d12f      	bne.n	80010f8 <main+0x2c0>
					  {
						  cellTempSum += 0;
 8001098:	4b16      	ldr	r3, [pc, #88]	; (80010f4 <main+0x2bc>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a15      	ldr	r2, [pc, #84]	; (80010f4 <main+0x2bc>)
 800109e:	6013      	str	r3, [r2, #0]
 80010a0:	e034      	b.n	800110c <main+0x2d4>
 80010a2:	bf00      	nop
 80010a4:	2000009c 	.word	0x2000009c
 80010a8:	20000000 	.word	0x20000000
 80010ac:	200001a0 	.word	0x200001a0
 80010b0:	200000d0 	.word	0x200000d0
 80010b4:	20000004 	.word	0x20000004
 80010b8:	200000f8 	.word	0x200000f8
 80010bc:	200001ae 	.word	0x200001ae
 80010c0:	20000178 	.word	0x20000178
 80010c4:	20000194 	.word	0x20000194
 80010c8:	200001bd 	.word	0x200001bd
 80010cc:	200001b4 	.word	0x200001b4
 80010d0:	200001be 	.word	0x200001be
 80010d4:	200001b8 	.word	0x200001b8
 80010d8:	2000019c 	.word	0x2000019c
 80010dc:	200001bc 	.word	0x200001bc
 80010e0:	200001b0 	.word	0x200001b0
 80010e4:	40010800 	.word	0x40010800
 80010e8:	20000164 	.word	0x20000164
 80010ec:	200000a0 	.word	0x200000a0
 80010f0:	20000104 	.word	0x20000104
 80010f4:	2000016c 	.word	0x2000016c
					  }
					  else
					  {
						  cellTempSum += tempArray[counterCH1];
 80010f8:	4b8d      	ldr	r3, [pc, #564]	; (8001330 <main+0x4f8>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a8d      	ldr	r2, [pc, #564]	; (8001334 <main+0x4fc>)
 80010fe:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001102:	4b8d      	ldr	r3, [pc, #564]	; (8001338 <main+0x500>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4413      	add	r3, r2
 8001108:	4a8b      	ldr	r2, [pc, #556]	; (8001338 <main+0x500>)
 800110a:	6013      	str	r3, [r2, #0]
					  }

					  if (tempArray[counterCH1] > highestTemp && tempArray[counterCH1] < ERROR_THRESHOLD)
 800110c:	4b88      	ldr	r3, [pc, #544]	; (8001330 <main+0x4f8>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a88      	ldr	r2, [pc, #544]	; (8001334 <main+0x4fc>)
 8001112:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001116:	4b89      	ldr	r3, [pc, #548]	; (800133c <main+0x504>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	429a      	cmp	r2, r3
 800111c:	dd10      	ble.n	8001140 <main+0x308>
 800111e:	4b84      	ldr	r3, [pc, #528]	; (8001330 <main+0x4f8>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4a84      	ldr	r2, [pc, #528]	; (8001334 <main+0x4fc>)
 8001124:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001128:	2b77      	cmp	r3, #119	; 0x77
 800112a:	dc09      	bgt.n	8001140 <main+0x308>
					  {
						  highestTemp = tempArray[counterCH1];
 800112c:	4b80      	ldr	r3, [pc, #512]	; (8001330 <main+0x4f8>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a80      	ldr	r2, [pc, #512]	; (8001334 <main+0x4fc>)
 8001132:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001136:	4a81      	ldr	r2, [pc, #516]	; (800133c <main+0x504>)
 8001138:	6013      	str	r3, [r2, #0]

						  highestTempCellCount = 0;
 800113a:	4b81      	ldr	r3, [pc, #516]	; (8001340 <main+0x508>)
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
					  }

					  if (tempArray[counterCH1] < lowestTemp)
 8001140:	4b7b      	ldr	r3, [pc, #492]	; (8001330 <main+0x4f8>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a7b      	ldr	r2, [pc, #492]	; (8001334 <main+0x4fc>)
 8001146:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800114a:	4b7e      	ldr	r3, [pc, #504]	; (8001344 <main+0x50c>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	429a      	cmp	r2, r3
 8001150:	da06      	bge.n	8001160 <main+0x328>
					  {
						  lowestTemp = tempArray[counterCH1];
 8001152:	4b77      	ldr	r3, [pc, #476]	; (8001330 <main+0x4f8>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4a77      	ldr	r2, [pc, #476]	; (8001334 <main+0x4fc>)
 8001158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800115c:	4a79      	ldr	r2, [pc, #484]	; (8001344 <main+0x50c>)
 800115e:	6013      	str	r3, [r2, #0]
					  }

					  if (tempArray[counterCH1] == highestTemp)
 8001160:	4b73      	ldr	r3, [pc, #460]	; (8001330 <main+0x4f8>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a73      	ldr	r2, [pc, #460]	; (8001334 <main+0x4fc>)
 8001166:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800116a:	4b74      	ldr	r3, [pc, #464]	; (800133c <main+0x504>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	429a      	cmp	r2, r3
 8001170:	d104      	bne.n	800117c <main+0x344>
					  {
						  highestTempCellCount++;
 8001172:	4b73      	ldr	r3, [pc, #460]	; (8001340 <main+0x508>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	3301      	adds	r3, #1
 8001178:	4a71      	ldr	r2, [pc, #452]	; (8001340 <main+0x508>)
 800117a:	6013      	str	r3, [r2, #0]
					  }

					  /*******************************  Cell 13-24 *******************************/

					  tempArray[counterCH2] = getTempCH2(&hadc1);
 800117c:	4b72      	ldr	r3, [pc, #456]	; (8001348 <main+0x510>)
 800117e:	681c      	ldr	r4, [r3, #0]
 8001180:	4872      	ldr	r0, [pc, #456]	; (800134c <main+0x514>)
 8001182:	f000 fc5d 	bl	8001a40 <getTempCH2>
 8001186:	4603      	mov	r3, r0
 8001188:	4a6a      	ldr	r2, [pc, #424]	; (8001334 <main+0x4fc>)
 800118a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]

					  if (tempArray[counterCH2] < OPEN_CIRCUIT_THRESHOLD)
 800118e:	4b6e      	ldr	r3, [pc, #440]	; (8001348 <main+0x510>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4a68      	ldr	r2, [pc, #416]	; (8001334 <main+0x4fc>)
 8001194:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001198:	f513 6f7a 	cmn.w	r3, #4000	; 0xfa0
 800119c:	da13      	bge.n	80011c6 <main+0x38e>
					  {
						  HAL_GPIO_WritePin(FAULT_PIN_PORT, FAULT_OUT_PIN, GPIO_PIN_RESET);
 800119e:	4b6c      	ldr	r3, [pc, #432]	; (8001350 <main+0x518>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011a6:	2200      	movs	r2, #0
 80011a8:	4618      	mov	r0, r3
 80011aa:	f002 fd02 	bl	8003bb2 <HAL_GPIO_WritePin>

						  tempArray[counterCH2] = 200;
 80011ae:	4b66      	ldr	r3, [pc, #408]	; (8001348 <main+0x510>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4a60      	ldr	r2, [pc, #384]	; (8001334 <main+0x4fc>)
 80011b4:	21c8      	movs	r1, #200	; 0xc8
 80011b6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

						  tx1_t.TS_ECU_OpenCircuitFault = true;
 80011ba:	4b66      	ldr	r3, [pc, #408]	; (8001354 <main+0x51c>)
 80011bc:	2201      	movs	r2, #1
 80011be:	729a      	strb	r2, [r3, #10]

						  tx1_t.TS_ECU_FaultOutState = GPIO_PIN_RESET;
 80011c0:	4b64      	ldr	r3, [pc, #400]	; (8001354 <main+0x51c>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	721a      	strb	r2, [r3, #8]
					  }

					  if (tempArray[counterCH2] > SHORT_TO_GROUND_THRESHOLD)
 80011c6:	4b60      	ldr	r3, [pc, #384]	; (8001348 <main+0x510>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4a5a      	ldr	r2, [pc, #360]	; (8001334 <main+0x4fc>)
 80011cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011d0:	f243 62b0 	movw	r2, #14000	; 0x36b0
 80011d4:	4293      	cmp	r3, r2
 80011d6:	dd13      	ble.n	8001200 <main+0x3c8>
					  {
						  HAL_GPIO_WritePin(FAULT_PIN_PORT, FAULT_OUT_PIN, GPIO_PIN_RESET);
 80011d8:	4b5d      	ldr	r3, [pc, #372]	; (8001350 <main+0x518>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011e0:	2200      	movs	r2, #0
 80011e2:	4618      	mov	r0, r3
 80011e4:	f002 fce5 	bl	8003bb2 <HAL_GPIO_WritePin>

						  tempArray[counterCH2] = 200;
 80011e8:	4b57      	ldr	r3, [pc, #348]	; (8001348 <main+0x510>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a51      	ldr	r2, [pc, #324]	; (8001334 <main+0x4fc>)
 80011ee:	21c8      	movs	r1, #200	; 0xc8
 80011f0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

						  tx1_t.FAN_ECU_ShortToGroundFault = true;
 80011f4:	4b57      	ldr	r3, [pc, #348]	; (8001354 <main+0x51c>)
 80011f6:	2201      	movs	r2, #1
 80011f8:	72da      	strb	r2, [r3, #11]

						  tx1_t.TS_ECU_FaultOutState = GPIO_PIN_RESET;
 80011fa:	4b56      	ldr	r3, [pc, #344]	; (8001354 <main+0x51c>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	721a      	strb	r2, [r3, #8]
					  }

					  if (tempArray[counterCH2] == 200)
 8001200:	4b51      	ldr	r3, [pc, #324]	; (8001348 <main+0x510>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a4b      	ldr	r2, [pc, #300]	; (8001334 <main+0x4fc>)
 8001206:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800120a:	2bc8      	cmp	r3, #200	; 0xc8
 800120c:	d104      	bne.n	8001218 <main+0x3e0>
					  {
						  cellTempSum += 0;
 800120e:	4b4a      	ldr	r3, [pc, #296]	; (8001338 <main+0x500>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4a49      	ldr	r2, [pc, #292]	; (8001338 <main+0x500>)
 8001214:	6013      	str	r3, [r2, #0]
 8001216:	e009      	b.n	800122c <main+0x3f4>
					  }
					  else
					  {
						  cellTempSum += tempArray[counterCH2];
 8001218:	4b4b      	ldr	r3, [pc, #300]	; (8001348 <main+0x510>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a45      	ldr	r2, [pc, #276]	; (8001334 <main+0x4fc>)
 800121e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001222:	4b45      	ldr	r3, [pc, #276]	; (8001338 <main+0x500>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4413      	add	r3, r2
 8001228:	4a43      	ldr	r2, [pc, #268]	; (8001338 <main+0x500>)
 800122a:	6013      	str	r3, [r2, #0]
					  }

					  if (tempArray[counterCH2] > highestTemp && tempArray[counterCH2] < ERROR_THRESHOLD)
 800122c:	4b46      	ldr	r3, [pc, #280]	; (8001348 <main+0x510>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a40      	ldr	r2, [pc, #256]	; (8001334 <main+0x4fc>)
 8001232:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001236:	4b41      	ldr	r3, [pc, #260]	; (800133c <main+0x504>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	429a      	cmp	r2, r3
 800123c:	dd10      	ble.n	8001260 <main+0x428>
 800123e:	4b42      	ldr	r3, [pc, #264]	; (8001348 <main+0x510>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a3c      	ldr	r2, [pc, #240]	; (8001334 <main+0x4fc>)
 8001244:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001248:	2b77      	cmp	r3, #119	; 0x77
 800124a:	dc09      	bgt.n	8001260 <main+0x428>
					  {
						  highestTemp = tempArray[counterCH2];
 800124c:	4b3e      	ldr	r3, [pc, #248]	; (8001348 <main+0x510>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a38      	ldr	r2, [pc, #224]	; (8001334 <main+0x4fc>)
 8001252:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001256:	4a39      	ldr	r2, [pc, #228]	; (800133c <main+0x504>)
 8001258:	6013      	str	r3, [r2, #0]

						  highestTempCellCount = 0;
 800125a:	4b39      	ldr	r3, [pc, #228]	; (8001340 <main+0x508>)
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
					  }

					  if (tempArray[counterCH2] < lowestTemp)
 8001260:	4b39      	ldr	r3, [pc, #228]	; (8001348 <main+0x510>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a33      	ldr	r2, [pc, #204]	; (8001334 <main+0x4fc>)
 8001266:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800126a:	4b36      	ldr	r3, [pc, #216]	; (8001344 <main+0x50c>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	429a      	cmp	r2, r3
 8001270:	da06      	bge.n	8001280 <main+0x448>
					  {
						  lowestTemp = tempArray[counterCH2];
 8001272:	4b35      	ldr	r3, [pc, #212]	; (8001348 <main+0x510>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a2f      	ldr	r2, [pc, #188]	; (8001334 <main+0x4fc>)
 8001278:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800127c:	4a31      	ldr	r2, [pc, #196]	; (8001344 <main+0x50c>)
 800127e:	6013      	str	r3, [r2, #0]
					  }

					  if (tempArray[counterCH2] == highestTemp)
 8001280:	4b31      	ldr	r3, [pc, #196]	; (8001348 <main+0x510>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a2b      	ldr	r2, [pc, #172]	; (8001334 <main+0x4fc>)
 8001286:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800128a:	4b2c      	ldr	r3, [pc, #176]	; (800133c <main+0x504>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	429a      	cmp	r2, r3
 8001290:	d104      	bne.n	800129c <main+0x464>
					  {
						  highestTempCellCount++;
 8001292:	4b2b      	ldr	r3, [pc, #172]	; (8001340 <main+0x508>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	3301      	adds	r3, #1
 8001298:	4a29      	ldr	r2, [pc, #164]	; (8001340 <main+0x508>)
 800129a:	6013      	str	r3, [r2, #0]
					  }

					  counterCH1++;
 800129c:	4b24      	ldr	r3, [pc, #144]	; (8001330 <main+0x4f8>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	3301      	adds	r3, #1
 80012a2:	4a23      	ldr	r2, [pc, #140]	; (8001330 <main+0x4f8>)
 80012a4:	6013      	str	r3, [r2, #0]

					  counterCH2++;
 80012a6:	4b28      	ldr	r3, [pc, #160]	; (8001348 <main+0x510>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	3301      	adds	r3, #1
 80012ac:	4a26      	ldr	r2, [pc, #152]	; (8001348 <main+0x510>)
 80012ae:	6013      	str	r3, [r2, #0]
 80012b0:	e000      	b.n	80012b4 <main+0x47c>
						  continue;
 80012b2:	bf00      	nop
				  for (int s0 = 0; s0 <= 1; s0++)
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	3301      	adds	r3, #1
 80012b8:	60fb      	str	r3, [r7, #12]
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	2b01      	cmp	r3, #1
 80012be:	f77f ae65 	ble.w	8000f8c <main+0x154>
			  for (int s1 = 0; s1 <= 1; s1++)
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	3301      	adds	r3, #1
 80012c6:	603b      	str	r3, [r7, #0]
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	f77f ae5b 	ble.w	8000f86 <main+0x14e>
		  for (int s2 = 0; s2 <= 1; s2++)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	3301      	adds	r3, #1
 80012d4:	607b      	str	r3, [r7, #4]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2b01      	cmp	r3, #1
 80012da:	f77f ae51 	ble.w	8000f80 <main+0x148>
	  for (int s3 = 0; s3 <= 1; s3++)
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	3301      	adds	r3, #1
 80012e2:	60bb      	str	r3, [r7, #8]
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	f77f ae47 	ble.w	8000f7a <main+0x142>
				  }
			  }
		  }
	  }

	  averageSegmentTemp = (cellTempSum / CELL_COUNT);
 80012ec:	4b12      	ldr	r3, [pc, #72]	; (8001338 <main+0x500>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a19      	ldr	r2, [pc, #100]	; (8001358 <main+0x520>)
 80012f2:	fb82 1203 	smull	r1, r2, r2, r3
 80012f6:	1092      	asrs	r2, r2, #2
 80012f8:	17db      	asrs	r3, r3, #31
 80012fa:	1ad3      	subs	r3, r2, r3
 80012fc:	4a17      	ldr	r2, [pc, #92]	; (800135c <main+0x524>)
 80012fe:	6013      	str	r3, [r2, #0]

	  // Charging State Watchdog
	  if (HAL_GetTick() - currentChargingTriggerTime > 5000)
 8001300:	f000 fec6 	bl	8002090 <HAL_GetTick>
 8001304:	4602      	mov	r2, r0
 8001306:	4b16      	ldr	r3, [pc, #88]	; (8001360 <main+0x528>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	1ad3      	subs	r3, r2, r3
 800130c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001310:	4293      	cmp	r3, r2
 8001312:	d905      	bls.n	8001320 <main+0x4e8>
	  {
		  ecuState = DISCHARGE_STATE;
 8001314:	4b13      	ldr	r3, [pc, #76]	; (8001364 <main+0x52c>)
 8001316:	2201      	movs	r2, #1
 8001318:	701a      	strb	r2, [r3, #0]

		  chargingTriggerFlag = false;
 800131a:	4b13      	ldr	r3, [pc, #76]	; (8001368 <main+0x530>)
 800131c:	2200      	movs	r2, #0
 800131e:	701a      	strb	r2, [r3, #0]
	  }

	  // Temperature Threshold Check
	  switch (ecuState)
 8001320:	4b10      	ldr	r3, [pc, #64]	; (8001364 <main+0x52c>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	2b01      	cmp	r3, #1
 8001326:	d021      	beq.n	800136c <main+0x534>
 8001328:	2b02      	cmp	r3, #2
 800132a:	d048      	beq.n	80013be <main+0x586>
 800132c:	e072      	b.n	8001414 <main+0x5dc>
 800132e:	bf00      	nop
 8001330:	20000164 	.word	0x20000164
 8001334:	20000104 	.word	0x20000104
 8001338:	2000016c 	.word	0x2000016c
 800133c:	20000008 	.word	0x20000008
 8001340:	20000174 	.word	0x20000174
 8001344:	2000000c 	.word	0x2000000c
 8001348:	20000010 	.word	0x20000010
 800134c:	200000a0 	.word	0x200000a0
 8001350:	20000000 	.word	0x20000000
 8001354:	200001a0 	.word	0x200001a0
 8001358:	2aaaaaab 	.word	0x2aaaaaab
 800135c:	20000170 	.word	0x20000170
 8001360:	200001b0 	.word	0x200001b0
 8001364:	2000009c 	.word	0x2000009c
 8001368:	200001bc 	.word	0x200001bc
	  {
	  case DISCHARGE_STATE:

		  if ((highestTemp > DISCHARGE_TEMP_MAX_LIMIT && highestTemp < ERROR_THRESHOLD)  || lowestTemp < DISCHARGE_TEMP_MIN_LIMIT)
 800136c:	4b61      	ldr	r3, [pc, #388]	; (80014f4 <main+0x6bc>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	2b3c      	cmp	r3, #60	; 0x3c
 8001372:	dd03      	ble.n	800137c <main+0x544>
 8001374:	4b5f      	ldr	r3, [pc, #380]	; (80014f4 <main+0x6bc>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b77      	cmp	r3, #119	; 0x77
 800137a:	dd04      	ble.n	8001386 <main+0x54e>
 800137c:	4b5e      	ldr	r3, [pc, #376]	; (80014f8 <main+0x6c0>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f113 0f14 	cmn.w	r3, #20
 8001384:	da43      	bge.n	800140e <main+0x5d6>
		  {
			  if (faultCounter == 4)
 8001386:	4b5d      	ldr	r3, [pc, #372]	; (80014fc <main+0x6c4>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	2b04      	cmp	r3, #4
 800138c:	d111      	bne.n	80013b2 <main+0x57a>
			  {
				  HAL_GPIO_WritePin(FAULT_PIN_PORT, FAULT_OUT_PIN, GPIO_PIN_RESET);
 800138e:	4b5c      	ldr	r3, [pc, #368]	; (8001500 <main+0x6c8>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001396:	2200      	movs	r2, #0
 8001398:	4618      	mov	r0, r3
 800139a:	f002 fc0a 	bl	8003bb2 <HAL_GPIO_WritePin>

				  tx1_t.TS_ECU_TempThresholdFault = true;
 800139e:	4b59      	ldr	r3, [pc, #356]	; (8001504 <main+0x6cc>)
 80013a0:	2201      	movs	r2, #1
 80013a2:	725a      	strb	r2, [r3, #9]

				  tx1_t.TS_ECU_FaultOutState = GPIO_PIN_RESET;
 80013a4:	4b57      	ldr	r3, [pc, #348]	; (8001504 <main+0x6cc>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	721a      	strb	r2, [r3, #8]

				  faultCounter = 0;
 80013aa:	4b54      	ldr	r3, [pc, #336]	; (80014fc <main+0x6c4>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	601a      	str	r2, [r3, #0]
			  {
				  faultCounter++;
			  }
		  }

		  break;
 80013b0:	e02d      	b.n	800140e <main+0x5d6>
				  faultCounter++;
 80013b2:	4b52      	ldr	r3, [pc, #328]	; (80014fc <main+0x6c4>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	3301      	adds	r3, #1
 80013b8:	4a50      	ldr	r2, [pc, #320]	; (80014fc <main+0x6c4>)
 80013ba:	6013      	str	r3, [r2, #0]
		  break;
 80013bc:	e027      	b.n	800140e <main+0x5d6>
	  case CHARGING_STATE:

		  if ((highestTemp > CHARGE_TEMP_MAX_LIMIT && highestTemp < ERROR_THRESHOLD) || lowestTemp < CHARGE_TEMP_MIN_LIMIT)
 80013be:	4b4d      	ldr	r3, [pc, #308]	; (80014f4 <main+0x6bc>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	2b2d      	cmp	r3, #45	; 0x2d
 80013c4:	dd03      	ble.n	80013ce <main+0x596>
 80013c6:	4b4b      	ldr	r3, [pc, #300]	; (80014f4 <main+0x6bc>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	2b77      	cmp	r3, #119	; 0x77
 80013cc:	dd03      	ble.n	80013d6 <main+0x59e>
 80013ce:	4b4a      	ldr	r3, [pc, #296]	; (80014f8 <main+0x6c0>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	da1d      	bge.n	8001412 <main+0x5da>
		  {
			  if (faultCounter == 4)
 80013d6:	4b49      	ldr	r3, [pc, #292]	; (80014fc <main+0x6c4>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	2b04      	cmp	r3, #4
 80013dc:	d111      	bne.n	8001402 <main+0x5ca>
			  {
				  HAL_GPIO_WritePin(FAULT_PIN_PORT, FAULT_OUT_PIN, GPIO_PIN_RESET);
 80013de:	4b48      	ldr	r3, [pc, #288]	; (8001500 <main+0x6c8>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013e6:	2200      	movs	r2, #0
 80013e8:	4618      	mov	r0, r3
 80013ea:	f002 fbe2 	bl	8003bb2 <HAL_GPIO_WritePin>

				  tx1_t.TS_ECU_TempThresholdFault = true;
 80013ee:	4b45      	ldr	r3, [pc, #276]	; (8001504 <main+0x6cc>)
 80013f0:	2201      	movs	r2, #1
 80013f2:	725a      	strb	r2, [r3, #9]

				  tx1_t.TS_ECU_FaultOutState = GPIO_PIN_RESET;
 80013f4:	4b43      	ldr	r3, [pc, #268]	; (8001504 <main+0x6cc>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	721a      	strb	r2, [r3, #8]

				  faultCounter = 0;
 80013fa:	4b40      	ldr	r3, [pc, #256]	; (80014fc <main+0x6c4>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
			  {
				  faultCounter++;
			  }
		  }

		  break;
 8001400:	e007      	b.n	8001412 <main+0x5da>
				  faultCounter++;
 8001402:	4b3e      	ldr	r3, [pc, #248]	; (80014fc <main+0x6c4>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	3301      	adds	r3, #1
 8001408:	4a3c      	ldr	r2, [pc, #240]	; (80014fc <main+0x6c4>)
 800140a:	6013      	str	r3, [r2, #0]
		  break;
 800140c:	e001      	b.n	8001412 <main+0x5da>
		  break;
 800140e:	bf00      	nop
 8001410:	e000      	b.n	8001414 <main+0x5dc>
		  break;
 8001412:	bf00      	nop
	  }

	  // Sync One Response
	  if (syncOneFlag == true)
 8001414:	4b3c      	ldr	r3, [pc, #240]	; (8001508 <main+0x6d0>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	2b01      	cmp	r3, #1
 800141a:	d141      	bne.n	80014a0 <main+0x668>
	  {
		  tx1_t.TS_ECU_AverageSegmentTemp = TS_ECU1_TX1_TS_ECU_AverageSegmentTemp_toS(averageSegmentTemp);
 800141c:	4b3b      	ldr	r3, [pc, #236]	; (800150c <main+0x6d4>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	b29b      	uxth	r3, r3
 8001422:	3328      	adds	r3, #40	; 0x28
 8001424:	b29b      	uxth	r3, r3
 8001426:	b21a      	sxth	r2, r3
 8001428:	4b36      	ldr	r3, [pc, #216]	; (8001504 <main+0x6cc>)
 800142a:	809a      	strh	r2, [r3, #4]
		  tx1_t.TS_ECU_MaxSegmentTemperature = TS_ECU1_TX1_TS_ECU_MaxSegmentTemperature_toS(highestTemp);
 800142c:	4b31      	ldr	r3, [pc, #196]	; (80014f4 <main+0x6bc>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	b29b      	uxth	r3, r3
 8001432:	3328      	adds	r3, #40	; 0x28
 8001434:	b29b      	uxth	r3, r3
 8001436:	b21a      	sxth	r2, r3
 8001438:	4b32      	ldr	r3, [pc, #200]	; (8001504 <main+0x6cc>)
 800143a:	801a      	strh	r2, [r3, #0]
		  tx1_t.TS_ECU_MinSegmentTemperature = TS_ECU1_TX1_TS_ECU_MinSegmentTemperature_toS(lowestTemp);
 800143c:	4b2e      	ldr	r3, [pc, #184]	; (80014f8 <main+0x6c0>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	b29b      	uxth	r3, r3
 8001442:	3328      	adds	r3, #40	; 0x28
 8001444:	b29b      	uxth	r3, r3
 8001446:	b21a      	sxth	r2, r3
 8001448:	4b2e      	ldr	r3, [pc, #184]	; (8001504 <main+0x6cc>)
 800144a:	805a      	strh	r2, [r3, #2]
		  tx1_t.TS_ECU_MaxTemperatureCellCount = highestTempCellCount;
 800144c:	4b30      	ldr	r3, [pc, #192]	; (8001510 <main+0x6d8>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	b2da      	uxtb	r2, r3
 8001452:	4b2c      	ldr	r3, [pc, #176]	; (8001504 <main+0x6cc>)
 8001454:	719a      	strb	r2, [r3, #6]
		  tx1_t.TS_ECU_FaultInState = HAL_GPIO_ReadPin(FAULT_PIN_PORT, FAULT_IN_PIN);
 8001456:	4b2a      	ldr	r3, [pc, #168]	; (8001500 <main+0x6c8>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800145e:	4611      	mov	r1, r2
 8001460:	4618      	mov	r0, r3
 8001462:	f002 fb8f 	bl	8003b84 <HAL_GPIO_ReadPin>
 8001466:	4603      	mov	r3, r0
 8001468:	461a      	mov	r2, r3
 800146a:	4b26      	ldr	r3, [pc, #152]	; (8001504 <main+0x6cc>)
 800146c:	71da      	strb	r2, [r3, #7]

		  if (ecuState == DISCHARGE_STATE)
 800146e:	4b29      	ldr	r3, [pc, #164]	; (8001514 <main+0x6dc>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	2b01      	cmp	r3, #1
 8001474:	d103      	bne.n	800147e <main+0x646>
		  {
			  tx1_t.TS_ECU_CurrentState = 0;
 8001476:	4b23      	ldr	r3, [pc, #140]	; (8001504 <main+0x6cc>)
 8001478:	2200      	movs	r2, #0
 800147a:	731a      	strb	r2, [r3, #12]
 800147c:	e002      	b.n	8001484 <main+0x64c>
		  }
		  else
		  {
			  tx1_t.TS_ECU_CurrentState = 1;
 800147e:	4b21      	ldr	r3, [pc, #132]	; (8001504 <main+0x6cc>)
 8001480:	2201      	movs	r2, #1
 8001482:	731a      	strb	r2, [r3, #12]
			  }
		  }
		  else if (SEGMENT_ID == (0x03U))
		  {

			  if (HAL_GetTick() - syncOneTime > SYNC_TIME_SHIFT_ECU3)
 8001484:	f000 fe04 	bl	8002090 <HAL_GetTick>
 8001488:	4602      	mov	r2, r0
 800148a:	4b23      	ldr	r3, [pc, #140]	; (8001518 <main+0x6e0>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	1ad3      	subs	r3, r2, r3
 8001490:	2b4b      	cmp	r3, #75	; 0x4b
 8001492:	d905      	bls.n	80014a0 <main+0x668>
			  {
				  TS_ECU3_SendDiagnosticData(&tx1_t);
 8001494:	481b      	ldr	r0, [pc, #108]	; (8001504 <main+0x6cc>)
 8001496:	f7ff fbbd 	bl	8000c14 <TS_ECU3_SendDiagnosticData>

				  syncOneFlag = false;
 800149a:	4b1b      	ldr	r3, [pc, #108]	; (8001508 <main+0x6d0>)
 800149c:	2200      	movs	r2, #0
 800149e:	701a      	strb	r2, [r3, #0]
			  }
		  }
	  }

	  // Sync Two Response
	  if (syncTwoFlag == true)
 80014a0:	4b1e      	ldr	r3, [pc, #120]	; (800151c <main+0x6e4>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	2b01      	cmp	r3, #1
 80014a6:	d10d      	bne.n	80014c4 <main+0x68c>
				  syncTwoFlag = false;
			  }
		  }
		  else if (SEGMENT_ID == (0x03U))
		  {
			  if (HAL_GetTick() - syncTwoTime > SYNC_TIME_SHIFT_ECU3)
 80014a8:	f000 fdf2 	bl	8002090 <HAL_GetTick>
 80014ac:	4602      	mov	r2, r0
 80014ae:	4b1c      	ldr	r3, [pc, #112]	; (8001520 <main+0x6e8>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	2b4b      	cmp	r3, #75	; 0x4b
 80014b6:	d905      	bls.n	80014c4 <main+0x68c>
			  {
				  TS_ECU3_SendTemperatures(tempArray);
 80014b8:	481a      	ldr	r0, [pc, #104]	; (8001524 <main+0x6ec>)
 80014ba:	f7ff fbe5 	bl	8000c88 <TS_ECU3_SendTemperatures>

				  syncTwoFlag = false;
 80014be:	4b17      	ldr	r3, [pc, #92]	; (800151c <main+0x6e4>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	701a      	strb	r2, [r3, #0]
			  }
		  }
	  }

	  // Reset Counters
	  highestTemp = DISCHARGE_TEMP_MIN_LIMIT;
 80014c4:	4b0b      	ldr	r3, [pc, #44]	; (80014f4 <main+0x6bc>)
 80014c6:	f06f 0213 	mvn.w	r2, #19
 80014ca:	601a      	str	r2, [r3, #0]
	  lowestTemp = DISCHARGE_TEMP_MAX_LIMIT;
 80014cc:	4b0a      	ldr	r3, [pc, #40]	; (80014f8 <main+0x6c0>)
 80014ce:	223c      	movs	r2, #60	; 0x3c
 80014d0:	601a      	str	r2, [r3, #0]
	  highestTempCellCount = 0;
 80014d2:	4b0f      	ldr	r3, [pc, #60]	; (8001510 <main+0x6d8>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
	  cellTempSum = 0;
 80014d8:	4b13      	ldr	r3, [pc, #76]	; (8001528 <main+0x6f0>)
 80014da:	2200      	movs	r2, #0
 80014dc:	601a      	str	r2, [r3, #0]
	  counterCH1 = 0;
 80014de:	4b13      	ldr	r3, [pc, #76]	; (800152c <main+0x6f4>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]
	  counterCH2 = 12;
 80014e4:	4b12      	ldr	r3, [pc, #72]	; (8001530 <main+0x6f8>)
 80014e6:	220c      	movs	r2, #12
 80014e8:	601a      	str	r2, [r3, #0]

	  // Reset Watchdog Counter
	  HAL_IWDG_Refresh(&hiwdg);
 80014ea:	4812      	ldr	r0, [pc, #72]	; (8001534 <main+0x6fc>)
 80014ec:	f002 fbd4 	bl	8003c98 <HAL_IWDG_Refresh>
	  if (msgPendingFlag == true)
 80014f0:	e4ec      	b.n	8000ecc <main+0x94>
 80014f2:	bf00      	nop
 80014f4:	20000008 	.word	0x20000008
 80014f8:	2000000c 	.word	0x2000000c
 80014fc:	20000168 	.word	0x20000168
 8001500:	20000000 	.word	0x20000000
 8001504:	200001a0 	.word	0x200001a0
 8001508:	200001bd 	.word	0x200001bd
 800150c:	20000170 	.word	0x20000170
 8001510:	20000174 	.word	0x20000174
 8001514:	2000009c 	.word	0x2000009c
 8001518:	200001b4 	.word	0x200001b4
 800151c:	200001be 	.word	0x200001be
 8001520:	200001b8 	.word	0x200001b8
 8001524:	20000104 	.word	0x20000104
 8001528:	2000016c 	.word	0x2000016c
 800152c:	20000164 	.word	0x20000164
 8001530:	20000010 	.word	0x20000010
 8001534:	200000f8 	.word	0x200000f8

08001538 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b094      	sub	sp, #80	; 0x50
 800153c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800153e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001542:	2228      	movs	r2, #40	; 0x28
 8001544:	2100      	movs	r1, #0
 8001546:	4618      	mov	r0, r3
 8001548:	f003 f91e 	bl	8004788 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800154c:	f107 0314 	add.w	r3, r7, #20
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	605a      	str	r2, [r3, #4]
 8001556:	609a      	str	r2, [r3, #8]
 8001558:	60da      	str	r2, [r3, #12]
 800155a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800155c:	1d3b      	adds	r3, r7, #4
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]
 8001562:	605a      	str	r2, [r3, #4]
 8001564:	609a      	str	r2, [r3, #8]
 8001566:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001568:	2309      	movs	r3, #9
 800156a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800156c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001570:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001572:	2300      	movs	r3, #0
 8001574:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001576:	2301      	movs	r3, #1
 8001578:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800157a:	2301      	movs	r3, #1
 800157c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800157e:	2302      	movs	r3, #2
 8001580:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001582:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001586:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001588:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800158c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800158e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001592:	4618      	mov	r0, r3
 8001594:	f002 fb90 	bl	8003cb8 <HAL_RCC_OscConfig>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d001      	beq.n	80015a2 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800159e:	f000 fb3b 	bl	8001c18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015a2:	230f      	movs	r3, #15
 80015a4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015a6:	2302      	movs	r3, #2
 80015a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015aa:	2300      	movs	r3, #0
 80015ac:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015b2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015b4:	2300      	movs	r3, #0
 80015b6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015b8:	f107 0314 	add.w	r3, r7, #20
 80015bc:	2102      	movs	r1, #2
 80015be:	4618      	mov	r0, r3
 80015c0:	f002 fdfc 	bl	80041bc <HAL_RCC_ClockConfig>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <SystemClock_Config+0x96>
  {
    Error_Handler();
 80015ca:	f000 fb25 	bl	8001c18 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80015ce:	2302      	movs	r3, #2
 80015d0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80015d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80015d6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015d8:	1d3b      	adds	r3, r7, #4
 80015da:	4618      	mov	r0, r3
 80015dc:	f002 ff68 	bl	80044b0 <HAL_RCCEx_PeriphCLKConfig>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80015e6:	f000 fb17 	bl	8001c18 <Error_Handler>
  }
}
 80015ea:	bf00      	nop
 80015ec:	3750      	adds	r7, #80	; 0x50
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
	...

080015f4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b084      	sub	sp, #16
 80015f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015fa:	1d3b      	adds	r3, r7, #4
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	605a      	str	r2, [r3, #4]
 8001602:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001604:	4b20      	ldr	r3, [pc, #128]	; (8001688 <MX_ADC1_Init+0x94>)
 8001606:	4a21      	ldr	r2, [pc, #132]	; (800168c <MX_ADC1_Init+0x98>)
 8001608:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800160a:	4b1f      	ldr	r3, [pc, #124]	; (8001688 <MX_ADC1_Init+0x94>)
 800160c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001610:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001612:	4b1d      	ldr	r3, [pc, #116]	; (8001688 <MX_ADC1_Init+0x94>)
 8001614:	2200      	movs	r2, #0
 8001616:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001618:	4b1b      	ldr	r3, [pc, #108]	; (8001688 <MX_ADC1_Init+0x94>)
 800161a:	2200      	movs	r2, #0
 800161c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800161e:	4b1a      	ldr	r3, [pc, #104]	; (8001688 <MX_ADC1_Init+0x94>)
 8001620:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001624:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001626:	4b18      	ldr	r3, [pc, #96]	; (8001688 <MX_ADC1_Init+0x94>)
 8001628:	2200      	movs	r2, #0
 800162a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800162c:	4b16      	ldr	r3, [pc, #88]	; (8001688 <MX_ADC1_Init+0x94>)
 800162e:	2201      	movs	r2, #1
 8001630:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001632:	4815      	ldr	r0, [pc, #84]	; (8001688 <MX_ADC1_Init+0x94>)
 8001634:	f000 fd5a 	bl	80020ec <HAL_ADC_Init>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800163e:	f000 faeb 	bl	8001c18 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001642:	2301      	movs	r3, #1
 8001644:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001646:	2301      	movs	r3, #1
 8001648:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 800164a:	2305      	movs	r3, #5
 800164c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800164e:	1d3b      	adds	r3, r7, #4
 8001650:	4619      	mov	r1, r3
 8001652:	480d      	ldr	r0, [pc, #52]	; (8001688 <MX_ADC1_Init+0x94>)
 8001654:	f001 f80e 	bl	8002674 <HAL_ADC_ConfigChannel>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800165e:	f000 fadb 	bl	8001c18 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001662:	2302      	movs	r3, #2
 8001664:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001666:	2302      	movs	r3, #2
 8001668:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800166a:	1d3b      	adds	r3, r7, #4
 800166c:	4619      	mov	r1, r3
 800166e:	4806      	ldr	r0, [pc, #24]	; (8001688 <MX_ADC1_Init+0x94>)
 8001670:	f001 f800 	bl	8002674 <HAL_ADC_ConfigChannel>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800167a:	f000 facd 	bl	8001c18 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800167e:	bf00      	nop
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	200000a0 	.word	0x200000a0
 800168c:	40012400 	.word	0x40012400

08001690 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8001694:	4b17      	ldr	r3, [pc, #92]	; (80016f4 <MX_CAN_Init+0x64>)
 8001696:	4a18      	ldr	r2, [pc, #96]	; (80016f8 <MX_CAN_Init+0x68>)
 8001698:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 800169a:	4b16      	ldr	r3, [pc, #88]	; (80016f4 <MX_CAN_Init+0x64>)
 800169c:	2204      	movs	r2, #4
 800169e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80016a0:	4b14      	ldr	r3, [pc, #80]	; (80016f4 <MX_CAN_Init+0x64>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80016a6:	4b13      	ldr	r3, [pc, #76]	; (80016f4 <MX_CAN_Init+0x64>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
 80016ac:	4b11      	ldr	r3, [pc, #68]	; (80016f4 <MX_CAN_Init+0x64>)
 80016ae:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80016b2:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 80016b4:	4b0f      	ldr	r3, [pc, #60]	; (80016f4 <MX_CAN_Init+0x64>)
 80016b6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80016ba:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80016bc:	4b0d      	ldr	r3, [pc, #52]	; (80016f4 <MX_CAN_Init+0x64>)
 80016be:	2200      	movs	r2, #0
 80016c0:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80016c2:	4b0c      	ldr	r3, [pc, #48]	; (80016f4 <MX_CAN_Init+0x64>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80016c8:	4b0a      	ldr	r3, [pc, #40]	; (80016f4 <MX_CAN_Init+0x64>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80016ce:	4b09      	ldr	r3, [pc, #36]	; (80016f4 <MX_CAN_Init+0x64>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80016d4:	4b07      	ldr	r3, [pc, #28]	; (80016f4 <MX_CAN_Init+0x64>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80016da:	4b06      	ldr	r3, [pc, #24]	; (80016f4 <MX_CAN_Init+0x64>)
 80016dc:	2200      	movs	r2, #0
 80016de:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80016e0:	4804      	ldr	r0, [pc, #16]	; (80016f4 <MX_CAN_Init+0x64>)
 80016e2:	f001 f95a 	bl	800299a <HAL_CAN_Init>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 80016ec:	f000 fa94 	bl	8001c18 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80016f0:	bf00      	nop
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	200000d0 	.word	0x200000d0
 80016f8:	40006400 	.word	0x40006400

080016fc <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001700:	4b09      	ldr	r3, [pc, #36]	; (8001728 <MX_IWDG_Init+0x2c>)
 8001702:	4a0a      	ldr	r2, [pc, #40]	; (800172c <MX_IWDG_Init+0x30>)
 8001704:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8001706:	4b08      	ldr	r3, [pc, #32]	; (8001728 <MX_IWDG_Init+0x2c>)
 8001708:	2200      	movs	r2, #0
 800170a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 300;
 800170c:	4b06      	ldr	r3, [pc, #24]	; (8001728 <MX_IWDG_Init+0x2c>)
 800170e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001712:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001714:	4804      	ldr	r0, [pc, #16]	; (8001728 <MX_IWDG_Init+0x2c>)
 8001716:	f002 fa7d 	bl	8003c14 <HAL_IWDG_Init>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001720:	f000 fa7a 	bl	8001c18 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}
 8001728:	200000f8 	.word	0x200000f8
 800172c:	40003000 	.word	0x40003000

08001730 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b088      	sub	sp, #32
 8001734:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001736:	f107 0310 	add.w	r3, r7, #16
 800173a:	2200      	movs	r2, #0
 800173c:	601a      	str	r2, [r3, #0]
 800173e:	605a      	str	r2, [r3, #4]
 8001740:	609a      	str	r2, [r3, #8]
 8001742:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001744:	4b42      	ldr	r3, [pc, #264]	; (8001850 <MX_GPIO_Init+0x120>)
 8001746:	699b      	ldr	r3, [r3, #24]
 8001748:	4a41      	ldr	r2, [pc, #260]	; (8001850 <MX_GPIO_Init+0x120>)
 800174a:	f043 0310 	orr.w	r3, r3, #16
 800174e:	6193      	str	r3, [r2, #24]
 8001750:	4b3f      	ldr	r3, [pc, #252]	; (8001850 <MX_GPIO_Init+0x120>)
 8001752:	699b      	ldr	r3, [r3, #24]
 8001754:	f003 0310 	and.w	r3, r3, #16
 8001758:	60fb      	str	r3, [r7, #12]
 800175a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800175c:	4b3c      	ldr	r3, [pc, #240]	; (8001850 <MX_GPIO_Init+0x120>)
 800175e:	699b      	ldr	r3, [r3, #24]
 8001760:	4a3b      	ldr	r2, [pc, #236]	; (8001850 <MX_GPIO_Init+0x120>)
 8001762:	f043 0320 	orr.w	r3, r3, #32
 8001766:	6193      	str	r3, [r2, #24]
 8001768:	4b39      	ldr	r3, [pc, #228]	; (8001850 <MX_GPIO_Init+0x120>)
 800176a:	699b      	ldr	r3, [r3, #24]
 800176c:	f003 0320 	and.w	r3, r3, #32
 8001770:	60bb      	str	r3, [r7, #8]
 8001772:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001774:	4b36      	ldr	r3, [pc, #216]	; (8001850 <MX_GPIO_Init+0x120>)
 8001776:	699b      	ldr	r3, [r3, #24]
 8001778:	4a35      	ldr	r2, [pc, #212]	; (8001850 <MX_GPIO_Init+0x120>)
 800177a:	f043 0304 	orr.w	r3, r3, #4
 800177e:	6193      	str	r3, [r2, #24]
 8001780:	4b33      	ldr	r3, [pc, #204]	; (8001850 <MX_GPIO_Init+0x120>)
 8001782:	699b      	ldr	r3, [r3, #24]
 8001784:	f003 0304 	and.w	r3, r3, #4
 8001788:	607b      	str	r3, [r7, #4]
 800178a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800178c:	4b30      	ldr	r3, [pc, #192]	; (8001850 <MX_GPIO_Init+0x120>)
 800178e:	699b      	ldr	r3, [r3, #24]
 8001790:	4a2f      	ldr	r2, [pc, #188]	; (8001850 <MX_GPIO_Init+0x120>)
 8001792:	f043 0308 	orr.w	r3, r3, #8
 8001796:	6193      	str	r3, [r2, #24]
 8001798:	4b2d      	ldr	r3, [pc, #180]	; (8001850 <MX_GPIO_Init+0x120>)
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	f003 0308 	and.w	r3, r3, #8
 80017a0:	603b      	str	r3, [r7, #0]
 80017a2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80017a4:	2201      	movs	r2, #1
 80017a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017aa:	482a      	ldr	r0, [pc, #168]	; (8001854 <MX_GPIO_Init+0x124>)
 80017ac:	f002 fa01 	bl	8003bb2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 80017b0:	2200      	movs	r2, #0
 80017b2:	2178      	movs	r1, #120	; 0x78
 80017b4:	4828      	ldr	r0, [pc, #160]	; (8001858 <MX_GPIO_Init+0x128>)
 80017b6:	f002 f9fc 	bl	8003bb2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 80017ba:	2200      	movs	r2, #0
 80017bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017c0:	4826      	ldr	r0, [pc, #152]	; (800185c <MX_GPIO_Init+0x12c>)
 80017c2:	f002 f9f6 	bl	8003bb2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80017c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017cc:	2301      	movs	r3, #1
 80017ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d0:	2300      	movs	r3, #0
 80017d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d4:	2302      	movs	r3, #2
 80017d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017d8:	f107 0310 	add.w	r3, r7, #16
 80017dc:	4619      	mov	r1, r3
 80017de:	481d      	ldr	r0, [pc, #116]	; (8001854 <MX_GPIO_Init+0x124>)
 80017e0:	f002 f84c 	bl	800387c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80017e4:	2378      	movs	r3, #120	; 0x78
 80017e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017e8:	2301      	movs	r3, #1
 80017ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ec:	2300      	movs	r3, #0
 80017ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f0:	2302      	movs	r3, #2
 80017f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f4:	f107 0310 	add.w	r3, r7, #16
 80017f8:	4619      	mov	r1, r3
 80017fa:	4817      	ldr	r0, [pc, #92]	; (8001858 <MX_GPIO_Init+0x128>)
 80017fc:	f002 f83e 	bl	800387c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001800:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001804:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001806:	2301      	movs	r3, #1
 8001808:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180a:	2300      	movs	r3, #0
 800180c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800180e:	2302      	movs	r3, #2
 8001810:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001812:	f107 0310 	add.w	r3, r7, #16
 8001816:	4619      	mov	r1, r3
 8001818:	4810      	ldr	r0, [pc, #64]	; (800185c <MX_GPIO_Init+0x12c>)
 800181a:	f002 f82f 	bl	800387c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800181e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001822:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001824:	4b0e      	ldr	r3, [pc, #56]	; (8001860 <MX_GPIO_Init+0x130>)
 8001826:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001828:	2300      	movs	r3, #0
 800182a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800182c:	f107 0310 	add.w	r3, r7, #16
 8001830:	4619      	mov	r1, r3
 8001832:	480a      	ldr	r0, [pc, #40]	; (800185c <MX_GPIO_Init+0x12c>)
 8001834:	f002 f822 	bl	800387c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 8001838:	2200      	movs	r2, #0
 800183a:	2102      	movs	r1, #2
 800183c:	2017      	movs	r0, #23
 800183e:	f001 ffe6 	bl	800380e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001842:	2017      	movs	r0, #23
 8001844:	f001 ffff 	bl	8003846 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001848:	bf00      	nop
 800184a:	3720      	adds	r7, #32
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	40021000 	.word	0x40021000
 8001854:	40011000 	.word	0x40011000
 8001858:	40010800 	.word	0x40010800
 800185c:	40010c00 	.word	0x40010c00
 8001860:	10110000 	.word	0x10110000
 8001864:	00000000 	.word	0x00000000

08001868 <getTempCH1>:

/* USER CODE BEGIN 4 */

static int getTempCH1(ADC_HandleTypeDef* hadc)
{
 8001868:	b5b0      	push	{r4, r5, r7, lr}
 800186a:	b088      	sub	sp, #32
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
	uint32_t adcVal = 0;
 8001870:	2300      	movs	r3, #0
 8001872:	61fb      	str	r3, [r7, #28]
	float voltage = 0.0;
 8001874:	f04f 0300 	mov.w	r3, #0
 8001878:	61bb      	str	r3, [r7, #24]
	int temp = 0;
 800187a:	2300      	movs	r3, #0
 800187c:	617b      	str	r3, [r7, #20]
	ADC_ChannelConfTypeDef sConfig = {0};
 800187e:	f107 0308 	add.w	r3, r7, #8
 8001882:	2200      	movs	r2, #0
 8001884:	601a      	str	r2, [r3, #0]
 8001886:	605a      	str	r2, [r3, #4]
 8001888:	609a      	str	r2, [r3, #8]

	sConfig.Channel = ADC_CHANNEL_1;
 800188a:	2301      	movs	r3, #1
 800188c:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800188e:	2301      	movs	r3, #1
 8001890:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8001892:	2305      	movs	r3, #5
 8001894:	613b      	str	r3, [r7, #16]

	if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 8001896:	f107 0308 	add.w	r3, r7, #8
 800189a:	4619      	mov	r1, r3
 800189c:	6878      	ldr	r0, [r7, #4]
 800189e:	f000 fee9 	bl	8002674 <HAL_ADC_ConfigChannel>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <getTempCH1+0x44>
	{
		Error_Handler();
 80018a8:	f000 f9b6 	bl	8001c18 <Error_Handler>
	}

	HAL_ADC_Start(hadc);
 80018ac:	6878      	ldr	r0, [r7, #4]
 80018ae:	f000 fcf5 	bl	800229c <HAL_ADC_Start>

	HAL_ADC_PollForConversion(hadc, 1);
 80018b2:	2101      	movs	r1, #1
 80018b4:	6878      	ldr	r0, [r7, #4]
 80018b6:	f000 fdcb 	bl	8002450 <HAL_ADC_PollForConversion>

	adcVal = HAL_ADC_GetValue(hadc);
 80018ba:	6878      	ldr	r0, [r7, #4]
 80018bc:	f000 fece 	bl	800265c <HAL_ADC_GetValue>
 80018c0:	61f8      	str	r0, [r7, #28]

	HAL_ADC_Stop(hadc);
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	f000 fd98 	bl	80023f8 <HAL_ADC_Stop>

	adcVal += 105;
 80018c8:	69fb      	ldr	r3, [r7, #28]
 80018ca:	3369      	adds	r3, #105	; 0x69
 80018cc:	61fb      	str	r3, [r7, #28]

	voltage = ((adcVal * 3.3) / 4096);
 80018ce:	69f8      	ldr	r0, [r7, #28]
 80018d0:	f7fe fd80 	bl	80003d4 <__aeabi_ui2d>
 80018d4:	a348      	add	r3, pc, #288	; (adr r3, 80019f8 <getTempCH1+0x190>)
 80018d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018da:	f7fe fdf5 	bl	80004c8 <__aeabi_dmul>
 80018de:	4602      	mov	r2, r0
 80018e0:	460b      	mov	r3, r1
 80018e2:	4610      	mov	r0, r2
 80018e4:	4619      	mov	r1, r3
 80018e6:	f04f 0200 	mov.w	r2, #0
 80018ea:	4b51      	ldr	r3, [pc, #324]	; (8001a30 <getTempCH1+0x1c8>)
 80018ec:	f7fe ff16 	bl	800071c <__aeabi_ddiv>
 80018f0:	4602      	mov	r2, r0
 80018f2:	460b      	mov	r3, r1
 80018f4:	4610      	mov	r0, r2
 80018f6:	4619      	mov	r1, r3
 80018f8:	f7ff f8be 	bl	8000a78 <__aeabi_d2f>
 80018fc:	4603      	mov	r3, r0
 80018fe:	61bb      	str	r3, [r7, #24]

	temp = (int)(18212.8 - (47967.26*voltage) + (50732.41*pow(voltage, 2)) - (26799.56*pow(voltage, 3)) + (7056.825*pow(voltage, 4))
 8001900:	69b8      	ldr	r0, [r7, #24]
 8001902:	f7fe fd89 	bl	8000418 <__aeabi_f2d>
 8001906:	a33e      	add	r3, pc, #248	; (adr r3, 8001a00 <getTempCH1+0x198>)
 8001908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800190c:	f7fe fddc 	bl	80004c8 <__aeabi_dmul>
 8001910:	4602      	mov	r2, r0
 8001912:	460b      	mov	r3, r1
 8001914:	a13c      	add	r1, pc, #240	; (adr r1, 8001a08 <getTempCH1+0x1a0>)
 8001916:	e9d1 0100 	ldrd	r0, r1, [r1]
 800191a:	f7fe fc1d 	bl	8000158 <__aeabi_dsub>
 800191e:	4602      	mov	r2, r0
 8001920:	460b      	mov	r3, r1
 8001922:	4614      	mov	r4, r2
 8001924:	461d      	mov	r5, r3
 8001926:	69b8      	ldr	r0, [r7, #24]
 8001928:	f7fe fd76 	bl	8000418 <__aeabi_f2d>
 800192c:	f04f 0200 	mov.w	r2, #0
 8001930:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001934:	f002 ff5a 	bl	80047ec <pow>
 8001938:	a335      	add	r3, pc, #212	; (adr r3, 8001a10 <getTempCH1+0x1a8>)
 800193a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800193e:	f7fe fdc3 	bl	80004c8 <__aeabi_dmul>
 8001942:	4602      	mov	r2, r0
 8001944:	460b      	mov	r3, r1
 8001946:	4620      	mov	r0, r4
 8001948:	4629      	mov	r1, r5
 800194a:	f7fe fc07 	bl	800015c <__adddf3>
 800194e:	4602      	mov	r2, r0
 8001950:	460b      	mov	r3, r1
 8001952:	4614      	mov	r4, r2
 8001954:	461d      	mov	r5, r3
 8001956:	69b8      	ldr	r0, [r7, #24]
 8001958:	f7fe fd5e 	bl	8000418 <__aeabi_f2d>
 800195c:	f04f 0200 	mov.w	r2, #0
 8001960:	4b34      	ldr	r3, [pc, #208]	; (8001a34 <getTempCH1+0x1cc>)
 8001962:	f002 ff43 	bl	80047ec <pow>
 8001966:	a32c      	add	r3, pc, #176	; (adr r3, 8001a18 <getTempCH1+0x1b0>)
 8001968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800196c:	f7fe fdac 	bl	80004c8 <__aeabi_dmul>
 8001970:	4602      	mov	r2, r0
 8001972:	460b      	mov	r3, r1
 8001974:	4620      	mov	r0, r4
 8001976:	4629      	mov	r1, r5
 8001978:	f7fe fbee 	bl	8000158 <__aeabi_dsub>
 800197c:	4602      	mov	r2, r0
 800197e:	460b      	mov	r3, r1
 8001980:	4614      	mov	r4, r2
 8001982:	461d      	mov	r5, r3
 8001984:	69b8      	ldr	r0, [r7, #24]
 8001986:	f7fe fd47 	bl	8000418 <__aeabi_f2d>
 800198a:	f04f 0200 	mov.w	r2, #0
 800198e:	4b2a      	ldr	r3, [pc, #168]	; (8001a38 <getTempCH1+0x1d0>)
 8001990:	f002 ff2c 	bl	80047ec <pow>
 8001994:	a322      	add	r3, pc, #136	; (adr r3, 8001a20 <getTempCH1+0x1b8>)
 8001996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800199a:	f7fe fd95 	bl	80004c8 <__aeabi_dmul>
 800199e:	4602      	mov	r2, r0
 80019a0:	460b      	mov	r3, r1
 80019a2:	4620      	mov	r0, r4
 80019a4:	4629      	mov	r1, r5
 80019a6:	f7fe fbd9 	bl	800015c <__adddf3>
 80019aa:	4602      	mov	r2, r0
 80019ac:	460b      	mov	r3, r1
 80019ae:	4614      	mov	r4, r2
 80019b0:	461d      	mov	r5, r3
		      - (740.8519*pow(voltage, 5)));
 80019b2:	69b8      	ldr	r0, [r7, #24]
 80019b4:	f7fe fd30 	bl	8000418 <__aeabi_f2d>
 80019b8:	f04f 0200 	mov.w	r2, #0
 80019bc:	4b1f      	ldr	r3, [pc, #124]	; (8001a3c <getTempCH1+0x1d4>)
 80019be:	f002 ff15 	bl	80047ec <pow>
 80019c2:	a319      	add	r3, pc, #100	; (adr r3, 8001a28 <getTempCH1+0x1c0>)
 80019c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c8:	f7fe fd7e 	bl	80004c8 <__aeabi_dmul>
 80019cc:	4602      	mov	r2, r0
 80019ce:	460b      	mov	r3, r1
 80019d0:	4620      	mov	r0, r4
 80019d2:	4629      	mov	r1, r5
 80019d4:	f7fe fbc0 	bl	8000158 <__aeabi_dsub>
 80019d8:	4602      	mov	r2, r0
 80019da:	460b      	mov	r3, r1
	temp = (int)(18212.8 - (47967.26*voltage) + (50732.41*pow(voltage, 2)) - (26799.56*pow(voltage, 3)) + (7056.825*pow(voltage, 4))
 80019dc:	4610      	mov	r0, r2
 80019de:	4619      	mov	r1, r3
 80019e0:	f7ff f822 	bl	8000a28 <__aeabi_d2iz>
 80019e4:	4603      	mov	r3, r0
 80019e6:	617b      	str	r3, [r7, #20]

	return temp;
 80019e8:	697b      	ldr	r3, [r7, #20]
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3720      	adds	r7, #32
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bdb0      	pop	{r4, r5, r7, pc}
 80019f2:	bf00      	nop
 80019f4:	f3af 8000 	nop.w
 80019f8:	66666666 	.word	0x66666666
 80019fc:	400a6666 	.word	0x400a6666
 8001a00:	51eb851f 	.word	0x51eb851f
 8001a04:	40e76be8 	.word	0x40e76be8
 8001a08:	33333333 	.word	0x33333333
 8001a0c:	40d1c933 	.word	0x40d1c933
 8001a10:	1eb851ec 	.word	0x1eb851ec
 8001a14:	40e8c58d 	.word	0x40e8c58d
 8001a18:	d70a3d71 	.word	0xd70a3d71
 8001a1c:	40da2be3 	.word	0x40da2be3
 8001a20:	33333333 	.word	0x33333333
 8001a24:	40bb90d3 	.word	0x40bb90d3
 8001a28:	b0f27bb3 	.word	0xb0f27bb3
 8001a2c:	408726d0 	.word	0x408726d0
 8001a30:	40b00000 	.word	0x40b00000
 8001a34:	40080000 	.word	0x40080000
 8001a38:	40100000 	.word	0x40100000
 8001a3c:	40140000 	.word	0x40140000

08001a40 <getTempCH2>:

static int getTempCH2(ADC_HandleTypeDef* hadc)
{
 8001a40:	b5b0      	push	{r4, r5, r7, lr}
 8001a42:	b088      	sub	sp, #32
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
	uint32_t adcVal = 0;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	61fb      	str	r3, [r7, #28]
	float voltage = 0.0;
 8001a4c:	f04f 0300 	mov.w	r3, #0
 8001a50:	61bb      	str	r3, [r7, #24]
	int temp = 0;
 8001a52:	2300      	movs	r3, #0
 8001a54:	617b      	str	r3, [r7, #20]
	ADC_ChannelConfTypeDef sConfig = {0};
 8001a56:	f107 0308 	add.w	r3, r7, #8
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	605a      	str	r2, [r3, #4]
 8001a60:	609a      	str	r2, [r3, #8]

	sConfig.Channel = ADC_CHANNEL_2;
 8001a62:	2302      	movs	r3, #2
 8001a64:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a66:	2301      	movs	r3, #1
 8001a68:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8001a6a:	2305      	movs	r3, #5
 8001a6c:	613b      	str	r3, [r7, #16]

	if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 8001a6e:	f107 0308 	add.w	r3, r7, #8
 8001a72:	4619      	mov	r1, r3
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	f000 fdfd 	bl	8002674 <HAL_ADC_ConfigChannel>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <getTempCH2+0x44>
	{
		Error_Handler();
 8001a80:	f000 f8ca 	bl	8001c18 <Error_Handler>
	}

	HAL_ADC_Start(hadc);
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	f000 fc09 	bl	800229c <HAL_ADC_Start>

	HAL_ADC_PollForConversion(hadc, 1);
 8001a8a:	2101      	movs	r1, #1
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f000 fcdf 	bl	8002450 <HAL_ADC_PollForConversion>

	adcVal = HAL_ADC_GetValue(hadc);
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f000 fde2 	bl	800265c <HAL_ADC_GetValue>
 8001a98:	61f8      	str	r0, [r7, #28]

	HAL_ADC_Stop(hadc);
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f000 fcac 	bl	80023f8 <HAL_ADC_Stop>

	adcVal += 105;
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	3369      	adds	r3, #105	; 0x69
 8001aa4:	61fb      	str	r3, [r7, #28]

	voltage = ((adcVal * 3.3) / 4096);
 8001aa6:	69f8      	ldr	r0, [r7, #28]
 8001aa8:	f7fe fc94 	bl	80003d4 <__aeabi_ui2d>
 8001aac:	a348      	add	r3, pc, #288	; (adr r3, 8001bd0 <getTempCH2+0x190>)
 8001aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ab2:	f7fe fd09 	bl	80004c8 <__aeabi_dmul>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	460b      	mov	r3, r1
 8001aba:	4610      	mov	r0, r2
 8001abc:	4619      	mov	r1, r3
 8001abe:	f04f 0200 	mov.w	r2, #0
 8001ac2:	4b51      	ldr	r3, [pc, #324]	; (8001c08 <getTempCH2+0x1c8>)
 8001ac4:	f7fe fe2a 	bl	800071c <__aeabi_ddiv>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	460b      	mov	r3, r1
 8001acc:	4610      	mov	r0, r2
 8001ace:	4619      	mov	r1, r3
 8001ad0:	f7fe ffd2 	bl	8000a78 <__aeabi_d2f>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	61bb      	str	r3, [r7, #24]

	temp = (int)(18212.8 - (47967.26*voltage) + (50732.41*pow(voltage, 2)) - (26799.56*pow(voltage, 3)) + (7056.825*pow(voltage, 4))
 8001ad8:	69b8      	ldr	r0, [r7, #24]
 8001ada:	f7fe fc9d 	bl	8000418 <__aeabi_f2d>
 8001ade:	a33e      	add	r3, pc, #248	; (adr r3, 8001bd8 <getTempCH2+0x198>)
 8001ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae4:	f7fe fcf0 	bl	80004c8 <__aeabi_dmul>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	460b      	mov	r3, r1
 8001aec:	a13c      	add	r1, pc, #240	; (adr r1, 8001be0 <getTempCH2+0x1a0>)
 8001aee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001af2:	f7fe fb31 	bl	8000158 <__aeabi_dsub>
 8001af6:	4602      	mov	r2, r0
 8001af8:	460b      	mov	r3, r1
 8001afa:	4614      	mov	r4, r2
 8001afc:	461d      	mov	r5, r3
 8001afe:	69b8      	ldr	r0, [r7, #24]
 8001b00:	f7fe fc8a 	bl	8000418 <__aeabi_f2d>
 8001b04:	f04f 0200 	mov.w	r2, #0
 8001b08:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b0c:	f002 fe6e 	bl	80047ec <pow>
 8001b10:	a335      	add	r3, pc, #212	; (adr r3, 8001be8 <getTempCH2+0x1a8>)
 8001b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b16:	f7fe fcd7 	bl	80004c8 <__aeabi_dmul>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	4620      	mov	r0, r4
 8001b20:	4629      	mov	r1, r5
 8001b22:	f7fe fb1b 	bl	800015c <__adddf3>
 8001b26:	4602      	mov	r2, r0
 8001b28:	460b      	mov	r3, r1
 8001b2a:	4614      	mov	r4, r2
 8001b2c:	461d      	mov	r5, r3
 8001b2e:	69b8      	ldr	r0, [r7, #24]
 8001b30:	f7fe fc72 	bl	8000418 <__aeabi_f2d>
 8001b34:	f04f 0200 	mov.w	r2, #0
 8001b38:	4b34      	ldr	r3, [pc, #208]	; (8001c0c <getTempCH2+0x1cc>)
 8001b3a:	f002 fe57 	bl	80047ec <pow>
 8001b3e:	a32c      	add	r3, pc, #176	; (adr r3, 8001bf0 <getTempCH2+0x1b0>)
 8001b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b44:	f7fe fcc0 	bl	80004c8 <__aeabi_dmul>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	460b      	mov	r3, r1
 8001b4c:	4620      	mov	r0, r4
 8001b4e:	4629      	mov	r1, r5
 8001b50:	f7fe fb02 	bl	8000158 <__aeabi_dsub>
 8001b54:	4602      	mov	r2, r0
 8001b56:	460b      	mov	r3, r1
 8001b58:	4614      	mov	r4, r2
 8001b5a:	461d      	mov	r5, r3
 8001b5c:	69b8      	ldr	r0, [r7, #24]
 8001b5e:	f7fe fc5b 	bl	8000418 <__aeabi_f2d>
 8001b62:	f04f 0200 	mov.w	r2, #0
 8001b66:	4b2a      	ldr	r3, [pc, #168]	; (8001c10 <getTempCH2+0x1d0>)
 8001b68:	f002 fe40 	bl	80047ec <pow>
 8001b6c:	a322      	add	r3, pc, #136	; (adr r3, 8001bf8 <getTempCH2+0x1b8>)
 8001b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b72:	f7fe fca9 	bl	80004c8 <__aeabi_dmul>
 8001b76:	4602      	mov	r2, r0
 8001b78:	460b      	mov	r3, r1
 8001b7a:	4620      	mov	r0, r4
 8001b7c:	4629      	mov	r1, r5
 8001b7e:	f7fe faed 	bl	800015c <__adddf3>
 8001b82:	4602      	mov	r2, r0
 8001b84:	460b      	mov	r3, r1
 8001b86:	4614      	mov	r4, r2
 8001b88:	461d      	mov	r5, r3
	        - (740.8519*pow(voltage, 5)));
 8001b8a:	69b8      	ldr	r0, [r7, #24]
 8001b8c:	f7fe fc44 	bl	8000418 <__aeabi_f2d>
 8001b90:	f04f 0200 	mov.w	r2, #0
 8001b94:	4b1f      	ldr	r3, [pc, #124]	; (8001c14 <getTempCH2+0x1d4>)
 8001b96:	f002 fe29 	bl	80047ec <pow>
 8001b9a:	a319      	add	r3, pc, #100	; (adr r3, 8001c00 <getTempCH2+0x1c0>)
 8001b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ba0:	f7fe fc92 	bl	80004c8 <__aeabi_dmul>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	460b      	mov	r3, r1
 8001ba8:	4620      	mov	r0, r4
 8001baa:	4629      	mov	r1, r5
 8001bac:	f7fe fad4 	bl	8000158 <__aeabi_dsub>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	460b      	mov	r3, r1
	temp = (int)(18212.8 - (47967.26*voltage) + (50732.41*pow(voltage, 2)) - (26799.56*pow(voltage, 3)) + (7056.825*pow(voltage, 4))
 8001bb4:	4610      	mov	r0, r2
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	f7fe ff36 	bl	8000a28 <__aeabi_d2iz>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	617b      	str	r3, [r7, #20]

	return temp;
 8001bc0:	697b      	ldr	r3, [r7, #20]
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3720      	adds	r7, #32
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bdb0      	pop	{r4, r5, r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	f3af 8000 	nop.w
 8001bd0:	66666666 	.word	0x66666666
 8001bd4:	400a6666 	.word	0x400a6666
 8001bd8:	51eb851f 	.word	0x51eb851f
 8001bdc:	40e76be8 	.word	0x40e76be8
 8001be0:	33333333 	.word	0x33333333
 8001be4:	40d1c933 	.word	0x40d1c933
 8001be8:	1eb851ec 	.word	0x1eb851ec
 8001bec:	40e8c58d 	.word	0x40e8c58d
 8001bf0:	d70a3d71 	.word	0xd70a3d71
 8001bf4:	40da2be3 	.word	0x40da2be3
 8001bf8:	33333333 	.word	0x33333333
 8001bfc:	40bb90d3 	.word	0x40bb90d3
 8001c00:	b0f27bb3 	.word	0xb0f27bb3
 8001c04:	408726d0 	.word	0x408726d0
 8001c08:	40b00000 	.word	0x40b00000
 8001c0c:	40080000 	.word	0x40080000
 8001c10:	40100000 	.word	0x40100000
 8001c14:	40140000 	.word	0x40140000

08001c18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c1c:	b672      	cpsid	i
}
 8001c1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c20:	e7fe      	b.n	8001c20 <Error_Handler+0x8>
	...

08001c24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b085      	sub	sp, #20
 8001c28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c2a:	4b15      	ldr	r3, [pc, #84]	; (8001c80 <HAL_MspInit+0x5c>)
 8001c2c:	699b      	ldr	r3, [r3, #24]
 8001c2e:	4a14      	ldr	r2, [pc, #80]	; (8001c80 <HAL_MspInit+0x5c>)
 8001c30:	f043 0301 	orr.w	r3, r3, #1
 8001c34:	6193      	str	r3, [r2, #24]
 8001c36:	4b12      	ldr	r3, [pc, #72]	; (8001c80 <HAL_MspInit+0x5c>)
 8001c38:	699b      	ldr	r3, [r3, #24]
 8001c3a:	f003 0301 	and.w	r3, r3, #1
 8001c3e:	60bb      	str	r3, [r7, #8]
 8001c40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c42:	4b0f      	ldr	r3, [pc, #60]	; (8001c80 <HAL_MspInit+0x5c>)
 8001c44:	69db      	ldr	r3, [r3, #28]
 8001c46:	4a0e      	ldr	r2, [pc, #56]	; (8001c80 <HAL_MspInit+0x5c>)
 8001c48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c4c:	61d3      	str	r3, [r2, #28]
 8001c4e:	4b0c      	ldr	r3, [pc, #48]	; (8001c80 <HAL_MspInit+0x5c>)
 8001c50:	69db      	ldr	r3, [r3, #28]
 8001c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c56:	607b      	str	r3, [r7, #4]
 8001c58:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c5a:	4b0a      	ldr	r3, [pc, #40]	; (8001c84 <HAL_MspInit+0x60>)
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	60fb      	str	r3, [r7, #12]
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001c66:	60fb      	str	r3, [r7, #12]
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	4a04      	ldr	r2, [pc, #16]	; (8001c84 <HAL_MspInit+0x60>)
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c76:	bf00      	nop
 8001c78:	3714      	adds	r7, #20
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bc80      	pop	{r7}
 8001c7e:	4770      	bx	lr
 8001c80:	40021000 	.word	0x40021000
 8001c84:	40010000 	.word	0x40010000

08001c88 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b088      	sub	sp, #32
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c90:	f107 0310 	add.w	r3, r7, #16
 8001c94:	2200      	movs	r2, #0
 8001c96:	601a      	str	r2, [r3, #0]
 8001c98:	605a      	str	r2, [r3, #4]
 8001c9a:	609a      	str	r2, [r3, #8]
 8001c9c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a14      	ldr	r2, [pc, #80]	; (8001cf4 <HAL_ADC_MspInit+0x6c>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d121      	bne.n	8001cec <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ca8:	4b13      	ldr	r3, [pc, #76]	; (8001cf8 <HAL_ADC_MspInit+0x70>)
 8001caa:	699b      	ldr	r3, [r3, #24]
 8001cac:	4a12      	ldr	r2, [pc, #72]	; (8001cf8 <HAL_ADC_MspInit+0x70>)
 8001cae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cb2:	6193      	str	r3, [r2, #24]
 8001cb4:	4b10      	ldr	r3, [pc, #64]	; (8001cf8 <HAL_ADC_MspInit+0x70>)
 8001cb6:	699b      	ldr	r3, [r3, #24]
 8001cb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001cbc:	60fb      	str	r3, [r7, #12]
 8001cbe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cc0:	4b0d      	ldr	r3, [pc, #52]	; (8001cf8 <HAL_ADC_MspInit+0x70>)
 8001cc2:	699b      	ldr	r3, [r3, #24]
 8001cc4:	4a0c      	ldr	r2, [pc, #48]	; (8001cf8 <HAL_ADC_MspInit+0x70>)
 8001cc6:	f043 0304 	orr.w	r3, r3, #4
 8001cca:	6193      	str	r3, [r2, #24]
 8001ccc:	4b0a      	ldr	r3, [pc, #40]	; (8001cf8 <HAL_ADC_MspInit+0x70>)
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	f003 0304 	and.w	r3, r3, #4
 8001cd4:	60bb      	str	r3, [r7, #8]
 8001cd6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001cd8:	2306      	movs	r3, #6
 8001cda:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ce0:	f107 0310 	add.w	r3, r7, #16
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4805      	ldr	r0, [pc, #20]	; (8001cfc <HAL_ADC_MspInit+0x74>)
 8001ce8:	f001 fdc8 	bl	800387c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001cec:	bf00      	nop
 8001cee:	3720      	adds	r7, #32
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	40012400 	.word	0x40012400
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	40010800 	.word	0x40010800

08001d00 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b088      	sub	sp, #32
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d08:	f107 0310 	add.w	r3, r7, #16
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
 8001d10:	605a      	str	r2, [r3, #4]
 8001d12:	609a      	str	r2, [r3, #8]
 8001d14:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a24      	ldr	r2, [pc, #144]	; (8001dac <HAL_CAN_MspInit+0xac>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d141      	bne.n	8001da4 <HAL_CAN_MspInit+0xa4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001d20:	4b23      	ldr	r3, [pc, #140]	; (8001db0 <HAL_CAN_MspInit+0xb0>)
 8001d22:	69db      	ldr	r3, [r3, #28]
 8001d24:	4a22      	ldr	r2, [pc, #136]	; (8001db0 <HAL_CAN_MspInit+0xb0>)
 8001d26:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d2a:	61d3      	str	r3, [r2, #28]
 8001d2c:	4b20      	ldr	r3, [pc, #128]	; (8001db0 <HAL_CAN_MspInit+0xb0>)
 8001d2e:	69db      	ldr	r3, [r3, #28]
 8001d30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d34:	60fb      	str	r3, [r7, #12]
 8001d36:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d38:	4b1d      	ldr	r3, [pc, #116]	; (8001db0 <HAL_CAN_MspInit+0xb0>)
 8001d3a:	699b      	ldr	r3, [r3, #24]
 8001d3c:	4a1c      	ldr	r2, [pc, #112]	; (8001db0 <HAL_CAN_MspInit+0xb0>)
 8001d3e:	f043 0304 	orr.w	r3, r3, #4
 8001d42:	6193      	str	r3, [r2, #24]
 8001d44:	4b1a      	ldr	r3, [pc, #104]	; (8001db0 <HAL_CAN_MspInit+0xb0>)
 8001d46:	699b      	ldr	r3, [r3, #24]
 8001d48:	f003 0304 	and.w	r3, r3, #4
 8001d4c:	60bb      	str	r3, [r7, #8]
 8001d4e:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001d50:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d54:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d56:	2300      	movs	r3, #0
 8001d58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d5e:	f107 0310 	add.w	r3, r7, #16
 8001d62:	4619      	mov	r1, r3
 8001d64:	4813      	ldr	r0, [pc, #76]	; (8001db4 <HAL_CAN_MspInit+0xb4>)
 8001d66:	f001 fd89 	bl	800387c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001d6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d6e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d70:	2302      	movs	r3, #2
 8001d72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d74:	2303      	movs	r3, #3
 8001d76:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d78:	f107 0310 	add.w	r3, r7, #16
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	480d      	ldr	r0, [pc, #52]	; (8001db4 <HAL_CAN_MspInit+0xb4>)
 8001d80:	f001 fd7c 	bl	800387c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 1, 0);
 8001d84:	2200      	movs	r2, #0
 8001d86:	2101      	movs	r1, #1
 8001d88:	2014      	movs	r0, #20
 8001d8a:	f001 fd40 	bl	800380e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8001d8e:	2014      	movs	r0, #20
 8001d90:	f001 fd59 	bl	8003846 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8001d94:	2200      	movs	r2, #0
 8001d96:	2100      	movs	r1, #0
 8001d98:	2015      	movs	r0, #21
 8001d9a:	f001 fd38 	bl	800380e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001d9e:	2015      	movs	r0, #21
 8001da0:	f001 fd51 	bl	8003846 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001da4:	bf00      	nop
 8001da6:	3720      	adds	r7, #32
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	40006400 	.word	0x40006400
 8001db0:	40021000 	.word	0x40021000
 8001db4:	40010800 	.word	0x40010800

08001db8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001dbc:	e7fe      	b.n	8001dbc <NMI_Handler+0x4>

08001dbe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dbe:	b480      	push	{r7}
 8001dc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dc2:	e7fe      	b.n	8001dc2 <HardFault_Handler+0x4>

08001dc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dc8:	e7fe      	b.n	8001dc8 <MemManage_Handler+0x4>

08001dca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dca:	b480      	push	{r7}
 8001dcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dce:	e7fe      	b.n	8001dce <BusFault_Handler+0x4>

08001dd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dd4:	e7fe      	b.n	8001dd4 <UsageFault_Handler+0x4>

08001dd6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dd6:	b480      	push	{r7}
 8001dd8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dda:	bf00      	nop
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bc80      	pop	{r7}
 8001de0:	4770      	bx	lr

08001de2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001de2:	b480      	push	{r7}
 8001de4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001de6:	bf00      	nop
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bc80      	pop	{r7}
 8001dec:	4770      	bx	lr

08001dee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dee:	b480      	push	{r7}
 8001df0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001df2:	bf00      	nop
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bc80      	pop	{r7}
 8001df8:	4770      	bx	lr

08001dfa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dfe:	f000 f935 	bl	800206c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e02:	bf00      	nop
 8001e04:	bd80      	pop	{r7, pc}
	...

08001e08 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001e0c:	4802      	ldr	r0, [pc, #8]	; (8001e18 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001e0e:	f001 fa04 	bl	800321a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001e12:	bf00      	nop
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	200000d0 	.word	0x200000d0

08001e1c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001e20:	4802      	ldr	r0, [pc, #8]	; (8001e2c <CAN1_RX1_IRQHandler+0x10>)
 8001e22:	f001 f9fa 	bl	800321a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001e26:	bf00      	nop
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	200000d0 	.word	0x200000d0

08001e30 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8001e34:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001e38:	f001 fed4 	bl	8003be4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001e3c:	bf00      	nop
 8001e3e:	bd80      	pop	{r7, pc}

08001e40 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e44:	bf00      	nop
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bc80      	pop	{r7}
 8001e4a:	4770      	bx	lr

08001e4c <Unpack_TS_ECU_ChargingStateTrigger_Temp>:

#include "temp.h"

// --------------------------------------------------------------------------
uint32_t Unpack_TS_ECU_ChargingStateTrigger_Temp(TS_ECU_ChargingStateTrigger_t* _m, const uint8_t* _d, uint8_t dlc_)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b085      	sub	sp, #20
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	60b9      	str	r1, [r7, #8]
 8001e56:	4613      	mov	r3, r2
 8001e58:	71fb      	strb	r3, [r7, #7]
  _m->Orion_2_ChargePowerState = (_d[0] & (0x01U));
 8001e5a:	68bb      	ldr	r3, [r7, #8]
 8001e5c:	781b      	ldrb	r3, [r3, #0]
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	b2da      	uxtb	r2, r3
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	701a      	strb	r2, [r3, #0]
  _m->Orion_2_ChargeSafetyState = ((_d[0] >> 1) & (0x01U));
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	085b      	lsrs	r3, r3, #1
 8001e6e:	b2db      	uxtb	r3, r3
 8001e70:	f003 0301 	and.w	r3, r3, #1
 8001e74:	b2da      	uxtb	r2, r3
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	705a      	strb	r2, [r3, #1]
  return TS_ECU_ChargingStateTrigger_CANID;
 8001e7a:	f240 23ba 	movw	r3, #698	; 0x2ba
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	3714      	adds	r7, #20
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bc80      	pop	{r7}
 8001e86:	4770      	bx	lr

08001e88 <Pack_TS_ECU1_TX1_Temp>:
  _m->TS_ECU_CurrentState = ((_d[4] >> 5) & (0x07U));
  return TS_ECU1_TX1_CANID;
}

uint32_t Pack_TS_ECU1_TX1_Temp(const TS_ECU1_TX1_t* _m, uint8_t* _d, uint8_t* _len, uint8_t* _ide)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b087      	sub	sp, #28
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	60b9      	str	r1, [r7, #8]
 8001e92:	607a      	str	r2, [r7, #4]
 8001e94:	603b      	str	r3, [r7, #0]
  uint8_t i; for (i = 0; i < TS_ECU1_TX1_DLC; _d[i++] = 0);
 8001e96:	2300      	movs	r3, #0
 8001e98:	75fb      	strb	r3, [r7, #23]
 8001e9a:	e007      	b.n	8001eac <Pack_TS_ECU1_TX1_Temp+0x24>
 8001e9c:	7dfb      	ldrb	r3, [r7, #23]
 8001e9e:	1c5a      	adds	r2, r3, #1
 8001ea0:	75fa      	strb	r2, [r7, #23]
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	4413      	add	r3, r2
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	701a      	strb	r2, [r3, #0]
 8001eac:	7dfb      	ldrb	r3, [r7, #23]
 8001eae:	2b04      	cmp	r3, #4
 8001eb0:	d9f4      	bls.n	8001e9c <Pack_TS_ECU1_TX1_Temp+0x14>

  _d[0] |= (_m->TS_ECU_MaxSegmentTemperature & (0xFFU));
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	781a      	ldrb	r2, [r3, #0]
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	b2da      	uxtb	r2, r3
 8001ec2:	68bb      	ldr	r3, [r7, #8]
 8001ec4:	701a      	strb	r2, [r3, #0]
  _d[1] |= (_m->TS_ECU_MinSegmentTemperature & (0xFFU));
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	3301      	adds	r3, #1
 8001eca:	7819      	ldrb	r1, [r3, #0]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001ed2:	b2da      	uxtb	r2, r3
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	b2d2      	uxtb	r2, r2
 8001edc:	701a      	strb	r2, [r3, #0]
  _d[2] |= (_m->TS_ECU_AverageSegmentTemp & (0xFFU));
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	3302      	adds	r3, #2
 8001ee2:	7819      	ldrb	r1, [r3, #0]
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001eea:	b2da      	uxtb	r2, r3
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	3302      	adds	r3, #2
 8001ef0:	430a      	orrs	r2, r1
 8001ef2:	b2d2      	uxtb	r2, r2
 8001ef4:	701a      	strb	r2, [r3, #0]
  _d[3] |= (_m->TS_ECU_MaxTemperatureCellCount & (0xFFU));
 8001ef6:	68bb      	ldr	r3, [r7, #8]
 8001ef8:	3303      	adds	r3, #3
 8001efa:	7819      	ldrb	r1, [r3, #0]
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	799a      	ldrb	r2, [r3, #6]
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	3303      	adds	r3, #3
 8001f04:	430a      	orrs	r2, r1
 8001f06:	b2d2      	uxtb	r2, r2
 8001f08:	701a      	strb	r2, [r3, #0]
  _d[4] |= (_m->TS_ECU_FaultInState & (0x01U)) | ((_m->TS_ECU_FaultOutState & (0x01U)) << 1) | ((_m->TS_ECU_TempThresholdFault & (0x01U)) << 2) | ((_m->TS_ECU_OpenCircuitFault & (0x01U)) << 3) | ((_m->FAN_ECU_ShortToGroundFault & (0x01U)) << 4) | ((_m->TS_ECU_CurrentState & (0x07U)) << 5);
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	3304      	adds	r3, #4
 8001f0e:	7819      	ldrb	r1, [r3, #0]
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	79db      	ldrb	r3, [r3, #7]
 8001f14:	f003 0301 	and.w	r3, r3, #1
 8001f18:	b2da      	uxtb	r2, r3
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	7a1b      	ldrb	r3, [r3, #8]
 8001f1e:	005b      	lsls	r3, r3, #1
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	f003 0302 	and.w	r3, r3, #2
 8001f26:	b2db      	uxtb	r3, r3
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	b2da      	uxtb	r2, r3
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	7a5b      	ldrb	r3, [r3, #9]
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	b2db      	uxtb	r3, r3
 8001f34:	f003 0304 	and.w	r3, r3, #4
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	b2da      	uxtb	r2, r3
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	7a9b      	ldrb	r3, [r3, #10]
 8001f42:	00db      	lsls	r3, r3, #3
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	f003 0308 	and.w	r3, r3, #8
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	b2da      	uxtb	r2, r3
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	7adb      	ldrb	r3, [r3, #11]
 8001f54:	011b      	lsls	r3, r3, #4
 8001f56:	b2db      	uxtb	r3, r3
 8001f58:	f003 0310 	and.w	r3, r3, #16
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	b2da      	uxtb	r2, r3
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	7b1b      	ldrb	r3, [r3, #12]
 8001f66:	015b      	lsls	r3, r3, #5
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	b2da      	uxtb	r2, r3
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	3304      	adds	r3, #4
 8001f72:	430a      	orrs	r2, r1
 8001f74:	b2d2      	uxtb	r2, r2
 8001f76:	701a      	strb	r2, [r3, #0]
  *_len = 5; *_ide = 0;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2205      	movs	r2, #5
 8001f7c:	701a      	strb	r2, [r3, #0]
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	2200      	movs	r2, #0
 8001f82:	701a      	strb	r2, [r3, #0]
  return TS_ECU1_TX1_CANID;
 8001f84:	f240 3311 	movw	r3, #785	; 0x311
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	371c      	adds	r7, #28
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bc80      	pop	{r7}
 8001f90:	4770      	bx	lr
	...

08001f94 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f94:	f7ff ff54 	bl	8001e40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f98:	480b      	ldr	r0, [pc, #44]	; (8001fc8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f9a:	490c      	ldr	r1, [pc, #48]	; (8001fcc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f9c:	4a0c      	ldr	r2, [pc, #48]	; (8001fd0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fa0:	e002      	b.n	8001fa8 <LoopCopyDataInit>

08001fa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fa6:	3304      	adds	r3, #4

08001fa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001faa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fac:	d3f9      	bcc.n	8001fa2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fae:	4a09      	ldr	r2, [pc, #36]	; (8001fd4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001fb0:	4c09      	ldr	r4, [pc, #36]	; (8001fd8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fb4:	e001      	b.n	8001fba <LoopFillZerobss>

08001fb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fb8:	3204      	adds	r2, #4

08001fba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fbc:	d3fb      	bcc.n	8001fb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fbe:	f002 fbf1 	bl	80047a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001fc2:	f7fe ff39 	bl	8000e38 <main>
  bx lr
 8001fc6:	4770      	bx	lr
  ldr r0, =_sdata
 8001fc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fcc:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001fd0:	08005690 	.word	0x08005690
  ldr r2, =_sbss
 8001fd4:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001fd8:	200002fc 	.word	0x200002fc

08001fdc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fdc:	e7fe      	b.n	8001fdc <ADC1_2_IRQHandler>
	...

08001fe0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fe4:	4b08      	ldr	r3, [pc, #32]	; (8002008 <HAL_Init+0x28>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a07      	ldr	r2, [pc, #28]	; (8002008 <HAL_Init+0x28>)
 8001fea:	f043 0310 	orr.w	r3, r3, #16
 8001fee:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ff0:	2003      	movs	r0, #3
 8001ff2:	f001 fc01 	bl	80037f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ff6:	200f      	movs	r0, #15
 8001ff8:	f000 f808 	bl	800200c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ffc:	f7ff fe12 	bl	8001c24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002000:	2300      	movs	r3, #0
}
 8002002:	4618      	mov	r0, r3
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	40022000 	.word	0x40022000

0800200c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002014:	4b12      	ldr	r3, [pc, #72]	; (8002060 <HAL_InitTick+0x54>)
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	4b12      	ldr	r3, [pc, #72]	; (8002064 <HAL_InitTick+0x58>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	4619      	mov	r1, r3
 800201e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002022:	fbb3 f3f1 	udiv	r3, r3, r1
 8002026:	fbb2 f3f3 	udiv	r3, r2, r3
 800202a:	4618      	mov	r0, r3
 800202c:	f001 fc19 	bl	8003862 <HAL_SYSTICK_Config>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d001      	beq.n	800203a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	e00e      	b.n	8002058 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2b0f      	cmp	r3, #15
 800203e:	d80a      	bhi.n	8002056 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002040:	2200      	movs	r2, #0
 8002042:	6879      	ldr	r1, [r7, #4]
 8002044:	f04f 30ff 	mov.w	r0, #4294967295
 8002048:	f001 fbe1 	bl	800380e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800204c:	4a06      	ldr	r2, [pc, #24]	; (8002068 <HAL_InitTick+0x5c>)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002052:	2300      	movs	r3, #0
 8002054:	e000      	b.n	8002058 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
}
 8002058:	4618      	mov	r0, r3
 800205a:	3708      	adds	r7, #8
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	20000014 	.word	0x20000014
 8002064:	2000001c 	.word	0x2000001c
 8002068:	20000018 	.word	0x20000018

0800206c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002070:	4b05      	ldr	r3, [pc, #20]	; (8002088 <HAL_IncTick+0x1c>)
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	461a      	mov	r2, r3
 8002076:	4b05      	ldr	r3, [pc, #20]	; (800208c <HAL_IncTick+0x20>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4413      	add	r3, r2
 800207c:	4a03      	ldr	r2, [pc, #12]	; (800208c <HAL_IncTick+0x20>)
 800207e:	6013      	str	r3, [r2, #0]
}
 8002080:	bf00      	nop
 8002082:	46bd      	mov	sp, r7
 8002084:	bc80      	pop	{r7}
 8002086:	4770      	bx	lr
 8002088:	2000001c 	.word	0x2000001c
 800208c:	200001c0 	.word	0x200001c0

08002090 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  return uwTick;
 8002094:	4b02      	ldr	r3, [pc, #8]	; (80020a0 <HAL_GetTick+0x10>)
 8002096:	681b      	ldr	r3, [r3, #0]
}
 8002098:	4618      	mov	r0, r3
 800209a:	46bd      	mov	sp, r7
 800209c:	bc80      	pop	{r7}
 800209e:	4770      	bx	lr
 80020a0:	200001c0 	.word	0x200001c0

080020a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020ac:	f7ff fff0 	bl	8002090 <HAL_GetTick>
 80020b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020bc:	d005      	beq.n	80020ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020be:	4b0a      	ldr	r3, [pc, #40]	; (80020e8 <HAL_Delay+0x44>)
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	461a      	mov	r2, r3
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	4413      	add	r3, r2
 80020c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020ca:	bf00      	nop
 80020cc:	f7ff ffe0 	bl	8002090 <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	68fa      	ldr	r2, [r7, #12]
 80020d8:	429a      	cmp	r2, r3
 80020da:	d8f7      	bhi.n	80020cc <HAL_Delay+0x28>
  {
  }
}
 80020dc:	bf00      	nop
 80020de:	bf00      	nop
 80020e0:	3710      	adds	r7, #16
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	2000001c 	.word	0x2000001c

080020ec <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b086      	sub	sp, #24
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020f4:	2300      	movs	r3, #0
 80020f6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80020f8:	2300      	movs	r3, #0
 80020fa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80020fc:	2300      	movs	r3, #0
 80020fe:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002100:	2300      	movs	r3, #0
 8002102:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d101      	bne.n	800210e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e0be      	b.n	800228c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002118:	2b00      	cmp	r3, #0
 800211a:	d109      	bne.n	8002130 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2200      	movs	r2, #0
 8002120:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f7ff fdac 	bl	8001c88 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002130:	6878      	ldr	r0, [r7, #4]
 8002132:	f000 fbf1 	bl	8002918 <ADC_ConversionStop_Disable>
 8002136:	4603      	mov	r3, r0
 8002138:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800213e:	f003 0310 	and.w	r3, r3, #16
 8002142:	2b00      	cmp	r3, #0
 8002144:	f040 8099 	bne.w	800227a <HAL_ADC_Init+0x18e>
 8002148:	7dfb      	ldrb	r3, [r7, #23]
 800214a:	2b00      	cmp	r3, #0
 800214c:	f040 8095 	bne.w	800227a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002154:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002158:	f023 0302 	bic.w	r3, r3, #2
 800215c:	f043 0202 	orr.w	r2, r3, #2
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800216c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	7b1b      	ldrb	r3, [r3, #12]
 8002172:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002174:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002176:	68ba      	ldr	r2, [r7, #8]
 8002178:	4313      	orrs	r3, r2
 800217a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002184:	d003      	beq.n	800218e <HAL_ADC_Init+0xa2>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	2b01      	cmp	r3, #1
 800218c:	d102      	bne.n	8002194 <HAL_ADC_Init+0xa8>
 800218e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002192:	e000      	b.n	8002196 <HAL_ADC_Init+0xaa>
 8002194:	2300      	movs	r3, #0
 8002196:	693a      	ldr	r2, [r7, #16]
 8002198:	4313      	orrs	r3, r2
 800219a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	7d1b      	ldrb	r3, [r3, #20]
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d119      	bne.n	80021d8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	7b1b      	ldrb	r3, [r3, #12]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d109      	bne.n	80021c0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	699b      	ldr	r3, [r3, #24]
 80021b0:	3b01      	subs	r3, #1
 80021b2:	035a      	lsls	r2, r3, #13
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80021bc:	613b      	str	r3, [r7, #16]
 80021be:	e00b      	b.n	80021d8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021c4:	f043 0220 	orr.w	r2, r3, #32
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021d0:	f043 0201 	orr.w	r2, r3, #1
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	693a      	ldr	r2, [r7, #16]
 80021e8:	430a      	orrs	r2, r1
 80021ea:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	689a      	ldr	r2, [r3, #8]
 80021f2:	4b28      	ldr	r3, [pc, #160]	; (8002294 <HAL_ADC_Init+0x1a8>)
 80021f4:	4013      	ands	r3, r2
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	6812      	ldr	r2, [r2, #0]
 80021fa:	68b9      	ldr	r1, [r7, #8]
 80021fc:	430b      	orrs	r3, r1
 80021fe:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002208:	d003      	beq.n	8002212 <HAL_ADC_Init+0x126>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	2b01      	cmp	r3, #1
 8002210:	d104      	bne.n	800221c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	691b      	ldr	r3, [r3, #16]
 8002216:	3b01      	subs	r3, #1
 8002218:	051b      	lsls	r3, r3, #20
 800221a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002222:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	68fa      	ldr	r2, [r7, #12]
 800222c:	430a      	orrs	r2, r1
 800222e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	689a      	ldr	r2, [r3, #8]
 8002236:	4b18      	ldr	r3, [pc, #96]	; (8002298 <HAL_ADC_Init+0x1ac>)
 8002238:	4013      	ands	r3, r2
 800223a:	68ba      	ldr	r2, [r7, #8]
 800223c:	429a      	cmp	r2, r3
 800223e:	d10b      	bne.n	8002258 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2200      	movs	r2, #0
 8002244:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800224a:	f023 0303 	bic.w	r3, r3, #3
 800224e:	f043 0201 	orr.w	r2, r3, #1
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002256:	e018      	b.n	800228a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800225c:	f023 0312 	bic.w	r3, r3, #18
 8002260:	f043 0210 	orr.w	r2, r3, #16
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800226c:	f043 0201 	orr.w	r2, r3, #1
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002278:	e007      	b.n	800228a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800227e:	f043 0210 	orr.w	r2, r3, #16
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800228a:	7dfb      	ldrb	r3, [r7, #23]
}
 800228c:	4618      	mov	r0, r3
 800228e:	3718      	adds	r7, #24
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}
 8002294:	ffe1f7fd 	.word	0xffe1f7fd
 8002298:	ff1f0efe 	.word	0xff1f0efe

0800229c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022a4:	2300      	movs	r3, #0
 80022a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d101      	bne.n	80022b6 <HAL_ADC_Start+0x1a>
 80022b2:	2302      	movs	r3, #2
 80022b4:	e098      	b.n	80023e8 <HAL_ADC_Start+0x14c>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2201      	movs	r2, #1
 80022ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f000 fad0 	bl	8002864 <ADC_Enable>
 80022c4:	4603      	mov	r3, r0
 80022c6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80022c8:	7bfb      	ldrb	r3, [r7, #15]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	f040 8087 	bne.w	80023de <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022d8:	f023 0301 	bic.w	r3, r3, #1
 80022dc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a41      	ldr	r2, [pc, #260]	; (80023f0 <HAL_ADC_Start+0x154>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d105      	bne.n	80022fa <HAL_ADC_Start+0x5e>
 80022ee:	4b41      	ldr	r3, [pc, #260]	; (80023f4 <HAL_ADC_Start+0x158>)
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d115      	bne.n	8002326 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022fe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002310:	2b00      	cmp	r3, #0
 8002312:	d026      	beq.n	8002362 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002318:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800231c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002324:	e01d      	b.n	8002362 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800232a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a2f      	ldr	r2, [pc, #188]	; (80023f4 <HAL_ADC_Start+0x158>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d004      	beq.n	8002346 <HAL_ADC_Start+0xaa>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a2b      	ldr	r2, [pc, #172]	; (80023f0 <HAL_ADC_Start+0x154>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d10d      	bne.n	8002362 <HAL_ADC_Start+0xc6>
 8002346:	4b2b      	ldr	r3, [pc, #172]	; (80023f4 <HAL_ADC_Start+0x158>)
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800234e:	2b00      	cmp	r3, #0
 8002350:	d007      	beq.n	8002362 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002356:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800235a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002366:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d006      	beq.n	800237c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002372:	f023 0206 	bic.w	r2, r3, #6
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	62da      	str	r2, [r3, #44]	; 0x2c
 800237a:	e002      	b.n	8002382 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2200      	movs	r2, #0
 8002380:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2200      	movs	r2, #0
 8002386:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f06f 0202 	mvn.w	r2, #2
 8002392:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800239e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80023a2:	d113      	bne.n	80023cc <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80023a8:	4a11      	ldr	r2, [pc, #68]	; (80023f0 <HAL_ADC_Start+0x154>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d105      	bne.n	80023ba <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80023ae:	4b11      	ldr	r3, [pc, #68]	; (80023f4 <HAL_ADC_Start+0x158>)
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d108      	bne.n	80023cc <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	689a      	ldr	r2, [r3, #8]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80023c8:	609a      	str	r2, [r3, #8]
 80023ca:	e00c      	b.n	80023e6 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	689a      	ldr	r2, [r3, #8]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80023da:	609a      	str	r2, [r3, #8]
 80023dc:	e003      	b.n	80023e6 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80023e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3710      	adds	r7, #16
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	40012800 	.word	0x40012800
 80023f4:	40012400 	.word	0x40012400

080023f8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002400:	2300      	movs	r3, #0
 8002402:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800240a:	2b01      	cmp	r3, #1
 800240c:	d101      	bne.n	8002412 <HAL_ADC_Stop+0x1a>
 800240e:	2302      	movs	r3, #2
 8002410:	e01a      	b.n	8002448 <HAL_ADC_Stop+0x50>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2201      	movs	r2, #1
 8002416:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f000 fa7c 	bl	8002918 <ADC_ConversionStop_Disable>
 8002420:	4603      	mov	r3, r0
 8002422:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002424:	7bfb      	ldrb	r3, [r7, #15]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d109      	bne.n	800243e <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800242e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002432:	f023 0301 	bic.w	r3, r3, #1
 8002436:	f043 0201 	orr.w	r2, r3, #1
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2200      	movs	r2, #0
 8002442:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002446:	7bfb      	ldrb	r3, [r7, #15]
}
 8002448:	4618      	mov	r0, r3
 800244a:	3710      	adds	r7, #16
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}

08002450 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002450:	b590      	push	{r4, r7, lr}
 8002452:	b087      	sub	sp, #28
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800245a:	2300      	movs	r3, #0
 800245c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800245e:	2300      	movs	r3, #0
 8002460:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002462:	2300      	movs	r3, #0
 8002464:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002466:	f7ff fe13 	bl	8002090 <HAL_GetTick>
 800246a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002476:	2b00      	cmp	r3, #0
 8002478:	d00b      	beq.n	8002492 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800247e:	f043 0220 	orr.w	r2, r3, #32
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2200      	movs	r2, #0
 800248a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e0d3      	b.n	800263a <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800249c:	2b00      	cmp	r3, #0
 800249e:	d131      	bne.n	8002504 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024a6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d12a      	bne.n	8002504 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80024ae:	e021      	b.n	80024f4 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024b6:	d01d      	beq.n	80024f4 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d007      	beq.n	80024ce <HAL_ADC_PollForConversion+0x7e>
 80024be:	f7ff fde7 	bl	8002090 <HAL_GetTick>
 80024c2:	4602      	mov	r2, r0
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	1ad3      	subs	r3, r2, r3
 80024c8:	683a      	ldr	r2, [r7, #0]
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d212      	bcs.n	80024f4 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0302 	and.w	r3, r3, #2
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d10b      	bne.n	80024f4 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024e0:	f043 0204 	orr.w	r2, r3, #4
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 80024f0:	2303      	movs	r3, #3
 80024f2:	e0a2      	b.n	800263a <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f003 0302 	and.w	r3, r3, #2
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d0d6      	beq.n	80024b0 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002502:	e070      	b.n	80025e6 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002504:	4b4f      	ldr	r3, [pc, #316]	; (8002644 <HAL_ADC_PollForConversion+0x1f4>)
 8002506:	681c      	ldr	r4, [r3, #0]
 8002508:	2002      	movs	r0, #2
 800250a:	f002 f887 	bl	800461c <HAL_RCCEx_GetPeriphCLKFreq>
 800250e:	4603      	mov	r3, r0
 8002510:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	6919      	ldr	r1, [r3, #16]
 800251a:	4b4b      	ldr	r3, [pc, #300]	; (8002648 <HAL_ADC_PollForConversion+0x1f8>)
 800251c:	400b      	ands	r3, r1
 800251e:	2b00      	cmp	r3, #0
 8002520:	d118      	bne.n	8002554 <HAL_ADC_PollForConversion+0x104>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	68d9      	ldr	r1, [r3, #12]
 8002528:	4b48      	ldr	r3, [pc, #288]	; (800264c <HAL_ADC_PollForConversion+0x1fc>)
 800252a:	400b      	ands	r3, r1
 800252c:	2b00      	cmp	r3, #0
 800252e:	d111      	bne.n	8002554 <HAL_ADC_PollForConversion+0x104>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	6919      	ldr	r1, [r3, #16]
 8002536:	4b46      	ldr	r3, [pc, #280]	; (8002650 <HAL_ADC_PollForConversion+0x200>)
 8002538:	400b      	ands	r3, r1
 800253a:	2b00      	cmp	r3, #0
 800253c:	d108      	bne.n	8002550 <HAL_ADC_PollForConversion+0x100>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	68d9      	ldr	r1, [r3, #12]
 8002544:	4b43      	ldr	r3, [pc, #268]	; (8002654 <HAL_ADC_PollForConversion+0x204>)
 8002546:	400b      	ands	r3, r1
 8002548:	2b00      	cmp	r3, #0
 800254a:	d101      	bne.n	8002550 <HAL_ADC_PollForConversion+0x100>
 800254c:	2314      	movs	r3, #20
 800254e:	e020      	b.n	8002592 <HAL_ADC_PollForConversion+0x142>
 8002550:	2329      	movs	r3, #41	; 0x29
 8002552:	e01e      	b.n	8002592 <HAL_ADC_PollForConversion+0x142>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	6919      	ldr	r1, [r3, #16]
 800255a:	4b3d      	ldr	r3, [pc, #244]	; (8002650 <HAL_ADC_PollForConversion+0x200>)
 800255c:	400b      	ands	r3, r1
 800255e:	2b00      	cmp	r3, #0
 8002560:	d106      	bne.n	8002570 <HAL_ADC_PollForConversion+0x120>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	68d9      	ldr	r1, [r3, #12]
 8002568:	4b3a      	ldr	r3, [pc, #232]	; (8002654 <HAL_ADC_PollForConversion+0x204>)
 800256a:	400b      	ands	r3, r1
 800256c:	2b00      	cmp	r3, #0
 800256e:	d00d      	beq.n	800258c <HAL_ADC_PollForConversion+0x13c>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	6919      	ldr	r1, [r3, #16]
 8002576:	4b38      	ldr	r3, [pc, #224]	; (8002658 <HAL_ADC_PollForConversion+0x208>)
 8002578:	400b      	ands	r3, r1
 800257a:	2b00      	cmp	r3, #0
 800257c:	d108      	bne.n	8002590 <HAL_ADC_PollForConversion+0x140>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	68d9      	ldr	r1, [r3, #12]
 8002584:	4b34      	ldr	r3, [pc, #208]	; (8002658 <HAL_ADC_PollForConversion+0x208>)
 8002586:	400b      	ands	r3, r1
 8002588:	2b00      	cmp	r3, #0
 800258a:	d101      	bne.n	8002590 <HAL_ADC_PollForConversion+0x140>
 800258c:	2354      	movs	r3, #84	; 0x54
 800258e:	e000      	b.n	8002592 <HAL_ADC_PollForConversion+0x142>
 8002590:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002592:	fb02 f303 	mul.w	r3, r2, r3
 8002596:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002598:	e021      	b.n	80025de <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025a0:	d01a      	beq.n	80025d8 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d007      	beq.n	80025b8 <HAL_ADC_PollForConversion+0x168>
 80025a8:	f7ff fd72 	bl	8002090 <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	683a      	ldr	r2, [r7, #0]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d20f      	bcs.n	80025d8 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	693a      	ldr	r2, [r7, #16]
 80025bc:	429a      	cmp	r2, r3
 80025be:	d90b      	bls.n	80025d8 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025c4:	f043 0204 	orr.w	r2, r3, #4
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2200      	movs	r2, #0
 80025d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80025d4:	2303      	movs	r3, #3
 80025d6:	e030      	b.n	800263a <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	3301      	adds	r3, #1
 80025dc:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	693a      	ldr	r2, [r7, #16]
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d8d9      	bhi.n	800259a <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f06f 0212 	mvn.w	r2, #18
 80025ee:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025f4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002606:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800260a:	d115      	bne.n	8002638 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002610:	2b00      	cmp	r3, #0
 8002612:	d111      	bne.n	8002638 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002618:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002624:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002628:	2b00      	cmp	r3, #0
 800262a:	d105      	bne.n	8002638 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002630:	f043 0201 	orr.w	r2, r3, #1
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	371c      	adds	r7, #28
 800263e:	46bd      	mov	sp, r7
 8002640:	bd90      	pop	{r4, r7, pc}
 8002642:	bf00      	nop
 8002644:	20000014 	.word	0x20000014
 8002648:	24924924 	.word	0x24924924
 800264c:	00924924 	.word	0x00924924
 8002650:	12492492 	.word	0x12492492
 8002654:	00492492 	.word	0x00492492
 8002658:	00249249 	.word	0x00249249

0800265c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800265c:	b480      	push	{r7}
 800265e:	b083      	sub	sp, #12
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800266a:	4618      	mov	r0, r3
 800266c:	370c      	adds	r7, #12
 800266e:	46bd      	mov	sp, r7
 8002670:	bc80      	pop	{r7}
 8002672:	4770      	bx	lr

08002674 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002674:	b480      	push	{r7}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
 800267c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800267e:	2300      	movs	r3, #0
 8002680:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002682:	2300      	movs	r3, #0
 8002684:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800268c:	2b01      	cmp	r3, #1
 800268e:	d101      	bne.n	8002694 <HAL_ADC_ConfigChannel+0x20>
 8002690:	2302      	movs	r3, #2
 8002692:	e0dc      	b.n	800284e <HAL_ADC_ConfigChannel+0x1da>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2201      	movs	r2, #1
 8002698:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	2b06      	cmp	r3, #6
 80026a2:	d81c      	bhi.n	80026de <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	685a      	ldr	r2, [r3, #4]
 80026ae:	4613      	mov	r3, r2
 80026b0:	009b      	lsls	r3, r3, #2
 80026b2:	4413      	add	r3, r2
 80026b4:	3b05      	subs	r3, #5
 80026b6:	221f      	movs	r2, #31
 80026b8:	fa02 f303 	lsl.w	r3, r2, r3
 80026bc:	43db      	mvns	r3, r3
 80026be:	4019      	ands	r1, r3
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	6818      	ldr	r0, [r3, #0]
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	685a      	ldr	r2, [r3, #4]
 80026c8:	4613      	mov	r3, r2
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	4413      	add	r3, r2
 80026ce:	3b05      	subs	r3, #5
 80026d0:	fa00 f203 	lsl.w	r2, r0, r3
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	430a      	orrs	r2, r1
 80026da:	635a      	str	r2, [r3, #52]	; 0x34
 80026dc:	e03c      	b.n	8002758 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	2b0c      	cmp	r3, #12
 80026e4:	d81c      	bhi.n	8002720 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	685a      	ldr	r2, [r3, #4]
 80026f0:	4613      	mov	r3, r2
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	4413      	add	r3, r2
 80026f6:	3b23      	subs	r3, #35	; 0x23
 80026f8:	221f      	movs	r2, #31
 80026fa:	fa02 f303 	lsl.w	r3, r2, r3
 80026fe:	43db      	mvns	r3, r3
 8002700:	4019      	ands	r1, r3
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	6818      	ldr	r0, [r3, #0]
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	685a      	ldr	r2, [r3, #4]
 800270a:	4613      	mov	r3, r2
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	4413      	add	r3, r2
 8002710:	3b23      	subs	r3, #35	; 0x23
 8002712:	fa00 f203 	lsl.w	r2, r0, r3
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	430a      	orrs	r2, r1
 800271c:	631a      	str	r2, [r3, #48]	; 0x30
 800271e:	e01b      	b.n	8002758 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	685a      	ldr	r2, [r3, #4]
 800272a:	4613      	mov	r3, r2
 800272c:	009b      	lsls	r3, r3, #2
 800272e:	4413      	add	r3, r2
 8002730:	3b41      	subs	r3, #65	; 0x41
 8002732:	221f      	movs	r2, #31
 8002734:	fa02 f303 	lsl.w	r3, r2, r3
 8002738:	43db      	mvns	r3, r3
 800273a:	4019      	ands	r1, r3
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	6818      	ldr	r0, [r3, #0]
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685a      	ldr	r2, [r3, #4]
 8002744:	4613      	mov	r3, r2
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	4413      	add	r3, r2
 800274a:	3b41      	subs	r3, #65	; 0x41
 800274c:	fa00 f203 	lsl.w	r2, r0, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	430a      	orrs	r2, r1
 8002756:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	2b09      	cmp	r3, #9
 800275e:	d91c      	bls.n	800279a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	68d9      	ldr	r1, [r3, #12]
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	4613      	mov	r3, r2
 800276c:	005b      	lsls	r3, r3, #1
 800276e:	4413      	add	r3, r2
 8002770:	3b1e      	subs	r3, #30
 8002772:	2207      	movs	r2, #7
 8002774:	fa02 f303 	lsl.w	r3, r2, r3
 8002778:	43db      	mvns	r3, r3
 800277a:	4019      	ands	r1, r3
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	6898      	ldr	r0, [r3, #8]
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	4613      	mov	r3, r2
 8002786:	005b      	lsls	r3, r3, #1
 8002788:	4413      	add	r3, r2
 800278a:	3b1e      	subs	r3, #30
 800278c:	fa00 f203 	lsl.w	r2, r0, r3
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	430a      	orrs	r2, r1
 8002796:	60da      	str	r2, [r3, #12]
 8002798:	e019      	b.n	80027ce <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	6919      	ldr	r1, [r3, #16]
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	4613      	mov	r3, r2
 80027a6:	005b      	lsls	r3, r3, #1
 80027a8:	4413      	add	r3, r2
 80027aa:	2207      	movs	r2, #7
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	43db      	mvns	r3, r3
 80027b2:	4019      	ands	r1, r3
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	6898      	ldr	r0, [r3, #8]
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	4613      	mov	r3, r2
 80027be:	005b      	lsls	r3, r3, #1
 80027c0:	4413      	add	r3, r2
 80027c2:	fa00 f203 	lsl.w	r2, r0, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	430a      	orrs	r2, r1
 80027cc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	2b10      	cmp	r3, #16
 80027d4:	d003      	beq.n	80027de <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80027da:	2b11      	cmp	r3, #17
 80027dc:	d132      	bne.n	8002844 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a1d      	ldr	r2, [pc, #116]	; (8002858 <HAL_ADC_ConfigChannel+0x1e4>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d125      	bne.n	8002834 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d126      	bne.n	8002844 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	689a      	ldr	r2, [r3, #8]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002804:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2b10      	cmp	r3, #16
 800280c:	d11a      	bne.n	8002844 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800280e:	4b13      	ldr	r3, [pc, #76]	; (800285c <HAL_ADC_ConfigChannel+0x1e8>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a13      	ldr	r2, [pc, #76]	; (8002860 <HAL_ADC_ConfigChannel+0x1ec>)
 8002814:	fba2 2303 	umull	r2, r3, r2, r3
 8002818:	0c9a      	lsrs	r2, r3, #18
 800281a:	4613      	mov	r3, r2
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	4413      	add	r3, r2
 8002820:	005b      	lsls	r3, r3, #1
 8002822:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002824:	e002      	b.n	800282c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	3b01      	subs	r3, #1
 800282a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d1f9      	bne.n	8002826 <HAL_ADC_ConfigChannel+0x1b2>
 8002832:	e007      	b.n	8002844 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002838:	f043 0220 	orr.w	r2, r3, #32
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800284c:	7bfb      	ldrb	r3, [r7, #15]
}
 800284e:	4618      	mov	r0, r3
 8002850:	3714      	adds	r7, #20
 8002852:	46bd      	mov	sp, r7
 8002854:	bc80      	pop	{r7}
 8002856:	4770      	bx	lr
 8002858:	40012400 	.word	0x40012400
 800285c:	20000014 	.word	0x20000014
 8002860:	431bde83 	.word	0x431bde83

08002864 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800286c:	2300      	movs	r3, #0
 800286e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002870:	2300      	movs	r3, #0
 8002872:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	2b01      	cmp	r3, #1
 8002880:	d040      	beq.n	8002904 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	689a      	ldr	r2, [r3, #8]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f042 0201 	orr.w	r2, r2, #1
 8002890:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002892:	4b1f      	ldr	r3, [pc, #124]	; (8002910 <ADC_Enable+0xac>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a1f      	ldr	r2, [pc, #124]	; (8002914 <ADC_Enable+0xb0>)
 8002898:	fba2 2303 	umull	r2, r3, r2, r3
 800289c:	0c9b      	lsrs	r3, r3, #18
 800289e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80028a0:	e002      	b.n	80028a8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	3b01      	subs	r3, #1
 80028a6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d1f9      	bne.n	80028a2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80028ae:	f7ff fbef 	bl	8002090 <HAL_GetTick>
 80028b2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80028b4:	e01f      	b.n	80028f6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80028b6:	f7ff fbeb 	bl	8002090 <HAL_GetTick>
 80028ba:	4602      	mov	r2, r0
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	1ad3      	subs	r3, r2, r3
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d918      	bls.n	80028f6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	f003 0301 	and.w	r3, r3, #1
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d011      	beq.n	80028f6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028d6:	f043 0210 	orr.w	r2, r3, #16
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028e2:	f043 0201 	orr.w	r2, r3, #1
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e007      	b.n	8002906 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f003 0301 	and.w	r3, r3, #1
 8002900:	2b01      	cmp	r3, #1
 8002902:	d1d8      	bne.n	80028b6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	3710      	adds	r7, #16
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	20000014 	.word	0x20000014
 8002914:	431bde83 	.word	0x431bde83

08002918 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002920:	2300      	movs	r3, #0
 8002922:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	2b01      	cmp	r3, #1
 8002930:	d12e      	bne.n	8002990 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	689a      	ldr	r2, [r3, #8]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f022 0201 	bic.w	r2, r2, #1
 8002940:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002942:	f7ff fba5 	bl	8002090 <HAL_GetTick>
 8002946:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002948:	e01b      	b.n	8002982 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800294a:	f7ff fba1 	bl	8002090 <HAL_GetTick>
 800294e:	4602      	mov	r2, r0
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	1ad3      	subs	r3, r2, r3
 8002954:	2b02      	cmp	r3, #2
 8002956:	d914      	bls.n	8002982 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	f003 0301 	and.w	r3, r3, #1
 8002962:	2b01      	cmp	r3, #1
 8002964:	d10d      	bne.n	8002982 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800296a:	f043 0210 	orr.w	r2, r3, #16
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002976:	f043 0201 	orr.w	r2, r3, #1
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e007      	b.n	8002992 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	f003 0301 	and.w	r3, r3, #1
 800298c:	2b01      	cmp	r3, #1
 800298e:	d0dc      	beq.n	800294a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002990:	2300      	movs	r3, #0
}
 8002992:	4618      	mov	r0, r3
 8002994:	3710      	adds	r7, #16
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}

0800299a <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800299a:	b580      	push	{r7, lr}
 800299c:	b084      	sub	sp, #16
 800299e:	af00      	add	r7, sp, #0
 80029a0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d101      	bne.n	80029ac <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e0ed      	b.n	8002b88 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d102      	bne.n	80029be <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f7ff f9a1 	bl	8001d00 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f042 0201 	orr.w	r2, r2, #1
 80029cc:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029ce:	f7ff fb5f 	bl	8002090 <HAL_GetTick>
 80029d2:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80029d4:	e012      	b.n	80029fc <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80029d6:	f7ff fb5b 	bl	8002090 <HAL_GetTick>
 80029da:	4602      	mov	r2, r0
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	2b0a      	cmp	r3, #10
 80029e2:	d90b      	bls.n	80029fc <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e8:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2205      	movs	r2, #5
 80029f4:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e0c5      	b.n	8002b88 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	f003 0301 	and.w	r3, r3, #1
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d0e5      	beq.n	80029d6 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f022 0202 	bic.w	r2, r2, #2
 8002a18:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a1a:	f7ff fb39 	bl	8002090 <HAL_GetTick>
 8002a1e:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002a20:	e012      	b.n	8002a48 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002a22:	f7ff fb35 	bl	8002090 <HAL_GetTick>
 8002a26:	4602      	mov	r2, r0
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	2b0a      	cmp	r3, #10
 8002a2e:	d90b      	bls.n	8002a48 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a34:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2205      	movs	r2, #5
 8002a40:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e09f      	b.n	8002b88 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1e5      	bne.n	8002a22 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	7e1b      	ldrb	r3, [r3, #24]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d108      	bne.n	8002a70 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002a6c:	601a      	str	r2, [r3, #0]
 8002a6e:	e007      	b.n	8002a80 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a7e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	7e5b      	ldrb	r3, [r3, #25]
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d108      	bne.n	8002a9a <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a96:	601a      	str	r2, [r3, #0]
 8002a98:	e007      	b.n	8002aaa <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002aa8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	7e9b      	ldrb	r3, [r3, #26]
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d108      	bne.n	8002ac4 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f042 0220 	orr.w	r2, r2, #32
 8002ac0:	601a      	str	r2, [r3, #0]
 8002ac2:	e007      	b.n	8002ad4 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f022 0220 	bic.w	r2, r2, #32
 8002ad2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	7edb      	ldrb	r3, [r3, #27]
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d108      	bne.n	8002aee <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f022 0210 	bic.w	r2, r2, #16
 8002aea:	601a      	str	r2, [r3, #0]
 8002aec:	e007      	b.n	8002afe <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f042 0210 	orr.w	r2, r2, #16
 8002afc:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	7f1b      	ldrb	r3, [r3, #28]
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d108      	bne.n	8002b18 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f042 0208 	orr.w	r2, r2, #8
 8002b14:	601a      	str	r2, [r3, #0]
 8002b16:	e007      	b.n	8002b28 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f022 0208 	bic.w	r2, r2, #8
 8002b26:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	7f5b      	ldrb	r3, [r3, #29]
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	d108      	bne.n	8002b42 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f042 0204 	orr.w	r2, r2, #4
 8002b3e:	601a      	str	r2, [r3, #0]
 8002b40:	e007      	b.n	8002b52 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f022 0204 	bic.w	r2, r2, #4
 8002b50:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	689a      	ldr	r2, [r3, #8]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	431a      	orrs	r2, r3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	691b      	ldr	r3, [r3, #16]
 8002b60:	431a      	orrs	r2, r3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	695b      	ldr	r3, [r3, #20]
 8002b66:	ea42 0103 	orr.w	r1, r2, r3
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	1e5a      	subs	r2, r3, #1
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	430a      	orrs	r2, r1
 8002b76:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2201      	movs	r2, #1
 8002b82:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002b86:	2300      	movs	r3, #0
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	3710      	adds	r7, #16
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}

08002b90 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b087      	sub	sp, #28
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
 8002b98:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ba6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002ba8:	7cfb      	ldrb	r3, [r7, #19]
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d003      	beq.n	8002bb6 <HAL_CAN_ConfigFilter+0x26>
 8002bae:	7cfb      	ldrb	r3, [r7, #19]
 8002bb0:	2b02      	cmp	r3, #2
 8002bb2:	f040 80aa 	bne.w	8002d0a <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002bbc:	f043 0201 	orr.w	r2, r3, #1
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	695b      	ldr	r3, [r3, #20]
 8002bca:	f003 031f 	and.w	r3, r3, #31
 8002bce:	2201      	movs	r2, #1
 8002bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd4:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	43db      	mvns	r3, r3
 8002be0:	401a      	ands	r2, r3
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	69db      	ldr	r3, [r3, #28]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d123      	bne.n	8002c38 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	43db      	mvns	r3, r3
 8002bfa:	401a      	ands	r2, r3
 8002bfc:	697b      	ldr	r3, [r7, #20]
 8002bfe:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002c0e:	683a      	ldr	r2, [r7, #0]
 8002c10:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002c12:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	3248      	adds	r2, #72	; 0x48
 8002c18:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c2c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c2e:	6979      	ldr	r1, [r7, #20]
 8002c30:	3348      	adds	r3, #72	; 0x48
 8002c32:	00db      	lsls	r3, r3, #3
 8002c34:	440b      	add	r3, r1
 8002c36:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	69db      	ldr	r3, [r3, #28]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d122      	bne.n	8002c86 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	431a      	orrs	r2, r3
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002c5c:	683a      	ldr	r2, [r7, #0]
 8002c5e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002c60:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	3248      	adds	r2, #72	; 0x48
 8002c66:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c7a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c7c:	6979      	ldr	r1, [r7, #20]
 8002c7e:	3348      	adds	r3, #72	; 0x48
 8002c80:	00db      	lsls	r3, r3, #3
 8002c82:	440b      	add	r3, r1
 8002c84:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	699b      	ldr	r3, [r3, #24]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d109      	bne.n	8002ca2 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	43db      	mvns	r3, r3
 8002c98:	401a      	ands	r2, r3
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002ca0:	e007      	b.n	8002cb2 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	431a      	orrs	r2, r3
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	691b      	ldr	r3, [r3, #16]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d109      	bne.n	8002cce <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	43db      	mvns	r3, r3
 8002cc4:	401a      	ands	r2, r3
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002ccc:	e007      	b.n	8002cde <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	431a      	orrs	r2, r3
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	6a1b      	ldr	r3, [r3, #32]
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d107      	bne.n	8002cf6 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	431a      	orrs	r2, r3
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002cfc:	f023 0201 	bic.w	r2, r3, #1
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002d06:	2300      	movs	r3, #0
 8002d08:	e006      	b.n	8002d18 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d0e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
  }
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	371c      	adds	r7, #28
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bc80      	pop	{r7}
 8002d20:	4770      	bx	lr

08002d22 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002d22:	b580      	push	{r7, lr}
 8002d24:	b084      	sub	sp, #16
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d12e      	bne.n	8002d94 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2202      	movs	r2, #2
 8002d3a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f022 0201 	bic.w	r2, r2, #1
 8002d4c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002d4e:	f7ff f99f 	bl	8002090 <HAL_GetTick>
 8002d52:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002d54:	e012      	b.n	8002d7c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002d56:	f7ff f99b 	bl	8002090 <HAL_GetTick>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	1ad3      	subs	r3, r2, r3
 8002d60:	2b0a      	cmp	r3, #10
 8002d62:	d90b      	bls.n	8002d7c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d68:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2205      	movs	r2, #5
 8002d74:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e012      	b.n	8002da2 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	f003 0301 	and.w	r3, r3, #1
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d1e5      	bne.n	8002d56 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002d90:	2300      	movs	r3, #0
 8002d92:	e006      	b.n	8002da2 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d98:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
  }
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3710      	adds	r7, #16
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}

08002daa <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002daa:	b480      	push	{r7}
 8002dac:	b089      	sub	sp, #36	; 0x24
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	60f8      	str	r0, [r7, #12]
 8002db2:	60b9      	str	r1, [r7, #8]
 8002db4:	607a      	str	r2, [r7, #4]
 8002db6:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002dbe:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002dc8:	7ffb      	ldrb	r3, [r7, #31]
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d003      	beq.n	8002dd6 <HAL_CAN_AddTxMessage+0x2c>
 8002dce:	7ffb      	ldrb	r3, [r7, #31]
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	f040 80ad 	bne.w	8002f30 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002dd6:	69bb      	ldr	r3, [r7, #24]
 8002dd8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d10a      	bne.n	8002df6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002de0:	69bb      	ldr	r3, [r7, #24]
 8002de2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d105      	bne.n	8002df6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	f000 8095 	beq.w	8002f20 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002df6:	69bb      	ldr	r3, [r7, #24]
 8002df8:	0e1b      	lsrs	r3, r3, #24
 8002dfa:	f003 0303 	and.w	r3, r3, #3
 8002dfe:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002e00:	2201      	movs	r2, #1
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	409a      	lsls	r2, r3
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d10d      	bne.n	8002e2e <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002e1c:	68f9      	ldr	r1, [r7, #12]
 8002e1e:	6809      	ldr	r1, [r1, #0]
 8002e20:	431a      	orrs	r2, r3
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	3318      	adds	r3, #24
 8002e26:	011b      	lsls	r3, r3, #4
 8002e28:	440b      	add	r3, r1
 8002e2a:	601a      	str	r2, [r3, #0]
 8002e2c:	e00f      	b.n	8002e4e <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e38:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e3e:	68f9      	ldr	r1, [r7, #12]
 8002e40:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002e42:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	3318      	adds	r3, #24
 8002e48:	011b      	lsls	r3, r3, #4
 8002e4a:	440b      	add	r3, r1
 8002e4c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	6819      	ldr	r1, [r3, #0]
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	691a      	ldr	r2, [r3, #16]
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	3318      	adds	r3, #24
 8002e5a:	011b      	lsls	r3, r3, #4
 8002e5c:	440b      	add	r3, r1
 8002e5e:	3304      	adds	r3, #4
 8002e60:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	7d1b      	ldrb	r3, [r3, #20]
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d111      	bne.n	8002e8e <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	3318      	adds	r3, #24
 8002e72:	011b      	lsls	r3, r3, #4
 8002e74:	4413      	add	r3, r2
 8002e76:	3304      	adds	r3, #4
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	68fa      	ldr	r2, [r7, #12]
 8002e7c:	6811      	ldr	r1, [r2, #0]
 8002e7e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	3318      	adds	r3, #24
 8002e86:	011b      	lsls	r3, r3, #4
 8002e88:	440b      	add	r3, r1
 8002e8a:	3304      	adds	r3, #4
 8002e8c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	3307      	adds	r3, #7
 8002e92:	781b      	ldrb	r3, [r3, #0]
 8002e94:	061a      	lsls	r2, r3, #24
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	3306      	adds	r3, #6
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	041b      	lsls	r3, r3, #16
 8002e9e:	431a      	orrs	r2, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	3305      	adds	r3, #5
 8002ea4:	781b      	ldrb	r3, [r3, #0]
 8002ea6:	021b      	lsls	r3, r3, #8
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	687a      	ldr	r2, [r7, #4]
 8002eac:	3204      	adds	r2, #4
 8002eae:	7812      	ldrb	r2, [r2, #0]
 8002eb0:	4610      	mov	r0, r2
 8002eb2:	68fa      	ldr	r2, [r7, #12]
 8002eb4:	6811      	ldr	r1, [r2, #0]
 8002eb6:	ea43 0200 	orr.w	r2, r3, r0
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	011b      	lsls	r3, r3, #4
 8002ebe:	440b      	add	r3, r1
 8002ec0:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002ec4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	3303      	adds	r3, #3
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	061a      	lsls	r2, r3, #24
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	3302      	adds	r3, #2
 8002ed2:	781b      	ldrb	r3, [r3, #0]
 8002ed4:	041b      	lsls	r3, r3, #16
 8002ed6:	431a      	orrs	r2, r3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	3301      	adds	r3, #1
 8002edc:	781b      	ldrb	r3, [r3, #0]
 8002ede:	021b      	lsls	r3, r3, #8
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	7812      	ldrb	r2, [r2, #0]
 8002ee6:	4610      	mov	r0, r2
 8002ee8:	68fa      	ldr	r2, [r7, #12]
 8002eea:	6811      	ldr	r1, [r2, #0]
 8002eec:	ea43 0200 	orr.w	r2, r3, r0
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	011b      	lsls	r3, r3, #4
 8002ef4:	440b      	add	r3, r1
 8002ef6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002efa:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	3318      	adds	r3, #24
 8002f04:	011b      	lsls	r3, r3, #4
 8002f06:	4413      	add	r3, r2
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	68fa      	ldr	r2, [r7, #12]
 8002f0c:	6811      	ldr	r1, [r2, #0]
 8002f0e:	f043 0201 	orr.w	r2, r3, #1
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	3318      	adds	r3, #24
 8002f16:	011b      	lsls	r3, r3, #4
 8002f18:	440b      	add	r3, r1
 8002f1a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	e00e      	b.n	8002f3e <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f24:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e006      	b.n	8002f3e <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f34:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
  }
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3724      	adds	r7, #36	; 0x24
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bc80      	pop	{r7}
 8002f46:	4770      	bx	lr

08002f48 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(const CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b085      	sub	sp, #20
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 8002f52:	2300      	movs	r3, #0
 8002f54:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f5c:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8002f5e:	7afb      	ldrb	r3, [r7, #11]
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d002      	beq.n	8002f6a <HAL_CAN_IsTxMessagePending+0x22>
 8002f64:	7afb      	ldrb	r3, [r7, #11]
 8002f66:	2b02      	cmp	r3, #2
 8002f68:	d10b      	bne.n	8002f82 <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	689a      	ldr	r2, [r3, #8]
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	069b      	lsls	r3, r3, #26
 8002f74:	401a      	ands	r2, r3
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	069b      	lsls	r3, r3, #26
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d001      	beq.n	8002f82 <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 8002f82:	68fb      	ldr	r3, [r7, #12]
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3714      	adds	r7, #20
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bc80      	pop	{r7}
 8002f8c:	4770      	bx	lr

08002f8e <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002f8e:	b480      	push	{r7}
 8002f90:	b087      	sub	sp, #28
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	60f8      	str	r0, [r7, #12]
 8002f96:	60b9      	str	r1, [r7, #8]
 8002f98:	607a      	str	r2, [r7, #4]
 8002f9a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fa2:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002fa4:	7dfb      	ldrb	r3, [r7, #23]
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d003      	beq.n	8002fb2 <HAL_CAN_GetRxMessage+0x24>
 8002faa:	7dfb      	ldrb	r3, [r7, #23]
 8002fac:	2b02      	cmp	r3, #2
 8002fae:	f040 8103 	bne.w	80031b8 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d10e      	bne.n	8002fd6 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	f003 0303 	and.w	r3, r3, #3
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d116      	bne.n	8002ff4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fca:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e0f7      	b.n	80031c6 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	691b      	ldr	r3, [r3, #16]
 8002fdc:	f003 0303 	and.w	r3, r3, #3
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d107      	bne.n	8002ff4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e0e8      	b.n	80031c6 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	331b      	adds	r3, #27
 8002ffc:	011b      	lsls	r3, r3, #4
 8002ffe:	4413      	add	r3, r2
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0204 	and.w	r2, r3, #4
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d10c      	bne.n	800302c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	331b      	adds	r3, #27
 800301a:	011b      	lsls	r3, r3, #4
 800301c:	4413      	add	r3, r2
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	0d5b      	lsrs	r3, r3, #21
 8003022:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	601a      	str	r2, [r3, #0]
 800302a:	e00b      	b.n	8003044 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	331b      	adds	r3, #27
 8003034:	011b      	lsls	r3, r3, #4
 8003036:	4413      	add	r3, r2
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	08db      	lsrs	r3, r3, #3
 800303c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	331b      	adds	r3, #27
 800304c:	011b      	lsls	r3, r3, #4
 800304e:	4413      	add	r3, r2
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 0202 	and.w	r2, r3, #2
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	331b      	adds	r3, #27
 8003062:	011b      	lsls	r3, r3, #4
 8003064:	4413      	add	r3, r2
 8003066:	3304      	adds	r3, #4
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0308 	and.w	r3, r3, #8
 800306e:	2b00      	cmp	r3, #0
 8003070:	d003      	beq.n	800307a <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2208      	movs	r2, #8
 8003076:	611a      	str	r2, [r3, #16]
 8003078:	e00b      	b.n	8003092 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	331b      	adds	r3, #27
 8003082:	011b      	lsls	r3, r3, #4
 8003084:	4413      	add	r3, r2
 8003086:	3304      	adds	r3, #4
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 020f 	and.w	r2, r3, #15
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	331b      	adds	r3, #27
 800309a:	011b      	lsls	r3, r3, #4
 800309c:	4413      	add	r3, r2
 800309e:	3304      	adds	r3, #4
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	0a1b      	lsrs	r3, r3, #8
 80030a4:	b2da      	uxtb	r2, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	331b      	adds	r3, #27
 80030b2:	011b      	lsls	r3, r3, #4
 80030b4:	4413      	add	r3, r2
 80030b6:	3304      	adds	r3, #4
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	0c1b      	lsrs	r3, r3, #16
 80030bc:	b29a      	uxth	r2, r3
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	011b      	lsls	r3, r3, #4
 80030ca:	4413      	add	r3, r2
 80030cc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	b2da      	uxtb	r2, r3
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	011b      	lsls	r3, r3, #4
 80030e0:	4413      	add	r3, r2
 80030e2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	0a1a      	lsrs	r2, r3, #8
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	3301      	adds	r3, #1
 80030ee:	b2d2      	uxtb	r2, r2
 80030f0:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	011b      	lsls	r3, r3, #4
 80030fa:	4413      	add	r3, r2
 80030fc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	0c1a      	lsrs	r2, r3, #16
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	3302      	adds	r3, #2
 8003108:	b2d2      	uxtb	r2, r2
 800310a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	011b      	lsls	r3, r3, #4
 8003114:	4413      	add	r3, r2
 8003116:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	0e1a      	lsrs	r2, r3, #24
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	3303      	adds	r3, #3
 8003122:	b2d2      	uxtb	r2, r2
 8003124:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	011b      	lsls	r3, r3, #4
 800312e:	4413      	add	r3, r2
 8003130:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	3304      	adds	r3, #4
 800313a:	b2d2      	uxtb	r2, r2
 800313c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	011b      	lsls	r3, r3, #4
 8003146:	4413      	add	r3, r2
 8003148:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	0a1a      	lsrs	r2, r3, #8
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	3305      	adds	r3, #5
 8003154:	b2d2      	uxtb	r2, r2
 8003156:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	011b      	lsls	r3, r3, #4
 8003160:	4413      	add	r3, r2
 8003162:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	0c1a      	lsrs	r2, r3, #16
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	3306      	adds	r3, #6
 800316e:	b2d2      	uxtb	r2, r2
 8003170:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	011b      	lsls	r3, r3, #4
 800317a:	4413      	add	r3, r2
 800317c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	0e1a      	lsrs	r2, r3, #24
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	3307      	adds	r3, #7
 8003188:	b2d2      	uxtb	r2, r2
 800318a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d108      	bne.n	80031a4 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	68da      	ldr	r2, [r3, #12]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f042 0220 	orr.w	r2, r2, #32
 80031a0:	60da      	str	r2, [r3, #12]
 80031a2:	e007      	b.n	80031b4 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	691a      	ldr	r2, [r3, #16]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f042 0220 	orr.w	r2, r2, #32
 80031b2:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80031b4:	2300      	movs	r3, #0
 80031b6:	e006      	b.n	80031c6 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031bc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
  }
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	371c      	adds	r7, #28
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bc80      	pop	{r7}
 80031ce:	4770      	bx	lr

080031d0 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b085      	sub	sp, #20
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
 80031d8:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031e0:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80031e2:	7bfb      	ldrb	r3, [r7, #15]
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d002      	beq.n	80031ee <HAL_CAN_ActivateNotification+0x1e>
 80031e8:	7bfb      	ldrb	r3, [r7, #15]
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	d109      	bne.n	8003202 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	6959      	ldr	r1, [r3, #20]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	683a      	ldr	r2, [r7, #0]
 80031fa:	430a      	orrs	r2, r1
 80031fc:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80031fe:	2300      	movs	r3, #0
 8003200:	e006      	b.n	8003210 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003206:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
  }
}
 8003210:	4618      	mov	r0, r3
 8003212:	3714      	adds	r7, #20
 8003214:	46bd      	mov	sp, r7
 8003216:	bc80      	pop	{r7}
 8003218:	4770      	bx	lr

0800321a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800321a:	b580      	push	{r7, lr}
 800321c:	b08a      	sub	sp, #40	; 0x28
 800321e:	af00      	add	r7, sp, #0
 8003220:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003222:	2300      	movs	r3, #0
 8003224:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	695b      	ldr	r3, [r3, #20]
 800322c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	691b      	ldr	r3, [r3, #16]
 800324c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	699b      	ldr	r3, [r3, #24]
 8003254:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003256:	6a3b      	ldr	r3, [r7, #32]
 8003258:	f003 0301 	and.w	r3, r3, #1
 800325c:	2b00      	cmp	r3, #0
 800325e:	d07c      	beq.n	800335a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003260:	69bb      	ldr	r3, [r7, #24]
 8003262:	f003 0301 	and.w	r3, r3, #1
 8003266:	2b00      	cmp	r3, #0
 8003268:	d023      	beq.n	80032b2 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	2201      	movs	r2, #1
 8003270:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003272:	69bb      	ldr	r3, [r7, #24]
 8003274:	f003 0302 	and.w	r3, r3, #2
 8003278:	2b00      	cmp	r3, #0
 800327a:	d003      	beq.n	8003284 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	f000 f983 	bl	8003588 <HAL_CAN_TxMailbox0CompleteCallback>
 8003282:	e016      	b.n	80032b2 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003284:	69bb      	ldr	r3, [r7, #24]
 8003286:	f003 0304 	and.w	r3, r3, #4
 800328a:	2b00      	cmp	r3, #0
 800328c:	d004      	beq.n	8003298 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800328e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003290:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003294:	627b      	str	r3, [r7, #36]	; 0x24
 8003296:	e00c      	b.n	80032b2 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	f003 0308 	and.w	r3, r3, #8
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d004      	beq.n	80032ac <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80032a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80032a8:	627b      	str	r3, [r7, #36]	; 0x24
 80032aa:	e002      	b.n	80032b2 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	f000 f986 	bl	80035be <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80032b2:	69bb      	ldr	r3, [r7, #24]
 80032b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d024      	beq.n	8003306 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80032c4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80032c6:	69bb      	ldr	r3, [r7, #24]
 80032c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d003      	beq.n	80032d8 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f000 f962 	bl	800359a <HAL_CAN_TxMailbox1CompleteCallback>
 80032d6:	e016      	b.n	8003306 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80032d8:	69bb      	ldr	r3, [r7, #24]
 80032da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d004      	beq.n	80032ec <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80032e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80032e8:	627b      	str	r3, [r7, #36]	; 0x24
 80032ea:	e00c      	b.n	8003306 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80032ec:	69bb      	ldr	r3, [r7, #24]
 80032ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d004      	beq.n	8003300 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80032f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032fc:	627b      	str	r3, [r7, #36]	; 0x24
 80032fe:	e002      	b.n	8003306 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003300:	6878      	ldr	r0, [r7, #4]
 8003302:	f000 f965 	bl	80035d0 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003306:	69bb      	ldr	r3, [r7, #24]
 8003308:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d024      	beq.n	800335a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003318:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800331a:	69bb      	ldr	r3, [r7, #24]
 800331c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d003      	beq.n	800332c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003324:	6878      	ldr	r0, [r7, #4]
 8003326:	f000 f941 	bl	80035ac <HAL_CAN_TxMailbox2CompleteCallback>
 800332a:	e016      	b.n	800335a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800332c:	69bb      	ldr	r3, [r7, #24]
 800332e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003332:	2b00      	cmp	r3, #0
 8003334:	d004      	beq.n	8003340 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003338:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800333c:	627b      	str	r3, [r7, #36]	; 0x24
 800333e:	e00c      	b.n	800335a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003340:	69bb      	ldr	r3, [r7, #24]
 8003342:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d004      	beq.n	8003354 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800334a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800334c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003350:	627b      	str	r3, [r7, #36]	; 0x24
 8003352:	e002      	b.n	800335a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003354:	6878      	ldr	r0, [r7, #4]
 8003356:	f000 f944 	bl	80035e2 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800335a:	6a3b      	ldr	r3, [r7, #32]
 800335c:	f003 0308 	and.w	r3, r3, #8
 8003360:	2b00      	cmp	r3, #0
 8003362:	d00c      	beq.n	800337e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	f003 0310 	and.w	r3, r3, #16
 800336a:	2b00      	cmp	r3, #0
 800336c:	d007      	beq.n	800337e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800336e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003370:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003374:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	2210      	movs	r2, #16
 800337c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800337e:	6a3b      	ldr	r3, [r7, #32]
 8003380:	f003 0304 	and.w	r3, r3, #4
 8003384:	2b00      	cmp	r3, #0
 8003386:	d00b      	beq.n	80033a0 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	f003 0308 	and.w	r3, r3, #8
 800338e:	2b00      	cmp	r3, #0
 8003390:	d006      	beq.n	80033a0 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2208      	movs	r2, #8
 8003398:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f000 f92a 	bl	80035f4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80033a0:	6a3b      	ldr	r3, [r7, #32]
 80033a2:	f003 0302 	and.w	r3, r3, #2
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d009      	beq.n	80033be <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	f003 0303 	and.w	r3, r3, #3
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d002      	beq.n	80033be <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f7fd fd15 	bl	8000de8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80033be:	6a3b      	ldr	r3, [r7, #32]
 80033c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d00c      	beq.n	80033e2 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	f003 0310 	and.w	r3, r3, #16
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d007      	beq.n	80033e2 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80033d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80033d8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	2210      	movs	r2, #16
 80033e0:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80033e2:	6a3b      	ldr	r3, [r7, #32]
 80033e4:	f003 0320 	and.w	r3, r3, #32
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d00b      	beq.n	8003404 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	f003 0308 	and.w	r3, r3, #8
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d006      	beq.n	8003404 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	2208      	movs	r2, #8
 80033fc:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f000 f90a 	bl	8003618 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003404:	6a3b      	ldr	r3, [r7, #32]
 8003406:	f003 0310 	and.w	r3, r3, #16
 800340a:	2b00      	cmp	r3, #0
 800340c:	d009      	beq.n	8003422 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	691b      	ldr	r3, [r3, #16]
 8003414:	f003 0303 	and.w	r3, r3, #3
 8003418:	2b00      	cmp	r3, #0
 800341a:	d002      	beq.n	8003422 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f000 f8f2 	bl	8003606 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003422:	6a3b      	ldr	r3, [r7, #32]
 8003424:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d00b      	beq.n	8003444 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	f003 0310 	and.w	r3, r3, #16
 8003432:	2b00      	cmp	r3, #0
 8003434:	d006      	beq.n	8003444 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	2210      	movs	r2, #16
 800343c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f000 f8f3 	bl	800362a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003444:	6a3b      	ldr	r3, [r7, #32]
 8003446:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800344a:	2b00      	cmp	r3, #0
 800344c:	d00b      	beq.n	8003466 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	f003 0308 	and.w	r3, r3, #8
 8003454:	2b00      	cmp	r3, #0
 8003456:	d006      	beq.n	8003466 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	2208      	movs	r2, #8
 800345e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	f000 f8eb 	bl	800363c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003466:	6a3b      	ldr	r3, [r7, #32]
 8003468:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800346c:	2b00      	cmp	r3, #0
 800346e:	d07b      	beq.n	8003568 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	f003 0304 	and.w	r3, r3, #4
 8003476:	2b00      	cmp	r3, #0
 8003478:	d072      	beq.n	8003560 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800347a:	6a3b      	ldr	r3, [r7, #32]
 800347c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003480:	2b00      	cmp	r3, #0
 8003482:	d008      	beq.n	8003496 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800348a:	2b00      	cmp	r3, #0
 800348c:	d003      	beq.n	8003496 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800348e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003490:	f043 0301 	orr.w	r3, r3, #1
 8003494:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003496:	6a3b      	ldr	r3, [r7, #32]
 8003498:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800349c:	2b00      	cmp	r3, #0
 800349e:	d008      	beq.n	80034b2 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d003      	beq.n	80034b2 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80034aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ac:	f043 0302 	orr.w	r3, r3, #2
 80034b0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80034b2:	6a3b      	ldr	r3, [r7, #32]
 80034b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d008      	beq.n	80034ce <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d003      	beq.n	80034ce <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80034c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c8:	f043 0304 	orr.w	r3, r3, #4
 80034cc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80034ce:	6a3b      	ldr	r3, [r7, #32]
 80034d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d043      	beq.n	8003560 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d03e      	beq.n	8003560 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80034e8:	2b60      	cmp	r3, #96	; 0x60
 80034ea:	d02b      	beq.n	8003544 <HAL_CAN_IRQHandler+0x32a>
 80034ec:	2b60      	cmp	r3, #96	; 0x60
 80034ee:	d82e      	bhi.n	800354e <HAL_CAN_IRQHandler+0x334>
 80034f0:	2b50      	cmp	r3, #80	; 0x50
 80034f2:	d022      	beq.n	800353a <HAL_CAN_IRQHandler+0x320>
 80034f4:	2b50      	cmp	r3, #80	; 0x50
 80034f6:	d82a      	bhi.n	800354e <HAL_CAN_IRQHandler+0x334>
 80034f8:	2b40      	cmp	r3, #64	; 0x40
 80034fa:	d019      	beq.n	8003530 <HAL_CAN_IRQHandler+0x316>
 80034fc:	2b40      	cmp	r3, #64	; 0x40
 80034fe:	d826      	bhi.n	800354e <HAL_CAN_IRQHandler+0x334>
 8003500:	2b30      	cmp	r3, #48	; 0x30
 8003502:	d010      	beq.n	8003526 <HAL_CAN_IRQHandler+0x30c>
 8003504:	2b30      	cmp	r3, #48	; 0x30
 8003506:	d822      	bhi.n	800354e <HAL_CAN_IRQHandler+0x334>
 8003508:	2b10      	cmp	r3, #16
 800350a:	d002      	beq.n	8003512 <HAL_CAN_IRQHandler+0x2f8>
 800350c:	2b20      	cmp	r3, #32
 800350e:	d005      	beq.n	800351c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003510:	e01d      	b.n	800354e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003514:	f043 0308 	orr.w	r3, r3, #8
 8003518:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800351a:	e019      	b.n	8003550 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800351c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800351e:	f043 0310 	orr.w	r3, r3, #16
 8003522:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003524:	e014      	b.n	8003550 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003528:	f043 0320 	orr.w	r3, r3, #32
 800352c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800352e:	e00f      	b.n	8003550 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003532:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003536:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003538:	e00a      	b.n	8003550 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800353a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800353c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003540:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003542:	e005      	b.n	8003550 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003546:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800354a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800354c:	e000      	b.n	8003550 <HAL_CAN_IRQHandler+0x336>
            break;
 800354e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	699a      	ldr	r2, [r3, #24]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800355e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2204      	movs	r2, #4
 8003566:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800356a:	2b00      	cmp	r3, #0
 800356c:	d008      	beq.n	8003580 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003574:	431a      	orrs	r2, r3
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f000 f867 	bl	800364e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003580:	bf00      	nop
 8003582:	3728      	adds	r7, #40	; 0x28
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}

08003588 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003590:	bf00      	nop
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	bc80      	pop	{r7}
 8003598:	4770      	bx	lr

0800359a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800359a:	b480      	push	{r7}
 800359c:	b083      	sub	sp, #12
 800359e:	af00      	add	r7, sp, #0
 80035a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80035a2:	bf00      	nop
 80035a4:	370c      	adds	r7, #12
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bc80      	pop	{r7}
 80035aa:	4770      	bx	lr

080035ac <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80035b4:	bf00      	nop
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bc80      	pop	{r7}
 80035bc:	4770      	bx	lr

080035be <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80035be:	b480      	push	{r7}
 80035c0:	b083      	sub	sp, #12
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80035c6:	bf00      	nop
 80035c8:	370c      	adds	r7, #12
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bc80      	pop	{r7}
 80035ce:	4770      	bx	lr

080035d0 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80035d8:	bf00      	nop
 80035da:	370c      	adds	r7, #12
 80035dc:	46bd      	mov	sp, r7
 80035de:	bc80      	pop	{r7}
 80035e0:	4770      	bx	lr

080035e2 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80035e2:	b480      	push	{r7}
 80035e4:	b083      	sub	sp, #12
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80035ea:	bf00      	nop
 80035ec:	370c      	adds	r7, #12
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bc80      	pop	{r7}
 80035f2:	4770      	bx	lr

080035f4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b083      	sub	sp, #12
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80035fc:	bf00      	nop
 80035fe:	370c      	adds	r7, #12
 8003600:	46bd      	mov	sp, r7
 8003602:	bc80      	pop	{r7}
 8003604:	4770      	bx	lr

08003606 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003606:	b480      	push	{r7}
 8003608:	b083      	sub	sp, #12
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800360e:	bf00      	nop
 8003610:	370c      	adds	r7, #12
 8003612:	46bd      	mov	sp, r7
 8003614:	bc80      	pop	{r7}
 8003616:	4770      	bx	lr

08003618 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003620:	bf00      	nop
 8003622:	370c      	adds	r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	bc80      	pop	{r7}
 8003628:	4770      	bx	lr

0800362a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800362a:	b480      	push	{r7}
 800362c:	b083      	sub	sp, #12
 800362e:	af00      	add	r7, sp, #0
 8003630:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003632:	bf00      	nop
 8003634:	370c      	adds	r7, #12
 8003636:	46bd      	mov	sp, r7
 8003638:	bc80      	pop	{r7}
 800363a:	4770      	bx	lr

0800363c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003644:	bf00      	nop
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	bc80      	pop	{r7}
 800364c:	4770      	bx	lr

0800364e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800364e:	b480      	push	{r7}
 8003650:	b083      	sub	sp, #12
 8003652:	af00      	add	r7, sp, #0
 8003654:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003656:	bf00      	nop
 8003658:	370c      	adds	r7, #12
 800365a:	46bd      	mov	sp, r7
 800365c:	bc80      	pop	{r7}
 800365e:	4770      	bx	lr

08003660 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003660:	b480      	push	{r7}
 8003662:	b085      	sub	sp, #20
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	f003 0307 	and.w	r3, r3, #7
 800366e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003670:	4b0c      	ldr	r3, [pc, #48]	; (80036a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003672:	68db      	ldr	r3, [r3, #12]
 8003674:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003676:	68ba      	ldr	r2, [r7, #8]
 8003678:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800367c:	4013      	ands	r3, r2
 800367e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003688:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800368c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003690:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003692:	4a04      	ldr	r2, [pc, #16]	; (80036a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	60d3      	str	r3, [r2, #12]
}
 8003698:	bf00      	nop
 800369a:	3714      	adds	r7, #20
 800369c:	46bd      	mov	sp, r7
 800369e:	bc80      	pop	{r7}
 80036a0:	4770      	bx	lr
 80036a2:	bf00      	nop
 80036a4:	e000ed00 	.word	0xe000ed00

080036a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036a8:	b480      	push	{r7}
 80036aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036ac:	4b04      	ldr	r3, [pc, #16]	; (80036c0 <__NVIC_GetPriorityGrouping+0x18>)
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	0a1b      	lsrs	r3, r3, #8
 80036b2:	f003 0307 	and.w	r3, r3, #7
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bc80      	pop	{r7}
 80036bc:	4770      	bx	lr
 80036be:	bf00      	nop
 80036c0:	e000ed00 	.word	0xe000ed00

080036c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b083      	sub	sp, #12
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	4603      	mov	r3, r0
 80036cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	db0b      	blt.n	80036ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036d6:	79fb      	ldrb	r3, [r7, #7]
 80036d8:	f003 021f 	and.w	r2, r3, #31
 80036dc:	4906      	ldr	r1, [pc, #24]	; (80036f8 <__NVIC_EnableIRQ+0x34>)
 80036de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036e2:	095b      	lsrs	r3, r3, #5
 80036e4:	2001      	movs	r0, #1
 80036e6:	fa00 f202 	lsl.w	r2, r0, r2
 80036ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80036ee:	bf00      	nop
 80036f0:	370c      	adds	r7, #12
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bc80      	pop	{r7}
 80036f6:	4770      	bx	lr
 80036f8:	e000e100 	.word	0xe000e100

080036fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	4603      	mov	r3, r0
 8003704:	6039      	str	r1, [r7, #0]
 8003706:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003708:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800370c:	2b00      	cmp	r3, #0
 800370e:	db0a      	blt.n	8003726 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	b2da      	uxtb	r2, r3
 8003714:	490c      	ldr	r1, [pc, #48]	; (8003748 <__NVIC_SetPriority+0x4c>)
 8003716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800371a:	0112      	lsls	r2, r2, #4
 800371c:	b2d2      	uxtb	r2, r2
 800371e:	440b      	add	r3, r1
 8003720:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003724:	e00a      	b.n	800373c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	b2da      	uxtb	r2, r3
 800372a:	4908      	ldr	r1, [pc, #32]	; (800374c <__NVIC_SetPriority+0x50>)
 800372c:	79fb      	ldrb	r3, [r7, #7]
 800372e:	f003 030f 	and.w	r3, r3, #15
 8003732:	3b04      	subs	r3, #4
 8003734:	0112      	lsls	r2, r2, #4
 8003736:	b2d2      	uxtb	r2, r2
 8003738:	440b      	add	r3, r1
 800373a:	761a      	strb	r2, [r3, #24]
}
 800373c:	bf00      	nop
 800373e:	370c      	adds	r7, #12
 8003740:	46bd      	mov	sp, r7
 8003742:	bc80      	pop	{r7}
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop
 8003748:	e000e100 	.word	0xe000e100
 800374c:	e000ed00 	.word	0xe000ed00

08003750 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003750:	b480      	push	{r7}
 8003752:	b089      	sub	sp, #36	; 0x24
 8003754:	af00      	add	r7, sp, #0
 8003756:	60f8      	str	r0, [r7, #12]
 8003758:	60b9      	str	r1, [r7, #8]
 800375a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	f003 0307 	and.w	r3, r3, #7
 8003762:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	f1c3 0307 	rsb	r3, r3, #7
 800376a:	2b04      	cmp	r3, #4
 800376c:	bf28      	it	cs
 800376e:	2304      	movcs	r3, #4
 8003770:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	3304      	adds	r3, #4
 8003776:	2b06      	cmp	r3, #6
 8003778:	d902      	bls.n	8003780 <NVIC_EncodePriority+0x30>
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	3b03      	subs	r3, #3
 800377e:	e000      	b.n	8003782 <NVIC_EncodePriority+0x32>
 8003780:	2300      	movs	r3, #0
 8003782:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003784:	f04f 32ff 	mov.w	r2, #4294967295
 8003788:	69bb      	ldr	r3, [r7, #24]
 800378a:	fa02 f303 	lsl.w	r3, r2, r3
 800378e:	43da      	mvns	r2, r3
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	401a      	ands	r2, r3
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003798:	f04f 31ff 	mov.w	r1, #4294967295
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	fa01 f303 	lsl.w	r3, r1, r3
 80037a2:	43d9      	mvns	r1, r3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037a8:	4313      	orrs	r3, r2
         );
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3724      	adds	r7, #36	; 0x24
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bc80      	pop	{r7}
 80037b2:	4770      	bx	lr

080037b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	3b01      	subs	r3, #1
 80037c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037c4:	d301      	bcc.n	80037ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80037c6:	2301      	movs	r3, #1
 80037c8:	e00f      	b.n	80037ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037ca:	4a0a      	ldr	r2, [pc, #40]	; (80037f4 <SysTick_Config+0x40>)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	3b01      	subs	r3, #1
 80037d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037d2:	210f      	movs	r1, #15
 80037d4:	f04f 30ff 	mov.w	r0, #4294967295
 80037d8:	f7ff ff90 	bl	80036fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037dc:	4b05      	ldr	r3, [pc, #20]	; (80037f4 <SysTick_Config+0x40>)
 80037de:	2200      	movs	r2, #0
 80037e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037e2:	4b04      	ldr	r3, [pc, #16]	; (80037f4 <SysTick_Config+0x40>)
 80037e4:	2207      	movs	r2, #7
 80037e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037e8:	2300      	movs	r3, #0
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3708      	adds	r7, #8
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	e000e010 	.word	0xe000e010

080037f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b082      	sub	sp, #8
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	f7ff ff2d 	bl	8003660 <__NVIC_SetPriorityGrouping>
}
 8003806:	bf00      	nop
 8003808:	3708      	adds	r7, #8
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}

0800380e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800380e:	b580      	push	{r7, lr}
 8003810:	b086      	sub	sp, #24
 8003812:	af00      	add	r7, sp, #0
 8003814:	4603      	mov	r3, r0
 8003816:	60b9      	str	r1, [r7, #8]
 8003818:	607a      	str	r2, [r7, #4]
 800381a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800381c:	2300      	movs	r3, #0
 800381e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003820:	f7ff ff42 	bl	80036a8 <__NVIC_GetPriorityGrouping>
 8003824:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003826:	687a      	ldr	r2, [r7, #4]
 8003828:	68b9      	ldr	r1, [r7, #8]
 800382a:	6978      	ldr	r0, [r7, #20]
 800382c:	f7ff ff90 	bl	8003750 <NVIC_EncodePriority>
 8003830:	4602      	mov	r2, r0
 8003832:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003836:	4611      	mov	r1, r2
 8003838:	4618      	mov	r0, r3
 800383a:	f7ff ff5f 	bl	80036fc <__NVIC_SetPriority>
}
 800383e:	bf00      	nop
 8003840:	3718      	adds	r7, #24
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}

08003846 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003846:	b580      	push	{r7, lr}
 8003848:	b082      	sub	sp, #8
 800384a:	af00      	add	r7, sp, #0
 800384c:	4603      	mov	r3, r0
 800384e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003850:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003854:	4618      	mov	r0, r3
 8003856:	f7ff ff35 	bl	80036c4 <__NVIC_EnableIRQ>
}
 800385a:	bf00      	nop
 800385c:	3708      	adds	r7, #8
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}

08003862 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003862:	b580      	push	{r7, lr}
 8003864:	b082      	sub	sp, #8
 8003866:	af00      	add	r7, sp, #0
 8003868:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f7ff ffa2 	bl	80037b4 <SysTick_Config>
 8003870:	4603      	mov	r3, r0
}
 8003872:	4618      	mov	r0, r3
 8003874:	3708      	adds	r7, #8
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
	...

0800387c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800387c:	b480      	push	{r7}
 800387e:	b08b      	sub	sp, #44	; 0x2c
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003886:	2300      	movs	r3, #0
 8003888:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800388a:	2300      	movs	r3, #0
 800388c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800388e:	e169      	b.n	8003b64 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003890:	2201      	movs	r2, #1
 8003892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003894:	fa02 f303 	lsl.w	r3, r2, r3
 8003898:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	69fa      	ldr	r2, [r7, #28]
 80038a0:	4013      	ands	r3, r2
 80038a2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	69fb      	ldr	r3, [r7, #28]
 80038a8:	429a      	cmp	r2, r3
 80038aa:	f040 8158 	bne.w	8003b5e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	4a9a      	ldr	r2, [pc, #616]	; (8003b1c <HAL_GPIO_Init+0x2a0>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d05e      	beq.n	8003976 <HAL_GPIO_Init+0xfa>
 80038b8:	4a98      	ldr	r2, [pc, #608]	; (8003b1c <HAL_GPIO_Init+0x2a0>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d875      	bhi.n	80039aa <HAL_GPIO_Init+0x12e>
 80038be:	4a98      	ldr	r2, [pc, #608]	; (8003b20 <HAL_GPIO_Init+0x2a4>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d058      	beq.n	8003976 <HAL_GPIO_Init+0xfa>
 80038c4:	4a96      	ldr	r2, [pc, #600]	; (8003b20 <HAL_GPIO_Init+0x2a4>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d86f      	bhi.n	80039aa <HAL_GPIO_Init+0x12e>
 80038ca:	4a96      	ldr	r2, [pc, #600]	; (8003b24 <HAL_GPIO_Init+0x2a8>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d052      	beq.n	8003976 <HAL_GPIO_Init+0xfa>
 80038d0:	4a94      	ldr	r2, [pc, #592]	; (8003b24 <HAL_GPIO_Init+0x2a8>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d869      	bhi.n	80039aa <HAL_GPIO_Init+0x12e>
 80038d6:	4a94      	ldr	r2, [pc, #592]	; (8003b28 <HAL_GPIO_Init+0x2ac>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d04c      	beq.n	8003976 <HAL_GPIO_Init+0xfa>
 80038dc:	4a92      	ldr	r2, [pc, #584]	; (8003b28 <HAL_GPIO_Init+0x2ac>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d863      	bhi.n	80039aa <HAL_GPIO_Init+0x12e>
 80038e2:	4a92      	ldr	r2, [pc, #584]	; (8003b2c <HAL_GPIO_Init+0x2b0>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d046      	beq.n	8003976 <HAL_GPIO_Init+0xfa>
 80038e8:	4a90      	ldr	r2, [pc, #576]	; (8003b2c <HAL_GPIO_Init+0x2b0>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d85d      	bhi.n	80039aa <HAL_GPIO_Init+0x12e>
 80038ee:	2b12      	cmp	r3, #18
 80038f0:	d82a      	bhi.n	8003948 <HAL_GPIO_Init+0xcc>
 80038f2:	2b12      	cmp	r3, #18
 80038f4:	d859      	bhi.n	80039aa <HAL_GPIO_Init+0x12e>
 80038f6:	a201      	add	r2, pc, #4	; (adr r2, 80038fc <HAL_GPIO_Init+0x80>)
 80038f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038fc:	08003977 	.word	0x08003977
 8003900:	08003951 	.word	0x08003951
 8003904:	08003963 	.word	0x08003963
 8003908:	080039a5 	.word	0x080039a5
 800390c:	080039ab 	.word	0x080039ab
 8003910:	080039ab 	.word	0x080039ab
 8003914:	080039ab 	.word	0x080039ab
 8003918:	080039ab 	.word	0x080039ab
 800391c:	080039ab 	.word	0x080039ab
 8003920:	080039ab 	.word	0x080039ab
 8003924:	080039ab 	.word	0x080039ab
 8003928:	080039ab 	.word	0x080039ab
 800392c:	080039ab 	.word	0x080039ab
 8003930:	080039ab 	.word	0x080039ab
 8003934:	080039ab 	.word	0x080039ab
 8003938:	080039ab 	.word	0x080039ab
 800393c:	080039ab 	.word	0x080039ab
 8003940:	08003959 	.word	0x08003959
 8003944:	0800396d 	.word	0x0800396d
 8003948:	4a79      	ldr	r2, [pc, #484]	; (8003b30 <HAL_GPIO_Init+0x2b4>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d013      	beq.n	8003976 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800394e:	e02c      	b.n	80039aa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	68db      	ldr	r3, [r3, #12]
 8003954:	623b      	str	r3, [r7, #32]
          break;
 8003956:	e029      	b.n	80039ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	68db      	ldr	r3, [r3, #12]
 800395c:	3304      	adds	r3, #4
 800395e:	623b      	str	r3, [r7, #32]
          break;
 8003960:	e024      	b.n	80039ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	68db      	ldr	r3, [r3, #12]
 8003966:	3308      	adds	r3, #8
 8003968:	623b      	str	r3, [r7, #32]
          break;
 800396a:	e01f      	b.n	80039ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	330c      	adds	r3, #12
 8003972:	623b      	str	r3, [r7, #32]
          break;
 8003974:	e01a      	b.n	80039ac <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d102      	bne.n	8003984 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800397e:	2304      	movs	r3, #4
 8003980:	623b      	str	r3, [r7, #32]
          break;
 8003982:	e013      	b.n	80039ac <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	2b01      	cmp	r3, #1
 800398a:	d105      	bne.n	8003998 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800398c:	2308      	movs	r3, #8
 800398e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	69fa      	ldr	r2, [r7, #28]
 8003994:	611a      	str	r2, [r3, #16]
          break;
 8003996:	e009      	b.n	80039ac <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003998:	2308      	movs	r3, #8
 800399a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	69fa      	ldr	r2, [r7, #28]
 80039a0:	615a      	str	r2, [r3, #20]
          break;
 80039a2:	e003      	b.n	80039ac <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80039a4:	2300      	movs	r3, #0
 80039a6:	623b      	str	r3, [r7, #32]
          break;
 80039a8:	e000      	b.n	80039ac <HAL_GPIO_Init+0x130>
          break;
 80039aa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80039ac:	69bb      	ldr	r3, [r7, #24]
 80039ae:	2bff      	cmp	r3, #255	; 0xff
 80039b0:	d801      	bhi.n	80039b6 <HAL_GPIO_Init+0x13a>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	e001      	b.n	80039ba <HAL_GPIO_Init+0x13e>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	3304      	adds	r3, #4
 80039ba:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	2bff      	cmp	r3, #255	; 0xff
 80039c0:	d802      	bhi.n	80039c8 <HAL_GPIO_Init+0x14c>
 80039c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	e002      	b.n	80039ce <HAL_GPIO_Init+0x152>
 80039c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ca:	3b08      	subs	r3, #8
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	210f      	movs	r1, #15
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	fa01 f303 	lsl.w	r3, r1, r3
 80039dc:	43db      	mvns	r3, r3
 80039de:	401a      	ands	r2, r3
 80039e0:	6a39      	ldr	r1, [r7, #32]
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	fa01 f303 	lsl.w	r3, r1, r3
 80039e8:	431a      	orrs	r2, r3
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	f000 80b1 	beq.w	8003b5e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80039fc:	4b4d      	ldr	r3, [pc, #308]	; (8003b34 <HAL_GPIO_Init+0x2b8>)
 80039fe:	699b      	ldr	r3, [r3, #24]
 8003a00:	4a4c      	ldr	r2, [pc, #304]	; (8003b34 <HAL_GPIO_Init+0x2b8>)
 8003a02:	f043 0301 	orr.w	r3, r3, #1
 8003a06:	6193      	str	r3, [r2, #24]
 8003a08:	4b4a      	ldr	r3, [pc, #296]	; (8003b34 <HAL_GPIO_Init+0x2b8>)
 8003a0a:	699b      	ldr	r3, [r3, #24]
 8003a0c:	f003 0301 	and.w	r3, r3, #1
 8003a10:	60bb      	str	r3, [r7, #8]
 8003a12:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003a14:	4a48      	ldr	r2, [pc, #288]	; (8003b38 <HAL_GPIO_Init+0x2bc>)
 8003a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a18:	089b      	lsrs	r3, r3, #2
 8003a1a:	3302      	adds	r3, #2
 8003a1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a20:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a24:	f003 0303 	and.w	r3, r3, #3
 8003a28:	009b      	lsls	r3, r3, #2
 8003a2a:	220f      	movs	r2, #15
 8003a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a30:	43db      	mvns	r3, r3
 8003a32:	68fa      	ldr	r2, [r7, #12]
 8003a34:	4013      	ands	r3, r2
 8003a36:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	4a40      	ldr	r2, [pc, #256]	; (8003b3c <HAL_GPIO_Init+0x2c0>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d013      	beq.n	8003a68 <HAL_GPIO_Init+0x1ec>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	4a3f      	ldr	r2, [pc, #252]	; (8003b40 <HAL_GPIO_Init+0x2c4>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d00d      	beq.n	8003a64 <HAL_GPIO_Init+0x1e8>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	4a3e      	ldr	r2, [pc, #248]	; (8003b44 <HAL_GPIO_Init+0x2c8>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d007      	beq.n	8003a60 <HAL_GPIO_Init+0x1e4>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	4a3d      	ldr	r2, [pc, #244]	; (8003b48 <HAL_GPIO_Init+0x2cc>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d101      	bne.n	8003a5c <HAL_GPIO_Init+0x1e0>
 8003a58:	2303      	movs	r3, #3
 8003a5a:	e006      	b.n	8003a6a <HAL_GPIO_Init+0x1ee>
 8003a5c:	2304      	movs	r3, #4
 8003a5e:	e004      	b.n	8003a6a <HAL_GPIO_Init+0x1ee>
 8003a60:	2302      	movs	r3, #2
 8003a62:	e002      	b.n	8003a6a <HAL_GPIO_Init+0x1ee>
 8003a64:	2301      	movs	r3, #1
 8003a66:	e000      	b.n	8003a6a <HAL_GPIO_Init+0x1ee>
 8003a68:	2300      	movs	r3, #0
 8003a6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a6c:	f002 0203 	and.w	r2, r2, #3
 8003a70:	0092      	lsls	r2, r2, #2
 8003a72:	4093      	lsls	r3, r2
 8003a74:	68fa      	ldr	r2, [r7, #12]
 8003a76:	4313      	orrs	r3, r2
 8003a78:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003a7a:	492f      	ldr	r1, [pc, #188]	; (8003b38 <HAL_GPIO_Init+0x2bc>)
 8003a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a7e:	089b      	lsrs	r3, r3, #2
 8003a80:	3302      	adds	r3, #2
 8003a82:	68fa      	ldr	r2, [r7, #12]
 8003a84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d006      	beq.n	8003aa2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003a94:	4b2d      	ldr	r3, [pc, #180]	; (8003b4c <HAL_GPIO_Init+0x2d0>)
 8003a96:	689a      	ldr	r2, [r3, #8]
 8003a98:	492c      	ldr	r1, [pc, #176]	; (8003b4c <HAL_GPIO_Init+0x2d0>)
 8003a9a:	69bb      	ldr	r3, [r7, #24]
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	608b      	str	r3, [r1, #8]
 8003aa0:	e006      	b.n	8003ab0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003aa2:	4b2a      	ldr	r3, [pc, #168]	; (8003b4c <HAL_GPIO_Init+0x2d0>)
 8003aa4:	689a      	ldr	r2, [r3, #8]
 8003aa6:	69bb      	ldr	r3, [r7, #24]
 8003aa8:	43db      	mvns	r3, r3
 8003aaa:	4928      	ldr	r1, [pc, #160]	; (8003b4c <HAL_GPIO_Init+0x2d0>)
 8003aac:	4013      	ands	r3, r2
 8003aae:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d006      	beq.n	8003aca <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003abc:	4b23      	ldr	r3, [pc, #140]	; (8003b4c <HAL_GPIO_Init+0x2d0>)
 8003abe:	68da      	ldr	r2, [r3, #12]
 8003ac0:	4922      	ldr	r1, [pc, #136]	; (8003b4c <HAL_GPIO_Init+0x2d0>)
 8003ac2:	69bb      	ldr	r3, [r7, #24]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	60cb      	str	r3, [r1, #12]
 8003ac8:	e006      	b.n	8003ad8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003aca:	4b20      	ldr	r3, [pc, #128]	; (8003b4c <HAL_GPIO_Init+0x2d0>)
 8003acc:	68da      	ldr	r2, [r3, #12]
 8003ace:	69bb      	ldr	r3, [r7, #24]
 8003ad0:	43db      	mvns	r3, r3
 8003ad2:	491e      	ldr	r1, [pc, #120]	; (8003b4c <HAL_GPIO_Init+0x2d0>)
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d006      	beq.n	8003af2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003ae4:	4b19      	ldr	r3, [pc, #100]	; (8003b4c <HAL_GPIO_Init+0x2d0>)
 8003ae6:	685a      	ldr	r2, [r3, #4]
 8003ae8:	4918      	ldr	r1, [pc, #96]	; (8003b4c <HAL_GPIO_Init+0x2d0>)
 8003aea:	69bb      	ldr	r3, [r7, #24]
 8003aec:	4313      	orrs	r3, r2
 8003aee:	604b      	str	r3, [r1, #4]
 8003af0:	e006      	b.n	8003b00 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003af2:	4b16      	ldr	r3, [pc, #88]	; (8003b4c <HAL_GPIO_Init+0x2d0>)
 8003af4:	685a      	ldr	r2, [r3, #4]
 8003af6:	69bb      	ldr	r3, [r7, #24]
 8003af8:	43db      	mvns	r3, r3
 8003afa:	4914      	ldr	r1, [pc, #80]	; (8003b4c <HAL_GPIO_Init+0x2d0>)
 8003afc:	4013      	ands	r3, r2
 8003afe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d021      	beq.n	8003b50 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003b0c:	4b0f      	ldr	r3, [pc, #60]	; (8003b4c <HAL_GPIO_Init+0x2d0>)
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	490e      	ldr	r1, [pc, #56]	; (8003b4c <HAL_GPIO_Init+0x2d0>)
 8003b12:	69bb      	ldr	r3, [r7, #24]
 8003b14:	4313      	orrs	r3, r2
 8003b16:	600b      	str	r3, [r1, #0]
 8003b18:	e021      	b.n	8003b5e <HAL_GPIO_Init+0x2e2>
 8003b1a:	bf00      	nop
 8003b1c:	10320000 	.word	0x10320000
 8003b20:	10310000 	.word	0x10310000
 8003b24:	10220000 	.word	0x10220000
 8003b28:	10210000 	.word	0x10210000
 8003b2c:	10120000 	.word	0x10120000
 8003b30:	10110000 	.word	0x10110000
 8003b34:	40021000 	.word	0x40021000
 8003b38:	40010000 	.word	0x40010000
 8003b3c:	40010800 	.word	0x40010800
 8003b40:	40010c00 	.word	0x40010c00
 8003b44:	40011000 	.word	0x40011000
 8003b48:	40011400 	.word	0x40011400
 8003b4c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003b50:	4b0b      	ldr	r3, [pc, #44]	; (8003b80 <HAL_GPIO_Init+0x304>)
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	69bb      	ldr	r3, [r7, #24]
 8003b56:	43db      	mvns	r3, r3
 8003b58:	4909      	ldr	r1, [pc, #36]	; (8003b80 <HAL_GPIO_Init+0x304>)
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b60:	3301      	adds	r3, #1
 8003b62:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6a:	fa22 f303 	lsr.w	r3, r2, r3
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	f47f ae8e 	bne.w	8003890 <HAL_GPIO_Init+0x14>
  }
}
 8003b74:	bf00      	nop
 8003b76:	bf00      	nop
 8003b78:	372c      	adds	r7, #44	; 0x2c
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bc80      	pop	{r7}
 8003b7e:	4770      	bx	lr
 8003b80:	40010400 	.word	0x40010400

08003b84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b085      	sub	sp, #20
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	460b      	mov	r3, r1
 8003b8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	689a      	ldr	r2, [r3, #8]
 8003b94:	887b      	ldrh	r3, [r7, #2]
 8003b96:	4013      	ands	r3, r2
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d002      	beq.n	8003ba2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	73fb      	strb	r3, [r7, #15]
 8003ba0:	e001      	b.n	8003ba6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003ba6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3714      	adds	r7, #20
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bc80      	pop	{r7}
 8003bb0:	4770      	bx	lr

08003bb2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bb2:	b480      	push	{r7}
 8003bb4:	b083      	sub	sp, #12
 8003bb6:	af00      	add	r7, sp, #0
 8003bb8:	6078      	str	r0, [r7, #4]
 8003bba:	460b      	mov	r3, r1
 8003bbc:	807b      	strh	r3, [r7, #2]
 8003bbe:	4613      	mov	r3, r2
 8003bc0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003bc2:	787b      	ldrb	r3, [r7, #1]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d003      	beq.n	8003bd0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003bc8:	887a      	ldrh	r2, [r7, #2]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003bce:	e003      	b.n	8003bd8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003bd0:	887b      	ldrh	r3, [r7, #2]
 8003bd2:	041a      	lsls	r2, r3, #16
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	611a      	str	r2, [r3, #16]
}
 8003bd8:	bf00      	nop
 8003bda:	370c      	adds	r7, #12
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bc80      	pop	{r7}
 8003be0:	4770      	bx	lr
	...

08003be4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b082      	sub	sp, #8
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	4603      	mov	r3, r0
 8003bec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003bee:	4b08      	ldr	r3, [pc, #32]	; (8003c10 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003bf0:	695a      	ldr	r2, [r3, #20]
 8003bf2:	88fb      	ldrh	r3, [r7, #6]
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d006      	beq.n	8003c08 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003bfa:	4a05      	ldr	r2, [pc, #20]	; (8003c10 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003bfc:	88fb      	ldrh	r3, [r7, #6]
 8003bfe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c00:	88fb      	ldrh	r3, [r7, #6]
 8003c02:	4618      	mov	r0, r3
 8003c04:	f7fd f90e 	bl	8000e24 <HAL_GPIO_EXTI_Callback>
  }
}
 8003c08:	bf00      	nop
 8003c0a:	3708      	adds	r7, #8
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	40010400 	.word	0x40010400

08003c14 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d101      	bne.n	8003c26 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e034      	b.n	8003c90 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8003c2e:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f245 5255 	movw	r2, #21845	; 0x5555
 8003c38:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	687a      	ldr	r2, [r7, #4]
 8003c40:	6852      	ldr	r2, [r2, #4]
 8003c42:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	687a      	ldr	r2, [r7, #4]
 8003c4a:	6892      	ldr	r2, [r2, #8]
 8003c4c:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8003c4e:	f7fe fa1f 	bl	8002090 <HAL_GetTick>
 8003c52:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003c54:	e00f      	b.n	8003c76 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8003c56:	f7fe fa1b 	bl	8002090 <HAL_GetTick>
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	2b27      	cmp	r3, #39	; 0x27
 8003c62:	d908      	bls.n	8003c76 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	68db      	ldr	r3, [r3, #12]
 8003c6a:	f003 0303 	and.w	r3, r3, #3
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d001      	beq.n	8003c76 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8003c72:	2303      	movs	r3, #3
 8003c74:	e00c      	b.n	8003c90 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	f003 0303 	and.w	r3, r3, #3
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d1e8      	bne.n	8003c56 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8003c8c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003c8e:	2300      	movs	r3, #0
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	3710      	adds	r7, #16
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8003ca8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003caa:	2300      	movs	r3, #0
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	370c      	adds	r7, #12
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bc80      	pop	{r7}
 8003cb4:	4770      	bx	lr
	...

08003cb8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b086      	sub	sp, #24
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d101      	bne.n	8003cca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e272      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 0301 	and.w	r3, r3, #1
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	f000 8087 	beq.w	8003de6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003cd8:	4b92      	ldr	r3, [pc, #584]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	f003 030c 	and.w	r3, r3, #12
 8003ce0:	2b04      	cmp	r3, #4
 8003ce2:	d00c      	beq.n	8003cfe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ce4:	4b8f      	ldr	r3, [pc, #572]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f003 030c 	and.w	r3, r3, #12
 8003cec:	2b08      	cmp	r3, #8
 8003cee:	d112      	bne.n	8003d16 <HAL_RCC_OscConfig+0x5e>
 8003cf0:	4b8c      	ldr	r3, [pc, #560]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cf8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cfc:	d10b      	bne.n	8003d16 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cfe:	4b89      	ldr	r3, [pc, #548]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d06c      	beq.n	8003de4 <HAL_RCC_OscConfig+0x12c>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d168      	bne.n	8003de4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e24c      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d1e:	d106      	bne.n	8003d2e <HAL_RCC_OscConfig+0x76>
 8003d20:	4b80      	ldr	r3, [pc, #512]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a7f      	ldr	r2, [pc, #508]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d2a:	6013      	str	r3, [r2, #0]
 8003d2c:	e02e      	b.n	8003d8c <HAL_RCC_OscConfig+0xd4>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d10c      	bne.n	8003d50 <HAL_RCC_OscConfig+0x98>
 8003d36:	4b7b      	ldr	r3, [pc, #492]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a7a      	ldr	r2, [pc, #488]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d40:	6013      	str	r3, [r2, #0]
 8003d42:	4b78      	ldr	r3, [pc, #480]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a77      	ldr	r2, [pc, #476]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d48:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d4c:	6013      	str	r3, [r2, #0]
 8003d4e:	e01d      	b.n	8003d8c <HAL_RCC_OscConfig+0xd4>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d58:	d10c      	bne.n	8003d74 <HAL_RCC_OscConfig+0xbc>
 8003d5a:	4b72      	ldr	r3, [pc, #456]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a71      	ldr	r2, [pc, #452]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d64:	6013      	str	r3, [r2, #0]
 8003d66:	4b6f      	ldr	r3, [pc, #444]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a6e      	ldr	r2, [pc, #440]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d70:	6013      	str	r3, [r2, #0]
 8003d72:	e00b      	b.n	8003d8c <HAL_RCC_OscConfig+0xd4>
 8003d74:	4b6b      	ldr	r3, [pc, #428]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a6a      	ldr	r2, [pc, #424]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d7e:	6013      	str	r3, [r2, #0]
 8003d80:	4b68      	ldr	r3, [pc, #416]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a67      	ldr	r2, [pc, #412]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003d86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d8a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d013      	beq.n	8003dbc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d94:	f7fe f97c 	bl	8002090 <HAL_GetTick>
 8003d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d9a:	e008      	b.n	8003dae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d9c:	f7fe f978 	bl	8002090 <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	2b64      	cmp	r3, #100	; 0x64
 8003da8:	d901      	bls.n	8003dae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003daa:	2303      	movs	r3, #3
 8003dac:	e200      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dae:	4b5d      	ldr	r3, [pc, #372]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d0f0      	beq.n	8003d9c <HAL_RCC_OscConfig+0xe4>
 8003dba:	e014      	b.n	8003de6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dbc:	f7fe f968 	bl	8002090 <HAL_GetTick>
 8003dc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dc2:	e008      	b.n	8003dd6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dc4:	f7fe f964 	bl	8002090 <HAL_GetTick>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	2b64      	cmp	r3, #100	; 0x64
 8003dd0:	d901      	bls.n	8003dd6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	e1ec      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dd6:	4b53      	ldr	r3, [pc, #332]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d1f0      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x10c>
 8003de2:	e000      	b.n	8003de6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003de4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0302 	and.w	r3, r3, #2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d063      	beq.n	8003eba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003df2:	4b4c      	ldr	r3, [pc, #304]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	f003 030c 	and.w	r3, r3, #12
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d00b      	beq.n	8003e16 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003dfe:	4b49      	ldr	r3, [pc, #292]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	f003 030c 	and.w	r3, r3, #12
 8003e06:	2b08      	cmp	r3, #8
 8003e08:	d11c      	bne.n	8003e44 <HAL_RCC_OscConfig+0x18c>
 8003e0a:	4b46      	ldr	r3, [pc, #280]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d116      	bne.n	8003e44 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e16:	4b43      	ldr	r3, [pc, #268]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d005      	beq.n	8003e2e <HAL_RCC_OscConfig+0x176>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	691b      	ldr	r3, [r3, #16]
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d001      	beq.n	8003e2e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e1c0      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e2e:	4b3d      	ldr	r3, [pc, #244]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	695b      	ldr	r3, [r3, #20]
 8003e3a:	00db      	lsls	r3, r3, #3
 8003e3c:	4939      	ldr	r1, [pc, #228]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e42:	e03a      	b.n	8003eba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	691b      	ldr	r3, [r3, #16]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d020      	beq.n	8003e8e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e4c:	4b36      	ldr	r3, [pc, #216]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003e4e:	2201      	movs	r2, #1
 8003e50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e52:	f7fe f91d 	bl	8002090 <HAL_GetTick>
 8003e56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e58:	e008      	b.n	8003e6c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e5a:	f7fe f919 	bl	8002090 <HAL_GetTick>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	1ad3      	subs	r3, r2, r3
 8003e64:	2b02      	cmp	r3, #2
 8003e66:	d901      	bls.n	8003e6c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e1a1      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e6c:	4b2d      	ldr	r3, [pc, #180]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 0302 	and.w	r3, r3, #2
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d0f0      	beq.n	8003e5a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e78:	4b2a      	ldr	r3, [pc, #168]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	695b      	ldr	r3, [r3, #20]
 8003e84:	00db      	lsls	r3, r3, #3
 8003e86:	4927      	ldr	r1, [pc, #156]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	600b      	str	r3, [r1, #0]
 8003e8c:	e015      	b.n	8003eba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e8e:	4b26      	ldr	r3, [pc, #152]	; (8003f28 <HAL_RCC_OscConfig+0x270>)
 8003e90:	2200      	movs	r2, #0
 8003e92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e94:	f7fe f8fc 	bl	8002090 <HAL_GetTick>
 8003e98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e9a:	e008      	b.n	8003eae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e9c:	f7fe f8f8 	bl	8002090 <HAL_GetTick>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	1ad3      	subs	r3, r2, r3
 8003ea6:	2b02      	cmp	r3, #2
 8003ea8:	d901      	bls.n	8003eae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003eaa:	2303      	movs	r3, #3
 8003eac:	e180      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eae:	4b1d      	ldr	r3, [pc, #116]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0302 	and.w	r3, r3, #2
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d1f0      	bne.n	8003e9c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0308 	and.w	r3, r3, #8
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d03a      	beq.n	8003f3c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	699b      	ldr	r3, [r3, #24]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d019      	beq.n	8003f02 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ece:	4b17      	ldr	r3, [pc, #92]	; (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ed4:	f7fe f8dc 	bl	8002090 <HAL_GetTick>
 8003ed8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eda:	e008      	b.n	8003eee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003edc:	f7fe f8d8 	bl	8002090 <HAL_GetTick>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	1ad3      	subs	r3, r2, r3
 8003ee6:	2b02      	cmp	r3, #2
 8003ee8:	d901      	bls.n	8003eee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003eea:	2303      	movs	r3, #3
 8003eec:	e160      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eee:	4b0d      	ldr	r3, [pc, #52]	; (8003f24 <HAL_RCC_OscConfig+0x26c>)
 8003ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef2:	f003 0302 	and.w	r3, r3, #2
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d0f0      	beq.n	8003edc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003efa:	2001      	movs	r0, #1
 8003efc:	f000 faba 	bl	8004474 <RCC_Delay>
 8003f00:	e01c      	b.n	8003f3c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f02:	4b0a      	ldr	r3, [pc, #40]	; (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003f04:	2200      	movs	r2, #0
 8003f06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f08:	f7fe f8c2 	bl	8002090 <HAL_GetTick>
 8003f0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f0e:	e00f      	b.n	8003f30 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f10:	f7fe f8be 	bl	8002090 <HAL_GetTick>
 8003f14:	4602      	mov	r2, r0
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	2b02      	cmp	r3, #2
 8003f1c:	d908      	bls.n	8003f30 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003f1e:	2303      	movs	r3, #3
 8003f20:	e146      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
 8003f22:	bf00      	nop
 8003f24:	40021000 	.word	0x40021000
 8003f28:	42420000 	.word	0x42420000
 8003f2c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f30:	4b92      	ldr	r3, [pc, #584]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f34:	f003 0302 	and.w	r3, r3, #2
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d1e9      	bne.n	8003f10 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 0304 	and.w	r3, r3, #4
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	f000 80a6 	beq.w	8004096 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f4e:	4b8b      	ldr	r3, [pc, #556]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003f50:	69db      	ldr	r3, [r3, #28]
 8003f52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d10d      	bne.n	8003f76 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f5a:	4b88      	ldr	r3, [pc, #544]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003f5c:	69db      	ldr	r3, [r3, #28]
 8003f5e:	4a87      	ldr	r2, [pc, #540]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003f60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f64:	61d3      	str	r3, [r2, #28]
 8003f66:	4b85      	ldr	r3, [pc, #532]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003f68:	69db      	ldr	r3, [r3, #28]
 8003f6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f6e:	60bb      	str	r3, [r7, #8]
 8003f70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f72:	2301      	movs	r3, #1
 8003f74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f76:	4b82      	ldr	r3, [pc, #520]	; (8004180 <HAL_RCC_OscConfig+0x4c8>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d118      	bne.n	8003fb4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f82:	4b7f      	ldr	r3, [pc, #508]	; (8004180 <HAL_RCC_OscConfig+0x4c8>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a7e      	ldr	r2, [pc, #504]	; (8004180 <HAL_RCC_OscConfig+0x4c8>)
 8003f88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f8e:	f7fe f87f 	bl	8002090 <HAL_GetTick>
 8003f92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f94:	e008      	b.n	8003fa8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f96:	f7fe f87b 	bl	8002090 <HAL_GetTick>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	1ad3      	subs	r3, r2, r3
 8003fa0:	2b64      	cmp	r3, #100	; 0x64
 8003fa2:	d901      	bls.n	8003fa8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	e103      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fa8:	4b75      	ldr	r3, [pc, #468]	; (8004180 <HAL_RCC_OscConfig+0x4c8>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d0f0      	beq.n	8003f96 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d106      	bne.n	8003fca <HAL_RCC_OscConfig+0x312>
 8003fbc:	4b6f      	ldr	r3, [pc, #444]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003fbe:	6a1b      	ldr	r3, [r3, #32]
 8003fc0:	4a6e      	ldr	r2, [pc, #440]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003fc2:	f043 0301 	orr.w	r3, r3, #1
 8003fc6:	6213      	str	r3, [r2, #32]
 8003fc8:	e02d      	b.n	8004026 <HAL_RCC_OscConfig+0x36e>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d10c      	bne.n	8003fec <HAL_RCC_OscConfig+0x334>
 8003fd2:	4b6a      	ldr	r3, [pc, #424]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003fd4:	6a1b      	ldr	r3, [r3, #32]
 8003fd6:	4a69      	ldr	r2, [pc, #420]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003fd8:	f023 0301 	bic.w	r3, r3, #1
 8003fdc:	6213      	str	r3, [r2, #32]
 8003fde:	4b67      	ldr	r3, [pc, #412]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003fe0:	6a1b      	ldr	r3, [r3, #32]
 8003fe2:	4a66      	ldr	r2, [pc, #408]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003fe4:	f023 0304 	bic.w	r3, r3, #4
 8003fe8:	6213      	str	r3, [r2, #32]
 8003fea:	e01c      	b.n	8004026 <HAL_RCC_OscConfig+0x36e>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	2b05      	cmp	r3, #5
 8003ff2:	d10c      	bne.n	800400e <HAL_RCC_OscConfig+0x356>
 8003ff4:	4b61      	ldr	r3, [pc, #388]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003ff6:	6a1b      	ldr	r3, [r3, #32]
 8003ff8:	4a60      	ldr	r2, [pc, #384]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8003ffa:	f043 0304 	orr.w	r3, r3, #4
 8003ffe:	6213      	str	r3, [r2, #32]
 8004000:	4b5e      	ldr	r3, [pc, #376]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8004002:	6a1b      	ldr	r3, [r3, #32]
 8004004:	4a5d      	ldr	r2, [pc, #372]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8004006:	f043 0301 	orr.w	r3, r3, #1
 800400a:	6213      	str	r3, [r2, #32]
 800400c:	e00b      	b.n	8004026 <HAL_RCC_OscConfig+0x36e>
 800400e:	4b5b      	ldr	r3, [pc, #364]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8004010:	6a1b      	ldr	r3, [r3, #32]
 8004012:	4a5a      	ldr	r2, [pc, #360]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8004014:	f023 0301 	bic.w	r3, r3, #1
 8004018:	6213      	str	r3, [r2, #32]
 800401a:	4b58      	ldr	r3, [pc, #352]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 800401c:	6a1b      	ldr	r3, [r3, #32]
 800401e:	4a57      	ldr	r2, [pc, #348]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8004020:	f023 0304 	bic.w	r3, r3, #4
 8004024:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d015      	beq.n	800405a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800402e:	f7fe f82f 	bl	8002090 <HAL_GetTick>
 8004032:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004034:	e00a      	b.n	800404c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004036:	f7fe f82b 	bl	8002090 <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	f241 3288 	movw	r2, #5000	; 0x1388
 8004044:	4293      	cmp	r3, r2
 8004046:	d901      	bls.n	800404c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004048:	2303      	movs	r3, #3
 800404a:	e0b1      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800404c:	4b4b      	ldr	r3, [pc, #300]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 800404e:	6a1b      	ldr	r3, [r3, #32]
 8004050:	f003 0302 	and.w	r3, r3, #2
 8004054:	2b00      	cmp	r3, #0
 8004056:	d0ee      	beq.n	8004036 <HAL_RCC_OscConfig+0x37e>
 8004058:	e014      	b.n	8004084 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800405a:	f7fe f819 	bl	8002090 <HAL_GetTick>
 800405e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004060:	e00a      	b.n	8004078 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004062:	f7fe f815 	bl	8002090 <HAL_GetTick>
 8004066:	4602      	mov	r2, r0
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	1ad3      	subs	r3, r2, r3
 800406c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004070:	4293      	cmp	r3, r2
 8004072:	d901      	bls.n	8004078 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004074:	2303      	movs	r3, #3
 8004076:	e09b      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004078:	4b40      	ldr	r3, [pc, #256]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 800407a:	6a1b      	ldr	r3, [r3, #32]
 800407c:	f003 0302 	and.w	r3, r3, #2
 8004080:	2b00      	cmp	r3, #0
 8004082:	d1ee      	bne.n	8004062 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004084:	7dfb      	ldrb	r3, [r7, #23]
 8004086:	2b01      	cmp	r3, #1
 8004088:	d105      	bne.n	8004096 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800408a:	4b3c      	ldr	r3, [pc, #240]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 800408c:	69db      	ldr	r3, [r3, #28]
 800408e:	4a3b      	ldr	r2, [pc, #236]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8004090:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004094:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	69db      	ldr	r3, [r3, #28]
 800409a:	2b00      	cmp	r3, #0
 800409c:	f000 8087 	beq.w	80041ae <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040a0:	4b36      	ldr	r3, [pc, #216]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	f003 030c 	and.w	r3, r3, #12
 80040a8:	2b08      	cmp	r3, #8
 80040aa:	d061      	beq.n	8004170 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	69db      	ldr	r3, [r3, #28]
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d146      	bne.n	8004142 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040b4:	4b33      	ldr	r3, [pc, #204]	; (8004184 <HAL_RCC_OscConfig+0x4cc>)
 80040b6:	2200      	movs	r2, #0
 80040b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040ba:	f7fd ffe9 	bl	8002090 <HAL_GetTick>
 80040be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040c0:	e008      	b.n	80040d4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040c2:	f7fd ffe5 	bl	8002090 <HAL_GetTick>
 80040c6:	4602      	mov	r2, r0
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	2b02      	cmp	r3, #2
 80040ce:	d901      	bls.n	80040d4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80040d0:	2303      	movs	r3, #3
 80040d2:	e06d      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040d4:	4b29      	ldr	r3, [pc, #164]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d1f0      	bne.n	80040c2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6a1b      	ldr	r3, [r3, #32]
 80040e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040e8:	d108      	bne.n	80040fc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80040ea:	4b24      	ldr	r3, [pc, #144]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	4921      	ldr	r1, [pc, #132]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 80040f8:	4313      	orrs	r3, r2
 80040fa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040fc:	4b1f      	ldr	r3, [pc, #124]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6a19      	ldr	r1, [r3, #32]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800410c:	430b      	orrs	r3, r1
 800410e:	491b      	ldr	r1, [pc, #108]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8004110:	4313      	orrs	r3, r2
 8004112:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004114:	4b1b      	ldr	r3, [pc, #108]	; (8004184 <HAL_RCC_OscConfig+0x4cc>)
 8004116:	2201      	movs	r2, #1
 8004118:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800411a:	f7fd ffb9 	bl	8002090 <HAL_GetTick>
 800411e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004120:	e008      	b.n	8004134 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004122:	f7fd ffb5 	bl	8002090 <HAL_GetTick>
 8004126:	4602      	mov	r2, r0
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	1ad3      	subs	r3, r2, r3
 800412c:	2b02      	cmp	r3, #2
 800412e:	d901      	bls.n	8004134 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004130:	2303      	movs	r3, #3
 8004132:	e03d      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004134:	4b11      	ldr	r3, [pc, #68]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800413c:	2b00      	cmp	r3, #0
 800413e:	d0f0      	beq.n	8004122 <HAL_RCC_OscConfig+0x46a>
 8004140:	e035      	b.n	80041ae <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004142:	4b10      	ldr	r3, [pc, #64]	; (8004184 <HAL_RCC_OscConfig+0x4cc>)
 8004144:	2200      	movs	r2, #0
 8004146:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004148:	f7fd ffa2 	bl	8002090 <HAL_GetTick>
 800414c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800414e:	e008      	b.n	8004162 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004150:	f7fd ff9e 	bl	8002090 <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	2b02      	cmp	r3, #2
 800415c:	d901      	bls.n	8004162 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e026      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004162:	4b06      	ldr	r3, [pc, #24]	; (800417c <HAL_RCC_OscConfig+0x4c4>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800416a:	2b00      	cmp	r3, #0
 800416c:	d1f0      	bne.n	8004150 <HAL_RCC_OscConfig+0x498>
 800416e:	e01e      	b.n	80041ae <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	69db      	ldr	r3, [r3, #28]
 8004174:	2b01      	cmp	r3, #1
 8004176:	d107      	bne.n	8004188 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e019      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
 800417c:	40021000 	.word	0x40021000
 8004180:	40007000 	.word	0x40007000
 8004184:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004188:	4b0b      	ldr	r3, [pc, #44]	; (80041b8 <HAL_RCC_OscConfig+0x500>)
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6a1b      	ldr	r3, [r3, #32]
 8004198:	429a      	cmp	r2, r3
 800419a:	d106      	bne.n	80041aa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041a6:	429a      	cmp	r2, r3
 80041a8:	d001      	beq.n	80041ae <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e000      	b.n	80041b0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80041ae:	2300      	movs	r3, #0
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3718      	adds	r7, #24
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	40021000 	.word	0x40021000

080041bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b084      	sub	sp, #16
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
 80041c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d101      	bne.n	80041d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e0d0      	b.n	8004372 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80041d0:	4b6a      	ldr	r3, [pc, #424]	; (800437c <HAL_RCC_ClockConfig+0x1c0>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 0307 	and.w	r3, r3, #7
 80041d8:	683a      	ldr	r2, [r7, #0]
 80041da:	429a      	cmp	r2, r3
 80041dc:	d910      	bls.n	8004200 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041de:	4b67      	ldr	r3, [pc, #412]	; (800437c <HAL_RCC_ClockConfig+0x1c0>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f023 0207 	bic.w	r2, r3, #7
 80041e6:	4965      	ldr	r1, [pc, #404]	; (800437c <HAL_RCC_ClockConfig+0x1c0>)
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041ee:	4b63      	ldr	r3, [pc, #396]	; (800437c <HAL_RCC_ClockConfig+0x1c0>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0307 	and.w	r3, r3, #7
 80041f6:	683a      	ldr	r2, [r7, #0]
 80041f8:	429a      	cmp	r2, r3
 80041fa:	d001      	beq.n	8004200 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	e0b8      	b.n	8004372 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0302 	and.w	r3, r3, #2
 8004208:	2b00      	cmp	r3, #0
 800420a:	d020      	beq.n	800424e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 0304 	and.w	r3, r3, #4
 8004214:	2b00      	cmp	r3, #0
 8004216:	d005      	beq.n	8004224 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004218:	4b59      	ldr	r3, [pc, #356]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	4a58      	ldr	r2, [pc, #352]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 800421e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004222:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 0308 	and.w	r3, r3, #8
 800422c:	2b00      	cmp	r3, #0
 800422e:	d005      	beq.n	800423c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004230:	4b53      	ldr	r3, [pc, #332]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	4a52      	ldr	r2, [pc, #328]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 8004236:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800423a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800423c:	4b50      	ldr	r3, [pc, #320]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	494d      	ldr	r1, [pc, #308]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 800424a:	4313      	orrs	r3, r2
 800424c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 0301 	and.w	r3, r3, #1
 8004256:	2b00      	cmp	r3, #0
 8004258:	d040      	beq.n	80042dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	2b01      	cmp	r3, #1
 8004260:	d107      	bne.n	8004272 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004262:	4b47      	ldr	r3, [pc, #284]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800426a:	2b00      	cmp	r3, #0
 800426c:	d115      	bne.n	800429a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e07f      	b.n	8004372 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	2b02      	cmp	r3, #2
 8004278:	d107      	bne.n	800428a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800427a:	4b41      	ldr	r3, [pc, #260]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d109      	bne.n	800429a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e073      	b.n	8004372 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800428a:	4b3d      	ldr	r3, [pc, #244]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f003 0302 	and.w	r3, r3, #2
 8004292:	2b00      	cmp	r3, #0
 8004294:	d101      	bne.n	800429a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e06b      	b.n	8004372 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800429a:	4b39      	ldr	r3, [pc, #228]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	f023 0203 	bic.w	r2, r3, #3
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	4936      	ldr	r1, [pc, #216]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 80042a8:	4313      	orrs	r3, r2
 80042aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042ac:	f7fd fef0 	bl	8002090 <HAL_GetTick>
 80042b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042b2:	e00a      	b.n	80042ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042b4:	f7fd feec 	bl	8002090 <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	f241 3288 	movw	r2, #5000	; 0x1388
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d901      	bls.n	80042ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e053      	b.n	8004372 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042ca:	4b2d      	ldr	r3, [pc, #180]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	f003 020c 	and.w	r2, r3, #12
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	429a      	cmp	r2, r3
 80042da:	d1eb      	bne.n	80042b4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042dc:	4b27      	ldr	r3, [pc, #156]	; (800437c <HAL_RCC_ClockConfig+0x1c0>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0307 	and.w	r3, r3, #7
 80042e4:	683a      	ldr	r2, [r7, #0]
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d210      	bcs.n	800430c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042ea:	4b24      	ldr	r3, [pc, #144]	; (800437c <HAL_RCC_ClockConfig+0x1c0>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f023 0207 	bic.w	r2, r3, #7
 80042f2:	4922      	ldr	r1, [pc, #136]	; (800437c <HAL_RCC_ClockConfig+0x1c0>)
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042fa:	4b20      	ldr	r3, [pc, #128]	; (800437c <HAL_RCC_ClockConfig+0x1c0>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 0307 	and.w	r3, r3, #7
 8004302:	683a      	ldr	r2, [r7, #0]
 8004304:	429a      	cmp	r2, r3
 8004306:	d001      	beq.n	800430c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e032      	b.n	8004372 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0304 	and.w	r3, r3, #4
 8004314:	2b00      	cmp	r3, #0
 8004316:	d008      	beq.n	800432a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004318:	4b19      	ldr	r3, [pc, #100]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	4916      	ldr	r1, [pc, #88]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 8004326:	4313      	orrs	r3, r2
 8004328:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0308 	and.w	r3, r3, #8
 8004332:	2b00      	cmp	r3, #0
 8004334:	d009      	beq.n	800434a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004336:	4b12      	ldr	r3, [pc, #72]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	00db      	lsls	r3, r3, #3
 8004344:	490e      	ldr	r1, [pc, #56]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 8004346:	4313      	orrs	r3, r2
 8004348:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800434a:	f000 f821 	bl	8004390 <HAL_RCC_GetSysClockFreq>
 800434e:	4602      	mov	r2, r0
 8004350:	4b0b      	ldr	r3, [pc, #44]	; (8004380 <HAL_RCC_ClockConfig+0x1c4>)
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	091b      	lsrs	r3, r3, #4
 8004356:	f003 030f 	and.w	r3, r3, #15
 800435a:	490a      	ldr	r1, [pc, #40]	; (8004384 <HAL_RCC_ClockConfig+0x1c8>)
 800435c:	5ccb      	ldrb	r3, [r1, r3]
 800435e:	fa22 f303 	lsr.w	r3, r2, r3
 8004362:	4a09      	ldr	r2, [pc, #36]	; (8004388 <HAL_RCC_ClockConfig+0x1cc>)
 8004364:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004366:	4b09      	ldr	r3, [pc, #36]	; (800438c <HAL_RCC_ClockConfig+0x1d0>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4618      	mov	r0, r3
 800436c:	f7fd fe4e 	bl	800200c <HAL_InitTick>

  return HAL_OK;
 8004370:	2300      	movs	r3, #0
}
 8004372:	4618      	mov	r0, r3
 8004374:	3710      	adds	r7, #16
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}
 800437a:	bf00      	nop
 800437c:	40022000 	.word	0x40022000
 8004380:	40021000 	.word	0x40021000
 8004384:	08005618 	.word	0x08005618
 8004388:	20000014 	.word	0x20000014
 800438c:	20000018 	.word	0x20000018

08004390 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004390:	b480      	push	{r7}
 8004392:	b087      	sub	sp, #28
 8004394:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004396:	2300      	movs	r3, #0
 8004398:	60fb      	str	r3, [r7, #12]
 800439a:	2300      	movs	r3, #0
 800439c:	60bb      	str	r3, [r7, #8]
 800439e:	2300      	movs	r3, #0
 80043a0:	617b      	str	r3, [r7, #20]
 80043a2:	2300      	movs	r3, #0
 80043a4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80043a6:	2300      	movs	r3, #0
 80043a8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80043aa:	4b1e      	ldr	r3, [pc, #120]	; (8004424 <HAL_RCC_GetSysClockFreq+0x94>)
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f003 030c 	and.w	r3, r3, #12
 80043b6:	2b04      	cmp	r3, #4
 80043b8:	d002      	beq.n	80043c0 <HAL_RCC_GetSysClockFreq+0x30>
 80043ba:	2b08      	cmp	r3, #8
 80043bc:	d003      	beq.n	80043c6 <HAL_RCC_GetSysClockFreq+0x36>
 80043be:	e027      	b.n	8004410 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80043c0:	4b19      	ldr	r3, [pc, #100]	; (8004428 <HAL_RCC_GetSysClockFreq+0x98>)
 80043c2:	613b      	str	r3, [r7, #16]
      break;
 80043c4:	e027      	b.n	8004416 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	0c9b      	lsrs	r3, r3, #18
 80043ca:	f003 030f 	and.w	r3, r3, #15
 80043ce:	4a17      	ldr	r2, [pc, #92]	; (800442c <HAL_RCC_GetSysClockFreq+0x9c>)
 80043d0:	5cd3      	ldrb	r3, [r2, r3]
 80043d2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d010      	beq.n	8004400 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80043de:	4b11      	ldr	r3, [pc, #68]	; (8004424 <HAL_RCC_GetSysClockFreq+0x94>)
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	0c5b      	lsrs	r3, r3, #17
 80043e4:	f003 0301 	and.w	r3, r3, #1
 80043e8:	4a11      	ldr	r2, [pc, #68]	; (8004430 <HAL_RCC_GetSysClockFreq+0xa0>)
 80043ea:	5cd3      	ldrb	r3, [r2, r3]
 80043ec:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4a0d      	ldr	r2, [pc, #52]	; (8004428 <HAL_RCC_GetSysClockFreq+0x98>)
 80043f2:	fb03 f202 	mul.w	r2, r3, r2
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80043fc:	617b      	str	r3, [r7, #20]
 80043fe:	e004      	b.n	800440a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	4a0c      	ldr	r2, [pc, #48]	; (8004434 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004404:	fb02 f303 	mul.w	r3, r2, r3
 8004408:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	613b      	str	r3, [r7, #16]
      break;
 800440e:	e002      	b.n	8004416 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004410:	4b05      	ldr	r3, [pc, #20]	; (8004428 <HAL_RCC_GetSysClockFreq+0x98>)
 8004412:	613b      	str	r3, [r7, #16]
      break;
 8004414:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004416:	693b      	ldr	r3, [r7, #16]
}
 8004418:	4618      	mov	r0, r3
 800441a:	371c      	adds	r7, #28
 800441c:	46bd      	mov	sp, r7
 800441e:	bc80      	pop	{r7}
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop
 8004424:	40021000 	.word	0x40021000
 8004428:	007a1200 	.word	0x007a1200
 800442c:	08005630 	.word	0x08005630
 8004430:	08005640 	.word	0x08005640
 8004434:	003d0900 	.word	0x003d0900

08004438 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004438:	b480      	push	{r7}
 800443a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800443c:	4b02      	ldr	r3, [pc, #8]	; (8004448 <HAL_RCC_GetHCLKFreq+0x10>)
 800443e:	681b      	ldr	r3, [r3, #0]
}
 8004440:	4618      	mov	r0, r3
 8004442:	46bd      	mov	sp, r7
 8004444:	bc80      	pop	{r7}
 8004446:	4770      	bx	lr
 8004448:	20000014 	.word	0x20000014

0800444c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004450:	f7ff fff2 	bl	8004438 <HAL_RCC_GetHCLKFreq>
 8004454:	4602      	mov	r2, r0
 8004456:	4b05      	ldr	r3, [pc, #20]	; (800446c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	0adb      	lsrs	r3, r3, #11
 800445c:	f003 0307 	and.w	r3, r3, #7
 8004460:	4903      	ldr	r1, [pc, #12]	; (8004470 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004462:	5ccb      	ldrb	r3, [r1, r3]
 8004464:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004468:	4618      	mov	r0, r3
 800446a:	bd80      	pop	{r7, pc}
 800446c:	40021000 	.word	0x40021000
 8004470:	08005628 	.word	0x08005628

08004474 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004474:	b480      	push	{r7}
 8004476:	b085      	sub	sp, #20
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800447c:	4b0a      	ldr	r3, [pc, #40]	; (80044a8 <RCC_Delay+0x34>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a0a      	ldr	r2, [pc, #40]	; (80044ac <RCC_Delay+0x38>)
 8004482:	fba2 2303 	umull	r2, r3, r2, r3
 8004486:	0a5b      	lsrs	r3, r3, #9
 8004488:	687a      	ldr	r2, [r7, #4]
 800448a:	fb02 f303 	mul.w	r3, r2, r3
 800448e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004490:	bf00      	nop
  }
  while (Delay --);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	1e5a      	subs	r2, r3, #1
 8004496:	60fa      	str	r2, [r7, #12]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d1f9      	bne.n	8004490 <RCC_Delay+0x1c>
}
 800449c:	bf00      	nop
 800449e:	bf00      	nop
 80044a0:	3714      	adds	r7, #20
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bc80      	pop	{r7}
 80044a6:	4770      	bx	lr
 80044a8:	20000014 	.word	0x20000014
 80044ac:	10624dd3 	.word	0x10624dd3

080044b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b086      	sub	sp, #24
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80044b8:	2300      	movs	r3, #0
 80044ba:	613b      	str	r3, [r7, #16]
 80044bc:	2300      	movs	r3, #0
 80044be:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0301 	and.w	r3, r3, #1
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d07d      	beq.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80044cc:	2300      	movs	r3, #0
 80044ce:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044d0:	4b4f      	ldr	r3, [pc, #316]	; (8004610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044d2:	69db      	ldr	r3, [r3, #28]
 80044d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d10d      	bne.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044dc:	4b4c      	ldr	r3, [pc, #304]	; (8004610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044de:	69db      	ldr	r3, [r3, #28]
 80044e0:	4a4b      	ldr	r2, [pc, #300]	; (8004610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044e6:	61d3      	str	r3, [r2, #28]
 80044e8:	4b49      	ldr	r3, [pc, #292]	; (8004610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044ea:	69db      	ldr	r3, [r3, #28]
 80044ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044f0:	60bb      	str	r3, [r7, #8]
 80044f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80044f4:	2301      	movs	r3, #1
 80044f6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044f8:	4b46      	ldr	r3, [pc, #280]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004500:	2b00      	cmp	r3, #0
 8004502:	d118      	bne.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004504:	4b43      	ldr	r3, [pc, #268]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a42      	ldr	r2, [pc, #264]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800450a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800450e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004510:	f7fd fdbe 	bl	8002090 <HAL_GetTick>
 8004514:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004516:	e008      	b.n	800452a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004518:	f7fd fdba 	bl	8002090 <HAL_GetTick>
 800451c:	4602      	mov	r2, r0
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	1ad3      	subs	r3, r2, r3
 8004522:	2b64      	cmp	r3, #100	; 0x64
 8004524:	d901      	bls.n	800452a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004526:	2303      	movs	r3, #3
 8004528:	e06d      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800452a:	4b3a      	ldr	r3, [pc, #232]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004532:	2b00      	cmp	r3, #0
 8004534:	d0f0      	beq.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004536:	4b36      	ldr	r3, [pc, #216]	; (8004610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004538:	6a1b      	ldr	r3, [r3, #32]
 800453a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800453e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d02e      	beq.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800454e:	68fa      	ldr	r2, [r7, #12]
 8004550:	429a      	cmp	r2, r3
 8004552:	d027      	beq.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004554:	4b2e      	ldr	r3, [pc, #184]	; (8004610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004556:	6a1b      	ldr	r3, [r3, #32]
 8004558:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800455c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800455e:	4b2e      	ldr	r3, [pc, #184]	; (8004618 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004560:	2201      	movs	r2, #1
 8004562:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004564:	4b2c      	ldr	r3, [pc, #176]	; (8004618 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004566:	2200      	movs	r2, #0
 8004568:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800456a:	4a29      	ldr	r2, [pc, #164]	; (8004610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f003 0301 	and.w	r3, r3, #1
 8004576:	2b00      	cmp	r3, #0
 8004578:	d014      	beq.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800457a:	f7fd fd89 	bl	8002090 <HAL_GetTick>
 800457e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004580:	e00a      	b.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004582:	f7fd fd85 	bl	8002090 <HAL_GetTick>
 8004586:	4602      	mov	r2, r0
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	1ad3      	subs	r3, r2, r3
 800458c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004590:	4293      	cmp	r3, r2
 8004592:	d901      	bls.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004594:	2303      	movs	r3, #3
 8004596:	e036      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004598:	4b1d      	ldr	r3, [pc, #116]	; (8004610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800459a:	6a1b      	ldr	r3, [r3, #32]
 800459c:	f003 0302 	and.w	r3, r3, #2
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d0ee      	beq.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80045a4:	4b1a      	ldr	r3, [pc, #104]	; (8004610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045a6:	6a1b      	ldr	r3, [r3, #32]
 80045a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	4917      	ldr	r1, [pc, #92]	; (8004610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045b2:	4313      	orrs	r3, r2
 80045b4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80045b6:	7dfb      	ldrb	r3, [r7, #23]
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	d105      	bne.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045bc:	4b14      	ldr	r3, [pc, #80]	; (8004610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045be:	69db      	ldr	r3, [r3, #28]
 80045c0:	4a13      	ldr	r2, [pc, #76]	; (8004610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045c6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 0302 	and.w	r3, r3, #2
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d008      	beq.n	80045e6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80045d4:	4b0e      	ldr	r3, [pc, #56]	; (8004610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	490b      	ldr	r1, [pc, #44]	; (8004610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045e2:	4313      	orrs	r3, r2
 80045e4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f003 0310 	and.w	r3, r3, #16
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d008      	beq.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80045f2:	4b07      	ldr	r3, [pc, #28]	; (8004610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	68db      	ldr	r3, [r3, #12]
 80045fe:	4904      	ldr	r1, [pc, #16]	; (8004610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004600:	4313      	orrs	r3, r2
 8004602:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004604:	2300      	movs	r3, #0
}
 8004606:	4618      	mov	r0, r3
 8004608:	3718      	adds	r7, #24
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
 800460e:	bf00      	nop
 8004610:	40021000 	.word	0x40021000
 8004614:	40007000 	.word	0x40007000
 8004618:	42420440 	.word	0x42420440

0800461c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b088      	sub	sp, #32
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004624:	2300      	movs	r3, #0
 8004626:	617b      	str	r3, [r7, #20]
 8004628:	2300      	movs	r3, #0
 800462a:	61fb      	str	r3, [r7, #28]
 800462c:	2300      	movs	r3, #0
 800462e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004630:	2300      	movs	r3, #0
 8004632:	60fb      	str	r3, [r7, #12]
 8004634:	2300      	movs	r3, #0
 8004636:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2b10      	cmp	r3, #16
 800463c:	d00a      	beq.n	8004654 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2b10      	cmp	r3, #16
 8004642:	f200 808a 	bhi.w	800475a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2b01      	cmp	r3, #1
 800464a:	d045      	beq.n	80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2b02      	cmp	r3, #2
 8004650:	d075      	beq.n	800473e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004652:	e082      	b.n	800475a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004654:	4b46      	ldr	r3, [pc, #280]	; (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800465a:	4b45      	ldr	r3, [pc, #276]	; (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d07b      	beq.n	800475e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	0c9b      	lsrs	r3, r3, #18
 800466a:	f003 030f 	and.w	r3, r3, #15
 800466e:	4a41      	ldr	r2, [pc, #260]	; (8004774 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004670:	5cd3      	ldrb	r3, [r2, r3]
 8004672:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800467a:	2b00      	cmp	r3, #0
 800467c:	d015      	beq.n	80046aa <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800467e:	4b3c      	ldr	r3, [pc, #240]	; (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	0c5b      	lsrs	r3, r3, #17
 8004684:	f003 0301 	and.w	r3, r3, #1
 8004688:	4a3b      	ldr	r2, [pc, #236]	; (8004778 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800468a:	5cd3      	ldrb	r3, [r2, r3]
 800468c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004694:	2b00      	cmp	r3, #0
 8004696:	d00d      	beq.n	80046b4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004698:	4a38      	ldr	r2, [pc, #224]	; (800477c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	fbb2 f2f3 	udiv	r2, r2, r3
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	fb02 f303 	mul.w	r3, r2, r3
 80046a6:	61fb      	str	r3, [r7, #28]
 80046a8:	e004      	b.n	80046b4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	4a34      	ldr	r2, [pc, #208]	; (8004780 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80046ae:	fb02 f303 	mul.w	r3, r2, r3
 80046b2:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80046b4:	4b2e      	ldr	r3, [pc, #184]	; (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046c0:	d102      	bne.n	80046c8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80046c2:	69fb      	ldr	r3, [r7, #28]
 80046c4:	61bb      	str	r3, [r7, #24]
      break;
 80046c6:	e04a      	b.n	800475e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80046c8:	69fb      	ldr	r3, [r7, #28]
 80046ca:	005b      	lsls	r3, r3, #1
 80046cc:	4a2d      	ldr	r2, [pc, #180]	; (8004784 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80046ce:	fba2 2303 	umull	r2, r3, r2, r3
 80046d2:	085b      	lsrs	r3, r3, #1
 80046d4:	61bb      	str	r3, [r7, #24]
      break;
 80046d6:	e042      	b.n	800475e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80046d8:	4b25      	ldr	r3, [pc, #148]	; (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80046da:	6a1b      	ldr	r3, [r3, #32]
 80046dc:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046e8:	d108      	bne.n	80046fc <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	f003 0302 	and.w	r3, r3, #2
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d003      	beq.n	80046fc <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80046f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046f8:	61bb      	str	r3, [r7, #24]
 80046fa:	e01f      	b.n	800473c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004702:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004706:	d109      	bne.n	800471c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004708:	4b19      	ldr	r3, [pc, #100]	; (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800470a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800470c:	f003 0302 	and.w	r3, r3, #2
 8004710:	2b00      	cmp	r3, #0
 8004712:	d003      	beq.n	800471c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004714:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004718:	61bb      	str	r3, [r7, #24]
 800471a:	e00f      	b.n	800473c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004722:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004726:	d11c      	bne.n	8004762 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004728:	4b11      	ldr	r3, [pc, #68]	; (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004730:	2b00      	cmp	r3, #0
 8004732:	d016      	beq.n	8004762 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004734:	f24f 4324 	movw	r3, #62500	; 0xf424
 8004738:	61bb      	str	r3, [r7, #24]
      break;
 800473a:	e012      	b.n	8004762 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800473c:	e011      	b.n	8004762 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800473e:	f7ff fe85 	bl	800444c <HAL_RCC_GetPCLK2Freq>
 8004742:	4602      	mov	r2, r0
 8004744:	4b0a      	ldr	r3, [pc, #40]	; (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	0b9b      	lsrs	r3, r3, #14
 800474a:	f003 0303 	and.w	r3, r3, #3
 800474e:	3301      	adds	r3, #1
 8004750:	005b      	lsls	r3, r3, #1
 8004752:	fbb2 f3f3 	udiv	r3, r2, r3
 8004756:	61bb      	str	r3, [r7, #24]
      break;
 8004758:	e004      	b.n	8004764 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800475a:	bf00      	nop
 800475c:	e002      	b.n	8004764 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800475e:	bf00      	nop
 8004760:	e000      	b.n	8004764 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004762:	bf00      	nop
    }
  }
  return (frequency);
 8004764:	69bb      	ldr	r3, [r7, #24]
}
 8004766:	4618      	mov	r0, r3
 8004768:	3720      	adds	r7, #32
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}
 800476e:	bf00      	nop
 8004770:	40021000 	.word	0x40021000
 8004774:	08005644 	.word	0x08005644
 8004778:	08005654 	.word	0x08005654
 800477c:	007a1200 	.word	0x007a1200
 8004780:	003d0900 	.word	0x003d0900
 8004784:	aaaaaaab 	.word	0xaaaaaaab

08004788 <memset>:
 8004788:	4603      	mov	r3, r0
 800478a:	4402      	add	r2, r0
 800478c:	4293      	cmp	r3, r2
 800478e:	d100      	bne.n	8004792 <memset+0xa>
 8004790:	4770      	bx	lr
 8004792:	f803 1b01 	strb.w	r1, [r3], #1
 8004796:	e7f9      	b.n	800478c <memset+0x4>

08004798 <__errno>:
 8004798:	4b01      	ldr	r3, [pc, #4]	; (80047a0 <__errno+0x8>)
 800479a:	6818      	ldr	r0, [r3, #0]
 800479c:	4770      	bx	lr
 800479e:	bf00      	nop
 80047a0:	2000006c 	.word	0x2000006c

080047a4 <__libc_init_array>:
 80047a4:	b570      	push	{r4, r5, r6, lr}
 80047a6:	2600      	movs	r6, #0
 80047a8:	4d0c      	ldr	r5, [pc, #48]	; (80047dc <__libc_init_array+0x38>)
 80047aa:	4c0d      	ldr	r4, [pc, #52]	; (80047e0 <__libc_init_array+0x3c>)
 80047ac:	1b64      	subs	r4, r4, r5
 80047ae:	10a4      	asrs	r4, r4, #2
 80047b0:	42a6      	cmp	r6, r4
 80047b2:	d109      	bne.n	80047c8 <__libc_init_array+0x24>
 80047b4:	f000 ff22 	bl	80055fc <_init>
 80047b8:	2600      	movs	r6, #0
 80047ba:	4d0a      	ldr	r5, [pc, #40]	; (80047e4 <__libc_init_array+0x40>)
 80047bc:	4c0a      	ldr	r4, [pc, #40]	; (80047e8 <__libc_init_array+0x44>)
 80047be:	1b64      	subs	r4, r4, r5
 80047c0:	10a4      	asrs	r4, r4, #2
 80047c2:	42a6      	cmp	r6, r4
 80047c4:	d105      	bne.n	80047d2 <__libc_init_array+0x2e>
 80047c6:	bd70      	pop	{r4, r5, r6, pc}
 80047c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80047cc:	4798      	blx	r3
 80047ce:	3601      	adds	r6, #1
 80047d0:	e7ee      	b.n	80047b0 <__libc_init_array+0xc>
 80047d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80047d6:	4798      	blx	r3
 80047d8:	3601      	adds	r6, #1
 80047da:	e7f2      	b.n	80047c2 <__libc_init_array+0x1e>
 80047dc:	08005688 	.word	0x08005688
 80047e0:	08005688 	.word	0x08005688
 80047e4:	08005688 	.word	0x08005688
 80047e8:	0800568c 	.word	0x0800568c

080047ec <pow>:
 80047ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047f0:	4614      	mov	r4, r2
 80047f2:	461d      	mov	r5, r3
 80047f4:	4680      	mov	r8, r0
 80047f6:	4689      	mov	r9, r1
 80047f8:	f000 f866 	bl	80048c8 <__ieee754_pow>
 80047fc:	4622      	mov	r2, r4
 80047fe:	4606      	mov	r6, r0
 8004800:	460f      	mov	r7, r1
 8004802:	462b      	mov	r3, r5
 8004804:	4620      	mov	r0, r4
 8004806:	4629      	mov	r1, r5
 8004808:	f7fc f8f8 	bl	80009fc <__aeabi_dcmpun>
 800480c:	bbc8      	cbnz	r0, 8004882 <pow+0x96>
 800480e:	2200      	movs	r2, #0
 8004810:	2300      	movs	r3, #0
 8004812:	4640      	mov	r0, r8
 8004814:	4649      	mov	r1, r9
 8004816:	f7fc f8bf 	bl	8000998 <__aeabi_dcmpeq>
 800481a:	b1b8      	cbz	r0, 800484c <pow+0x60>
 800481c:	2200      	movs	r2, #0
 800481e:	2300      	movs	r3, #0
 8004820:	4620      	mov	r0, r4
 8004822:	4629      	mov	r1, r5
 8004824:	f7fc f8b8 	bl	8000998 <__aeabi_dcmpeq>
 8004828:	2800      	cmp	r0, #0
 800482a:	d141      	bne.n	80048b0 <pow+0xc4>
 800482c:	4620      	mov	r0, r4
 800482e:	4629      	mov	r1, r5
 8004830:	f000 f844 	bl	80048bc <finite>
 8004834:	b328      	cbz	r0, 8004882 <pow+0x96>
 8004836:	2200      	movs	r2, #0
 8004838:	2300      	movs	r3, #0
 800483a:	4620      	mov	r0, r4
 800483c:	4629      	mov	r1, r5
 800483e:	f7fc f8b5 	bl	80009ac <__aeabi_dcmplt>
 8004842:	b1f0      	cbz	r0, 8004882 <pow+0x96>
 8004844:	f7ff ffa8 	bl	8004798 <__errno>
 8004848:	2322      	movs	r3, #34	; 0x22
 800484a:	e019      	b.n	8004880 <pow+0x94>
 800484c:	4630      	mov	r0, r6
 800484e:	4639      	mov	r1, r7
 8004850:	f000 f834 	bl	80048bc <finite>
 8004854:	b9c8      	cbnz	r0, 800488a <pow+0x9e>
 8004856:	4640      	mov	r0, r8
 8004858:	4649      	mov	r1, r9
 800485a:	f000 f82f 	bl	80048bc <finite>
 800485e:	b1a0      	cbz	r0, 800488a <pow+0x9e>
 8004860:	4620      	mov	r0, r4
 8004862:	4629      	mov	r1, r5
 8004864:	f000 f82a 	bl	80048bc <finite>
 8004868:	b178      	cbz	r0, 800488a <pow+0x9e>
 800486a:	4632      	mov	r2, r6
 800486c:	463b      	mov	r3, r7
 800486e:	4630      	mov	r0, r6
 8004870:	4639      	mov	r1, r7
 8004872:	f7fc f8c3 	bl	80009fc <__aeabi_dcmpun>
 8004876:	2800      	cmp	r0, #0
 8004878:	d0e4      	beq.n	8004844 <pow+0x58>
 800487a:	f7ff ff8d 	bl	8004798 <__errno>
 800487e:	2321      	movs	r3, #33	; 0x21
 8004880:	6003      	str	r3, [r0, #0]
 8004882:	4630      	mov	r0, r6
 8004884:	4639      	mov	r1, r7
 8004886:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800488a:	2200      	movs	r2, #0
 800488c:	2300      	movs	r3, #0
 800488e:	4630      	mov	r0, r6
 8004890:	4639      	mov	r1, r7
 8004892:	f7fc f881 	bl	8000998 <__aeabi_dcmpeq>
 8004896:	2800      	cmp	r0, #0
 8004898:	d0f3      	beq.n	8004882 <pow+0x96>
 800489a:	4640      	mov	r0, r8
 800489c:	4649      	mov	r1, r9
 800489e:	f000 f80d 	bl	80048bc <finite>
 80048a2:	2800      	cmp	r0, #0
 80048a4:	d0ed      	beq.n	8004882 <pow+0x96>
 80048a6:	4620      	mov	r0, r4
 80048a8:	4629      	mov	r1, r5
 80048aa:	f000 f807 	bl	80048bc <finite>
 80048ae:	e7c8      	b.n	8004842 <pow+0x56>
 80048b0:	2600      	movs	r6, #0
 80048b2:	4f01      	ldr	r7, [pc, #4]	; (80048b8 <pow+0xcc>)
 80048b4:	e7e5      	b.n	8004882 <pow+0x96>
 80048b6:	bf00      	nop
 80048b8:	3ff00000 	.word	0x3ff00000

080048bc <finite>:
 80048bc:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 80048c0:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80048c4:	0fc0      	lsrs	r0, r0, #31
 80048c6:	4770      	bx	lr

080048c8 <__ieee754_pow>:
 80048c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048cc:	b093      	sub	sp, #76	; 0x4c
 80048ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80048d2:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 80048d6:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 80048da:	4689      	mov	r9, r1
 80048dc:	ea56 0102 	orrs.w	r1, r6, r2
 80048e0:	4680      	mov	r8, r0
 80048e2:	d111      	bne.n	8004908 <__ieee754_pow+0x40>
 80048e4:	1803      	adds	r3, r0, r0
 80048e6:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 80048ea:	4152      	adcs	r2, r2
 80048ec:	4299      	cmp	r1, r3
 80048ee:	4b82      	ldr	r3, [pc, #520]	; (8004af8 <__ieee754_pow+0x230>)
 80048f0:	4193      	sbcs	r3, r2
 80048f2:	f080 84ba 	bcs.w	800526a <__ieee754_pow+0x9a2>
 80048f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80048fa:	4640      	mov	r0, r8
 80048fc:	4649      	mov	r1, r9
 80048fe:	f7fb fc2d 	bl	800015c <__adddf3>
 8004902:	4683      	mov	fp, r0
 8004904:	468c      	mov	ip, r1
 8004906:	e06f      	b.n	80049e8 <__ieee754_pow+0x120>
 8004908:	4b7c      	ldr	r3, [pc, #496]	; (8004afc <__ieee754_pow+0x234>)
 800490a:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 800490e:	429c      	cmp	r4, r3
 8004910:	464d      	mov	r5, r9
 8004912:	4682      	mov	sl, r0
 8004914:	dc06      	bgt.n	8004924 <__ieee754_pow+0x5c>
 8004916:	d101      	bne.n	800491c <__ieee754_pow+0x54>
 8004918:	2800      	cmp	r0, #0
 800491a:	d1ec      	bne.n	80048f6 <__ieee754_pow+0x2e>
 800491c:	429e      	cmp	r6, r3
 800491e:	dc01      	bgt.n	8004924 <__ieee754_pow+0x5c>
 8004920:	d10f      	bne.n	8004942 <__ieee754_pow+0x7a>
 8004922:	b172      	cbz	r2, 8004942 <__ieee754_pow+0x7a>
 8004924:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8004928:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800492c:	ea55 050a 	orrs.w	r5, r5, sl
 8004930:	d1e1      	bne.n	80048f6 <__ieee754_pow+0x2e>
 8004932:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8004936:	18db      	adds	r3, r3, r3
 8004938:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800493c:	4152      	adcs	r2, r2
 800493e:	429d      	cmp	r5, r3
 8004940:	e7d5      	b.n	80048ee <__ieee754_pow+0x26>
 8004942:	2d00      	cmp	r5, #0
 8004944:	da39      	bge.n	80049ba <__ieee754_pow+0xf2>
 8004946:	4b6e      	ldr	r3, [pc, #440]	; (8004b00 <__ieee754_pow+0x238>)
 8004948:	429e      	cmp	r6, r3
 800494a:	dc52      	bgt.n	80049f2 <__ieee754_pow+0x12a>
 800494c:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8004950:	429e      	cmp	r6, r3
 8004952:	f340 849d 	ble.w	8005290 <__ieee754_pow+0x9c8>
 8004956:	1533      	asrs	r3, r6, #20
 8004958:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800495c:	2b14      	cmp	r3, #20
 800495e:	dd0f      	ble.n	8004980 <__ieee754_pow+0xb8>
 8004960:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8004964:	fa22 f103 	lsr.w	r1, r2, r3
 8004968:	fa01 f303 	lsl.w	r3, r1, r3
 800496c:	4293      	cmp	r3, r2
 800496e:	f040 848f 	bne.w	8005290 <__ieee754_pow+0x9c8>
 8004972:	f001 0101 	and.w	r1, r1, #1
 8004976:	f1c1 0302 	rsb	r3, r1, #2
 800497a:	9300      	str	r3, [sp, #0]
 800497c:	b182      	cbz	r2, 80049a0 <__ieee754_pow+0xd8>
 800497e:	e05d      	b.n	8004a3c <__ieee754_pow+0x174>
 8004980:	2a00      	cmp	r2, #0
 8004982:	d159      	bne.n	8004a38 <__ieee754_pow+0x170>
 8004984:	f1c3 0314 	rsb	r3, r3, #20
 8004988:	fa46 f103 	asr.w	r1, r6, r3
 800498c:	fa01 f303 	lsl.w	r3, r1, r3
 8004990:	42b3      	cmp	r3, r6
 8004992:	f040 847a 	bne.w	800528a <__ieee754_pow+0x9c2>
 8004996:	f001 0101 	and.w	r1, r1, #1
 800499a:	f1c1 0302 	rsb	r3, r1, #2
 800499e:	9300      	str	r3, [sp, #0]
 80049a0:	4b58      	ldr	r3, [pc, #352]	; (8004b04 <__ieee754_pow+0x23c>)
 80049a2:	429e      	cmp	r6, r3
 80049a4:	d132      	bne.n	8004a0c <__ieee754_pow+0x144>
 80049a6:	2f00      	cmp	r7, #0
 80049a8:	f280 846b 	bge.w	8005282 <__ieee754_pow+0x9ba>
 80049ac:	4642      	mov	r2, r8
 80049ae:	464b      	mov	r3, r9
 80049b0:	2000      	movs	r0, #0
 80049b2:	4954      	ldr	r1, [pc, #336]	; (8004b04 <__ieee754_pow+0x23c>)
 80049b4:	f7fb feb2 	bl	800071c <__aeabi_ddiv>
 80049b8:	e7a3      	b.n	8004902 <__ieee754_pow+0x3a>
 80049ba:	2300      	movs	r3, #0
 80049bc:	9300      	str	r3, [sp, #0]
 80049be:	2a00      	cmp	r2, #0
 80049c0:	d13c      	bne.n	8004a3c <__ieee754_pow+0x174>
 80049c2:	4b4e      	ldr	r3, [pc, #312]	; (8004afc <__ieee754_pow+0x234>)
 80049c4:	429e      	cmp	r6, r3
 80049c6:	d1eb      	bne.n	80049a0 <__ieee754_pow+0xd8>
 80049c8:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80049cc:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80049d0:	ea53 030a 	orrs.w	r3, r3, sl
 80049d4:	f000 8449 	beq.w	800526a <__ieee754_pow+0x9a2>
 80049d8:	4b4b      	ldr	r3, [pc, #300]	; (8004b08 <__ieee754_pow+0x240>)
 80049da:	429c      	cmp	r4, r3
 80049dc:	dd0b      	ble.n	80049f6 <__ieee754_pow+0x12e>
 80049de:	2f00      	cmp	r7, #0
 80049e0:	f2c0 8449 	blt.w	8005276 <__ieee754_pow+0x9ae>
 80049e4:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 80049e8:	4658      	mov	r0, fp
 80049ea:	4661      	mov	r1, ip
 80049ec:	b013      	add	sp, #76	; 0x4c
 80049ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049f2:	2302      	movs	r3, #2
 80049f4:	e7e2      	b.n	80049bc <__ieee754_pow+0xf4>
 80049f6:	2f00      	cmp	r7, #0
 80049f8:	f04f 0b00 	mov.w	fp, #0
 80049fc:	f04f 0c00 	mov.w	ip, #0
 8004a00:	daf2      	bge.n	80049e8 <__ieee754_pow+0x120>
 8004a02:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8004a06:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 8004a0a:	e7ed      	b.n	80049e8 <__ieee754_pow+0x120>
 8004a0c:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8004a10:	d106      	bne.n	8004a20 <__ieee754_pow+0x158>
 8004a12:	4642      	mov	r2, r8
 8004a14:	464b      	mov	r3, r9
 8004a16:	4640      	mov	r0, r8
 8004a18:	4649      	mov	r1, r9
 8004a1a:	f7fb fd55 	bl	80004c8 <__aeabi_dmul>
 8004a1e:	e770      	b.n	8004902 <__ieee754_pow+0x3a>
 8004a20:	4b3a      	ldr	r3, [pc, #232]	; (8004b0c <__ieee754_pow+0x244>)
 8004a22:	429f      	cmp	r7, r3
 8004a24:	d10a      	bne.n	8004a3c <__ieee754_pow+0x174>
 8004a26:	2d00      	cmp	r5, #0
 8004a28:	db08      	blt.n	8004a3c <__ieee754_pow+0x174>
 8004a2a:	4640      	mov	r0, r8
 8004a2c:	4649      	mov	r1, r9
 8004a2e:	b013      	add	sp, #76	; 0x4c
 8004a30:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a34:	f000 bd0a 	b.w	800544c <__ieee754_sqrt>
 8004a38:	2300      	movs	r3, #0
 8004a3a:	9300      	str	r3, [sp, #0]
 8004a3c:	4640      	mov	r0, r8
 8004a3e:	4649      	mov	r1, r9
 8004a40:	f000 fc58 	bl	80052f4 <fabs>
 8004a44:	4683      	mov	fp, r0
 8004a46:	468c      	mov	ip, r1
 8004a48:	f1ba 0f00 	cmp.w	sl, #0
 8004a4c:	d128      	bne.n	8004aa0 <__ieee754_pow+0x1d8>
 8004a4e:	b124      	cbz	r4, 8004a5a <__ieee754_pow+0x192>
 8004a50:	4b2c      	ldr	r3, [pc, #176]	; (8004b04 <__ieee754_pow+0x23c>)
 8004a52:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d122      	bne.n	8004aa0 <__ieee754_pow+0x1d8>
 8004a5a:	2f00      	cmp	r7, #0
 8004a5c:	da07      	bge.n	8004a6e <__ieee754_pow+0x1a6>
 8004a5e:	465a      	mov	r2, fp
 8004a60:	4663      	mov	r3, ip
 8004a62:	2000      	movs	r0, #0
 8004a64:	4927      	ldr	r1, [pc, #156]	; (8004b04 <__ieee754_pow+0x23c>)
 8004a66:	f7fb fe59 	bl	800071c <__aeabi_ddiv>
 8004a6a:	4683      	mov	fp, r0
 8004a6c:	468c      	mov	ip, r1
 8004a6e:	2d00      	cmp	r5, #0
 8004a70:	daba      	bge.n	80049e8 <__ieee754_pow+0x120>
 8004a72:	9b00      	ldr	r3, [sp, #0]
 8004a74:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8004a78:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8004a7c:	431c      	orrs	r4, r3
 8004a7e:	d108      	bne.n	8004a92 <__ieee754_pow+0x1ca>
 8004a80:	465a      	mov	r2, fp
 8004a82:	4663      	mov	r3, ip
 8004a84:	4658      	mov	r0, fp
 8004a86:	4661      	mov	r1, ip
 8004a88:	f7fb fb66 	bl	8000158 <__aeabi_dsub>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	460b      	mov	r3, r1
 8004a90:	e790      	b.n	80049b4 <__ieee754_pow+0xec>
 8004a92:	9b00      	ldr	r3, [sp, #0]
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d1a7      	bne.n	80049e8 <__ieee754_pow+0x120>
 8004a98:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 8004a9c:	469c      	mov	ip, r3
 8004a9e:	e7a3      	b.n	80049e8 <__ieee754_pow+0x120>
 8004aa0:	0feb      	lsrs	r3, r5, #31
 8004aa2:	3b01      	subs	r3, #1
 8004aa4:	930c      	str	r3, [sp, #48]	; 0x30
 8004aa6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004aa8:	9b00      	ldr	r3, [sp, #0]
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	d104      	bne.n	8004ab8 <__ieee754_pow+0x1f0>
 8004aae:	4642      	mov	r2, r8
 8004ab0:	464b      	mov	r3, r9
 8004ab2:	4640      	mov	r0, r8
 8004ab4:	4649      	mov	r1, r9
 8004ab6:	e7e7      	b.n	8004a88 <__ieee754_pow+0x1c0>
 8004ab8:	4b15      	ldr	r3, [pc, #84]	; (8004b10 <__ieee754_pow+0x248>)
 8004aba:	429e      	cmp	r6, r3
 8004abc:	f340 80f6 	ble.w	8004cac <__ieee754_pow+0x3e4>
 8004ac0:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8004ac4:	429e      	cmp	r6, r3
 8004ac6:	4b10      	ldr	r3, [pc, #64]	; (8004b08 <__ieee754_pow+0x240>)
 8004ac8:	dd09      	ble.n	8004ade <__ieee754_pow+0x216>
 8004aca:	429c      	cmp	r4, r3
 8004acc:	dc0c      	bgt.n	8004ae8 <__ieee754_pow+0x220>
 8004ace:	2f00      	cmp	r7, #0
 8004ad0:	da0c      	bge.n	8004aec <__ieee754_pow+0x224>
 8004ad2:	2000      	movs	r0, #0
 8004ad4:	b013      	add	sp, #76	; 0x4c
 8004ad6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ada:	f000 bcb2 	b.w	8005442 <__math_oflow>
 8004ade:	429c      	cmp	r4, r3
 8004ae0:	dbf5      	blt.n	8004ace <__ieee754_pow+0x206>
 8004ae2:	4b08      	ldr	r3, [pc, #32]	; (8004b04 <__ieee754_pow+0x23c>)
 8004ae4:	429c      	cmp	r4, r3
 8004ae6:	dd15      	ble.n	8004b14 <__ieee754_pow+0x24c>
 8004ae8:	2f00      	cmp	r7, #0
 8004aea:	dcf2      	bgt.n	8004ad2 <__ieee754_pow+0x20a>
 8004aec:	2000      	movs	r0, #0
 8004aee:	b013      	add	sp, #76	; 0x4c
 8004af0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004af4:	f000 bca0 	b.w	8005438 <__math_uflow>
 8004af8:	fff00000 	.word	0xfff00000
 8004afc:	7ff00000 	.word	0x7ff00000
 8004b00:	433fffff 	.word	0x433fffff
 8004b04:	3ff00000 	.word	0x3ff00000
 8004b08:	3fefffff 	.word	0x3fefffff
 8004b0c:	3fe00000 	.word	0x3fe00000
 8004b10:	41e00000 	.word	0x41e00000
 8004b14:	4661      	mov	r1, ip
 8004b16:	2200      	movs	r2, #0
 8004b18:	4658      	mov	r0, fp
 8004b1a:	4b5f      	ldr	r3, [pc, #380]	; (8004c98 <__ieee754_pow+0x3d0>)
 8004b1c:	f7fb fb1c 	bl	8000158 <__aeabi_dsub>
 8004b20:	a355      	add	r3, pc, #340	; (adr r3, 8004c78 <__ieee754_pow+0x3b0>)
 8004b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b26:	4604      	mov	r4, r0
 8004b28:	460d      	mov	r5, r1
 8004b2a:	f7fb fccd 	bl	80004c8 <__aeabi_dmul>
 8004b2e:	a354      	add	r3, pc, #336	; (adr r3, 8004c80 <__ieee754_pow+0x3b8>)
 8004b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b34:	4606      	mov	r6, r0
 8004b36:	460f      	mov	r7, r1
 8004b38:	4620      	mov	r0, r4
 8004b3a:	4629      	mov	r1, r5
 8004b3c:	f7fb fcc4 	bl	80004c8 <__aeabi_dmul>
 8004b40:	2200      	movs	r2, #0
 8004b42:	4682      	mov	sl, r0
 8004b44:	468b      	mov	fp, r1
 8004b46:	4620      	mov	r0, r4
 8004b48:	4629      	mov	r1, r5
 8004b4a:	4b54      	ldr	r3, [pc, #336]	; (8004c9c <__ieee754_pow+0x3d4>)
 8004b4c:	f7fb fcbc 	bl	80004c8 <__aeabi_dmul>
 8004b50:	4602      	mov	r2, r0
 8004b52:	460b      	mov	r3, r1
 8004b54:	a14c      	add	r1, pc, #304	; (adr r1, 8004c88 <__ieee754_pow+0x3c0>)
 8004b56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004b5a:	f7fb fafd 	bl	8000158 <__aeabi_dsub>
 8004b5e:	4622      	mov	r2, r4
 8004b60:	462b      	mov	r3, r5
 8004b62:	f7fb fcb1 	bl	80004c8 <__aeabi_dmul>
 8004b66:	4602      	mov	r2, r0
 8004b68:	460b      	mov	r3, r1
 8004b6a:	2000      	movs	r0, #0
 8004b6c:	494c      	ldr	r1, [pc, #304]	; (8004ca0 <__ieee754_pow+0x3d8>)
 8004b6e:	f7fb faf3 	bl	8000158 <__aeabi_dsub>
 8004b72:	4622      	mov	r2, r4
 8004b74:	462b      	mov	r3, r5
 8004b76:	4680      	mov	r8, r0
 8004b78:	4689      	mov	r9, r1
 8004b7a:	4620      	mov	r0, r4
 8004b7c:	4629      	mov	r1, r5
 8004b7e:	f7fb fca3 	bl	80004c8 <__aeabi_dmul>
 8004b82:	4602      	mov	r2, r0
 8004b84:	460b      	mov	r3, r1
 8004b86:	4640      	mov	r0, r8
 8004b88:	4649      	mov	r1, r9
 8004b8a:	f7fb fc9d 	bl	80004c8 <__aeabi_dmul>
 8004b8e:	a340      	add	r3, pc, #256	; (adr r3, 8004c90 <__ieee754_pow+0x3c8>)
 8004b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b94:	f7fb fc98 	bl	80004c8 <__aeabi_dmul>
 8004b98:	4602      	mov	r2, r0
 8004b9a:	460b      	mov	r3, r1
 8004b9c:	4650      	mov	r0, sl
 8004b9e:	4659      	mov	r1, fp
 8004ba0:	f7fb fada 	bl	8000158 <__aeabi_dsub>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	460b      	mov	r3, r1
 8004ba8:	4604      	mov	r4, r0
 8004baa:	460d      	mov	r5, r1
 8004bac:	4630      	mov	r0, r6
 8004bae:	4639      	mov	r1, r7
 8004bb0:	f7fb fad4 	bl	800015c <__adddf3>
 8004bb4:	2000      	movs	r0, #0
 8004bb6:	4632      	mov	r2, r6
 8004bb8:	463b      	mov	r3, r7
 8004bba:	4682      	mov	sl, r0
 8004bbc:	468b      	mov	fp, r1
 8004bbe:	f7fb facb 	bl	8000158 <__aeabi_dsub>
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	460b      	mov	r3, r1
 8004bc6:	4620      	mov	r0, r4
 8004bc8:	4629      	mov	r1, r5
 8004bca:	f7fb fac5 	bl	8000158 <__aeabi_dsub>
 8004bce:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004bd2:	9b00      	ldr	r3, [sp, #0]
 8004bd4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	f04f 0600 	mov.w	r6, #0
 8004bde:	f04f 0200 	mov.w	r2, #0
 8004be2:	bf0c      	ite	eq
 8004be4:	4b2f      	ldreq	r3, [pc, #188]	; (8004ca4 <__ieee754_pow+0x3dc>)
 8004be6:	4b2c      	ldrne	r3, [pc, #176]	; (8004c98 <__ieee754_pow+0x3d0>)
 8004be8:	4604      	mov	r4, r0
 8004bea:	460d      	mov	r5, r1
 8004bec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004bf0:	e9cd 2300 	strd	r2, r3, [sp]
 8004bf4:	4632      	mov	r2, r6
 8004bf6:	463b      	mov	r3, r7
 8004bf8:	f7fb faae 	bl	8000158 <__aeabi_dsub>
 8004bfc:	4652      	mov	r2, sl
 8004bfe:	465b      	mov	r3, fp
 8004c00:	f7fb fc62 	bl	80004c8 <__aeabi_dmul>
 8004c04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004c08:	4680      	mov	r8, r0
 8004c0a:	4689      	mov	r9, r1
 8004c0c:	4620      	mov	r0, r4
 8004c0e:	4629      	mov	r1, r5
 8004c10:	f7fb fc5a 	bl	80004c8 <__aeabi_dmul>
 8004c14:	4602      	mov	r2, r0
 8004c16:	460b      	mov	r3, r1
 8004c18:	4640      	mov	r0, r8
 8004c1a:	4649      	mov	r1, r9
 8004c1c:	f7fb fa9e 	bl	800015c <__adddf3>
 8004c20:	4632      	mov	r2, r6
 8004c22:	463b      	mov	r3, r7
 8004c24:	4680      	mov	r8, r0
 8004c26:	4689      	mov	r9, r1
 8004c28:	4650      	mov	r0, sl
 8004c2a:	4659      	mov	r1, fp
 8004c2c:	f7fb fc4c 	bl	80004c8 <__aeabi_dmul>
 8004c30:	4604      	mov	r4, r0
 8004c32:	460d      	mov	r5, r1
 8004c34:	460b      	mov	r3, r1
 8004c36:	4602      	mov	r2, r0
 8004c38:	4649      	mov	r1, r9
 8004c3a:	4640      	mov	r0, r8
 8004c3c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004c40:	f7fb fa8c 	bl	800015c <__adddf3>
 8004c44:	4b18      	ldr	r3, [pc, #96]	; (8004ca8 <__ieee754_pow+0x3e0>)
 8004c46:	4682      	mov	sl, r0
 8004c48:	4299      	cmp	r1, r3
 8004c4a:	460f      	mov	r7, r1
 8004c4c:	460e      	mov	r6, r1
 8004c4e:	f340 82e7 	ble.w	8005220 <__ieee754_pow+0x958>
 8004c52:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8004c56:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8004c5a:	4303      	orrs	r3, r0
 8004c5c:	f000 81e2 	beq.w	8005024 <__ieee754_pow+0x75c>
 8004c60:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004c64:	2200      	movs	r2, #0
 8004c66:	2300      	movs	r3, #0
 8004c68:	f7fb fea0 	bl	80009ac <__aeabi_dcmplt>
 8004c6c:	3800      	subs	r0, #0
 8004c6e:	bf18      	it	ne
 8004c70:	2001      	movne	r0, #1
 8004c72:	e72f      	b.n	8004ad4 <__ieee754_pow+0x20c>
 8004c74:	f3af 8000 	nop.w
 8004c78:	60000000 	.word	0x60000000
 8004c7c:	3ff71547 	.word	0x3ff71547
 8004c80:	f85ddf44 	.word	0xf85ddf44
 8004c84:	3e54ae0b 	.word	0x3e54ae0b
 8004c88:	55555555 	.word	0x55555555
 8004c8c:	3fd55555 	.word	0x3fd55555
 8004c90:	652b82fe 	.word	0x652b82fe
 8004c94:	3ff71547 	.word	0x3ff71547
 8004c98:	3ff00000 	.word	0x3ff00000
 8004c9c:	3fd00000 	.word	0x3fd00000
 8004ca0:	3fe00000 	.word	0x3fe00000
 8004ca4:	bff00000 	.word	0xbff00000
 8004ca8:	408fffff 	.word	0x408fffff
 8004cac:	4bd4      	ldr	r3, [pc, #848]	; (8005000 <__ieee754_pow+0x738>)
 8004cae:	2200      	movs	r2, #0
 8004cb0:	402b      	ands	r3, r5
 8004cb2:	b943      	cbnz	r3, 8004cc6 <__ieee754_pow+0x3fe>
 8004cb4:	4658      	mov	r0, fp
 8004cb6:	4661      	mov	r1, ip
 8004cb8:	4bd2      	ldr	r3, [pc, #840]	; (8005004 <__ieee754_pow+0x73c>)
 8004cba:	f7fb fc05 	bl	80004c8 <__aeabi_dmul>
 8004cbe:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8004cc2:	4683      	mov	fp, r0
 8004cc4:	460c      	mov	r4, r1
 8004cc6:	1523      	asrs	r3, r4, #20
 8004cc8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004ccc:	4413      	add	r3, r2
 8004cce:	930b      	str	r3, [sp, #44]	; 0x2c
 8004cd0:	4bcd      	ldr	r3, [pc, #820]	; (8005008 <__ieee754_pow+0x740>)
 8004cd2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8004cd6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8004cda:	429c      	cmp	r4, r3
 8004cdc:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8004ce0:	dd08      	ble.n	8004cf4 <__ieee754_pow+0x42c>
 8004ce2:	4bca      	ldr	r3, [pc, #808]	; (800500c <__ieee754_pow+0x744>)
 8004ce4:	429c      	cmp	r4, r3
 8004ce6:	f340 8164 	ble.w	8004fb2 <__ieee754_pow+0x6ea>
 8004cea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004cec:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8004cf0:	3301      	adds	r3, #1
 8004cf2:	930b      	str	r3, [sp, #44]	; 0x2c
 8004cf4:	2600      	movs	r6, #0
 8004cf6:	00f3      	lsls	r3, r6, #3
 8004cf8:	930d      	str	r3, [sp, #52]	; 0x34
 8004cfa:	4bc5      	ldr	r3, [pc, #788]	; (8005010 <__ieee754_pow+0x748>)
 8004cfc:	4658      	mov	r0, fp
 8004cfe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004d02:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004d06:	4629      	mov	r1, r5
 8004d08:	461a      	mov	r2, r3
 8004d0a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8004d0e:	4623      	mov	r3, r4
 8004d10:	f7fb fa22 	bl	8000158 <__aeabi_dsub>
 8004d14:	46da      	mov	sl, fp
 8004d16:	462b      	mov	r3, r5
 8004d18:	4652      	mov	r2, sl
 8004d1a:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8004d1e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004d22:	f7fb fa1b 	bl	800015c <__adddf3>
 8004d26:	4602      	mov	r2, r0
 8004d28:	460b      	mov	r3, r1
 8004d2a:	2000      	movs	r0, #0
 8004d2c:	49b9      	ldr	r1, [pc, #740]	; (8005014 <__ieee754_pow+0x74c>)
 8004d2e:	f7fb fcf5 	bl	800071c <__aeabi_ddiv>
 8004d32:	4602      	mov	r2, r0
 8004d34:	460b      	mov	r3, r1
 8004d36:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004d3a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004d3e:	f7fb fbc3 	bl	80004c8 <__aeabi_dmul>
 8004d42:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004d46:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8004d4a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004d4e:	2300      	movs	r3, #0
 8004d50:	2200      	movs	r2, #0
 8004d52:	46ab      	mov	fp, r5
 8004d54:	106d      	asrs	r5, r5, #1
 8004d56:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8004d5a:	9304      	str	r3, [sp, #16]
 8004d5c:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8004d60:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004d64:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8004d68:	4640      	mov	r0, r8
 8004d6a:	4649      	mov	r1, r9
 8004d6c:	4614      	mov	r4, r2
 8004d6e:	461d      	mov	r5, r3
 8004d70:	f7fb fbaa 	bl	80004c8 <__aeabi_dmul>
 8004d74:	4602      	mov	r2, r0
 8004d76:	460b      	mov	r3, r1
 8004d78:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004d7c:	f7fb f9ec 	bl	8000158 <__aeabi_dsub>
 8004d80:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004d84:	4606      	mov	r6, r0
 8004d86:	460f      	mov	r7, r1
 8004d88:	4620      	mov	r0, r4
 8004d8a:	4629      	mov	r1, r5
 8004d8c:	f7fb f9e4 	bl	8000158 <__aeabi_dsub>
 8004d90:	4602      	mov	r2, r0
 8004d92:	460b      	mov	r3, r1
 8004d94:	4650      	mov	r0, sl
 8004d96:	4659      	mov	r1, fp
 8004d98:	f7fb f9de 	bl	8000158 <__aeabi_dsub>
 8004d9c:	4642      	mov	r2, r8
 8004d9e:	464b      	mov	r3, r9
 8004da0:	f7fb fb92 	bl	80004c8 <__aeabi_dmul>
 8004da4:	4602      	mov	r2, r0
 8004da6:	460b      	mov	r3, r1
 8004da8:	4630      	mov	r0, r6
 8004daa:	4639      	mov	r1, r7
 8004dac:	f7fb f9d4 	bl	8000158 <__aeabi_dsub>
 8004db0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004db4:	f7fb fb88 	bl	80004c8 <__aeabi_dmul>
 8004db8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004dbc:	4682      	mov	sl, r0
 8004dbe:	468b      	mov	fp, r1
 8004dc0:	4610      	mov	r0, r2
 8004dc2:	4619      	mov	r1, r3
 8004dc4:	f7fb fb80 	bl	80004c8 <__aeabi_dmul>
 8004dc8:	a37b      	add	r3, pc, #492	; (adr r3, 8004fb8 <__ieee754_pow+0x6f0>)
 8004dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dce:	4604      	mov	r4, r0
 8004dd0:	460d      	mov	r5, r1
 8004dd2:	f7fb fb79 	bl	80004c8 <__aeabi_dmul>
 8004dd6:	a37a      	add	r3, pc, #488	; (adr r3, 8004fc0 <__ieee754_pow+0x6f8>)
 8004dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ddc:	f7fb f9be 	bl	800015c <__adddf3>
 8004de0:	4622      	mov	r2, r4
 8004de2:	462b      	mov	r3, r5
 8004de4:	f7fb fb70 	bl	80004c8 <__aeabi_dmul>
 8004de8:	a377      	add	r3, pc, #476	; (adr r3, 8004fc8 <__ieee754_pow+0x700>)
 8004dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dee:	f7fb f9b5 	bl	800015c <__adddf3>
 8004df2:	4622      	mov	r2, r4
 8004df4:	462b      	mov	r3, r5
 8004df6:	f7fb fb67 	bl	80004c8 <__aeabi_dmul>
 8004dfa:	a375      	add	r3, pc, #468	; (adr r3, 8004fd0 <__ieee754_pow+0x708>)
 8004dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e00:	f7fb f9ac 	bl	800015c <__adddf3>
 8004e04:	4622      	mov	r2, r4
 8004e06:	462b      	mov	r3, r5
 8004e08:	f7fb fb5e 	bl	80004c8 <__aeabi_dmul>
 8004e0c:	a372      	add	r3, pc, #456	; (adr r3, 8004fd8 <__ieee754_pow+0x710>)
 8004e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e12:	f7fb f9a3 	bl	800015c <__adddf3>
 8004e16:	4622      	mov	r2, r4
 8004e18:	462b      	mov	r3, r5
 8004e1a:	f7fb fb55 	bl	80004c8 <__aeabi_dmul>
 8004e1e:	a370      	add	r3, pc, #448	; (adr r3, 8004fe0 <__ieee754_pow+0x718>)
 8004e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e24:	f7fb f99a 	bl	800015c <__adddf3>
 8004e28:	4622      	mov	r2, r4
 8004e2a:	4606      	mov	r6, r0
 8004e2c:	460f      	mov	r7, r1
 8004e2e:	462b      	mov	r3, r5
 8004e30:	4620      	mov	r0, r4
 8004e32:	4629      	mov	r1, r5
 8004e34:	f7fb fb48 	bl	80004c8 <__aeabi_dmul>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	460b      	mov	r3, r1
 8004e3c:	4630      	mov	r0, r6
 8004e3e:	4639      	mov	r1, r7
 8004e40:	f7fb fb42 	bl	80004c8 <__aeabi_dmul>
 8004e44:	4604      	mov	r4, r0
 8004e46:	460d      	mov	r5, r1
 8004e48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004e4c:	4642      	mov	r2, r8
 8004e4e:	464b      	mov	r3, r9
 8004e50:	f7fb f984 	bl	800015c <__adddf3>
 8004e54:	4652      	mov	r2, sl
 8004e56:	465b      	mov	r3, fp
 8004e58:	f7fb fb36 	bl	80004c8 <__aeabi_dmul>
 8004e5c:	4622      	mov	r2, r4
 8004e5e:	462b      	mov	r3, r5
 8004e60:	f7fb f97c 	bl	800015c <__adddf3>
 8004e64:	4642      	mov	r2, r8
 8004e66:	4606      	mov	r6, r0
 8004e68:	460f      	mov	r7, r1
 8004e6a:	464b      	mov	r3, r9
 8004e6c:	4640      	mov	r0, r8
 8004e6e:	4649      	mov	r1, r9
 8004e70:	f7fb fb2a 	bl	80004c8 <__aeabi_dmul>
 8004e74:	4602      	mov	r2, r0
 8004e76:	460b      	mov	r3, r1
 8004e78:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	4b66      	ldr	r3, [pc, #408]	; (8005018 <__ieee754_pow+0x750>)
 8004e80:	f7fb f96c 	bl	800015c <__adddf3>
 8004e84:	4632      	mov	r2, r6
 8004e86:	463b      	mov	r3, r7
 8004e88:	f7fb f968 	bl	800015c <__adddf3>
 8004e8c:	2400      	movs	r4, #0
 8004e8e:	460d      	mov	r5, r1
 8004e90:	4622      	mov	r2, r4
 8004e92:	460b      	mov	r3, r1
 8004e94:	4640      	mov	r0, r8
 8004e96:	4649      	mov	r1, r9
 8004e98:	f7fb fb16 	bl	80004c8 <__aeabi_dmul>
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	4680      	mov	r8, r0
 8004ea0:	4689      	mov	r9, r1
 8004ea2:	4620      	mov	r0, r4
 8004ea4:	4629      	mov	r1, r5
 8004ea6:	4b5c      	ldr	r3, [pc, #368]	; (8005018 <__ieee754_pow+0x750>)
 8004ea8:	f7fb f956 	bl	8000158 <__aeabi_dsub>
 8004eac:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004eb0:	f7fb f952 	bl	8000158 <__aeabi_dsub>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	460b      	mov	r3, r1
 8004eb8:	4630      	mov	r0, r6
 8004eba:	4639      	mov	r1, r7
 8004ebc:	f7fb f94c 	bl	8000158 <__aeabi_dsub>
 8004ec0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004ec4:	f7fb fb00 	bl	80004c8 <__aeabi_dmul>
 8004ec8:	4622      	mov	r2, r4
 8004eca:	4606      	mov	r6, r0
 8004ecc:	460f      	mov	r7, r1
 8004ece:	462b      	mov	r3, r5
 8004ed0:	4650      	mov	r0, sl
 8004ed2:	4659      	mov	r1, fp
 8004ed4:	f7fb faf8 	bl	80004c8 <__aeabi_dmul>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	460b      	mov	r3, r1
 8004edc:	4630      	mov	r0, r6
 8004ede:	4639      	mov	r1, r7
 8004ee0:	f7fb f93c 	bl	800015c <__adddf3>
 8004ee4:	2400      	movs	r4, #0
 8004ee6:	4606      	mov	r6, r0
 8004ee8:	460f      	mov	r7, r1
 8004eea:	4602      	mov	r2, r0
 8004eec:	460b      	mov	r3, r1
 8004eee:	4640      	mov	r0, r8
 8004ef0:	4649      	mov	r1, r9
 8004ef2:	f7fb f933 	bl	800015c <__adddf3>
 8004ef6:	a33c      	add	r3, pc, #240	; (adr r3, 8004fe8 <__ieee754_pow+0x720>)
 8004ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004efc:	4620      	mov	r0, r4
 8004efe:	460d      	mov	r5, r1
 8004f00:	f7fb fae2 	bl	80004c8 <__aeabi_dmul>
 8004f04:	4642      	mov	r2, r8
 8004f06:	464b      	mov	r3, r9
 8004f08:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004f0c:	4620      	mov	r0, r4
 8004f0e:	4629      	mov	r1, r5
 8004f10:	f7fb f922 	bl	8000158 <__aeabi_dsub>
 8004f14:	4602      	mov	r2, r0
 8004f16:	460b      	mov	r3, r1
 8004f18:	4630      	mov	r0, r6
 8004f1a:	4639      	mov	r1, r7
 8004f1c:	f7fb f91c 	bl	8000158 <__aeabi_dsub>
 8004f20:	a333      	add	r3, pc, #204	; (adr r3, 8004ff0 <__ieee754_pow+0x728>)
 8004f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f26:	f7fb facf 	bl	80004c8 <__aeabi_dmul>
 8004f2a:	a333      	add	r3, pc, #204	; (adr r3, 8004ff8 <__ieee754_pow+0x730>)
 8004f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f30:	4606      	mov	r6, r0
 8004f32:	460f      	mov	r7, r1
 8004f34:	4620      	mov	r0, r4
 8004f36:	4629      	mov	r1, r5
 8004f38:	f7fb fac6 	bl	80004c8 <__aeabi_dmul>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	460b      	mov	r3, r1
 8004f40:	4630      	mov	r0, r6
 8004f42:	4639      	mov	r1, r7
 8004f44:	f7fb f90a 	bl	800015c <__adddf3>
 8004f48:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004f4a:	4b34      	ldr	r3, [pc, #208]	; (800501c <__ieee754_pow+0x754>)
 8004f4c:	4413      	add	r3, r2
 8004f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f52:	f7fb f903 	bl	800015c <__adddf3>
 8004f56:	4680      	mov	r8, r0
 8004f58:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8004f5a:	4689      	mov	r9, r1
 8004f5c:	f7fb fa4a 	bl	80003f4 <__aeabi_i2d>
 8004f60:	4604      	mov	r4, r0
 8004f62:	460d      	mov	r5, r1
 8004f64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f68:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004f6a:	4b2d      	ldr	r3, [pc, #180]	; (8005020 <__ieee754_pow+0x758>)
 8004f6c:	4413      	add	r3, r2
 8004f6e:	e9d3 6700 	ldrd	r6, r7, [r3]
 8004f72:	4642      	mov	r2, r8
 8004f74:	464b      	mov	r3, r9
 8004f76:	f7fb f8f1 	bl	800015c <__adddf3>
 8004f7a:	4632      	mov	r2, r6
 8004f7c:	463b      	mov	r3, r7
 8004f7e:	f7fb f8ed 	bl	800015c <__adddf3>
 8004f82:	4622      	mov	r2, r4
 8004f84:	462b      	mov	r3, r5
 8004f86:	f7fb f8e9 	bl	800015c <__adddf3>
 8004f8a:	2000      	movs	r0, #0
 8004f8c:	4622      	mov	r2, r4
 8004f8e:	462b      	mov	r3, r5
 8004f90:	4682      	mov	sl, r0
 8004f92:	468b      	mov	fp, r1
 8004f94:	f7fb f8e0 	bl	8000158 <__aeabi_dsub>
 8004f98:	4632      	mov	r2, r6
 8004f9a:	463b      	mov	r3, r7
 8004f9c:	f7fb f8dc 	bl	8000158 <__aeabi_dsub>
 8004fa0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004fa4:	f7fb f8d8 	bl	8000158 <__aeabi_dsub>
 8004fa8:	4602      	mov	r2, r0
 8004faa:	460b      	mov	r3, r1
 8004fac:	4640      	mov	r0, r8
 8004fae:	4649      	mov	r1, r9
 8004fb0:	e60b      	b.n	8004bca <__ieee754_pow+0x302>
 8004fb2:	2601      	movs	r6, #1
 8004fb4:	e69f      	b.n	8004cf6 <__ieee754_pow+0x42e>
 8004fb6:	bf00      	nop
 8004fb8:	4a454eef 	.word	0x4a454eef
 8004fbc:	3fca7e28 	.word	0x3fca7e28
 8004fc0:	93c9db65 	.word	0x93c9db65
 8004fc4:	3fcd864a 	.word	0x3fcd864a
 8004fc8:	a91d4101 	.word	0xa91d4101
 8004fcc:	3fd17460 	.word	0x3fd17460
 8004fd0:	518f264d 	.word	0x518f264d
 8004fd4:	3fd55555 	.word	0x3fd55555
 8004fd8:	db6fabff 	.word	0xdb6fabff
 8004fdc:	3fdb6db6 	.word	0x3fdb6db6
 8004fe0:	33333303 	.word	0x33333303
 8004fe4:	3fe33333 	.word	0x3fe33333
 8004fe8:	e0000000 	.word	0xe0000000
 8004fec:	3feec709 	.word	0x3feec709
 8004ff0:	dc3a03fd 	.word	0xdc3a03fd
 8004ff4:	3feec709 	.word	0x3feec709
 8004ff8:	145b01f5 	.word	0x145b01f5
 8004ffc:	be3e2fe0 	.word	0xbe3e2fe0
 8005000:	7ff00000 	.word	0x7ff00000
 8005004:	43400000 	.word	0x43400000
 8005008:	0003988e 	.word	0x0003988e
 800500c:	000bb679 	.word	0x000bb679
 8005010:	08005658 	.word	0x08005658
 8005014:	3ff00000 	.word	0x3ff00000
 8005018:	40080000 	.word	0x40080000
 800501c:	08005678 	.word	0x08005678
 8005020:	08005668 	.word	0x08005668
 8005024:	a39c      	add	r3, pc, #624	; (adr r3, 8005298 <__ieee754_pow+0x9d0>)
 8005026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800502a:	4640      	mov	r0, r8
 800502c:	4649      	mov	r1, r9
 800502e:	f7fb f895 	bl	800015c <__adddf3>
 8005032:	4622      	mov	r2, r4
 8005034:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005038:	462b      	mov	r3, r5
 800503a:	4650      	mov	r0, sl
 800503c:	4639      	mov	r1, r7
 800503e:	f7fb f88b 	bl	8000158 <__aeabi_dsub>
 8005042:	4602      	mov	r2, r0
 8005044:	460b      	mov	r3, r1
 8005046:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800504a:	f7fb fccd 	bl	80009e8 <__aeabi_dcmpgt>
 800504e:	2800      	cmp	r0, #0
 8005050:	f47f ae06 	bne.w	8004c60 <__ieee754_pow+0x398>
 8005054:	4aa2      	ldr	r2, [pc, #648]	; (80052e0 <__ieee754_pow+0xa18>)
 8005056:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800505a:	4293      	cmp	r3, r2
 800505c:	f340 8100 	ble.w	8005260 <__ieee754_pow+0x998>
 8005060:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8005064:	151b      	asrs	r3, r3, #20
 8005066:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800506a:	fa4a fa03 	asr.w	sl, sl, r3
 800506e:	44b2      	add	sl, r6
 8005070:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8005074:	489b      	ldr	r0, [pc, #620]	; (80052e4 <__ieee754_pow+0xa1c>)
 8005076:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800507a:	4108      	asrs	r0, r1
 800507c:	ea00 030a 	and.w	r3, r0, sl
 8005080:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8005084:	f1c1 0114 	rsb	r1, r1, #20
 8005088:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800508c:	fa4a fa01 	asr.w	sl, sl, r1
 8005090:	2e00      	cmp	r6, #0
 8005092:	f04f 0200 	mov.w	r2, #0
 8005096:	4620      	mov	r0, r4
 8005098:	4629      	mov	r1, r5
 800509a:	bfb8      	it	lt
 800509c:	f1ca 0a00 	rsblt	sl, sl, #0
 80050a0:	f7fb f85a 	bl	8000158 <__aeabi_dsub>
 80050a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80050a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050ac:	2400      	movs	r4, #0
 80050ae:	4642      	mov	r2, r8
 80050b0:	464b      	mov	r3, r9
 80050b2:	f7fb f853 	bl	800015c <__adddf3>
 80050b6:	a37a      	add	r3, pc, #488	; (adr r3, 80052a0 <__ieee754_pow+0x9d8>)
 80050b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050bc:	4620      	mov	r0, r4
 80050be:	460d      	mov	r5, r1
 80050c0:	f7fb fa02 	bl	80004c8 <__aeabi_dmul>
 80050c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80050c8:	4606      	mov	r6, r0
 80050ca:	460f      	mov	r7, r1
 80050cc:	4620      	mov	r0, r4
 80050ce:	4629      	mov	r1, r5
 80050d0:	f7fb f842 	bl	8000158 <__aeabi_dsub>
 80050d4:	4602      	mov	r2, r0
 80050d6:	460b      	mov	r3, r1
 80050d8:	4640      	mov	r0, r8
 80050da:	4649      	mov	r1, r9
 80050dc:	f7fb f83c 	bl	8000158 <__aeabi_dsub>
 80050e0:	a371      	add	r3, pc, #452	; (adr r3, 80052a8 <__ieee754_pow+0x9e0>)
 80050e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050e6:	f7fb f9ef 	bl	80004c8 <__aeabi_dmul>
 80050ea:	a371      	add	r3, pc, #452	; (adr r3, 80052b0 <__ieee754_pow+0x9e8>)
 80050ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f0:	4680      	mov	r8, r0
 80050f2:	4689      	mov	r9, r1
 80050f4:	4620      	mov	r0, r4
 80050f6:	4629      	mov	r1, r5
 80050f8:	f7fb f9e6 	bl	80004c8 <__aeabi_dmul>
 80050fc:	4602      	mov	r2, r0
 80050fe:	460b      	mov	r3, r1
 8005100:	4640      	mov	r0, r8
 8005102:	4649      	mov	r1, r9
 8005104:	f7fb f82a 	bl	800015c <__adddf3>
 8005108:	4604      	mov	r4, r0
 800510a:	460d      	mov	r5, r1
 800510c:	4602      	mov	r2, r0
 800510e:	460b      	mov	r3, r1
 8005110:	4630      	mov	r0, r6
 8005112:	4639      	mov	r1, r7
 8005114:	f7fb f822 	bl	800015c <__adddf3>
 8005118:	4632      	mov	r2, r6
 800511a:	463b      	mov	r3, r7
 800511c:	4680      	mov	r8, r0
 800511e:	4689      	mov	r9, r1
 8005120:	f7fb f81a 	bl	8000158 <__aeabi_dsub>
 8005124:	4602      	mov	r2, r0
 8005126:	460b      	mov	r3, r1
 8005128:	4620      	mov	r0, r4
 800512a:	4629      	mov	r1, r5
 800512c:	f7fb f814 	bl	8000158 <__aeabi_dsub>
 8005130:	4642      	mov	r2, r8
 8005132:	4606      	mov	r6, r0
 8005134:	460f      	mov	r7, r1
 8005136:	464b      	mov	r3, r9
 8005138:	4640      	mov	r0, r8
 800513a:	4649      	mov	r1, r9
 800513c:	f7fb f9c4 	bl	80004c8 <__aeabi_dmul>
 8005140:	a35d      	add	r3, pc, #372	; (adr r3, 80052b8 <__ieee754_pow+0x9f0>)
 8005142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005146:	4604      	mov	r4, r0
 8005148:	460d      	mov	r5, r1
 800514a:	f7fb f9bd 	bl	80004c8 <__aeabi_dmul>
 800514e:	a35c      	add	r3, pc, #368	; (adr r3, 80052c0 <__ieee754_pow+0x9f8>)
 8005150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005154:	f7fb f800 	bl	8000158 <__aeabi_dsub>
 8005158:	4622      	mov	r2, r4
 800515a:	462b      	mov	r3, r5
 800515c:	f7fb f9b4 	bl	80004c8 <__aeabi_dmul>
 8005160:	a359      	add	r3, pc, #356	; (adr r3, 80052c8 <__ieee754_pow+0xa00>)
 8005162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005166:	f7fa fff9 	bl	800015c <__adddf3>
 800516a:	4622      	mov	r2, r4
 800516c:	462b      	mov	r3, r5
 800516e:	f7fb f9ab 	bl	80004c8 <__aeabi_dmul>
 8005172:	a357      	add	r3, pc, #348	; (adr r3, 80052d0 <__ieee754_pow+0xa08>)
 8005174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005178:	f7fa ffee 	bl	8000158 <__aeabi_dsub>
 800517c:	4622      	mov	r2, r4
 800517e:	462b      	mov	r3, r5
 8005180:	f7fb f9a2 	bl	80004c8 <__aeabi_dmul>
 8005184:	a354      	add	r3, pc, #336	; (adr r3, 80052d8 <__ieee754_pow+0xa10>)
 8005186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800518a:	f7fa ffe7 	bl	800015c <__adddf3>
 800518e:	4622      	mov	r2, r4
 8005190:	462b      	mov	r3, r5
 8005192:	f7fb f999 	bl	80004c8 <__aeabi_dmul>
 8005196:	4602      	mov	r2, r0
 8005198:	460b      	mov	r3, r1
 800519a:	4640      	mov	r0, r8
 800519c:	4649      	mov	r1, r9
 800519e:	f7fa ffdb 	bl	8000158 <__aeabi_dsub>
 80051a2:	4604      	mov	r4, r0
 80051a4:	460d      	mov	r5, r1
 80051a6:	4602      	mov	r2, r0
 80051a8:	460b      	mov	r3, r1
 80051aa:	4640      	mov	r0, r8
 80051ac:	4649      	mov	r1, r9
 80051ae:	f7fb f98b 	bl	80004c8 <__aeabi_dmul>
 80051b2:	2200      	movs	r2, #0
 80051b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80051b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80051bc:	4620      	mov	r0, r4
 80051be:	4629      	mov	r1, r5
 80051c0:	f7fa ffca 	bl	8000158 <__aeabi_dsub>
 80051c4:	4602      	mov	r2, r0
 80051c6:	460b      	mov	r3, r1
 80051c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051cc:	f7fb faa6 	bl	800071c <__aeabi_ddiv>
 80051d0:	4632      	mov	r2, r6
 80051d2:	4604      	mov	r4, r0
 80051d4:	460d      	mov	r5, r1
 80051d6:	463b      	mov	r3, r7
 80051d8:	4640      	mov	r0, r8
 80051da:	4649      	mov	r1, r9
 80051dc:	f7fb f974 	bl	80004c8 <__aeabi_dmul>
 80051e0:	4632      	mov	r2, r6
 80051e2:	463b      	mov	r3, r7
 80051e4:	f7fa ffba 	bl	800015c <__adddf3>
 80051e8:	4602      	mov	r2, r0
 80051ea:	460b      	mov	r3, r1
 80051ec:	4620      	mov	r0, r4
 80051ee:	4629      	mov	r1, r5
 80051f0:	f7fa ffb2 	bl	8000158 <__aeabi_dsub>
 80051f4:	4642      	mov	r2, r8
 80051f6:	464b      	mov	r3, r9
 80051f8:	f7fa ffae 	bl	8000158 <__aeabi_dsub>
 80051fc:	4602      	mov	r2, r0
 80051fe:	460b      	mov	r3, r1
 8005200:	2000      	movs	r0, #0
 8005202:	4939      	ldr	r1, [pc, #228]	; (80052e8 <__ieee754_pow+0xa20>)
 8005204:	f7fa ffa8 	bl	8000158 <__aeabi_dsub>
 8005208:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800520c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8005210:	da29      	bge.n	8005266 <__ieee754_pow+0x99e>
 8005212:	4652      	mov	r2, sl
 8005214:	f000 f874 	bl	8005300 <scalbn>
 8005218:	e9dd 2300 	ldrd	r2, r3, [sp]
 800521c:	f7ff bbfd 	b.w	8004a1a <__ieee754_pow+0x152>
 8005220:	4b32      	ldr	r3, [pc, #200]	; (80052ec <__ieee754_pow+0xa24>)
 8005222:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8005226:	429f      	cmp	r7, r3
 8005228:	f77f af14 	ble.w	8005054 <__ieee754_pow+0x78c>
 800522c:	4b30      	ldr	r3, [pc, #192]	; (80052f0 <__ieee754_pow+0xa28>)
 800522e:	440b      	add	r3, r1
 8005230:	4303      	orrs	r3, r0
 8005232:	d009      	beq.n	8005248 <__ieee754_pow+0x980>
 8005234:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005238:	2200      	movs	r2, #0
 800523a:	2300      	movs	r3, #0
 800523c:	f7fb fbb6 	bl	80009ac <__aeabi_dcmplt>
 8005240:	3800      	subs	r0, #0
 8005242:	bf18      	it	ne
 8005244:	2001      	movne	r0, #1
 8005246:	e452      	b.n	8004aee <__ieee754_pow+0x226>
 8005248:	4622      	mov	r2, r4
 800524a:	462b      	mov	r3, r5
 800524c:	f7fa ff84 	bl	8000158 <__aeabi_dsub>
 8005250:	4642      	mov	r2, r8
 8005252:	464b      	mov	r3, r9
 8005254:	f7fb fbbe 	bl	80009d4 <__aeabi_dcmpge>
 8005258:	2800      	cmp	r0, #0
 800525a:	f43f aefb 	beq.w	8005054 <__ieee754_pow+0x78c>
 800525e:	e7e9      	b.n	8005234 <__ieee754_pow+0x96c>
 8005260:	f04f 0a00 	mov.w	sl, #0
 8005264:	e720      	b.n	80050a8 <__ieee754_pow+0x7e0>
 8005266:	4621      	mov	r1, r4
 8005268:	e7d6      	b.n	8005218 <__ieee754_pow+0x950>
 800526a:	f04f 0b00 	mov.w	fp, #0
 800526e:	f8df c078 	ldr.w	ip, [pc, #120]	; 80052e8 <__ieee754_pow+0xa20>
 8005272:	f7ff bbb9 	b.w	80049e8 <__ieee754_pow+0x120>
 8005276:	f04f 0b00 	mov.w	fp, #0
 800527a:	f04f 0c00 	mov.w	ip, #0
 800527e:	f7ff bbb3 	b.w	80049e8 <__ieee754_pow+0x120>
 8005282:	4640      	mov	r0, r8
 8005284:	4649      	mov	r1, r9
 8005286:	f7ff bb3c 	b.w	8004902 <__ieee754_pow+0x3a>
 800528a:	9200      	str	r2, [sp, #0]
 800528c:	f7ff bb88 	b.w	80049a0 <__ieee754_pow+0xd8>
 8005290:	2300      	movs	r3, #0
 8005292:	f7ff bb72 	b.w	800497a <__ieee754_pow+0xb2>
 8005296:	bf00      	nop
 8005298:	652b82fe 	.word	0x652b82fe
 800529c:	3c971547 	.word	0x3c971547
 80052a0:	00000000 	.word	0x00000000
 80052a4:	3fe62e43 	.word	0x3fe62e43
 80052a8:	fefa39ef 	.word	0xfefa39ef
 80052ac:	3fe62e42 	.word	0x3fe62e42
 80052b0:	0ca86c39 	.word	0x0ca86c39
 80052b4:	be205c61 	.word	0xbe205c61
 80052b8:	72bea4d0 	.word	0x72bea4d0
 80052bc:	3e663769 	.word	0x3e663769
 80052c0:	c5d26bf1 	.word	0xc5d26bf1
 80052c4:	3ebbbd41 	.word	0x3ebbbd41
 80052c8:	af25de2c 	.word	0xaf25de2c
 80052cc:	3f11566a 	.word	0x3f11566a
 80052d0:	16bebd93 	.word	0x16bebd93
 80052d4:	3f66c16c 	.word	0x3f66c16c
 80052d8:	5555553e 	.word	0x5555553e
 80052dc:	3fc55555 	.word	0x3fc55555
 80052e0:	3fe00000 	.word	0x3fe00000
 80052e4:	fff00000 	.word	0xfff00000
 80052e8:	3ff00000 	.word	0x3ff00000
 80052ec:	4090cbff 	.word	0x4090cbff
 80052f0:	3f6f3400 	.word	0x3f6f3400

080052f4 <fabs>:
 80052f4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80052f8:	4619      	mov	r1, r3
 80052fa:	4770      	bx	lr
 80052fc:	0000      	movs	r0, r0
	...

08005300 <scalbn>:
 8005300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005302:	4616      	mov	r6, r2
 8005304:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005308:	4604      	mov	r4, r0
 800530a:	460d      	mov	r5, r1
 800530c:	460b      	mov	r3, r1
 800530e:	b992      	cbnz	r2, 8005336 <scalbn+0x36>
 8005310:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005314:	4303      	orrs	r3, r0
 8005316:	d03c      	beq.n	8005392 <scalbn+0x92>
 8005318:	4b31      	ldr	r3, [pc, #196]	; (80053e0 <scalbn+0xe0>)
 800531a:	2200      	movs	r2, #0
 800531c:	f7fb f8d4 	bl	80004c8 <__aeabi_dmul>
 8005320:	4b30      	ldr	r3, [pc, #192]	; (80053e4 <scalbn+0xe4>)
 8005322:	4604      	mov	r4, r0
 8005324:	429e      	cmp	r6, r3
 8005326:	460d      	mov	r5, r1
 8005328:	da0f      	bge.n	800534a <scalbn+0x4a>
 800532a:	a329      	add	r3, pc, #164	; (adr r3, 80053d0 <scalbn+0xd0>)
 800532c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005330:	f7fb f8ca 	bl	80004c8 <__aeabi_dmul>
 8005334:	e006      	b.n	8005344 <scalbn+0x44>
 8005336:	f240 77ff 	movw	r7, #2047	; 0x7ff
 800533a:	42ba      	cmp	r2, r7
 800533c:	d109      	bne.n	8005352 <scalbn+0x52>
 800533e:	4602      	mov	r2, r0
 8005340:	f7fa ff0c 	bl	800015c <__adddf3>
 8005344:	4604      	mov	r4, r0
 8005346:	460d      	mov	r5, r1
 8005348:	e023      	b.n	8005392 <scalbn+0x92>
 800534a:	460b      	mov	r3, r1
 800534c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005350:	3a36      	subs	r2, #54	; 0x36
 8005352:	f24c 3150 	movw	r1, #50000	; 0xc350
 8005356:	428e      	cmp	r6, r1
 8005358:	dd0e      	ble.n	8005378 <scalbn+0x78>
 800535a:	a31f      	add	r3, pc, #124	; (adr r3, 80053d8 <scalbn+0xd8>)
 800535c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005360:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8005364:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8005368:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800536c:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8005370:	481d      	ldr	r0, [pc, #116]	; (80053e8 <scalbn+0xe8>)
 8005372:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8005376:	e7db      	b.n	8005330 <scalbn+0x30>
 8005378:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800537c:	4432      	add	r2, r6
 800537e:	428a      	cmp	r2, r1
 8005380:	dceb      	bgt.n	800535a <scalbn+0x5a>
 8005382:	2a00      	cmp	r2, #0
 8005384:	dd08      	ble.n	8005398 <scalbn+0x98>
 8005386:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800538a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800538e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005392:	4620      	mov	r0, r4
 8005394:	4629      	mov	r1, r5
 8005396:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005398:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800539c:	da0c      	bge.n	80053b8 <scalbn+0xb8>
 800539e:	a30c      	add	r3, pc, #48	; (adr r3, 80053d0 <scalbn+0xd0>)
 80053a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053a4:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 80053a8:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 80053ac:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 80053b0:	480e      	ldr	r0, [pc, #56]	; (80053ec <scalbn+0xec>)
 80053b2:	f041 011f 	orr.w	r1, r1, #31
 80053b6:	e7bb      	b.n	8005330 <scalbn+0x30>
 80053b8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80053bc:	3236      	adds	r2, #54	; 0x36
 80053be:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80053c2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80053c6:	4620      	mov	r0, r4
 80053c8:	4629      	mov	r1, r5
 80053ca:	2200      	movs	r2, #0
 80053cc:	4b08      	ldr	r3, [pc, #32]	; (80053f0 <scalbn+0xf0>)
 80053ce:	e7af      	b.n	8005330 <scalbn+0x30>
 80053d0:	c2f8f359 	.word	0xc2f8f359
 80053d4:	01a56e1f 	.word	0x01a56e1f
 80053d8:	8800759c 	.word	0x8800759c
 80053dc:	7e37e43c 	.word	0x7e37e43c
 80053e0:	43500000 	.word	0x43500000
 80053e4:	ffff3cb0 	.word	0xffff3cb0
 80053e8:	8800759c 	.word	0x8800759c
 80053ec:	c2f8f359 	.word	0xc2f8f359
 80053f0:	3c900000 	.word	0x3c900000

080053f4 <with_errno>:
 80053f4:	b570      	push	{r4, r5, r6, lr}
 80053f6:	4604      	mov	r4, r0
 80053f8:	460d      	mov	r5, r1
 80053fa:	4616      	mov	r6, r2
 80053fc:	f7ff f9cc 	bl	8004798 <__errno>
 8005400:	4629      	mov	r1, r5
 8005402:	6006      	str	r6, [r0, #0]
 8005404:	4620      	mov	r0, r4
 8005406:	bd70      	pop	{r4, r5, r6, pc}

08005408 <xflow>:
 8005408:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800540a:	4615      	mov	r5, r2
 800540c:	461c      	mov	r4, r3
 800540e:	b180      	cbz	r0, 8005432 <xflow+0x2a>
 8005410:	4610      	mov	r0, r2
 8005412:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005416:	e9cd 0100 	strd	r0, r1, [sp]
 800541a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800541e:	4628      	mov	r0, r5
 8005420:	4621      	mov	r1, r4
 8005422:	f7fb f851 	bl	80004c8 <__aeabi_dmul>
 8005426:	2222      	movs	r2, #34	; 0x22
 8005428:	b003      	add	sp, #12
 800542a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800542e:	f7ff bfe1 	b.w	80053f4 <with_errno>
 8005432:	4610      	mov	r0, r2
 8005434:	4619      	mov	r1, r3
 8005436:	e7ee      	b.n	8005416 <xflow+0xe>

08005438 <__math_uflow>:
 8005438:	2200      	movs	r2, #0
 800543a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800543e:	f7ff bfe3 	b.w	8005408 <xflow>

08005442 <__math_oflow>:
 8005442:	2200      	movs	r2, #0
 8005444:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8005448:	f7ff bfde 	b.w	8005408 <xflow>

0800544c <__ieee754_sqrt>:
 800544c:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 80055f0 <__ieee754_sqrt+0x1a4>
 8005450:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005454:	ea3c 0c01 	bics.w	ip, ip, r1
 8005458:	460b      	mov	r3, r1
 800545a:	4606      	mov	r6, r0
 800545c:	460d      	mov	r5, r1
 800545e:	460a      	mov	r2, r1
 8005460:	4604      	mov	r4, r0
 8005462:	d10e      	bne.n	8005482 <__ieee754_sqrt+0x36>
 8005464:	4602      	mov	r2, r0
 8005466:	f7fb f82f 	bl	80004c8 <__aeabi_dmul>
 800546a:	4602      	mov	r2, r0
 800546c:	460b      	mov	r3, r1
 800546e:	4630      	mov	r0, r6
 8005470:	4629      	mov	r1, r5
 8005472:	f7fa fe73 	bl	800015c <__adddf3>
 8005476:	4606      	mov	r6, r0
 8005478:	460d      	mov	r5, r1
 800547a:	4630      	mov	r0, r6
 800547c:	4629      	mov	r1, r5
 800547e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005482:	2900      	cmp	r1, #0
 8005484:	dc0d      	bgt.n	80054a2 <__ieee754_sqrt+0x56>
 8005486:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800548a:	ea5c 0c00 	orrs.w	ip, ip, r0
 800548e:	d0f4      	beq.n	800547a <__ieee754_sqrt+0x2e>
 8005490:	b139      	cbz	r1, 80054a2 <__ieee754_sqrt+0x56>
 8005492:	4602      	mov	r2, r0
 8005494:	f7fa fe60 	bl	8000158 <__aeabi_dsub>
 8005498:	4602      	mov	r2, r0
 800549a:	460b      	mov	r3, r1
 800549c:	f7fb f93e 	bl	800071c <__aeabi_ddiv>
 80054a0:	e7e9      	b.n	8005476 <__ieee754_sqrt+0x2a>
 80054a2:	1512      	asrs	r2, r2, #20
 80054a4:	f000 8089 	beq.w	80055ba <__ieee754_sqrt+0x16e>
 80054a8:	2500      	movs	r5, #0
 80054aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80054ae:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80054b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80054b6:	07d2      	lsls	r2, r2, #31
 80054b8:	bf5c      	itt	pl
 80054ba:	005b      	lslpl	r3, r3, #1
 80054bc:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 80054c0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80054c4:	bf58      	it	pl
 80054c6:	0064      	lslpl	r4, r4, #1
 80054c8:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 80054cc:	0062      	lsls	r2, r4, #1
 80054ce:	2016      	movs	r0, #22
 80054d0:	4629      	mov	r1, r5
 80054d2:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
 80054d6:	1076      	asrs	r6, r6, #1
 80054d8:	190f      	adds	r7, r1, r4
 80054da:	429f      	cmp	r7, r3
 80054dc:	bfde      	ittt	le
 80054de:	1bdb      	suble	r3, r3, r7
 80054e0:	1939      	addle	r1, r7, r4
 80054e2:	192d      	addle	r5, r5, r4
 80054e4:	005b      	lsls	r3, r3, #1
 80054e6:	3801      	subs	r0, #1
 80054e8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80054ec:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80054f0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80054f4:	d1f0      	bne.n	80054d8 <__ieee754_sqrt+0x8c>
 80054f6:	4604      	mov	r4, r0
 80054f8:	2720      	movs	r7, #32
 80054fa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80054fe:	428b      	cmp	r3, r1
 8005500:	eb0c 0e00 	add.w	lr, ip, r0
 8005504:	dc02      	bgt.n	800550c <__ieee754_sqrt+0xc0>
 8005506:	d113      	bne.n	8005530 <__ieee754_sqrt+0xe4>
 8005508:	4596      	cmp	lr, r2
 800550a:	d811      	bhi.n	8005530 <__ieee754_sqrt+0xe4>
 800550c:	f1be 0f00 	cmp.w	lr, #0
 8005510:	eb0e 000c 	add.w	r0, lr, ip
 8005514:	da56      	bge.n	80055c4 <__ieee754_sqrt+0x178>
 8005516:	2800      	cmp	r0, #0
 8005518:	db54      	blt.n	80055c4 <__ieee754_sqrt+0x178>
 800551a:	f101 0801 	add.w	r8, r1, #1
 800551e:	1a5b      	subs	r3, r3, r1
 8005520:	4641      	mov	r1, r8
 8005522:	4596      	cmp	lr, r2
 8005524:	bf88      	it	hi
 8005526:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800552a:	eba2 020e 	sub.w	r2, r2, lr
 800552e:	4464      	add	r4, ip
 8005530:	005b      	lsls	r3, r3, #1
 8005532:	3f01      	subs	r7, #1
 8005534:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8005538:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800553c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8005540:	d1dd      	bne.n	80054fe <__ieee754_sqrt+0xb2>
 8005542:	4313      	orrs	r3, r2
 8005544:	d01b      	beq.n	800557e <__ieee754_sqrt+0x132>
 8005546:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 80055f4 <__ieee754_sqrt+0x1a8>
 800554a:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 80055f8 <__ieee754_sqrt+0x1ac>
 800554e:	e9da 0100 	ldrd	r0, r1, [sl]
 8005552:	e9db 2300 	ldrd	r2, r3, [fp]
 8005556:	f7fa fdff 	bl	8000158 <__aeabi_dsub>
 800555a:	e9da 8900 	ldrd	r8, r9, [sl]
 800555e:	4602      	mov	r2, r0
 8005560:	460b      	mov	r3, r1
 8005562:	4640      	mov	r0, r8
 8005564:	4649      	mov	r1, r9
 8005566:	f7fb fa2b 	bl	80009c0 <__aeabi_dcmple>
 800556a:	b140      	cbz	r0, 800557e <__ieee754_sqrt+0x132>
 800556c:	e9da 0100 	ldrd	r0, r1, [sl]
 8005570:	e9db 2300 	ldrd	r2, r3, [fp]
 8005574:	f1b4 3fff 	cmp.w	r4, #4294967295
 8005578:	d126      	bne.n	80055c8 <__ieee754_sqrt+0x17c>
 800557a:	463c      	mov	r4, r7
 800557c:	3501      	adds	r5, #1
 800557e:	106b      	asrs	r3, r5, #1
 8005580:	0864      	lsrs	r4, r4, #1
 8005582:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8005586:	07ea      	lsls	r2, r5, #31
 8005588:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800558c:	bf48      	it	mi
 800558e:	f044 4400 	orrmi.w	r4, r4, #2147483648	; 0x80000000
 8005592:	4620      	mov	r0, r4
 8005594:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8005598:	e76d      	b.n	8005476 <__ieee754_sqrt+0x2a>
 800559a:	0ae3      	lsrs	r3, r4, #11
 800559c:	3915      	subs	r1, #21
 800559e:	0564      	lsls	r4, r4, #21
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d0fa      	beq.n	800559a <__ieee754_sqrt+0x14e>
 80055a4:	02d8      	lsls	r0, r3, #11
 80055a6:	d50a      	bpl.n	80055be <__ieee754_sqrt+0x172>
 80055a8:	f1c2 0020 	rsb	r0, r2, #32
 80055ac:	fa24 f000 	lsr.w	r0, r4, r0
 80055b0:	1e55      	subs	r5, r2, #1
 80055b2:	4094      	lsls	r4, r2
 80055b4:	4303      	orrs	r3, r0
 80055b6:	1b4a      	subs	r2, r1, r5
 80055b8:	e776      	b.n	80054a8 <__ieee754_sqrt+0x5c>
 80055ba:	4611      	mov	r1, r2
 80055bc:	e7f0      	b.n	80055a0 <__ieee754_sqrt+0x154>
 80055be:	005b      	lsls	r3, r3, #1
 80055c0:	3201      	adds	r2, #1
 80055c2:	e7ef      	b.n	80055a4 <__ieee754_sqrt+0x158>
 80055c4:	4688      	mov	r8, r1
 80055c6:	e7aa      	b.n	800551e <__ieee754_sqrt+0xd2>
 80055c8:	f7fa fdc8 	bl	800015c <__adddf3>
 80055cc:	e9da 8900 	ldrd	r8, r9, [sl]
 80055d0:	4602      	mov	r2, r0
 80055d2:	460b      	mov	r3, r1
 80055d4:	4640      	mov	r0, r8
 80055d6:	4649      	mov	r1, r9
 80055d8:	f7fb f9e8 	bl	80009ac <__aeabi_dcmplt>
 80055dc:	b120      	cbz	r0, 80055e8 <__ieee754_sqrt+0x19c>
 80055de:	1ca1      	adds	r1, r4, #2
 80055e0:	bf08      	it	eq
 80055e2:	3501      	addeq	r5, #1
 80055e4:	3402      	adds	r4, #2
 80055e6:	e7ca      	b.n	800557e <__ieee754_sqrt+0x132>
 80055e8:	3401      	adds	r4, #1
 80055ea:	f024 0401 	bic.w	r4, r4, #1
 80055ee:	e7c6      	b.n	800557e <__ieee754_sqrt+0x132>
 80055f0:	7ff00000 	.word	0x7ff00000
 80055f4:	20000070 	.word	0x20000070
 80055f8:	20000078 	.word	0x20000078

080055fc <_init>:
 80055fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055fe:	bf00      	nop
 8005600:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005602:	bc08      	pop	{r3}
 8005604:	469e      	mov	lr, r3
 8005606:	4770      	bx	lr

08005608 <_fini>:
 8005608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800560a:	bf00      	nop
 800560c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800560e:	bc08      	pop	{r3}
 8005610:	469e      	mov	lr, r3
 8005612:	4770      	bx	lr
