--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml container.twx container.ncd -o container.twr container.pcf
-ucf container.ucf

Design file:              container.ncd
Physical constraint file: container.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2023 paths analyzed, 276 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.008ns.
--------------------------------------------------------------------------------

Paths for end point simulare/clock/nr_24 (SLICE_X36Y83.SR), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simulare/clock/nr_31 (FF)
  Destination:          simulare/clock/nr_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.950ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.106 - 0.129)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simulare/clock/nr_31 to simulare/clock/nr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y84.DQ      Tcko                  0.341   simulare/clock/nr<31>
                                                       simulare/clock/nr_31
    SLICE_X37Y84.A1      net (fanout=2)        0.503   simulare/clock/nr<31>
    SLICE_X37Y84.A       Tilo                  0.097   simulare/clock/GND_7_o_nr[31]_equal_1_o<31>5
                                                       simulare/clock/GND_7_o_nr[31]_equal_1_o<31>6
    SLICE_X37Y79.A2      net (fanout=1)        0.850   simulare/clock/GND_7_o_nr[31]_equal_1_o<31>5
    SLICE_X37Y79.A       Tilo                  0.097   simulare/clock/aux
                                                       simulare/clock/GND_7_o_nr[31]_equal_1_o<31>7
    SLICE_X36Y83.SR      net (fanout=9)        0.748   simulare/clock/GND_7_o_nr[31]_equal_1_o
    SLICE_X36Y83.CLK     Tsrck                 0.314   simulare/clock/nr<27>
                                                       simulare/clock/nr_24
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (0.849ns logic, 2.101ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simulare/clock/nr_0 (FF)
  Destination:          simulare/clock/nr_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.793ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.106 - 0.121)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simulare/clock/nr_0 to simulare/clock/nr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y77.AQ      Tcko                  0.341   simulare/clock/nr<3>
                                                       simulare/clock/nr_0
    SLICE_X37Y79.D1      net (fanout=2)        0.708   simulare/clock/nr<0>
    SLICE_X37Y79.D       Tilo                  0.097   simulare/clock/aux
                                                       simulare/clock/GND_7_o_nr[31]_equal_1_o<31>2
    SLICE_X37Y79.A1      net (fanout=1)        0.488   simulare/clock/GND_7_o_nr[31]_equal_1_o<31>1
    SLICE_X37Y79.A       Tilo                  0.097   simulare/clock/aux
                                                       simulare/clock/GND_7_o_nr[31]_equal_1_o<31>7
    SLICE_X36Y83.SR      net (fanout=9)        0.748   simulare/clock/GND_7_o_nr[31]_equal_1_o
    SLICE_X36Y83.CLK     Tsrck                 0.314   simulare/clock/nr<27>
                                                       simulare/clock/nr_24
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (0.849ns logic, 1.944ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simulare/clock/nr_23 (FF)
  Destination:          simulare/clock/nr_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.775ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.106 - 0.128)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simulare/clock/nr_23 to simulare/clock/nr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y82.DQ      Tcko                  0.341   simulare/clock/nr<23>
                                                       simulare/clock/nr_23
    SLICE_X37Y82.D2      net (fanout=2)        0.621   simulare/clock/nr<23>
    SLICE_X37Y82.D       Tilo                  0.097   simulare/clock/GND_7_o_nr[31]_equal_1_o<31>
                                                       simulare/clock/GND_7_o_nr[31]_equal_1_o<31>1
    SLICE_X37Y79.A3      net (fanout=1)        0.557   simulare/clock/GND_7_o_nr[31]_equal_1_o<31>
    SLICE_X37Y79.A       Tilo                  0.097   simulare/clock/aux
                                                       simulare/clock/GND_7_o_nr[31]_equal_1_o<31>7
    SLICE_X36Y83.SR      net (fanout=9)        0.748   simulare/clock/GND_7_o_nr[31]_equal_1_o
    SLICE_X36Y83.CLK     Tsrck                 0.314   simulare/clock/nr<27>
                                                       simulare/clock/nr_24
    -------------------------------------------------  ---------------------------
    Total                                      2.775ns (0.849ns logic, 1.926ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point simulare/clock/nr_25 (SLICE_X36Y83.SR), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simulare/clock/nr_31 (FF)
  Destination:          simulare/clock/nr_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.950ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.106 - 0.129)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simulare/clock/nr_31 to simulare/clock/nr_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y84.DQ      Tcko                  0.341   simulare/clock/nr<31>
                                                       simulare/clock/nr_31
    SLICE_X37Y84.A1      net (fanout=2)        0.503   simulare/clock/nr<31>
    SLICE_X37Y84.A       Tilo                  0.097   simulare/clock/GND_7_o_nr[31]_equal_1_o<31>5
                                                       simulare/clock/GND_7_o_nr[31]_equal_1_o<31>6
    SLICE_X37Y79.A2      net (fanout=1)        0.850   simulare/clock/GND_7_o_nr[31]_equal_1_o<31>5
    SLICE_X37Y79.A       Tilo                  0.097   simulare/clock/aux
                                                       simulare/clock/GND_7_o_nr[31]_equal_1_o<31>7
    SLICE_X36Y83.SR      net (fanout=9)        0.748   simulare/clock/GND_7_o_nr[31]_equal_1_o
    SLICE_X36Y83.CLK     Tsrck                 0.314   simulare/clock/nr<27>
                                                       simulare/clock/nr_25
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (0.849ns logic, 2.101ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simulare/clock/nr_0 (FF)
  Destination:          simulare/clock/nr_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.793ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.106 - 0.121)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simulare/clock/nr_0 to simulare/clock/nr_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y77.AQ      Tcko                  0.341   simulare/clock/nr<3>
                                                       simulare/clock/nr_0
    SLICE_X37Y79.D1      net (fanout=2)        0.708   simulare/clock/nr<0>
    SLICE_X37Y79.D       Tilo                  0.097   simulare/clock/aux
                                                       simulare/clock/GND_7_o_nr[31]_equal_1_o<31>2
    SLICE_X37Y79.A1      net (fanout=1)        0.488   simulare/clock/GND_7_o_nr[31]_equal_1_o<31>1
    SLICE_X37Y79.A       Tilo                  0.097   simulare/clock/aux
                                                       simulare/clock/GND_7_o_nr[31]_equal_1_o<31>7
    SLICE_X36Y83.SR      net (fanout=9)        0.748   simulare/clock/GND_7_o_nr[31]_equal_1_o
    SLICE_X36Y83.CLK     Tsrck                 0.314   simulare/clock/nr<27>
                                                       simulare/clock/nr_25
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (0.849ns logic, 1.944ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simulare/clock/nr_23 (FF)
  Destination:          simulare/clock/nr_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.775ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.106 - 0.128)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simulare/clock/nr_23 to simulare/clock/nr_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y82.DQ      Tcko                  0.341   simulare/clock/nr<23>
                                                       simulare/clock/nr_23
    SLICE_X37Y82.D2      net (fanout=2)        0.621   simulare/clock/nr<23>
    SLICE_X37Y82.D       Tilo                  0.097   simulare/clock/GND_7_o_nr[31]_equal_1_o<31>
                                                       simulare/clock/GND_7_o_nr[31]_equal_1_o<31>1
    SLICE_X37Y79.A3      net (fanout=1)        0.557   simulare/clock/GND_7_o_nr[31]_equal_1_o<31>
    SLICE_X37Y79.A       Tilo                  0.097   simulare/clock/aux
                                                       simulare/clock/GND_7_o_nr[31]_equal_1_o<31>7
    SLICE_X36Y83.SR      net (fanout=9)        0.748   simulare/clock/GND_7_o_nr[31]_equal_1_o
    SLICE_X36Y83.CLK     Tsrck                 0.314   simulare/clock/nr<27>
                                                       simulare/clock/nr_25
    -------------------------------------------------  ---------------------------
    Total                                      2.775ns (0.849ns logic, 1.926ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point simulare/clock/nr_26 (SLICE_X36Y83.SR), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simulare/clock/nr_31 (FF)
  Destination:          simulare/clock/nr_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.950ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.106 - 0.129)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simulare/clock/nr_31 to simulare/clock/nr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y84.DQ      Tcko                  0.341   simulare/clock/nr<31>
                                                       simulare/clock/nr_31
    SLICE_X37Y84.A1      net (fanout=2)        0.503   simulare/clock/nr<31>
    SLICE_X37Y84.A       Tilo                  0.097   simulare/clock/GND_7_o_nr[31]_equal_1_o<31>5
                                                       simulare/clock/GND_7_o_nr[31]_equal_1_o<31>6
    SLICE_X37Y79.A2      net (fanout=1)        0.850   simulare/clock/GND_7_o_nr[31]_equal_1_o<31>5
    SLICE_X37Y79.A       Tilo                  0.097   simulare/clock/aux
                                                       simulare/clock/GND_7_o_nr[31]_equal_1_o<31>7
    SLICE_X36Y83.SR      net (fanout=9)        0.748   simulare/clock/GND_7_o_nr[31]_equal_1_o
    SLICE_X36Y83.CLK     Tsrck                 0.314   simulare/clock/nr<27>
                                                       simulare/clock/nr_26
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (0.849ns logic, 2.101ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simulare/clock/nr_0 (FF)
  Destination:          simulare/clock/nr_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.793ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.106 - 0.121)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simulare/clock/nr_0 to simulare/clock/nr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y77.AQ      Tcko                  0.341   simulare/clock/nr<3>
                                                       simulare/clock/nr_0
    SLICE_X37Y79.D1      net (fanout=2)        0.708   simulare/clock/nr<0>
    SLICE_X37Y79.D       Tilo                  0.097   simulare/clock/aux
                                                       simulare/clock/GND_7_o_nr[31]_equal_1_o<31>2
    SLICE_X37Y79.A1      net (fanout=1)        0.488   simulare/clock/GND_7_o_nr[31]_equal_1_o<31>1
    SLICE_X37Y79.A       Tilo                  0.097   simulare/clock/aux
                                                       simulare/clock/GND_7_o_nr[31]_equal_1_o<31>7
    SLICE_X36Y83.SR      net (fanout=9)        0.748   simulare/clock/GND_7_o_nr[31]_equal_1_o
    SLICE_X36Y83.CLK     Tsrck                 0.314   simulare/clock/nr<27>
                                                       simulare/clock/nr_26
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (0.849ns logic, 1.944ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simulare/clock/nr_23 (FF)
  Destination:          simulare/clock/nr_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.775ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.106 - 0.128)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simulare/clock/nr_23 to simulare/clock/nr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y82.DQ      Tcko                  0.341   simulare/clock/nr<23>
                                                       simulare/clock/nr_23
    SLICE_X37Y82.D2      net (fanout=2)        0.621   simulare/clock/nr<23>
    SLICE_X37Y82.D       Tilo                  0.097   simulare/clock/GND_7_o_nr[31]_equal_1_o<31>
                                                       simulare/clock/GND_7_o_nr[31]_equal_1_o<31>1
    SLICE_X37Y79.A3      net (fanout=1)        0.557   simulare/clock/GND_7_o_nr[31]_equal_1_o<31>
    SLICE_X37Y79.A       Tilo                  0.097   simulare/clock/aux
                                                       simulare/clock/GND_7_o_nr[31]_equal_1_o<31>7
    SLICE_X36Y83.SR      net (fanout=9)        0.748   simulare/clock/GND_7_o_nr[31]_equal_1_o
    SLICE_X36Y83.CLK     Tsrck                 0.314   simulare/clock/nr<27>
                                                       simulare/clock/nr_26
    -------------------------------------------------  ---------------------------
    Total                                      2.775ns (0.849ns logic, 1.926ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point simulare/buton/s3 (SLICE_X14Y78.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               simulare/buton/s2 (FF)
  Destination:          simulare/buton/s3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.289ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP falling at 15.000ns
  Destination Clock:    clk_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: simulare/buton/s2 to simulare/buton/s3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y78.BQ      Tcko                  0.167   simulare/buton/s3
                                                       simulare/buton/s2
    SLICE_X14Y78.CX      net (fanout=3)        0.189   simulare/buton/s2
    SLICE_X14Y78.CLK     Tckdi       (-Th)     0.067   simulare/buton/s3
                                                       simulare/buton/s3
    -------------------------------------------------  ---------------------------
    Total                                      0.289ns (0.100ns logic, 0.189ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point simulare/buton/s2 (SLICE_X14Y78.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               simulare/buton/s1 (FF)
  Destination:          simulare/buton/s2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP falling at 15.000ns
  Destination Clock:    clk_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: simulare/buton/s1 to simulare/buton/s2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y78.AQ      Tcko                  0.167   simulare/buton/s3
                                                       simulare/buton/s1
    SLICE_X14Y78.BX      net (fanout=3)        0.187   simulare/buton/s1
    SLICE_X14Y78.CLK     Tckdi       (-Th)     0.056   simulare/buton/s3
                                                       simulare/buton/s2
    -------------------------------------------------  ---------------------------
    Total                                      0.298ns (0.111ns logic, 0.187ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point c/c1/aux_3 (SLICE_X0Y68.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c/c1/aux_3 (FF)
  Destination:          c/c1/aux_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.302ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP falling at 15.000ns
  Destination Clock:    clk_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: c/c1/aux_3 to c/c1/aux_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y68.DQ       Tcko                  0.146   c/c1/aux<3>
                                                       c/c1/aux_3
    SLICE_X0Y68.D3       net (fanout=1)        0.160   c/c1/aux<3>
    SLICE_X0Y68.CLK      Tah         (-Th)     0.004   c/c1/aux<3>
                                                       c/c1/aux<3>_rt
                                                       c/c1/Mcount_aux_cy<3>
                                                       c/c1/aux_3
    -------------------------------------------------  ---------------------------
    Total                                      0.302ns (0.142ns logic, 0.160ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: simulare/clock/nr<3>/CLK
  Logical resource: simulare/clock/nr_0/CK
  Location pin: SLICE_X36Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: simulare/clock/nr<3>/CLK
  Logical resource: simulare/clock/nr_0/CK
  Location pin: SLICE_X36Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.008|         |         |    1.763|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2023 paths, 0 nets, and 158 connections

Design statistics:
   Minimum period:   3.008ns{1}   (Maximum frequency: 332.447MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 24 12:30:54 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 778 MB



