
Rtos_Led.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a3f0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d0  0800a580  0800a580  0001a580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a850  0800a850  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a850  0800a850  0001a850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a858  0800a858  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a858  0800a858  0001a858  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a85c  0800a85c  0001a85c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800a860  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004250  2000007c  0800a8dc  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200042cc  0800a8dc  000242cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fb49  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f3b  00000000  00000000  0003fbf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018e0  00000000  00000000  00043b30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001768  00000000  00000000  00045410  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004a99  00000000  00000000  00046b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b451  00000000  00000000  0004b611  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d70d8  00000000  00000000  00066a62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0013db3a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000720c  00000000  00000000  0013db8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a568 	.word	0x0800a568

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	0800a568 	.word	0x0800a568

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <LL_USART_EnableIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
{
 8000584:	b480      	push	{r7}
 8000586:	b089      	sub	sp, #36	; 0x24
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	e853 3f00 	ldrex	r3, [r3]
 8000596:	60bb      	str	r3, [r7, #8]
   return(result);
 8000598:	68bb      	ldr	r3, [r7, #8]
 800059a:	f043 0310 	orr.w	r3, r3, #16
 800059e:	61fb      	str	r3, [r7, #28]
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	69fa      	ldr	r2, [r7, #28]
 80005a4:	61ba      	str	r2, [r7, #24]
 80005a6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80005a8:	6979      	ldr	r1, [r7, #20]
 80005aa:	69ba      	ldr	r2, [r7, #24]
 80005ac:	e841 2300 	strex	r3, r2, [r1]
 80005b0:	613b      	str	r3, [r7, #16]
   return(result);
 80005b2:	693b      	ldr	r3, [r7, #16]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d1e9      	bne.n	800058c <LL_USART_EnableIT_IDLE+0x8>
}
 80005b8:	bf00      	nop
 80005ba:	bf00      	nop
 80005bc:	3724      	adds	r7, #36	; 0x24
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
	...

080005c8 <setleds>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void setleds(uint16_t ledring) {
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b084      	sub	sp, #16
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	4603      	mov	r3, r0
 80005d0:	80fb      	strh	r3, [r7, #6]

	//uint16_t ledring = 0b1010101010101010;

	for (int i = 0; i < 16; i++) {
 80005d2:	2300      	movs	r3, #0
 80005d4:	60fb      	str	r3, [r7, #12]
 80005d6:	e01f      	b.n	8000618 <setleds+0x50>

		if (ledring & (1 << i)) {
 80005d8:	88fa      	ldrh	r2, [r7, #6]
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	fa42 f303 	asr.w	r3, r2, r3
 80005e0:	f003 0301 	and.w	r3, r3, #1
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d005      	beq.n	80005f4 <setleds+0x2c>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80005e8:	2201      	movs	r2, #1
 80005ea:	2120      	movs	r1, #32
 80005ec:	4815      	ldr	r0, [pc, #84]	; (8000644 <setleds+0x7c>)
 80005ee:	f001 fcf1 	bl	8001fd4 <HAL_GPIO_WritePin>
 80005f2:	e004      	b.n	80005fe <setleds+0x36>

		} else {
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80005f4:	2200      	movs	r2, #0
 80005f6:	2120      	movs	r1, #32
 80005f8:	4812      	ldr	r0, [pc, #72]	; (8000644 <setleds+0x7c>)
 80005fa:	f001 fceb 	bl	8001fd4 <HAL_GPIO_WritePin>
		}

		//SCK
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80005fe:	2201      	movs	r2, #1
 8000600:	2108      	movs	r1, #8
 8000602:	4810      	ldr	r0, [pc, #64]	; (8000644 <setleds+0x7c>)
 8000604:	f001 fce6 	bl	8001fd4 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000608:	2200      	movs	r2, #0
 800060a:	2108      	movs	r1, #8
 800060c:	480d      	ldr	r0, [pc, #52]	; (8000644 <setleds+0x7c>)
 800060e:	f001 fce1 	bl	8001fd4 <HAL_GPIO_WritePin>
	for (int i = 0; i < 16; i++) {
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	3301      	adds	r3, #1
 8000616:	60fb      	str	r3, [r7, #12]
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	2b0f      	cmp	r3, #15
 800061c:	dddc      	ble.n	80005d8 <setleds+0x10>
		//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);

	}

	//Latch
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800061e:	2201      	movs	r2, #1
 8000620:	2101      	movs	r1, #1
 8000622:	4808      	ldr	r0, [pc, #32]	; (8000644 <setleds+0x7c>)
 8000624:	f001 fcd6 	bl	8001fd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000628:	2200      	movs	r2, #0
 800062a:	2101      	movs	r1, #1
 800062c:	4805      	ldr	r0, [pc, #20]	; (8000644 <setleds+0x7c>)
 800062e:	f001 fcd1 	bl	8001fd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000632:	2201      	movs	r2, #1
 8000634:	2101      	movs	r1, #1
 8000636:	4803      	ldr	r0, [pc, #12]	; (8000644 <setleds+0x7c>)
 8000638:	f001 fccc 	bl	8001fd4 <HAL_GPIO_WritePin>
}
 800063c:	bf00      	nop
 800063e:	3710      	adds	r7, #16
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	48000400 	.word	0x48000400

08000648 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800064c:	f000 ffaf 	bl	80015ae <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000650:	f000 f852 	bl	80006f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000654:	f000 f930 	bl	80008b8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000658:	f000 f910 	bl	800087c <MX_DMA_Init>
  MX_USART2_UART_Init();
 800065c:	f000 f8de 	bl	800081c <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000660:	f000 f8ac 	bl	80007bc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000664:	f004 ff98 	bl	8005598 <osKernelInitialize>
	/* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of uartSema */
  uartSemaHandle = osSemaphoreNew(1, 1, &uartSema_attributes);
 8000668:	4a16      	ldr	r2, [pc, #88]	; (80006c4 <main+0x7c>)
 800066a:	2101      	movs	r1, #1
 800066c:	2001      	movs	r0, #1
 800066e:	f005 f890 	bl	8005792 <osSemaphoreNew>
 8000672:	4603      	mov	r3, r0
 8000674:	4a14      	ldr	r2, [pc, #80]	; (80006c8 <main+0x80>)
 8000676:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of RotaryEncoderQueue */
  RotaryEncoderQueueHandle = osMessageQueueNew (16, sizeof(InputEvent), &RotaryEncoderQueue_attributes);
 8000678:	4a14      	ldr	r2, [pc, #80]	; (80006cc <main+0x84>)
 800067a:	2108      	movs	r1, #8
 800067c:	2010      	movs	r0, #16
 800067e:	f005 f9a7 	bl	80059d0 <osMessageQueueNew>
 8000682:	4603      	mov	r3, r0
 8000684:	4a12      	ldr	r2, [pc, #72]	; (80006d0 <main+0x88>)
 8000686:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of LedTask */
  LedTaskHandle = osThreadNew(StartLedTask, NULL, &LedTask_attributes);
 8000688:	4a12      	ldr	r2, [pc, #72]	; (80006d4 <main+0x8c>)
 800068a:	2100      	movs	r1, #0
 800068c:	4812      	ldr	r0, [pc, #72]	; (80006d8 <main+0x90>)
 800068e:	f004 ffcd 	bl	800562c <osThreadNew>
 8000692:	4603      	mov	r3, r0
 8000694:	4a11      	ldr	r2, [pc, #68]	; (80006dc <main+0x94>)
 8000696:	6013      	str	r3, [r2, #0]

  /* creation of EncoderTask */
  EncoderTaskHandle = osThreadNew(StartEncoderTask, NULL, &EncoderTask_attributes);
 8000698:	4a11      	ldr	r2, [pc, #68]	; (80006e0 <main+0x98>)
 800069a:	2100      	movs	r1, #0
 800069c:	4811      	ldr	r0, [pc, #68]	; (80006e4 <main+0x9c>)
 800069e:	f004 ffc5 	bl	800562c <osThreadNew>
 80006a2:	4603      	mov	r3, r0
 80006a4:	4a10      	ldr	r2, [pc, #64]	; (80006e8 <main+0xa0>)
 80006a6:	6013      	str	r3, [r2, #0]

  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80006a8:	4a10      	ldr	r2, [pc, #64]	; (80006ec <main+0xa4>)
 80006aa:	2100      	movs	r1, #0
 80006ac:	4810      	ldr	r0, [pc, #64]	; (80006f0 <main+0xa8>)
 80006ae:	f004 ffbd 	bl	800562c <osThreadNew>
 80006b2:	4603      	mov	r3, r0
 80006b4:	4a0f      	ldr	r2, [pc, #60]	; (80006f4 <main+0xac>)
 80006b6:	6013      	str	r3, [r2, #0]
  StartTcpServer();
 80006b8:	f000 f996 	bl	80009e8 <StartTcpServer>
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80006bc:	f004 ff90 	bl	80055e0 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 80006c0:	e7fe      	b.n	80006c0 <main+0x78>
 80006c2:	bf00      	nop
 80006c4:	0800a760 	.word	0x0800a760
 80006c8:	20000840 	.word	0x20000840
 80006cc:	0800a748 	.word	0x0800a748
 80006d0:	2000076c 	.word	0x2000076c
 80006d4:	0800a6dc 	.word	0x0800a6dc
 80006d8:	08000ced 	.word	0x08000ced
 80006dc:	200001e8 	.word	0x200001e8
 80006e0:	0800a700 	.word	0x0800a700
 80006e4:	08000d51 	.word	0x08000d51
 80006e8:	200004a8 	.word	0x200004a8
 80006ec:	0800a724 	.word	0x0800a724
 80006f0:	08000edd 	.word	0x08000edd
 80006f4:	20000768 	.word	0x20000768

080006f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b096      	sub	sp, #88	; 0x58
 80006fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006fe:	f107 0314 	add.w	r3, r7, #20
 8000702:	2244      	movs	r2, #68	; 0x44
 8000704:	2100      	movs	r1, #0
 8000706:	4618      	mov	r0, r3
 8000708:	f008 fe31 	bl	800936e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800070c:	463b      	mov	r3, r7
 800070e:	2200      	movs	r2, #0
 8000710:	601a      	str	r2, [r3, #0]
 8000712:	605a      	str	r2, [r3, #4]
 8000714:	609a      	str	r2, [r3, #8]
 8000716:	60da      	str	r2, [r3, #12]
 8000718:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800071a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800071e:	f001 fc8f 	bl	8002040 <HAL_PWREx_ControlVoltageScaling>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000728:	f000 fc46 	bl	8000fb8 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800072c:	f001 fc6a 	bl	8002004 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000730:	4b21      	ldr	r3, [pc, #132]	; (80007b8 <SystemClock_Config+0xc0>)
 8000732:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000736:	4a20      	ldr	r2, [pc, #128]	; (80007b8 <SystemClock_Config+0xc0>)
 8000738:	f023 0318 	bic.w	r3, r3, #24
 800073c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000740:	2314      	movs	r3, #20
 8000742:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000744:	2301      	movs	r3, #1
 8000746:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000748:	2301      	movs	r3, #1
 800074a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800074c:	2300      	movs	r3, #0
 800074e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000750:	2360      	movs	r3, #96	; 0x60
 8000752:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000754:	2302      	movs	r3, #2
 8000756:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000758:	2301      	movs	r3, #1
 800075a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800075c:	2301      	movs	r3, #1
 800075e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000760:	2310      	movs	r3, #16
 8000762:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000764:	2307      	movs	r3, #7
 8000766:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000768:	2302      	movs	r3, #2
 800076a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800076c:	2302      	movs	r3, #2
 800076e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000770:	f107 0314 	add.w	r3, r7, #20
 8000774:	4618      	mov	r0, r3
 8000776:	f001 fcb9 	bl	80020ec <HAL_RCC_OscConfig>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000780:	f000 fc1a 	bl	8000fb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000784:	230f      	movs	r3, #15
 8000786:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000788:	2303      	movs	r3, #3
 800078a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800078c:	2300      	movs	r3, #0
 800078e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000790:	2300      	movs	r3, #0
 8000792:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000794:	2300      	movs	r3, #0
 8000796:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000798:	463b      	mov	r3, r7
 800079a:	2101      	movs	r1, #1
 800079c:	4618      	mov	r0, r3
 800079e:	f002 f8b9 	bl	8002914 <HAL_RCC_ClockConfig>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80007a8:	f000 fc06 	bl	8000fb8 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80007ac:	f002 fcfe 	bl	80031ac <HAL_RCCEx_EnableMSIPLLMode>
}
 80007b0:	bf00      	nop
 80007b2:	3758      	adds	r7, #88	; 0x58
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	40021000 	.word	0x40021000

080007bc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007c0:	4b14      	ldr	r3, [pc, #80]	; (8000814 <MX_USART1_UART_Init+0x58>)
 80007c2:	4a15      	ldr	r2, [pc, #84]	; (8000818 <MX_USART1_UART_Init+0x5c>)
 80007c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80007c6:	4b13      	ldr	r3, [pc, #76]	; (8000814 <MX_USART1_UART_Init+0x58>)
 80007c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007ce:	4b11      	ldr	r3, [pc, #68]	; (8000814 <MX_USART1_UART_Init+0x58>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007d4:	4b0f      	ldr	r3, [pc, #60]	; (8000814 <MX_USART1_UART_Init+0x58>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007da:	4b0e      	ldr	r3, [pc, #56]	; (8000814 <MX_USART1_UART_Init+0x58>)
 80007dc:	2200      	movs	r2, #0
 80007de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007e0:	4b0c      	ldr	r3, [pc, #48]	; (8000814 <MX_USART1_UART_Init+0x58>)
 80007e2:	220c      	movs	r2, #12
 80007e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007e6:	4b0b      	ldr	r3, [pc, #44]	; (8000814 <MX_USART1_UART_Init+0x58>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007ec:	4b09      	ldr	r3, [pc, #36]	; (8000814 <MX_USART1_UART_Init+0x58>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007f2:	4b08      	ldr	r3, [pc, #32]	; (8000814 <MX_USART1_UART_Init+0x58>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007f8:	4b06      	ldr	r3, [pc, #24]	; (8000814 <MX_USART1_UART_Init+0x58>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007fe:	4805      	ldr	r0, [pc, #20]	; (8000814 <MX_USART1_UART_Init+0x58>)
 8000800:	f003 f856 	bl	80038b0 <HAL_UART_Init>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800080a:	f000 fbd5 	bl	8000fb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800080e:	bf00      	nop
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	20000098 	.word	0x20000098
 8000818:	40013800 	.word	0x40013800

0800081c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000820:	4b14      	ldr	r3, [pc, #80]	; (8000874 <MX_USART2_UART_Init+0x58>)
 8000822:	4a15      	ldr	r2, [pc, #84]	; (8000878 <MX_USART2_UART_Init+0x5c>)
 8000824:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000826:	4b13      	ldr	r3, [pc, #76]	; (8000874 <MX_USART2_UART_Init+0x58>)
 8000828:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800082c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800082e:	4b11      	ldr	r3, [pc, #68]	; (8000874 <MX_USART2_UART_Init+0x58>)
 8000830:	2200      	movs	r2, #0
 8000832:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000834:	4b0f      	ldr	r3, [pc, #60]	; (8000874 <MX_USART2_UART_Init+0x58>)
 8000836:	2200      	movs	r2, #0
 8000838:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800083a:	4b0e      	ldr	r3, [pc, #56]	; (8000874 <MX_USART2_UART_Init+0x58>)
 800083c:	2200      	movs	r2, #0
 800083e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000840:	4b0c      	ldr	r3, [pc, #48]	; (8000874 <MX_USART2_UART_Init+0x58>)
 8000842:	220c      	movs	r2, #12
 8000844:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000846:	4b0b      	ldr	r3, [pc, #44]	; (8000874 <MX_USART2_UART_Init+0x58>)
 8000848:	2200      	movs	r2, #0
 800084a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800084c:	4b09      	ldr	r3, [pc, #36]	; (8000874 <MX_USART2_UART_Init+0x58>)
 800084e:	2200      	movs	r2, #0
 8000850:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000852:	4b08      	ldr	r3, [pc, #32]	; (8000874 <MX_USART2_UART_Init+0x58>)
 8000854:	2200      	movs	r2, #0
 8000856:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000858:	4b06      	ldr	r3, [pc, #24]	; (8000874 <MX_USART2_UART_Init+0x58>)
 800085a:	2200      	movs	r2, #0
 800085c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800085e:	4805      	ldr	r0, [pc, #20]	; (8000874 <MX_USART2_UART_Init+0x58>)
 8000860:	f003 f826 	bl	80038b0 <HAL_UART_Init>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800086a:	f000 fba5 	bl	8000fb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800086e:	bf00      	nop
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	2000011c 	.word	0x2000011c
 8000878:	40004400 	.word	0x40004400

0800087c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000882:	4b0c      	ldr	r3, [pc, #48]	; (80008b4 <MX_DMA_Init+0x38>)
 8000884:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000886:	4a0b      	ldr	r2, [pc, #44]	; (80008b4 <MX_DMA_Init+0x38>)
 8000888:	f043 0301 	orr.w	r3, r3, #1
 800088c:	6493      	str	r3, [r2, #72]	; 0x48
 800088e:	4b09      	ldr	r3, [pc, #36]	; (80008b4 <MX_DMA_Init+0x38>)
 8000890:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000892:	f003 0301 	and.w	r3, r3, #1
 8000896:	607b      	str	r3, [r7, #4]
 8000898:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 800089a:	2200      	movs	r2, #0
 800089c:	2105      	movs	r1, #5
 800089e:	200f      	movs	r0, #15
 80008a0:	f000 ff76 	bl	8001790 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80008a4:	200f      	movs	r0, #15
 80008a6:	f000 ff8f 	bl	80017c8 <HAL_NVIC_EnableIRQ>

}
 80008aa:	bf00      	nop
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	40021000 	.word	0x40021000

080008b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b088      	sub	sp, #32
 80008bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008be:	f107 030c 	add.w	r3, r7, #12
 80008c2:	2200      	movs	r2, #0
 80008c4:	601a      	str	r2, [r3, #0]
 80008c6:	605a      	str	r2, [r3, #4]
 80008c8:	609a      	str	r2, [r3, #8]
 80008ca:	60da      	str	r2, [r3, #12]
 80008cc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ce:	4b2a      	ldr	r3, [pc, #168]	; (8000978 <MX_GPIO_Init+0xc0>)
 80008d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008d2:	4a29      	ldr	r2, [pc, #164]	; (8000978 <MX_GPIO_Init+0xc0>)
 80008d4:	f043 0304 	orr.w	r3, r3, #4
 80008d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008da:	4b27      	ldr	r3, [pc, #156]	; (8000978 <MX_GPIO_Init+0xc0>)
 80008dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008de:	f003 0304 	and.w	r3, r3, #4
 80008e2:	60bb      	str	r3, [r7, #8]
 80008e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e6:	4b24      	ldr	r3, [pc, #144]	; (8000978 <MX_GPIO_Init+0xc0>)
 80008e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ea:	4a23      	ldr	r2, [pc, #140]	; (8000978 <MX_GPIO_Init+0xc0>)
 80008ec:	f043 0301 	orr.w	r3, r3, #1
 80008f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008f2:	4b21      	ldr	r3, [pc, #132]	; (8000978 <MX_GPIO_Init+0xc0>)
 80008f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008f6:	f003 0301 	and.w	r3, r3, #1
 80008fa:	607b      	str	r3, [r7, #4]
 80008fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008fe:	4b1e      	ldr	r3, [pc, #120]	; (8000978 <MX_GPIO_Init+0xc0>)
 8000900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000902:	4a1d      	ldr	r2, [pc, #116]	; (8000978 <MX_GPIO_Init+0xc0>)
 8000904:	f043 0302 	orr.w	r3, r3, #2
 8000908:	64d3      	str	r3, [r2, #76]	; 0x4c
 800090a:	4b1b      	ldr	r3, [pc, #108]	; (8000978 <MX_GPIO_Init+0xc0>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800090e:	f003 0302 	and.w	r3, r3, #2
 8000912:	603b      	str	r3, [r7, #0]
 8000914:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|LD3_Pin|GPIO_PIN_5, GPIO_PIN_RESET);
 8000916:	2200      	movs	r2, #0
 8000918:	2129      	movs	r1, #41	; 0x29
 800091a:	4818      	ldr	r0, [pc, #96]	; (800097c <MX_GPIO_Init+0xc4>)
 800091c:	f001 fb5a 	bl	8001fd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000920:	2309      	movs	r3, #9
 8000922:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000924:	2300      	movs	r3, #0
 8000926:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000928:	2300      	movs	r3, #0
 800092a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800092c:	f107 030c 	add.w	r3, r7, #12
 8000930:	4619      	mov	r1, r3
 8000932:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000936:	f001 f9cb 	bl	8001cd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 LD3_Pin PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD3_Pin|GPIO_PIN_5;
 800093a:	2329      	movs	r3, #41	; 0x29
 800093c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800093e:	2301      	movs	r3, #1
 8000940:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000942:	2300      	movs	r3, #0
 8000944:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000946:	2300      	movs	r3, #0
 8000948:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800094a:	f107 030c 	add.w	r3, r7, #12
 800094e:	4619      	mov	r1, r3
 8000950:	480a      	ldr	r0, [pc, #40]	; (800097c <MX_GPIO_Init+0xc4>)
 8000952:	f001 f9bd 	bl	8001cd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000956:	2302      	movs	r3, #2
 8000958:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800095a:	2300      	movs	r3, #0
 800095c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095e:	2300      	movs	r3, #0
 8000960:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000962:	f107 030c 	add.w	r3, r7, #12
 8000966:	4619      	mov	r1, r3
 8000968:	4804      	ldr	r0, [pc, #16]	; (800097c <MX_GPIO_Init+0xc4>)
 800096a:	f001 f9b1 	bl	8001cd0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800096e:	bf00      	nop
 8000970:	3720      	adds	r7, #32
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	40021000 	.word	0x40021000
 800097c:	48000400 	.word	0x48000400

08000980 <SendATCommand>:

/* USER CODE BEGIN 4 */

// by jD

void SendATCommand(char *command) {
 8000980:	b580      	push	{r7, lr}
 8000982:	b084      	sub	sp, #16
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
	// The command sent MUST NOT contain a newline, otherwise it might be error-prone
	uint8_t cmd_length = strlen(command); // If your string is not NULL-Terminated this will cause errors!
 8000988:	6878      	ldr	r0, [r7, #4]
 800098a:	f7ff fc21 	bl	80001d0 <strlen>
 800098e:	4603      	mov	r3, r0
 8000990:	73fb      	strb	r3, [r7, #15]
	uint8_t *buffer = (uint8_t*)pvPortMalloc(sizeof(char)*cmd_length+2);
 8000992:	7bfb      	ldrb	r3, [r7, #15]
 8000994:	3302      	adds	r3, #2
 8000996:	4618      	mov	r0, r3
 8000998:	f008 f9be 	bl	8008d18 <pvPortMalloc>
 800099c:	60b8      	str	r0, [r7, #8]
	strncpy((char*)buffer, command, cmd_length);
 800099e:	7bfb      	ldrb	r3, [r7, #15]
 80009a0:	461a      	mov	r2, r3
 80009a2:	6879      	ldr	r1, [r7, #4]
 80009a4:	68b8      	ldr	r0, [r7, #8]
 80009a6:	f008 fe88 	bl	80096ba <strncpy>
	buffer[cmd_length] = '\r';
 80009aa:	7bfb      	ldrb	r3, [r7, #15]
 80009ac:	68ba      	ldr	r2, [r7, #8]
 80009ae:	4413      	add	r3, r2
 80009b0:	220d      	movs	r2, #13
 80009b2:	701a      	strb	r2, [r3, #0]
	buffer[cmd_length+1] = '\n';
 80009b4:	7bfb      	ldrb	r3, [r7, #15]
 80009b6:	3301      	adds	r3, #1
 80009b8:	68ba      	ldr	r2, [r7, #8]
 80009ba:	4413      	add	r3, r2
 80009bc:	220a      	movs	r2, #10
 80009be:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, buffer, cmd_length+2, HAL_MAX_DELAY);
 80009c0:	7bfb      	ldrb	r3, [r7, #15]
 80009c2:	b29b      	uxth	r3, r3
 80009c4:	3302      	adds	r3, #2
 80009c6:	b29a      	uxth	r2, r3
 80009c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80009cc:	68b9      	ldr	r1, [r7, #8]
 80009ce:	4805      	ldr	r0, [pc, #20]	; (80009e4 <SendATCommand+0x64>)
 80009d0:	f002 ffbc 	bl	800394c <HAL_UART_Transmit>
	vPortFree(buffer);
 80009d4:	68b8      	ldr	r0, [r7, #8]
 80009d6:	f008 fa6b 	bl	8008eb0 <vPortFree>
}
 80009da:	bf00      	nop
 80009dc:	3710      	adds	r7, #16
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	20000098 	.word	0x20000098

080009e8 <StartTcpServer>:

void StartTcpServer(void) {
 80009e8:	b5b0      	push	{r4, r5, r7, lr}
 80009ea:	af00      	add	r7, sp, #0
	/* Debugging by jD */
	strcpy((char*)uart1Buffer, "start tcp server!\n\r");
 80009ec:	4a21      	ldr	r2, [pc, #132]	; (8000a74 <StartTcpServer+0x8c>)
 80009ee:	4b22      	ldr	r3, [pc, #136]	; (8000a78 <StartTcpServer+0x90>)
 80009f0:	4614      	mov	r4, r2
 80009f2:	461d      	mov	r5, r3
 80009f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009f8:	682b      	ldr	r3, [r5, #0]
 80009fa:	6023      	str	r3, [r4, #0]
	if (osSemaphoreAcquire(uartSemaHandle, 10) == osOK) {
 80009fc:	4b1f      	ldr	r3, [pc, #124]	; (8000a7c <StartTcpServer+0x94>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	210a      	movs	r1, #10
 8000a02:	4618      	mov	r0, r3
 8000a04:	f004 ff4e 	bl	80058a4 <osSemaphoreAcquire>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d10f      	bne.n	8000a2e <StartTcpServer+0x46>
		HAL_UART_Transmit(&huart2, uart1Buffer, strlen((char*)uart1Buffer), HAL_MAX_DELAY);
 8000a0e:	4819      	ldr	r0, [pc, #100]	; (8000a74 <StartTcpServer+0x8c>)
 8000a10:	f7ff fbde 	bl	80001d0 <strlen>
 8000a14:	4603      	mov	r3, r0
 8000a16:	b29a      	uxth	r2, r3
 8000a18:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a1c:	4915      	ldr	r1, [pc, #84]	; (8000a74 <StartTcpServer+0x8c>)
 8000a1e:	4818      	ldr	r0, [pc, #96]	; (8000a80 <StartTcpServer+0x98>)
 8000a20:	f002 ff94 	bl	800394c <HAL_UART_Transmit>
		osSemaphoreRelease(uartSemaHandle);
 8000a24:	4b15      	ldr	r3, [pc, #84]	; (8000a7c <StartTcpServer+0x94>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f004 ff8d 	bl	8005948 <osSemaphoreRelease>
	}
	strcpy((char*)uart1Buffer, "\0");
 8000a2e:	4b11      	ldr	r3, [pc, #68]	; (8000a74 <StartTcpServer+0x8c>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	701a      	strb	r2, [r3, #0]

	// Configure Station+AP Mode
	SendATCommand("AT+CWMODE=3");
 8000a34:	4813      	ldr	r0, [pc, #76]	; (8000a84 <StartTcpServer+0x9c>)
 8000a36:	f7ff ffa3 	bl	8000980 <SendATCommand>
	osDelay(10);
 8000a3a:	200a      	movs	r0, #10
 8000a3c:	f004 fe8e 	bl	800575c <osDelay>

	// Allow multiple connections
	SendATCommand("AT+CIPMUX=1");
 8000a40:	4811      	ldr	r0, [pc, #68]	; (8000a88 <StartTcpServer+0xa0>)
 8000a42:	f7ff ff9d 	bl	8000980 <SendATCommand>
	osDelay(10);
 8000a46:	200a      	movs	r0, #10
 8000a48:	f004 fe88 	bl	800575c <osDelay>

	// Start TCP server on Port 80
	SendATCommand("AT+CIPSERVER=1,80");
 8000a4c:	480f      	ldr	r0, [pc, #60]	; (8000a8c <StartTcpServer+0xa4>)
 8000a4e:	f7ff ff97 	bl	8000980 <SendATCommand>
	osDelay(10);
 8000a52:	200a      	movs	r0, #10
 8000a54:	f004 fe82 	bl	800575c <osDelay>

	// create Server
	SendATCommand("AT+CWSAP=\"TheDrive\",\"1234567890\",5,3");
 8000a58:	480d      	ldr	r0, [pc, #52]	; (8000a90 <StartTcpServer+0xa8>)
 8000a5a:	f7ff ff91 	bl	8000980 <SendATCommand>
	osDelay(10);
 8000a5e:	200a      	movs	r0, #10
 8000a60:	f004 fe7c 	bl	800575c <osDelay>

	// AT+CIPSEND=0,4
	SendATCommand("AT+CIPSTATUS");
 8000a64:	480b      	ldr	r0, [pc, #44]	; (8000a94 <StartTcpServer+0xac>)
 8000a66:	f7ff ff8b 	bl	8000980 <SendATCommand>
	osDelay(10);
 8000a6a:	200a      	movs	r0, #10
 8000a6c:	f004 fe76 	bl	800575c <osDelay>

	/* home
	// SendATCommand("AT+CWJAP=\"w4t4w15z4t1R4h4z5\",\"c47np9373R\"");
	SendATCommand("AT+CWJAP=\"Fairphone 4 5G_8331\",\"zahsakb5p26dz2p\"");
	osDelay(10); */
}
 8000a70:	bf00      	nop
 8000a72:	bdb0      	pop	{r4, r5, r7, pc}
 8000a74:	20000894 	.word	0x20000894
 8000a78:	0800a5d0 	.word	0x0800a5d0
 8000a7c:	20000840 	.word	0x20000840
 8000a80:	2000011c 	.word	0x2000011c
 8000a84:	0800a5e4 	.word	0x0800a5e4
 8000a88:	0800a5f0 	.word	0x0800a5f0
 8000a8c:	0800a5fc 	.word	0x0800a5fc
 8000a90:	0800a610 	.word	0x0800a610
 8000a94:	0800a638 	.word	0x0800a638

08000a98 <UartHandlerTask>:

void UartHandlerTask(void *argument) {
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b086      	sub	sp, #24
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
	uint32_t ulNotificationValue;
	static size_t old_pos = 0;  // Track the position of last character processed

	while(1) {
		// Wait for a task notification indicating an uart event
		if(xTaskNotifyWait(0x00, UINT32_MAX, &ulNotificationValue, portMAX_DELAY) == pdPASS) {
 8000aa0:	f107 020c 	add.w	r2, r7, #12
 8000aa4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000aa8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000aac:	2000      	movs	r0, #0
 8000aae:	f007 f9fb 	bl	8007ea8 <xTaskNotifyWait>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b01      	cmp	r3, #1
 8000ab6:	d1f3      	bne.n	8000aa0 <UartHandlerTask+0x8>

			if(ulNotificationValue & UART1_IDLE_EVENT) { // Received message from UART1
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	f003 0301 	and.w	r3, r3, #1
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d068      	beq.n	8000b94 <UartHandlerTask+0xfc>

				size_t new_pos = BUFFER_SIZE - huart1.hdmarx->Instance->CNDTR; // huart1->hdmarx->Instance->CNDTR;  // Compute the new position in the buffer
 8000ac2:	4b67      	ldr	r3, [pc, #412]	; (8000c60 <UartHandlerTask+0x1c8>)
 8000ac4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	685b      	ldr	r3, [r3, #4]
 8000aca:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8000ace:	617b      	str	r3, [r7, #20]
				size_t length;

				if(new_pos != old_pos) { // Check if any new data is received
 8000ad0:	4b64      	ldr	r3, [pc, #400]	; (8000c64 <UartHandlerTask+0x1cc>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	697a      	ldr	r2, [r7, #20]
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	d05c      	beq.n	8000b94 <UartHandlerTask+0xfc>
					// The transmissions here are also in blocking mode, otherwise output is cutoff!
					// If received data is BIGGER than buffer size, then output will be cutoff! (=> Increase buffer size)

					if (new_pos > old_pos) { // If data does not wrap around the buffer
 8000ada:	4b62      	ldr	r3, [pc, #392]	; (8000c64 <UartHandlerTask+0x1cc>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	697a      	ldr	r2, [r7, #20]
 8000ae0:	429a      	cmp	r2, r3
 8000ae2:	d91e      	bls.n	8000b22 <UartHandlerTask+0x8a>
						length = new_pos - old_pos;
 8000ae4:	4b5f      	ldr	r3, [pc, #380]	; (8000c64 <UartHandlerTask+0x1cc>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	697a      	ldr	r2, [r7, #20]
 8000aea:	1ad3      	subs	r3, r2, r3
 8000aec:	613b      	str	r3, [r7, #16]
						// Process your data => uart1Buffer[old_pos] TO uart1Buffer[old_pos+length] == Received DATA

						if (osSemaphoreAcquire(uartSemaHandle, 10) == osOK) {
 8000aee:	4b5e      	ldr	r3, [pc, #376]	; (8000c68 <UartHandlerTask+0x1d0>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	210a      	movs	r1, #10
 8000af4:	4618      	mov	r0, r3
 8000af6:	f004 fed5 	bl	80058a4 <osSemaphoreAcquire>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d146      	bne.n	8000b8e <UartHandlerTask+0xf6>
							HAL_UART_Transmit(&huart2, &uart1Buffer[old_pos], length, HAL_MAX_DELAY);
 8000b00:	4b58      	ldr	r3, [pc, #352]	; (8000c64 <UartHandlerTask+0x1cc>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a59      	ldr	r2, [pc, #356]	; (8000c6c <UartHandlerTask+0x1d4>)
 8000b06:	1899      	adds	r1, r3, r2
 8000b08:	693b      	ldr	r3, [r7, #16]
 8000b0a:	b29a      	uxth	r2, r3
 8000b0c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b10:	4857      	ldr	r0, [pc, #348]	; (8000c70 <UartHandlerTask+0x1d8>)
 8000b12:	f002 ff1b 	bl	800394c <HAL_UART_Transmit>
							osSemaphoreRelease(uartSemaHandle);
 8000b16:	4b54      	ldr	r3, [pc, #336]	; (8000c68 <UartHandlerTask+0x1d0>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f004 ff14 	bl	8005948 <osSemaphoreRelease>
 8000b20:	e035      	b.n	8000b8e <UartHandlerTask+0xf6>

					} else { // If data wraps around the buffer
						// If you process data in here, you'll need to partially construct your data

						// First transmit the data until the end of the buffer
						length = BUFFER_SIZE - old_pos;
 8000b22:	4b50      	ldr	r3, [pc, #320]	; (8000c64 <UartHandlerTask+0x1cc>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8000b2a:	613b      	str	r3, [r7, #16]

						if (osSemaphoreAcquire(uartSemaHandle, 10) == osOK) {
 8000b2c:	4b4e      	ldr	r3, [pc, #312]	; (8000c68 <UartHandlerTask+0x1d0>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	210a      	movs	r1, #10
 8000b32:	4618      	mov	r0, r3
 8000b34:	f004 feb6 	bl	80058a4 <osSemaphoreAcquire>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d10f      	bne.n	8000b5e <UartHandlerTask+0xc6>
							HAL_UART_Transmit(&huart2, &uart1Buffer[old_pos], length, HAL_MAX_DELAY);
 8000b3e:	4b49      	ldr	r3, [pc, #292]	; (8000c64 <UartHandlerTask+0x1cc>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	4a4a      	ldr	r2, [pc, #296]	; (8000c6c <UartHandlerTask+0x1d4>)
 8000b44:	1899      	adds	r1, r3, r2
 8000b46:	693b      	ldr	r3, [r7, #16]
 8000b48:	b29a      	uxth	r2, r3
 8000b4a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b4e:	4848      	ldr	r0, [pc, #288]	; (8000c70 <UartHandlerTask+0x1d8>)
 8000b50:	f002 fefc 	bl	800394c <HAL_UART_Transmit>
							osSemaphoreRelease(uartSemaHandle);
 8000b54:	4b44      	ldr	r3, [pc, #272]	; (8000c68 <UartHandlerTask+0x1d0>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f004 fef5 	bl	8005948 <osSemaphoreRelease>
						}

						// Then transmit the remaining data from the beginning of the buffer
						length = new_pos;
 8000b5e:	697b      	ldr	r3, [r7, #20]
 8000b60:	613b      	str	r3, [r7, #16]

						if (osSemaphoreAcquire(uartSemaHandle, 10) == osOK) {
 8000b62:	4b41      	ldr	r3, [pc, #260]	; (8000c68 <UartHandlerTask+0x1d0>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	210a      	movs	r1, #10
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f004 fe9b 	bl	80058a4 <osSemaphoreAcquire>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d10c      	bne.n	8000b8e <UartHandlerTask+0xf6>
							HAL_UART_Transmit(&huart2, uart1Buffer, length, HAL_MAX_DELAY);
 8000b74:	693b      	ldr	r3, [r7, #16]
 8000b76:	b29a      	uxth	r2, r3
 8000b78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b7c:	493b      	ldr	r1, [pc, #236]	; (8000c6c <UartHandlerTask+0x1d4>)
 8000b7e:	483c      	ldr	r0, [pc, #240]	; (8000c70 <UartHandlerTask+0x1d8>)
 8000b80:	f002 fee4 	bl	800394c <HAL_UART_Transmit>
							osSemaphoreRelease(uartSemaHandle);
 8000b84:	4b38      	ldr	r3, [pc, #224]	; (8000c68 <UartHandlerTask+0x1d0>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f004 fedd 	bl	8005948 <osSemaphoreRelease>
						}
					}

					old_pos = new_pos;  // Update the position of the last character processed
 8000b8e:	4a35      	ldr	r2, [pc, #212]	; (8000c64 <UartHandlerTask+0x1cc>)
 8000b90:	697b      	ldr	r3, [r7, #20]
 8000b92:	6013      	str	r3, [r2, #0]
				}
			}

			if (ulNotificationValue & UART2_EVENT) { // Received CHARACTER from UART2
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	f003 0302 	and.w	r3, r3, #2
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d080      	beq.n	8000aa0 <UartHandlerTask+0x8>
				char c = (char)uart2_rx_char;
 8000b9e:	4b35      	ldr	r3, [pc, #212]	; (8000c74 <UartHandlerTask+0x1dc>)
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	72fb      	strb	r3, [r7, #11]

				// Echo back the character to the terminal
				if (osSemaphoreAcquire(uartSemaHandle, 10) == osOK) {
 8000ba4:	4b30      	ldr	r3, [pc, #192]	; (8000c68 <UartHandlerTask+0x1d0>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	210a      	movs	r1, #10
 8000baa:	4618      	mov	r0, r3
 8000bac:	f004 fe7a 	bl	80058a4 <osSemaphoreAcquire>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d10b      	bne.n	8000bce <UartHandlerTask+0x136>
					HAL_UART_Transmit_IT(&huart2, (uint8_t*)&c, 1);
 8000bb6:	f107 030b 	add.w	r3, r7, #11
 8000bba:	2201      	movs	r2, #1
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	482c      	ldr	r0, [pc, #176]	; (8000c70 <UartHandlerTask+0x1d8>)
 8000bc0:	f002 ff58 	bl	8003a74 <HAL_UART_Transmit_IT>
					osSemaphoreRelease(uartSemaHandle);
 8000bc4:	4b28      	ldr	r3, [pc, #160]	; (8000c68 <UartHandlerTask+0x1d0>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f004 febd 	bl	8005948 <osSemaphoreRelease>
				}

				// If newline, forward the buffer to UART1 and reset buffer
				if(c == '\r') {
 8000bce:	7afb      	ldrb	r3, [r7, #11]
 8000bd0:	2b0d      	cmp	r3, #13
 8000bd2:	d13a      	bne.n	8000c4a <UartHandlerTask+0x1b2>
					uart2Buffer[uart2BufferIndex++] = '\r';
 8000bd4:	4b28      	ldr	r3, [pc, #160]	; (8000c78 <UartHandlerTask+0x1e0>)
 8000bd6:	881b      	ldrh	r3, [r3, #0]
 8000bd8:	1c5a      	adds	r2, r3, #1
 8000bda:	b291      	uxth	r1, r2
 8000bdc:	4a26      	ldr	r2, [pc, #152]	; (8000c78 <UartHandlerTask+0x1e0>)
 8000bde:	8011      	strh	r1, [r2, #0]
 8000be0:	461a      	mov	r2, r3
 8000be2:	4b26      	ldr	r3, [pc, #152]	; (8000c7c <UartHandlerTask+0x1e4>)
 8000be4:	210d      	movs	r1, #13
 8000be6:	5499      	strb	r1, [r3, r2]
					uart2Buffer[uart2BufferIndex++] = '\n';
 8000be8:	4b23      	ldr	r3, [pc, #140]	; (8000c78 <UartHandlerTask+0x1e0>)
 8000bea:	881b      	ldrh	r3, [r3, #0]
 8000bec:	1c5a      	adds	r2, r3, #1
 8000bee:	b291      	uxth	r1, r2
 8000bf0:	4a21      	ldr	r2, [pc, #132]	; (8000c78 <UartHandlerTask+0x1e0>)
 8000bf2:	8011      	strh	r1, [r2, #0]
 8000bf4:	461a      	mov	r2, r3
 8000bf6:	4b21      	ldr	r3, [pc, #132]	; (8000c7c <UartHandlerTask+0x1e4>)
 8000bf8:	210a      	movs	r1, #10
 8000bfa:	5499      	strb	r1, [r3, r2]

					if (osSemaphoreAcquire(uartSemaHandle, 10) == osOK) {
 8000bfc:	4b1a      	ldr	r3, [pc, #104]	; (8000c68 <UartHandlerTask+0x1d0>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	210a      	movs	r1, #10
 8000c02:	4618      	mov	r0, r3
 8000c04:	f004 fe4e 	bl	80058a4 <osSemaphoreAcquire>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d10b      	bne.n	8000c26 <UartHandlerTask+0x18e>
						HAL_UART_Transmit_IT(&huart2, (uint8_t*)newLine, 2);
 8000c0e:	4b1c      	ldr	r3, [pc, #112]	; (8000c80 <UartHandlerTask+0x1e8>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	2202      	movs	r2, #2
 8000c14:	4619      	mov	r1, r3
 8000c16:	4816      	ldr	r0, [pc, #88]	; (8000c70 <UartHandlerTask+0x1d8>)
 8000c18:	f002 ff2c 	bl	8003a74 <HAL_UART_Transmit_IT>
						osSemaphoreRelease(uartSemaHandle);
 8000c1c:	4b12      	ldr	r3, [pc, #72]	; (8000c68 <UartHandlerTask+0x1d0>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4618      	mov	r0, r3
 8000c22:	f004 fe91 	bl	8005948 <osSemaphoreRelease>
					}

					// This call will be made in blocking mode, because we'll clear the buffer!
					HAL_UART_Transmit(&huart1, uart2Buffer, uart2BufferIndex, HAL_MAX_DELAY);
 8000c26:	4b14      	ldr	r3, [pc, #80]	; (8000c78 <UartHandlerTask+0x1e0>)
 8000c28:	881a      	ldrh	r2, [r3, #0]
 8000c2a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c2e:	4913      	ldr	r1, [pc, #76]	; (8000c7c <UartHandlerTask+0x1e4>)
 8000c30:	480b      	ldr	r0, [pc, #44]	; (8000c60 <UartHandlerTask+0x1c8>)
 8000c32:	f002 fe8b 	bl	800394c <HAL_UART_Transmit>
					memset(uart2Buffer, 0, BUFFER_SIZE);
 8000c36:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	480f      	ldr	r0, [pc, #60]	; (8000c7c <UartHandlerTask+0x1e4>)
 8000c3e:	f008 fb96 	bl	800936e <memset>
					uart2BufferIndex = 0;
 8000c42:	4b0d      	ldr	r3, [pc, #52]	; (8000c78 <UartHandlerTask+0x1e0>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	801a      	strh	r2, [r3, #0]
 8000c48:	e72a      	b.n	8000aa0 <UartHandlerTask+0x8>

				} else {
					// Add character to buffer
					uart2Buffer[uart2BufferIndex++] = c;
 8000c4a:	4b0b      	ldr	r3, [pc, #44]	; (8000c78 <UartHandlerTask+0x1e0>)
 8000c4c:	881b      	ldrh	r3, [r3, #0]
 8000c4e:	1c5a      	adds	r2, r3, #1
 8000c50:	b291      	uxth	r1, r2
 8000c52:	4a09      	ldr	r2, [pc, #36]	; (8000c78 <UartHandlerTask+0x1e0>)
 8000c54:	8011      	strh	r1, [r2, #0]
 8000c56:	461a      	mov	r2, r3
 8000c58:	7af9      	ldrb	r1, [r7, #11]
 8000c5a:	4b08      	ldr	r3, [pc, #32]	; (8000c7c <UartHandlerTask+0x1e4>)
 8000c5c:	5499      	strb	r1, [r3, r2]
		if(xTaskNotifyWait(0x00, UINT32_MAX, &ulNotificationValue, portMAX_DELAY) == pdPASS) {
 8000c5e:	e71f      	b.n	8000aa0 <UartHandlerTask+0x8>
 8000c60:	20000098 	.word	0x20000098
 8000c64:	2000289c 	.word	0x2000289c
 8000c68:	20000840 	.word	0x20000840
 8000c6c:	20000894 	.word	0x20000894
 8000c70:	2000011c 	.word	0x2000011c
 8000c74:	20002896 	.word	0x20002896
 8000c78:	20002894 	.word	0x20002894
 8000c7c:	20001894 	.word	0x20001894
 8000c80:	20000004 	.word	0x20000004

08000c84 <HAL_UART_RxCpltCallback>:
	}
}

/*
Interrupt callback routine for UART */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b086      	sub	sp, #24
 8000c88:	af02      	add	r7, sp, #8
 8000c8a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2) {
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a11      	ldr	r2, [pc, #68]	; (8000cd8 <HAL_UART_RxCpltCallback+0x54>)
 8000c92:	4293      	cmp	r3, r2
 8000c94:	d11b      	bne.n	8000cce <HAL_UART_RxCpltCallback+0x4a>
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000c96:	2300      	movs	r3, #0
 8000c98:	60fb      	str	r3, [r7, #12]
		xTaskNotifyFromISR(xUartTaskHandle, UART2_EVENT, eSetBits, &xHigherPriorityTaskWoken);
 8000c9a:	4b10      	ldr	r3, [pc, #64]	; (8000cdc <HAL_UART_RxCpltCallback+0x58>)
 8000c9c:	6818      	ldr	r0, [r3, #0]
 8000c9e:	f107 030c 	add.w	r3, r7, #12
 8000ca2:	9300      	str	r3, [sp, #0]
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	2102      	movs	r1, #2
 8000caa:	f007 f95d 	bl	8007f68 <xTaskGenericNotifyFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d007      	beq.n	8000cc4 <HAL_UART_RxCpltCallback+0x40>
 8000cb4:	4b0a      	ldr	r3, [pc, #40]	; (8000ce0 <HAL_UART_RxCpltCallback+0x5c>)
 8000cb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000cba:	601a      	str	r2, [r3, #0]
 8000cbc:	f3bf 8f4f 	dsb	sy
 8000cc0:	f3bf 8f6f 	isb	sy

		// Restart reception with interrupt
		HAL_UART_Receive_IT(&huart2, &uart2_rx_char, 1);
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	4907      	ldr	r1, [pc, #28]	; (8000ce4 <HAL_UART_RxCpltCallback+0x60>)
 8000cc8:	4807      	ldr	r0, [pc, #28]	; (8000ce8 <HAL_UART_RxCpltCallback+0x64>)
 8000cca:	f002 ff41 	bl	8003b50 <HAL_UART_Receive_IT>
	}
}
 8000cce:	bf00      	nop
 8000cd0:	3710      	adds	r7, #16
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	40004400 	.word	0x40004400
 8000cdc:	20002898 	.word	0x20002898
 8000ce0:	e000ed04 	.word	0xe000ed04
 8000ce4:	20002896 	.word	0x20002896
 8000ce8:	2000011c 	.word	0x2000011c

08000cec <StartLedTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartLedTask */
void StartLedTask(void *argument)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b086      	sub	sp, #24
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
		/*setleds(0b1010101010101010);
		 osDelay(1000);
		 setleds(0b0101010101010101);
		 osDelay(1000);*/

		osStatus_t ret = osMessageQueueGet(RotaryEncoderQueueHandle, &event, 0,
 8000cf4:	4b13      	ldr	r3, [pc, #76]	; (8000d44 <StartLedTask+0x58>)
 8000cf6:	6818      	ldr	r0, [r3, #0]
 8000cf8:	f107 0108 	add.w	r1, r7, #8
 8000cfc:	230a      	movs	r3, #10
 8000cfe:	2200      	movs	r2, #0
 8000d00:	f004 ff3a 	bl	8005b78 <osMessageQueueGet>
 8000d04:	6138      	str	r0, [r7, #16]
				10);
		if (ret != osOK) {
 8000d06:	693b      	ldr	r3, [r7, #16]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d003      	beq.n	8000d14 <StartLedTask+0x28>
			//something went wrong
			printf("\r\ncannot read item from queue");
 8000d0c:	480e      	ldr	r0, [pc, #56]	; (8000d48 <StartLedTask+0x5c>)
 8000d0e:	f008 fbcb 	bl	80094a8 <iprintf>
 8000d12:	e013      	b.n	8000d3c <StartLedTask+0x50>
		} else {
			printf("\r\nread item");
 8000d14:	480d      	ldr	r0, [pc, #52]	; (8000d4c <StartLedTask+0x60>)
 8000d16:	f008 fbc7 	bl	80094a8 <iprintf>

			uint32_t value;

			if (event.button_pressed) { //If 6th bit set, button was pressed -> pause game -> display on leds
 8000d1a:	7a3b      	ldrb	r3, [r7, #8]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d003      	beq.n	8000d28 <StartLedTask+0x3c>
				value = 0b1010101010101010;
 8000d20:	f64a 23aa 	movw	r3, #43690	; 0xaaaa
 8000d24:	617b      	str	r3, [r7, #20]
 8000d26:	e004      	b.n	8000d32 <StartLedTask+0x46>
			} else {
				value = 1 << event.counter;
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d30:	617b      	str	r3, [r7, #20]
			}
			setleds(value);
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	b29b      	uxth	r3, r3
 8000d36:	4618      	mov	r0, r3
 8000d38:	f7ff fc46 	bl	80005c8 <setleds>
		}

		osDelay(2);
 8000d3c:	2002      	movs	r0, #2
 8000d3e:	f004 fd0d 	bl	800575c <osDelay>
	for (;;) {
 8000d42:	e7d7      	b.n	8000cf4 <StartLedTask+0x8>
 8000d44:	2000076c 	.word	0x2000076c
 8000d48:	0800a648 	.word	0x0800a648
 8000d4c:	0800a668 	.word	0x0800a668

08000d50 <StartEncoderTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartEncoderTask */
void StartEncoderTask(void *argument)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b08e      	sub	sp, #56	; 0x38
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartEncoderTask */
	uint16_t counter = 8;
 8000d58:	2308      	movs	r3, #8
 8000d5a:	86bb      	strh	r3, [r7, #52]	; 0x34
	//uint16_t old_counter = 0;
	uint8_t old_state_a = 0;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	uint8_t old_state_button = 0;
 8000d62:	2300      	movs	r3, #0
 8000d64:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	InputEvent event;
	event.button_pressed = true;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	event.counter = LEDSTART;
 8000d6e:	2307      	movs	r3, #7
 8000d70:	62bb      	str	r3, [r7, #40]	; 0x28
	InputEvent oldevent;
	/* Infinite loop */
	for (;;) {

		uint8_t a = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8000d72:	2101      	movs	r1, #1
 8000d74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d78:	f001 f914 	bl	8001fa4 <HAL_GPIO_ReadPin>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		uint8_t b = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1);
 8000d82:	2102      	movs	r1, #2
 8000d84:	484e      	ldr	r0, [pc, #312]	; (8000ec0 <StartEncoderTask+0x170>)
 8000d86:	f001 f90d 	bl	8001fa4 <HAL_GPIO_ReadPin>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		uint8_t button = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 8000d90:	2108      	movs	r1, #8
 8000d92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d96:	f001 f905 	bl	8001fa4 <HAL_GPIO_ReadPin>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

		if (a != old_state_a && event.counter <= 16) {
 8000da0:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8000da4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000da8:	429a      	cmp	r2, r3
 8000daa:	d015      	beq.n	8000dd8 <StartEncoderTask+0x88>
 8000dac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dae:	2b10      	cmp	r3, #16
 8000db0:	dc12      	bgt.n	8000dd8 <StartEncoderTask+0x88>

			if (a != b) {
 8000db2:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8000db6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8000dba:	429a      	cmp	r2, r3
 8000dbc:	d006      	beq.n	8000dcc <StartEncoderTask+0x7c>
				if (LEDMAX > event.counter)
 8000dbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dc0:	2b0a      	cmp	r3, #10
 8000dc2:	dc09      	bgt.n	8000dd8 <StartEncoderTask+0x88>
					event.counter++;
 8000dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dc6:	3301      	adds	r3, #1
 8000dc8:	62bb      	str	r3, [r7, #40]	; 0x28
 8000dca:	e005      	b.n	8000dd8 <StartEncoderTask+0x88>

			} else if (LEDMIN != event.counter) {
 8000dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dce:	2b03      	cmp	r3, #3
 8000dd0:	d002      	beq.n	8000dd8 <StartEncoderTask+0x88>
				//if(counter != 3)
				event.counter--;
 8000dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dd4:	3b01      	subs	r3, #1
 8000dd6:	62bb      	str	r3, [r7, #40]	; 0x28

			}
		}

		if (old_state_button != button && button) {
 8000dd8:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8000ddc:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d014      	beq.n	8000e0e <StartEncoderTask+0xbe>
 8000de4:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d010      	beq.n	8000e0e <StartEncoderTask+0xbe>
			event.button_pressed = !event.button_pressed; //Bit toggle -> XOR -> toggle 6th bit
 8000dec:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	bf14      	ite	ne
 8000df4:	2301      	movne	r3, #1
 8000df6:	2300      	moveq	r3, #0
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	f083 0301 	eor.w	r3, r3, #1
 8000dfe:	b2db      	uxtb	r3, r3
 8000e00:	f003 0301 	and.w	r3, r3, #1
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
			event.counter = LEDSTART;
 8000e0a:	2307      	movs	r3, #7
 8000e0c:	62bb      	str	r3, [r7, #40]	; 0x28
			//setleds(0b1010101010101010);
		}

		if (memcmp(&oldevent, &event, sizeof(event))) {
 8000e0e:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8000e12:	f107 031c 	add.w	r3, r7, #28
 8000e16:	2208      	movs	r2, #8
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f008 fa8a 	bl	8009332 <memcmp>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d039      	beq.n	8000e98 <StartEncoderTask+0x148>

			char msg1[16];
			snprintf(msg1, sizeof(msg1), "%d\r\n", event.counter);
 8000e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e26:	f107 000c 	add.w	r0, r7, #12
 8000e2a:	4a26      	ldr	r2, [pc, #152]	; (8000ec4 <StartEncoderTask+0x174>)
 8000e2c:	2110      	movs	r1, #16
 8000e2e:	f008 fbcd 	bl	80095cc <sniprintf>

			if (osSemaphoreAcquire(uartSemaHandle, 10) == osOK) {
 8000e32:	4b25      	ldr	r3, [pc, #148]	; (8000ec8 <StartEncoderTask+0x178>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	210a      	movs	r1, #10
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f004 fd33 	bl	80058a4 <osSemaphoreAcquire>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d112      	bne.n	8000e6a <StartEncoderTask+0x11a>
				HAL_UART_Transmit(&huart2, (uint8_t*) msg1, strlen(msg1), 1000);
 8000e44:	f107 030c 	add.w	r3, r7, #12
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff f9c1 	bl	80001d0 <strlen>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	b29a      	uxth	r2, r3
 8000e52:	f107 010c 	add.w	r1, r7, #12
 8000e56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e5a:	481c      	ldr	r0, [pc, #112]	; (8000ecc <StartEncoderTask+0x17c>)
 8000e5c:	f002 fd76 	bl	800394c <HAL_UART_Transmit>
				osSemaphoreRelease(uartSemaHandle);
 8000e60:	4b19      	ldr	r3, [pc, #100]	; (8000ec8 <StartEncoderTask+0x178>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4618      	mov	r0, r3
 8000e66:	f004 fd6f 	bl	8005948 <osSemaphoreRelease>

			//uint32_t leds = 0xFFFF0000;

			//leds = leds >> counter;
			//event.counter = counter;
			osStatus_t ret = osMessageQueuePut(RotaryEncoderQueueHandle,
 8000e6a:	4b19      	ldr	r3, [pc, #100]	; (8000ed0 <StartEncoderTask+0x180>)
 8000e6c:	6818      	ldr	r0, [r3, #0]
 8000e6e:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8000e72:	230a      	movs	r3, #10
 8000e74:	2200      	movs	r2, #0
 8000e76:	f004 fe1f 	bl	8005ab8 <osMessageQueuePut>
 8000e7a:	62f8      	str	r0, [r7, #44]	; 0x2c
					&event, 0, 10);

			if (ret != osOK) {
 8000e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d005      	beq.n	8000e8e <StartEncoderTask+0x13e>
				//something went wrong
				printf("\r\ncannot enqueue item %u", counter);
 8000e82:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8000e84:	4619      	mov	r1, r3
 8000e86:	4813      	ldr	r0, [pc, #76]	; (8000ed4 <StartEncoderTask+0x184>)
 8000e88:	f008 fb0e 	bl	80094a8 <iprintf>
 8000e8c:	e004      	b.n	8000e98 <StartEncoderTask+0x148>
			} else {
				printf("\r\nenqueued item %u", counter);
 8000e8e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8000e90:	4619      	mov	r1, r3
 8000e92:	4811      	ldr	r0, [pc, #68]	; (8000ed8 <StartEncoderTask+0x188>)
 8000e94:	f008 fb08 	bl	80094a8 <iprintf>
			}
		}
		old_state_a = a;
 8000e98:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000e9c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		old_state_button = button;
 8000ea0:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8000ea4:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
		//old_counter = counter;
		memcpy(&oldevent, &event, sizeof(event));
 8000ea8:	f107 031c 	add.w	r3, r7, #28
 8000eac:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000eb0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000eb4:	e883 0003 	stmia.w	r3, {r0, r1}
		osDelay(1);
 8000eb8:	2001      	movs	r0, #1
 8000eba:	f004 fc4f 	bl	800575c <osDelay>
	for (;;) {
 8000ebe:	e758      	b.n	8000d72 <StartEncoderTask+0x22>
 8000ec0:	48000400 	.word	0x48000400
 8000ec4:	0800a674 	.word	0x0800a674
 8000ec8:	20000840 	.word	0x20000840
 8000ecc:	2000011c 	.word	0x2000011c
 8000ed0:	2000076c 	.word	0x2000076c
 8000ed4:	0800a67c 	.word	0x0800a67c
 8000ed8:	0800a698 	.word	0x0800a698

08000edc <StartDefaultTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000edc:	b5b0      	push	{r4, r5, r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af02      	add	r7, sp, #8
 8000ee2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */

	/* Debugging by jD */
	strcpy((char*)uart1Buffer, "start broadcaster!\n\r");
 8000ee4:	4a21      	ldr	r2, [pc, #132]	; (8000f6c <StartDefaultTask+0x90>)
 8000ee6:	4b22      	ldr	r3, [pc, #136]	; (8000f70 <StartDefaultTask+0x94>)
 8000ee8:	4614      	mov	r4, r2
 8000eea:	461d      	mov	r5, r3
 8000eec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000eee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ef0:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000ef4:	6020      	str	r0, [r4, #0]
 8000ef6:	3404      	adds	r4, #4
 8000ef8:	7021      	strb	r1, [r4, #0]
	if (osSemaphoreAcquire(uartSemaHandle, 10) == osOK) {
 8000efa:	4b1e      	ldr	r3, [pc, #120]	; (8000f74 <StartDefaultTask+0x98>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	210a      	movs	r1, #10
 8000f00:	4618      	mov	r0, r3
 8000f02:	f004 fccf 	bl	80058a4 <osSemaphoreAcquire>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d10f      	bne.n	8000f2c <StartDefaultTask+0x50>
		HAL_UART_Transmit(&huart2, uart1Buffer, strlen((char*)uart1Buffer), HAL_MAX_DELAY);
 8000f0c:	4817      	ldr	r0, [pc, #92]	; (8000f6c <StartDefaultTask+0x90>)
 8000f0e:	f7ff f95f 	bl	80001d0 <strlen>
 8000f12:	4603      	mov	r3, r0
 8000f14:	b29a      	uxth	r2, r3
 8000f16:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f1a:	4914      	ldr	r1, [pc, #80]	; (8000f6c <StartDefaultTask+0x90>)
 8000f1c:	4816      	ldr	r0, [pc, #88]	; (8000f78 <StartDefaultTask+0x9c>)
 8000f1e:	f002 fd15 	bl	800394c <HAL_UART_Transmit>
		osSemaphoreRelease(uartSemaHandle);
 8000f22:	4b14      	ldr	r3, [pc, #80]	; (8000f74 <StartDefaultTask+0x98>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4618      	mov	r0, r3
 8000f28:	f004 fd0e 	bl	8005948 <osSemaphoreRelease>
	}
	strcpy((char*)uart1Buffer, "\0");
 8000f2c:	4b0f      	ldr	r3, [pc, #60]	; (8000f6c <StartDefaultTask+0x90>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	701a      	strb	r2, [r3, #0]

	xTaskCreate(UartHandlerTask, xUartHandlerTaskName, 128, NULL, osPriorityNormal1, &xUartTaskHandle);
 8000f32:	4b12      	ldr	r3, [pc, #72]	; (8000f7c <StartDefaultTask+0xa0>)
 8000f34:	6819      	ldr	r1, [r3, #0]
 8000f36:	4b12      	ldr	r3, [pc, #72]	; (8000f80 <StartDefaultTask+0xa4>)
 8000f38:	9301      	str	r3, [sp, #4]
 8000f3a:	2319      	movs	r3, #25
 8000f3c:	9300      	str	r3, [sp, #0]
 8000f3e:	2300      	movs	r3, #0
 8000f40:	2280      	movs	r2, #128	; 0x80
 8000f42:	4810      	ldr	r0, [pc, #64]	; (8000f84 <StartDefaultTask+0xa8>)
 8000f44:	f005 ffc9 	bl	8006eda <xTaskCreate>

	// Activate UART interrupts and reception
	LL_USART_EnableIT_IDLE(USART1); // Enable idle line detection (interrupt) for uart1
 8000f48:	480f      	ldr	r0, [pc, #60]	; (8000f88 <StartDefaultTask+0xac>)
 8000f4a:	f7ff fb1b 	bl	8000584 <LL_USART_EnableIT_IDLE>
	// NOTE: Please check stm32l4xx_it.c for the USER-CODE that handles the IDLE Line Interrupt!!
	HAL_UART_Receive_DMA(&huart1, uart1Buffer, BUFFER_SIZE);
 8000f4e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f52:	4906      	ldr	r1, [pc, #24]	; (8000f6c <StartDefaultTask+0x90>)
 8000f54:	480d      	ldr	r0, [pc, #52]	; (8000f8c <StartDefaultTask+0xb0>)
 8000f56:	f002 fe51 	bl	8003bfc <HAL_UART_Receive_DMA>

	StartTcpServer();
 8000f5a:	f7ff fd45 	bl	80009e8 <StartTcpServer>

	HAL_UART_Receive_IT(&huart2, &uart2_rx_char, 1);
 8000f5e:	2201      	movs	r2, #1
 8000f60:	490b      	ldr	r1, [pc, #44]	; (8000f90 <StartDefaultTask+0xb4>)
 8000f62:	4805      	ldr	r0, [pc, #20]	; (8000f78 <StartDefaultTask+0x9c>)
 8000f64:	f002 fdf4 	bl	8003b50 <HAL_UART_Receive_IT>

	osThreadExit();
 8000f68:	f004 fbf2 	bl	8005750 <osThreadExit>
 8000f6c:	20000894 	.word	0x20000894
 8000f70:	0800a6ac 	.word	0x0800a6ac
 8000f74:	20000840 	.word	0x20000840
 8000f78:	2000011c 	.word	0x2000011c
 8000f7c:	20000000 	.word	0x20000000
 8000f80:	20002898 	.word	0x20002898
 8000f84:	08000a99 	.word	0x08000a99
 8000f88:	40013800 	.word	0x40013800
 8000f8c:	20000098 	.word	0x20000098
 8000f90:	20002896 	.word	0x20002896

08000f94 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a04      	ldr	r2, [pc, #16]	; (8000fb4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d101      	bne.n	8000faa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000fa6:	f000 fb1b 	bl	80015e0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000faa:	bf00      	nop
 8000fac:	3708      	adds	r7, #8
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	40001000 	.word	0x40001000

08000fb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000fbc:	b672      	cpsid	i
}
 8000fbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000fc0:	e7fe      	b.n	8000fc0 <Error_Handler+0x8>
	...

08000fc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fca:	4b11      	ldr	r3, [pc, #68]	; (8001010 <HAL_MspInit+0x4c>)
 8000fcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fce:	4a10      	ldr	r2, [pc, #64]	; (8001010 <HAL_MspInit+0x4c>)
 8000fd0:	f043 0301 	orr.w	r3, r3, #1
 8000fd4:	6613      	str	r3, [r2, #96]	; 0x60
 8000fd6:	4b0e      	ldr	r3, [pc, #56]	; (8001010 <HAL_MspInit+0x4c>)
 8000fd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fda:	f003 0301 	and.w	r3, r3, #1
 8000fde:	607b      	str	r3, [r7, #4]
 8000fe0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fe2:	4b0b      	ldr	r3, [pc, #44]	; (8001010 <HAL_MspInit+0x4c>)
 8000fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fe6:	4a0a      	ldr	r2, [pc, #40]	; (8001010 <HAL_MspInit+0x4c>)
 8000fe8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fec:	6593      	str	r3, [r2, #88]	; 0x58
 8000fee:	4b08      	ldr	r3, [pc, #32]	; (8001010 <HAL_MspInit+0x4c>)
 8000ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ff6:	603b      	str	r3, [r7, #0]
 8000ff8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	210f      	movs	r1, #15
 8000ffe:	f06f 0001 	mvn.w	r0, #1
 8001002:	f000 fbc5 	bl	8001790 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001006:	bf00      	nop
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	40021000 	.word	0x40021000

08001014 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b0a0      	sub	sp, #128	; 0x80
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800101c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001020:	2200      	movs	r2, #0
 8001022:	601a      	str	r2, [r3, #0]
 8001024:	605a      	str	r2, [r3, #4]
 8001026:	609a      	str	r2, [r3, #8]
 8001028:	60da      	str	r2, [r3, #12]
 800102a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800102c:	f107 0318 	add.w	r3, r7, #24
 8001030:	2254      	movs	r2, #84	; 0x54
 8001032:	2100      	movs	r1, #0
 8001034:	4618      	mov	r0, r3
 8001036:	f008 f99a 	bl	800936e <memset>
  if(huart->Instance==USART1)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4a5f      	ldr	r2, [pc, #380]	; (80011bc <HAL_UART_MspInit+0x1a8>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d169      	bne.n	8001118 <HAL_UART_MspInit+0x104>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001044:	2301      	movs	r3, #1
 8001046:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001048:	2300      	movs	r3, #0
 800104a:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800104c:	f107 0318 	add.w	r3, r7, #24
 8001050:	4618      	mov	r0, r3
 8001052:	f001 feb5 	bl	8002dc0 <HAL_RCCEx_PeriphCLKConfig>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800105c:	f7ff ffac 	bl	8000fb8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001060:	4b57      	ldr	r3, [pc, #348]	; (80011c0 <HAL_UART_MspInit+0x1ac>)
 8001062:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001064:	4a56      	ldr	r2, [pc, #344]	; (80011c0 <HAL_UART_MspInit+0x1ac>)
 8001066:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800106a:	6613      	str	r3, [r2, #96]	; 0x60
 800106c:	4b54      	ldr	r3, [pc, #336]	; (80011c0 <HAL_UART_MspInit+0x1ac>)
 800106e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001070:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001074:	617b      	str	r3, [r7, #20]
 8001076:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001078:	4b51      	ldr	r3, [pc, #324]	; (80011c0 <HAL_UART_MspInit+0x1ac>)
 800107a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800107c:	4a50      	ldr	r2, [pc, #320]	; (80011c0 <HAL_UART_MspInit+0x1ac>)
 800107e:	f043 0301 	orr.w	r3, r3, #1
 8001082:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001084:	4b4e      	ldr	r3, [pc, #312]	; (80011c0 <HAL_UART_MspInit+0x1ac>)
 8001086:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001088:	f003 0301 	and.w	r3, r3, #1
 800108c:	613b      	str	r3, [r7, #16]
 800108e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001090:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001094:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001096:	2302      	movs	r3, #2
 8001098:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109a:	2300      	movs	r3, #0
 800109c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800109e:	2303      	movs	r3, #3
 80010a0:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80010a2:	2307      	movs	r3, #7
 80010a4:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010a6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80010aa:	4619      	mov	r1, r3
 80010ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010b0:	f000 fe0e 	bl	8001cd0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80010b4:	4b43      	ldr	r3, [pc, #268]	; (80011c4 <HAL_UART_MspInit+0x1b0>)
 80010b6:	4a44      	ldr	r2, [pc, #272]	; (80011c8 <HAL_UART_MspInit+0x1b4>)
 80010b8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 80010ba:	4b42      	ldr	r3, [pc, #264]	; (80011c4 <HAL_UART_MspInit+0x1b0>)
 80010bc:	2202      	movs	r2, #2
 80010be:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010c0:	4b40      	ldr	r3, [pc, #256]	; (80011c4 <HAL_UART_MspInit+0x1b0>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010c6:	4b3f      	ldr	r3, [pc, #252]	; (80011c4 <HAL_UART_MspInit+0x1b0>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010cc:	4b3d      	ldr	r3, [pc, #244]	; (80011c4 <HAL_UART_MspInit+0x1b0>)
 80010ce:	2280      	movs	r2, #128	; 0x80
 80010d0:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010d2:	4b3c      	ldr	r3, [pc, #240]	; (80011c4 <HAL_UART_MspInit+0x1b0>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010d8:	4b3a      	ldr	r3, [pc, #232]	; (80011c4 <HAL_UART_MspInit+0x1b0>)
 80010da:	2200      	movs	r2, #0
 80010dc:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80010de:	4b39      	ldr	r3, [pc, #228]	; (80011c4 <HAL_UART_MspInit+0x1b0>)
 80010e0:	2220      	movs	r2, #32
 80010e2:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80010e4:	4b37      	ldr	r3, [pc, #220]	; (80011c4 <HAL_UART_MspInit+0x1b0>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80010ea:	4836      	ldr	r0, [pc, #216]	; (80011c4 <HAL_UART_MspInit+0x1b0>)
 80010ec:	f000 fb7a 	bl	80017e4 <HAL_DMA_Init>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 80010f6:	f7ff ff5f 	bl	8000fb8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4a31      	ldr	r2, [pc, #196]	; (80011c4 <HAL_UART_MspInit+0x1b0>)
 80010fe:	671a      	str	r2, [r3, #112]	; 0x70
 8001100:	4a30      	ldr	r2, [pc, #192]	; (80011c4 <HAL_UART_MspInit+0x1b0>)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001106:	2200      	movs	r2, #0
 8001108:	2105      	movs	r1, #5
 800110a:	2025      	movs	r0, #37	; 0x25
 800110c:	f000 fb40 	bl	8001790 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001110:	2025      	movs	r0, #37	; 0x25
 8001112:	f000 fb59 	bl	80017c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001116:	e04d      	b.n	80011b4 <HAL_UART_MspInit+0x1a0>
  else if(huart->Instance==USART2)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a2b      	ldr	r2, [pc, #172]	; (80011cc <HAL_UART_MspInit+0x1b8>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d148      	bne.n	80011b4 <HAL_UART_MspInit+0x1a0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001122:	2302      	movs	r3, #2
 8001124:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001126:	2300      	movs	r3, #0
 8001128:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800112a:	f107 0318 	add.w	r3, r7, #24
 800112e:	4618      	mov	r0, r3
 8001130:	f001 fe46 	bl	8002dc0 <HAL_RCCEx_PeriphCLKConfig>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <HAL_UART_MspInit+0x12a>
      Error_Handler();
 800113a:	f7ff ff3d 	bl	8000fb8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800113e:	4b20      	ldr	r3, [pc, #128]	; (80011c0 <HAL_UART_MspInit+0x1ac>)
 8001140:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001142:	4a1f      	ldr	r2, [pc, #124]	; (80011c0 <HAL_UART_MspInit+0x1ac>)
 8001144:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001148:	6593      	str	r3, [r2, #88]	; 0x58
 800114a:	4b1d      	ldr	r3, [pc, #116]	; (80011c0 <HAL_UART_MspInit+0x1ac>)
 800114c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800114e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001152:	60fb      	str	r3, [r7, #12]
 8001154:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001156:	4b1a      	ldr	r3, [pc, #104]	; (80011c0 <HAL_UART_MspInit+0x1ac>)
 8001158:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800115a:	4a19      	ldr	r2, [pc, #100]	; (80011c0 <HAL_UART_MspInit+0x1ac>)
 800115c:	f043 0301 	orr.w	r3, r3, #1
 8001160:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001162:	4b17      	ldr	r3, [pc, #92]	; (80011c0 <HAL_UART_MspInit+0x1ac>)
 8001164:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001166:	f003 0301 	and.w	r3, r3, #1
 800116a:	60bb      	str	r3, [r7, #8]
 800116c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 800116e:	2304      	movs	r3, #4
 8001170:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001172:	2302      	movs	r3, #2
 8001174:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001176:	2300      	movs	r3, #0
 8001178:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800117a:	2303      	movs	r3, #3
 800117c:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800117e:	2307      	movs	r3, #7
 8001180:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001182:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001186:	4619      	mov	r1, r3
 8001188:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800118c:	f000 fda0 	bl	8001cd0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001190:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001194:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001196:	2302      	movs	r3, #2
 8001198:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800119e:	2303      	movs	r3, #3
 80011a0:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 80011a2:	2303      	movs	r3, #3
 80011a4:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80011a6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80011aa:	4619      	mov	r1, r3
 80011ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011b0:	f000 fd8e 	bl	8001cd0 <HAL_GPIO_Init>
}
 80011b4:	bf00      	nop
 80011b6:	3780      	adds	r7, #128	; 0x80
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	40013800 	.word	0x40013800
 80011c0:	40021000 	.word	0x40021000
 80011c4:	200001a0 	.word	0x200001a0
 80011c8:	40020058 	.word	0x40020058
 80011cc:	40004400 	.word	0x40004400

080011d0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b08e      	sub	sp, #56	; 0x38
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80011d8:	2300      	movs	r3, #0
 80011da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80011de:	4b34      	ldr	r3, [pc, #208]	; (80012b0 <HAL_InitTick+0xe0>)
 80011e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011e2:	4a33      	ldr	r2, [pc, #204]	; (80012b0 <HAL_InitTick+0xe0>)
 80011e4:	f043 0310 	orr.w	r3, r3, #16
 80011e8:	6593      	str	r3, [r2, #88]	; 0x58
 80011ea:	4b31      	ldr	r3, [pc, #196]	; (80012b0 <HAL_InitTick+0xe0>)
 80011ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011ee:	f003 0310 	and.w	r3, r3, #16
 80011f2:	60fb      	str	r3, [r7, #12]
 80011f4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80011f6:	f107 0210 	add.w	r2, r7, #16
 80011fa:	f107 0314 	add.w	r3, r7, #20
 80011fe:	4611      	mov	r1, r2
 8001200:	4618      	mov	r0, r3
 8001202:	f001 fd4b 	bl	8002c9c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001206:	6a3b      	ldr	r3, [r7, #32]
 8001208:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800120a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800120c:	2b00      	cmp	r3, #0
 800120e:	d103      	bne.n	8001218 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001210:	f001 fd18 	bl	8002c44 <HAL_RCC_GetPCLK1Freq>
 8001214:	6378      	str	r0, [r7, #52]	; 0x34
 8001216:	e004      	b.n	8001222 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001218:	f001 fd14 	bl	8002c44 <HAL_RCC_GetPCLK1Freq>
 800121c:	4603      	mov	r3, r0
 800121e:	005b      	lsls	r3, r3, #1
 8001220:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001222:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001224:	4a23      	ldr	r2, [pc, #140]	; (80012b4 <HAL_InitTick+0xe4>)
 8001226:	fba2 2303 	umull	r2, r3, r2, r3
 800122a:	0c9b      	lsrs	r3, r3, #18
 800122c:	3b01      	subs	r3, #1
 800122e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001230:	4b21      	ldr	r3, [pc, #132]	; (80012b8 <HAL_InitTick+0xe8>)
 8001232:	4a22      	ldr	r2, [pc, #136]	; (80012bc <HAL_InitTick+0xec>)
 8001234:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001236:	4b20      	ldr	r3, [pc, #128]	; (80012b8 <HAL_InitTick+0xe8>)
 8001238:	f240 32e7 	movw	r2, #999	; 0x3e7
 800123c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800123e:	4a1e      	ldr	r2, [pc, #120]	; (80012b8 <HAL_InitTick+0xe8>)
 8001240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001242:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001244:	4b1c      	ldr	r3, [pc, #112]	; (80012b8 <HAL_InitTick+0xe8>)
 8001246:	2200      	movs	r2, #0
 8001248:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800124a:	4b1b      	ldr	r3, [pc, #108]	; (80012b8 <HAL_InitTick+0xe8>)
 800124c:	2200      	movs	r2, #0
 800124e:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001250:	4b19      	ldr	r3, [pc, #100]	; (80012b8 <HAL_InitTick+0xe8>)
 8001252:	2200      	movs	r2, #0
 8001254:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001256:	4818      	ldr	r0, [pc, #96]	; (80012b8 <HAL_InitTick+0xe8>)
 8001258:	f002 f8aa 	bl	80033b0 <HAL_TIM_Base_Init>
 800125c:	4603      	mov	r3, r0
 800125e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001262:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001266:	2b00      	cmp	r3, #0
 8001268:	d11b      	bne.n	80012a2 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800126a:	4813      	ldr	r0, [pc, #76]	; (80012b8 <HAL_InitTick+0xe8>)
 800126c:	f002 f902 	bl	8003474 <HAL_TIM_Base_Start_IT>
 8001270:	4603      	mov	r3, r0
 8001272:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001276:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800127a:	2b00      	cmp	r3, #0
 800127c:	d111      	bne.n	80012a2 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800127e:	2036      	movs	r0, #54	; 0x36
 8001280:	f000 faa2 	bl	80017c8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2b0f      	cmp	r3, #15
 8001288:	d808      	bhi.n	800129c <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800128a:	2200      	movs	r2, #0
 800128c:	6879      	ldr	r1, [r7, #4]
 800128e:	2036      	movs	r0, #54	; 0x36
 8001290:	f000 fa7e 	bl	8001790 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001294:	4a0a      	ldr	r2, [pc, #40]	; (80012c0 <HAL_InitTick+0xf0>)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6013      	str	r3, [r2, #0]
 800129a:	e002      	b.n	80012a2 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 800129c:	2301      	movs	r3, #1
 800129e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80012a2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	3738      	adds	r7, #56	; 0x38
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	40021000 	.word	0x40021000
 80012b4:	431bde83 	.word	0x431bde83
 80012b8:	200028a0 	.word	0x200028a0
 80012bc:	40001000 	.word	0x40001000
 80012c0:	2000000c 	.word	0x2000000c

080012c4 <LL_USART_IsActiveFlag_IDLE>:
{
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	69db      	ldr	r3, [r3, #28]
 80012d0:	f003 0310 	and.w	r3, r3, #16
 80012d4:	2b10      	cmp	r3, #16
 80012d6:	d101      	bne.n	80012dc <LL_USART_IsActiveFlag_IDLE+0x18>
 80012d8:	2301      	movs	r3, #1
 80012da:	e000      	b.n	80012de <LL_USART_IsActiveFlag_IDLE+0x1a>
 80012dc:	2300      	movs	r3, #0
}
 80012de:	4618      	mov	r0, r3
 80012e0:	370c      	adds	r7, #12
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr

080012ea <LL_USART_ClearFlag_IDLE>:
{
 80012ea:	b480      	push	{r7}
 80012ec:	b083      	sub	sp, #12
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	2210      	movs	r2, #16
 80012f6:	621a      	str	r2, [r3, #32]
}
 80012f8:	bf00      	nop
 80012fa:	370c      	adds	r7, #12
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr

08001304 <LL_USART_IsEnabledIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_IsEnabledIT_IDLE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_IDLE(const USART_TypeDef *USARTx)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f003 0310 	and.w	r3, r3, #16
 8001314:	2b10      	cmp	r3, #16
 8001316:	d101      	bne.n	800131c <LL_USART_IsEnabledIT_IDLE+0x18>
 8001318:	2301      	movs	r3, #1
 800131a:	e000      	b.n	800131e <LL_USART_IsEnabledIT_IDLE+0x1a>
 800131c:	2300      	movs	r3, #0
}
 800131e:	4618      	mov	r0, r3
 8001320:	370c      	adds	r7, #12
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr

0800132a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800132a:	b480      	push	{r7}
 800132c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800132e:	e7fe      	b.n	800132e <NMI_Handler+0x4>

08001330 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001334:	e7fe      	b.n	8001334 <HardFault_Handler+0x4>

08001336 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001336:	b480      	push	{r7}
 8001338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800133a:	e7fe      	b.n	800133a <MemManage_Handler+0x4>

0800133c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001340:	e7fe      	b.n	8001340 <BusFault_Handler+0x4>

08001342 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001342:	b480      	push	{r7}
 8001344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001346:	e7fe      	b.n	8001346 <UsageFault_Handler+0x4>

08001348 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800134c:	bf00      	nop
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
	...

08001358 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800135c:	4802      	ldr	r0, [pc, #8]	; (8001368 <DMA1_Channel5_IRQHandler+0x10>)
 800135e:	f000 fbd8 	bl	8001b12 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001362:	bf00      	nop
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	200001a0 	.word	0x200001a0

0800136c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001372:	4816      	ldr	r0, [pc, #88]	; (80013cc <USART1_IRQHandler+0x60>)
 8001374:	f002 fc98 	bl	8003ca8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  	  if(LL_USART_IsEnabledIT_IDLE(USART1) && LL_USART_IsActiveFlag_IDLE(USART1)) {
 8001378:	4815      	ldr	r0, [pc, #84]	; (80013d0 <USART1_IRQHandler+0x64>)
 800137a:	f7ff ffc3 	bl	8001304 <LL_USART_IsEnabledIT_IDLE>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d01e      	beq.n	80013c2 <USART1_IRQHandler+0x56>
 8001384:	4812      	ldr	r0, [pc, #72]	; (80013d0 <USART1_IRQHandler+0x64>)
 8001386:	f7ff ff9d 	bl	80012c4 <LL_USART_IsActiveFlag_IDLE>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d018      	beq.n	80013c2 <USART1_IRQHandler+0x56>

		  LL_USART_ClearFlag_IDLE(USART1);        /* Clear IDLE line flag */
 8001390:	480f      	ldr	r0, [pc, #60]	; (80013d0 <USART1_IRQHandler+0x64>)
 8001392:	f7ff ffaa 	bl	80012ea <LL_USART_ClearFlag_IDLE>
		  // Give a task notification to the UART2 Task
		  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001396:	2300      	movs	r3, #0
 8001398:	607b      	str	r3, [r7, #4]
		  xTaskNotifyFromISR(xUartTaskHandle, UART1_IDLE_EVENT, eSetBits, &xHigherPriorityTaskWoken);
 800139a:	4b0e      	ldr	r3, [pc, #56]	; (80013d4 <USART1_IRQHandler+0x68>)
 800139c:	6818      	ldr	r0, [r3, #0]
 800139e:	1d3b      	adds	r3, r7, #4
 80013a0:	9300      	str	r3, [sp, #0]
 80013a2:	2300      	movs	r3, #0
 80013a4:	2201      	movs	r2, #1
 80013a6:	2101      	movs	r1, #1
 80013a8:	f006 fdde 	bl	8007f68 <xTaskGenericNotifyFromISR>
		  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d007      	beq.n	80013c2 <USART1_IRQHandler+0x56>
 80013b2:	4b09      	ldr	r3, [pc, #36]	; (80013d8 <USART1_IRQHandler+0x6c>)
 80013b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	f3bf 8f4f 	dsb	sy
 80013be:	f3bf 8f6f 	isb	sy
  	  }

  /* USER CODE END USART1_IRQn 1 */
}
 80013c2:	bf00      	nop
 80013c4:	3708      	adds	r7, #8
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	20000098 	.word	0x20000098
 80013d0:	40013800 	.word	0x40013800
 80013d4:	20002898 	.word	0x20002898
 80013d8:	e000ed04 	.word	0xe000ed04

080013dc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80013e0:	4802      	ldr	r0, [pc, #8]	; (80013ec <TIM6_DAC_IRQHandler+0x10>)
 80013e2:	f002 f89b 	bl	800351c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	200028a0 	.word	0x200028a0

080013f0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b086      	sub	sp, #24
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	60f8      	str	r0, [r7, #12]
 80013f8:	60b9      	str	r1, [r7, #8]
 80013fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013fc:	2300      	movs	r3, #0
 80013fe:	617b      	str	r3, [r7, #20]
 8001400:	e00a      	b.n	8001418 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001402:	f3af 8000 	nop.w
 8001406:	4601      	mov	r1, r0
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	1c5a      	adds	r2, r3, #1
 800140c:	60ba      	str	r2, [r7, #8]
 800140e:	b2ca      	uxtb	r2, r1
 8001410:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	3301      	adds	r3, #1
 8001416:	617b      	str	r3, [r7, #20]
 8001418:	697a      	ldr	r2, [r7, #20]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	429a      	cmp	r2, r3
 800141e:	dbf0      	blt.n	8001402 <_read+0x12>
  }

  return len;
 8001420:	687b      	ldr	r3, [r7, #4]
}
 8001422:	4618      	mov	r0, r3
 8001424:	3718      	adds	r7, #24
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}

0800142a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800142a:	b580      	push	{r7, lr}
 800142c:	b086      	sub	sp, #24
 800142e:	af00      	add	r7, sp, #0
 8001430:	60f8      	str	r0, [r7, #12]
 8001432:	60b9      	str	r1, [r7, #8]
 8001434:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001436:	2300      	movs	r3, #0
 8001438:	617b      	str	r3, [r7, #20]
 800143a:	e009      	b.n	8001450 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	1c5a      	adds	r2, r3, #1
 8001440:	60ba      	str	r2, [r7, #8]
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	4618      	mov	r0, r3
 8001446:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	3301      	adds	r3, #1
 800144e:	617b      	str	r3, [r7, #20]
 8001450:	697a      	ldr	r2, [r7, #20]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	429a      	cmp	r2, r3
 8001456:	dbf1      	blt.n	800143c <_write+0x12>
  }
  return len;
 8001458:	687b      	ldr	r3, [r7, #4]
}
 800145a:	4618      	mov	r0, r3
 800145c:	3718      	adds	r7, #24
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}

08001462 <_close>:

int _close(int file)
{
 8001462:	b480      	push	{r7}
 8001464:	b083      	sub	sp, #12
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800146a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800146e:	4618      	mov	r0, r3
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr

0800147a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800147a:	b480      	push	{r7}
 800147c:	b083      	sub	sp, #12
 800147e:	af00      	add	r7, sp, #0
 8001480:	6078      	str	r0, [r7, #4]
 8001482:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800148a:	605a      	str	r2, [r3, #4]
  return 0;
 800148c:	2300      	movs	r3, #0
}
 800148e:	4618      	mov	r0, r3
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr

0800149a <_isatty>:

int _isatty(int file)
{
 800149a:	b480      	push	{r7}
 800149c:	b083      	sub	sp, #12
 800149e:	af00      	add	r7, sp, #0
 80014a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014a2:	2301      	movs	r3, #1
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	370c      	adds	r7, #12
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr

080014b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b085      	sub	sp, #20
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	60f8      	str	r0, [r7, #12]
 80014b8:	60b9      	str	r1, [r7, #8]
 80014ba:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014bc:	2300      	movs	r3, #0
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3714      	adds	r7, #20
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
	...

080014cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b086      	sub	sp, #24
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014d4:	4a14      	ldr	r2, [pc, #80]	; (8001528 <_sbrk+0x5c>)
 80014d6:	4b15      	ldr	r3, [pc, #84]	; (800152c <_sbrk+0x60>)
 80014d8:	1ad3      	subs	r3, r2, r3
 80014da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014e0:	4b13      	ldr	r3, [pc, #76]	; (8001530 <_sbrk+0x64>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d102      	bne.n	80014ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014e8:	4b11      	ldr	r3, [pc, #68]	; (8001530 <_sbrk+0x64>)
 80014ea:	4a12      	ldr	r2, [pc, #72]	; (8001534 <_sbrk+0x68>)
 80014ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014ee:	4b10      	ldr	r3, [pc, #64]	; (8001530 <_sbrk+0x64>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4413      	add	r3, r2
 80014f6:	693a      	ldr	r2, [r7, #16]
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d207      	bcs.n	800150c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014fc:	f007 fdf6 	bl	80090ec <__errno>
 8001500:	4603      	mov	r3, r0
 8001502:	220c      	movs	r2, #12
 8001504:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001506:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800150a:	e009      	b.n	8001520 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800150c:	4b08      	ldr	r3, [pc, #32]	; (8001530 <_sbrk+0x64>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001512:	4b07      	ldr	r3, [pc, #28]	; (8001530 <_sbrk+0x64>)
 8001514:	681a      	ldr	r2, [r3, #0]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4413      	add	r3, r2
 800151a:	4a05      	ldr	r2, [pc, #20]	; (8001530 <_sbrk+0x64>)
 800151c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800151e:	68fb      	ldr	r3, [r7, #12]
}
 8001520:	4618      	mov	r0, r3
 8001522:	3718      	adds	r7, #24
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	20010000 	.word	0x20010000
 800152c:	00000400 	.word	0x00000400
 8001530:	200028ec 	.word	0x200028ec
 8001534:	200042d0 	.word	0x200042d0

08001538 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800153c:	4b06      	ldr	r3, [pc, #24]	; (8001558 <SystemInit+0x20>)
 800153e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001542:	4a05      	ldr	r2, [pc, #20]	; (8001558 <SystemInit+0x20>)
 8001544:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001548:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	e000ed00 	.word	0xe000ed00

0800155c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800155c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001594 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001560:	f7ff ffea 	bl	8001538 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001564:	480c      	ldr	r0, [pc, #48]	; (8001598 <LoopForever+0x6>)
  ldr r1, =_edata
 8001566:	490d      	ldr	r1, [pc, #52]	; (800159c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001568:	4a0d      	ldr	r2, [pc, #52]	; (80015a0 <LoopForever+0xe>)
  movs r3, #0
 800156a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800156c:	e002      	b.n	8001574 <LoopCopyDataInit>

0800156e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800156e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001570:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001572:	3304      	adds	r3, #4

08001574 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001574:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001576:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001578:	d3f9      	bcc.n	800156e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800157a:	4a0a      	ldr	r2, [pc, #40]	; (80015a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800157c:	4c0a      	ldr	r4, [pc, #40]	; (80015a8 <LoopForever+0x16>)
  movs r3, #0
 800157e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001580:	e001      	b.n	8001586 <LoopFillZerobss>

08001582 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001582:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001584:	3204      	adds	r2, #4

08001586 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001586:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001588:	d3fb      	bcc.n	8001582 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800158a:	f007 feab 	bl	80092e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800158e:	f7ff f85b 	bl	8000648 <main>

08001592 <LoopForever>:

LoopForever:
    b LoopForever
 8001592:	e7fe      	b.n	8001592 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001594:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001598:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800159c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80015a0:	0800a860 	.word	0x0800a860
  ldr r2, =_sbss
 80015a4:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 80015a8:	200042cc 	.word	0x200042cc

080015ac <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80015ac:	e7fe      	b.n	80015ac <ADC1_IRQHandler>

080015ae <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b082      	sub	sp, #8
 80015b2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80015b4:	2300      	movs	r3, #0
 80015b6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015b8:	2003      	movs	r0, #3
 80015ba:	f000 f8de 	bl	800177a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015be:	200f      	movs	r0, #15
 80015c0:	f7ff fe06 	bl	80011d0 <HAL_InitTick>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d002      	beq.n	80015d0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	71fb      	strb	r3, [r7, #7]
 80015ce:	e001      	b.n	80015d4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80015d0:	f7ff fcf8 	bl	8000fc4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015d4:	79fb      	ldrb	r3, [r7, #7]
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
	...

080015e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80015e4:	4b06      	ldr	r3, [pc, #24]	; (8001600 <HAL_IncTick+0x20>)
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	461a      	mov	r2, r3
 80015ea:	4b06      	ldr	r3, [pc, #24]	; (8001604 <HAL_IncTick+0x24>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4413      	add	r3, r2
 80015f0:	4a04      	ldr	r2, [pc, #16]	; (8001604 <HAL_IncTick+0x24>)
 80015f2:	6013      	str	r3, [r2, #0]
}
 80015f4:	bf00      	nop
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	20000010 	.word	0x20000010
 8001604:	200028f0 	.word	0x200028f0

08001608 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  return uwTick;
 800160c:	4b03      	ldr	r3, [pc, #12]	; (800161c <HAL_GetTick+0x14>)
 800160e:	681b      	ldr	r3, [r3, #0]
}
 8001610:	4618      	mov	r0, r3
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	200028f0 	.word	0x200028f0

08001620 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001620:	b480      	push	{r7}
 8001622:	b085      	sub	sp, #20
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	f003 0307 	and.w	r3, r3, #7
 800162e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001630:	4b0c      	ldr	r3, [pc, #48]	; (8001664 <__NVIC_SetPriorityGrouping+0x44>)
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001636:	68ba      	ldr	r2, [r7, #8]
 8001638:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800163c:	4013      	ands	r3, r2
 800163e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001648:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800164c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001650:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001652:	4a04      	ldr	r2, [pc, #16]	; (8001664 <__NVIC_SetPriorityGrouping+0x44>)
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	60d3      	str	r3, [r2, #12]
}
 8001658:	bf00      	nop
 800165a:	3714      	adds	r7, #20
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr
 8001664:	e000ed00 	.word	0xe000ed00

08001668 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800166c:	4b04      	ldr	r3, [pc, #16]	; (8001680 <__NVIC_GetPriorityGrouping+0x18>)
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	0a1b      	lsrs	r3, r3, #8
 8001672:	f003 0307 	and.w	r3, r3, #7
}
 8001676:	4618      	mov	r0, r3
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr
 8001680:	e000ed00 	.word	0xe000ed00

08001684 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	4603      	mov	r3, r0
 800168c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800168e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001692:	2b00      	cmp	r3, #0
 8001694:	db0b      	blt.n	80016ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001696:	79fb      	ldrb	r3, [r7, #7]
 8001698:	f003 021f 	and.w	r2, r3, #31
 800169c:	4907      	ldr	r1, [pc, #28]	; (80016bc <__NVIC_EnableIRQ+0x38>)
 800169e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a2:	095b      	lsrs	r3, r3, #5
 80016a4:	2001      	movs	r0, #1
 80016a6:	fa00 f202 	lsl.w	r2, r0, r2
 80016aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016ae:	bf00      	nop
 80016b0:	370c      	adds	r7, #12
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	e000e100 	.word	0xe000e100

080016c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	4603      	mov	r3, r0
 80016c8:	6039      	str	r1, [r7, #0]
 80016ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	db0a      	blt.n	80016ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	b2da      	uxtb	r2, r3
 80016d8:	490c      	ldr	r1, [pc, #48]	; (800170c <__NVIC_SetPriority+0x4c>)
 80016da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016de:	0112      	lsls	r2, r2, #4
 80016e0:	b2d2      	uxtb	r2, r2
 80016e2:	440b      	add	r3, r1
 80016e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016e8:	e00a      	b.n	8001700 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	b2da      	uxtb	r2, r3
 80016ee:	4908      	ldr	r1, [pc, #32]	; (8001710 <__NVIC_SetPriority+0x50>)
 80016f0:	79fb      	ldrb	r3, [r7, #7]
 80016f2:	f003 030f 	and.w	r3, r3, #15
 80016f6:	3b04      	subs	r3, #4
 80016f8:	0112      	lsls	r2, r2, #4
 80016fa:	b2d2      	uxtb	r2, r2
 80016fc:	440b      	add	r3, r1
 80016fe:	761a      	strb	r2, [r3, #24]
}
 8001700:	bf00      	nop
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr
 800170c:	e000e100 	.word	0xe000e100
 8001710:	e000ed00 	.word	0xe000ed00

08001714 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001714:	b480      	push	{r7}
 8001716:	b089      	sub	sp, #36	; 0x24
 8001718:	af00      	add	r7, sp, #0
 800171a:	60f8      	str	r0, [r7, #12]
 800171c:	60b9      	str	r1, [r7, #8]
 800171e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	f003 0307 	and.w	r3, r3, #7
 8001726:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001728:	69fb      	ldr	r3, [r7, #28]
 800172a:	f1c3 0307 	rsb	r3, r3, #7
 800172e:	2b04      	cmp	r3, #4
 8001730:	bf28      	it	cs
 8001732:	2304      	movcs	r3, #4
 8001734:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001736:	69fb      	ldr	r3, [r7, #28]
 8001738:	3304      	adds	r3, #4
 800173a:	2b06      	cmp	r3, #6
 800173c:	d902      	bls.n	8001744 <NVIC_EncodePriority+0x30>
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	3b03      	subs	r3, #3
 8001742:	e000      	b.n	8001746 <NVIC_EncodePriority+0x32>
 8001744:	2300      	movs	r3, #0
 8001746:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001748:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800174c:	69bb      	ldr	r3, [r7, #24]
 800174e:	fa02 f303 	lsl.w	r3, r2, r3
 8001752:	43da      	mvns	r2, r3
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	401a      	ands	r2, r3
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800175c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	fa01 f303 	lsl.w	r3, r1, r3
 8001766:	43d9      	mvns	r1, r3
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800176c:	4313      	orrs	r3, r2
         );
}
 800176e:	4618      	mov	r0, r3
 8001770:	3724      	adds	r7, #36	; 0x24
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr

0800177a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800177a:	b580      	push	{r7, lr}
 800177c:	b082      	sub	sp, #8
 800177e:	af00      	add	r7, sp, #0
 8001780:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001782:	6878      	ldr	r0, [r7, #4]
 8001784:	f7ff ff4c 	bl	8001620 <__NVIC_SetPriorityGrouping>
}
 8001788:	bf00      	nop
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b086      	sub	sp, #24
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	60b9      	str	r1, [r7, #8]
 800179a:	607a      	str	r2, [r7, #4]
 800179c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800179e:	2300      	movs	r3, #0
 80017a0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80017a2:	f7ff ff61 	bl	8001668 <__NVIC_GetPriorityGrouping>
 80017a6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	68b9      	ldr	r1, [r7, #8]
 80017ac:	6978      	ldr	r0, [r7, #20]
 80017ae:	f7ff ffb1 	bl	8001714 <NVIC_EncodePriority>
 80017b2:	4602      	mov	r2, r0
 80017b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017b8:	4611      	mov	r1, r2
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff ff80 	bl	80016c0 <__NVIC_SetPriority>
}
 80017c0:	bf00      	nop
 80017c2:	3718      	adds	r7, #24
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7ff ff54 	bl	8001684 <__NVIC_EnableIRQ>
}
 80017dc:	bf00      	nop
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}

080017e4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b085      	sub	sp, #20
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d101      	bne.n	80017f6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	e098      	b.n	8001928 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	461a      	mov	r2, r3
 80017fc:	4b4d      	ldr	r3, [pc, #308]	; (8001934 <HAL_DMA_Init+0x150>)
 80017fe:	429a      	cmp	r2, r3
 8001800:	d80f      	bhi.n	8001822 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	461a      	mov	r2, r3
 8001808:	4b4b      	ldr	r3, [pc, #300]	; (8001938 <HAL_DMA_Init+0x154>)
 800180a:	4413      	add	r3, r2
 800180c:	4a4b      	ldr	r2, [pc, #300]	; (800193c <HAL_DMA_Init+0x158>)
 800180e:	fba2 2303 	umull	r2, r3, r2, r3
 8001812:	091b      	lsrs	r3, r3, #4
 8001814:	009a      	lsls	r2, r3, #2
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	4a48      	ldr	r2, [pc, #288]	; (8001940 <HAL_DMA_Init+0x15c>)
 800181e:	641a      	str	r2, [r3, #64]	; 0x40
 8001820:	e00e      	b.n	8001840 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	461a      	mov	r2, r3
 8001828:	4b46      	ldr	r3, [pc, #280]	; (8001944 <HAL_DMA_Init+0x160>)
 800182a:	4413      	add	r3, r2
 800182c:	4a43      	ldr	r2, [pc, #268]	; (800193c <HAL_DMA_Init+0x158>)
 800182e:	fba2 2303 	umull	r2, r3, r2, r3
 8001832:	091b      	lsrs	r3, r3, #4
 8001834:	009a      	lsls	r2, r3, #2
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4a42      	ldr	r2, [pc, #264]	; (8001948 <HAL_DMA_Init+0x164>)
 800183e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2202      	movs	r2, #2
 8001844:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001856:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800185a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001864:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	691b      	ldr	r3, [r3, #16]
 800186a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001870:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	699b      	ldr	r3, [r3, #24]
 8001876:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800187c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6a1b      	ldr	r3, [r3, #32]
 8001882:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001884:	68fa      	ldr	r2, [r7, #12]
 8001886:	4313      	orrs	r3, r2
 8001888:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	68fa      	ldr	r2, [r7, #12]
 8001890:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	689b      	ldr	r3, [r3, #8]
 8001896:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800189a:	d039      	beq.n	8001910 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a0:	4a27      	ldr	r2, [pc, #156]	; (8001940 <HAL_DMA_Init+0x15c>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d11a      	bne.n	80018dc <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80018a6:	4b29      	ldr	r3, [pc, #164]	; (800194c <HAL_DMA_Init+0x168>)
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ae:	f003 031c 	and.w	r3, r3, #28
 80018b2:	210f      	movs	r1, #15
 80018b4:	fa01 f303 	lsl.w	r3, r1, r3
 80018b8:	43db      	mvns	r3, r3
 80018ba:	4924      	ldr	r1, [pc, #144]	; (800194c <HAL_DMA_Init+0x168>)
 80018bc:	4013      	ands	r3, r2
 80018be:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80018c0:	4b22      	ldr	r3, [pc, #136]	; (800194c <HAL_DMA_Init+0x168>)
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6859      	ldr	r1, [r3, #4]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018cc:	f003 031c 	and.w	r3, r3, #28
 80018d0:	fa01 f303 	lsl.w	r3, r1, r3
 80018d4:	491d      	ldr	r1, [pc, #116]	; (800194c <HAL_DMA_Init+0x168>)
 80018d6:	4313      	orrs	r3, r2
 80018d8:	600b      	str	r3, [r1, #0]
 80018da:	e019      	b.n	8001910 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80018dc:	4b1c      	ldr	r3, [pc, #112]	; (8001950 <HAL_DMA_Init+0x16c>)
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018e4:	f003 031c 	and.w	r3, r3, #28
 80018e8:	210f      	movs	r1, #15
 80018ea:	fa01 f303 	lsl.w	r3, r1, r3
 80018ee:	43db      	mvns	r3, r3
 80018f0:	4917      	ldr	r1, [pc, #92]	; (8001950 <HAL_DMA_Init+0x16c>)
 80018f2:	4013      	ands	r3, r2
 80018f4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80018f6:	4b16      	ldr	r3, [pc, #88]	; (8001950 <HAL_DMA_Init+0x16c>)
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6859      	ldr	r1, [r3, #4]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001902:	f003 031c 	and.w	r3, r3, #28
 8001906:	fa01 f303 	lsl.w	r3, r1, r3
 800190a:	4911      	ldr	r1, [pc, #68]	; (8001950 <HAL_DMA_Init+0x16c>)
 800190c:	4313      	orrs	r3, r2
 800190e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2200      	movs	r2, #0
 8001914:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2201      	movs	r2, #1
 800191a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2200      	movs	r2, #0
 8001922:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001926:	2300      	movs	r3, #0
}
 8001928:	4618      	mov	r0, r3
 800192a:	3714      	adds	r7, #20
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	40020407 	.word	0x40020407
 8001938:	bffdfff8 	.word	0xbffdfff8
 800193c:	cccccccd 	.word	0xcccccccd
 8001940:	40020000 	.word	0x40020000
 8001944:	bffdfbf8 	.word	0xbffdfbf8
 8001948:	40020400 	.word	0x40020400
 800194c:	400200a8 	.word	0x400200a8
 8001950:	400204a8 	.word	0x400204a8

08001954 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b086      	sub	sp, #24
 8001958:	af00      	add	r7, sp, #0
 800195a:	60f8      	str	r0, [r7, #12]
 800195c:	60b9      	str	r1, [r7, #8]
 800195e:	607a      	str	r2, [r7, #4]
 8001960:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001962:	2300      	movs	r3, #0
 8001964:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800196c:	2b01      	cmp	r3, #1
 800196e:	d101      	bne.n	8001974 <HAL_DMA_Start_IT+0x20>
 8001970:	2302      	movs	r3, #2
 8001972:	e04b      	b.n	8001a0c <HAL_DMA_Start_IT+0xb8>
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	2201      	movs	r2, #1
 8001978:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001982:	b2db      	uxtb	r3, r3
 8001984:	2b01      	cmp	r3, #1
 8001986:	d13a      	bne.n	80019fe <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	2202      	movs	r2, #2
 800198c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	2200      	movs	r2, #0
 8001994:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f022 0201 	bic.w	r2, r2, #1
 80019a4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	687a      	ldr	r2, [r7, #4]
 80019aa:	68b9      	ldr	r1, [r7, #8]
 80019ac:	68f8      	ldr	r0, [r7, #12]
 80019ae:	f000 f95f 	bl	8001c70 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d008      	beq.n	80019cc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f042 020e 	orr.w	r2, r2, #14
 80019c8:	601a      	str	r2, [r3, #0]
 80019ca:	e00f      	b.n	80019ec <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f022 0204 	bic.w	r2, r2, #4
 80019da:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f042 020a 	orr.w	r2, r2, #10
 80019ea:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f042 0201 	orr.w	r2, r2, #1
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	e005      	b.n	8001a0a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	2200      	movs	r2, #0
 8001a02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001a06:	2302      	movs	r3, #2
 8001a08:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001a0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3718      	adds	r7, #24
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b085      	sub	sp, #20
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	2b02      	cmp	r3, #2
 8001a2a:	d008      	beq.n	8001a3e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2204      	movs	r2, #4
 8001a30:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2200      	movs	r2, #0
 8001a36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e022      	b.n	8001a84 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f022 020e 	bic.w	r2, r2, #14
 8001a4c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f022 0201 	bic.w	r2, r2, #1
 8001a5c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a62:	f003 021c 	and.w	r2, r3, #28
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6a:	2101      	movs	r1, #1
 8001a6c:	fa01 f202 	lsl.w	r2, r1, r2
 8001a70:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2201      	movs	r2, #1
 8001a76:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3714      	adds	r7, #20
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr

08001a90 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d005      	beq.n	8001ab4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2204      	movs	r2, #4
 8001aac:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	73fb      	strb	r3, [r7, #15]
 8001ab2:	e029      	b.n	8001b08 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f022 020e 	bic.w	r2, r2, #14
 8001ac2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f022 0201 	bic.w	r2, r2, #1
 8001ad2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ad8:	f003 021c 	and.w	r2, r3, #28
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae0:	2101      	movs	r1, #1
 8001ae2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ae6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2201      	movs	r2, #1
 8001aec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2200      	movs	r2, #0
 8001af4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d003      	beq.n	8001b08 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	4798      	blx	r3
    }
  }
  return status;
 8001b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3710      	adds	r7, #16
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b084      	sub	sp, #16
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b2e:	f003 031c 	and.w	r3, r3, #28
 8001b32:	2204      	movs	r2, #4
 8001b34:	409a      	lsls	r2, r3
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	4013      	ands	r3, r2
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d026      	beq.n	8001b8c <HAL_DMA_IRQHandler+0x7a>
 8001b3e:	68bb      	ldr	r3, [r7, #8]
 8001b40:	f003 0304 	and.w	r3, r3, #4
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d021      	beq.n	8001b8c <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0320 	and.w	r3, r3, #32
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d107      	bne.n	8001b66 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f022 0204 	bic.w	r2, r2, #4
 8001b64:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b6a:	f003 021c 	and.w	r2, r3, #28
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b72:	2104      	movs	r1, #4
 8001b74:	fa01 f202 	lsl.w	r2, r1, r2
 8001b78:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d071      	beq.n	8001c66 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b86:	6878      	ldr	r0, [r7, #4]
 8001b88:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8001b8a:	e06c      	b.n	8001c66 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b90:	f003 031c 	and.w	r3, r3, #28
 8001b94:	2202      	movs	r2, #2
 8001b96:	409a      	lsls	r2, r3
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d02e      	beq.n	8001bfe <HAL_DMA_IRQHandler+0xec>
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	f003 0302 	and.w	r3, r3, #2
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d029      	beq.n	8001bfe <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f003 0320 	and.w	r3, r3, #32
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d10b      	bne.n	8001bd0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f022 020a 	bic.w	r2, r2, #10
 8001bc6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2201      	movs	r2, #1
 8001bcc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bd4:	f003 021c 	and.w	r2, r3, #28
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bdc:	2102      	movs	r1, #2
 8001bde:	fa01 f202 	lsl.w	r2, r1, r2
 8001be2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2200      	movs	r2, #0
 8001be8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d038      	beq.n	8001c66 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001bfc:	e033      	b.n	8001c66 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c02:	f003 031c 	and.w	r3, r3, #28
 8001c06:	2208      	movs	r2, #8
 8001c08:	409a      	lsls	r2, r3
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d02a      	beq.n	8001c68 <HAL_DMA_IRQHandler+0x156>
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	f003 0308 	and.w	r3, r3, #8
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d025      	beq.n	8001c68 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f022 020e 	bic.w	r2, r2, #14
 8001c2a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c30:	f003 021c 	and.w	r2, r3, #28
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c38:	2101      	movs	r1, #1
 8001c3a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c3e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2201      	movs	r2, #1
 8001c44:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2201      	movs	r2, #1
 8001c4a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2200      	movs	r2, #0
 8001c52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d004      	beq.n	8001c68 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001c66:	bf00      	nop
 8001c68:	bf00      	nop
}
 8001c6a:	3710      	adds	r7, #16
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b085      	sub	sp, #20
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	60f8      	str	r0, [r7, #12]
 8001c78:	60b9      	str	r1, [r7, #8]
 8001c7a:	607a      	str	r2, [r7, #4]
 8001c7c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c82:	f003 021c 	and.w	r2, r3, #28
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c8a:	2101      	movs	r1, #1
 8001c8c:	fa01 f202 	lsl.w	r2, r1, r2
 8001c90:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	683a      	ldr	r2, [r7, #0]
 8001c98:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	2b10      	cmp	r3, #16
 8001ca0:	d108      	bne.n	8001cb4 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	68ba      	ldr	r2, [r7, #8]
 8001cb0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001cb2:	e007      	b.n	8001cc4 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	68ba      	ldr	r2, [r7, #8]
 8001cba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	687a      	ldr	r2, [r7, #4]
 8001cc2:	60da      	str	r2, [r3, #12]
}
 8001cc4:	bf00      	nop
 8001cc6:	3714      	adds	r7, #20
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr

08001cd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b087      	sub	sp, #28
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
 8001cd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cde:	e148      	b.n	8001f72 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	2101      	movs	r1, #1
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cec:	4013      	ands	r3, r2
 8001cee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	f000 813a 	beq.w	8001f6c <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f003 0303 	and.w	r3, r3, #3
 8001d00:	2b01      	cmp	r3, #1
 8001d02:	d005      	beq.n	8001d10 <HAL_GPIO_Init+0x40>
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	f003 0303 	and.w	r3, r3, #3
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d130      	bne.n	8001d72 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	005b      	lsls	r3, r3, #1
 8001d1a:	2203      	movs	r2, #3
 8001d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d20:	43db      	mvns	r3, r3
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	4013      	ands	r3, r2
 8001d26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	68da      	ldr	r2, [r3, #12]
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	fa02 f303 	lsl.w	r3, r2, r3
 8001d34:	693a      	ldr	r2, [r7, #16]
 8001d36:	4313      	orrs	r3, r2
 8001d38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	693a      	ldr	r2, [r7, #16]
 8001d3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d46:	2201      	movs	r2, #1
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4e:	43db      	mvns	r3, r3
 8001d50:	693a      	ldr	r2, [r7, #16]
 8001d52:	4013      	ands	r3, r2
 8001d54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	091b      	lsrs	r3, r3, #4
 8001d5c:	f003 0201 	and.w	r2, r3, #1
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	fa02 f303 	lsl.w	r3, r2, r3
 8001d66:	693a      	ldr	r2, [r7, #16]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	693a      	ldr	r2, [r7, #16]
 8001d70:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f003 0303 	and.w	r3, r3, #3
 8001d7a:	2b03      	cmp	r3, #3
 8001d7c:	d017      	beq.n	8001dae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	68db      	ldr	r3, [r3, #12]
 8001d82:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	005b      	lsls	r3, r3, #1
 8001d88:	2203      	movs	r2, #3
 8001d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8e:	43db      	mvns	r3, r3
 8001d90:	693a      	ldr	r2, [r7, #16]
 8001d92:	4013      	ands	r3, r2
 8001d94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	689a      	ldr	r2, [r3, #8]
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	005b      	lsls	r3, r3, #1
 8001d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	693a      	ldr	r2, [r7, #16]
 8001dac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	f003 0303 	and.w	r3, r3, #3
 8001db6:	2b02      	cmp	r3, #2
 8001db8:	d123      	bne.n	8001e02 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	08da      	lsrs	r2, r3, #3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	3208      	adds	r2, #8
 8001dc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dc6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	f003 0307 	and.w	r3, r3, #7
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	220f      	movs	r2, #15
 8001dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd6:	43db      	mvns	r3, r3
 8001dd8:	693a      	ldr	r2, [r7, #16]
 8001dda:	4013      	ands	r3, r2
 8001ddc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	691a      	ldr	r2, [r3, #16]
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	f003 0307 	and.w	r3, r3, #7
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	fa02 f303 	lsl.w	r3, r2, r3
 8001dee:	693a      	ldr	r2, [r7, #16]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	08da      	lsrs	r2, r3, #3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	3208      	adds	r2, #8
 8001dfc:	6939      	ldr	r1, [r7, #16]
 8001dfe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	005b      	lsls	r3, r3, #1
 8001e0c:	2203      	movs	r2, #3
 8001e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e12:	43db      	mvns	r3, r3
 8001e14:	693a      	ldr	r2, [r7, #16]
 8001e16:	4013      	ands	r3, r2
 8001e18:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	f003 0203 	and.w	r2, r3, #3
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	005b      	lsls	r3, r3, #1
 8001e26:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2a:	693a      	ldr	r2, [r7, #16]
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	693a      	ldr	r2, [r7, #16]
 8001e34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	f000 8094 	beq.w	8001f6c <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e44:	4b52      	ldr	r3, [pc, #328]	; (8001f90 <HAL_GPIO_Init+0x2c0>)
 8001e46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e48:	4a51      	ldr	r2, [pc, #324]	; (8001f90 <HAL_GPIO_Init+0x2c0>)
 8001e4a:	f043 0301 	orr.w	r3, r3, #1
 8001e4e:	6613      	str	r3, [r2, #96]	; 0x60
 8001e50:	4b4f      	ldr	r3, [pc, #316]	; (8001f90 <HAL_GPIO_Init+0x2c0>)
 8001e52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e54:	f003 0301 	and.w	r3, r3, #1
 8001e58:	60bb      	str	r3, [r7, #8]
 8001e5a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e5c:	4a4d      	ldr	r2, [pc, #308]	; (8001f94 <HAL_GPIO_Init+0x2c4>)
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	089b      	lsrs	r3, r3, #2
 8001e62:	3302      	adds	r3, #2
 8001e64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e68:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	f003 0303 	and.w	r3, r3, #3
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	220f      	movs	r2, #15
 8001e74:	fa02 f303 	lsl.w	r3, r2, r3
 8001e78:	43db      	mvns	r3, r3
 8001e7a:	693a      	ldr	r2, [r7, #16]
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001e86:	d00d      	beq.n	8001ea4 <HAL_GPIO_Init+0x1d4>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	4a43      	ldr	r2, [pc, #268]	; (8001f98 <HAL_GPIO_Init+0x2c8>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d007      	beq.n	8001ea0 <HAL_GPIO_Init+0x1d0>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4a42      	ldr	r2, [pc, #264]	; (8001f9c <HAL_GPIO_Init+0x2cc>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d101      	bne.n	8001e9c <HAL_GPIO_Init+0x1cc>
 8001e98:	2302      	movs	r3, #2
 8001e9a:	e004      	b.n	8001ea6 <HAL_GPIO_Init+0x1d6>
 8001e9c:	2307      	movs	r3, #7
 8001e9e:	e002      	b.n	8001ea6 <HAL_GPIO_Init+0x1d6>
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e000      	b.n	8001ea6 <HAL_GPIO_Init+0x1d6>
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	697a      	ldr	r2, [r7, #20]
 8001ea8:	f002 0203 	and.w	r2, r2, #3
 8001eac:	0092      	lsls	r2, r2, #2
 8001eae:	4093      	lsls	r3, r2
 8001eb0:	693a      	ldr	r2, [r7, #16]
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001eb6:	4937      	ldr	r1, [pc, #220]	; (8001f94 <HAL_GPIO_Init+0x2c4>)
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	089b      	lsrs	r3, r3, #2
 8001ebc:	3302      	adds	r3, #2
 8001ebe:	693a      	ldr	r2, [r7, #16]
 8001ec0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ec4:	4b36      	ldr	r3, [pc, #216]	; (8001fa0 <HAL_GPIO_Init+0x2d0>)
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	43db      	mvns	r3, r3
 8001ece:	693a      	ldr	r2, [r7, #16]
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d003      	beq.n	8001ee8 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001ee0:	693a      	ldr	r2, [r7, #16]
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ee8:	4a2d      	ldr	r2, [pc, #180]	; (8001fa0 <HAL_GPIO_Init+0x2d0>)
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001eee:	4b2c      	ldr	r3, [pc, #176]	; (8001fa0 <HAL_GPIO_Init+0x2d0>)
 8001ef0:	68db      	ldr	r3, [r3, #12]
 8001ef2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	43db      	mvns	r3, r3
 8001ef8:	693a      	ldr	r2, [r7, #16]
 8001efa:	4013      	ands	r3, r2
 8001efc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d003      	beq.n	8001f12 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001f0a:	693a      	ldr	r2, [r7, #16]
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f12:	4a23      	ldr	r2, [pc, #140]	; (8001fa0 <HAL_GPIO_Init+0x2d0>)
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001f18:	4b21      	ldr	r3, [pc, #132]	; (8001fa0 <HAL_GPIO_Init+0x2d0>)
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	43db      	mvns	r3, r3
 8001f22:	693a      	ldr	r2, [r7, #16]
 8001f24:	4013      	ands	r3, r2
 8001f26:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d003      	beq.n	8001f3c <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8001f34:	693a      	ldr	r2, [r7, #16]
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f3c:	4a18      	ldr	r2, [pc, #96]	; (8001fa0 <HAL_GPIO_Init+0x2d0>)
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001f42:	4b17      	ldr	r3, [pc, #92]	; (8001fa0 <HAL_GPIO_Init+0x2d0>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	43db      	mvns	r3, r3
 8001f4c:	693a      	ldr	r2, [r7, #16]
 8001f4e:	4013      	ands	r3, r2
 8001f50:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d003      	beq.n	8001f66 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8001f5e:	693a      	ldr	r2, [r7, #16]
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	4313      	orrs	r3, r2
 8001f64:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f66:	4a0e      	ldr	r2, [pc, #56]	; (8001fa0 <HAL_GPIO_Init+0x2d0>)
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	3301      	adds	r3, #1
 8001f70:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	fa22 f303 	lsr.w	r3, r2, r3
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	f47f aeaf 	bne.w	8001ce0 <HAL_GPIO_Init+0x10>
  }
}
 8001f82:	bf00      	nop
 8001f84:	bf00      	nop
 8001f86:	371c      	adds	r7, #28
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr
 8001f90:	40021000 	.word	0x40021000
 8001f94:	40010000 	.word	0x40010000
 8001f98:	48000400 	.word	0x48000400
 8001f9c:	48000800 	.word	0x48000800
 8001fa0:	40010400 	.word	0x40010400

08001fa4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b085      	sub	sp, #20
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	460b      	mov	r3, r1
 8001fae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	691a      	ldr	r2, [r3, #16]
 8001fb4:	887b      	ldrh	r3, [r7, #2]
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d002      	beq.n	8001fc2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	73fb      	strb	r3, [r7, #15]
 8001fc0:	e001      	b.n	8001fc6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3714      	adds	r7, #20
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	460b      	mov	r3, r1
 8001fde:	807b      	strh	r3, [r7, #2]
 8001fe0:	4613      	mov	r3, r2
 8001fe2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fe4:	787b      	ldrb	r3, [r7, #1]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d003      	beq.n	8001ff2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fea:	887a      	ldrh	r2, [r7, #2]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ff0:	e002      	b.n	8001ff8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ff2:	887a      	ldrh	r2, [r7, #2]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ff8:	bf00      	nop
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002008:	4b05      	ldr	r3, [pc, #20]	; (8002020 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a04      	ldr	r2, [pc, #16]	; (8002020 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800200e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002012:	6013      	str	r3, [r2, #0]
}
 8002014:	bf00      	nop
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	40007000 	.word	0x40007000

08002024 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002028:	4b04      	ldr	r3, [pc, #16]	; (800203c <HAL_PWREx_GetVoltageRange+0x18>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002030:	4618      	mov	r0, r3
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	40007000 	.word	0x40007000

08002040 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002040:	b480      	push	{r7}
 8002042:	b085      	sub	sp, #20
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800204e:	d130      	bne.n	80020b2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002050:	4b23      	ldr	r3, [pc, #140]	; (80020e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002058:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800205c:	d038      	beq.n	80020d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800205e:	4b20      	ldr	r3, [pc, #128]	; (80020e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002066:	4a1e      	ldr	r2, [pc, #120]	; (80020e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002068:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800206c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800206e:	4b1d      	ldr	r3, [pc, #116]	; (80020e4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	2232      	movs	r2, #50	; 0x32
 8002074:	fb02 f303 	mul.w	r3, r2, r3
 8002078:	4a1b      	ldr	r2, [pc, #108]	; (80020e8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800207a:	fba2 2303 	umull	r2, r3, r2, r3
 800207e:	0c9b      	lsrs	r3, r3, #18
 8002080:	3301      	adds	r3, #1
 8002082:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002084:	e002      	b.n	800208c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	3b01      	subs	r3, #1
 800208a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800208c:	4b14      	ldr	r3, [pc, #80]	; (80020e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800208e:	695b      	ldr	r3, [r3, #20]
 8002090:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002094:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002098:	d102      	bne.n	80020a0 <HAL_PWREx_ControlVoltageScaling+0x60>
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d1f2      	bne.n	8002086 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80020a0:	4b0f      	ldr	r3, [pc, #60]	; (80020e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020a2:	695b      	ldr	r3, [r3, #20]
 80020a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020ac:	d110      	bne.n	80020d0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e00f      	b.n	80020d2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80020b2:	4b0b      	ldr	r3, [pc, #44]	; (80020e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80020ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020be:	d007      	beq.n	80020d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80020c0:	4b07      	ldr	r3, [pc, #28]	; (80020e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80020c8:	4a05      	ldr	r2, [pc, #20]	; (80020e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020ce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80020d0:	2300      	movs	r3, #0
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3714      	adds	r7, #20
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	40007000 	.word	0x40007000
 80020e4:	20000008 	.word	0x20000008
 80020e8:	431bde83 	.word	0x431bde83

080020ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b088      	sub	sp, #32
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d102      	bne.n	8002100 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	f000 bc02 	b.w	8002904 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002100:	4b96      	ldr	r3, [pc, #600]	; (800235c <HAL_RCC_OscConfig+0x270>)
 8002102:	689b      	ldr	r3, [r3, #8]
 8002104:	f003 030c 	and.w	r3, r3, #12
 8002108:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800210a:	4b94      	ldr	r3, [pc, #592]	; (800235c <HAL_RCC_OscConfig+0x270>)
 800210c:	68db      	ldr	r3, [r3, #12]
 800210e:	f003 0303 	and.w	r3, r3, #3
 8002112:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 0310 	and.w	r3, r3, #16
 800211c:	2b00      	cmp	r3, #0
 800211e:	f000 80e4 	beq.w	80022ea <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002122:	69bb      	ldr	r3, [r7, #24]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d007      	beq.n	8002138 <HAL_RCC_OscConfig+0x4c>
 8002128:	69bb      	ldr	r3, [r7, #24]
 800212a:	2b0c      	cmp	r3, #12
 800212c:	f040 808b 	bne.w	8002246 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	2b01      	cmp	r3, #1
 8002134:	f040 8087 	bne.w	8002246 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002138:	4b88      	ldr	r3, [pc, #544]	; (800235c <HAL_RCC_OscConfig+0x270>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0302 	and.w	r3, r3, #2
 8002140:	2b00      	cmp	r3, #0
 8002142:	d005      	beq.n	8002150 <HAL_RCC_OscConfig+0x64>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	699b      	ldr	r3, [r3, #24]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d101      	bne.n	8002150 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	e3d9      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6a1a      	ldr	r2, [r3, #32]
 8002154:	4b81      	ldr	r3, [pc, #516]	; (800235c <HAL_RCC_OscConfig+0x270>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 0308 	and.w	r3, r3, #8
 800215c:	2b00      	cmp	r3, #0
 800215e:	d004      	beq.n	800216a <HAL_RCC_OscConfig+0x7e>
 8002160:	4b7e      	ldr	r3, [pc, #504]	; (800235c <HAL_RCC_OscConfig+0x270>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002168:	e005      	b.n	8002176 <HAL_RCC_OscConfig+0x8a>
 800216a:	4b7c      	ldr	r3, [pc, #496]	; (800235c <HAL_RCC_OscConfig+0x270>)
 800216c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002170:	091b      	lsrs	r3, r3, #4
 8002172:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002176:	4293      	cmp	r3, r2
 8002178:	d223      	bcs.n	80021c2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6a1b      	ldr	r3, [r3, #32]
 800217e:	4618      	mov	r0, r3
 8002180:	f000 fdbe 	bl	8002d00 <RCC_SetFlashLatencyFromMSIRange>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e3ba      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800218e:	4b73      	ldr	r3, [pc, #460]	; (800235c <HAL_RCC_OscConfig+0x270>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a72      	ldr	r2, [pc, #456]	; (800235c <HAL_RCC_OscConfig+0x270>)
 8002194:	f043 0308 	orr.w	r3, r3, #8
 8002198:	6013      	str	r3, [r2, #0]
 800219a:	4b70      	ldr	r3, [pc, #448]	; (800235c <HAL_RCC_OscConfig+0x270>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6a1b      	ldr	r3, [r3, #32]
 80021a6:	496d      	ldr	r1, [pc, #436]	; (800235c <HAL_RCC_OscConfig+0x270>)
 80021a8:	4313      	orrs	r3, r2
 80021aa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021ac:	4b6b      	ldr	r3, [pc, #428]	; (800235c <HAL_RCC_OscConfig+0x270>)
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	69db      	ldr	r3, [r3, #28]
 80021b8:	021b      	lsls	r3, r3, #8
 80021ba:	4968      	ldr	r1, [pc, #416]	; (800235c <HAL_RCC_OscConfig+0x270>)
 80021bc:	4313      	orrs	r3, r2
 80021be:	604b      	str	r3, [r1, #4]
 80021c0:	e025      	b.n	800220e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021c2:	4b66      	ldr	r3, [pc, #408]	; (800235c <HAL_RCC_OscConfig+0x270>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a65      	ldr	r2, [pc, #404]	; (800235c <HAL_RCC_OscConfig+0x270>)
 80021c8:	f043 0308 	orr.w	r3, r3, #8
 80021cc:	6013      	str	r3, [r2, #0]
 80021ce:	4b63      	ldr	r3, [pc, #396]	; (800235c <HAL_RCC_OscConfig+0x270>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6a1b      	ldr	r3, [r3, #32]
 80021da:	4960      	ldr	r1, [pc, #384]	; (800235c <HAL_RCC_OscConfig+0x270>)
 80021dc:	4313      	orrs	r3, r2
 80021de:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021e0:	4b5e      	ldr	r3, [pc, #376]	; (800235c <HAL_RCC_OscConfig+0x270>)
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	69db      	ldr	r3, [r3, #28]
 80021ec:	021b      	lsls	r3, r3, #8
 80021ee:	495b      	ldr	r1, [pc, #364]	; (800235c <HAL_RCC_OscConfig+0x270>)
 80021f0:	4313      	orrs	r3, r2
 80021f2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80021f4:	69bb      	ldr	r3, [r7, #24]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d109      	bne.n	800220e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6a1b      	ldr	r3, [r3, #32]
 80021fe:	4618      	mov	r0, r3
 8002200:	f000 fd7e 	bl	8002d00 <RCC_SetFlashLatencyFromMSIRange>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	e37a      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800220e:	f000 fc81 	bl	8002b14 <HAL_RCC_GetSysClockFreq>
 8002212:	4602      	mov	r2, r0
 8002214:	4b51      	ldr	r3, [pc, #324]	; (800235c <HAL_RCC_OscConfig+0x270>)
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	091b      	lsrs	r3, r3, #4
 800221a:	f003 030f 	and.w	r3, r3, #15
 800221e:	4950      	ldr	r1, [pc, #320]	; (8002360 <HAL_RCC_OscConfig+0x274>)
 8002220:	5ccb      	ldrb	r3, [r1, r3]
 8002222:	f003 031f 	and.w	r3, r3, #31
 8002226:	fa22 f303 	lsr.w	r3, r2, r3
 800222a:	4a4e      	ldr	r2, [pc, #312]	; (8002364 <HAL_RCC_OscConfig+0x278>)
 800222c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800222e:	4b4e      	ldr	r3, [pc, #312]	; (8002368 <HAL_RCC_OscConfig+0x27c>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4618      	mov	r0, r3
 8002234:	f7fe ffcc 	bl	80011d0 <HAL_InitTick>
 8002238:	4603      	mov	r3, r0
 800223a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800223c:	7bfb      	ldrb	r3, [r7, #15]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d052      	beq.n	80022e8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002242:	7bfb      	ldrb	r3, [r7, #15]
 8002244:	e35e      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	699b      	ldr	r3, [r3, #24]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d032      	beq.n	80022b4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800224e:	4b43      	ldr	r3, [pc, #268]	; (800235c <HAL_RCC_OscConfig+0x270>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a42      	ldr	r2, [pc, #264]	; (800235c <HAL_RCC_OscConfig+0x270>)
 8002254:	f043 0301 	orr.w	r3, r3, #1
 8002258:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800225a:	f7ff f9d5 	bl	8001608 <HAL_GetTick>
 800225e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002260:	e008      	b.n	8002274 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002262:	f7ff f9d1 	bl	8001608 <HAL_GetTick>
 8002266:	4602      	mov	r2, r0
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	1ad3      	subs	r3, r2, r3
 800226c:	2b02      	cmp	r3, #2
 800226e:	d901      	bls.n	8002274 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002270:	2303      	movs	r3, #3
 8002272:	e347      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002274:	4b39      	ldr	r3, [pc, #228]	; (800235c <HAL_RCC_OscConfig+0x270>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0302 	and.w	r3, r3, #2
 800227c:	2b00      	cmp	r3, #0
 800227e:	d0f0      	beq.n	8002262 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002280:	4b36      	ldr	r3, [pc, #216]	; (800235c <HAL_RCC_OscConfig+0x270>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a35      	ldr	r2, [pc, #212]	; (800235c <HAL_RCC_OscConfig+0x270>)
 8002286:	f043 0308 	orr.w	r3, r3, #8
 800228a:	6013      	str	r3, [r2, #0]
 800228c:	4b33      	ldr	r3, [pc, #204]	; (800235c <HAL_RCC_OscConfig+0x270>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6a1b      	ldr	r3, [r3, #32]
 8002298:	4930      	ldr	r1, [pc, #192]	; (800235c <HAL_RCC_OscConfig+0x270>)
 800229a:	4313      	orrs	r3, r2
 800229c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800229e:	4b2f      	ldr	r3, [pc, #188]	; (800235c <HAL_RCC_OscConfig+0x270>)
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	69db      	ldr	r3, [r3, #28]
 80022aa:	021b      	lsls	r3, r3, #8
 80022ac:	492b      	ldr	r1, [pc, #172]	; (800235c <HAL_RCC_OscConfig+0x270>)
 80022ae:	4313      	orrs	r3, r2
 80022b0:	604b      	str	r3, [r1, #4]
 80022b2:	e01a      	b.n	80022ea <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80022b4:	4b29      	ldr	r3, [pc, #164]	; (800235c <HAL_RCC_OscConfig+0x270>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a28      	ldr	r2, [pc, #160]	; (800235c <HAL_RCC_OscConfig+0x270>)
 80022ba:	f023 0301 	bic.w	r3, r3, #1
 80022be:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80022c0:	f7ff f9a2 	bl	8001608 <HAL_GetTick>
 80022c4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80022c6:	e008      	b.n	80022da <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80022c8:	f7ff f99e 	bl	8001608 <HAL_GetTick>
 80022cc:	4602      	mov	r2, r0
 80022ce:	693b      	ldr	r3, [r7, #16]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	d901      	bls.n	80022da <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80022d6:	2303      	movs	r3, #3
 80022d8:	e314      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80022da:	4b20      	ldr	r3, [pc, #128]	; (800235c <HAL_RCC_OscConfig+0x270>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0302 	and.w	r3, r3, #2
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d1f0      	bne.n	80022c8 <HAL_RCC_OscConfig+0x1dc>
 80022e6:	e000      	b.n	80022ea <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022e8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0301 	and.w	r3, r3, #1
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d073      	beq.n	80023de <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80022f6:	69bb      	ldr	r3, [r7, #24]
 80022f8:	2b08      	cmp	r3, #8
 80022fa:	d005      	beq.n	8002308 <HAL_RCC_OscConfig+0x21c>
 80022fc:	69bb      	ldr	r3, [r7, #24]
 80022fe:	2b0c      	cmp	r3, #12
 8002300:	d10e      	bne.n	8002320 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	2b03      	cmp	r3, #3
 8002306:	d10b      	bne.n	8002320 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002308:	4b14      	ldr	r3, [pc, #80]	; (800235c <HAL_RCC_OscConfig+0x270>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002310:	2b00      	cmp	r3, #0
 8002312:	d063      	beq.n	80023dc <HAL_RCC_OscConfig+0x2f0>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d15f      	bne.n	80023dc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	e2f1      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002328:	d106      	bne.n	8002338 <HAL_RCC_OscConfig+0x24c>
 800232a:	4b0c      	ldr	r3, [pc, #48]	; (800235c <HAL_RCC_OscConfig+0x270>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a0b      	ldr	r2, [pc, #44]	; (800235c <HAL_RCC_OscConfig+0x270>)
 8002330:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002334:	6013      	str	r3, [r2, #0]
 8002336:	e025      	b.n	8002384 <HAL_RCC_OscConfig+0x298>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002340:	d114      	bne.n	800236c <HAL_RCC_OscConfig+0x280>
 8002342:	4b06      	ldr	r3, [pc, #24]	; (800235c <HAL_RCC_OscConfig+0x270>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a05      	ldr	r2, [pc, #20]	; (800235c <HAL_RCC_OscConfig+0x270>)
 8002348:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800234c:	6013      	str	r3, [r2, #0]
 800234e:	4b03      	ldr	r3, [pc, #12]	; (800235c <HAL_RCC_OscConfig+0x270>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a02      	ldr	r2, [pc, #8]	; (800235c <HAL_RCC_OscConfig+0x270>)
 8002354:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002358:	6013      	str	r3, [r2, #0]
 800235a:	e013      	b.n	8002384 <HAL_RCC_OscConfig+0x298>
 800235c:	40021000 	.word	0x40021000
 8002360:	0800a770 	.word	0x0800a770
 8002364:	20000008 	.word	0x20000008
 8002368:	2000000c 	.word	0x2000000c
 800236c:	4ba0      	ldr	r3, [pc, #640]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a9f      	ldr	r2, [pc, #636]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 8002372:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002376:	6013      	str	r3, [r2, #0]
 8002378:	4b9d      	ldr	r3, [pc, #628]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a9c      	ldr	r2, [pc, #624]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 800237e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002382:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d013      	beq.n	80023b4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800238c:	f7ff f93c 	bl	8001608 <HAL_GetTick>
 8002390:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002392:	e008      	b.n	80023a6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002394:	f7ff f938 	bl	8001608 <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	2b64      	cmp	r3, #100	; 0x64
 80023a0:	d901      	bls.n	80023a6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80023a2:	2303      	movs	r3, #3
 80023a4:	e2ae      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023a6:	4b92      	ldr	r3, [pc, #584]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d0f0      	beq.n	8002394 <HAL_RCC_OscConfig+0x2a8>
 80023b2:	e014      	b.n	80023de <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023b4:	f7ff f928 	bl	8001608 <HAL_GetTick>
 80023b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023ba:	e008      	b.n	80023ce <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023bc:	f7ff f924 	bl	8001608 <HAL_GetTick>
 80023c0:	4602      	mov	r2, r0
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	2b64      	cmp	r3, #100	; 0x64
 80023c8:	d901      	bls.n	80023ce <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80023ca:	2303      	movs	r3, #3
 80023cc:	e29a      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023ce:	4b88      	ldr	r3, [pc, #544]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d1f0      	bne.n	80023bc <HAL_RCC_OscConfig+0x2d0>
 80023da:	e000      	b.n	80023de <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 0302 	and.w	r3, r3, #2
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d060      	beq.n	80024ac <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80023ea:	69bb      	ldr	r3, [r7, #24]
 80023ec:	2b04      	cmp	r3, #4
 80023ee:	d005      	beq.n	80023fc <HAL_RCC_OscConfig+0x310>
 80023f0:	69bb      	ldr	r3, [r7, #24]
 80023f2:	2b0c      	cmp	r3, #12
 80023f4:	d119      	bne.n	800242a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	2b02      	cmp	r3, #2
 80023fa:	d116      	bne.n	800242a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023fc:	4b7c      	ldr	r3, [pc, #496]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002404:	2b00      	cmp	r3, #0
 8002406:	d005      	beq.n	8002414 <HAL_RCC_OscConfig+0x328>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	68db      	ldr	r3, [r3, #12]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d101      	bne.n	8002414 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	e277      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002414:	4b76      	ldr	r3, [pc, #472]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	691b      	ldr	r3, [r3, #16]
 8002420:	061b      	lsls	r3, r3, #24
 8002422:	4973      	ldr	r1, [pc, #460]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 8002424:	4313      	orrs	r3, r2
 8002426:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002428:	e040      	b.n	80024ac <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	68db      	ldr	r3, [r3, #12]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d023      	beq.n	800247a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002432:	4b6f      	ldr	r3, [pc, #444]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a6e      	ldr	r2, [pc, #440]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 8002438:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800243c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800243e:	f7ff f8e3 	bl	8001608 <HAL_GetTick>
 8002442:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002444:	e008      	b.n	8002458 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002446:	f7ff f8df 	bl	8001608 <HAL_GetTick>
 800244a:	4602      	mov	r2, r0
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	1ad3      	subs	r3, r2, r3
 8002450:	2b02      	cmp	r3, #2
 8002452:	d901      	bls.n	8002458 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002454:	2303      	movs	r3, #3
 8002456:	e255      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002458:	4b65      	ldr	r3, [pc, #404]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002460:	2b00      	cmp	r3, #0
 8002462:	d0f0      	beq.n	8002446 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002464:	4b62      	ldr	r3, [pc, #392]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	691b      	ldr	r3, [r3, #16]
 8002470:	061b      	lsls	r3, r3, #24
 8002472:	495f      	ldr	r1, [pc, #380]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 8002474:	4313      	orrs	r3, r2
 8002476:	604b      	str	r3, [r1, #4]
 8002478:	e018      	b.n	80024ac <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800247a:	4b5d      	ldr	r3, [pc, #372]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a5c      	ldr	r2, [pc, #368]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 8002480:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002484:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002486:	f7ff f8bf 	bl	8001608 <HAL_GetTick>
 800248a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800248c:	e008      	b.n	80024a0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800248e:	f7ff f8bb 	bl	8001608 <HAL_GetTick>
 8002492:	4602      	mov	r2, r0
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	1ad3      	subs	r3, r2, r3
 8002498:	2b02      	cmp	r3, #2
 800249a:	d901      	bls.n	80024a0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800249c:	2303      	movs	r3, #3
 800249e:	e231      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80024a0:	4b53      	ldr	r3, [pc, #332]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d1f0      	bne.n	800248e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 0308 	and.w	r3, r3, #8
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d03c      	beq.n	8002532 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	695b      	ldr	r3, [r3, #20]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d01c      	beq.n	80024fa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024c0:	4b4b      	ldr	r3, [pc, #300]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 80024c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024c6:	4a4a      	ldr	r2, [pc, #296]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 80024c8:	f043 0301 	orr.w	r3, r3, #1
 80024cc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024d0:	f7ff f89a 	bl	8001608 <HAL_GetTick>
 80024d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024d6:	e008      	b.n	80024ea <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024d8:	f7ff f896 	bl	8001608 <HAL_GetTick>
 80024dc:	4602      	mov	r2, r0
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	2b02      	cmp	r3, #2
 80024e4:	d901      	bls.n	80024ea <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80024e6:	2303      	movs	r3, #3
 80024e8:	e20c      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024ea:	4b41      	ldr	r3, [pc, #260]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 80024ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024f0:	f003 0302 	and.w	r3, r3, #2
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d0ef      	beq.n	80024d8 <HAL_RCC_OscConfig+0x3ec>
 80024f8:	e01b      	b.n	8002532 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024fa:	4b3d      	ldr	r3, [pc, #244]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 80024fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002500:	4a3b      	ldr	r2, [pc, #236]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 8002502:	f023 0301 	bic.w	r3, r3, #1
 8002506:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800250a:	f7ff f87d 	bl	8001608 <HAL_GetTick>
 800250e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002510:	e008      	b.n	8002524 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002512:	f7ff f879 	bl	8001608 <HAL_GetTick>
 8002516:	4602      	mov	r2, r0
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	2b02      	cmp	r3, #2
 800251e:	d901      	bls.n	8002524 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002520:	2303      	movs	r3, #3
 8002522:	e1ef      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002524:	4b32      	ldr	r3, [pc, #200]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 8002526:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800252a:	f003 0302 	and.w	r3, r3, #2
 800252e:	2b00      	cmp	r3, #0
 8002530:	d1ef      	bne.n	8002512 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 0304 	and.w	r3, r3, #4
 800253a:	2b00      	cmp	r3, #0
 800253c:	f000 80a6 	beq.w	800268c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002540:	2300      	movs	r3, #0
 8002542:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002544:	4b2a      	ldr	r3, [pc, #168]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 8002546:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002548:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800254c:	2b00      	cmp	r3, #0
 800254e:	d10d      	bne.n	800256c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002550:	4b27      	ldr	r3, [pc, #156]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 8002552:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002554:	4a26      	ldr	r2, [pc, #152]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 8002556:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800255a:	6593      	str	r3, [r2, #88]	; 0x58
 800255c:	4b24      	ldr	r3, [pc, #144]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 800255e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002560:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002564:	60bb      	str	r3, [r7, #8]
 8002566:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002568:	2301      	movs	r3, #1
 800256a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800256c:	4b21      	ldr	r3, [pc, #132]	; (80025f4 <HAL_RCC_OscConfig+0x508>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002574:	2b00      	cmp	r3, #0
 8002576:	d118      	bne.n	80025aa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002578:	4b1e      	ldr	r3, [pc, #120]	; (80025f4 <HAL_RCC_OscConfig+0x508>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a1d      	ldr	r2, [pc, #116]	; (80025f4 <HAL_RCC_OscConfig+0x508>)
 800257e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002582:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002584:	f7ff f840 	bl	8001608 <HAL_GetTick>
 8002588:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800258a:	e008      	b.n	800259e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800258c:	f7ff f83c 	bl	8001608 <HAL_GetTick>
 8002590:	4602      	mov	r2, r0
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	2b02      	cmp	r3, #2
 8002598:	d901      	bls.n	800259e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800259a:	2303      	movs	r3, #3
 800259c:	e1b2      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800259e:	4b15      	ldr	r3, [pc, #84]	; (80025f4 <HAL_RCC_OscConfig+0x508>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d0f0      	beq.n	800258c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	2b01      	cmp	r3, #1
 80025b0:	d108      	bne.n	80025c4 <HAL_RCC_OscConfig+0x4d8>
 80025b2:	4b0f      	ldr	r3, [pc, #60]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 80025b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025b8:	4a0d      	ldr	r2, [pc, #52]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 80025ba:	f043 0301 	orr.w	r3, r3, #1
 80025be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025c2:	e029      	b.n	8002618 <HAL_RCC_OscConfig+0x52c>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	2b05      	cmp	r3, #5
 80025ca:	d115      	bne.n	80025f8 <HAL_RCC_OscConfig+0x50c>
 80025cc:	4b08      	ldr	r3, [pc, #32]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 80025ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025d2:	4a07      	ldr	r2, [pc, #28]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 80025d4:	f043 0304 	orr.w	r3, r3, #4
 80025d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025dc:	4b04      	ldr	r3, [pc, #16]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 80025de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025e2:	4a03      	ldr	r2, [pc, #12]	; (80025f0 <HAL_RCC_OscConfig+0x504>)
 80025e4:	f043 0301 	orr.w	r3, r3, #1
 80025e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025ec:	e014      	b.n	8002618 <HAL_RCC_OscConfig+0x52c>
 80025ee:	bf00      	nop
 80025f0:	40021000 	.word	0x40021000
 80025f4:	40007000 	.word	0x40007000
 80025f8:	4b9a      	ldr	r3, [pc, #616]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 80025fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025fe:	4a99      	ldr	r2, [pc, #612]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 8002600:	f023 0301 	bic.w	r3, r3, #1
 8002604:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002608:	4b96      	ldr	r3, [pc, #600]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 800260a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800260e:	4a95      	ldr	r2, [pc, #596]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 8002610:	f023 0304 	bic.w	r3, r3, #4
 8002614:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d016      	beq.n	800264e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002620:	f7fe fff2 	bl	8001608 <HAL_GetTick>
 8002624:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002626:	e00a      	b.n	800263e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002628:	f7fe ffee 	bl	8001608 <HAL_GetTick>
 800262c:	4602      	mov	r2, r0
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	f241 3288 	movw	r2, #5000	; 0x1388
 8002636:	4293      	cmp	r3, r2
 8002638:	d901      	bls.n	800263e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e162      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800263e:	4b89      	ldr	r3, [pc, #548]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 8002640:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002644:	f003 0302 	and.w	r3, r3, #2
 8002648:	2b00      	cmp	r3, #0
 800264a:	d0ed      	beq.n	8002628 <HAL_RCC_OscConfig+0x53c>
 800264c:	e015      	b.n	800267a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800264e:	f7fe ffdb 	bl	8001608 <HAL_GetTick>
 8002652:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002654:	e00a      	b.n	800266c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002656:	f7fe ffd7 	bl	8001608 <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	f241 3288 	movw	r2, #5000	; 0x1388
 8002664:	4293      	cmp	r3, r2
 8002666:	d901      	bls.n	800266c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002668:	2303      	movs	r3, #3
 800266a:	e14b      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800266c:	4b7d      	ldr	r3, [pc, #500]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 800266e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002672:	f003 0302 	and.w	r3, r3, #2
 8002676:	2b00      	cmp	r3, #0
 8002678:	d1ed      	bne.n	8002656 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800267a:	7ffb      	ldrb	r3, [r7, #31]
 800267c:	2b01      	cmp	r3, #1
 800267e:	d105      	bne.n	800268c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002680:	4b78      	ldr	r3, [pc, #480]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 8002682:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002684:	4a77      	ldr	r2, [pc, #476]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 8002686:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800268a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 0320 	and.w	r3, r3, #32
 8002694:	2b00      	cmp	r3, #0
 8002696:	d03c      	beq.n	8002712 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800269c:	2b00      	cmp	r3, #0
 800269e:	d01c      	beq.n	80026da <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80026a0:	4b70      	ldr	r3, [pc, #448]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 80026a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80026a6:	4a6f      	ldr	r2, [pc, #444]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 80026a8:	f043 0301 	orr.w	r3, r3, #1
 80026ac:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026b0:	f7fe ffaa 	bl	8001608 <HAL_GetTick>
 80026b4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80026b6:	e008      	b.n	80026ca <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80026b8:	f7fe ffa6 	bl	8001608 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d901      	bls.n	80026ca <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e11c      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80026ca:	4b66      	ldr	r3, [pc, #408]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 80026cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80026d0:	f003 0302 	and.w	r3, r3, #2
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d0ef      	beq.n	80026b8 <HAL_RCC_OscConfig+0x5cc>
 80026d8:	e01b      	b.n	8002712 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80026da:	4b62      	ldr	r3, [pc, #392]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 80026dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80026e0:	4a60      	ldr	r2, [pc, #384]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 80026e2:	f023 0301 	bic.w	r3, r3, #1
 80026e6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026ea:	f7fe ff8d 	bl	8001608 <HAL_GetTick>
 80026ee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80026f0:	e008      	b.n	8002704 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80026f2:	f7fe ff89 	bl	8001608 <HAL_GetTick>
 80026f6:	4602      	mov	r2, r0
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	d901      	bls.n	8002704 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002700:	2303      	movs	r3, #3
 8002702:	e0ff      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002704:	4b57      	ldr	r3, [pc, #348]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 8002706:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800270a:	f003 0302 	and.w	r3, r3, #2
 800270e:	2b00      	cmp	r3, #0
 8002710:	d1ef      	bne.n	80026f2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002716:	2b00      	cmp	r3, #0
 8002718:	f000 80f3 	beq.w	8002902 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002720:	2b02      	cmp	r3, #2
 8002722:	f040 80c9 	bne.w	80028b8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002726:	4b4f      	ldr	r3, [pc, #316]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	f003 0203 	and.w	r2, r3, #3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002736:	429a      	cmp	r2, r3
 8002738:	d12c      	bne.n	8002794 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002744:	3b01      	subs	r3, #1
 8002746:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002748:	429a      	cmp	r2, r3
 800274a:	d123      	bne.n	8002794 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002756:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002758:	429a      	cmp	r2, r3
 800275a:	d11b      	bne.n	8002794 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002766:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002768:	429a      	cmp	r2, r3
 800276a:	d113      	bne.n	8002794 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002776:	085b      	lsrs	r3, r3, #1
 8002778:	3b01      	subs	r3, #1
 800277a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800277c:	429a      	cmp	r2, r3
 800277e:	d109      	bne.n	8002794 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278a:	085b      	lsrs	r3, r3, #1
 800278c:	3b01      	subs	r3, #1
 800278e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002790:	429a      	cmp	r2, r3
 8002792:	d06b      	beq.n	800286c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002794:	69bb      	ldr	r3, [r7, #24]
 8002796:	2b0c      	cmp	r3, #12
 8002798:	d062      	beq.n	8002860 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800279a:	4b32      	ldr	r3, [pc, #200]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d001      	beq.n	80027aa <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e0ac      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80027aa:	4b2e      	ldr	r3, [pc, #184]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a2d      	ldr	r2, [pc, #180]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 80027b0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80027b4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80027b6:	f7fe ff27 	bl	8001608 <HAL_GetTick>
 80027ba:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027bc:	e008      	b.n	80027d0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027be:	f7fe ff23 	bl	8001608 <HAL_GetTick>
 80027c2:	4602      	mov	r2, r0
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d901      	bls.n	80027d0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80027cc:	2303      	movs	r3, #3
 80027ce:	e099      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027d0:	4b24      	ldr	r3, [pc, #144]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d1f0      	bne.n	80027be <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027dc:	4b21      	ldr	r3, [pc, #132]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 80027de:	68da      	ldr	r2, [r3, #12]
 80027e0:	4b21      	ldr	r3, [pc, #132]	; (8002868 <HAL_RCC_OscConfig+0x77c>)
 80027e2:	4013      	ands	r3, r2
 80027e4:	687a      	ldr	r2, [r7, #4]
 80027e6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80027ec:	3a01      	subs	r2, #1
 80027ee:	0112      	lsls	r2, r2, #4
 80027f0:	4311      	orrs	r1, r2
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80027f6:	0212      	lsls	r2, r2, #8
 80027f8:	4311      	orrs	r1, r2
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80027fe:	0852      	lsrs	r2, r2, #1
 8002800:	3a01      	subs	r2, #1
 8002802:	0552      	lsls	r2, r2, #21
 8002804:	4311      	orrs	r1, r2
 8002806:	687a      	ldr	r2, [r7, #4]
 8002808:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800280a:	0852      	lsrs	r2, r2, #1
 800280c:	3a01      	subs	r2, #1
 800280e:	0652      	lsls	r2, r2, #25
 8002810:	4311      	orrs	r1, r2
 8002812:	687a      	ldr	r2, [r7, #4]
 8002814:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002816:	06d2      	lsls	r2, r2, #27
 8002818:	430a      	orrs	r2, r1
 800281a:	4912      	ldr	r1, [pc, #72]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 800281c:	4313      	orrs	r3, r2
 800281e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002820:	4b10      	ldr	r3, [pc, #64]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a0f      	ldr	r2, [pc, #60]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 8002826:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800282a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800282c:	4b0d      	ldr	r3, [pc, #52]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 800282e:	68db      	ldr	r3, [r3, #12]
 8002830:	4a0c      	ldr	r2, [pc, #48]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 8002832:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002836:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002838:	f7fe fee6 	bl	8001608 <HAL_GetTick>
 800283c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800283e:	e008      	b.n	8002852 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002840:	f7fe fee2 	bl	8001608 <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	2b02      	cmp	r3, #2
 800284c:	d901      	bls.n	8002852 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e058      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002852:	4b04      	ldr	r3, [pc, #16]	; (8002864 <HAL_RCC_OscConfig+0x778>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d0f0      	beq.n	8002840 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800285e:	e050      	b.n	8002902 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e04f      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
 8002864:	40021000 	.word	0x40021000
 8002868:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800286c:	4b27      	ldr	r3, [pc, #156]	; (800290c <HAL_RCC_OscConfig+0x820>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002874:	2b00      	cmp	r3, #0
 8002876:	d144      	bne.n	8002902 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002878:	4b24      	ldr	r3, [pc, #144]	; (800290c <HAL_RCC_OscConfig+0x820>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a23      	ldr	r2, [pc, #140]	; (800290c <HAL_RCC_OscConfig+0x820>)
 800287e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002882:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002884:	4b21      	ldr	r3, [pc, #132]	; (800290c <HAL_RCC_OscConfig+0x820>)
 8002886:	68db      	ldr	r3, [r3, #12]
 8002888:	4a20      	ldr	r2, [pc, #128]	; (800290c <HAL_RCC_OscConfig+0x820>)
 800288a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800288e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002890:	f7fe feba 	bl	8001608 <HAL_GetTick>
 8002894:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002896:	e008      	b.n	80028aa <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002898:	f7fe feb6 	bl	8001608 <HAL_GetTick>
 800289c:	4602      	mov	r2, r0
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d901      	bls.n	80028aa <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e02c      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028aa:	4b18      	ldr	r3, [pc, #96]	; (800290c <HAL_RCC_OscConfig+0x820>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d0f0      	beq.n	8002898 <HAL_RCC_OscConfig+0x7ac>
 80028b6:	e024      	b.n	8002902 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80028b8:	69bb      	ldr	r3, [r7, #24]
 80028ba:	2b0c      	cmp	r3, #12
 80028bc:	d01f      	beq.n	80028fe <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028be:	4b13      	ldr	r3, [pc, #76]	; (800290c <HAL_RCC_OscConfig+0x820>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a12      	ldr	r2, [pc, #72]	; (800290c <HAL_RCC_OscConfig+0x820>)
 80028c4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80028c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028ca:	f7fe fe9d 	bl	8001608 <HAL_GetTick>
 80028ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028d0:	e008      	b.n	80028e4 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028d2:	f7fe fe99 	bl	8001608 <HAL_GetTick>
 80028d6:	4602      	mov	r2, r0
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	1ad3      	subs	r3, r2, r3
 80028dc:	2b02      	cmp	r3, #2
 80028de:	d901      	bls.n	80028e4 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80028e0:	2303      	movs	r3, #3
 80028e2:	e00f      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028e4:	4b09      	ldr	r3, [pc, #36]	; (800290c <HAL_RCC_OscConfig+0x820>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d1f0      	bne.n	80028d2 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80028f0:	4b06      	ldr	r3, [pc, #24]	; (800290c <HAL_RCC_OscConfig+0x820>)
 80028f2:	68da      	ldr	r2, [r3, #12]
 80028f4:	4905      	ldr	r1, [pc, #20]	; (800290c <HAL_RCC_OscConfig+0x820>)
 80028f6:	4b06      	ldr	r3, [pc, #24]	; (8002910 <HAL_RCC_OscConfig+0x824>)
 80028f8:	4013      	ands	r3, r2
 80028fa:	60cb      	str	r3, [r1, #12]
 80028fc:	e001      	b.n	8002902 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e000      	b.n	8002904 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8002902:	2300      	movs	r3, #0
}
 8002904:	4618      	mov	r0, r3
 8002906:	3720      	adds	r7, #32
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	40021000 	.word	0x40021000
 8002910:	feeefffc 	.word	0xfeeefffc

08002914 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b084      	sub	sp, #16
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d101      	bne.n	8002928 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e0e7      	b.n	8002af8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002928:	4b75      	ldr	r3, [pc, #468]	; (8002b00 <HAL_RCC_ClockConfig+0x1ec>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 0307 	and.w	r3, r3, #7
 8002930:	683a      	ldr	r2, [r7, #0]
 8002932:	429a      	cmp	r2, r3
 8002934:	d910      	bls.n	8002958 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002936:	4b72      	ldr	r3, [pc, #456]	; (8002b00 <HAL_RCC_ClockConfig+0x1ec>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f023 0207 	bic.w	r2, r3, #7
 800293e:	4970      	ldr	r1, [pc, #448]	; (8002b00 <HAL_RCC_ClockConfig+0x1ec>)
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	4313      	orrs	r3, r2
 8002944:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002946:	4b6e      	ldr	r3, [pc, #440]	; (8002b00 <HAL_RCC_ClockConfig+0x1ec>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0307 	and.w	r3, r3, #7
 800294e:	683a      	ldr	r2, [r7, #0]
 8002950:	429a      	cmp	r2, r3
 8002952:	d001      	beq.n	8002958 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e0cf      	b.n	8002af8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0302 	and.w	r3, r3, #2
 8002960:	2b00      	cmp	r3, #0
 8002962:	d010      	beq.n	8002986 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	689a      	ldr	r2, [r3, #8]
 8002968:	4b66      	ldr	r3, [pc, #408]	; (8002b04 <HAL_RCC_ClockConfig+0x1f0>)
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002970:	429a      	cmp	r2, r3
 8002972:	d908      	bls.n	8002986 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002974:	4b63      	ldr	r3, [pc, #396]	; (8002b04 <HAL_RCC_ClockConfig+0x1f0>)
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	4960      	ldr	r1, [pc, #384]	; (8002b04 <HAL_RCC_ClockConfig+0x1f0>)
 8002982:	4313      	orrs	r3, r2
 8002984:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 0301 	and.w	r3, r3, #1
 800298e:	2b00      	cmp	r3, #0
 8002990:	d04c      	beq.n	8002a2c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	2b03      	cmp	r3, #3
 8002998:	d107      	bne.n	80029aa <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800299a:	4b5a      	ldr	r3, [pc, #360]	; (8002b04 <HAL_RCC_ClockConfig+0x1f0>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d121      	bne.n	80029ea <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e0a6      	b.n	8002af8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	d107      	bne.n	80029c2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029b2:	4b54      	ldr	r3, [pc, #336]	; (8002b04 <HAL_RCC_ClockConfig+0x1f0>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d115      	bne.n	80029ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e09a      	b.n	8002af8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d107      	bne.n	80029da <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029ca:	4b4e      	ldr	r3, [pc, #312]	; (8002b04 <HAL_RCC_ClockConfig+0x1f0>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 0302 	and.w	r3, r3, #2
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d109      	bne.n	80029ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e08e      	b.n	8002af8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029da:	4b4a      	ldr	r3, [pc, #296]	; (8002b04 <HAL_RCC_ClockConfig+0x1f0>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d101      	bne.n	80029ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e086      	b.n	8002af8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80029ea:	4b46      	ldr	r3, [pc, #280]	; (8002b04 <HAL_RCC_ClockConfig+0x1f0>)
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	f023 0203 	bic.w	r2, r3, #3
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	4943      	ldr	r1, [pc, #268]	; (8002b04 <HAL_RCC_ClockConfig+0x1f0>)
 80029f8:	4313      	orrs	r3, r2
 80029fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029fc:	f7fe fe04 	bl	8001608 <HAL_GetTick>
 8002a00:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a02:	e00a      	b.n	8002a1a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a04:	f7fe fe00 	bl	8001608 <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d901      	bls.n	8002a1a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002a16:	2303      	movs	r3, #3
 8002a18:	e06e      	b.n	8002af8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a1a:	4b3a      	ldr	r3, [pc, #232]	; (8002b04 <HAL_RCC_ClockConfig+0x1f0>)
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	f003 020c 	and.w	r2, r3, #12
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d1eb      	bne.n	8002a04 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0302 	and.w	r3, r3, #2
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d010      	beq.n	8002a5a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	689a      	ldr	r2, [r3, #8]
 8002a3c:	4b31      	ldr	r3, [pc, #196]	; (8002b04 <HAL_RCC_ClockConfig+0x1f0>)
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d208      	bcs.n	8002a5a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a48:	4b2e      	ldr	r3, [pc, #184]	; (8002b04 <HAL_RCC_ClockConfig+0x1f0>)
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	492b      	ldr	r1, [pc, #172]	; (8002b04 <HAL_RCC_ClockConfig+0x1f0>)
 8002a56:	4313      	orrs	r3, r2
 8002a58:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a5a:	4b29      	ldr	r3, [pc, #164]	; (8002b00 <HAL_RCC_ClockConfig+0x1ec>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0307 	and.w	r3, r3, #7
 8002a62:	683a      	ldr	r2, [r7, #0]
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d210      	bcs.n	8002a8a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a68:	4b25      	ldr	r3, [pc, #148]	; (8002b00 <HAL_RCC_ClockConfig+0x1ec>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f023 0207 	bic.w	r2, r3, #7
 8002a70:	4923      	ldr	r1, [pc, #140]	; (8002b00 <HAL_RCC_ClockConfig+0x1ec>)
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	4313      	orrs	r3, r2
 8002a76:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a78:	4b21      	ldr	r3, [pc, #132]	; (8002b00 <HAL_RCC_ClockConfig+0x1ec>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0307 	and.w	r3, r3, #7
 8002a80:	683a      	ldr	r2, [r7, #0]
 8002a82:	429a      	cmp	r2, r3
 8002a84:	d001      	beq.n	8002a8a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e036      	b.n	8002af8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0304 	and.w	r3, r3, #4
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d008      	beq.n	8002aa8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a96:	4b1b      	ldr	r3, [pc, #108]	; (8002b04 <HAL_RCC_ClockConfig+0x1f0>)
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	68db      	ldr	r3, [r3, #12]
 8002aa2:	4918      	ldr	r1, [pc, #96]	; (8002b04 <HAL_RCC_ClockConfig+0x1f0>)
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0308 	and.w	r3, r3, #8
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d009      	beq.n	8002ac8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ab4:	4b13      	ldr	r3, [pc, #76]	; (8002b04 <HAL_RCC_ClockConfig+0x1f0>)
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	691b      	ldr	r3, [r3, #16]
 8002ac0:	00db      	lsls	r3, r3, #3
 8002ac2:	4910      	ldr	r1, [pc, #64]	; (8002b04 <HAL_RCC_ClockConfig+0x1f0>)
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ac8:	f000 f824 	bl	8002b14 <HAL_RCC_GetSysClockFreq>
 8002acc:	4602      	mov	r2, r0
 8002ace:	4b0d      	ldr	r3, [pc, #52]	; (8002b04 <HAL_RCC_ClockConfig+0x1f0>)
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	091b      	lsrs	r3, r3, #4
 8002ad4:	f003 030f 	and.w	r3, r3, #15
 8002ad8:	490b      	ldr	r1, [pc, #44]	; (8002b08 <HAL_RCC_ClockConfig+0x1f4>)
 8002ada:	5ccb      	ldrb	r3, [r1, r3]
 8002adc:	f003 031f 	and.w	r3, r3, #31
 8002ae0:	fa22 f303 	lsr.w	r3, r2, r3
 8002ae4:	4a09      	ldr	r2, [pc, #36]	; (8002b0c <HAL_RCC_ClockConfig+0x1f8>)
 8002ae6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002ae8:	4b09      	ldr	r3, [pc, #36]	; (8002b10 <HAL_RCC_ClockConfig+0x1fc>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7fe fb6f 	bl	80011d0 <HAL_InitTick>
 8002af2:	4603      	mov	r3, r0
 8002af4:	72fb      	strb	r3, [r7, #11]

  return status;
 8002af6:	7afb      	ldrb	r3, [r7, #11]
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3710      	adds	r7, #16
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	40022000 	.word	0x40022000
 8002b04:	40021000 	.word	0x40021000
 8002b08:	0800a770 	.word	0x0800a770
 8002b0c:	20000008 	.word	0x20000008
 8002b10:	2000000c 	.word	0x2000000c

08002b14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b089      	sub	sp, #36	; 0x24
 8002b18:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	61fb      	str	r3, [r7, #28]
 8002b1e:	2300      	movs	r3, #0
 8002b20:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b22:	4b3e      	ldr	r3, [pc, #248]	; (8002c1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	f003 030c 	and.w	r3, r3, #12
 8002b2a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b2c:	4b3b      	ldr	r3, [pc, #236]	; (8002c1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	f003 0303 	and.w	r3, r3, #3
 8002b34:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d005      	beq.n	8002b48 <HAL_RCC_GetSysClockFreq+0x34>
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	2b0c      	cmp	r3, #12
 8002b40:	d121      	bne.n	8002b86 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d11e      	bne.n	8002b86 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002b48:	4b34      	ldr	r3, [pc, #208]	; (8002c1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0308 	and.w	r3, r3, #8
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d107      	bne.n	8002b64 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002b54:	4b31      	ldr	r3, [pc, #196]	; (8002c1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002b56:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b5a:	0a1b      	lsrs	r3, r3, #8
 8002b5c:	f003 030f 	and.w	r3, r3, #15
 8002b60:	61fb      	str	r3, [r7, #28]
 8002b62:	e005      	b.n	8002b70 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002b64:	4b2d      	ldr	r3, [pc, #180]	; (8002c1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	091b      	lsrs	r3, r3, #4
 8002b6a:	f003 030f 	and.w	r3, r3, #15
 8002b6e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002b70:	4a2b      	ldr	r2, [pc, #172]	; (8002c20 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002b72:	69fb      	ldr	r3, [r7, #28]
 8002b74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b78:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d10d      	bne.n	8002b9c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b84:	e00a      	b.n	8002b9c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	2b04      	cmp	r3, #4
 8002b8a:	d102      	bne.n	8002b92 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002b8c:	4b25      	ldr	r3, [pc, #148]	; (8002c24 <HAL_RCC_GetSysClockFreq+0x110>)
 8002b8e:	61bb      	str	r3, [r7, #24]
 8002b90:	e004      	b.n	8002b9c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	2b08      	cmp	r3, #8
 8002b96:	d101      	bne.n	8002b9c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002b98:	4b23      	ldr	r3, [pc, #140]	; (8002c28 <HAL_RCC_GetSysClockFreq+0x114>)
 8002b9a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	2b0c      	cmp	r3, #12
 8002ba0:	d134      	bne.n	8002c0c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002ba2:	4b1e      	ldr	r3, [pc, #120]	; (8002c1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	f003 0303 	and.w	r3, r3, #3
 8002baa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d003      	beq.n	8002bba <HAL_RCC_GetSysClockFreq+0xa6>
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	2b03      	cmp	r3, #3
 8002bb6:	d003      	beq.n	8002bc0 <HAL_RCC_GetSysClockFreq+0xac>
 8002bb8:	e005      	b.n	8002bc6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002bba:	4b1a      	ldr	r3, [pc, #104]	; (8002c24 <HAL_RCC_GetSysClockFreq+0x110>)
 8002bbc:	617b      	str	r3, [r7, #20]
      break;
 8002bbe:	e005      	b.n	8002bcc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002bc0:	4b19      	ldr	r3, [pc, #100]	; (8002c28 <HAL_RCC_GetSysClockFreq+0x114>)
 8002bc2:	617b      	str	r3, [r7, #20]
      break;
 8002bc4:	e002      	b.n	8002bcc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002bc6:	69fb      	ldr	r3, [r7, #28]
 8002bc8:	617b      	str	r3, [r7, #20]
      break;
 8002bca:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002bcc:	4b13      	ldr	r3, [pc, #76]	; (8002c1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	091b      	lsrs	r3, r3, #4
 8002bd2:	f003 0307 	and.w	r3, r3, #7
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002bda:	4b10      	ldr	r3, [pc, #64]	; (8002c1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002bdc:	68db      	ldr	r3, [r3, #12]
 8002bde:	0a1b      	lsrs	r3, r3, #8
 8002be0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002be4:	697a      	ldr	r2, [r7, #20]
 8002be6:	fb03 f202 	mul.w	r2, r3, r2
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bf0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002bf2:	4b0a      	ldr	r3, [pc, #40]	; (8002c1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002bf4:	68db      	ldr	r3, [r3, #12]
 8002bf6:	0e5b      	lsrs	r3, r3, #25
 8002bf8:	f003 0303 	and.w	r3, r3, #3
 8002bfc:	3301      	adds	r3, #1
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002c02:	697a      	ldr	r2, [r7, #20]
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c0a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002c0c:	69bb      	ldr	r3, [r7, #24]
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3724      	adds	r7, #36	; 0x24
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	40021000 	.word	0x40021000
 8002c20:	0800a788 	.word	0x0800a788
 8002c24:	00f42400 	.word	0x00f42400
 8002c28:	007a1200 	.word	0x007a1200

08002c2c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c30:	4b03      	ldr	r3, [pc, #12]	; (8002c40 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c32:	681b      	ldr	r3, [r3, #0]
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop
 8002c40:	20000008 	.word	0x20000008

08002c44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002c48:	f7ff fff0 	bl	8002c2c <HAL_RCC_GetHCLKFreq>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	4b06      	ldr	r3, [pc, #24]	; (8002c68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	0a1b      	lsrs	r3, r3, #8
 8002c54:	f003 0307 	and.w	r3, r3, #7
 8002c58:	4904      	ldr	r1, [pc, #16]	; (8002c6c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002c5a:	5ccb      	ldrb	r3, [r1, r3]
 8002c5c:	f003 031f 	and.w	r3, r3, #31
 8002c60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	40021000 	.word	0x40021000
 8002c6c:	0800a780 	.word	0x0800a780

08002c70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002c74:	f7ff ffda 	bl	8002c2c <HAL_RCC_GetHCLKFreq>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	4b06      	ldr	r3, [pc, #24]	; (8002c94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	0adb      	lsrs	r3, r3, #11
 8002c80:	f003 0307 	and.w	r3, r3, #7
 8002c84:	4904      	ldr	r1, [pc, #16]	; (8002c98 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002c86:	5ccb      	ldrb	r3, [r1, r3]
 8002c88:	f003 031f 	and.w	r3, r3, #31
 8002c8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	40021000 	.word	0x40021000
 8002c98:	0800a780 	.word	0x0800a780

08002c9c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b083      	sub	sp, #12
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
 8002ca4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	220f      	movs	r2, #15
 8002caa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002cac:	4b12      	ldr	r3, [pc, #72]	; (8002cf8 <HAL_RCC_GetClockConfig+0x5c>)
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	f003 0203 	and.w	r2, r3, #3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002cb8:	4b0f      	ldr	r3, [pc, #60]	; (8002cf8 <HAL_RCC_GetClockConfig+0x5c>)
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002cc4:	4b0c      	ldr	r3, [pc, #48]	; (8002cf8 <HAL_RCC_GetClockConfig+0x5c>)
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002cd0:	4b09      	ldr	r3, [pc, #36]	; (8002cf8 <HAL_RCC_GetClockConfig+0x5c>)
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	08db      	lsrs	r3, r3, #3
 8002cd6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002cde:	4b07      	ldr	r3, [pc, #28]	; (8002cfc <HAL_RCC_GetClockConfig+0x60>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 0207 	and.w	r2, r3, #7
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	601a      	str	r2, [r3, #0]
}
 8002cea:	bf00      	nop
 8002cec:	370c      	adds	r7, #12
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr
 8002cf6:	bf00      	nop
 8002cf8:	40021000 	.word	0x40021000
 8002cfc:	40022000 	.word	0x40022000

08002d00 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b086      	sub	sp, #24
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002d08:	2300      	movs	r3, #0
 8002d0a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002d0c:	4b2a      	ldr	r3, [pc, #168]	; (8002db8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d003      	beq.n	8002d20 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002d18:	f7ff f984 	bl	8002024 <HAL_PWREx_GetVoltageRange>
 8002d1c:	6178      	str	r0, [r7, #20]
 8002d1e:	e014      	b.n	8002d4a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002d20:	4b25      	ldr	r3, [pc, #148]	; (8002db8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d24:	4a24      	ldr	r2, [pc, #144]	; (8002db8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d2a:	6593      	str	r3, [r2, #88]	; 0x58
 8002d2c:	4b22      	ldr	r3, [pc, #136]	; (8002db8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d34:	60fb      	str	r3, [r7, #12]
 8002d36:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002d38:	f7ff f974 	bl	8002024 <HAL_PWREx_GetVoltageRange>
 8002d3c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002d3e:	4b1e      	ldr	r3, [pc, #120]	; (8002db8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d42:	4a1d      	ldr	r2, [pc, #116]	; (8002db8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d48:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d50:	d10b      	bne.n	8002d6a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2b80      	cmp	r3, #128	; 0x80
 8002d56:	d919      	bls.n	8002d8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2ba0      	cmp	r3, #160	; 0xa0
 8002d5c:	d902      	bls.n	8002d64 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d5e:	2302      	movs	r3, #2
 8002d60:	613b      	str	r3, [r7, #16]
 8002d62:	e013      	b.n	8002d8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d64:	2301      	movs	r3, #1
 8002d66:	613b      	str	r3, [r7, #16]
 8002d68:	e010      	b.n	8002d8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2b80      	cmp	r3, #128	; 0x80
 8002d6e:	d902      	bls.n	8002d76 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002d70:	2303      	movs	r3, #3
 8002d72:	613b      	str	r3, [r7, #16]
 8002d74:	e00a      	b.n	8002d8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2b80      	cmp	r3, #128	; 0x80
 8002d7a:	d102      	bne.n	8002d82 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d7c:	2302      	movs	r3, #2
 8002d7e:	613b      	str	r3, [r7, #16]
 8002d80:	e004      	b.n	8002d8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2b70      	cmp	r3, #112	; 0x70
 8002d86:	d101      	bne.n	8002d8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d88:	2301      	movs	r3, #1
 8002d8a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002d8c:	4b0b      	ldr	r3, [pc, #44]	; (8002dbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f023 0207 	bic.w	r2, r3, #7
 8002d94:	4909      	ldr	r1, [pc, #36]	; (8002dbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002d9c:	4b07      	ldr	r3, [pc, #28]	; (8002dbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 0307 	and.w	r3, r3, #7
 8002da4:	693a      	ldr	r2, [r7, #16]
 8002da6:	429a      	cmp	r2, r3
 8002da8:	d001      	beq.n	8002dae <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e000      	b.n	8002db0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002dae:	2300      	movs	r3, #0
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3718      	adds	r7, #24
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	40022000 	.word	0x40022000

08002dc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b086      	sub	sp, #24
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002dc8:	2300      	movs	r3, #0
 8002dca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002dcc:	2300      	movs	r3, #0
 8002dce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d031      	beq.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002de0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002de4:	d01a      	beq.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002de6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002dea:	d814      	bhi.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d009      	beq.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002df0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002df4:	d10f      	bne.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8002df6:	4b5d      	ldr	r3, [pc, #372]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	4a5c      	ldr	r2, [pc, #368]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002dfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e00:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e02:	e00c      	b.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	3304      	adds	r3, #4
 8002e08:	2100      	movs	r1, #0
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f000 f9de 	bl	80031cc <RCCEx_PLLSAI1_Config>
 8002e10:	4603      	mov	r3, r0
 8002e12:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e14:	e003      	b.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	74fb      	strb	r3, [r7, #19]
      break;
 8002e1a:	e000      	b.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002e1c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e1e:	7cfb      	ldrb	r3, [r7, #19]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d10b      	bne.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e24:	4b51      	ldr	r3, [pc, #324]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e2a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e32:	494e      	ldr	r1, [pc, #312]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e34:	4313      	orrs	r3, r2
 8002e36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002e3a:	e001      	b.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e3c:	7cfb      	ldrb	r3, [r7, #19]
 8002e3e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	f000 809e 	beq.w	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002e52:	4b46      	ldr	r3, [pc, #280]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d101      	bne.n	8002e62 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e000      	b.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002e62:	2300      	movs	r3, #0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d00d      	beq.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e68:	4b40      	ldr	r3, [pc, #256]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e6c:	4a3f      	ldr	r2, [pc, #252]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e72:	6593      	str	r3, [r2, #88]	; 0x58
 8002e74:	4b3d      	ldr	r3, [pc, #244]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e7c:	60bb      	str	r3, [r7, #8]
 8002e7e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e80:	2301      	movs	r3, #1
 8002e82:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e84:	4b3a      	ldr	r3, [pc, #232]	; (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a39      	ldr	r2, [pc, #228]	; (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002e8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e8e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e90:	f7fe fbba 	bl	8001608 <HAL_GetTick>
 8002e94:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e96:	e009      	b.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e98:	f7fe fbb6 	bl	8001608 <HAL_GetTick>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	2b02      	cmp	r3, #2
 8002ea4:	d902      	bls.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	74fb      	strb	r3, [r7, #19]
        break;
 8002eaa:	e005      	b.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002eac:	4b30      	ldr	r3, [pc, #192]	; (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d0ef      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002eb8:	7cfb      	ldrb	r3, [r7, #19]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d15a      	bne.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002ebe:	4b2b      	ldr	r3, [pc, #172]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ec0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ec4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ec8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d01e      	beq.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ed4:	697a      	ldr	r2, [r7, #20]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d019      	beq.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002eda:	4b24      	ldr	r3, [pc, #144]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ee0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ee4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ee6:	4b21      	ldr	r3, [pc, #132]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ee8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eec:	4a1f      	ldr	r2, [pc, #124]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002eee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ef2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ef6:	4b1d      	ldr	r3, [pc, #116]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002efc:	4a1b      	ldr	r2, [pc, #108]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002efe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002f06:	4a19      	ldr	r2, [pc, #100]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	f003 0301 	and.w	r3, r3, #1
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d016      	beq.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f18:	f7fe fb76 	bl	8001608 <HAL_GetTick>
 8002f1c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f1e:	e00b      	b.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f20:	f7fe fb72 	bl	8001608 <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d902      	bls.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	74fb      	strb	r3, [r7, #19]
            break;
 8002f36:	e006      	b.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f38:	4b0c      	ldr	r3, [pc, #48]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f3e:	f003 0302 	and.w	r3, r3, #2
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d0ec      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8002f46:	7cfb      	ldrb	r3, [r7, #19]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d10b      	bne.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f4c:	4b07      	ldr	r3, [pc, #28]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f52:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f5a:	4904      	ldr	r1, [pc, #16]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002f62:	e009      	b.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f64:	7cfb      	ldrb	r3, [r7, #19]
 8002f66:	74bb      	strb	r3, [r7, #18]
 8002f68:	e006      	b.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8002f6a:	bf00      	nop
 8002f6c:	40021000 	.word	0x40021000
 8002f70:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f74:	7cfb      	ldrb	r3, [r7, #19]
 8002f76:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f78:	7c7b      	ldrb	r3, [r7, #17]
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d105      	bne.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f7e:	4b8a      	ldr	r3, [pc, #552]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f82:	4a89      	ldr	r2, [pc, #548]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f88:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0301 	and.w	r3, r3, #1
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d00a      	beq.n	8002fac <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f96:	4b84      	ldr	r3, [pc, #528]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f9c:	f023 0203 	bic.w	r2, r3, #3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6a1b      	ldr	r3, [r3, #32]
 8002fa4:	4980      	ldr	r1, [pc, #512]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 0302 	and.w	r3, r3, #2
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d00a      	beq.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002fb8:	4b7b      	ldr	r3, [pc, #492]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fbe:	f023 020c 	bic.w	r2, r3, #12
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc6:	4978      	ldr	r1, [pc, #480]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0320 	and.w	r3, r3, #32
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d00a      	beq.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002fda:	4b73      	ldr	r3, [pc, #460]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002fdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fe0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fe8:	496f      	ldr	r1, [pc, #444]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002fea:	4313      	orrs	r3, r2
 8002fec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d00a      	beq.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002ffc:	4b6a      	ldr	r3, [pc, #424]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003002:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800300a:	4967      	ldr	r1, [pc, #412]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800300c:	4313      	orrs	r3, r2
 800300e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800301a:	2b00      	cmp	r3, #0
 800301c:	d00a      	beq.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800301e:	4b62      	ldr	r3, [pc, #392]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003020:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003024:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800302c:	495e      	ldr	r1, [pc, #376]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800302e:	4313      	orrs	r3, r2
 8003030:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800303c:	2b00      	cmp	r3, #0
 800303e:	d00a      	beq.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003040:	4b59      	ldr	r3, [pc, #356]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003042:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003046:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800304e:	4956      	ldr	r1, [pc, #344]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003050:	4313      	orrs	r3, r2
 8003052:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800305e:	2b00      	cmp	r3, #0
 8003060:	d00a      	beq.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003062:	4b51      	ldr	r3, [pc, #324]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003064:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003068:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003070:	494d      	ldr	r1, [pc, #308]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003072:	4313      	orrs	r3, r2
 8003074:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003080:	2b00      	cmp	r3, #0
 8003082:	d028      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003084:	4b48      	ldr	r3, [pc, #288]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003086:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800308a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003092:	4945      	ldr	r1, [pc, #276]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003094:	4313      	orrs	r3, r2
 8003096:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800309e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80030a2:	d106      	bne.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030a4:	4b40      	ldr	r3, [pc, #256]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	4a3f      	ldr	r2, [pc, #252]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80030ae:	60d3      	str	r3, [r2, #12]
 80030b0:	e011      	b.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80030ba:	d10c      	bne.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	3304      	adds	r3, #4
 80030c0:	2101      	movs	r1, #1
 80030c2:	4618      	mov	r0, r3
 80030c4:	f000 f882 	bl	80031cc <RCCEx_PLLSAI1_Config>
 80030c8:	4603      	mov	r3, r0
 80030ca:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80030cc:	7cfb      	ldrb	r3, [r7, #19]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d001      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 80030d2:	7cfb      	ldrb	r3, [r7, #19]
 80030d4:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d028      	beq.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80030e2:	4b31      	ldr	r3, [pc, #196]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030e8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030f0:	492d      	ldr	r1, [pc, #180]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030f2:	4313      	orrs	r3, r2
 80030f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003100:	d106      	bne.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003102:	4b29      	ldr	r3, [pc, #164]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	4a28      	ldr	r2, [pc, #160]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003108:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800310c:	60d3      	str	r3, [r2, #12]
 800310e:	e011      	b.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003114:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003118:	d10c      	bne.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	3304      	adds	r3, #4
 800311e:	2101      	movs	r1, #1
 8003120:	4618      	mov	r0, r3
 8003122:	f000 f853 	bl	80031cc <RCCEx_PLLSAI1_Config>
 8003126:	4603      	mov	r3, r0
 8003128:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800312a:	7cfb      	ldrb	r3, [r7, #19]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d001      	beq.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8003130:	7cfb      	ldrb	r3, [r7, #19]
 8003132:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800313c:	2b00      	cmp	r3, #0
 800313e:	d01c      	beq.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003140:	4b19      	ldr	r3, [pc, #100]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003142:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003146:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800314e:	4916      	ldr	r1, [pc, #88]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003150:	4313      	orrs	r3, r2
 8003152:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800315a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800315e:	d10c      	bne.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	3304      	adds	r3, #4
 8003164:	2102      	movs	r1, #2
 8003166:	4618      	mov	r0, r3
 8003168:	f000 f830 	bl	80031cc <RCCEx_PLLSAI1_Config>
 800316c:	4603      	mov	r3, r0
 800316e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003170:	7cfb      	ldrb	r3, [r7, #19]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d001      	beq.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8003176:	7cfb      	ldrb	r3, [r7, #19]
 8003178:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d00a      	beq.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003186:	4b08      	ldr	r3, [pc, #32]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003188:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800318c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003194:	4904      	ldr	r1, [pc, #16]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003196:	4313      	orrs	r3, r2
 8003198:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800319c:	7cbb      	ldrb	r3, [r7, #18]
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3718      	adds	r7, #24
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	40021000 	.word	0x40021000

080031ac <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80031ac:	b480      	push	{r7}
 80031ae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80031b0:	4b05      	ldr	r3, [pc, #20]	; (80031c8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a04      	ldr	r2, [pc, #16]	; (80031c8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80031b6:	f043 0304 	orr.w	r3, r3, #4
 80031ba:	6013      	str	r3, [r2, #0]
}
 80031bc:	bf00      	nop
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	40021000 	.word	0x40021000

080031cc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80031d6:	2300      	movs	r3, #0
 80031d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80031da:	4b74      	ldr	r3, [pc, #464]	; (80033ac <RCCEx_PLLSAI1_Config+0x1e0>)
 80031dc:	68db      	ldr	r3, [r3, #12]
 80031de:	f003 0303 	and.w	r3, r3, #3
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d018      	beq.n	8003218 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80031e6:	4b71      	ldr	r3, [pc, #452]	; (80033ac <RCCEx_PLLSAI1_Config+0x1e0>)
 80031e8:	68db      	ldr	r3, [r3, #12]
 80031ea:	f003 0203 	and.w	r2, r3, #3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d10d      	bne.n	8003212 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
       ||
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d009      	beq.n	8003212 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80031fe:	4b6b      	ldr	r3, [pc, #428]	; (80033ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	091b      	lsrs	r3, r3, #4
 8003204:	f003 0307 	and.w	r3, r3, #7
 8003208:	1c5a      	adds	r2, r3, #1
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	685b      	ldr	r3, [r3, #4]
       ||
 800320e:	429a      	cmp	r2, r3
 8003210:	d047      	beq.n	80032a2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	73fb      	strb	r3, [r7, #15]
 8003216:	e044      	b.n	80032a2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	2b03      	cmp	r3, #3
 800321e:	d018      	beq.n	8003252 <RCCEx_PLLSAI1_Config+0x86>
 8003220:	2b03      	cmp	r3, #3
 8003222:	d825      	bhi.n	8003270 <RCCEx_PLLSAI1_Config+0xa4>
 8003224:	2b01      	cmp	r3, #1
 8003226:	d002      	beq.n	800322e <RCCEx_PLLSAI1_Config+0x62>
 8003228:	2b02      	cmp	r3, #2
 800322a:	d009      	beq.n	8003240 <RCCEx_PLLSAI1_Config+0x74>
 800322c:	e020      	b.n	8003270 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800322e:	4b5f      	ldr	r3, [pc, #380]	; (80033ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 0302 	and.w	r3, r3, #2
 8003236:	2b00      	cmp	r3, #0
 8003238:	d11d      	bne.n	8003276 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800323e:	e01a      	b.n	8003276 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003240:	4b5a      	ldr	r3, [pc, #360]	; (80033ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003248:	2b00      	cmp	r3, #0
 800324a:	d116      	bne.n	800327a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003250:	e013      	b.n	800327a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003252:	4b56      	ldr	r3, [pc, #344]	; (80033ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d10f      	bne.n	800327e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800325e:	4b53      	ldr	r3, [pc, #332]	; (80033ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003266:	2b00      	cmp	r3, #0
 8003268:	d109      	bne.n	800327e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800326e:	e006      	b.n	800327e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	73fb      	strb	r3, [r7, #15]
      break;
 8003274:	e004      	b.n	8003280 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003276:	bf00      	nop
 8003278:	e002      	b.n	8003280 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800327a:	bf00      	nop
 800327c:	e000      	b.n	8003280 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800327e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003280:	7bfb      	ldrb	r3, [r7, #15]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d10d      	bne.n	80032a2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003286:	4b49      	ldr	r3, [pc, #292]	; (80033ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003288:	68db      	ldr	r3, [r3, #12]
 800328a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6819      	ldr	r1, [r3, #0]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	3b01      	subs	r3, #1
 8003298:	011b      	lsls	r3, r3, #4
 800329a:	430b      	orrs	r3, r1
 800329c:	4943      	ldr	r1, [pc, #268]	; (80033ac <RCCEx_PLLSAI1_Config+0x1e0>)
 800329e:	4313      	orrs	r3, r2
 80032a0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80032a2:	7bfb      	ldrb	r3, [r7, #15]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d17c      	bne.n	80033a2 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80032a8:	4b40      	ldr	r3, [pc, #256]	; (80033ac <RCCEx_PLLSAI1_Config+0x1e0>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a3f      	ldr	r2, [pc, #252]	; (80033ac <RCCEx_PLLSAI1_Config+0x1e0>)
 80032ae:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80032b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032b4:	f7fe f9a8 	bl	8001608 <HAL_GetTick>
 80032b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80032ba:	e009      	b.n	80032d0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80032bc:	f7fe f9a4 	bl	8001608 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	2b02      	cmp	r3, #2
 80032c8:	d902      	bls.n	80032d0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	73fb      	strb	r3, [r7, #15]
        break;
 80032ce:	e005      	b.n	80032dc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80032d0:	4b36      	ldr	r3, [pc, #216]	; (80033ac <RCCEx_PLLSAI1_Config+0x1e0>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d1ef      	bne.n	80032bc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80032dc:	7bfb      	ldrb	r3, [r7, #15]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d15f      	bne.n	80033a2 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d110      	bne.n	800330a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80032e8:	4b30      	ldr	r3, [pc, #192]	; (80033ac <RCCEx_PLLSAI1_Config+0x1e0>)
 80032ea:	691b      	ldr	r3, [r3, #16]
 80032ec:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80032f0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80032f4:	687a      	ldr	r2, [r7, #4]
 80032f6:	6892      	ldr	r2, [r2, #8]
 80032f8:	0211      	lsls	r1, r2, #8
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	68d2      	ldr	r2, [r2, #12]
 80032fe:	06d2      	lsls	r2, r2, #27
 8003300:	430a      	orrs	r2, r1
 8003302:	492a      	ldr	r1, [pc, #168]	; (80033ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003304:	4313      	orrs	r3, r2
 8003306:	610b      	str	r3, [r1, #16]
 8003308:	e027      	b.n	800335a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	2b01      	cmp	r3, #1
 800330e:	d112      	bne.n	8003336 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003310:	4b26      	ldr	r3, [pc, #152]	; (80033ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003312:	691b      	ldr	r3, [r3, #16]
 8003314:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003318:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800331c:	687a      	ldr	r2, [r7, #4]
 800331e:	6892      	ldr	r2, [r2, #8]
 8003320:	0211      	lsls	r1, r2, #8
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	6912      	ldr	r2, [r2, #16]
 8003326:	0852      	lsrs	r2, r2, #1
 8003328:	3a01      	subs	r2, #1
 800332a:	0552      	lsls	r2, r2, #21
 800332c:	430a      	orrs	r2, r1
 800332e:	491f      	ldr	r1, [pc, #124]	; (80033ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003330:	4313      	orrs	r3, r2
 8003332:	610b      	str	r3, [r1, #16]
 8003334:	e011      	b.n	800335a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003336:	4b1d      	ldr	r3, [pc, #116]	; (80033ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003338:	691b      	ldr	r3, [r3, #16]
 800333a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800333e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	6892      	ldr	r2, [r2, #8]
 8003346:	0211      	lsls	r1, r2, #8
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	6952      	ldr	r2, [r2, #20]
 800334c:	0852      	lsrs	r2, r2, #1
 800334e:	3a01      	subs	r2, #1
 8003350:	0652      	lsls	r2, r2, #25
 8003352:	430a      	orrs	r2, r1
 8003354:	4915      	ldr	r1, [pc, #84]	; (80033ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003356:	4313      	orrs	r3, r2
 8003358:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800335a:	4b14      	ldr	r3, [pc, #80]	; (80033ac <RCCEx_PLLSAI1_Config+0x1e0>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a13      	ldr	r2, [pc, #76]	; (80033ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003360:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003364:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003366:	f7fe f94f 	bl	8001608 <HAL_GetTick>
 800336a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800336c:	e009      	b.n	8003382 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800336e:	f7fe f94b 	bl	8001608 <HAL_GetTick>
 8003372:	4602      	mov	r2, r0
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	1ad3      	subs	r3, r2, r3
 8003378:	2b02      	cmp	r3, #2
 800337a:	d902      	bls.n	8003382 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800337c:	2303      	movs	r3, #3
 800337e:	73fb      	strb	r3, [r7, #15]
          break;
 8003380:	e005      	b.n	800338e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003382:	4b0a      	ldr	r3, [pc, #40]	; (80033ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d0ef      	beq.n	800336e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800338e:	7bfb      	ldrb	r3, [r7, #15]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d106      	bne.n	80033a2 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003394:	4b05      	ldr	r3, [pc, #20]	; (80033ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8003396:	691a      	ldr	r2, [r3, #16]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	699b      	ldr	r3, [r3, #24]
 800339c:	4903      	ldr	r1, [pc, #12]	; (80033ac <RCCEx_PLLSAI1_Config+0x1e0>)
 800339e:	4313      	orrs	r3, r2
 80033a0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80033a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3710      	adds	r7, #16
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40021000 	.word	0x40021000

080033b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b082      	sub	sp, #8
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d101      	bne.n	80033c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e049      	b.n	8003456 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d106      	bne.n	80033dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	f000 f841 	bl	800345e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2202      	movs	r2, #2
 80033e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	3304      	adds	r3, #4
 80033ec:	4619      	mov	r1, r3
 80033ee:	4610      	mov	r0, r2
 80033f0:	f000 f9dc 	bl	80037ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2201      	movs	r2, #1
 80033f8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2201      	movs	r2, #1
 8003400:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2201      	movs	r2, #1
 8003408:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2201      	movs	r2, #1
 8003410:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2201      	movs	r2, #1
 8003418:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2201      	movs	r2, #1
 8003420:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2201      	movs	r2, #1
 8003428:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2201      	movs	r2, #1
 8003438:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2201      	movs	r2, #1
 8003440:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2201      	movs	r2, #1
 8003448:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2201      	movs	r2, #1
 8003450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003454:	2300      	movs	r3, #0
}
 8003456:	4618      	mov	r0, r3
 8003458:	3708      	adds	r7, #8
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}

0800345e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800345e:	b480      	push	{r7}
 8003460:	b083      	sub	sp, #12
 8003462:	af00      	add	r7, sp, #0
 8003464:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003466:	bf00      	nop
 8003468:	370c      	adds	r7, #12
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr
	...

08003474 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003474:	b480      	push	{r7}
 8003476:	b085      	sub	sp, #20
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003482:	b2db      	uxtb	r3, r3
 8003484:	2b01      	cmp	r3, #1
 8003486:	d001      	beq.n	800348c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e03b      	b.n	8003504 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2202      	movs	r2, #2
 8003490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	68da      	ldr	r2, [r3, #12]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f042 0201 	orr.w	r2, r2, #1
 80034a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a19      	ldr	r2, [pc, #100]	; (8003510 <HAL_TIM_Base_Start_IT+0x9c>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d009      	beq.n	80034c2 <HAL_TIM_Base_Start_IT+0x4e>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034b6:	d004      	beq.n	80034c2 <HAL_TIM_Base_Start_IT+0x4e>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a15      	ldr	r2, [pc, #84]	; (8003514 <HAL_TIM_Base_Start_IT+0xa0>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d115      	bne.n	80034ee <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	689a      	ldr	r2, [r3, #8]
 80034c8:	4b13      	ldr	r3, [pc, #76]	; (8003518 <HAL_TIM_Base_Start_IT+0xa4>)
 80034ca:	4013      	ands	r3, r2
 80034cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2b06      	cmp	r3, #6
 80034d2:	d015      	beq.n	8003500 <HAL_TIM_Base_Start_IT+0x8c>
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034da:	d011      	beq.n	8003500 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f042 0201 	orr.w	r2, r2, #1
 80034ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034ec:	e008      	b.n	8003500 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f042 0201 	orr.w	r2, r2, #1
 80034fc:	601a      	str	r2, [r3, #0]
 80034fe:	e000      	b.n	8003502 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003500:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003502:	2300      	movs	r3, #0
}
 8003504:	4618      	mov	r0, r3
 8003506:	3714      	adds	r7, #20
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr
 8003510:	40012c00 	.word	0x40012c00
 8003514:	40014000 	.word	0x40014000
 8003518:	00010007 	.word	0x00010007

0800351c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b082      	sub	sp, #8
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	691b      	ldr	r3, [r3, #16]
 800352a:	f003 0302 	and.w	r3, r3, #2
 800352e:	2b02      	cmp	r3, #2
 8003530:	d122      	bne.n	8003578 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	f003 0302 	and.w	r3, r3, #2
 800353c:	2b02      	cmp	r3, #2
 800353e:	d11b      	bne.n	8003578 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f06f 0202 	mvn.w	r2, #2
 8003548:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2201      	movs	r2, #1
 800354e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	699b      	ldr	r3, [r3, #24]
 8003556:	f003 0303 	and.w	r3, r3, #3
 800355a:	2b00      	cmp	r3, #0
 800355c:	d003      	beq.n	8003566 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f000 f905 	bl	800376e <HAL_TIM_IC_CaptureCallback>
 8003564:	e005      	b.n	8003572 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 f8f7 	bl	800375a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	f000 f908 	bl	8003782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2200      	movs	r2, #0
 8003576:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	691b      	ldr	r3, [r3, #16]
 800357e:	f003 0304 	and.w	r3, r3, #4
 8003582:	2b04      	cmp	r3, #4
 8003584:	d122      	bne.n	80035cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	f003 0304 	and.w	r3, r3, #4
 8003590:	2b04      	cmp	r3, #4
 8003592:	d11b      	bne.n	80035cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f06f 0204 	mvn.w	r2, #4
 800359c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2202      	movs	r2, #2
 80035a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	699b      	ldr	r3, [r3, #24]
 80035aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d003      	beq.n	80035ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f000 f8db 	bl	800376e <HAL_TIM_IC_CaptureCallback>
 80035b8:	e005      	b.n	80035c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f000 f8cd 	bl	800375a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	f000 f8de 	bl	8003782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	691b      	ldr	r3, [r3, #16]
 80035d2:	f003 0308 	and.w	r3, r3, #8
 80035d6:	2b08      	cmp	r3, #8
 80035d8:	d122      	bne.n	8003620 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	f003 0308 	and.w	r3, r3, #8
 80035e4:	2b08      	cmp	r3, #8
 80035e6:	d11b      	bne.n	8003620 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f06f 0208 	mvn.w	r2, #8
 80035f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2204      	movs	r2, #4
 80035f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	69db      	ldr	r3, [r3, #28]
 80035fe:	f003 0303 	and.w	r3, r3, #3
 8003602:	2b00      	cmp	r3, #0
 8003604:	d003      	beq.n	800360e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003606:	6878      	ldr	r0, [r7, #4]
 8003608:	f000 f8b1 	bl	800376e <HAL_TIM_IC_CaptureCallback>
 800360c:	e005      	b.n	800361a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f000 f8a3 	bl	800375a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003614:	6878      	ldr	r0, [r7, #4]
 8003616:	f000 f8b4 	bl	8003782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2200      	movs	r2, #0
 800361e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	691b      	ldr	r3, [r3, #16]
 8003626:	f003 0310 	and.w	r3, r3, #16
 800362a:	2b10      	cmp	r3, #16
 800362c:	d122      	bne.n	8003674 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	68db      	ldr	r3, [r3, #12]
 8003634:	f003 0310 	and.w	r3, r3, #16
 8003638:	2b10      	cmp	r3, #16
 800363a:	d11b      	bne.n	8003674 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f06f 0210 	mvn.w	r2, #16
 8003644:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2208      	movs	r2, #8
 800364a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	69db      	ldr	r3, [r3, #28]
 8003652:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003656:	2b00      	cmp	r3, #0
 8003658:	d003      	beq.n	8003662 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f000 f887 	bl	800376e <HAL_TIM_IC_CaptureCallback>
 8003660:	e005      	b.n	800366e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f000 f879 	bl	800375a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003668:	6878      	ldr	r0, [r7, #4]
 800366a:	f000 f88a 	bl	8003782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	691b      	ldr	r3, [r3, #16]
 800367a:	f003 0301 	and.w	r3, r3, #1
 800367e:	2b01      	cmp	r3, #1
 8003680:	d10e      	bne.n	80036a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	f003 0301 	and.w	r3, r3, #1
 800368c:	2b01      	cmp	r3, #1
 800368e:	d107      	bne.n	80036a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f06f 0201 	mvn.w	r2, #1
 8003698:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	f7fd fc7a 	bl	8000f94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	691b      	ldr	r3, [r3, #16]
 80036a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036aa:	2b80      	cmp	r3, #128	; 0x80
 80036ac:	d10e      	bne.n	80036cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036b8:	2b80      	cmp	r3, #128	; 0x80
 80036ba:	d107      	bne.n	80036cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80036c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80036c6:	6878      	ldr	r0, [r7, #4]
 80036c8:	f000 f8de 	bl	8003888 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	691b      	ldr	r3, [r3, #16]
 80036d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036da:	d10e      	bne.n	80036fa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036e6:	2b80      	cmp	r3, #128	; 0x80
 80036e8:	d107      	bne.n	80036fa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80036f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	f000 f8d1 	bl	800389c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	691b      	ldr	r3, [r3, #16]
 8003700:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003704:	2b40      	cmp	r3, #64	; 0x40
 8003706:	d10e      	bne.n	8003726 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	68db      	ldr	r3, [r3, #12]
 800370e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003712:	2b40      	cmp	r3, #64	; 0x40
 8003714:	d107      	bne.n	8003726 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800371e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f000 f838 	bl	8003796 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	691b      	ldr	r3, [r3, #16]
 800372c:	f003 0320 	and.w	r3, r3, #32
 8003730:	2b20      	cmp	r3, #32
 8003732:	d10e      	bne.n	8003752 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	f003 0320 	and.w	r3, r3, #32
 800373e:	2b20      	cmp	r3, #32
 8003740:	d107      	bne.n	8003752 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f06f 0220 	mvn.w	r2, #32
 800374a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	f000 f891 	bl	8003874 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003752:	bf00      	nop
 8003754:	3708      	adds	r7, #8
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}

0800375a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800375a:	b480      	push	{r7}
 800375c:	b083      	sub	sp, #12
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003762:	bf00      	nop
 8003764:	370c      	adds	r7, #12
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr

0800376e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800376e:	b480      	push	{r7}
 8003770:	b083      	sub	sp, #12
 8003772:	af00      	add	r7, sp, #0
 8003774:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003776:	bf00      	nop
 8003778:	370c      	adds	r7, #12
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr

08003782 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003782:	b480      	push	{r7}
 8003784:	b083      	sub	sp, #12
 8003786:	af00      	add	r7, sp, #0
 8003788:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800378a:	bf00      	nop
 800378c:	370c      	adds	r7, #12
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr

08003796 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003796:	b480      	push	{r7}
 8003798:	b083      	sub	sp, #12
 800379a:	af00      	add	r7, sp, #0
 800379c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800379e:	bf00      	nop
 80037a0:	370c      	adds	r7, #12
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
	...

080037ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b085      	sub	sp, #20
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	4a2a      	ldr	r2, [pc, #168]	; (8003868 <TIM_Base_SetConfig+0xbc>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d003      	beq.n	80037cc <TIM_Base_SetConfig+0x20>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037ca:	d108      	bne.n	80037de <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	68fa      	ldr	r2, [r7, #12]
 80037da:	4313      	orrs	r3, r2
 80037dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	4a21      	ldr	r2, [pc, #132]	; (8003868 <TIM_Base_SetConfig+0xbc>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d00b      	beq.n	80037fe <TIM_Base_SetConfig+0x52>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037ec:	d007      	beq.n	80037fe <TIM_Base_SetConfig+0x52>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4a1e      	ldr	r2, [pc, #120]	; (800386c <TIM_Base_SetConfig+0xc0>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d003      	beq.n	80037fe <TIM_Base_SetConfig+0x52>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	4a1d      	ldr	r2, [pc, #116]	; (8003870 <TIM_Base_SetConfig+0xc4>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d108      	bne.n	8003810 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003804:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	68db      	ldr	r3, [r3, #12]
 800380a:	68fa      	ldr	r2, [r7, #12]
 800380c:	4313      	orrs	r3, r2
 800380e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	695b      	ldr	r3, [r3, #20]
 800381a:	4313      	orrs	r3, r2
 800381c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	68fa      	ldr	r2, [r7, #12]
 8003822:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	689a      	ldr	r2, [r3, #8]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	4a0c      	ldr	r2, [pc, #48]	; (8003868 <TIM_Base_SetConfig+0xbc>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d007      	beq.n	800384c <TIM_Base_SetConfig+0xa0>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	4a0b      	ldr	r2, [pc, #44]	; (800386c <TIM_Base_SetConfig+0xc0>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d003      	beq.n	800384c <TIM_Base_SetConfig+0xa0>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	4a0a      	ldr	r2, [pc, #40]	; (8003870 <TIM_Base_SetConfig+0xc4>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d103      	bne.n	8003854 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	691a      	ldr	r2, [r3, #16]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	615a      	str	r2, [r3, #20]
}
 800385a:	bf00      	nop
 800385c:	3714      	adds	r7, #20
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr
 8003866:	bf00      	nop
 8003868:	40012c00 	.word	0x40012c00
 800386c:	40014000 	.word	0x40014000
 8003870:	40014400 	.word	0x40014400

08003874 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003874:	b480      	push	{r7}
 8003876:	b083      	sub	sp, #12
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800387c:	bf00      	nop
 800387e:	370c      	adds	r7, #12
 8003880:	46bd      	mov	sp, r7
 8003882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003886:	4770      	bx	lr

08003888 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003888:	b480      	push	{r7}
 800388a:	b083      	sub	sp, #12
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003890:	bf00      	nop
 8003892:	370c      	adds	r7, #12
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr

0800389c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800389c:	b480      	push	{r7}
 800389e:	b083      	sub	sp, #12
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80038a4:	bf00      	nop
 80038a6:	370c      	adds	r7, #12
 80038a8:	46bd      	mov	sp, r7
 80038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ae:	4770      	bx	lr

080038b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d101      	bne.n	80038c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e040      	b.n	8003944 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d106      	bne.n	80038d8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f7fd fb9e 	bl	8001014 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2224      	movs	r2, #36	; 0x24
 80038dc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f022 0201 	bic.w	r2, r2, #1
 80038ec:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f000 fce6 	bl	80042c0 <UART_SetConfig>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d101      	bne.n	80038fe <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e022      	b.n	8003944 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003902:	2b00      	cmp	r3, #0
 8003904:	d002      	beq.n	800390c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f000 ff06 	bl	8004718 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	685a      	ldr	r2, [r3, #4]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800391a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	689a      	ldr	r2, [r3, #8]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800392a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f042 0201 	orr.w	r2, r2, #1
 800393a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	f000 ff8d 	bl	800485c <UART_CheckIdleState>
 8003942:	4603      	mov	r3, r0
}
 8003944:	4618      	mov	r0, r3
 8003946:	3708      	adds	r7, #8
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}

0800394c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b08a      	sub	sp, #40	; 0x28
 8003950:	af02      	add	r7, sp, #8
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	603b      	str	r3, [r7, #0]
 8003958:	4613      	mov	r3, r2
 800395a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003960:	2b20      	cmp	r3, #32
 8003962:	f040 8082 	bne.w	8003a6a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d002      	beq.n	8003972 <HAL_UART_Transmit+0x26>
 800396c:	88fb      	ldrh	r3, [r7, #6]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d101      	bne.n	8003976 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e07a      	b.n	8003a6c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800397c:	2b01      	cmp	r3, #1
 800397e:	d101      	bne.n	8003984 <HAL_UART_Transmit+0x38>
 8003980:	2302      	movs	r3, #2
 8003982:	e073      	b.n	8003a6c <HAL_UART_Transmit+0x120>
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2201      	movs	r2, #1
 8003988:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2200      	movs	r2, #0
 8003990:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2221      	movs	r2, #33	; 0x21
 8003998:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800399a:	f7fd fe35 	bl	8001608 <HAL_GetTick>
 800399e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	88fa      	ldrh	r2, [r7, #6]
 80039a4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	88fa      	ldrh	r2, [r7, #6]
 80039ac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039b8:	d108      	bne.n	80039cc <HAL_UART_Transmit+0x80>
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	691b      	ldr	r3, [r3, #16]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d104      	bne.n	80039cc <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80039c2:	2300      	movs	r3, #0
 80039c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	61bb      	str	r3, [r7, #24]
 80039ca:	e003      	b.n	80039d4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80039d0:	2300      	movs	r3, #0
 80039d2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2200      	movs	r2, #0
 80039d8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80039dc:	e02d      	b.n	8003a3a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	9300      	str	r3, [sp, #0]
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	2200      	movs	r2, #0
 80039e6:	2180      	movs	r1, #128	; 0x80
 80039e8:	68f8      	ldr	r0, [r7, #12]
 80039ea:	f000 ff80 	bl	80048ee <UART_WaitOnFlagUntilTimeout>
 80039ee:	4603      	mov	r3, r0
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d001      	beq.n	80039f8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e039      	b.n	8003a6c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d10b      	bne.n	8003a16 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	881a      	ldrh	r2, [r3, #0]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a0a:	b292      	uxth	r2, r2
 8003a0c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003a0e:	69bb      	ldr	r3, [r7, #24]
 8003a10:	3302      	adds	r3, #2
 8003a12:	61bb      	str	r3, [r7, #24]
 8003a14:	e008      	b.n	8003a28 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	781a      	ldrb	r2, [r3, #0]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	b292      	uxth	r2, r2
 8003a20:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003a22:	69fb      	ldr	r3, [r7, #28]
 8003a24:	3301      	adds	r3, #1
 8003a26:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003a2e:	b29b      	uxth	r3, r3
 8003a30:	3b01      	subs	r3, #1
 8003a32:	b29a      	uxth	r2, r3
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d1cb      	bne.n	80039de <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	9300      	str	r3, [sp, #0]
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	2140      	movs	r1, #64	; 0x40
 8003a50:	68f8      	ldr	r0, [r7, #12]
 8003a52:	f000 ff4c 	bl	80048ee <UART_WaitOnFlagUntilTimeout>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	e005      	b.n	8003a6c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2220      	movs	r2, #32
 8003a64:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003a66:	2300      	movs	r3, #0
 8003a68:	e000      	b.n	8003a6c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8003a6a:	2302      	movs	r3, #2
  }
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	3720      	adds	r7, #32
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bd80      	pop	{r7, pc}

08003a74 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b08b      	sub	sp, #44	; 0x2c
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	60b9      	str	r1, [r7, #8]
 8003a7e:	4613      	mov	r3, r2
 8003a80:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a86:	2b20      	cmp	r3, #32
 8003a88:	d156      	bne.n	8003b38 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d002      	beq.n	8003a96 <HAL_UART_Transmit_IT+0x22>
 8003a90:	88fb      	ldrh	r3, [r7, #6]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d101      	bne.n	8003a9a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e04f      	b.n	8003b3a <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	d101      	bne.n	8003aa8 <HAL_UART_Transmit_IT+0x34>
 8003aa4:	2302      	movs	r3, #2
 8003aa6:	e048      	b.n	8003b3a <HAL_UART_Transmit_IT+0xc6>
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	68ba      	ldr	r2, [r7, #8]
 8003ab4:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	88fa      	ldrh	r2, [r7, #6]
 8003aba:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	88fa      	ldrh	r2, [r7, #6]
 8003ac2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2221      	movs	r2, #33	; 0x21
 8003ad8:	679a      	str	r2, [r3, #120]	; 0x78
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ae2:	d107      	bne.n	8003af4 <HAL_UART_Transmit_IT+0x80>
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	691b      	ldr	r3, [r3, #16]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d103      	bne.n	8003af4 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	4a16      	ldr	r2, [pc, #88]	; (8003b48 <HAL_UART_Transmit_IT+0xd4>)
 8003af0:	669a      	str	r2, [r3, #104]	; 0x68
 8003af2:	e002      	b.n	8003afa <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	4a15      	ldr	r2, [pc, #84]	; (8003b4c <HAL_UART_Transmit_IT+0xd8>)
 8003af8:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2200      	movs	r2, #0
 8003afe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	e853 3f00 	ldrex	r3, [r3]
 8003b0e:	613b      	str	r3, [r7, #16]
   return(result);
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b16:	627b      	str	r3, [r7, #36]	; 0x24
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b20:	623b      	str	r3, [r7, #32]
 8003b22:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b24:	69f9      	ldr	r1, [r7, #28]
 8003b26:	6a3a      	ldr	r2, [r7, #32]
 8003b28:	e841 2300 	strex	r3, r2, [r1]
 8003b2c:	61bb      	str	r3, [r7, #24]
   return(result);
 8003b2e:	69bb      	ldr	r3, [r7, #24]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d1e6      	bne.n	8003b02 <HAL_UART_Transmit_IT+0x8e>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8003b34:	2300      	movs	r3, #0
 8003b36:	e000      	b.n	8003b3a <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 8003b38:	2302      	movs	r3, #2
  }
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	372c      	adds	r7, #44	; 0x2c
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr
 8003b46:	bf00      	nop
 8003b48:	08005127 	.word	0x08005127
 8003b4c:	0800506f 	.word	0x0800506f

08003b50 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b08a      	sub	sp, #40	; 0x28
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	60f8      	str	r0, [r7, #12]
 8003b58:	60b9      	str	r1, [r7, #8]
 8003b5a:	4613      	mov	r3, r2
 8003b5c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b62:	2b20      	cmp	r3, #32
 8003b64:	d142      	bne.n	8003bec <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d002      	beq.n	8003b72 <HAL_UART_Receive_IT+0x22>
 8003b6c:	88fb      	ldrh	r3, [r7, #6]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d101      	bne.n	8003b76 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e03b      	b.n	8003bee <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d101      	bne.n	8003b84 <HAL_UART_Receive_IT+0x34>
 8003b80:	2302      	movs	r3, #2
 8003b82:	e034      	b.n	8003bee <HAL_UART_Receive_IT+0x9e>
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a18      	ldr	r2, [pc, #96]	; (8003bf8 <HAL_UART_Receive_IT+0xa8>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d01f      	beq.n	8003bdc <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d018      	beq.n	8003bdc <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	e853 3f00 	ldrex	r3, [r3]
 8003bb6:	613b      	str	r3, [r7, #16]
   return(result);
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003bbe:	627b      	str	r3, [r7, #36]	; 0x24
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bc8:	623b      	str	r3, [r7, #32]
 8003bca:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bcc:	69f9      	ldr	r1, [r7, #28]
 8003bce:	6a3a      	ldr	r2, [r7, #32]
 8003bd0:	e841 2300 	strex	r3, r2, [r1]
 8003bd4:	61bb      	str	r3, [r7, #24]
   return(result);
 8003bd6:	69bb      	ldr	r3, [r7, #24]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d1e6      	bne.n	8003baa <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003bdc:	88fb      	ldrh	r3, [r7, #6]
 8003bde:	461a      	mov	r2, r3
 8003be0:	68b9      	ldr	r1, [r7, #8]
 8003be2:	68f8      	ldr	r0, [r7, #12]
 8003be4:	f000 ff48 	bl	8004a78 <UART_Start_Receive_IT>
 8003be8:	4603      	mov	r3, r0
 8003bea:	e000      	b.n	8003bee <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003bec:	2302      	movs	r3, #2
  }
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3728      	adds	r7, #40	; 0x28
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	40008000 	.word	0x40008000

08003bfc <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b08a      	sub	sp, #40	; 0x28
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	60f8      	str	r0, [r7, #12]
 8003c04:	60b9      	str	r1, [r7, #8]
 8003c06:	4613      	mov	r3, r2
 8003c08:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c0e:	2b20      	cmp	r3, #32
 8003c10:	d142      	bne.n	8003c98 <HAL_UART_Receive_DMA+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d002      	beq.n	8003c1e <HAL_UART_Receive_DMA+0x22>
 8003c18:	88fb      	ldrh	r3, [r7, #6]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d101      	bne.n	8003c22 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e03b      	b.n	8003c9a <HAL_UART_Receive_DMA+0x9e>
    }

    __HAL_LOCK(huart);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d101      	bne.n	8003c30 <HAL_UART_Receive_DMA+0x34>
 8003c2c:	2302      	movs	r3, #2
 8003c2e:	e034      	b.n	8003c9a <HAL_UART_Receive_DMA+0x9e>
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2201      	movs	r2, #1
 8003c34:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a18      	ldr	r2, [pc, #96]	; (8003ca4 <HAL_UART_Receive_DMA+0xa8>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d01f      	beq.n	8003c88 <HAL_UART_Receive_DMA+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d018      	beq.n	8003c88 <HAL_UART_Receive_DMA+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	e853 3f00 	ldrex	r3, [r3]
 8003c62:	613b      	str	r3, [r7, #16]
   return(result);
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003c6a:	627b      	str	r3, [r7, #36]	; 0x24
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	461a      	mov	r2, r3
 8003c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c74:	623b      	str	r3, [r7, #32]
 8003c76:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c78:	69f9      	ldr	r1, [r7, #28]
 8003c7a:	6a3a      	ldr	r2, [r7, #32]
 8003c7c:	e841 2300 	strex	r3, r2, [r1]
 8003c80:	61bb      	str	r3, [r7, #24]
   return(result);
 8003c82:	69bb      	ldr	r3, [r7, #24]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d1e6      	bne.n	8003c56 <HAL_UART_Receive_DMA+0x5a>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003c88:	88fb      	ldrh	r3, [r7, #6]
 8003c8a:	461a      	mov	r2, r3
 8003c8c:	68b9      	ldr	r1, [r7, #8]
 8003c8e:	68f8      	ldr	r0, [r7, #12]
 8003c90:	f000 ffbc 	bl	8004c0c <UART_Start_Receive_DMA>
 8003c94:	4603      	mov	r3, r0
 8003c96:	e000      	b.n	8003c9a <HAL_UART_Receive_DMA+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003c98:	2302      	movs	r3, #2
  }
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3728      	adds	r7, #40	; 0x28
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	40008000 	.word	0x40008000

08003ca8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b0ba      	sub	sp, #232	; 0xe8
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	69db      	ldr	r3, [r3, #28]
 8003cb6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003cce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003cd2:	f640 030f 	movw	r3, #2063	; 0x80f
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8003cdc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d115      	bne.n	8003d10 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003ce4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ce8:	f003 0320 	and.w	r3, r3, #32
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d00f      	beq.n	8003d10 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003cf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003cf4:	f003 0320 	and.w	r3, r3, #32
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d009      	beq.n	8003d10 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	f000 82a6 	beq.w	8004252 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	4798      	blx	r3
      }
      return;
 8003d0e:	e2a0      	b.n	8004252 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003d10:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	f000 8117 	beq.w	8003f48 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003d1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003d1e:	f003 0301 	and.w	r3, r3, #1
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d106      	bne.n	8003d34 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003d26:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003d2a:	4b85      	ldr	r3, [pc, #532]	; (8003f40 <HAL_UART_IRQHandler+0x298>)
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	f000 810a 	beq.w	8003f48 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003d34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d38:	f003 0301 	and.w	r3, r3, #1
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d011      	beq.n	8003d64 <HAL_UART_IRQHandler+0xbc>
 8003d40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d00b      	beq.n	8003d64 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	2201      	movs	r2, #1
 8003d52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d5a:	f043 0201 	orr.w	r2, r3, #1
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003d64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d68:	f003 0302 	and.w	r3, r3, #2
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d011      	beq.n	8003d94 <HAL_UART_IRQHandler+0xec>
 8003d70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003d74:	f003 0301 	and.w	r3, r3, #1
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d00b      	beq.n	8003d94 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2202      	movs	r2, #2
 8003d82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d8a:	f043 0204 	orr.w	r2, r3, #4
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003d94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d98:	f003 0304 	and.w	r3, r3, #4
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d011      	beq.n	8003dc4 <HAL_UART_IRQHandler+0x11c>
 8003da0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003da4:	f003 0301 	and.w	r3, r3, #1
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d00b      	beq.n	8003dc4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	2204      	movs	r2, #4
 8003db2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003dba:	f043 0202 	orr.w	r2, r3, #2
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003dc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003dc8:	f003 0308 	and.w	r3, r3, #8
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d017      	beq.n	8003e00 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003dd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003dd4:	f003 0320 	and.w	r3, r3, #32
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d105      	bne.n	8003de8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003ddc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003de0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d00b      	beq.n	8003e00 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	2208      	movs	r2, #8
 8003dee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003df6:	f043 0208 	orr.w	r2, r3, #8
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003e00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d012      	beq.n	8003e32 <HAL_UART_IRQHandler+0x18a>
 8003e0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e10:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d00c      	beq.n	8003e32 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003e20:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e28:	f043 0220 	orr.w	r2, r3, #32
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	f000 820c 	beq.w	8004256 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e42:	f003 0320 	and.w	r3, r3, #32
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d00d      	beq.n	8003e66 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003e4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e4e:	f003 0320 	and.w	r3, r3, #32
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d007      	beq.n	8003e66 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d003      	beq.n	8003e66 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e6c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e7a:	2b40      	cmp	r3, #64	; 0x40
 8003e7c:	d005      	beq.n	8003e8a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003e7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003e82:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d04f      	beq.n	8003f2a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f000 ff8a 	bl	8004da4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e9a:	2b40      	cmp	r3, #64	; 0x40
 8003e9c:	d141      	bne.n	8003f22 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	3308      	adds	r3, #8
 8003ea4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ea8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003eac:	e853 3f00 	ldrex	r3, [r3]
 8003eb0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003eb4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003eb8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ebc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	3308      	adds	r3, #8
 8003ec6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003eca:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003ece:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ed2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003ed6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003eda:	e841 2300 	strex	r3, r2, [r1]
 8003ede:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003ee2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d1d9      	bne.n	8003e9e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d013      	beq.n	8003f1a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ef6:	4a13      	ldr	r2, [pc, #76]	; (8003f44 <HAL_UART_IRQHandler+0x29c>)
 8003ef8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003efe:	4618      	mov	r0, r3
 8003f00:	f7fd fdc6 	bl	8001a90 <HAL_DMA_Abort_IT>
 8003f04:	4603      	mov	r3, r0
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d017      	beq.n	8003f3a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f10:	687a      	ldr	r2, [r7, #4]
 8003f12:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8003f14:	4610      	mov	r0, r2
 8003f16:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f18:	e00f      	b.n	8003f3a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f000 f9ba 	bl	8004294 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f20:	e00b      	b.n	8003f3a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f000 f9b6 	bl	8004294 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f28:	e007      	b.n	8003f3a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f000 f9b2 	bl	8004294 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2200      	movs	r2, #0
 8003f34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8003f38:	e18d      	b.n	8004256 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f3a:	bf00      	nop
    return;
 8003f3c:	e18b      	b.n	8004256 <HAL_UART_IRQHandler+0x5ae>
 8003f3e:	bf00      	nop
 8003f40:	04000120 	.word	0x04000120
 8003f44:	08005043 	.word	0x08005043

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	f040 8146 	bne.w	80041de <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003f52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f56:	f003 0310 	and.w	r3, r3, #16
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	f000 813f 	beq.w	80041de <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003f60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f64:	f003 0310 	and.w	r3, r3, #16
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	f000 8138 	beq.w	80041de <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	2210      	movs	r2, #16
 8003f74:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f80:	2b40      	cmp	r3, #64	; 0x40
 8003f82:	f040 80b4 	bne.w	80040ee <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003f92:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	f000 815f 	beq.w	800425a <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003fa2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	f080 8157 	bcs.w	800425a <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003fb2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0320 	and.w	r3, r3, #32
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	f040 8085 	bne.w	80040d2 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003fd4:	e853 3f00 	ldrex	r3, [r3]
 8003fd8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003fdc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003fe0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003fe4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	461a      	mov	r2, r3
 8003fee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003ff2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003ff6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ffa:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003ffe:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004002:	e841 2300 	strex	r3, r2, [r1]
 8004006:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800400a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800400e:	2b00      	cmp	r3, #0
 8004010:	d1da      	bne.n	8003fc8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	3308      	adds	r3, #8
 8004018:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800401a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800401c:	e853 3f00 	ldrex	r3, [r3]
 8004020:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004022:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004024:	f023 0301 	bic.w	r3, r3, #1
 8004028:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	3308      	adds	r3, #8
 8004032:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004036:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800403a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800403c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800403e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004042:	e841 2300 	strex	r3, r2, [r1]
 8004046:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004048:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800404a:	2b00      	cmp	r3, #0
 800404c:	d1e1      	bne.n	8004012 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	3308      	adds	r3, #8
 8004054:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004056:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004058:	e853 3f00 	ldrex	r3, [r3]
 800405c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800405e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004060:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004064:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	3308      	adds	r3, #8
 800406e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004072:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004074:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004076:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004078:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800407a:	e841 2300 	strex	r3, r2, [r1]
 800407e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004080:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004082:	2b00      	cmp	r3, #0
 8004084:	d1e3      	bne.n	800404e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2220      	movs	r2, #32
 800408a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004098:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800409a:	e853 3f00 	ldrex	r3, [r3]
 800409e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80040a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040a2:	f023 0310 	bic.w	r3, r3, #16
 80040a6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	461a      	mov	r2, r3
 80040b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80040b4:	65bb      	str	r3, [r7, #88]	; 0x58
 80040b6:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040b8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80040ba:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80040bc:	e841 2300 	strex	r3, r2, [r1]
 80040c0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80040c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d1e4      	bne.n	8004092 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040cc:	4618      	mov	r0, r3
 80040ce:	f7fd fca1 	bl	8001a14 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80040de:	b29b      	uxth	r3, r3
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	4619      	mov	r1, r3
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f000 f8de 	bl	80042a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80040ec:	e0b5      	b.n	800425a <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	1ad3      	subs	r3, r2, r3
 80040fe:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004108:	b29b      	uxth	r3, r3
 800410a:	2b00      	cmp	r3, #0
 800410c:	f000 80a7 	beq.w	800425e <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8004110:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004114:	2b00      	cmp	r3, #0
 8004116:	f000 80a2 	beq.w	800425e <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004122:	e853 3f00 	ldrex	r3, [r3]
 8004126:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004128:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800412a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800412e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	461a      	mov	r2, r3
 8004138:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800413c:	647b      	str	r3, [r7, #68]	; 0x44
 800413e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004140:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004142:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004144:	e841 2300 	strex	r3, r2, [r1]
 8004148:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800414a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800414c:	2b00      	cmp	r3, #0
 800414e:	d1e4      	bne.n	800411a <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	3308      	adds	r3, #8
 8004156:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800415a:	e853 3f00 	ldrex	r3, [r3]
 800415e:	623b      	str	r3, [r7, #32]
   return(result);
 8004160:	6a3b      	ldr	r3, [r7, #32]
 8004162:	f023 0301 	bic.w	r3, r3, #1
 8004166:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	3308      	adds	r3, #8
 8004170:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004174:	633a      	str	r2, [r7, #48]	; 0x30
 8004176:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004178:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800417a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800417c:	e841 2300 	strex	r3, r2, [r1]
 8004180:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004184:	2b00      	cmp	r3, #0
 8004186:	d1e3      	bne.n	8004150 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2220      	movs	r2, #32
 800418c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2200      	movs	r2, #0
 8004192:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2200      	movs	r2, #0
 8004198:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	e853 3f00 	ldrex	r3, [r3]
 80041a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	f023 0310 	bic.w	r3, r3, #16
 80041ae:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	461a      	mov	r2, r3
 80041b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80041bc:	61fb      	str	r3, [r7, #28]
 80041be:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c0:	69b9      	ldr	r1, [r7, #24]
 80041c2:	69fa      	ldr	r2, [r7, #28]
 80041c4:	e841 2300 	strex	r3, r2, [r1]
 80041c8:	617b      	str	r3, [r7, #20]
   return(result);
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d1e4      	bne.n	800419a <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80041d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80041d4:	4619      	mov	r1, r3
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f000 f866 	bl	80042a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80041dc:	e03f      	b.n	800425e <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80041de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00e      	beq.n	8004208 <HAL_UART_IRQHandler+0x560>
 80041ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80041ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d008      	beq.n	8004208 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80041fe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f001 f97a 	bl	80054fa <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004206:	e02d      	b.n	8004264 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004208:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800420c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004210:	2b00      	cmp	r3, #0
 8004212:	d00e      	beq.n	8004232 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004214:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004218:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800421c:	2b00      	cmp	r3, #0
 800421e:	d008      	beq.n	8004232 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004224:	2b00      	cmp	r3, #0
 8004226:	d01c      	beq.n	8004262 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	4798      	blx	r3
    }
    return;
 8004230:	e017      	b.n	8004262 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004232:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800423a:	2b00      	cmp	r3, #0
 800423c:	d012      	beq.n	8004264 <HAL_UART_IRQHandler+0x5bc>
 800423e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004242:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004246:	2b00      	cmp	r3, #0
 8004248:	d00c      	beq.n	8004264 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f000 ffcb 	bl	80051e6 <UART_EndTransmit_IT>
    return;
 8004250:	e008      	b.n	8004264 <HAL_UART_IRQHandler+0x5bc>
      return;
 8004252:	bf00      	nop
 8004254:	e006      	b.n	8004264 <HAL_UART_IRQHandler+0x5bc>
    return;
 8004256:	bf00      	nop
 8004258:	e004      	b.n	8004264 <HAL_UART_IRQHandler+0x5bc>
      return;
 800425a:	bf00      	nop
 800425c:	e002      	b.n	8004264 <HAL_UART_IRQHandler+0x5bc>
      return;
 800425e:	bf00      	nop
 8004260:	e000      	b.n	8004264 <HAL_UART_IRQHandler+0x5bc>
    return;
 8004262:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004264:	37e8      	adds	r7, #232	; 0xe8
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop

0800426c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800426c:	b480      	push	{r7}
 800426e:	b083      	sub	sp, #12
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004274:	bf00      	nop
 8004276:	370c      	adds	r7, #12
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr

08004280 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004280:	b480      	push	{r7}
 8004282:	b083      	sub	sp, #12
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004288:	bf00      	nop
 800428a:	370c      	adds	r7, #12
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr

08004294 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004294:	b480      	push	{r7}
 8004296:	b083      	sub	sp, #12
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800429c:	bf00      	nop
 800429e:	370c      	adds	r7, #12
 80042a0:	46bd      	mov	sp, r7
 80042a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a6:	4770      	bx	lr

080042a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80042a8:	b480      	push	{r7}
 80042aa:	b083      	sub	sp, #12
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
 80042b0:	460b      	mov	r3, r1
 80042b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80042b4:	bf00      	nop
 80042b6:	370c      	adds	r7, #12
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042c4:	b08a      	sub	sp, #40	; 0x28
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80042ca:	2300      	movs	r3, #0
 80042cc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	689a      	ldr	r2, [r3, #8]
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	691b      	ldr	r3, [r3, #16]
 80042d8:	431a      	orrs	r2, r3
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	695b      	ldr	r3, [r3, #20]
 80042de:	431a      	orrs	r2, r3
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	69db      	ldr	r3, [r3, #28]
 80042e4:	4313      	orrs	r3, r2
 80042e6:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	4bb4      	ldr	r3, [pc, #720]	; (80045c0 <UART_SetConfig+0x300>)
 80042f0:	4013      	ands	r3, r2
 80042f2:	68fa      	ldr	r2, [r7, #12]
 80042f4:	6812      	ldr	r2, [r2, #0]
 80042f6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80042f8:	430b      	orrs	r3, r1
 80042fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	68da      	ldr	r2, [r3, #12]
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	430a      	orrs	r2, r1
 8004310:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	699b      	ldr	r3, [r3, #24]
 8004316:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4aa9      	ldr	r2, [pc, #676]	; (80045c4 <UART_SetConfig+0x304>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d004      	beq.n	800432c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	6a1b      	ldr	r3, [r3, #32]
 8004326:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004328:	4313      	orrs	r3, r2
 800432a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800433c:	430a      	orrs	r2, r1
 800433e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4aa0      	ldr	r2, [pc, #640]	; (80045c8 <UART_SetConfig+0x308>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d126      	bne.n	8004398 <UART_SetConfig+0xd8>
 800434a:	4ba0      	ldr	r3, [pc, #640]	; (80045cc <UART_SetConfig+0x30c>)
 800434c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004350:	f003 0303 	and.w	r3, r3, #3
 8004354:	2b03      	cmp	r3, #3
 8004356:	d81b      	bhi.n	8004390 <UART_SetConfig+0xd0>
 8004358:	a201      	add	r2, pc, #4	; (adr r2, 8004360 <UART_SetConfig+0xa0>)
 800435a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800435e:	bf00      	nop
 8004360:	08004371 	.word	0x08004371
 8004364:	08004381 	.word	0x08004381
 8004368:	08004379 	.word	0x08004379
 800436c:	08004389 	.word	0x08004389
 8004370:	2301      	movs	r3, #1
 8004372:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004376:	e080      	b.n	800447a <UART_SetConfig+0x1ba>
 8004378:	2302      	movs	r3, #2
 800437a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800437e:	e07c      	b.n	800447a <UART_SetConfig+0x1ba>
 8004380:	2304      	movs	r3, #4
 8004382:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004386:	e078      	b.n	800447a <UART_SetConfig+0x1ba>
 8004388:	2308      	movs	r3, #8
 800438a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800438e:	e074      	b.n	800447a <UART_SetConfig+0x1ba>
 8004390:	2310      	movs	r3, #16
 8004392:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004396:	e070      	b.n	800447a <UART_SetConfig+0x1ba>
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a8c      	ldr	r2, [pc, #560]	; (80045d0 <UART_SetConfig+0x310>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d138      	bne.n	8004414 <UART_SetConfig+0x154>
 80043a2:	4b8a      	ldr	r3, [pc, #552]	; (80045cc <UART_SetConfig+0x30c>)
 80043a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043a8:	f003 030c 	and.w	r3, r3, #12
 80043ac:	2b0c      	cmp	r3, #12
 80043ae:	d82d      	bhi.n	800440c <UART_SetConfig+0x14c>
 80043b0:	a201      	add	r2, pc, #4	; (adr r2, 80043b8 <UART_SetConfig+0xf8>)
 80043b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043b6:	bf00      	nop
 80043b8:	080043ed 	.word	0x080043ed
 80043bc:	0800440d 	.word	0x0800440d
 80043c0:	0800440d 	.word	0x0800440d
 80043c4:	0800440d 	.word	0x0800440d
 80043c8:	080043fd 	.word	0x080043fd
 80043cc:	0800440d 	.word	0x0800440d
 80043d0:	0800440d 	.word	0x0800440d
 80043d4:	0800440d 	.word	0x0800440d
 80043d8:	080043f5 	.word	0x080043f5
 80043dc:	0800440d 	.word	0x0800440d
 80043e0:	0800440d 	.word	0x0800440d
 80043e4:	0800440d 	.word	0x0800440d
 80043e8:	08004405 	.word	0x08004405
 80043ec:	2300      	movs	r3, #0
 80043ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80043f2:	e042      	b.n	800447a <UART_SetConfig+0x1ba>
 80043f4:	2302      	movs	r3, #2
 80043f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80043fa:	e03e      	b.n	800447a <UART_SetConfig+0x1ba>
 80043fc:	2304      	movs	r3, #4
 80043fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004402:	e03a      	b.n	800447a <UART_SetConfig+0x1ba>
 8004404:	2308      	movs	r3, #8
 8004406:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800440a:	e036      	b.n	800447a <UART_SetConfig+0x1ba>
 800440c:	2310      	movs	r3, #16
 800440e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004412:	e032      	b.n	800447a <UART_SetConfig+0x1ba>
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a6a      	ldr	r2, [pc, #424]	; (80045c4 <UART_SetConfig+0x304>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d12a      	bne.n	8004474 <UART_SetConfig+0x1b4>
 800441e:	4b6b      	ldr	r3, [pc, #428]	; (80045cc <UART_SetConfig+0x30c>)
 8004420:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004424:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004428:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800442c:	d01a      	beq.n	8004464 <UART_SetConfig+0x1a4>
 800442e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004432:	d81b      	bhi.n	800446c <UART_SetConfig+0x1ac>
 8004434:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004438:	d00c      	beq.n	8004454 <UART_SetConfig+0x194>
 800443a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800443e:	d815      	bhi.n	800446c <UART_SetConfig+0x1ac>
 8004440:	2b00      	cmp	r3, #0
 8004442:	d003      	beq.n	800444c <UART_SetConfig+0x18c>
 8004444:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004448:	d008      	beq.n	800445c <UART_SetConfig+0x19c>
 800444a:	e00f      	b.n	800446c <UART_SetConfig+0x1ac>
 800444c:	2300      	movs	r3, #0
 800444e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004452:	e012      	b.n	800447a <UART_SetConfig+0x1ba>
 8004454:	2302      	movs	r3, #2
 8004456:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800445a:	e00e      	b.n	800447a <UART_SetConfig+0x1ba>
 800445c:	2304      	movs	r3, #4
 800445e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004462:	e00a      	b.n	800447a <UART_SetConfig+0x1ba>
 8004464:	2308      	movs	r3, #8
 8004466:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800446a:	e006      	b.n	800447a <UART_SetConfig+0x1ba>
 800446c:	2310      	movs	r3, #16
 800446e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004472:	e002      	b.n	800447a <UART_SetConfig+0x1ba>
 8004474:	2310      	movs	r3, #16
 8004476:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a51      	ldr	r2, [pc, #324]	; (80045c4 <UART_SetConfig+0x304>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d17a      	bne.n	800457a <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004484:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004488:	2b08      	cmp	r3, #8
 800448a:	d824      	bhi.n	80044d6 <UART_SetConfig+0x216>
 800448c:	a201      	add	r2, pc, #4	; (adr r2, 8004494 <UART_SetConfig+0x1d4>)
 800448e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004492:	bf00      	nop
 8004494:	080044b9 	.word	0x080044b9
 8004498:	080044d7 	.word	0x080044d7
 800449c:	080044c1 	.word	0x080044c1
 80044a0:	080044d7 	.word	0x080044d7
 80044a4:	080044c7 	.word	0x080044c7
 80044a8:	080044d7 	.word	0x080044d7
 80044ac:	080044d7 	.word	0x080044d7
 80044b0:	080044d7 	.word	0x080044d7
 80044b4:	080044cf 	.word	0x080044cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80044b8:	f7fe fbc4 	bl	8002c44 <HAL_RCC_GetPCLK1Freq>
 80044bc:	61f8      	str	r0, [r7, #28]
        break;
 80044be:	e010      	b.n	80044e2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80044c0:	4b44      	ldr	r3, [pc, #272]	; (80045d4 <UART_SetConfig+0x314>)
 80044c2:	61fb      	str	r3, [r7, #28]
        break;
 80044c4:	e00d      	b.n	80044e2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044c6:	f7fe fb25 	bl	8002b14 <HAL_RCC_GetSysClockFreq>
 80044ca:	61f8      	str	r0, [r7, #28]
        break;
 80044cc:	e009      	b.n	80044e2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80044ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80044d2:	61fb      	str	r3, [r7, #28]
        break;
 80044d4:	e005      	b.n	80044e2 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 80044d6:	2300      	movs	r3, #0
 80044d8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80044e0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	f000 8107 	beq.w	80046f8 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	685a      	ldr	r2, [r3, #4]
 80044ee:	4613      	mov	r3, r2
 80044f0:	005b      	lsls	r3, r3, #1
 80044f2:	4413      	add	r3, r2
 80044f4:	69fa      	ldr	r2, [r7, #28]
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d305      	bcc.n	8004506 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004500:	69fa      	ldr	r2, [r7, #28]
 8004502:	429a      	cmp	r2, r3
 8004504:	d903      	bls.n	800450e <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800450c:	e0f4      	b.n	80046f8 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800450e:	69fb      	ldr	r3, [r7, #28]
 8004510:	2200      	movs	r2, #0
 8004512:	461c      	mov	r4, r3
 8004514:	4615      	mov	r5, r2
 8004516:	f04f 0200 	mov.w	r2, #0
 800451a:	f04f 0300 	mov.w	r3, #0
 800451e:	022b      	lsls	r3, r5, #8
 8004520:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004524:	0222      	lsls	r2, r4, #8
 8004526:	68f9      	ldr	r1, [r7, #12]
 8004528:	6849      	ldr	r1, [r1, #4]
 800452a:	0849      	lsrs	r1, r1, #1
 800452c:	2000      	movs	r0, #0
 800452e:	4688      	mov	r8, r1
 8004530:	4681      	mov	r9, r0
 8004532:	eb12 0a08 	adds.w	sl, r2, r8
 8004536:	eb43 0b09 	adc.w	fp, r3, r9
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	2200      	movs	r2, #0
 8004540:	603b      	str	r3, [r7, #0]
 8004542:	607a      	str	r2, [r7, #4]
 8004544:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004548:	4650      	mov	r0, sl
 800454a:	4659      	mov	r1, fp
 800454c:	f7fb fe98 	bl	8000280 <__aeabi_uldivmod>
 8004550:	4602      	mov	r2, r0
 8004552:	460b      	mov	r3, r1
 8004554:	4613      	mov	r3, r2
 8004556:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004558:	69bb      	ldr	r3, [r7, #24]
 800455a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800455e:	d308      	bcc.n	8004572 <UART_SetConfig+0x2b2>
 8004560:	69bb      	ldr	r3, [r7, #24]
 8004562:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004566:	d204      	bcs.n	8004572 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	69ba      	ldr	r2, [r7, #24]
 800456e:	60da      	str	r2, [r3, #12]
 8004570:	e0c2      	b.n	80046f8 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004578:	e0be      	b.n	80046f8 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	69db      	ldr	r3, [r3, #28]
 800457e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004582:	d16a      	bne.n	800465a <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8004584:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004588:	2b08      	cmp	r3, #8
 800458a:	d834      	bhi.n	80045f6 <UART_SetConfig+0x336>
 800458c:	a201      	add	r2, pc, #4	; (adr r2, 8004594 <UART_SetConfig+0x2d4>)
 800458e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004592:	bf00      	nop
 8004594:	080045b9 	.word	0x080045b9
 8004598:	080045d9 	.word	0x080045d9
 800459c:	080045e1 	.word	0x080045e1
 80045a0:	080045f7 	.word	0x080045f7
 80045a4:	080045e7 	.word	0x080045e7
 80045a8:	080045f7 	.word	0x080045f7
 80045ac:	080045f7 	.word	0x080045f7
 80045b0:	080045f7 	.word	0x080045f7
 80045b4:	080045ef 	.word	0x080045ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045b8:	f7fe fb44 	bl	8002c44 <HAL_RCC_GetPCLK1Freq>
 80045bc:	61f8      	str	r0, [r7, #28]
        break;
 80045be:	e020      	b.n	8004602 <UART_SetConfig+0x342>
 80045c0:	efff69f3 	.word	0xefff69f3
 80045c4:	40008000 	.word	0x40008000
 80045c8:	40013800 	.word	0x40013800
 80045cc:	40021000 	.word	0x40021000
 80045d0:	40004400 	.word	0x40004400
 80045d4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80045d8:	f7fe fb4a 	bl	8002c70 <HAL_RCC_GetPCLK2Freq>
 80045dc:	61f8      	str	r0, [r7, #28]
        break;
 80045de:	e010      	b.n	8004602 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80045e0:	4b4c      	ldr	r3, [pc, #304]	; (8004714 <UART_SetConfig+0x454>)
 80045e2:	61fb      	str	r3, [r7, #28]
        break;
 80045e4:	e00d      	b.n	8004602 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045e6:	f7fe fa95 	bl	8002b14 <HAL_RCC_GetSysClockFreq>
 80045ea:	61f8      	str	r0, [r7, #28]
        break;
 80045ec:	e009      	b.n	8004602 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045f2:	61fb      	str	r3, [r7, #28]
        break;
 80045f4:	e005      	b.n	8004602 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 80045f6:	2300      	movs	r3, #0
 80045f8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004600:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d077      	beq.n	80046f8 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004608:	69fb      	ldr	r3, [r7, #28]
 800460a:	005a      	lsls	r2, r3, #1
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	085b      	lsrs	r3, r3, #1
 8004612:	441a      	add	r2, r3
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	fbb2 f3f3 	udiv	r3, r2, r3
 800461c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800461e:	69bb      	ldr	r3, [r7, #24]
 8004620:	2b0f      	cmp	r3, #15
 8004622:	d916      	bls.n	8004652 <UART_SetConfig+0x392>
 8004624:	69bb      	ldr	r3, [r7, #24]
 8004626:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800462a:	d212      	bcs.n	8004652 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800462c:	69bb      	ldr	r3, [r7, #24]
 800462e:	b29b      	uxth	r3, r3
 8004630:	f023 030f 	bic.w	r3, r3, #15
 8004634:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004636:	69bb      	ldr	r3, [r7, #24]
 8004638:	085b      	lsrs	r3, r3, #1
 800463a:	b29b      	uxth	r3, r3
 800463c:	f003 0307 	and.w	r3, r3, #7
 8004640:	b29a      	uxth	r2, r3
 8004642:	8afb      	ldrh	r3, [r7, #22]
 8004644:	4313      	orrs	r3, r2
 8004646:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	8afa      	ldrh	r2, [r7, #22]
 800464e:	60da      	str	r2, [r3, #12]
 8004650:	e052      	b.n	80046f8 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004658:	e04e      	b.n	80046f8 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800465a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800465e:	2b08      	cmp	r3, #8
 8004660:	d827      	bhi.n	80046b2 <UART_SetConfig+0x3f2>
 8004662:	a201      	add	r2, pc, #4	; (adr r2, 8004668 <UART_SetConfig+0x3a8>)
 8004664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004668:	0800468d 	.word	0x0800468d
 800466c:	08004695 	.word	0x08004695
 8004670:	0800469d 	.word	0x0800469d
 8004674:	080046b3 	.word	0x080046b3
 8004678:	080046a3 	.word	0x080046a3
 800467c:	080046b3 	.word	0x080046b3
 8004680:	080046b3 	.word	0x080046b3
 8004684:	080046b3 	.word	0x080046b3
 8004688:	080046ab 	.word	0x080046ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800468c:	f7fe fada 	bl	8002c44 <HAL_RCC_GetPCLK1Freq>
 8004690:	61f8      	str	r0, [r7, #28]
        break;
 8004692:	e014      	b.n	80046be <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004694:	f7fe faec 	bl	8002c70 <HAL_RCC_GetPCLK2Freq>
 8004698:	61f8      	str	r0, [r7, #28]
        break;
 800469a:	e010      	b.n	80046be <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800469c:	4b1d      	ldr	r3, [pc, #116]	; (8004714 <UART_SetConfig+0x454>)
 800469e:	61fb      	str	r3, [r7, #28]
        break;
 80046a0:	e00d      	b.n	80046be <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046a2:	f7fe fa37 	bl	8002b14 <HAL_RCC_GetSysClockFreq>
 80046a6:	61f8      	str	r0, [r7, #28]
        break;
 80046a8:	e009      	b.n	80046be <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046ae:	61fb      	str	r3, [r7, #28]
        break;
 80046b0:	e005      	b.n	80046be <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 80046b2:	2300      	movs	r3, #0
 80046b4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80046bc:	bf00      	nop
    }

    if (pclk != 0U)
 80046be:	69fb      	ldr	r3, [r7, #28]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d019      	beq.n	80046f8 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	085a      	lsrs	r2, r3, #1
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	441a      	add	r2, r3
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80046d6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046d8:	69bb      	ldr	r3, [r7, #24]
 80046da:	2b0f      	cmp	r3, #15
 80046dc:	d909      	bls.n	80046f2 <UART_SetConfig+0x432>
 80046de:	69bb      	ldr	r3, [r7, #24]
 80046e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046e4:	d205      	bcs.n	80046f2 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80046e6:	69bb      	ldr	r3, [r7, #24]
 80046e8:	b29a      	uxth	r2, r3
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	60da      	str	r2, [r3, #12]
 80046f0:	e002      	b.n	80046f8 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2200      	movs	r2, #0
 80046fc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2200      	movs	r2, #0
 8004702:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004704:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004708:	4618      	mov	r0, r3
 800470a:	3728      	adds	r7, #40	; 0x28
 800470c:	46bd      	mov	sp, r7
 800470e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004712:	bf00      	nop
 8004714:	00f42400 	.word	0x00f42400

08004718 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004718:	b480      	push	{r7}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004724:	f003 0301 	and.w	r3, r3, #1
 8004728:	2b00      	cmp	r3, #0
 800472a:	d00a      	beq.n	8004742 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	430a      	orrs	r2, r1
 8004740:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004746:	f003 0302 	and.w	r3, r3, #2
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00a      	beq.n	8004764 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	430a      	orrs	r2, r1
 8004762:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004768:	f003 0304 	and.w	r3, r3, #4
 800476c:	2b00      	cmp	r3, #0
 800476e:	d00a      	beq.n	8004786 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	430a      	orrs	r2, r1
 8004784:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800478a:	f003 0308 	and.w	r3, r3, #8
 800478e:	2b00      	cmp	r3, #0
 8004790:	d00a      	beq.n	80047a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	430a      	orrs	r2, r1
 80047a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ac:	f003 0310 	and.w	r3, r3, #16
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d00a      	beq.n	80047ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	689b      	ldr	r3, [r3, #8]
 80047ba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	430a      	orrs	r2, r1
 80047c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ce:	f003 0320 	and.w	r3, r3, #32
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d00a      	beq.n	80047ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	430a      	orrs	r2, r1
 80047ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d01a      	beq.n	800482e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	430a      	orrs	r2, r1
 800480c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004812:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004816:	d10a      	bne.n	800482e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	430a      	orrs	r2, r1
 800482c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004832:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004836:	2b00      	cmp	r3, #0
 8004838:	d00a      	beq.n	8004850 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	430a      	orrs	r2, r1
 800484e:	605a      	str	r2, [r3, #4]
  }
}
 8004850:	bf00      	nop
 8004852:	370c      	adds	r7, #12
 8004854:	46bd      	mov	sp, r7
 8004856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485a:	4770      	bx	lr

0800485c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b086      	sub	sp, #24
 8004860:	af02      	add	r7, sp, #8
 8004862:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2200      	movs	r2, #0
 8004868:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800486c:	f7fc fecc 	bl	8001608 <HAL_GetTick>
 8004870:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 0308 	and.w	r3, r3, #8
 800487c:	2b08      	cmp	r3, #8
 800487e:	d10e      	bne.n	800489e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004880:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004884:	9300      	str	r3, [sp, #0]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2200      	movs	r2, #0
 800488a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 f82d 	bl	80048ee <UART_WaitOnFlagUntilTimeout>
 8004894:	4603      	mov	r3, r0
 8004896:	2b00      	cmp	r3, #0
 8004898:	d001      	beq.n	800489e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800489a:	2303      	movs	r3, #3
 800489c:	e023      	b.n	80048e6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f003 0304 	and.w	r3, r3, #4
 80048a8:	2b04      	cmp	r3, #4
 80048aa:	d10e      	bne.n	80048ca <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80048b0:	9300      	str	r3, [sp, #0]
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	2200      	movs	r2, #0
 80048b6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	f000 f817 	bl	80048ee <UART_WaitOnFlagUntilTimeout>
 80048c0:	4603      	mov	r3, r0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d001      	beq.n	80048ca <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048c6:	2303      	movs	r3, #3
 80048c8:	e00d      	b.n	80048e6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2220      	movs	r2, #32
 80048ce:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2220      	movs	r2, #32
 80048d4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2200      	movs	r2, #0
 80048da:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2200      	movs	r2, #0
 80048e0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80048e4:	2300      	movs	r3, #0
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	3710      	adds	r7, #16
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}

080048ee <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80048ee:	b580      	push	{r7, lr}
 80048f0:	b09c      	sub	sp, #112	; 0x70
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	60f8      	str	r0, [r7, #12]
 80048f6:	60b9      	str	r1, [r7, #8]
 80048f8:	603b      	str	r3, [r7, #0]
 80048fa:	4613      	mov	r3, r2
 80048fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048fe:	e0a5      	b.n	8004a4c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004900:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004902:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004906:	f000 80a1 	beq.w	8004a4c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800490a:	f7fc fe7d 	bl	8001608 <HAL_GetTick>
 800490e:	4602      	mov	r2, r0
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	1ad3      	subs	r3, r2, r3
 8004914:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004916:	429a      	cmp	r2, r3
 8004918:	d302      	bcc.n	8004920 <UART_WaitOnFlagUntilTimeout+0x32>
 800491a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800491c:	2b00      	cmp	r3, #0
 800491e:	d13e      	bne.n	800499e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004926:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004928:	e853 3f00 	ldrex	r3, [r3]
 800492c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800492e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004930:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004934:	667b      	str	r3, [r7, #100]	; 0x64
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	461a      	mov	r2, r3
 800493c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800493e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004940:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004942:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004944:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004946:	e841 2300 	strex	r3, r2, [r1]
 800494a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800494c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800494e:	2b00      	cmp	r3, #0
 8004950:	d1e6      	bne.n	8004920 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	3308      	adds	r3, #8
 8004958:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800495a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800495c:	e853 3f00 	ldrex	r3, [r3]
 8004960:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004964:	f023 0301 	bic.w	r3, r3, #1
 8004968:	663b      	str	r3, [r7, #96]	; 0x60
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	3308      	adds	r3, #8
 8004970:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004972:	64ba      	str	r2, [r7, #72]	; 0x48
 8004974:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004976:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004978:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800497a:	e841 2300 	strex	r3, r2, [r1]
 800497e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004980:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004982:	2b00      	cmp	r3, #0
 8004984:	d1e5      	bne.n	8004952 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2220      	movs	r2, #32
 800498a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2220      	movs	r2, #32
 8004990:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2200      	movs	r2, #0
 8004996:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800499a:	2303      	movs	r3, #3
 800499c:	e067      	b.n	8004a6e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0304 	and.w	r3, r3, #4
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d04f      	beq.n	8004a4c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	69db      	ldr	r3, [r3, #28]
 80049b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049ba:	d147      	bne.n	8004a4c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80049c4:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049ce:	e853 3f00 	ldrex	r3, [r3]
 80049d2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80049d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80049da:	66fb      	str	r3, [r7, #108]	; 0x6c
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	461a      	mov	r2, r3
 80049e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049e4:	637b      	str	r3, [r7, #52]	; 0x34
 80049e6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049e8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80049ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80049ec:	e841 2300 	strex	r3, r2, [r1]
 80049f0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80049f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d1e6      	bne.n	80049c6 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	3308      	adds	r3, #8
 80049fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	e853 3f00 	ldrex	r3, [r3]
 8004a06:	613b      	str	r3, [r7, #16]
   return(result);
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	f023 0301 	bic.w	r3, r3, #1
 8004a0e:	66bb      	str	r3, [r7, #104]	; 0x68
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	3308      	adds	r3, #8
 8004a16:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004a18:	623a      	str	r2, [r7, #32]
 8004a1a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a1c:	69f9      	ldr	r1, [r7, #28]
 8004a1e:	6a3a      	ldr	r2, [r7, #32]
 8004a20:	e841 2300 	strex	r3, r2, [r1]
 8004a24:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a26:	69bb      	ldr	r3, [r7, #24]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d1e5      	bne.n	80049f8 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2220      	movs	r2, #32
 8004a30:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2220      	movs	r2, #32
 8004a36:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2220      	movs	r2, #32
 8004a3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2200      	movs	r2, #0
 8004a44:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004a48:	2303      	movs	r3, #3
 8004a4a:	e010      	b.n	8004a6e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	69da      	ldr	r2, [r3, #28]
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	4013      	ands	r3, r2
 8004a56:	68ba      	ldr	r2, [r7, #8]
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	bf0c      	ite	eq
 8004a5c:	2301      	moveq	r3, #1
 8004a5e:	2300      	movne	r3, #0
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	461a      	mov	r2, r3
 8004a64:	79fb      	ldrb	r3, [r7, #7]
 8004a66:	429a      	cmp	r2, r3
 8004a68:	f43f af4a 	beq.w	8004900 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a6c:	2300      	movs	r3, #0
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3770      	adds	r7, #112	; 0x70
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}
	...

08004a78 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b097      	sub	sp, #92	; 0x5c
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	4613      	mov	r3, r2
 8004a84:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	68ba      	ldr	r2, [r7, #8]
 8004a8a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	88fa      	ldrh	r2, [r7, #6]
 8004a90:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	88fa      	ldrh	r2, [r7, #6]
 8004a98:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004aaa:	d10e      	bne.n	8004aca <UART_Start_Receive_IT+0x52>
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	691b      	ldr	r3, [r3, #16]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d105      	bne.n	8004ac0 <UART_Start_Receive_IT+0x48>
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004aba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004abe:	e02d      	b.n	8004b1c <UART_Start_Receive_IT+0xa4>
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	22ff      	movs	r2, #255	; 0xff
 8004ac4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004ac8:	e028      	b.n	8004b1c <UART_Start_Receive_IT+0xa4>
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d10d      	bne.n	8004aee <UART_Start_Receive_IT+0x76>
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	691b      	ldr	r3, [r3, #16]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d104      	bne.n	8004ae4 <UART_Start_Receive_IT+0x6c>
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	22ff      	movs	r2, #255	; 0xff
 8004ade:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004ae2:	e01b      	b.n	8004b1c <UART_Start_Receive_IT+0xa4>
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	227f      	movs	r2, #127	; 0x7f
 8004ae8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004aec:	e016      	b.n	8004b1c <UART_Start_Receive_IT+0xa4>
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004af6:	d10d      	bne.n	8004b14 <UART_Start_Receive_IT+0x9c>
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	691b      	ldr	r3, [r3, #16]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d104      	bne.n	8004b0a <UART_Start_Receive_IT+0x92>
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	227f      	movs	r2, #127	; 0x7f
 8004b04:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004b08:	e008      	b.n	8004b1c <UART_Start_Receive_IT+0xa4>
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	223f      	movs	r2, #63	; 0x3f
 8004b0e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004b12:	e003      	b.n	8004b1c <UART_Start_Receive_IT+0xa4>
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2200      	movs	r2, #0
 8004b18:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2222      	movs	r2, #34	; 0x22
 8004b28:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	3308      	adds	r3, #8
 8004b30:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b34:	e853 3f00 	ldrex	r3, [r3]
 8004b38:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004b3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b3c:	f043 0301 	orr.w	r3, r3, #1
 8004b40:	657b      	str	r3, [r7, #84]	; 0x54
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	3308      	adds	r3, #8
 8004b48:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004b4a:	64ba      	str	r2, [r7, #72]	; 0x48
 8004b4c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b4e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004b50:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004b52:	e841 2300 	strex	r3, r2, [r1]
 8004b56:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004b58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d1e5      	bne.n	8004b2a <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b66:	d107      	bne.n	8004b78 <UART_Start_Receive_IT+0x100>
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	691b      	ldr	r3, [r3, #16]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d103      	bne.n	8004b78 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	4a24      	ldr	r2, [pc, #144]	; (8004c04 <UART_Start_Receive_IT+0x18c>)
 8004b74:	665a      	str	r2, [r3, #100]	; 0x64
 8004b76:	e002      	b.n	8004b7e <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	4a23      	ldr	r2, [pc, #140]	; (8004c08 <UART_Start_Receive_IT+0x190>)
 8004b7c:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2200      	movs	r2, #0
 8004b82:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	691b      	ldr	r3, [r3, #16]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d019      	beq.n	8004bc2 <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b96:	e853 3f00 	ldrex	r3, [r3]
 8004b9a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b9e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8004ba2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	461a      	mov	r2, r3
 8004baa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004bac:	637b      	str	r3, [r7, #52]	; 0x34
 8004bae:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bb0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004bb2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004bb4:	e841 2300 	strex	r3, r2, [r1]
 8004bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d1e6      	bne.n	8004b8e <UART_Start_Receive_IT+0x116>
 8004bc0:	e018      	b.n	8004bf4 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	e853 3f00 	ldrex	r3, [r3]
 8004bce:	613b      	str	r3, [r7, #16]
   return(result);
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	f043 0320 	orr.w	r3, r3, #32
 8004bd6:	653b      	str	r3, [r7, #80]	; 0x50
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	461a      	mov	r2, r3
 8004bde:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004be0:	623b      	str	r3, [r7, #32]
 8004be2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004be4:	69f9      	ldr	r1, [r7, #28]
 8004be6:	6a3a      	ldr	r2, [r7, #32]
 8004be8:	e841 2300 	strex	r3, r2, [r1]
 8004bec:	61bb      	str	r3, [r7, #24]
   return(result);
 8004bee:	69bb      	ldr	r3, [r7, #24]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d1e6      	bne.n	8004bc2 <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8004bf4:	2300      	movs	r3, #0
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	375c      	adds	r7, #92	; 0x5c
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr
 8004c02:	bf00      	nop
 8004c04:	0800539b 	.word	0x0800539b
 8004c08:	0800523b 	.word	0x0800523b

08004c0c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b096      	sub	sp, #88	; 0x58
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	4613      	mov	r3, r2
 8004c18:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	68ba      	ldr	r2, [r7, #8]
 8004c1e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	88fa      	ldrh	r2, [r7, #6]
 8004c24:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2222      	movs	r2, #34	; 0x22
 8004c34:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d02b      	beq.n	8004c96 <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c42:	4a42      	ldr	r2, [pc, #264]	; (8004d4c <UART_Start_Receive_DMA+0x140>)
 8004c44:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c4a:	4a41      	ldr	r2, [pc, #260]	; (8004d50 <UART_Start_Receive_DMA+0x144>)
 8004c4c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c52:	4a40      	ldr	r2, [pc, #256]	; (8004d54 <UART_Start_Receive_DMA+0x148>)
 8004c54:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	3324      	adds	r3, #36	; 0x24
 8004c68:	4619      	mov	r1, r3
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c6e:	461a      	mov	r2, r3
 8004c70:	88fb      	ldrh	r3, [r7, #6]
 8004c72:	f7fc fe6f 	bl	8001954 <HAL_DMA_Start_IT>
 8004c76:	4603      	mov	r3, r0
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d00c      	beq.n	8004c96 <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2210      	movs	r2, #16
 8004c80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2200      	movs	r2, #0
 8004c88:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2220      	movs	r2, #32
 8004c90:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e055      	b.n	8004d42 <UART_Start_Receive_DMA+0x136>
    }
  }
  __HAL_UNLOCK(huart);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	691b      	ldr	r3, [r3, #16]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d018      	beq.n	8004cd8 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cae:	e853 3f00 	ldrex	r3, [r3]
 8004cb2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004cb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cba:	657b      	str	r3, [r7, #84]	; 0x54
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	461a      	mov	r2, r3
 8004cc2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004cc4:	64bb      	str	r3, [r7, #72]	; 0x48
 8004cc6:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cc8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004cca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004ccc:	e841 2300 	strex	r3, r2, [r1]
 8004cd0:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004cd2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d1e6      	bne.n	8004ca6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	3308      	adds	r3, #8
 8004cde:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce2:	e853 3f00 	ldrex	r3, [r3]
 8004ce6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cea:	f043 0301 	orr.w	r3, r3, #1
 8004cee:	653b      	str	r3, [r7, #80]	; 0x50
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	3308      	adds	r3, #8
 8004cf6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004cf8:	637a      	str	r2, [r7, #52]	; 0x34
 8004cfa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cfc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004cfe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d00:	e841 2300 	strex	r3, r2, [r1]
 8004d04:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d1e5      	bne.n	8004cd8 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	3308      	adds	r3, #8
 8004d12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	e853 3f00 	ldrex	r3, [r3]
 8004d1a:	613b      	str	r3, [r7, #16]
   return(result);
 8004d1c:	693b      	ldr	r3, [r7, #16]
 8004d1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d22:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	3308      	adds	r3, #8
 8004d2a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d2c:	623a      	str	r2, [r7, #32]
 8004d2e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d30:	69f9      	ldr	r1, [r7, #28]
 8004d32:	6a3a      	ldr	r2, [r7, #32]
 8004d34:	e841 2300 	strex	r3, r2, [r1]
 8004d38:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d3a:	69bb      	ldr	r3, [r7, #24]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d1e5      	bne.n	8004d0c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8004d40:	2300      	movs	r3, #0
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3758      	adds	r7, #88	; 0x58
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}
 8004d4a:	bf00      	nop
 8004d4c:	08004e6b 	.word	0x08004e6b
 8004d50:	08004f8f 	.word	0x08004f8f
 8004d54:	08004fc7 	.word	0x08004fc7

08004d58 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b089      	sub	sp, #36	; 0x24
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	e853 3f00 	ldrex	r3, [r3]
 8004d6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004d74:	61fb      	str	r3, [r7, #28]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	69fb      	ldr	r3, [r7, #28]
 8004d7e:	61bb      	str	r3, [r7, #24]
 8004d80:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d82:	6979      	ldr	r1, [r7, #20]
 8004d84:	69ba      	ldr	r2, [r7, #24]
 8004d86:	e841 2300 	strex	r3, r2, [r1]
 8004d8a:	613b      	str	r3, [r7, #16]
   return(result);
 8004d8c:	693b      	ldr	r3, [r7, #16]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d1e6      	bne.n	8004d60 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2220      	movs	r2, #32
 8004d96:	679a      	str	r2, [r3, #120]	; 0x78
}
 8004d98:	bf00      	nop
 8004d9a:	3724      	adds	r7, #36	; 0x24
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da2:	4770      	bx	lr

08004da4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b095      	sub	sp, #84	; 0x54
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004db2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004db4:	e853 3f00 	ldrex	r3, [r3]
 8004db8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dbc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004dc0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004dca:	643b      	str	r3, [r7, #64]	; 0x40
 8004dcc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dce:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004dd0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004dd2:	e841 2300 	strex	r3, r2, [r1]
 8004dd6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004dd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d1e6      	bne.n	8004dac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	3308      	adds	r3, #8
 8004de4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004de6:	6a3b      	ldr	r3, [r7, #32]
 8004de8:	e853 3f00 	ldrex	r3, [r3]
 8004dec:	61fb      	str	r3, [r7, #28]
   return(result);
 8004dee:	69fb      	ldr	r3, [r7, #28]
 8004df0:	f023 0301 	bic.w	r3, r3, #1
 8004df4:	64bb      	str	r3, [r7, #72]	; 0x48
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	3308      	adds	r3, #8
 8004dfc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004dfe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e00:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e02:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e06:	e841 2300 	strex	r3, r2, [r1]
 8004e0a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d1e5      	bne.n	8004dde <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d118      	bne.n	8004e4c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	e853 3f00 	ldrex	r3, [r3]
 8004e26:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	f023 0310 	bic.w	r3, r3, #16
 8004e2e:	647b      	str	r3, [r7, #68]	; 0x44
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	461a      	mov	r2, r3
 8004e36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e38:	61bb      	str	r3, [r7, #24]
 8004e3a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e3c:	6979      	ldr	r1, [r7, #20]
 8004e3e:	69ba      	ldr	r2, [r7, #24]
 8004e40:	e841 2300 	strex	r3, r2, [r1]
 8004e44:	613b      	str	r3, [r7, #16]
   return(result);
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d1e6      	bne.n	8004e1a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2220      	movs	r2, #32
 8004e50:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2200      	movs	r2, #0
 8004e56:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004e5e:	bf00      	nop
 8004e60:	3754      	adds	r7, #84	; 0x54
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr

08004e6a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004e6a:	b580      	push	{r7, lr}
 8004e6c:	b09c      	sub	sp, #112	; 0x70
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e76:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0320 	and.w	r3, r3, #32
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d170      	bne.n	8004f68 <UART_DMAReceiveCplt+0xfe>
  {
    huart->RxXferCount = 0U;
 8004e86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e88:	2200      	movs	r2, #0
 8004e8a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e96:	e853 3f00 	ldrex	r3, [r3]
 8004e9a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004e9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e9e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ea2:	66bb      	str	r3, [r7, #104]	; 0x68
 8004ea4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004eac:	65bb      	str	r3, [r7, #88]	; 0x58
 8004eae:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eb0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004eb2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004eb4:	e841 2300 	strex	r3, r2, [r1]
 8004eb8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004eba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d1e6      	bne.n	8004e8e <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ec0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	3308      	adds	r3, #8
 8004ec6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eca:	e853 3f00 	ldrex	r3, [r3]
 8004ece:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004ed0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ed2:	f023 0301 	bic.w	r3, r3, #1
 8004ed6:	667b      	str	r3, [r7, #100]	; 0x64
 8004ed8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	3308      	adds	r3, #8
 8004ede:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004ee0:	647a      	str	r2, [r7, #68]	; 0x44
 8004ee2:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ee4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004ee6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004ee8:	e841 2300 	strex	r3, r2, [r1]
 8004eec:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004eee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d1e5      	bne.n	8004ec0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ef4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	3308      	adds	r3, #8
 8004efa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004efe:	e853 3f00 	ldrex	r3, [r3]
 8004f02:	623b      	str	r3, [r7, #32]
   return(result);
 8004f04:	6a3b      	ldr	r3, [r7, #32]
 8004f06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f0a:	663b      	str	r3, [r7, #96]	; 0x60
 8004f0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	3308      	adds	r3, #8
 8004f12:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004f14:	633a      	str	r2, [r7, #48]	; 0x30
 8004f16:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f18:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004f1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f1c:	e841 2300 	strex	r3, r2, [r1]
 8004f20:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d1e5      	bne.n	8004ef4 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004f28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f2a:	2220      	movs	r2, #32
 8004f2c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f32:	2b01      	cmp	r3, #1
 8004f34:	d118      	bne.n	8004f68 <UART_DMAReceiveCplt+0xfe>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	e853 3f00 	ldrex	r3, [r3]
 8004f42:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	f023 0310 	bic.w	r3, r3, #16
 8004f4a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004f4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	461a      	mov	r2, r3
 8004f52:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f54:	61fb      	str	r3, [r7, #28]
 8004f56:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f58:	69b9      	ldr	r1, [r7, #24]
 8004f5a:	69fa      	ldr	r2, [r7, #28]
 8004f5c:	e841 2300 	strex	r3, r2, [r1]
 8004f60:	617b      	str	r3, [r7, #20]
   return(result);
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d1e6      	bne.n	8004f36 <UART_DMAReceiveCplt+0xcc>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d107      	bne.n	8004f80 <UART_DMAReceiveCplt+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f72:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004f76:	4619      	mov	r1, r3
 8004f78:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004f7a:	f7ff f995 	bl	80042a8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f7e:	e002      	b.n	8004f86 <UART_DMAReceiveCplt+0x11c>
    HAL_UART_RxCpltCallback(huart);
 8004f80:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004f82:	f7fb fe7f 	bl	8000c84 <HAL_UART_RxCpltCallback>
}
 8004f86:	bf00      	nop
 8004f88:	3770      	adds	r7, #112	; 0x70
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}

08004f8e <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004f8e:	b580      	push	{r7, lr}
 8004f90:	b084      	sub	sp, #16
 8004f92:	af00      	add	r7, sp, #0
 8004f94:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f9a:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d109      	bne.n	8004fb8 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004faa:	085b      	lsrs	r3, r3, #1
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	4619      	mov	r1, r3
 8004fb0:	68f8      	ldr	r0, [r7, #12]
 8004fb2:	f7ff f979 	bl	80042a8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004fb6:	e002      	b.n	8004fbe <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8004fb8:	68f8      	ldr	r0, [r7, #12]
 8004fba:	f7ff f961 	bl	8004280 <HAL_UART_RxHalfCpltCallback>
}
 8004fbe:	bf00      	nop
 8004fc0:	3710      	adds	r7, #16
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}

08004fc6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004fc6:	b580      	push	{r7, lr}
 8004fc8:	b086      	sub	sp, #24
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fd2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004fd8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004fde:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fea:	2b80      	cmp	r3, #128	; 0x80
 8004fec:	d109      	bne.n	8005002 <UART_DMAError+0x3c>
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	2b21      	cmp	r3, #33	; 0x21
 8004ff2:	d106      	bne.n	8005002 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8004ffc:	6978      	ldr	r0, [r7, #20]
 8004ffe:	f7ff feab 	bl	8004d58 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800500c:	2b40      	cmp	r3, #64	; 0x40
 800500e:	d109      	bne.n	8005024 <UART_DMAError+0x5e>
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2b22      	cmp	r3, #34	; 0x22
 8005014:	d106      	bne.n	8005024 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	2200      	movs	r2, #0
 800501a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800501e:	6978      	ldr	r0, [r7, #20]
 8005020:	f7ff fec0 	bl	8004da4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800502a:	f043 0210 	orr.w	r2, r3, #16
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005034:	6978      	ldr	r0, [r7, #20]
 8005036:	f7ff f92d 	bl	8004294 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800503a:	bf00      	nop
 800503c:	3718      	adds	r7, #24
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}

08005042 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005042:	b580      	push	{r7, lr}
 8005044:	b084      	sub	sp, #16
 8005046:	af00      	add	r7, sp, #0
 8005048:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800504e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	2200      	movs	r2, #0
 8005054:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2200      	movs	r2, #0
 800505c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005060:	68f8      	ldr	r0, [r7, #12]
 8005062:	f7ff f917 	bl	8004294 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005066:	bf00      	nop
 8005068:	3710      	adds	r7, #16
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}

0800506e <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800506e:	b480      	push	{r7}
 8005070:	b08f      	sub	sp, #60	; 0x3c
 8005072:	af00      	add	r7, sp, #0
 8005074:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800507a:	2b21      	cmp	r3, #33	; 0x21
 800507c:	d14d      	bne.n	800511a <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005084:	b29b      	uxth	r3, r3
 8005086:	2b00      	cmp	r3, #0
 8005088:	d132      	bne.n	80050f0 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005090:	6a3b      	ldr	r3, [r7, #32]
 8005092:	e853 3f00 	ldrex	r3, [r3]
 8005096:	61fb      	str	r3, [r7, #28]
   return(result);
 8005098:	69fb      	ldr	r3, [r7, #28]
 800509a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800509e:	637b      	str	r3, [r7, #52]	; 0x34
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	461a      	mov	r2, r3
 80050a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80050aa:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80050ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80050b0:	e841 2300 	strex	r3, r2, [r1]
 80050b4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80050b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d1e6      	bne.n	800508a <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	e853 3f00 	ldrex	r3, [r3]
 80050c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80050d0:	633b      	str	r3, [r7, #48]	; 0x30
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	461a      	mov	r2, r3
 80050d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050da:	61bb      	str	r3, [r7, #24]
 80050dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050de:	6979      	ldr	r1, [r7, #20]
 80050e0:	69ba      	ldr	r2, [r7, #24]
 80050e2:	e841 2300 	strex	r3, r2, [r1]
 80050e6:	613b      	str	r3, [r7, #16]
   return(result);
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d1e6      	bne.n	80050bc <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80050ee:	e014      	b.n	800511a <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050f4:	781a      	ldrb	r2, [r3, #0]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	b292      	uxth	r2, r2
 80050fc:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005102:	1c5a      	adds	r2, r3, #1
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800510e:	b29b      	uxth	r3, r3
 8005110:	3b01      	subs	r3, #1
 8005112:	b29a      	uxth	r2, r3
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800511a:	bf00      	nop
 800511c:	373c      	adds	r7, #60	; 0x3c
 800511e:	46bd      	mov	sp, r7
 8005120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005124:	4770      	bx	lr

08005126 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005126:	b480      	push	{r7}
 8005128:	b091      	sub	sp, #68	; 0x44
 800512a:	af00      	add	r7, sp, #0
 800512c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005132:	2b21      	cmp	r3, #33	; 0x21
 8005134:	d151      	bne.n	80051da <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800513c:	b29b      	uxth	r3, r3
 800513e:	2b00      	cmp	r3, #0
 8005140:	d132      	bne.n	80051a8 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800514a:	e853 3f00 	ldrex	r3, [r3]
 800514e:	623b      	str	r3, [r7, #32]
   return(result);
 8005150:	6a3b      	ldr	r3, [r7, #32]
 8005152:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005156:	63bb      	str	r3, [r7, #56]	; 0x38
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	461a      	mov	r2, r3
 800515e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005160:	633b      	str	r3, [r7, #48]	; 0x30
 8005162:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005164:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005166:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005168:	e841 2300 	strex	r3, r2, [r1]
 800516c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800516e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005170:	2b00      	cmp	r3, #0
 8005172:	d1e6      	bne.n	8005142 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	e853 3f00 	ldrex	r3, [r3]
 8005180:	60fb      	str	r3, [r7, #12]
   return(result);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005188:	637b      	str	r3, [r7, #52]	; 0x34
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	461a      	mov	r2, r3
 8005190:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005192:	61fb      	str	r3, [r7, #28]
 8005194:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005196:	69b9      	ldr	r1, [r7, #24]
 8005198:	69fa      	ldr	r2, [r7, #28]
 800519a:	e841 2300 	strex	r3, r2, [r1]
 800519e:	617b      	str	r3, [r7, #20]
   return(result);
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d1e6      	bne.n	8005174 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80051a6:	e018      	b.n	80051da <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051ac:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80051ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051b0:	881a      	ldrh	r2, [r3, #0]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051ba:	b292      	uxth	r2, r2
 80051bc:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051c2:	1c9a      	adds	r2, r3, #2
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	3b01      	subs	r3, #1
 80051d2:	b29a      	uxth	r2, r3
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80051da:	bf00      	nop
 80051dc:	3744      	adds	r7, #68	; 0x44
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr

080051e6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80051e6:	b580      	push	{r7, lr}
 80051e8:	b088      	sub	sp, #32
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	e853 3f00 	ldrex	r3, [r3]
 80051fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005202:	61fb      	str	r3, [r7, #28]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	461a      	mov	r2, r3
 800520a:	69fb      	ldr	r3, [r7, #28]
 800520c:	61bb      	str	r3, [r7, #24]
 800520e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005210:	6979      	ldr	r1, [r7, #20]
 8005212:	69ba      	ldr	r2, [r7, #24]
 8005214:	e841 2300 	strex	r3, r2, [r1]
 8005218:	613b      	str	r3, [r7, #16]
   return(result);
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d1e6      	bne.n	80051ee <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2220      	movs	r2, #32
 8005224:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800522c:	6878      	ldr	r0, [r7, #4]
 800522e:	f7ff f81d 	bl	800426c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005232:	bf00      	nop
 8005234:	3720      	adds	r7, #32
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}

0800523a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800523a:	b580      	push	{r7, lr}
 800523c:	b096      	sub	sp, #88	; 0x58
 800523e:	af00      	add	r7, sp, #0
 8005240:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005248:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005250:	2b22      	cmp	r3, #34	; 0x22
 8005252:	f040 8094 	bne.w	800537e <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800525c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005260:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8005264:	b2d9      	uxtb	r1, r3
 8005266:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800526a:	b2da      	uxtb	r2, r3
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005270:	400a      	ands	r2, r1
 8005272:	b2d2      	uxtb	r2, r2
 8005274:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800527a:	1c5a      	adds	r2, r3, #1
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005286:	b29b      	uxth	r3, r3
 8005288:	3b01      	subs	r3, #1
 800528a:	b29a      	uxth	r2, r3
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005298:	b29b      	uxth	r3, r3
 800529a:	2b00      	cmp	r3, #0
 800529c:	d179      	bne.n	8005392 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052a6:	e853 3f00 	ldrex	r3, [r3]
 80052aa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80052ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052ae:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80052b2:	653b      	str	r3, [r7, #80]	; 0x50
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	461a      	mov	r2, r3
 80052ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80052bc:	647b      	str	r3, [r7, #68]	; 0x44
 80052be:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052c0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80052c2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80052c4:	e841 2300 	strex	r3, r2, [r1]
 80052c8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80052ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d1e6      	bne.n	800529e <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	3308      	adds	r3, #8
 80052d6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052da:	e853 3f00 	ldrex	r3, [r3]
 80052de:	623b      	str	r3, [r7, #32]
   return(result);
 80052e0:	6a3b      	ldr	r3, [r7, #32]
 80052e2:	f023 0301 	bic.w	r3, r3, #1
 80052e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	3308      	adds	r3, #8
 80052ee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80052f0:	633a      	str	r2, [r7, #48]	; 0x30
 80052f2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80052f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052f8:	e841 2300 	strex	r3, r2, [r1]
 80052fc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80052fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005300:	2b00      	cmp	r3, #0
 8005302:	d1e5      	bne.n	80052d0 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2220      	movs	r2, #32
 8005308:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005314:	2b01      	cmp	r3, #1
 8005316:	d12e      	bne.n	8005376 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	e853 3f00 	ldrex	r3, [r3]
 800532a:	60fb      	str	r3, [r7, #12]
   return(result);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f023 0310 	bic.w	r3, r3, #16
 8005332:	64bb      	str	r3, [r7, #72]	; 0x48
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	461a      	mov	r2, r3
 800533a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800533c:	61fb      	str	r3, [r7, #28]
 800533e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005340:	69b9      	ldr	r1, [r7, #24]
 8005342:	69fa      	ldr	r2, [r7, #28]
 8005344:	e841 2300 	strex	r3, r2, [r1]
 8005348:	617b      	str	r3, [r7, #20]
   return(result);
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d1e6      	bne.n	800531e <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	69db      	ldr	r3, [r3, #28]
 8005356:	f003 0310 	and.w	r3, r3, #16
 800535a:	2b10      	cmp	r3, #16
 800535c:	d103      	bne.n	8005366 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	2210      	movs	r2, #16
 8005364:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800536c:	4619      	mov	r1, r3
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f7fe ff9a 	bl	80042a8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005374:	e00d      	b.n	8005392 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f7fb fc84 	bl	8000c84 <HAL_UART_RxCpltCallback>
}
 800537c:	e009      	b.n	8005392 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	8b1b      	ldrh	r3, [r3, #24]
 8005384:	b29a      	uxth	r2, r3
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f042 0208 	orr.w	r2, r2, #8
 800538e:	b292      	uxth	r2, r2
 8005390:	831a      	strh	r2, [r3, #24]
}
 8005392:	bf00      	nop
 8005394:	3758      	adds	r7, #88	; 0x58
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}

0800539a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800539a:	b580      	push	{r7, lr}
 800539c:	b096      	sub	sp, #88	; 0x58
 800539e:	af00      	add	r7, sp, #0
 80053a0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80053a8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80053b0:	2b22      	cmp	r3, #34	; 0x22
 80053b2:	f040 8094 	bne.w	80054de <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80053bc:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053c4:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80053c6:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80053ca:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80053ce:	4013      	ands	r3, r2
 80053d0:	b29a      	uxth	r2, r3
 80053d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053d4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053da:	1c9a      	adds	r2, r3, #2
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80053e6:	b29b      	uxth	r3, r3
 80053e8:	3b01      	subs	r3, #1
 80053ea:	b29a      	uxth	r2, r3
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80053f8:	b29b      	uxth	r3, r3
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d179      	bne.n	80054f2 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005404:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005406:	e853 3f00 	ldrex	r3, [r3]
 800540a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800540c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800540e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005412:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	461a      	mov	r2, r3
 800541a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800541c:	643b      	str	r3, [r7, #64]	; 0x40
 800541e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005420:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005422:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005424:	e841 2300 	strex	r3, r2, [r1]
 8005428:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800542a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800542c:	2b00      	cmp	r3, #0
 800542e:	d1e6      	bne.n	80053fe <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	3308      	adds	r3, #8
 8005436:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005438:	6a3b      	ldr	r3, [r7, #32]
 800543a:	e853 3f00 	ldrex	r3, [r3]
 800543e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005440:	69fb      	ldr	r3, [r7, #28]
 8005442:	f023 0301 	bic.w	r3, r3, #1
 8005446:	64bb      	str	r3, [r7, #72]	; 0x48
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	3308      	adds	r3, #8
 800544e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005450:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005452:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005454:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005456:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005458:	e841 2300 	strex	r3, r2, [r1]
 800545c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800545e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005460:	2b00      	cmp	r3, #0
 8005462:	d1e5      	bne.n	8005430 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2220      	movs	r2, #32
 8005468:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2200      	movs	r2, #0
 800546e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005474:	2b01      	cmp	r3, #1
 8005476:	d12e      	bne.n	80054d6 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2200      	movs	r2, #0
 800547c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	e853 3f00 	ldrex	r3, [r3]
 800548a:	60bb      	str	r3, [r7, #8]
   return(result);
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	f023 0310 	bic.w	r3, r3, #16
 8005492:	647b      	str	r3, [r7, #68]	; 0x44
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	461a      	mov	r2, r3
 800549a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800549c:	61bb      	str	r3, [r7, #24]
 800549e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054a0:	6979      	ldr	r1, [r7, #20]
 80054a2:	69ba      	ldr	r2, [r7, #24]
 80054a4:	e841 2300 	strex	r3, r2, [r1]
 80054a8:	613b      	str	r3, [r7, #16]
   return(result);
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d1e6      	bne.n	800547e <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	69db      	ldr	r3, [r3, #28]
 80054b6:	f003 0310 	and.w	r3, r3, #16
 80054ba:	2b10      	cmp	r3, #16
 80054bc:	d103      	bne.n	80054c6 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	2210      	movs	r2, #16
 80054c4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80054cc:	4619      	mov	r1, r3
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	f7fe feea 	bl	80042a8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80054d4:	e00d      	b.n	80054f2 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 80054d6:	6878      	ldr	r0, [r7, #4]
 80054d8:	f7fb fbd4 	bl	8000c84 <HAL_UART_RxCpltCallback>
}
 80054dc:	e009      	b.n	80054f2 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	8b1b      	ldrh	r3, [r3, #24]
 80054e4:	b29a      	uxth	r2, r3
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f042 0208 	orr.w	r2, r2, #8
 80054ee:	b292      	uxth	r2, r2
 80054f0:	831a      	strh	r2, [r3, #24]
}
 80054f2:	bf00      	nop
 80054f4:	3758      	adds	r7, #88	; 0x58
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}

080054fa <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80054fa:	b480      	push	{r7}
 80054fc:	b083      	sub	sp, #12
 80054fe:	af00      	add	r7, sp, #0
 8005500:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005502:	bf00      	nop
 8005504:	370c      	adds	r7, #12
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr
	...

08005510 <__NVIC_SetPriority>:
{
 8005510:	b480      	push	{r7}
 8005512:	b083      	sub	sp, #12
 8005514:	af00      	add	r7, sp, #0
 8005516:	4603      	mov	r3, r0
 8005518:	6039      	str	r1, [r7, #0]
 800551a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800551c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005520:	2b00      	cmp	r3, #0
 8005522:	db0a      	blt.n	800553a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	b2da      	uxtb	r2, r3
 8005528:	490c      	ldr	r1, [pc, #48]	; (800555c <__NVIC_SetPriority+0x4c>)
 800552a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800552e:	0112      	lsls	r2, r2, #4
 8005530:	b2d2      	uxtb	r2, r2
 8005532:	440b      	add	r3, r1
 8005534:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005538:	e00a      	b.n	8005550 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	b2da      	uxtb	r2, r3
 800553e:	4908      	ldr	r1, [pc, #32]	; (8005560 <__NVIC_SetPriority+0x50>)
 8005540:	79fb      	ldrb	r3, [r7, #7]
 8005542:	f003 030f 	and.w	r3, r3, #15
 8005546:	3b04      	subs	r3, #4
 8005548:	0112      	lsls	r2, r2, #4
 800554a:	b2d2      	uxtb	r2, r2
 800554c:	440b      	add	r3, r1
 800554e:	761a      	strb	r2, [r3, #24]
}
 8005550:	bf00      	nop
 8005552:	370c      	adds	r7, #12
 8005554:	46bd      	mov	sp, r7
 8005556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555a:	4770      	bx	lr
 800555c:	e000e100 	.word	0xe000e100
 8005560:	e000ed00 	.word	0xe000ed00

08005564 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005564:	b580      	push	{r7, lr}
 8005566:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005568:	4b05      	ldr	r3, [pc, #20]	; (8005580 <SysTick_Handler+0x1c>)
 800556a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800556c:	f002 fb12 	bl	8007b94 <xTaskGetSchedulerState>
 8005570:	4603      	mov	r3, r0
 8005572:	2b01      	cmp	r3, #1
 8005574:	d001      	beq.n	800557a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005576:	f003 fb3f 	bl	8008bf8 <xPortSysTickHandler>
  }
}
 800557a:	bf00      	nop
 800557c:	bd80      	pop	{r7, pc}
 800557e:	bf00      	nop
 8005580:	e000e010 	.word	0xe000e010

08005584 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005584:	b580      	push	{r7, lr}
 8005586:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005588:	2100      	movs	r1, #0
 800558a:	f06f 0004 	mvn.w	r0, #4
 800558e:	f7ff ffbf 	bl	8005510 <__NVIC_SetPriority>
#endif
}
 8005592:	bf00      	nop
 8005594:	bd80      	pop	{r7, pc}
	...

08005598 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005598:	b480      	push	{r7}
 800559a:	b083      	sub	sp, #12
 800559c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800559e:	f3ef 8305 	mrs	r3, IPSR
 80055a2:	603b      	str	r3, [r7, #0]
  return(result);
 80055a4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d003      	beq.n	80055b2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80055aa:	f06f 0305 	mvn.w	r3, #5
 80055ae:	607b      	str	r3, [r7, #4]
 80055b0:	e00c      	b.n	80055cc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80055b2:	4b0a      	ldr	r3, [pc, #40]	; (80055dc <osKernelInitialize+0x44>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d105      	bne.n	80055c6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80055ba:	4b08      	ldr	r3, [pc, #32]	; (80055dc <osKernelInitialize+0x44>)
 80055bc:	2201      	movs	r2, #1
 80055be:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80055c0:	2300      	movs	r3, #0
 80055c2:	607b      	str	r3, [r7, #4]
 80055c4:	e002      	b.n	80055cc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80055c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80055ca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80055cc:	687b      	ldr	r3, [r7, #4]
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	370c      	adds	r7, #12
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr
 80055da:	bf00      	nop
 80055dc:	200028f4 	.word	0x200028f4

080055e0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b082      	sub	sp, #8
 80055e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80055e6:	f3ef 8305 	mrs	r3, IPSR
 80055ea:	603b      	str	r3, [r7, #0]
  return(result);
 80055ec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d003      	beq.n	80055fa <osKernelStart+0x1a>
    stat = osErrorISR;
 80055f2:	f06f 0305 	mvn.w	r3, #5
 80055f6:	607b      	str	r3, [r7, #4]
 80055f8:	e010      	b.n	800561c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80055fa:	4b0b      	ldr	r3, [pc, #44]	; (8005628 <osKernelStart+0x48>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	2b01      	cmp	r3, #1
 8005600:	d109      	bne.n	8005616 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005602:	f7ff ffbf 	bl	8005584 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005606:	4b08      	ldr	r3, [pc, #32]	; (8005628 <osKernelStart+0x48>)
 8005608:	2202      	movs	r2, #2
 800560a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800560c:	f001 fe66 	bl	80072dc <vTaskStartScheduler>
      stat = osOK;
 8005610:	2300      	movs	r3, #0
 8005612:	607b      	str	r3, [r7, #4]
 8005614:	e002      	b.n	800561c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005616:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800561a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800561c:	687b      	ldr	r3, [r7, #4]
}
 800561e:	4618      	mov	r0, r3
 8005620:	3708      	adds	r7, #8
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}
 8005626:	bf00      	nop
 8005628:	200028f4 	.word	0x200028f4

0800562c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800562c:	b580      	push	{r7, lr}
 800562e:	b08e      	sub	sp, #56	; 0x38
 8005630:	af04      	add	r7, sp, #16
 8005632:	60f8      	str	r0, [r7, #12]
 8005634:	60b9      	str	r1, [r7, #8]
 8005636:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005638:	2300      	movs	r3, #0
 800563a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800563c:	f3ef 8305 	mrs	r3, IPSR
 8005640:	617b      	str	r3, [r7, #20]
  return(result);
 8005642:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005644:	2b00      	cmp	r3, #0
 8005646:	d17e      	bne.n	8005746 <osThreadNew+0x11a>
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d07b      	beq.n	8005746 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800564e:	2380      	movs	r3, #128	; 0x80
 8005650:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005652:	2318      	movs	r3, #24
 8005654:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005656:	2300      	movs	r3, #0
 8005658:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800565a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800565e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d045      	beq.n	80056f2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d002      	beq.n	8005674 <osThreadNew+0x48>
        name = attr->name;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	699b      	ldr	r3, [r3, #24]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d002      	beq.n	8005682 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	699b      	ldr	r3, [r3, #24]
 8005680:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005682:	69fb      	ldr	r3, [r7, #28]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d008      	beq.n	800569a <osThreadNew+0x6e>
 8005688:	69fb      	ldr	r3, [r7, #28]
 800568a:	2b38      	cmp	r3, #56	; 0x38
 800568c:	d805      	bhi.n	800569a <osThreadNew+0x6e>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	f003 0301 	and.w	r3, r3, #1
 8005696:	2b00      	cmp	r3, #0
 8005698:	d001      	beq.n	800569e <osThreadNew+0x72>
        return (NULL);
 800569a:	2300      	movs	r3, #0
 800569c:	e054      	b.n	8005748 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	695b      	ldr	r3, [r3, #20]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d003      	beq.n	80056ae <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	695b      	ldr	r3, [r3, #20]
 80056aa:	089b      	lsrs	r3, r3, #2
 80056ac:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d00e      	beq.n	80056d4 <osThreadNew+0xa8>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	68db      	ldr	r3, [r3, #12]
 80056ba:	2bbb      	cmp	r3, #187	; 0xbb
 80056bc:	d90a      	bls.n	80056d4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d006      	beq.n	80056d4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	695b      	ldr	r3, [r3, #20]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d002      	beq.n	80056d4 <osThreadNew+0xa8>
        mem = 1;
 80056ce:	2301      	movs	r3, #1
 80056d0:	61bb      	str	r3, [r7, #24]
 80056d2:	e010      	b.n	80056f6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d10c      	bne.n	80056f6 <osThreadNew+0xca>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	68db      	ldr	r3, [r3, #12]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d108      	bne.n	80056f6 <osThreadNew+0xca>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	691b      	ldr	r3, [r3, #16]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d104      	bne.n	80056f6 <osThreadNew+0xca>
          mem = 0;
 80056ec:	2300      	movs	r3, #0
 80056ee:	61bb      	str	r3, [r7, #24]
 80056f0:	e001      	b.n	80056f6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80056f2:	2300      	movs	r3, #0
 80056f4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80056f6:	69bb      	ldr	r3, [r7, #24]
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d110      	bne.n	800571e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005700:	687a      	ldr	r2, [r7, #4]
 8005702:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005704:	9202      	str	r2, [sp, #8]
 8005706:	9301      	str	r3, [sp, #4]
 8005708:	69fb      	ldr	r3, [r7, #28]
 800570a:	9300      	str	r3, [sp, #0]
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	6a3a      	ldr	r2, [r7, #32]
 8005710:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005712:	68f8      	ldr	r0, [r7, #12]
 8005714:	f001 fb84 	bl	8006e20 <xTaskCreateStatic>
 8005718:	4603      	mov	r3, r0
 800571a:	613b      	str	r3, [r7, #16]
 800571c:	e013      	b.n	8005746 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800571e:	69bb      	ldr	r3, [r7, #24]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d110      	bne.n	8005746 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005724:	6a3b      	ldr	r3, [r7, #32]
 8005726:	b29a      	uxth	r2, r3
 8005728:	f107 0310 	add.w	r3, r7, #16
 800572c:	9301      	str	r3, [sp, #4]
 800572e:	69fb      	ldr	r3, [r7, #28]
 8005730:	9300      	str	r3, [sp, #0]
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005736:	68f8      	ldr	r0, [r7, #12]
 8005738:	f001 fbcf 	bl	8006eda <xTaskCreate>
 800573c:	4603      	mov	r3, r0
 800573e:	2b01      	cmp	r3, #1
 8005740:	d001      	beq.n	8005746 <osThreadNew+0x11a>
            hTask = NULL;
 8005742:	2300      	movs	r3, #0
 8005744:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005746:	693b      	ldr	r3, [r7, #16]
}
 8005748:	4618      	mov	r0, r3
 800574a:	3728      	adds	r7, #40	; 0x28
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}

08005750 <osThreadExit>:

  return (stat);
}
#endif /* (configUSE_OS2_THREAD_SUSPEND_RESUME == 1) */

__NO_RETURN void osThreadExit (void) {
 8005750:	b580      	push	{r7, lr}
 8005752:	af00      	add	r7, sp, #0
#ifndef USE_FreeRTOS_HEAP_1
  vTaskDelete (NULL);
 8005754:	2000      	movs	r0, #0
 8005756:	f001 fd1b 	bl	8007190 <vTaskDelete>
#endif
  for (;;);
 800575a:	e7fe      	b.n	800575a <osThreadExit+0xa>

0800575c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800575c:	b580      	push	{r7, lr}
 800575e:	b084      	sub	sp, #16
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005764:	f3ef 8305 	mrs	r3, IPSR
 8005768:	60bb      	str	r3, [r7, #8]
  return(result);
 800576a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800576c:	2b00      	cmp	r3, #0
 800576e:	d003      	beq.n	8005778 <osDelay+0x1c>
    stat = osErrorISR;
 8005770:	f06f 0305 	mvn.w	r3, #5
 8005774:	60fb      	str	r3, [r7, #12]
 8005776:	e007      	b.n	8005788 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005778:	2300      	movs	r3, #0
 800577a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d002      	beq.n	8005788 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f001 fd76 	bl	8007274 <vTaskDelay>
    }
  }

  return (stat);
 8005788:	68fb      	ldr	r3, [r7, #12]
}
 800578a:	4618      	mov	r0, r3
 800578c:	3710      	adds	r7, #16
 800578e:	46bd      	mov	sp, r7
 8005790:	bd80      	pop	{r7, pc}

08005792 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8005792:	b580      	push	{r7, lr}
 8005794:	b08a      	sub	sp, #40	; 0x28
 8005796:	af02      	add	r7, sp, #8
 8005798:	60f8      	str	r0, [r7, #12]
 800579a:	60b9      	str	r1, [r7, #8]
 800579c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800579e:	2300      	movs	r3, #0
 80057a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80057a2:	f3ef 8305 	mrs	r3, IPSR
 80057a6:	613b      	str	r3, [r7, #16]
  return(result);
 80057a8:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d175      	bne.n	800589a <osSemaphoreNew+0x108>
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d072      	beq.n	800589a <osSemaphoreNew+0x108>
 80057b4:	68ba      	ldr	r2, [r7, #8]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	429a      	cmp	r2, r3
 80057ba:	d86e      	bhi.n	800589a <osSemaphoreNew+0x108>
    mem = -1;
 80057bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80057c0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d015      	beq.n	80057f4 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d006      	beq.n	80057de <osSemaphoreNew+0x4c>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	68db      	ldr	r3, [r3, #12]
 80057d4:	2b4f      	cmp	r3, #79	; 0x4f
 80057d6:	d902      	bls.n	80057de <osSemaphoreNew+0x4c>
        mem = 1;
 80057d8:	2301      	movs	r3, #1
 80057da:	61bb      	str	r3, [r7, #24]
 80057dc:	e00c      	b.n	80057f8 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d108      	bne.n	80057f8 <osSemaphoreNew+0x66>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	68db      	ldr	r3, [r3, #12]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d104      	bne.n	80057f8 <osSemaphoreNew+0x66>
          mem = 0;
 80057ee:	2300      	movs	r3, #0
 80057f0:	61bb      	str	r3, [r7, #24]
 80057f2:	e001      	b.n	80057f8 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80057f4:	2300      	movs	r3, #0
 80057f6:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80057f8:	69bb      	ldr	r3, [r7, #24]
 80057fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80057fe:	d04c      	beq.n	800589a <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2b01      	cmp	r3, #1
 8005804:	d128      	bne.n	8005858 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8005806:	69bb      	ldr	r3, [r7, #24]
 8005808:	2b01      	cmp	r3, #1
 800580a:	d10a      	bne.n	8005822 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	2203      	movs	r2, #3
 8005812:	9200      	str	r2, [sp, #0]
 8005814:	2200      	movs	r2, #0
 8005816:	2100      	movs	r1, #0
 8005818:	2001      	movs	r0, #1
 800581a:	f000 fb5b 	bl	8005ed4 <xQueueGenericCreateStatic>
 800581e:	61f8      	str	r0, [r7, #28]
 8005820:	e005      	b.n	800582e <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8005822:	2203      	movs	r2, #3
 8005824:	2100      	movs	r1, #0
 8005826:	2001      	movs	r0, #1
 8005828:	f000 fbcc 	bl	8005fc4 <xQueueGenericCreate>
 800582c:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800582e:	69fb      	ldr	r3, [r7, #28]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d022      	beq.n	800587a <osSemaphoreNew+0xe8>
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d01f      	beq.n	800587a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800583a:	2300      	movs	r3, #0
 800583c:	2200      	movs	r2, #0
 800583e:	2100      	movs	r1, #0
 8005840:	69f8      	ldr	r0, [r7, #28]
 8005842:	f000 fc87 	bl	8006154 <xQueueGenericSend>
 8005846:	4603      	mov	r3, r0
 8005848:	2b01      	cmp	r3, #1
 800584a:	d016      	beq.n	800587a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800584c:	69f8      	ldr	r0, [r7, #28]
 800584e:	f001 f913 	bl	8006a78 <vQueueDelete>
            hSemaphore = NULL;
 8005852:	2300      	movs	r3, #0
 8005854:	61fb      	str	r3, [r7, #28]
 8005856:	e010      	b.n	800587a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8005858:	69bb      	ldr	r3, [r7, #24]
 800585a:	2b01      	cmp	r3, #1
 800585c:	d108      	bne.n	8005870 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	461a      	mov	r2, r3
 8005864:	68b9      	ldr	r1, [r7, #8]
 8005866:	68f8      	ldr	r0, [r7, #12]
 8005868:	f000 fc09 	bl	800607e <xQueueCreateCountingSemaphoreStatic>
 800586c:	61f8      	str	r0, [r7, #28]
 800586e:	e004      	b.n	800587a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8005870:	68b9      	ldr	r1, [r7, #8]
 8005872:	68f8      	ldr	r0, [r7, #12]
 8005874:	f000 fc3a 	bl	80060ec <xQueueCreateCountingSemaphore>
 8005878:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800587a:	69fb      	ldr	r3, [r7, #28]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d00c      	beq.n	800589a <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d003      	beq.n	800588e <osSemaphoreNew+0xfc>
          name = attr->name;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	617b      	str	r3, [r7, #20]
 800588c:	e001      	b.n	8005892 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800588e:	2300      	movs	r3, #0
 8005890:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8005892:	6979      	ldr	r1, [r7, #20]
 8005894:	69f8      	ldr	r0, [r7, #28]
 8005896:	f001 fa3b 	bl	8006d10 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800589a:	69fb      	ldr	r3, [r7, #28]
}
 800589c:	4618      	mov	r0, r3
 800589e:	3720      	adds	r7, #32
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b086      	sub	sp, #24
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
 80058ac:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80058b2:	2300      	movs	r3, #0
 80058b4:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d103      	bne.n	80058c4 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80058bc:	f06f 0303 	mvn.w	r3, #3
 80058c0:	617b      	str	r3, [r7, #20]
 80058c2:	e039      	b.n	8005938 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80058c4:	f3ef 8305 	mrs	r3, IPSR
 80058c8:	60fb      	str	r3, [r7, #12]
  return(result);
 80058ca:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d022      	beq.n	8005916 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d003      	beq.n	80058de <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80058d6:	f06f 0303 	mvn.w	r3, #3
 80058da:	617b      	str	r3, [r7, #20]
 80058dc:	e02c      	b.n	8005938 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80058de:	2300      	movs	r3, #0
 80058e0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80058e2:	f107 0308 	add.w	r3, r7, #8
 80058e6:	461a      	mov	r2, r3
 80058e8:	2100      	movs	r1, #0
 80058ea:	6938      	ldr	r0, [r7, #16]
 80058ec:	f001 f844 	bl	8006978 <xQueueReceiveFromISR>
 80058f0:	4603      	mov	r3, r0
 80058f2:	2b01      	cmp	r3, #1
 80058f4:	d003      	beq.n	80058fe <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80058f6:	f06f 0302 	mvn.w	r3, #2
 80058fa:	617b      	str	r3, [r7, #20]
 80058fc:	e01c      	b.n	8005938 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d019      	beq.n	8005938 <osSemaphoreAcquire+0x94>
 8005904:	4b0f      	ldr	r3, [pc, #60]	; (8005944 <osSemaphoreAcquire+0xa0>)
 8005906:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800590a:	601a      	str	r2, [r3, #0]
 800590c:	f3bf 8f4f 	dsb	sy
 8005910:	f3bf 8f6f 	isb	sy
 8005914:	e010      	b.n	8005938 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8005916:	6839      	ldr	r1, [r7, #0]
 8005918:	6938      	ldr	r0, [r7, #16]
 800591a:	f000 ff21 	bl	8006760 <xQueueSemaphoreTake>
 800591e:	4603      	mov	r3, r0
 8005920:	2b01      	cmp	r3, #1
 8005922:	d009      	beq.n	8005938 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d003      	beq.n	8005932 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800592a:	f06f 0301 	mvn.w	r3, #1
 800592e:	617b      	str	r3, [r7, #20]
 8005930:	e002      	b.n	8005938 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8005932:	f06f 0302 	mvn.w	r3, #2
 8005936:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8005938:	697b      	ldr	r3, [r7, #20]
}
 800593a:	4618      	mov	r0, r3
 800593c:	3718      	adds	r7, #24
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}
 8005942:	bf00      	nop
 8005944:	e000ed04 	.word	0xe000ed04

08005948 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8005948:	b580      	push	{r7, lr}
 800594a:	b086      	sub	sp, #24
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8005954:	2300      	movs	r3, #0
 8005956:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d103      	bne.n	8005966 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800595e:	f06f 0303 	mvn.w	r3, #3
 8005962:	617b      	str	r3, [r7, #20]
 8005964:	e02c      	b.n	80059c0 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005966:	f3ef 8305 	mrs	r3, IPSR
 800596a:	60fb      	str	r3, [r7, #12]
  return(result);
 800596c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800596e:	2b00      	cmp	r3, #0
 8005970:	d01a      	beq.n	80059a8 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8005972:	2300      	movs	r3, #0
 8005974:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005976:	f107 0308 	add.w	r3, r7, #8
 800597a:	4619      	mov	r1, r3
 800597c:	6938      	ldr	r0, [r7, #16]
 800597e:	f000 fd82 	bl	8006486 <xQueueGiveFromISR>
 8005982:	4603      	mov	r3, r0
 8005984:	2b01      	cmp	r3, #1
 8005986:	d003      	beq.n	8005990 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8005988:	f06f 0302 	mvn.w	r3, #2
 800598c:	617b      	str	r3, [r7, #20]
 800598e:	e017      	b.n	80059c0 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d014      	beq.n	80059c0 <osSemaphoreRelease+0x78>
 8005996:	4b0d      	ldr	r3, [pc, #52]	; (80059cc <osSemaphoreRelease+0x84>)
 8005998:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800599c:	601a      	str	r2, [r3, #0]
 800599e:	f3bf 8f4f 	dsb	sy
 80059a2:	f3bf 8f6f 	isb	sy
 80059a6:	e00b      	b.n	80059c0 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80059a8:	2300      	movs	r3, #0
 80059aa:	2200      	movs	r2, #0
 80059ac:	2100      	movs	r1, #0
 80059ae:	6938      	ldr	r0, [r7, #16]
 80059b0:	f000 fbd0 	bl	8006154 <xQueueGenericSend>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	d002      	beq.n	80059c0 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80059ba:	f06f 0302 	mvn.w	r3, #2
 80059be:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80059c0:	697b      	ldr	r3, [r7, #20]
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	3718      	adds	r7, #24
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
 80059ca:	bf00      	nop
 80059cc:	e000ed04 	.word	0xe000ed04

080059d0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b08a      	sub	sp, #40	; 0x28
 80059d4:	af02      	add	r7, sp, #8
 80059d6:	60f8      	str	r0, [r7, #12]
 80059d8:	60b9      	str	r1, [r7, #8]
 80059da:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80059dc:	2300      	movs	r3, #0
 80059de:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80059e0:	f3ef 8305 	mrs	r3, IPSR
 80059e4:	613b      	str	r3, [r7, #16]
  return(result);
 80059e6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d15f      	bne.n	8005aac <osMessageQueueNew+0xdc>
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d05c      	beq.n	8005aac <osMessageQueueNew+0xdc>
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d059      	beq.n	8005aac <osMessageQueueNew+0xdc>
    mem = -1;
 80059f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80059fc:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d029      	beq.n	8005a58 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	689b      	ldr	r3, [r3, #8]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d012      	beq.n	8005a32 <osMessageQueueNew+0x62>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	68db      	ldr	r3, [r3, #12]
 8005a10:	2b4f      	cmp	r3, #79	; 0x4f
 8005a12:	d90e      	bls.n	8005a32 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d00a      	beq.n	8005a32 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	695a      	ldr	r2, [r3, #20]
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	68b9      	ldr	r1, [r7, #8]
 8005a24:	fb01 f303 	mul.w	r3, r1, r3
 8005a28:	429a      	cmp	r2, r3
 8005a2a:	d302      	bcc.n	8005a32 <osMessageQueueNew+0x62>
        mem = 1;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	61bb      	str	r3, [r7, #24]
 8005a30:	e014      	b.n	8005a5c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d110      	bne.n	8005a5c <osMessageQueueNew+0x8c>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	68db      	ldr	r3, [r3, #12]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d10c      	bne.n	8005a5c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d108      	bne.n	8005a5c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	695b      	ldr	r3, [r3, #20]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d104      	bne.n	8005a5c <osMessageQueueNew+0x8c>
          mem = 0;
 8005a52:	2300      	movs	r3, #0
 8005a54:	61bb      	str	r3, [r7, #24]
 8005a56:	e001      	b.n	8005a5c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005a5c:	69bb      	ldr	r3, [r7, #24]
 8005a5e:	2b01      	cmp	r3, #1
 8005a60:	d10b      	bne.n	8005a7a <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	691a      	ldr	r2, [r3, #16]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	2100      	movs	r1, #0
 8005a6c:	9100      	str	r1, [sp, #0]
 8005a6e:	68b9      	ldr	r1, [r7, #8]
 8005a70:	68f8      	ldr	r0, [r7, #12]
 8005a72:	f000 fa2f 	bl	8005ed4 <xQueueGenericCreateStatic>
 8005a76:	61f8      	str	r0, [r7, #28]
 8005a78:	e008      	b.n	8005a8c <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8005a7a:	69bb      	ldr	r3, [r7, #24]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d105      	bne.n	8005a8c <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8005a80:	2200      	movs	r2, #0
 8005a82:	68b9      	ldr	r1, [r7, #8]
 8005a84:	68f8      	ldr	r0, [r7, #12]
 8005a86:	f000 fa9d 	bl	8005fc4 <xQueueGenericCreate>
 8005a8a:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005a8c:	69fb      	ldr	r3, [r7, #28]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d00c      	beq.n	8005aac <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d003      	beq.n	8005aa0 <osMessageQueueNew+0xd0>
        name = attr->name;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	617b      	str	r3, [r7, #20]
 8005a9e:	e001      	b.n	8005aa4 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8005aa4:	6979      	ldr	r1, [r7, #20]
 8005aa6:	69f8      	ldr	r0, [r7, #28]
 8005aa8:	f001 f932 	bl	8006d10 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005aac:	69fb      	ldr	r3, [r7, #28]
}
 8005aae:	4618      	mov	r0, r3
 8005ab0:	3720      	adds	r7, #32
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}
	...

08005ab8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b088      	sub	sp, #32
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	60f8      	str	r0, [r7, #12]
 8005ac0:	60b9      	str	r1, [r7, #8]
 8005ac2:	603b      	str	r3, [r7, #0]
 8005ac4:	4613      	mov	r3, r2
 8005ac6:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005acc:	2300      	movs	r3, #0
 8005ace:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ad0:	f3ef 8305 	mrs	r3, IPSR
 8005ad4:	617b      	str	r3, [r7, #20]
  return(result);
 8005ad6:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d028      	beq.n	8005b2e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005adc:	69bb      	ldr	r3, [r7, #24]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d005      	beq.n	8005aee <osMessageQueuePut+0x36>
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d002      	beq.n	8005aee <osMessageQueuePut+0x36>
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d003      	beq.n	8005af6 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8005aee:	f06f 0303 	mvn.w	r3, #3
 8005af2:	61fb      	str	r3, [r7, #28]
 8005af4:	e038      	b.n	8005b68 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8005af6:	2300      	movs	r3, #0
 8005af8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8005afa:	f107 0210 	add.w	r2, r7, #16
 8005afe:	2300      	movs	r3, #0
 8005b00:	68b9      	ldr	r1, [r7, #8]
 8005b02:	69b8      	ldr	r0, [r7, #24]
 8005b04:	f000 fc24 	bl	8006350 <xQueueGenericSendFromISR>
 8005b08:	4603      	mov	r3, r0
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	d003      	beq.n	8005b16 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8005b0e:	f06f 0302 	mvn.w	r3, #2
 8005b12:	61fb      	str	r3, [r7, #28]
 8005b14:	e028      	b.n	8005b68 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8005b16:	693b      	ldr	r3, [r7, #16]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d025      	beq.n	8005b68 <osMessageQueuePut+0xb0>
 8005b1c:	4b15      	ldr	r3, [pc, #84]	; (8005b74 <osMessageQueuePut+0xbc>)
 8005b1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b22:	601a      	str	r2, [r3, #0]
 8005b24:	f3bf 8f4f 	dsb	sy
 8005b28:	f3bf 8f6f 	isb	sy
 8005b2c:	e01c      	b.n	8005b68 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005b2e:	69bb      	ldr	r3, [r7, #24]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d002      	beq.n	8005b3a <osMessageQueuePut+0x82>
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d103      	bne.n	8005b42 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8005b3a:	f06f 0303 	mvn.w	r3, #3
 8005b3e:	61fb      	str	r3, [r7, #28]
 8005b40:	e012      	b.n	8005b68 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005b42:	2300      	movs	r3, #0
 8005b44:	683a      	ldr	r2, [r7, #0]
 8005b46:	68b9      	ldr	r1, [r7, #8]
 8005b48:	69b8      	ldr	r0, [r7, #24]
 8005b4a:	f000 fb03 	bl	8006154 <xQueueGenericSend>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	2b01      	cmp	r3, #1
 8005b52:	d009      	beq.n	8005b68 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d003      	beq.n	8005b62 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8005b5a:	f06f 0301 	mvn.w	r3, #1
 8005b5e:	61fb      	str	r3, [r7, #28]
 8005b60:	e002      	b.n	8005b68 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8005b62:	f06f 0302 	mvn.w	r3, #2
 8005b66:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005b68:	69fb      	ldr	r3, [r7, #28]
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3720      	adds	r7, #32
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}
 8005b72:	bf00      	nop
 8005b74:	e000ed04 	.word	0xe000ed04

08005b78 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b088      	sub	sp, #32
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	60b9      	str	r1, [r7, #8]
 8005b82:	607a      	str	r2, [r7, #4]
 8005b84:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b8e:	f3ef 8305 	mrs	r3, IPSR
 8005b92:	617b      	str	r3, [r7, #20]
  return(result);
 8005b94:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d028      	beq.n	8005bec <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005b9a:	69bb      	ldr	r3, [r7, #24]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d005      	beq.n	8005bac <osMessageQueueGet+0x34>
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d002      	beq.n	8005bac <osMessageQueueGet+0x34>
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d003      	beq.n	8005bb4 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8005bac:	f06f 0303 	mvn.w	r3, #3
 8005bb0:	61fb      	str	r3, [r7, #28]
 8005bb2:	e037      	b.n	8005c24 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005bb8:	f107 0310 	add.w	r3, r7, #16
 8005bbc:	461a      	mov	r2, r3
 8005bbe:	68b9      	ldr	r1, [r7, #8]
 8005bc0:	69b8      	ldr	r0, [r7, #24]
 8005bc2:	f000 fed9 	bl	8006978 <xQueueReceiveFromISR>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d003      	beq.n	8005bd4 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8005bcc:	f06f 0302 	mvn.w	r3, #2
 8005bd0:	61fb      	str	r3, [r7, #28]
 8005bd2:	e027      	b.n	8005c24 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8005bd4:	693b      	ldr	r3, [r7, #16]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d024      	beq.n	8005c24 <osMessageQueueGet+0xac>
 8005bda:	4b15      	ldr	r3, [pc, #84]	; (8005c30 <osMessageQueueGet+0xb8>)
 8005bdc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005be0:	601a      	str	r2, [r3, #0]
 8005be2:	f3bf 8f4f 	dsb	sy
 8005be6:	f3bf 8f6f 	isb	sy
 8005bea:	e01b      	b.n	8005c24 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005bec:	69bb      	ldr	r3, [r7, #24]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d002      	beq.n	8005bf8 <osMessageQueueGet+0x80>
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d103      	bne.n	8005c00 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8005bf8:	f06f 0303 	mvn.w	r3, #3
 8005bfc:	61fb      	str	r3, [r7, #28]
 8005bfe:	e011      	b.n	8005c24 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005c00:	683a      	ldr	r2, [r7, #0]
 8005c02:	68b9      	ldr	r1, [r7, #8]
 8005c04:	69b8      	ldr	r0, [r7, #24]
 8005c06:	f000 fccb 	bl	80065a0 <xQueueReceive>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d009      	beq.n	8005c24 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d003      	beq.n	8005c1e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8005c16:	f06f 0301 	mvn.w	r3, #1
 8005c1a:	61fb      	str	r3, [r7, #28]
 8005c1c:	e002      	b.n	8005c24 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8005c1e:	f06f 0302 	mvn.w	r3, #2
 8005c22:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005c24:	69fb      	ldr	r3, [r7, #28]
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3720      	adds	r7, #32
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
 8005c2e:	bf00      	nop
 8005c30:	e000ed04 	.word	0xe000ed04

08005c34 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005c34:	b480      	push	{r7}
 8005c36:	b085      	sub	sp, #20
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	60f8      	str	r0, [r7, #12]
 8005c3c:	60b9      	str	r1, [r7, #8]
 8005c3e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	4a07      	ldr	r2, [pc, #28]	; (8005c60 <vApplicationGetIdleTaskMemory+0x2c>)
 8005c44:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	4a06      	ldr	r2, [pc, #24]	; (8005c64 <vApplicationGetIdleTaskMemory+0x30>)
 8005c4a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2280      	movs	r2, #128	; 0x80
 8005c50:	601a      	str	r2, [r3, #0]
}
 8005c52:	bf00      	nop
 8005c54:	3714      	adds	r7, #20
 8005c56:	46bd      	mov	sp, r7
 8005c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5c:	4770      	bx	lr
 8005c5e:	bf00      	nop
 8005c60:	200028f8 	.word	0x200028f8
 8005c64:	200029b4 	.word	0x200029b4

08005c68 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005c68:	b480      	push	{r7}
 8005c6a:	b085      	sub	sp, #20
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	60f8      	str	r0, [r7, #12]
 8005c70:	60b9      	str	r1, [r7, #8]
 8005c72:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	4a07      	ldr	r2, [pc, #28]	; (8005c94 <vApplicationGetTimerTaskMemory+0x2c>)
 8005c78:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	4a06      	ldr	r2, [pc, #24]	; (8005c98 <vApplicationGetTimerTaskMemory+0x30>)
 8005c7e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005c86:	601a      	str	r2, [r3, #0]
}
 8005c88:	bf00      	nop
 8005c8a:	3714      	adds	r7, #20
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr
 8005c94:	20002bb4 	.word	0x20002bb4
 8005c98:	20002c70 	.word	0x20002c70

08005c9c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b083      	sub	sp, #12
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f103 0208 	add.w	r2, r3, #8
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005cb4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	f103 0208 	add.w	r2, r3, #8
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	f103 0208 	add.w	r2, r3, #8
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005cd0:	bf00      	nop
 8005cd2:	370c      	adds	r7, #12
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr

08005cdc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b083      	sub	sp, #12
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005cea:	bf00      	nop
 8005cec:	370c      	adds	r7, #12
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf4:	4770      	bx	lr

08005cf6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005cf6:	b480      	push	{r7}
 8005cf8:	b085      	sub	sp, #20
 8005cfa:	af00      	add	r7, sp, #0
 8005cfc:	6078      	str	r0, [r7, #4]
 8005cfe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	68fa      	ldr	r2, [r7, #12]
 8005d0a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	689a      	ldr	r2, [r3, #8]
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	683a      	ldr	r2, [r7, #0]
 8005d1a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	683a      	ldr	r2, [r7, #0]
 8005d20:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	687a      	ldr	r2, [r7, #4]
 8005d26:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	1c5a      	adds	r2, r3, #1
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	601a      	str	r2, [r3, #0]
}
 8005d32:	bf00      	nop
 8005d34:	3714      	adds	r7, #20
 8005d36:	46bd      	mov	sp, r7
 8005d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3c:	4770      	bx	lr

08005d3e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d3e:	b480      	push	{r7}
 8005d40:	b085      	sub	sp, #20
 8005d42:	af00      	add	r7, sp, #0
 8005d44:	6078      	str	r0, [r7, #4]
 8005d46:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d54:	d103      	bne.n	8005d5e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	691b      	ldr	r3, [r3, #16]
 8005d5a:	60fb      	str	r3, [r7, #12]
 8005d5c:	e00c      	b.n	8005d78 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	3308      	adds	r3, #8
 8005d62:	60fb      	str	r3, [r7, #12]
 8005d64:	e002      	b.n	8005d6c <vListInsert+0x2e>
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	60fb      	str	r3, [r7, #12]
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	68ba      	ldr	r2, [r7, #8]
 8005d74:	429a      	cmp	r2, r3
 8005d76:	d2f6      	bcs.n	8005d66 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	685a      	ldr	r2, [r3, #4]
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	683a      	ldr	r2, [r7, #0]
 8005d86:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	68fa      	ldr	r2, [r7, #12]
 8005d8c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	683a      	ldr	r2, [r7, #0]
 8005d92:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	687a      	ldr	r2, [r7, #4]
 8005d98:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	1c5a      	adds	r2, r3, #1
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	601a      	str	r2, [r3, #0]
}
 8005da4:	bf00      	nop
 8005da6:	3714      	adds	r7, #20
 8005da8:	46bd      	mov	sp, r7
 8005daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dae:	4770      	bx	lr

08005db0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005db0:	b480      	push	{r7}
 8005db2:	b085      	sub	sp, #20
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	691b      	ldr	r3, [r3, #16]
 8005dbc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	687a      	ldr	r2, [r7, #4]
 8005dc4:	6892      	ldr	r2, [r2, #8]
 8005dc6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	687a      	ldr	r2, [r7, #4]
 8005dce:	6852      	ldr	r2, [r2, #4]
 8005dd0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	687a      	ldr	r2, [r7, #4]
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	d103      	bne.n	8005de4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	689a      	ldr	r2, [r3, #8]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2200      	movs	r2, #0
 8005de8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	1e5a      	subs	r2, r3, #1
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3714      	adds	r7, #20
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr

08005e04 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b084      	sub	sp, #16
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
 8005e0c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d10a      	bne.n	8005e2e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e1c:	f383 8811 	msr	BASEPRI, r3
 8005e20:	f3bf 8f6f 	isb	sy
 8005e24:	f3bf 8f4f 	dsb	sy
 8005e28:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005e2a:	bf00      	nop
 8005e2c:	e7fe      	b.n	8005e2c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005e2e:	f002 fe51 	bl	8008ad4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681a      	ldr	r2, [r3, #0]
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e3a:	68f9      	ldr	r1, [r7, #12]
 8005e3c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005e3e:	fb01 f303 	mul.w	r3, r1, r3
 8005e42:	441a      	add	r2, r3
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e5e:	3b01      	subs	r3, #1
 8005e60:	68f9      	ldr	r1, [r7, #12]
 8005e62:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005e64:	fb01 f303 	mul.w	r3, r1, r3
 8005e68:	441a      	add	r2, r3
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	22ff      	movs	r2, #255	; 0xff
 8005e72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	22ff      	movs	r2, #255	; 0xff
 8005e7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d114      	bne.n	8005eae <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	691b      	ldr	r3, [r3, #16]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d01a      	beq.n	8005ec2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	3310      	adds	r3, #16
 8005e90:	4618      	mov	r0, r3
 8005e92:	f001 fcbd 	bl	8007810 <xTaskRemoveFromEventList>
 8005e96:	4603      	mov	r3, r0
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d012      	beq.n	8005ec2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005e9c:	4b0c      	ldr	r3, [pc, #48]	; (8005ed0 <xQueueGenericReset+0xcc>)
 8005e9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ea2:	601a      	str	r2, [r3, #0]
 8005ea4:	f3bf 8f4f 	dsb	sy
 8005ea8:	f3bf 8f6f 	isb	sy
 8005eac:	e009      	b.n	8005ec2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	3310      	adds	r3, #16
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f7ff fef2 	bl	8005c9c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	3324      	adds	r3, #36	; 0x24
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	f7ff feed 	bl	8005c9c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005ec2:	f002 fe37 	bl	8008b34 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005ec6:	2301      	movs	r3, #1
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	3710      	adds	r7, #16
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bd80      	pop	{r7, pc}
 8005ed0:	e000ed04 	.word	0xe000ed04

08005ed4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b08e      	sub	sp, #56	; 0x38
 8005ed8:	af02      	add	r7, sp, #8
 8005eda:	60f8      	str	r0, [r7, #12]
 8005edc:	60b9      	str	r1, [r7, #8]
 8005ede:	607a      	str	r2, [r7, #4]
 8005ee0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d10a      	bne.n	8005efe <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eec:	f383 8811 	msr	BASEPRI, r3
 8005ef0:	f3bf 8f6f 	isb	sy
 8005ef4:	f3bf 8f4f 	dsb	sy
 8005ef8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005efa:	bf00      	nop
 8005efc:	e7fe      	b.n	8005efc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d10a      	bne.n	8005f1a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f08:	f383 8811 	msr	BASEPRI, r3
 8005f0c:	f3bf 8f6f 	isb	sy
 8005f10:	f3bf 8f4f 	dsb	sy
 8005f14:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005f16:	bf00      	nop
 8005f18:	e7fe      	b.n	8005f18 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d002      	beq.n	8005f26 <xQueueGenericCreateStatic+0x52>
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d001      	beq.n	8005f2a <xQueueGenericCreateStatic+0x56>
 8005f26:	2301      	movs	r3, #1
 8005f28:	e000      	b.n	8005f2c <xQueueGenericCreateStatic+0x58>
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d10a      	bne.n	8005f46 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f34:	f383 8811 	msr	BASEPRI, r3
 8005f38:	f3bf 8f6f 	isb	sy
 8005f3c:	f3bf 8f4f 	dsb	sy
 8005f40:	623b      	str	r3, [r7, #32]
}
 8005f42:	bf00      	nop
 8005f44:	e7fe      	b.n	8005f44 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d102      	bne.n	8005f52 <xQueueGenericCreateStatic+0x7e>
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d101      	bne.n	8005f56 <xQueueGenericCreateStatic+0x82>
 8005f52:	2301      	movs	r3, #1
 8005f54:	e000      	b.n	8005f58 <xQueueGenericCreateStatic+0x84>
 8005f56:	2300      	movs	r3, #0
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d10a      	bne.n	8005f72 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005f5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f60:	f383 8811 	msr	BASEPRI, r3
 8005f64:	f3bf 8f6f 	isb	sy
 8005f68:	f3bf 8f4f 	dsb	sy
 8005f6c:	61fb      	str	r3, [r7, #28]
}
 8005f6e:	bf00      	nop
 8005f70:	e7fe      	b.n	8005f70 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005f72:	2350      	movs	r3, #80	; 0x50
 8005f74:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	2b50      	cmp	r3, #80	; 0x50
 8005f7a:	d00a      	beq.n	8005f92 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005f7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f80:	f383 8811 	msr	BASEPRI, r3
 8005f84:	f3bf 8f6f 	isb	sy
 8005f88:	f3bf 8f4f 	dsb	sy
 8005f8c:	61bb      	str	r3, [r7, #24]
}
 8005f8e:	bf00      	nop
 8005f90:	e7fe      	b.n	8005f90 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005f92:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005f98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d00d      	beq.n	8005fba <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005f9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005fa6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005faa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fac:	9300      	str	r3, [sp, #0]
 8005fae:	4613      	mov	r3, r2
 8005fb0:	687a      	ldr	r2, [r7, #4]
 8005fb2:	68b9      	ldr	r1, [r7, #8]
 8005fb4:	68f8      	ldr	r0, [r7, #12]
 8005fb6:	f000 f83f 	bl	8006038 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005fba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	3730      	adds	r7, #48	; 0x30
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}

08005fc4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b08a      	sub	sp, #40	; 0x28
 8005fc8:	af02      	add	r7, sp, #8
 8005fca:	60f8      	str	r0, [r7, #12]
 8005fcc:	60b9      	str	r1, [r7, #8]
 8005fce:	4613      	mov	r3, r2
 8005fd0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d10a      	bne.n	8005fee <xQueueGenericCreate+0x2a>
	__asm volatile
 8005fd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fdc:	f383 8811 	msr	BASEPRI, r3
 8005fe0:	f3bf 8f6f 	isb	sy
 8005fe4:	f3bf 8f4f 	dsb	sy
 8005fe8:	613b      	str	r3, [r7, #16]
}
 8005fea:	bf00      	nop
 8005fec:	e7fe      	b.n	8005fec <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	68ba      	ldr	r2, [r7, #8]
 8005ff2:	fb02 f303 	mul.w	r3, r2, r3
 8005ff6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005ff8:	69fb      	ldr	r3, [r7, #28]
 8005ffa:	3350      	adds	r3, #80	; 0x50
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	f002 fe8b 	bl	8008d18 <pvPortMalloc>
 8006002:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006004:	69bb      	ldr	r3, [r7, #24]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d011      	beq.n	800602e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800600a:	69bb      	ldr	r3, [r7, #24]
 800600c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	3350      	adds	r3, #80	; 0x50
 8006012:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006014:	69bb      	ldr	r3, [r7, #24]
 8006016:	2200      	movs	r2, #0
 8006018:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800601c:	79fa      	ldrb	r2, [r7, #7]
 800601e:	69bb      	ldr	r3, [r7, #24]
 8006020:	9300      	str	r3, [sp, #0]
 8006022:	4613      	mov	r3, r2
 8006024:	697a      	ldr	r2, [r7, #20]
 8006026:	68b9      	ldr	r1, [r7, #8]
 8006028:	68f8      	ldr	r0, [r7, #12]
 800602a:	f000 f805 	bl	8006038 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800602e:	69bb      	ldr	r3, [r7, #24]
	}
 8006030:	4618      	mov	r0, r3
 8006032:	3720      	adds	r7, #32
 8006034:	46bd      	mov	sp, r7
 8006036:	bd80      	pop	{r7, pc}

08006038 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b084      	sub	sp, #16
 800603c:	af00      	add	r7, sp, #0
 800603e:	60f8      	str	r0, [r7, #12]
 8006040:	60b9      	str	r1, [r7, #8]
 8006042:	607a      	str	r2, [r7, #4]
 8006044:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d103      	bne.n	8006054 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800604c:	69bb      	ldr	r3, [r7, #24]
 800604e:	69ba      	ldr	r2, [r7, #24]
 8006050:	601a      	str	r2, [r3, #0]
 8006052:	e002      	b.n	800605a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006054:	69bb      	ldr	r3, [r7, #24]
 8006056:	687a      	ldr	r2, [r7, #4]
 8006058:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800605a:	69bb      	ldr	r3, [r7, #24]
 800605c:	68fa      	ldr	r2, [r7, #12]
 800605e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006060:	69bb      	ldr	r3, [r7, #24]
 8006062:	68ba      	ldr	r2, [r7, #8]
 8006064:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006066:	2101      	movs	r1, #1
 8006068:	69b8      	ldr	r0, [r7, #24]
 800606a:	f7ff fecb 	bl	8005e04 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800606e:	69bb      	ldr	r3, [r7, #24]
 8006070:	78fa      	ldrb	r2, [r7, #3]
 8006072:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006076:	bf00      	nop
 8006078:	3710      	adds	r7, #16
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}

0800607e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800607e:	b580      	push	{r7, lr}
 8006080:	b08a      	sub	sp, #40	; 0x28
 8006082:	af02      	add	r7, sp, #8
 8006084:	60f8      	str	r0, [r7, #12]
 8006086:	60b9      	str	r1, [r7, #8]
 8006088:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d10a      	bne.n	80060a6 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8006090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006094:	f383 8811 	msr	BASEPRI, r3
 8006098:	f3bf 8f6f 	isb	sy
 800609c:	f3bf 8f4f 	dsb	sy
 80060a0:	61bb      	str	r3, [r7, #24]
}
 80060a2:	bf00      	nop
 80060a4:	e7fe      	b.n	80060a4 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80060a6:	68ba      	ldr	r2, [r7, #8]
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d90a      	bls.n	80060c4 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 80060ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060b2:	f383 8811 	msr	BASEPRI, r3
 80060b6:	f3bf 8f6f 	isb	sy
 80060ba:	f3bf 8f4f 	dsb	sy
 80060be:	617b      	str	r3, [r7, #20]
}
 80060c0:	bf00      	nop
 80060c2:	e7fe      	b.n	80060c2 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80060c4:	2302      	movs	r3, #2
 80060c6:	9300      	str	r3, [sp, #0]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2200      	movs	r2, #0
 80060cc:	2100      	movs	r1, #0
 80060ce:	68f8      	ldr	r0, [r7, #12]
 80060d0:	f7ff ff00 	bl	8005ed4 <xQueueGenericCreateStatic>
 80060d4:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80060d6:	69fb      	ldr	r3, [r7, #28]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d002      	beq.n	80060e2 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80060dc:	69fb      	ldr	r3, [r7, #28]
 80060de:	68ba      	ldr	r2, [r7, #8]
 80060e0:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80060e2:	69fb      	ldr	r3, [r7, #28]
	}
 80060e4:	4618      	mov	r0, r3
 80060e6:	3720      	adds	r7, #32
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}

080060ec <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b086      	sub	sp, #24
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d10a      	bne.n	8006112 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 80060fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006100:	f383 8811 	msr	BASEPRI, r3
 8006104:	f3bf 8f6f 	isb	sy
 8006108:	f3bf 8f4f 	dsb	sy
 800610c:	613b      	str	r3, [r7, #16]
}
 800610e:	bf00      	nop
 8006110:	e7fe      	b.n	8006110 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006112:	683a      	ldr	r2, [r7, #0]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	429a      	cmp	r2, r3
 8006118:	d90a      	bls.n	8006130 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800611a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800611e:	f383 8811 	msr	BASEPRI, r3
 8006122:	f3bf 8f6f 	isb	sy
 8006126:	f3bf 8f4f 	dsb	sy
 800612a:	60fb      	str	r3, [r7, #12]
}
 800612c:	bf00      	nop
 800612e:	e7fe      	b.n	800612e <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006130:	2202      	movs	r2, #2
 8006132:	2100      	movs	r1, #0
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f7ff ff45 	bl	8005fc4 <xQueueGenericCreate>
 800613a:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800613c:	697b      	ldr	r3, [r7, #20]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d002      	beq.n	8006148 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	683a      	ldr	r2, [r7, #0]
 8006146:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006148:	697b      	ldr	r3, [r7, #20]
	}
 800614a:	4618      	mov	r0, r3
 800614c:	3718      	adds	r7, #24
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
	...

08006154 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b08e      	sub	sp, #56	; 0x38
 8006158:	af00      	add	r7, sp, #0
 800615a:	60f8      	str	r0, [r7, #12]
 800615c:	60b9      	str	r1, [r7, #8]
 800615e:	607a      	str	r2, [r7, #4]
 8006160:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006162:	2300      	movs	r3, #0
 8006164:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800616a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800616c:	2b00      	cmp	r3, #0
 800616e:	d10a      	bne.n	8006186 <xQueueGenericSend+0x32>
	__asm volatile
 8006170:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006174:	f383 8811 	msr	BASEPRI, r3
 8006178:	f3bf 8f6f 	isb	sy
 800617c:	f3bf 8f4f 	dsb	sy
 8006180:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006182:	bf00      	nop
 8006184:	e7fe      	b.n	8006184 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d103      	bne.n	8006194 <xQueueGenericSend+0x40>
 800618c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800618e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006190:	2b00      	cmp	r3, #0
 8006192:	d101      	bne.n	8006198 <xQueueGenericSend+0x44>
 8006194:	2301      	movs	r3, #1
 8006196:	e000      	b.n	800619a <xQueueGenericSend+0x46>
 8006198:	2300      	movs	r3, #0
 800619a:	2b00      	cmp	r3, #0
 800619c:	d10a      	bne.n	80061b4 <xQueueGenericSend+0x60>
	__asm volatile
 800619e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061a2:	f383 8811 	msr	BASEPRI, r3
 80061a6:	f3bf 8f6f 	isb	sy
 80061aa:	f3bf 8f4f 	dsb	sy
 80061ae:	627b      	str	r3, [r7, #36]	; 0x24
}
 80061b0:	bf00      	nop
 80061b2:	e7fe      	b.n	80061b2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	2b02      	cmp	r3, #2
 80061b8:	d103      	bne.n	80061c2 <xQueueGenericSend+0x6e>
 80061ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061be:	2b01      	cmp	r3, #1
 80061c0:	d101      	bne.n	80061c6 <xQueueGenericSend+0x72>
 80061c2:	2301      	movs	r3, #1
 80061c4:	e000      	b.n	80061c8 <xQueueGenericSend+0x74>
 80061c6:	2300      	movs	r3, #0
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d10a      	bne.n	80061e2 <xQueueGenericSend+0x8e>
	__asm volatile
 80061cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061d0:	f383 8811 	msr	BASEPRI, r3
 80061d4:	f3bf 8f6f 	isb	sy
 80061d8:	f3bf 8f4f 	dsb	sy
 80061dc:	623b      	str	r3, [r7, #32]
}
 80061de:	bf00      	nop
 80061e0:	e7fe      	b.n	80061e0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80061e2:	f001 fcd7 	bl	8007b94 <xTaskGetSchedulerState>
 80061e6:	4603      	mov	r3, r0
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d102      	bne.n	80061f2 <xQueueGenericSend+0x9e>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d101      	bne.n	80061f6 <xQueueGenericSend+0xa2>
 80061f2:	2301      	movs	r3, #1
 80061f4:	e000      	b.n	80061f8 <xQueueGenericSend+0xa4>
 80061f6:	2300      	movs	r3, #0
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d10a      	bne.n	8006212 <xQueueGenericSend+0xbe>
	__asm volatile
 80061fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006200:	f383 8811 	msr	BASEPRI, r3
 8006204:	f3bf 8f6f 	isb	sy
 8006208:	f3bf 8f4f 	dsb	sy
 800620c:	61fb      	str	r3, [r7, #28]
}
 800620e:	bf00      	nop
 8006210:	e7fe      	b.n	8006210 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006212:	f002 fc5f 	bl	8008ad4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006218:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800621a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800621c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800621e:	429a      	cmp	r2, r3
 8006220:	d302      	bcc.n	8006228 <xQueueGenericSend+0xd4>
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	2b02      	cmp	r3, #2
 8006226:	d129      	bne.n	800627c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006228:	683a      	ldr	r2, [r7, #0]
 800622a:	68b9      	ldr	r1, [r7, #8]
 800622c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800622e:	f000 fc5e 	bl	8006aee <prvCopyDataToQueue>
 8006232:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006238:	2b00      	cmp	r3, #0
 800623a:	d010      	beq.n	800625e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800623c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800623e:	3324      	adds	r3, #36	; 0x24
 8006240:	4618      	mov	r0, r3
 8006242:	f001 fae5 	bl	8007810 <xTaskRemoveFromEventList>
 8006246:	4603      	mov	r3, r0
 8006248:	2b00      	cmp	r3, #0
 800624a:	d013      	beq.n	8006274 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800624c:	4b3f      	ldr	r3, [pc, #252]	; (800634c <xQueueGenericSend+0x1f8>)
 800624e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006252:	601a      	str	r2, [r3, #0]
 8006254:	f3bf 8f4f 	dsb	sy
 8006258:	f3bf 8f6f 	isb	sy
 800625c:	e00a      	b.n	8006274 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800625e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006260:	2b00      	cmp	r3, #0
 8006262:	d007      	beq.n	8006274 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006264:	4b39      	ldr	r3, [pc, #228]	; (800634c <xQueueGenericSend+0x1f8>)
 8006266:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800626a:	601a      	str	r2, [r3, #0]
 800626c:	f3bf 8f4f 	dsb	sy
 8006270:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006274:	f002 fc5e 	bl	8008b34 <vPortExitCritical>
				return pdPASS;
 8006278:	2301      	movs	r3, #1
 800627a:	e063      	b.n	8006344 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d103      	bne.n	800628a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006282:	f002 fc57 	bl	8008b34 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006286:	2300      	movs	r3, #0
 8006288:	e05c      	b.n	8006344 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800628a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800628c:	2b00      	cmp	r3, #0
 800628e:	d106      	bne.n	800629e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006290:	f107 0314 	add.w	r3, r7, #20
 8006294:	4618      	mov	r0, r3
 8006296:	f001 fb1f 	bl	80078d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800629a:	2301      	movs	r3, #1
 800629c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800629e:	f002 fc49 	bl	8008b34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80062a2:	f001 f88b 	bl	80073bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80062a6:	f002 fc15 	bl	8008ad4 <vPortEnterCritical>
 80062aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80062b0:	b25b      	sxtb	r3, r3
 80062b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80062b6:	d103      	bne.n	80062c0 <xQueueGenericSend+0x16c>
 80062b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ba:	2200      	movs	r2, #0
 80062bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80062c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062c2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80062c6:	b25b      	sxtb	r3, r3
 80062c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80062cc:	d103      	bne.n	80062d6 <xQueueGenericSend+0x182>
 80062ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062d0:	2200      	movs	r2, #0
 80062d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80062d6:	f002 fc2d 	bl	8008b34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80062da:	1d3a      	adds	r2, r7, #4
 80062dc:	f107 0314 	add.w	r3, r7, #20
 80062e0:	4611      	mov	r1, r2
 80062e2:	4618      	mov	r0, r3
 80062e4:	f001 fb0e 	bl	8007904 <xTaskCheckForTimeOut>
 80062e8:	4603      	mov	r3, r0
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d124      	bne.n	8006338 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80062ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80062f0:	f000 fcf5 	bl	8006cde <prvIsQueueFull>
 80062f4:	4603      	mov	r3, r0
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d018      	beq.n	800632c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80062fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062fc:	3310      	adds	r3, #16
 80062fe:	687a      	ldr	r2, [r7, #4]
 8006300:	4611      	mov	r1, r2
 8006302:	4618      	mov	r0, r3
 8006304:	f001 fa34 	bl	8007770 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006308:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800630a:	f000 fc80 	bl	8006c0e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800630e:	f001 f863 	bl	80073d8 <xTaskResumeAll>
 8006312:	4603      	mov	r3, r0
 8006314:	2b00      	cmp	r3, #0
 8006316:	f47f af7c 	bne.w	8006212 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800631a:	4b0c      	ldr	r3, [pc, #48]	; (800634c <xQueueGenericSend+0x1f8>)
 800631c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006320:	601a      	str	r2, [r3, #0]
 8006322:	f3bf 8f4f 	dsb	sy
 8006326:	f3bf 8f6f 	isb	sy
 800632a:	e772      	b.n	8006212 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800632c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800632e:	f000 fc6e 	bl	8006c0e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006332:	f001 f851 	bl	80073d8 <xTaskResumeAll>
 8006336:	e76c      	b.n	8006212 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006338:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800633a:	f000 fc68 	bl	8006c0e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800633e:	f001 f84b 	bl	80073d8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006342:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006344:	4618      	mov	r0, r3
 8006346:	3738      	adds	r7, #56	; 0x38
 8006348:	46bd      	mov	sp, r7
 800634a:	bd80      	pop	{r7, pc}
 800634c:	e000ed04 	.word	0xe000ed04

08006350 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b090      	sub	sp, #64	; 0x40
 8006354:	af00      	add	r7, sp, #0
 8006356:	60f8      	str	r0, [r7, #12]
 8006358:	60b9      	str	r1, [r7, #8]
 800635a:	607a      	str	r2, [r7, #4]
 800635c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006362:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006364:	2b00      	cmp	r3, #0
 8006366:	d10a      	bne.n	800637e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800636c:	f383 8811 	msr	BASEPRI, r3
 8006370:	f3bf 8f6f 	isb	sy
 8006374:	f3bf 8f4f 	dsb	sy
 8006378:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800637a:	bf00      	nop
 800637c:	e7fe      	b.n	800637c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d103      	bne.n	800638c <xQueueGenericSendFromISR+0x3c>
 8006384:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006388:	2b00      	cmp	r3, #0
 800638a:	d101      	bne.n	8006390 <xQueueGenericSendFromISR+0x40>
 800638c:	2301      	movs	r3, #1
 800638e:	e000      	b.n	8006392 <xQueueGenericSendFromISR+0x42>
 8006390:	2300      	movs	r3, #0
 8006392:	2b00      	cmp	r3, #0
 8006394:	d10a      	bne.n	80063ac <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800639a:	f383 8811 	msr	BASEPRI, r3
 800639e:	f3bf 8f6f 	isb	sy
 80063a2:	f3bf 8f4f 	dsb	sy
 80063a6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80063a8:	bf00      	nop
 80063aa:	e7fe      	b.n	80063aa <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	2b02      	cmp	r3, #2
 80063b0:	d103      	bne.n	80063ba <xQueueGenericSendFromISR+0x6a>
 80063b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063b6:	2b01      	cmp	r3, #1
 80063b8:	d101      	bne.n	80063be <xQueueGenericSendFromISR+0x6e>
 80063ba:	2301      	movs	r3, #1
 80063bc:	e000      	b.n	80063c0 <xQueueGenericSendFromISR+0x70>
 80063be:	2300      	movs	r3, #0
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d10a      	bne.n	80063da <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80063c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063c8:	f383 8811 	msr	BASEPRI, r3
 80063cc:	f3bf 8f6f 	isb	sy
 80063d0:	f3bf 8f4f 	dsb	sy
 80063d4:	623b      	str	r3, [r7, #32]
}
 80063d6:	bf00      	nop
 80063d8:	e7fe      	b.n	80063d8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80063da:	f002 fc5d 	bl	8008c98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80063de:	f3ef 8211 	mrs	r2, BASEPRI
 80063e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063e6:	f383 8811 	msr	BASEPRI, r3
 80063ea:	f3bf 8f6f 	isb	sy
 80063ee:	f3bf 8f4f 	dsb	sy
 80063f2:	61fa      	str	r2, [r7, #28]
 80063f4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80063f6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80063f8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80063fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006400:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006402:	429a      	cmp	r2, r3
 8006404:	d302      	bcc.n	800640c <xQueueGenericSendFromISR+0xbc>
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	2b02      	cmp	r3, #2
 800640a:	d12f      	bne.n	800646c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800640c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800640e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006412:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800641a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800641c:	683a      	ldr	r2, [r7, #0]
 800641e:	68b9      	ldr	r1, [r7, #8]
 8006420:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006422:	f000 fb64 	bl	8006aee <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006426:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800642a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800642e:	d112      	bne.n	8006456 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006430:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006434:	2b00      	cmp	r3, #0
 8006436:	d016      	beq.n	8006466 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800643a:	3324      	adds	r3, #36	; 0x24
 800643c:	4618      	mov	r0, r3
 800643e:	f001 f9e7 	bl	8007810 <xTaskRemoveFromEventList>
 8006442:	4603      	mov	r3, r0
 8006444:	2b00      	cmp	r3, #0
 8006446:	d00e      	beq.n	8006466 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d00b      	beq.n	8006466 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2201      	movs	r2, #1
 8006452:	601a      	str	r2, [r3, #0]
 8006454:	e007      	b.n	8006466 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006456:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800645a:	3301      	adds	r3, #1
 800645c:	b2db      	uxtb	r3, r3
 800645e:	b25a      	sxtb	r2, r3
 8006460:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006462:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006466:	2301      	movs	r3, #1
 8006468:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800646a:	e001      	b.n	8006470 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800646c:	2300      	movs	r3, #0
 800646e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006470:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006472:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800647a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800647c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800647e:	4618      	mov	r0, r3
 8006480:	3740      	adds	r7, #64	; 0x40
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}

08006486 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006486:	b580      	push	{r7, lr}
 8006488:	b08e      	sub	sp, #56	; 0x38
 800648a:	af00      	add	r7, sp, #0
 800648c:	6078      	str	r0, [r7, #4]
 800648e:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006494:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006496:	2b00      	cmp	r3, #0
 8006498:	d10a      	bne.n	80064b0 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800649a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800649e:	f383 8811 	msr	BASEPRI, r3
 80064a2:	f3bf 8f6f 	isb	sy
 80064a6:	f3bf 8f4f 	dsb	sy
 80064aa:	623b      	str	r3, [r7, #32]
}
 80064ac:	bf00      	nop
 80064ae:	e7fe      	b.n	80064ae <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80064b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d00a      	beq.n	80064ce <xQueueGiveFromISR+0x48>
	__asm volatile
 80064b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064bc:	f383 8811 	msr	BASEPRI, r3
 80064c0:	f3bf 8f6f 	isb	sy
 80064c4:	f3bf 8f4f 	dsb	sy
 80064c8:	61fb      	str	r3, [r7, #28]
}
 80064ca:	bf00      	nop
 80064cc:	e7fe      	b.n	80064cc <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80064ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d103      	bne.n	80064de <xQueueGiveFromISR+0x58>
 80064d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064d8:	689b      	ldr	r3, [r3, #8]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d101      	bne.n	80064e2 <xQueueGiveFromISR+0x5c>
 80064de:	2301      	movs	r3, #1
 80064e0:	e000      	b.n	80064e4 <xQueueGiveFromISR+0x5e>
 80064e2:	2300      	movs	r3, #0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d10a      	bne.n	80064fe <xQueueGiveFromISR+0x78>
	__asm volatile
 80064e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064ec:	f383 8811 	msr	BASEPRI, r3
 80064f0:	f3bf 8f6f 	isb	sy
 80064f4:	f3bf 8f4f 	dsb	sy
 80064f8:	61bb      	str	r3, [r7, #24]
}
 80064fa:	bf00      	nop
 80064fc:	e7fe      	b.n	80064fc <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80064fe:	f002 fbcb 	bl	8008c98 <vPortValidateInterruptPriority>
	__asm volatile
 8006502:	f3ef 8211 	mrs	r2, BASEPRI
 8006506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800650a:	f383 8811 	msr	BASEPRI, r3
 800650e:	f3bf 8f6f 	isb	sy
 8006512:	f3bf 8f4f 	dsb	sy
 8006516:	617a      	str	r2, [r7, #20]
 8006518:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800651a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800651c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800651e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006522:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006526:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006528:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800652a:	429a      	cmp	r2, r3
 800652c:	d22b      	bcs.n	8006586 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800652e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006530:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006534:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800653a:	1c5a      	adds	r2, r3, #1
 800653c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800653e:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006540:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006544:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006548:	d112      	bne.n	8006570 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800654a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800654c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800654e:	2b00      	cmp	r3, #0
 8006550:	d016      	beq.n	8006580 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006554:	3324      	adds	r3, #36	; 0x24
 8006556:	4618      	mov	r0, r3
 8006558:	f001 f95a 	bl	8007810 <xTaskRemoveFromEventList>
 800655c:	4603      	mov	r3, r0
 800655e:	2b00      	cmp	r3, #0
 8006560:	d00e      	beq.n	8006580 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d00b      	beq.n	8006580 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	2201      	movs	r2, #1
 800656c:	601a      	str	r2, [r3, #0]
 800656e:	e007      	b.n	8006580 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006570:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006574:	3301      	adds	r3, #1
 8006576:	b2db      	uxtb	r3, r3
 8006578:	b25a      	sxtb	r2, r3
 800657a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800657c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006580:	2301      	movs	r3, #1
 8006582:	637b      	str	r3, [r7, #52]	; 0x34
 8006584:	e001      	b.n	800658a <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006586:	2300      	movs	r3, #0
 8006588:	637b      	str	r3, [r7, #52]	; 0x34
 800658a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800658c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	f383 8811 	msr	BASEPRI, r3
}
 8006594:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006596:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006598:	4618      	mov	r0, r3
 800659a:	3738      	adds	r7, #56	; 0x38
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}

080065a0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b08c      	sub	sp, #48	; 0x30
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	60f8      	str	r0, [r7, #12]
 80065a8:	60b9      	str	r1, [r7, #8]
 80065aa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80065ac:	2300      	movs	r3, #0
 80065ae:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80065b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d10a      	bne.n	80065d0 <xQueueReceive+0x30>
	__asm volatile
 80065ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065be:	f383 8811 	msr	BASEPRI, r3
 80065c2:	f3bf 8f6f 	isb	sy
 80065c6:	f3bf 8f4f 	dsb	sy
 80065ca:	623b      	str	r3, [r7, #32]
}
 80065cc:	bf00      	nop
 80065ce:	e7fe      	b.n	80065ce <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d103      	bne.n	80065de <xQueueReceive+0x3e>
 80065d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d101      	bne.n	80065e2 <xQueueReceive+0x42>
 80065de:	2301      	movs	r3, #1
 80065e0:	e000      	b.n	80065e4 <xQueueReceive+0x44>
 80065e2:	2300      	movs	r3, #0
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d10a      	bne.n	80065fe <xQueueReceive+0x5e>
	__asm volatile
 80065e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065ec:	f383 8811 	msr	BASEPRI, r3
 80065f0:	f3bf 8f6f 	isb	sy
 80065f4:	f3bf 8f4f 	dsb	sy
 80065f8:	61fb      	str	r3, [r7, #28]
}
 80065fa:	bf00      	nop
 80065fc:	e7fe      	b.n	80065fc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80065fe:	f001 fac9 	bl	8007b94 <xTaskGetSchedulerState>
 8006602:	4603      	mov	r3, r0
 8006604:	2b00      	cmp	r3, #0
 8006606:	d102      	bne.n	800660e <xQueueReceive+0x6e>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d101      	bne.n	8006612 <xQueueReceive+0x72>
 800660e:	2301      	movs	r3, #1
 8006610:	e000      	b.n	8006614 <xQueueReceive+0x74>
 8006612:	2300      	movs	r3, #0
 8006614:	2b00      	cmp	r3, #0
 8006616:	d10a      	bne.n	800662e <xQueueReceive+0x8e>
	__asm volatile
 8006618:	f04f 0350 	mov.w	r3, #80	; 0x50
 800661c:	f383 8811 	msr	BASEPRI, r3
 8006620:	f3bf 8f6f 	isb	sy
 8006624:	f3bf 8f4f 	dsb	sy
 8006628:	61bb      	str	r3, [r7, #24]
}
 800662a:	bf00      	nop
 800662c:	e7fe      	b.n	800662c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800662e:	f002 fa51 	bl	8008ad4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006634:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006636:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800663a:	2b00      	cmp	r3, #0
 800663c:	d01f      	beq.n	800667e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800663e:	68b9      	ldr	r1, [r7, #8]
 8006640:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006642:	f000 fabe 	bl	8006bc2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006648:	1e5a      	subs	r2, r3, #1
 800664a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800664c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800664e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006650:	691b      	ldr	r3, [r3, #16]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d00f      	beq.n	8006676 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006658:	3310      	adds	r3, #16
 800665a:	4618      	mov	r0, r3
 800665c:	f001 f8d8 	bl	8007810 <xTaskRemoveFromEventList>
 8006660:	4603      	mov	r3, r0
 8006662:	2b00      	cmp	r3, #0
 8006664:	d007      	beq.n	8006676 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006666:	4b3d      	ldr	r3, [pc, #244]	; (800675c <xQueueReceive+0x1bc>)
 8006668:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800666c:	601a      	str	r2, [r3, #0]
 800666e:	f3bf 8f4f 	dsb	sy
 8006672:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006676:	f002 fa5d 	bl	8008b34 <vPortExitCritical>
				return pdPASS;
 800667a:	2301      	movs	r3, #1
 800667c:	e069      	b.n	8006752 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d103      	bne.n	800668c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006684:	f002 fa56 	bl	8008b34 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006688:	2300      	movs	r3, #0
 800668a:	e062      	b.n	8006752 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800668c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800668e:	2b00      	cmp	r3, #0
 8006690:	d106      	bne.n	80066a0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006692:	f107 0310 	add.w	r3, r7, #16
 8006696:	4618      	mov	r0, r3
 8006698:	f001 f91e 	bl	80078d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800669c:	2301      	movs	r3, #1
 800669e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80066a0:	f002 fa48 	bl	8008b34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80066a4:	f000 fe8a 	bl	80073bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80066a8:	f002 fa14 	bl	8008ad4 <vPortEnterCritical>
 80066ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066ae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80066b2:	b25b      	sxtb	r3, r3
 80066b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80066b8:	d103      	bne.n	80066c2 <xQueueReceive+0x122>
 80066ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066bc:	2200      	movs	r2, #0
 80066be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80066c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80066c8:	b25b      	sxtb	r3, r3
 80066ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80066ce:	d103      	bne.n	80066d8 <xQueueReceive+0x138>
 80066d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066d2:	2200      	movs	r2, #0
 80066d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80066d8:	f002 fa2c 	bl	8008b34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80066dc:	1d3a      	adds	r2, r7, #4
 80066de:	f107 0310 	add.w	r3, r7, #16
 80066e2:	4611      	mov	r1, r2
 80066e4:	4618      	mov	r0, r3
 80066e6:	f001 f90d 	bl	8007904 <xTaskCheckForTimeOut>
 80066ea:	4603      	mov	r3, r0
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d123      	bne.n	8006738 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80066f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80066f2:	f000 fade 	bl	8006cb2 <prvIsQueueEmpty>
 80066f6:	4603      	mov	r3, r0
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d017      	beq.n	800672c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80066fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066fe:	3324      	adds	r3, #36	; 0x24
 8006700:	687a      	ldr	r2, [r7, #4]
 8006702:	4611      	mov	r1, r2
 8006704:	4618      	mov	r0, r3
 8006706:	f001 f833 	bl	8007770 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800670a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800670c:	f000 fa7f 	bl	8006c0e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006710:	f000 fe62 	bl	80073d8 <xTaskResumeAll>
 8006714:	4603      	mov	r3, r0
 8006716:	2b00      	cmp	r3, #0
 8006718:	d189      	bne.n	800662e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800671a:	4b10      	ldr	r3, [pc, #64]	; (800675c <xQueueReceive+0x1bc>)
 800671c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006720:	601a      	str	r2, [r3, #0]
 8006722:	f3bf 8f4f 	dsb	sy
 8006726:	f3bf 8f6f 	isb	sy
 800672a:	e780      	b.n	800662e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800672c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800672e:	f000 fa6e 	bl	8006c0e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006732:	f000 fe51 	bl	80073d8 <xTaskResumeAll>
 8006736:	e77a      	b.n	800662e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006738:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800673a:	f000 fa68 	bl	8006c0e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800673e:	f000 fe4b 	bl	80073d8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006742:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006744:	f000 fab5 	bl	8006cb2 <prvIsQueueEmpty>
 8006748:	4603      	mov	r3, r0
 800674a:	2b00      	cmp	r3, #0
 800674c:	f43f af6f 	beq.w	800662e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006750:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006752:	4618      	mov	r0, r3
 8006754:	3730      	adds	r7, #48	; 0x30
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}
 800675a:	bf00      	nop
 800675c:	e000ed04 	.word	0xe000ed04

08006760 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b08e      	sub	sp, #56	; 0x38
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
 8006768:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800676a:	2300      	movs	r3, #0
 800676c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006772:	2300      	movs	r3, #0
 8006774:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006778:	2b00      	cmp	r3, #0
 800677a:	d10a      	bne.n	8006792 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800677c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006780:	f383 8811 	msr	BASEPRI, r3
 8006784:	f3bf 8f6f 	isb	sy
 8006788:	f3bf 8f4f 	dsb	sy
 800678c:	623b      	str	r3, [r7, #32]
}
 800678e:	bf00      	nop
 8006790:	e7fe      	b.n	8006790 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006792:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006796:	2b00      	cmp	r3, #0
 8006798:	d00a      	beq.n	80067b0 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800679a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800679e:	f383 8811 	msr	BASEPRI, r3
 80067a2:	f3bf 8f6f 	isb	sy
 80067a6:	f3bf 8f4f 	dsb	sy
 80067aa:	61fb      	str	r3, [r7, #28]
}
 80067ac:	bf00      	nop
 80067ae:	e7fe      	b.n	80067ae <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80067b0:	f001 f9f0 	bl	8007b94 <xTaskGetSchedulerState>
 80067b4:	4603      	mov	r3, r0
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d102      	bne.n	80067c0 <xQueueSemaphoreTake+0x60>
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d101      	bne.n	80067c4 <xQueueSemaphoreTake+0x64>
 80067c0:	2301      	movs	r3, #1
 80067c2:	e000      	b.n	80067c6 <xQueueSemaphoreTake+0x66>
 80067c4:	2300      	movs	r3, #0
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d10a      	bne.n	80067e0 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80067ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067ce:	f383 8811 	msr	BASEPRI, r3
 80067d2:	f3bf 8f6f 	isb	sy
 80067d6:	f3bf 8f4f 	dsb	sy
 80067da:	61bb      	str	r3, [r7, #24]
}
 80067dc:	bf00      	nop
 80067de:	e7fe      	b.n	80067de <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80067e0:	f002 f978 	bl	8008ad4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80067e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067e8:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80067ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d024      	beq.n	800683a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80067f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067f2:	1e5a      	subs	r2, r3, #1
 80067f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067f6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80067f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d104      	bne.n	800680a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006800:	f001 fb3e 	bl	8007e80 <pvTaskIncrementMutexHeldCount>
 8006804:	4602      	mov	r2, r0
 8006806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006808:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800680a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800680c:	691b      	ldr	r3, [r3, #16]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d00f      	beq.n	8006832 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006814:	3310      	adds	r3, #16
 8006816:	4618      	mov	r0, r3
 8006818:	f000 fffa 	bl	8007810 <xTaskRemoveFromEventList>
 800681c:	4603      	mov	r3, r0
 800681e:	2b00      	cmp	r3, #0
 8006820:	d007      	beq.n	8006832 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006822:	4b54      	ldr	r3, [pc, #336]	; (8006974 <xQueueSemaphoreTake+0x214>)
 8006824:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006828:	601a      	str	r2, [r3, #0]
 800682a:	f3bf 8f4f 	dsb	sy
 800682e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006832:	f002 f97f 	bl	8008b34 <vPortExitCritical>
				return pdPASS;
 8006836:	2301      	movs	r3, #1
 8006838:	e097      	b.n	800696a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d111      	bne.n	8006864 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006842:	2b00      	cmp	r3, #0
 8006844:	d00a      	beq.n	800685c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8006846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800684a:	f383 8811 	msr	BASEPRI, r3
 800684e:	f3bf 8f6f 	isb	sy
 8006852:	f3bf 8f4f 	dsb	sy
 8006856:	617b      	str	r3, [r7, #20]
}
 8006858:	bf00      	nop
 800685a:	e7fe      	b.n	800685a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800685c:	f002 f96a 	bl	8008b34 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006860:	2300      	movs	r3, #0
 8006862:	e082      	b.n	800696a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006864:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006866:	2b00      	cmp	r3, #0
 8006868:	d106      	bne.n	8006878 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800686a:	f107 030c 	add.w	r3, r7, #12
 800686e:	4618      	mov	r0, r3
 8006870:	f001 f832 	bl	80078d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006874:	2301      	movs	r3, #1
 8006876:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006878:	f002 f95c 	bl	8008b34 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800687c:	f000 fd9e 	bl	80073bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006880:	f002 f928 	bl	8008ad4 <vPortEnterCritical>
 8006884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006886:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800688a:	b25b      	sxtb	r3, r3
 800688c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006890:	d103      	bne.n	800689a <xQueueSemaphoreTake+0x13a>
 8006892:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006894:	2200      	movs	r2, #0
 8006896:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800689a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800689c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80068a0:	b25b      	sxtb	r3, r3
 80068a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80068a6:	d103      	bne.n	80068b0 <xQueueSemaphoreTake+0x150>
 80068a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068aa:	2200      	movs	r2, #0
 80068ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80068b0:	f002 f940 	bl	8008b34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80068b4:	463a      	mov	r2, r7
 80068b6:	f107 030c 	add.w	r3, r7, #12
 80068ba:	4611      	mov	r1, r2
 80068bc:	4618      	mov	r0, r3
 80068be:	f001 f821 	bl	8007904 <xTaskCheckForTimeOut>
 80068c2:	4603      	mov	r3, r0
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d132      	bne.n	800692e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80068c8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80068ca:	f000 f9f2 	bl	8006cb2 <prvIsQueueEmpty>
 80068ce:	4603      	mov	r3, r0
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d026      	beq.n	8006922 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80068d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d109      	bne.n	80068f0 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80068dc:	f002 f8fa 	bl	8008ad4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80068e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068e2:	689b      	ldr	r3, [r3, #8]
 80068e4:	4618      	mov	r0, r3
 80068e6:	f001 f973 	bl	8007bd0 <xTaskPriorityInherit>
 80068ea:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80068ec:	f002 f922 	bl	8008b34 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80068f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068f2:	3324      	adds	r3, #36	; 0x24
 80068f4:	683a      	ldr	r2, [r7, #0]
 80068f6:	4611      	mov	r1, r2
 80068f8:	4618      	mov	r0, r3
 80068fa:	f000 ff39 	bl	8007770 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80068fe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006900:	f000 f985 	bl	8006c0e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006904:	f000 fd68 	bl	80073d8 <xTaskResumeAll>
 8006908:	4603      	mov	r3, r0
 800690a:	2b00      	cmp	r3, #0
 800690c:	f47f af68 	bne.w	80067e0 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8006910:	4b18      	ldr	r3, [pc, #96]	; (8006974 <xQueueSemaphoreTake+0x214>)
 8006912:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006916:	601a      	str	r2, [r3, #0]
 8006918:	f3bf 8f4f 	dsb	sy
 800691c:	f3bf 8f6f 	isb	sy
 8006920:	e75e      	b.n	80067e0 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006922:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006924:	f000 f973 	bl	8006c0e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006928:	f000 fd56 	bl	80073d8 <xTaskResumeAll>
 800692c:	e758      	b.n	80067e0 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800692e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006930:	f000 f96d 	bl	8006c0e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006934:	f000 fd50 	bl	80073d8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006938:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800693a:	f000 f9ba 	bl	8006cb2 <prvIsQueueEmpty>
 800693e:	4603      	mov	r3, r0
 8006940:	2b00      	cmp	r3, #0
 8006942:	f43f af4d 	beq.w	80067e0 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006948:	2b00      	cmp	r3, #0
 800694a:	d00d      	beq.n	8006968 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800694c:	f002 f8c2 	bl	8008ad4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006950:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006952:	f000 f8b4 	bl	8006abe <prvGetDisinheritPriorityAfterTimeout>
 8006956:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800695a:	689b      	ldr	r3, [r3, #8]
 800695c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800695e:	4618      	mov	r0, r3
 8006960:	f001 fa0c 	bl	8007d7c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006964:	f002 f8e6 	bl	8008b34 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006968:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800696a:	4618      	mov	r0, r3
 800696c:	3738      	adds	r7, #56	; 0x38
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}
 8006972:	bf00      	nop
 8006974:	e000ed04 	.word	0xe000ed04

08006978 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b08e      	sub	sp, #56	; 0x38
 800697c:	af00      	add	r7, sp, #0
 800697e:	60f8      	str	r0, [r7, #12]
 8006980:	60b9      	str	r1, [r7, #8]
 8006982:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800698a:	2b00      	cmp	r3, #0
 800698c:	d10a      	bne.n	80069a4 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800698e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006992:	f383 8811 	msr	BASEPRI, r3
 8006996:	f3bf 8f6f 	isb	sy
 800699a:	f3bf 8f4f 	dsb	sy
 800699e:	623b      	str	r3, [r7, #32]
}
 80069a0:	bf00      	nop
 80069a2:	e7fe      	b.n	80069a2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d103      	bne.n	80069b2 <xQueueReceiveFromISR+0x3a>
 80069aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d101      	bne.n	80069b6 <xQueueReceiveFromISR+0x3e>
 80069b2:	2301      	movs	r3, #1
 80069b4:	e000      	b.n	80069b8 <xQueueReceiveFromISR+0x40>
 80069b6:	2300      	movs	r3, #0
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d10a      	bne.n	80069d2 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80069bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069c0:	f383 8811 	msr	BASEPRI, r3
 80069c4:	f3bf 8f6f 	isb	sy
 80069c8:	f3bf 8f4f 	dsb	sy
 80069cc:	61fb      	str	r3, [r7, #28]
}
 80069ce:	bf00      	nop
 80069d0:	e7fe      	b.n	80069d0 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80069d2:	f002 f961 	bl	8008c98 <vPortValidateInterruptPriority>
	__asm volatile
 80069d6:	f3ef 8211 	mrs	r2, BASEPRI
 80069da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069de:	f383 8811 	msr	BASEPRI, r3
 80069e2:	f3bf 8f6f 	isb	sy
 80069e6:	f3bf 8f4f 	dsb	sy
 80069ea:	61ba      	str	r2, [r7, #24]
 80069ec:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80069ee:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80069f0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80069f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069f6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80069f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d02f      	beq.n	8006a5e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80069fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a00:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006a04:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006a08:	68b9      	ldr	r1, [r7, #8]
 8006a0a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006a0c:	f000 f8d9 	bl	8006bc2 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a12:	1e5a      	subs	r2, r3, #1
 8006a14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a16:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006a18:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006a1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a20:	d112      	bne.n	8006a48 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a24:	691b      	ldr	r3, [r3, #16]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d016      	beq.n	8006a58 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a2c:	3310      	adds	r3, #16
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f000 feee 	bl	8007810 <xTaskRemoveFromEventList>
 8006a34:	4603      	mov	r3, r0
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d00e      	beq.n	8006a58 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d00b      	beq.n	8006a58 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2201      	movs	r2, #1
 8006a44:	601a      	str	r2, [r3, #0]
 8006a46:	e007      	b.n	8006a58 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006a48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006a4c:	3301      	adds	r3, #1
 8006a4e:	b2db      	uxtb	r3, r3
 8006a50:	b25a      	sxtb	r2, r3
 8006a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	637b      	str	r3, [r7, #52]	; 0x34
 8006a5c:	e001      	b.n	8006a62 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8006a5e:	2300      	movs	r3, #0
 8006a60:	637b      	str	r3, [r7, #52]	; 0x34
 8006a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a64:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	f383 8811 	msr	BASEPRI, r3
}
 8006a6c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006a6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3738      	adds	r7, #56	; 0x38
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b084      	sub	sp, #16
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d10a      	bne.n	8006aa0 <vQueueDelete+0x28>
	__asm volatile
 8006a8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a8e:	f383 8811 	msr	BASEPRI, r3
 8006a92:	f3bf 8f6f 	isb	sy
 8006a96:	f3bf 8f4f 	dsb	sy
 8006a9a:	60bb      	str	r3, [r7, #8]
}
 8006a9c:	bf00      	nop
 8006a9e:	e7fe      	b.n	8006a9e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006aa0:	68f8      	ldr	r0, [r7, #12]
 8006aa2:	f000 f95f 	bl	8006d64 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d102      	bne.n	8006ab6 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8006ab0:	68f8      	ldr	r0, [r7, #12]
 8006ab2:	f002 f9fd 	bl	8008eb0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8006ab6:	bf00      	nop
 8006ab8:	3710      	adds	r7, #16
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bd80      	pop	{r7, pc}

08006abe <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006abe:	b480      	push	{r7}
 8006ac0:	b085      	sub	sp, #20
 8006ac2:	af00      	add	r7, sp, #0
 8006ac4:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d006      	beq.n	8006adc <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8006ad8:	60fb      	str	r3, [r7, #12]
 8006ada:	e001      	b.n	8006ae0 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006adc:	2300      	movs	r3, #0
 8006ade:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
	}
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	3714      	adds	r7, #20
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr

08006aee <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006aee:	b580      	push	{r7, lr}
 8006af0:	b086      	sub	sp, #24
 8006af2:	af00      	add	r7, sp, #0
 8006af4:	60f8      	str	r0, [r7, #12]
 8006af6:	60b9      	str	r1, [r7, #8]
 8006af8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006afa:	2300      	movs	r3, #0
 8006afc:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b02:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d10d      	bne.n	8006b28 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d14d      	bne.n	8006bb0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	689b      	ldr	r3, [r3, #8]
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f001 f8c1 	bl	8007ca0 <xTaskPriorityDisinherit>
 8006b1e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2200      	movs	r2, #0
 8006b24:	609a      	str	r2, [r3, #8]
 8006b26:	e043      	b.n	8006bb0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d119      	bne.n	8006b62 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	6858      	ldr	r0, [r3, #4]
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b36:	461a      	mov	r2, r3
 8006b38:	68b9      	ldr	r1, [r7, #8]
 8006b3a:	f002 fc0a 	bl	8009352 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	685a      	ldr	r2, [r3, #4]
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b46:	441a      	add	r2, r3
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	685a      	ldr	r2, [r3, #4]
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	429a      	cmp	r2, r3
 8006b56:	d32b      	bcc.n	8006bb0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	605a      	str	r2, [r3, #4]
 8006b60:	e026      	b.n	8006bb0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	68d8      	ldr	r0, [r3, #12]
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b6a:	461a      	mov	r2, r3
 8006b6c:	68b9      	ldr	r1, [r7, #8]
 8006b6e:	f002 fbf0 	bl	8009352 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	68da      	ldr	r2, [r3, #12]
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b7a:	425b      	negs	r3, r3
 8006b7c:	441a      	add	r2, r3
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	68da      	ldr	r2, [r3, #12]
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	429a      	cmp	r2, r3
 8006b8c:	d207      	bcs.n	8006b9e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	689a      	ldr	r2, [r3, #8]
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b96:	425b      	negs	r3, r3
 8006b98:	441a      	add	r2, r3
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2b02      	cmp	r3, #2
 8006ba2:	d105      	bne.n	8006bb0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006ba4:	693b      	ldr	r3, [r7, #16]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d002      	beq.n	8006bb0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	3b01      	subs	r3, #1
 8006bae:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006bb0:	693b      	ldr	r3, [r7, #16]
 8006bb2:	1c5a      	adds	r2, r3, #1
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006bb8:	697b      	ldr	r3, [r7, #20]
}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3718      	adds	r7, #24
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}

08006bc2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006bc2:	b580      	push	{r7, lr}
 8006bc4:	b082      	sub	sp, #8
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	6078      	str	r0, [r7, #4]
 8006bca:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d018      	beq.n	8006c06 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	68da      	ldr	r2, [r3, #12]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bdc:	441a      	add	r2, r3
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	68da      	ldr	r2, [r3, #12]
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	689b      	ldr	r3, [r3, #8]
 8006bea:	429a      	cmp	r2, r3
 8006bec:	d303      	bcc.n	8006bf6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681a      	ldr	r2, [r3, #0]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	68d9      	ldr	r1, [r3, #12]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bfe:	461a      	mov	r2, r3
 8006c00:	6838      	ldr	r0, [r7, #0]
 8006c02:	f002 fba6 	bl	8009352 <memcpy>
	}
}
 8006c06:	bf00      	nop
 8006c08:	3708      	adds	r7, #8
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}

08006c0e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006c0e:	b580      	push	{r7, lr}
 8006c10:	b084      	sub	sp, #16
 8006c12:	af00      	add	r7, sp, #0
 8006c14:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006c16:	f001 ff5d 	bl	8008ad4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006c20:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c22:	e011      	b.n	8006c48 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d012      	beq.n	8006c52 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	3324      	adds	r3, #36	; 0x24
 8006c30:	4618      	mov	r0, r3
 8006c32:	f000 fded 	bl	8007810 <xTaskRemoveFromEventList>
 8006c36:	4603      	mov	r3, r0
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d001      	beq.n	8006c40 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006c3c:	f000 fec4 	bl	80079c8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006c40:	7bfb      	ldrb	r3, [r7, #15]
 8006c42:	3b01      	subs	r3, #1
 8006c44:	b2db      	uxtb	r3, r3
 8006c46:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	dce9      	bgt.n	8006c24 <prvUnlockQueue+0x16>
 8006c50:	e000      	b.n	8006c54 <prvUnlockQueue+0x46>
					break;
 8006c52:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	22ff      	movs	r2, #255	; 0xff
 8006c58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006c5c:	f001 ff6a 	bl	8008b34 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006c60:	f001 ff38 	bl	8008ad4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006c6a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006c6c:	e011      	b.n	8006c92 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	691b      	ldr	r3, [r3, #16]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d012      	beq.n	8006c9c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	3310      	adds	r3, #16
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	f000 fdc8 	bl	8007810 <xTaskRemoveFromEventList>
 8006c80:	4603      	mov	r3, r0
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d001      	beq.n	8006c8a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006c86:	f000 fe9f 	bl	80079c8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006c8a:	7bbb      	ldrb	r3, [r7, #14]
 8006c8c:	3b01      	subs	r3, #1
 8006c8e:	b2db      	uxtb	r3, r3
 8006c90:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006c92:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	dce9      	bgt.n	8006c6e <prvUnlockQueue+0x60>
 8006c9a:	e000      	b.n	8006c9e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006c9c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	22ff      	movs	r2, #255	; 0xff
 8006ca2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006ca6:	f001 ff45 	bl	8008b34 <vPortExitCritical>
}
 8006caa:	bf00      	nop
 8006cac:	3710      	adds	r7, #16
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}

08006cb2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006cb2:	b580      	push	{r7, lr}
 8006cb4:	b084      	sub	sp, #16
 8006cb6:	af00      	add	r7, sp, #0
 8006cb8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006cba:	f001 ff0b 	bl	8008ad4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d102      	bne.n	8006ccc <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	60fb      	str	r3, [r7, #12]
 8006cca:	e001      	b.n	8006cd0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006cd0:	f001 ff30 	bl	8008b34 <vPortExitCritical>

	return xReturn;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	3710      	adds	r7, #16
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	bd80      	pop	{r7, pc}

08006cde <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006cde:	b580      	push	{r7, lr}
 8006ce0:	b084      	sub	sp, #16
 8006ce2:	af00      	add	r7, sp, #0
 8006ce4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006ce6:	f001 fef5 	bl	8008ad4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cf2:	429a      	cmp	r2, r3
 8006cf4:	d102      	bne.n	8006cfc <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	60fb      	str	r3, [r7, #12]
 8006cfa:	e001      	b.n	8006d00 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006d00:	f001 ff18 	bl	8008b34 <vPortExitCritical>

	return xReturn;
 8006d04:	68fb      	ldr	r3, [r7, #12]
}
 8006d06:	4618      	mov	r0, r3
 8006d08:	3710      	adds	r7, #16
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bd80      	pop	{r7, pc}
	...

08006d10 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006d10:	b480      	push	{r7}
 8006d12:	b085      	sub	sp, #20
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
 8006d18:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	60fb      	str	r3, [r7, #12]
 8006d1e:	e014      	b.n	8006d4a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006d20:	4a0f      	ldr	r2, [pc, #60]	; (8006d60 <vQueueAddToRegistry+0x50>)
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d10b      	bne.n	8006d44 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006d2c:	490c      	ldr	r1, [pc, #48]	; (8006d60 <vQueueAddToRegistry+0x50>)
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	683a      	ldr	r2, [r7, #0]
 8006d32:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006d36:	4a0a      	ldr	r2, [pc, #40]	; (8006d60 <vQueueAddToRegistry+0x50>)
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	00db      	lsls	r3, r3, #3
 8006d3c:	4413      	add	r3, r2
 8006d3e:	687a      	ldr	r2, [r7, #4]
 8006d40:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006d42:	e006      	b.n	8006d52 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	3301      	adds	r3, #1
 8006d48:	60fb      	str	r3, [r7, #12]
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	2b07      	cmp	r3, #7
 8006d4e:	d9e7      	bls.n	8006d20 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006d50:	bf00      	nop
 8006d52:	bf00      	nop
 8006d54:	3714      	adds	r7, #20
 8006d56:	46bd      	mov	sp, r7
 8006d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5c:	4770      	bx	lr
 8006d5e:	bf00      	nop
 8006d60:	20003070 	.word	0x20003070

08006d64 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8006d64:	b480      	push	{r7}
 8006d66:	b085      	sub	sp, #20
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	60fb      	str	r3, [r7, #12]
 8006d70:	e016      	b.n	8006da0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8006d72:	4a10      	ldr	r2, [pc, #64]	; (8006db4 <vQueueUnregisterQueue+0x50>)
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	00db      	lsls	r3, r3, #3
 8006d78:	4413      	add	r3, r2
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	687a      	ldr	r2, [r7, #4]
 8006d7e:	429a      	cmp	r2, r3
 8006d80:	d10b      	bne.n	8006d9a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8006d82:	4a0c      	ldr	r2, [pc, #48]	; (8006db4 <vQueueUnregisterQueue+0x50>)
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	2100      	movs	r1, #0
 8006d88:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8006d8c:	4a09      	ldr	r2, [pc, #36]	; (8006db4 <vQueueUnregisterQueue+0x50>)
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	00db      	lsls	r3, r3, #3
 8006d92:	4413      	add	r3, r2
 8006d94:	2200      	movs	r2, #0
 8006d96:	605a      	str	r2, [r3, #4]
				break;
 8006d98:	e006      	b.n	8006da8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	3301      	adds	r3, #1
 8006d9e:	60fb      	str	r3, [r7, #12]
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	2b07      	cmp	r3, #7
 8006da4:	d9e5      	bls.n	8006d72 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8006da6:	bf00      	nop
 8006da8:	bf00      	nop
 8006daa:	3714      	adds	r7, #20
 8006dac:	46bd      	mov	sp, r7
 8006dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db2:	4770      	bx	lr
 8006db4:	20003070 	.word	0x20003070

08006db8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b086      	sub	sp, #24
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	60f8      	str	r0, [r7, #12]
 8006dc0:	60b9      	str	r1, [r7, #8]
 8006dc2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006dc8:	f001 fe84 	bl	8008ad4 <vPortEnterCritical>
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006dd2:	b25b      	sxtb	r3, r3
 8006dd4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006dd8:	d103      	bne.n	8006de2 <vQueueWaitForMessageRestricted+0x2a>
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006de8:	b25b      	sxtb	r3, r3
 8006dea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006dee:	d103      	bne.n	8006df8 <vQueueWaitForMessageRestricted+0x40>
 8006df0:	697b      	ldr	r3, [r7, #20]
 8006df2:	2200      	movs	r2, #0
 8006df4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006df8:	f001 fe9c 	bl	8008b34 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d106      	bne.n	8006e12 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	3324      	adds	r3, #36	; 0x24
 8006e08:	687a      	ldr	r2, [r7, #4]
 8006e0a:	68b9      	ldr	r1, [r7, #8]
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f000 fcd3 	bl	80077b8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006e12:	6978      	ldr	r0, [r7, #20]
 8006e14:	f7ff fefb 	bl	8006c0e <prvUnlockQueue>
	}
 8006e18:	bf00      	nop
 8006e1a:	3718      	adds	r7, #24
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}

08006e20 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b08e      	sub	sp, #56	; 0x38
 8006e24:	af04      	add	r7, sp, #16
 8006e26:	60f8      	str	r0, [r7, #12]
 8006e28:	60b9      	str	r1, [r7, #8]
 8006e2a:	607a      	str	r2, [r7, #4]
 8006e2c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006e2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d10a      	bne.n	8006e4a <xTaskCreateStatic+0x2a>
	__asm volatile
 8006e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e38:	f383 8811 	msr	BASEPRI, r3
 8006e3c:	f3bf 8f6f 	isb	sy
 8006e40:	f3bf 8f4f 	dsb	sy
 8006e44:	623b      	str	r3, [r7, #32]
}
 8006e46:	bf00      	nop
 8006e48:	e7fe      	b.n	8006e48 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006e4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d10a      	bne.n	8006e66 <xTaskCreateStatic+0x46>
	__asm volatile
 8006e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e54:	f383 8811 	msr	BASEPRI, r3
 8006e58:	f3bf 8f6f 	isb	sy
 8006e5c:	f3bf 8f4f 	dsb	sy
 8006e60:	61fb      	str	r3, [r7, #28]
}
 8006e62:	bf00      	nop
 8006e64:	e7fe      	b.n	8006e64 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006e66:	23bc      	movs	r3, #188	; 0xbc
 8006e68:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006e6a:	693b      	ldr	r3, [r7, #16]
 8006e6c:	2bbc      	cmp	r3, #188	; 0xbc
 8006e6e:	d00a      	beq.n	8006e86 <xTaskCreateStatic+0x66>
	__asm volatile
 8006e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e74:	f383 8811 	msr	BASEPRI, r3
 8006e78:	f3bf 8f6f 	isb	sy
 8006e7c:	f3bf 8f4f 	dsb	sy
 8006e80:	61bb      	str	r3, [r7, #24]
}
 8006e82:	bf00      	nop
 8006e84:	e7fe      	b.n	8006e84 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006e86:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006e88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d01e      	beq.n	8006ecc <xTaskCreateStatic+0xac>
 8006e8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d01b      	beq.n	8006ecc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006e94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e96:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e9a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006e9c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ea0:	2202      	movs	r2, #2
 8006ea2:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	9303      	str	r3, [sp, #12]
 8006eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eac:	9302      	str	r3, [sp, #8]
 8006eae:	f107 0314 	add.w	r3, r7, #20
 8006eb2:	9301      	str	r3, [sp, #4]
 8006eb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eb6:	9300      	str	r3, [sp, #0]
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	687a      	ldr	r2, [r7, #4]
 8006ebc:	68b9      	ldr	r1, [r7, #8]
 8006ebe:	68f8      	ldr	r0, [r7, #12]
 8006ec0:	f000 f850 	bl	8006f64 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006ec4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006ec6:	f000 f8f3 	bl	80070b0 <prvAddNewTaskToReadyList>
 8006eca:	e001      	b.n	8006ed0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006ecc:	2300      	movs	r3, #0
 8006ece:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006ed0:	697b      	ldr	r3, [r7, #20]
	}
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	3728      	adds	r7, #40	; 0x28
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}

08006eda <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006eda:	b580      	push	{r7, lr}
 8006edc:	b08c      	sub	sp, #48	; 0x30
 8006ede:	af04      	add	r7, sp, #16
 8006ee0:	60f8      	str	r0, [r7, #12]
 8006ee2:	60b9      	str	r1, [r7, #8]
 8006ee4:	603b      	str	r3, [r7, #0]
 8006ee6:	4613      	mov	r3, r2
 8006ee8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006eea:	88fb      	ldrh	r3, [r7, #6]
 8006eec:	009b      	lsls	r3, r3, #2
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f001 ff12 	bl	8008d18 <pvPortMalloc>
 8006ef4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d00e      	beq.n	8006f1a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006efc:	20bc      	movs	r0, #188	; 0xbc
 8006efe:	f001 ff0b 	bl	8008d18 <pvPortMalloc>
 8006f02:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006f04:	69fb      	ldr	r3, [r7, #28]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d003      	beq.n	8006f12 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006f0a:	69fb      	ldr	r3, [r7, #28]
 8006f0c:	697a      	ldr	r2, [r7, #20]
 8006f0e:	631a      	str	r2, [r3, #48]	; 0x30
 8006f10:	e005      	b.n	8006f1e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006f12:	6978      	ldr	r0, [r7, #20]
 8006f14:	f001 ffcc 	bl	8008eb0 <vPortFree>
 8006f18:	e001      	b.n	8006f1e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006f1e:	69fb      	ldr	r3, [r7, #28]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d017      	beq.n	8006f54 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006f24:	69fb      	ldr	r3, [r7, #28]
 8006f26:	2200      	movs	r2, #0
 8006f28:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006f2c:	88fa      	ldrh	r2, [r7, #6]
 8006f2e:	2300      	movs	r3, #0
 8006f30:	9303      	str	r3, [sp, #12]
 8006f32:	69fb      	ldr	r3, [r7, #28]
 8006f34:	9302      	str	r3, [sp, #8]
 8006f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f38:	9301      	str	r3, [sp, #4]
 8006f3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f3c:	9300      	str	r3, [sp, #0]
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	68b9      	ldr	r1, [r7, #8]
 8006f42:	68f8      	ldr	r0, [r7, #12]
 8006f44:	f000 f80e 	bl	8006f64 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006f48:	69f8      	ldr	r0, [r7, #28]
 8006f4a:	f000 f8b1 	bl	80070b0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006f4e:	2301      	movs	r3, #1
 8006f50:	61bb      	str	r3, [r7, #24]
 8006f52:	e002      	b.n	8006f5a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006f54:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006f58:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006f5a:	69bb      	ldr	r3, [r7, #24]
	}
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	3720      	adds	r7, #32
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}

08006f64 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b088      	sub	sp, #32
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	60f8      	str	r0, [r7, #12]
 8006f6c:	60b9      	str	r1, [r7, #8]
 8006f6e:	607a      	str	r2, [r7, #4]
 8006f70:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006f72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f74:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	009b      	lsls	r3, r3, #2
 8006f7a:	461a      	mov	r2, r3
 8006f7c:	21a5      	movs	r1, #165	; 0xa5
 8006f7e:	f002 f9f6 	bl	800936e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006f8c:	3b01      	subs	r3, #1
 8006f8e:	009b      	lsls	r3, r3, #2
 8006f90:	4413      	add	r3, r2
 8006f92:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006f94:	69bb      	ldr	r3, [r7, #24]
 8006f96:	f023 0307 	bic.w	r3, r3, #7
 8006f9a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006f9c:	69bb      	ldr	r3, [r7, #24]
 8006f9e:	f003 0307 	and.w	r3, r3, #7
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d00a      	beq.n	8006fbc <prvInitialiseNewTask+0x58>
	__asm volatile
 8006fa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006faa:	f383 8811 	msr	BASEPRI, r3
 8006fae:	f3bf 8f6f 	isb	sy
 8006fb2:	f3bf 8f4f 	dsb	sy
 8006fb6:	617b      	str	r3, [r7, #20]
}
 8006fb8:	bf00      	nop
 8006fba:	e7fe      	b.n	8006fba <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d01f      	beq.n	8007002 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	61fb      	str	r3, [r7, #28]
 8006fc6:	e012      	b.n	8006fee <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006fc8:	68ba      	ldr	r2, [r7, #8]
 8006fca:	69fb      	ldr	r3, [r7, #28]
 8006fcc:	4413      	add	r3, r2
 8006fce:	7819      	ldrb	r1, [r3, #0]
 8006fd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006fd2:	69fb      	ldr	r3, [r7, #28]
 8006fd4:	4413      	add	r3, r2
 8006fd6:	3334      	adds	r3, #52	; 0x34
 8006fd8:	460a      	mov	r2, r1
 8006fda:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006fdc:	68ba      	ldr	r2, [r7, #8]
 8006fde:	69fb      	ldr	r3, [r7, #28]
 8006fe0:	4413      	add	r3, r2
 8006fe2:	781b      	ldrb	r3, [r3, #0]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d006      	beq.n	8006ff6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006fe8:	69fb      	ldr	r3, [r7, #28]
 8006fea:	3301      	adds	r3, #1
 8006fec:	61fb      	str	r3, [r7, #28]
 8006fee:	69fb      	ldr	r3, [r7, #28]
 8006ff0:	2b0f      	cmp	r3, #15
 8006ff2:	d9e9      	bls.n	8006fc8 <prvInitialiseNewTask+0x64>
 8006ff4:	e000      	b.n	8006ff8 <prvInitialiseNewTask+0x94>
			{
				break;
 8006ff6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007000:	e003      	b.n	800700a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007004:	2200      	movs	r2, #0
 8007006:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800700a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800700c:	2b37      	cmp	r3, #55	; 0x37
 800700e:	d901      	bls.n	8007014 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007010:	2337      	movs	r3, #55	; 0x37
 8007012:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007016:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007018:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800701a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800701c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800701e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007022:	2200      	movs	r2, #0
 8007024:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007028:	3304      	adds	r3, #4
 800702a:	4618      	mov	r0, r3
 800702c:	f7fe fe56 	bl	8005cdc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007032:	3318      	adds	r3, #24
 8007034:	4618      	mov	r0, r3
 8007036:	f7fe fe51 	bl	8005cdc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800703a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800703c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800703e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007042:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007048:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800704a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800704c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800704e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007052:	2200      	movs	r2, #0
 8007054:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800705a:	2200      	movs	r2, #0
 800705c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007062:	3354      	adds	r3, #84	; 0x54
 8007064:	2260      	movs	r2, #96	; 0x60
 8007066:	2100      	movs	r1, #0
 8007068:	4618      	mov	r0, r3
 800706a:	f002 f980 	bl	800936e <memset>
 800706e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007070:	4a0c      	ldr	r2, [pc, #48]	; (80070a4 <prvInitialiseNewTask+0x140>)
 8007072:	659a      	str	r2, [r3, #88]	; 0x58
 8007074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007076:	4a0c      	ldr	r2, [pc, #48]	; (80070a8 <prvInitialiseNewTask+0x144>)
 8007078:	65da      	str	r2, [r3, #92]	; 0x5c
 800707a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800707c:	4a0b      	ldr	r2, [pc, #44]	; (80070ac <prvInitialiseNewTask+0x148>)
 800707e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007080:	683a      	ldr	r2, [r7, #0]
 8007082:	68f9      	ldr	r1, [r7, #12]
 8007084:	69b8      	ldr	r0, [r7, #24]
 8007086:	f001 fbf5 	bl	8008874 <pxPortInitialiseStack>
 800708a:	4602      	mov	r2, r0
 800708c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800708e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007090:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007092:	2b00      	cmp	r3, #0
 8007094:	d002      	beq.n	800709c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007096:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007098:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800709a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800709c:	bf00      	nop
 800709e:	3720      	adds	r7, #32
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bd80      	pop	{r7, pc}
 80070a4:	0800a7d8 	.word	0x0800a7d8
 80070a8:	0800a7f8 	.word	0x0800a7f8
 80070ac:	0800a7b8 	.word	0x0800a7b8

080070b0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b082      	sub	sp, #8
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80070b8:	f001 fd0c 	bl	8008ad4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80070bc:	4b2d      	ldr	r3, [pc, #180]	; (8007174 <prvAddNewTaskToReadyList+0xc4>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	3301      	adds	r3, #1
 80070c2:	4a2c      	ldr	r2, [pc, #176]	; (8007174 <prvAddNewTaskToReadyList+0xc4>)
 80070c4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80070c6:	4b2c      	ldr	r3, [pc, #176]	; (8007178 <prvAddNewTaskToReadyList+0xc8>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d109      	bne.n	80070e2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80070ce:	4a2a      	ldr	r2, [pc, #168]	; (8007178 <prvAddNewTaskToReadyList+0xc8>)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80070d4:	4b27      	ldr	r3, [pc, #156]	; (8007174 <prvAddNewTaskToReadyList+0xc4>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	2b01      	cmp	r3, #1
 80070da:	d110      	bne.n	80070fe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80070dc:	f000 fc98 	bl	8007a10 <prvInitialiseTaskLists>
 80070e0:	e00d      	b.n	80070fe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80070e2:	4b26      	ldr	r3, [pc, #152]	; (800717c <prvAddNewTaskToReadyList+0xcc>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d109      	bne.n	80070fe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80070ea:	4b23      	ldr	r3, [pc, #140]	; (8007178 <prvAddNewTaskToReadyList+0xc8>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070f4:	429a      	cmp	r2, r3
 80070f6:	d802      	bhi.n	80070fe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80070f8:	4a1f      	ldr	r2, [pc, #124]	; (8007178 <prvAddNewTaskToReadyList+0xc8>)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80070fe:	4b20      	ldr	r3, [pc, #128]	; (8007180 <prvAddNewTaskToReadyList+0xd0>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	3301      	adds	r3, #1
 8007104:	4a1e      	ldr	r2, [pc, #120]	; (8007180 <prvAddNewTaskToReadyList+0xd0>)
 8007106:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007108:	4b1d      	ldr	r3, [pc, #116]	; (8007180 <prvAddNewTaskToReadyList+0xd0>)
 800710a:	681a      	ldr	r2, [r3, #0]
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007114:	4b1b      	ldr	r3, [pc, #108]	; (8007184 <prvAddNewTaskToReadyList+0xd4>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	429a      	cmp	r2, r3
 800711a:	d903      	bls.n	8007124 <prvAddNewTaskToReadyList+0x74>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007120:	4a18      	ldr	r2, [pc, #96]	; (8007184 <prvAddNewTaskToReadyList+0xd4>)
 8007122:	6013      	str	r3, [r2, #0]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007128:	4613      	mov	r3, r2
 800712a:	009b      	lsls	r3, r3, #2
 800712c:	4413      	add	r3, r2
 800712e:	009b      	lsls	r3, r3, #2
 8007130:	4a15      	ldr	r2, [pc, #84]	; (8007188 <prvAddNewTaskToReadyList+0xd8>)
 8007132:	441a      	add	r2, r3
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	3304      	adds	r3, #4
 8007138:	4619      	mov	r1, r3
 800713a:	4610      	mov	r0, r2
 800713c:	f7fe fddb 	bl	8005cf6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007140:	f001 fcf8 	bl	8008b34 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007144:	4b0d      	ldr	r3, [pc, #52]	; (800717c <prvAddNewTaskToReadyList+0xcc>)
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d00e      	beq.n	800716a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800714c:	4b0a      	ldr	r3, [pc, #40]	; (8007178 <prvAddNewTaskToReadyList+0xc8>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007156:	429a      	cmp	r2, r3
 8007158:	d207      	bcs.n	800716a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800715a:	4b0c      	ldr	r3, [pc, #48]	; (800718c <prvAddNewTaskToReadyList+0xdc>)
 800715c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007160:	601a      	str	r2, [r3, #0]
 8007162:	f3bf 8f4f 	dsb	sy
 8007166:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800716a:	bf00      	nop
 800716c:	3708      	adds	r7, #8
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}
 8007172:	bf00      	nop
 8007174:	20003584 	.word	0x20003584
 8007178:	200030b0 	.word	0x200030b0
 800717c:	20003590 	.word	0x20003590
 8007180:	200035a0 	.word	0x200035a0
 8007184:	2000358c 	.word	0x2000358c
 8007188:	200030b4 	.word	0x200030b4
 800718c:	e000ed04 	.word	0xe000ed04

08007190 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8007190:	b580      	push	{r7, lr}
 8007192:	b084      	sub	sp, #16
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8007198:	f001 fc9c 	bl	8008ad4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d102      	bne.n	80071a8 <vTaskDelete+0x18>
 80071a2:	4b2c      	ldr	r3, [pc, #176]	; (8007254 <vTaskDelete+0xc4>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	e000      	b.n	80071aa <vTaskDelete+0x1a>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	3304      	adds	r3, #4
 80071b0:	4618      	mov	r0, r3
 80071b2:	f7fe fdfd 	bl	8005db0 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d004      	beq.n	80071c8 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	3318      	adds	r3, #24
 80071c2:	4618      	mov	r0, r3
 80071c4:	f7fe fdf4 	bl	8005db0 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80071c8:	4b23      	ldr	r3, [pc, #140]	; (8007258 <vTaskDelete+0xc8>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	3301      	adds	r3, #1
 80071ce:	4a22      	ldr	r2, [pc, #136]	; (8007258 <vTaskDelete+0xc8>)
 80071d0:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80071d2:	4b20      	ldr	r3, [pc, #128]	; (8007254 <vTaskDelete+0xc4>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	68fa      	ldr	r2, [r7, #12]
 80071d8:	429a      	cmp	r2, r3
 80071da:	d10b      	bne.n	80071f4 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	3304      	adds	r3, #4
 80071e0:	4619      	mov	r1, r3
 80071e2:	481e      	ldr	r0, [pc, #120]	; (800725c <vTaskDelete+0xcc>)
 80071e4:	f7fe fd87 	bl	8005cf6 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80071e8:	4b1d      	ldr	r3, [pc, #116]	; (8007260 <vTaskDelete+0xd0>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	3301      	adds	r3, #1
 80071ee:	4a1c      	ldr	r2, [pc, #112]	; (8007260 <vTaskDelete+0xd0>)
 80071f0:	6013      	str	r3, [r2, #0]
 80071f2:	e009      	b.n	8007208 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80071f4:	4b1b      	ldr	r3, [pc, #108]	; (8007264 <vTaskDelete+0xd4>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	3b01      	subs	r3, #1
 80071fa:	4a1a      	ldr	r2, [pc, #104]	; (8007264 <vTaskDelete+0xd4>)
 80071fc:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80071fe:	68f8      	ldr	r0, [r7, #12]
 8007200:	f000 fc74 	bl	8007aec <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8007204:	f000 fca6 	bl	8007b54 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8007208:	f001 fc94 	bl	8008b34 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800720c:	4b16      	ldr	r3, [pc, #88]	; (8007268 <vTaskDelete+0xd8>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d01b      	beq.n	800724c <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 8007214:	4b0f      	ldr	r3, [pc, #60]	; (8007254 <vTaskDelete+0xc4>)
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	68fa      	ldr	r2, [r7, #12]
 800721a:	429a      	cmp	r2, r3
 800721c:	d116      	bne.n	800724c <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800721e:	4b13      	ldr	r3, [pc, #76]	; (800726c <vTaskDelete+0xdc>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d00a      	beq.n	800723c <vTaskDelete+0xac>
	__asm volatile
 8007226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800722a:	f383 8811 	msr	BASEPRI, r3
 800722e:	f3bf 8f6f 	isb	sy
 8007232:	f3bf 8f4f 	dsb	sy
 8007236:	60bb      	str	r3, [r7, #8]
}
 8007238:	bf00      	nop
 800723a:	e7fe      	b.n	800723a <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 800723c:	4b0c      	ldr	r3, [pc, #48]	; (8007270 <vTaskDelete+0xe0>)
 800723e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007242:	601a      	str	r2, [r3, #0]
 8007244:	f3bf 8f4f 	dsb	sy
 8007248:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800724c:	bf00      	nop
 800724e:	3710      	adds	r7, #16
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}
 8007254:	200030b0 	.word	0x200030b0
 8007258:	200035a0 	.word	0x200035a0
 800725c:	20003558 	.word	0x20003558
 8007260:	2000356c 	.word	0x2000356c
 8007264:	20003584 	.word	0x20003584
 8007268:	20003590 	.word	0x20003590
 800726c:	200035ac 	.word	0x200035ac
 8007270:	e000ed04 	.word	0xe000ed04

08007274 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007274:	b580      	push	{r7, lr}
 8007276:	b084      	sub	sp, #16
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800727c:	2300      	movs	r3, #0
 800727e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d017      	beq.n	80072b6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007286:	4b13      	ldr	r3, [pc, #76]	; (80072d4 <vTaskDelay+0x60>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d00a      	beq.n	80072a4 <vTaskDelay+0x30>
	__asm volatile
 800728e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007292:	f383 8811 	msr	BASEPRI, r3
 8007296:	f3bf 8f6f 	isb	sy
 800729a:	f3bf 8f4f 	dsb	sy
 800729e:	60bb      	str	r3, [r7, #8]
}
 80072a0:	bf00      	nop
 80072a2:	e7fe      	b.n	80072a2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80072a4:	f000 f88a 	bl	80073bc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80072a8:	2100      	movs	r1, #0
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	f000 ff40 	bl	8008130 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80072b0:	f000 f892 	bl	80073d8 <xTaskResumeAll>
 80072b4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d107      	bne.n	80072cc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80072bc:	4b06      	ldr	r3, [pc, #24]	; (80072d8 <vTaskDelay+0x64>)
 80072be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072c2:	601a      	str	r2, [r3, #0]
 80072c4:	f3bf 8f4f 	dsb	sy
 80072c8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80072cc:	bf00      	nop
 80072ce:	3710      	adds	r7, #16
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}
 80072d4:	200035ac 	.word	0x200035ac
 80072d8:	e000ed04 	.word	0xe000ed04

080072dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b08a      	sub	sp, #40	; 0x28
 80072e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80072e2:	2300      	movs	r3, #0
 80072e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80072e6:	2300      	movs	r3, #0
 80072e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80072ea:	463a      	mov	r2, r7
 80072ec:	1d39      	adds	r1, r7, #4
 80072ee:	f107 0308 	add.w	r3, r7, #8
 80072f2:	4618      	mov	r0, r3
 80072f4:	f7fe fc9e 	bl	8005c34 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80072f8:	6839      	ldr	r1, [r7, #0]
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	68ba      	ldr	r2, [r7, #8]
 80072fe:	9202      	str	r2, [sp, #8]
 8007300:	9301      	str	r3, [sp, #4]
 8007302:	2300      	movs	r3, #0
 8007304:	9300      	str	r3, [sp, #0]
 8007306:	2300      	movs	r3, #0
 8007308:	460a      	mov	r2, r1
 800730a:	4924      	ldr	r1, [pc, #144]	; (800739c <vTaskStartScheduler+0xc0>)
 800730c:	4824      	ldr	r0, [pc, #144]	; (80073a0 <vTaskStartScheduler+0xc4>)
 800730e:	f7ff fd87 	bl	8006e20 <xTaskCreateStatic>
 8007312:	4603      	mov	r3, r0
 8007314:	4a23      	ldr	r2, [pc, #140]	; (80073a4 <vTaskStartScheduler+0xc8>)
 8007316:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007318:	4b22      	ldr	r3, [pc, #136]	; (80073a4 <vTaskStartScheduler+0xc8>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d002      	beq.n	8007326 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007320:	2301      	movs	r3, #1
 8007322:	617b      	str	r3, [r7, #20]
 8007324:	e001      	b.n	800732a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007326:	2300      	movs	r3, #0
 8007328:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	2b01      	cmp	r3, #1
 800732e:	d102      	bne.n	8007336 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007330:	f000 ff52 	bl	80081d8 <xTimerCreateTimerTask>
 8007334:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	2b01      	cmp	r3, #1
 800733a:	d11b      	bne.n	8007374 <vTaskStartScheduler+0x98>
	__asm volatile
 800733c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007340:	f383 8811 	msr	BASEPRI, r3
 8007344:	f3bf 8f6f 	isb	sy
 8007348:	f3bf 8f4f 	dsb	sy
 800734c:	613b      	str	r3, [r7, #16]
}
 800734e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007350:	4b15      	ldr	r3, [pc, #84]	; (80073a8 <vTaskStartScheduler+0xcc>)
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	3354      	adds	r3, #84	; 0x54
 8007356:	4a15      	ldr	r2, [pc, #84]	; (80073ac <vTaskStartScheduler+0xd0>)
 8007358:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800735a:	4b15      	ldr	r3, [pc, #84]	; (80073b0 <vTaskStartScheduler+0xd4>)
 800735c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007360:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007362:	4b14      	ldr	r3, [pc, #80]	; (80073b4 <vTaskStartScheduler+0xd8>)
 8007364:	2201      	movs	r2, #1
 8007366:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007368:	4b13      	ldr	r3, [pc, #76]	; (80073b8 <vTaskStartScheduler+0xdc>)
 800736a:	2200      	movs	r2, #0
 800736c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800736e:	f001 fb0f 	bl	8008990 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007372:	e00e      	b.n	8007392 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007374:	697b      	ldr	r3, [r7, #20]
 8007376:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800737a:	d10a      	bne.n	8007392 <vTaskStartScheduler+0xb6>
	__asm volatile
 800737c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007380:	f383 8811 	msr	BASEPRI, r3
 8007384:	f3bf 8f6f 	isb	sy
 8007388:	f3bf 8f4f 	dsb	sy
 800738c:	60fb      	str	r3, [r7, #12]
}
 800738e:	bf00      	nop
 8007390:	e7fe      	b.n	8007390 <vTaskStartScheduler+0xb4>
}
 8007392:	bf00      	nop
 8007394:	3718      	adds	r7, #24
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}
 800739a:	bf00      	nop
 800739c:	0800a6c4 	.word	0x0800a6c4
 80073a0:	080079e1 	.word	0x080079e1
 80073a4:	200035a8 	.word	0x200035a8
 80073a8:	200030b0 	.word	0x200030b0
 80073ac:	20000018 	.word	0x20000018
 80073b0:	200035a4 	.word	0x200035a4
 80073b4:	20003590 	.word	0x20003590
 80073b8:	20003588 	.word	0x20003588

080073bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80073bc:	b480      	push	{r7}
 80073be:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80073c0:	4b04      	ldr	r3, [pc, #16]	; (80073d4 <vTaskSuspendAll+0x18>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	3301      	adds	r3, #1
 80073c6:	4a03      	ldr	r2, [pc, #12]	; (80073d4 <vTaskSuspendAll+0x18>)
 80073c8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80073ca:	bf00      	nop
 80073cc:	46bd      	mov	sp, r7
 80073ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d2:	4770      	bx	lr
 80073d4:	200035ac 	.word	0x200035ac

080073d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b084      	sub	sp, #16
 80073dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80073de:	2300      	movs	r3, #0
 80073e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80073e2:	2300      	movs	r3, #0
 80073e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80073e6:	4b42      	ldr	r3, [pc, #264]	; (80074f0 <xTaskResumeAll+0x118>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d10a      	bne.n	8007404 <xTaskResumeAll+0x2c>
	__asm volatile
 80073ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073f2:	f383 8811 	msr	BASEPRI, r3
 80073f6:	f3bf 8f6f 	isb	sy
 80073fa:	f3bf 8f4f 	dsb	sy
 80073fe:	603b      	str	r3, [r7, #0]
}
 8007400:	bf00      	nop
 8007402:	e7fe      	b.n	8007402 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007404:	f001 fb66 	bl	8008ad4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007408:	4b39      	ldr	r3, [pc, #228]	; (80074f0 <xTaskResumeAll+0x118>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	3b01      	subs	r3, #1
 800740e:	4a38      	ldr	r2, [pc, #224]	; (80074f0 <xTaskResumeAll+0x118>)
 8007410:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007412:	4b37      	ldr	r3, [pc, #220]	; (80074f0 <xTaskResumeAll+0x118>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d162      	bne.n	80074e0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800741a:	4b36      	ldr	r3, [pc, #216]	; (80074f4 <xTaskResumeAll+0x11c>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d05e      	beq.n	80074e0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007422:	e02f      	b.n	8007484 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007424:	4b34      	ldr	r3, [pc, #208]	; (80074f8 <xTaskResumeAll+0x120>)
 8007426:	68db      	ldr	r3, [r3, #12]
 8007428:	68db      	ldr	r3, [r3, #12]
 800742a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	3318      	adds	r3, #24
 8007430:	4618      	mov	r0, r3
 8007432:	f7fe fcbd 	bl	8005db0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	3304      	adds	r3, #4
 800743a:	4618      	mov	r0, r3
 800743c:	f7fe fcb8 	bl	8005db0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007444:	4b2d      	ldr	r3, [pc, #180]	; (80074fc <xTaskResumeAll+0x124>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	429a      	cmp	r2, r3
 800744a:	d903      	bls.n	8007454 <xTaskResumeAll+0x7c>
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007450:	4a2a      	ldr	r2, [pc, #168]	; (80074fc <xTaskResumeAll+0x124>)
 8007452:	6013      	str	r3, [r2, #0]
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007458:	4613      	mov	r3, r2
 800745a:	009b      	lsls	r3, r3, #2
 800745c:	4413      	add	r3, r2
 800745e:	009b      	lsls	r3, r3, #2
 8007460:	4a27      	ldr	r2, [pc, #156]	; (8007500 <xTaskResumeAll+0x128>)
 8007462:	441a      	add	r2, r3
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	3304      	adds	r3, #4
 8007468:	4619      	mov	r1, r3
 800746a:	4610      	mov	r0, r2
 800746c:	f7fe fc43 	bl	8005cf6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007474:	4b23      	ldr	r3, [pc, #140]	; (8007504 <xTaskResumeAll+0x12c>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800747a:	429a      	cmp	r2, r3
 800747c:	d302      	bcc.n	8007484 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800747e:	4b22      	ldr	r3, [pc, #136]	; (8007508 <xTaskResumeAll+0x130>)
 8007480:	2201      	movs	r2, #1
 8007482:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007484:	4b1c      	ldr	r3, [pc, #112]	; (80074f8 <xTaskResumeAll+0x120>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d1cb      	bne.n	8007424 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d001      	beq.n	8007496 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007492:	f000 fb5f 	bl	8007b54 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007496:	4b1d      	ldr	r3, [pc, #116]	; (800750c <xTaskResumeAll+0x134>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d010      	beq.n	80074c4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80074a2:	f000 f847 	bl	8007534 <xTaskIncrementTick>
 80074a6:	4603      	mov	r3, r0
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d002      	beq.n	80074b2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80074ac:	4b16      	ldr	r3, [pc, #88]	; (8007508 <xTaskResumeAll+0x130>)
 80074ae:	2201      	movs	r2, #1
 80074b0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	3b01      	subs	r3, #1
 80074b6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d1f1      	bne.n	80074a2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80074be:	4b13      	ldr	r3, [pc, #76]	; (800750c <xTaskResumeAll+0x134>)
 80074c0:	2200      	movs	r2, #0
 80074c2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80074c4:	4b10      	ldr	r3, [pc, #64]	; (8007508 <xTaskResumeAll+0x130>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d009      	beq.n	80074e0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80074cc:	2301      	movs	r3, #1
 80074ce:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80074d0:	4b0f      	ldr	r3, [pc, #60]	; (8007510 <xTaskResumeAll+0x138>)
 80074d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074d6:	601a      	str	r2, [r3, #0]
 80074d8:	f3bf 8f4f 	dsb	sy
 80074dc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80074e0:	f001 fb28 	bl	8008b34 <vPortExitCritical>

	return xAlreadyYielded;
 80074e4:	68bb      	ldr	r3, [r7, #8]
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	3710      	adds	r7, #16
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}
 80074ee:	bf00      	nop
 80074f0:	200035ac 	.word	0x200035ac
 80074f4:	20003584 	.word	0x20003584
 80074f8:	20003544 	.word	0x20003544
 80074fc:	2000358c 	.word	0x2000358c
 8007500:	200030b4 	.word	0x200030b4
 8007504:	200030b0 	.word	0x200030b0
 8007508:	20003598 	.word	0x20003598
 800750c:	20003594 	.word	0x20003594
 8007510:	e000ed04 	.word	0xe000ed04

08007514 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007514:	b480      	push	{r7}
 8007516:	b083      	sub	sp, #12
 8007518:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800751a:	4b05      	ldr	r3, [pc, #20]	; (8007530 <xTaskGetTickCount+0x1c>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007520:	687b      	ldr	r3, [r7, #4]
}
 8007522:	4618      	mov	r0, r3
 8007524:	370c      	adds	r7, #12
 8007526:	46bd      	mov	sp, r7
 8007528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752c:	4770      	bx	lr
 800752e:	bf00      	nop
 8007530:	20003588 	.word	0x20003588

08007534 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b086      	sub	sp, #24
 8007538:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800753a:	2300      	movs	r3, #0
 800753c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800753e:	4b4f      	ldr	r3, [pc, #316]	; (800767c <xTaskIncrementTick+0x148>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	2b00      	cmp	r3, #0
 8007544:	f040 808f 	bne.w	8007666 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007548:	4b4d      	ldr	r3, [pc, #308]	; (8007680 <xTaskIncrementTick+0x14c>)
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	3301      	adds	r3, #1
 800754e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007550:	4a4b      	ldr	r2, [pc, #300]	; (8007680 <xTaskIncrementTick+0x14c>)
 8007552:	693b      	ldr	r3, [r7, #16]
 8007554:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007556:	693b      	ldr	r3, [r7, #16]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d120      	bne.n	800759e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800755c:	4b49      	ldr	r3, [pc, #292]	; (8007684 <xTaskIncrementTick+0x150>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d00a      	beq.n	800757c <xTaskIncrementTick+0x48>
	__asm volatile
 8007566:	f04f 0350 	mov.w	r3, #80	; 0x50
 800756a:	f383 8811 	msr	BASEPRI, r3
 800756e:	f3bf 8f6f 	isb	sy
 8007572:	f3bf 8f4f 	dsb	sy
 8007576:	603b      	str	r3, [r7, #0]
}
 8007578:	bf00      	nop
 800757a:	e7fe      	b.n	800757a <xTaskIncrementTick+0x46>
 800757c:	4b41      	ldr	r3, [pc, #260]	; (8007684 <xTaskIncrementTick+0x150>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	60fb      	str	r3, [r7, #12]
 8007582:	4b41      	ldr	r3, [pc, #260]	; (8007688 <xTaskIncrementTick+0x154>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	4a3f      	ldr	r2, [pc, #252]	; (8007684 <xTaskIncrementTick+0x150>)
 8007588:	6013      	str	r3, [r2, #0]
 800758a:	4a3f      	ldr	r2, [pc, #252]	; (8007688 <xTaskIncrementTick+0x154>)
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	6013      	str	r3, [r2, #0]
 8007590:	4b3e      	ldr	r3, [pc, #248]	; (800768c <xTaskIncrementTick+0x158>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	3301      	adds	r3, #1
 8007596:	4a3d      	ldr	r2, [pc, #244]	; (800768c <xTaskIncrementTick+0x158>)
 8007598:	6013      	str	r3, [r2, #0]
 800759a:	f000 fadb 	bl	8007b54 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800759e:	4b3c      	ldr	r3, [pc, #240]	; (8007690 <xTaskIncrementTick+0x15c>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	693a      	ldr	r2, [r7, #16]
 80075a4:	429a      	cmp	r2, r3
 80075a6:	d349      	bcc.n	800763c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80075a8:	4b36      	ldr	r3, [pc, #216]	; (8007684 <xTaskIncrementTick+0x150>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d104      	bne.n	80075bc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80075b2:	4b37      	ldr	r3, [pc, #220]	; (8007690 <xTaskIncrementTick+0x15c>)
 80075b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80075b8:	601a      	str	r2, [r3, #0]
					break;
 80075ba:	e03f      	b.n	800763c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80075bc:	4b31      	ldr	r3, [pc, #196]	; (8007684 <xTaskIncrementTick+0x150>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	68db      	ldr	r3, [r3, #12]
 80075c2:	68db      	ldr	r3, [r3, #12]
 80075c4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80075cc:	693a      	ldr	r2, [r7, #16]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	429a      	cmp	r2, r3
 80075d2:	d203      	bcs.n	80075dc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80075d4:	4a2e      	ldr	r2, [pc, #184]	; (8007690 <xTaskIncrementTick+0x15c>)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80075da:	e02f      	b.n	800763c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	3304      	adds	r3, #4
 80075e0:	4618      	mov	r0, r3
 80075e2:	f7fe fbe5 	bl	8005db0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d004      	beq.n	80075f8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	3318      	adds	r3, #24
 80075f2:	4618      	mov	r0, r3
 80075f4:	f7fe fbdc 	bl	8005db0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075fc:	4b25      	ldr	r3, [pc, #148]	; (8007694 <xTaskIncrementTick+0x160>)
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	429a      	cmp	r2, r3
 8007602:	d903      	bls.n	800760c <xTaskIncrementTick+0xd8>
 8007604:	68bb      	ldr	r3, [r7, #8]
 8007606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007608:	4a22      	ldr	r2, [pc, #136]	; (8007694 <xTaskIncrementTick+0x160>)
 800760a:	6013      	str	r3, [r2, #0]
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007610:	4613      	mov	r3, r2
 8007612:	009b      	lsls	r3, r3, #2
 8007614:	4413      	add	r3, r2
 8007616:	009b      	lsls	r3, r3, #2
 8007618:	4a1f      	ldr	r2, [pc, #124]	; (8007698 <xTaskIncrementTick+0x164>)
 800761a:	441a      	add	r2, r3
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	3304      	adds	r3, #4
 8007620:	4619      	mov	r1, r3
 8007622:	4610      	mov	r0, r2
 8007624:	f7fe fb67 	bl	8005cf6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800762c:	4b1b      	ldr	r3, [pc, #108]	; (800769c <xTaskIncrementTick+0x168>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007632:	429a      	cmp	r2, r3
 8007634:	d3b8      	bcc.n	80075a8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007636:	2301      	movs	r3, #1
 8007638:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800763a:	e7b5      	b.n	80075a8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800763c:	4b17      	ldr	r3, [pc, #92]	; (800769c <xTaskIncrementTick+0x168>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007642:	4915      	ldr	r1, [pc, #84]	; (8007698 <xTaskIncrementTick+0x164>)
 8007644:	4613      	mov	r3, r2
 8007646:	009b      	lsls	r3, r3, #2
 8007648:	4413      	add	r3, r2
 800764a:	009b      	lsls	r3, r3, #2
 800764c:	440b      	add	r3, r1
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	2b01      	cmp	r3, #1
 8007652:	d901      	bls.n	8007658 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007654:	2301      	movs	r3, #1
 8007656:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007658:	4b11      	ldr	r3, [pc, #68]	; (80076a0 <xTaskIncrementTick+0x16c>)
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d007      	beq.n	8007670 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007660:	2301      	movs	r3, #1
 8007662:	617b      	str	r3, [r7, #20]
 8007664:	e004      	b.n	8007670 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007666:	4b0f      	ldr	r3, [pc, #60]	; (80076a4 <xTaskIncrementTick+0x170>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	3301      	adds	r3, #1
 800766c:	4a0d      	ldr	r2, [pc, #52]	; (80076a4 <xTaskIncrementTick+0x170>)
 800766e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007670:	697b      	ldr	r3, [r7, #20]
}
 8007672:	4618      	mov	r0, r3
 8007674:	3718      	adds	r7, #24
 8007676:	46bd      	mov	sp, r7
 8007678:	bd80      	pop	{r7, pc}
 800767a:	bf00      	nop
 800767c:	200035ac 	.word	0x200035ac
 8007680:	20003588 	.word	0x20003588
 8007684:	2000353c 	.word	0x2000353c
 8007688:	20003540 	.word	0x20003540
 800768c:	2000359c 	.word	0x2000359c
 8007690:	200035a4 	.word	0x200035a4
 8007694:	2000358c 	.word	0x2000358c
 8007698:	200030b4 	.word	0x200030b4
 800769c:	200030b0 	.word	0x200030b0
 80076a0:	20003598 	.word	0x20003598
 80076a4:	20003594 	.word	0x20003594

080076a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80076a8:	b480      	push	{r7}
 80076aa:	b085      	sub	sp, #20
 80076ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80076ae:	4b2a      	ldr	r3, [pc, #168]	; (8007758 <vTaskSwitchContext+0xb0>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d003      	beq.n	80076be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80076b6:	4b29      	ldr	r3, [pc, #164]	; (800775c <vTaskSwitchContext+0xb4>)
 80076b8:	2201      	movs	r2, #1
 80076ba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80076bc:	e046      	b.n	800774c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80076be:	4b27      	ldr	r3, [pc, #156]	; (800775c <vTaskSwitchContext+0xb4>)
 80076c0:	2200      	movs	r2, #0
 80076c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076c4:	4b26      	ldr	r3, [pc, #152]	; (8007760 <vTaskSwitchContext+0xb8>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	60fb      	str	r3, [r7, #12]
 80076ca:	e010      	b.n	80076ee <vTaskSwitchContext+0x46>
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d10a      	bne.n	80076e8 <vTaskSwitchContext+0x40>
	__asm volatile
 80076d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076d6:	f383 8811 	msr	BASEPRI, r3
 80076da:	f3bf 8f6f 	isb	sy
 80076de:	f3bf 8f4f 	dsb	sy
 80076e2:	607b      	str	r3, [r7, #4]
}
 80076e4:	bf00      	nop
 80076e6:	e7fe      	b.n	80076e6 <vTaskSwitchContext+0x3e>
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	3b01      	subs	r3, #1
 80076ec:	60fb      	str	r3, [r7, #12]
 80076ee:	491d      	ldr	r1, [pc, #116]	; (8007764 <vTaskSwitchContext+0xbc>)
 80076f0:	68fa      	ldr	r2, [r7, #12]
 80076f2:	4613      	mov	r3, r2
 80076f4:	009b      	lsls	r3, r3, #2
 80076f6:	4413      	add	r3, r2
 80076f8:	009b      	lsls	r3, r3, #2
 80076fa:	440b      	add	r3, r1
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d0e4      	beq.n	80076cc <vTaskSwitchContext+0x24>
 8007702:	68fa      	ldr	r2, [r7, #12]
 8007704:	4613      	mov	r3, r2
 8007706:	009b      	lsls	r3, r3, #2
 8007708:	4413      	add	r3, r2
 800770a:	009b      	lsls	r3, r3, #2
 800770c:	4a15      	ldr	r2, [pc, #84]	; (8007764 <vTaskSwitchContext+0xbc>)
 800770e:	4413      	add	r3, r2
 8007710:	60bb      	str	r3, [r7, #8]
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	685b      	ldr	r3, [r3, #4]
 8007716:	685a      	ldr	r2, [r3, #4]
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	605a      	str	r2, [r3, #4]
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	685a      	ldr	r2, [r3, #4]
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	3308      	adds	r3, #8
 8007724:	429a      	cmp	r2, r3
 8007726:	d104      	bne.n	8007732 <vTaskSwitchContext+0x8a>
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	685b      	ldr	r3, [r3, #4]
 800772c:	685a      	ldr	r2, [r3, #4]
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	605a      	str	r2, [r3, #4]
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	685b      	ldr	r3, [r3, #4]
 8007736:	68db      	ldr	r3, [r3, #12]
 8007738:	4a0b      	ldr	r2, [pc, #44]	; (8007768 <vTaskSwitchContext+0xc0>)
 800773a:	6013      	str	r3, [r2, #0]
 800773c:	4a08      	ldr	r2, [pc, #32]	; (8007760 <vTaskSwitchContext+0xb8>)
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007742:	4b09      	ldr	r3, [pc, #36]	; (8007768 <vTaskSwitchContext+0xc0>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	3354      	adds	r3, #84	; 0x54
 8007748:	4a08      	ldr	r2, [pc, #32]	; (800776c <vTaskSwitchContext+0xc4>)
 800774a:	6013      	str	r3, [r2, #0]
}
 800774c:	bf00      	nop
 800774e:	3714      	adds	r7, #20
 8007750:	46bd      	mov	sp, r7
 8007752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007756:	4770      	bx	lr
 8007758:	200035ac 	.word	0x200035ac
 800775c:	20003598 	.word	0x20003598
 8007760:	2000358c 	.word	0x2000358c
 8007764:	200030b4 	.word	0x200030b4
 8007768:	200030b0 	.word	0x200030b0
 800776c:	20000018 	.word	0x20000018

08007770 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b084      	sub	sp, #16
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
 8007778:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d10a      	bne.n	8007796 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007784:	f383 8811 	msr	BASEPRI, r3
 8007788:	f3bf 8f6f 	isb	sy
 800778c:	f3bf 8f4f 	dsb	sy
 8007790:	60fb      	str	r3, [r7, #12]
}
 8007792:	bf00      	nop
 8007794:	e7fe      	b.n	8007794 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007796:	4b07      	ldr	r3, [pc, #28]	; (80077b4 <vTaskPlaceOnEventList+0x44>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	3318      	adds	r3, #24
 800779c:	4619      	mov	r1, r3
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f7fe facd 	bl	8005d3e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80077a4:	2101      	movs	r1, #1
 80077a6:	6838      	ldr	r0, [r7, #0]
 80077a8:	f000 fcc2 	bl	8008130 <prvAddCurrentTaskToDelayedList>
}
 80077ac:	bf00      	nop
 80077ae:	3710      	adds	r7, #16
 80077b0:	46bd      	mov	sp, r7
 80077b2:	bd80      	pop	{r7, pc}
 80077b4:	200030b0 	.word	0x200030b0

080077b8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b086      	sub	sp, #24
 80077bc:	af00      	add	r7, sp, #0
 80077be:	60f8      	str	r0, [r7, #12]
 80077c0:	60b9      	str	r1, [r7, #8]
 80077c2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d10a      	bne.n	80077e0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80077ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077ce:	f383 8811 	msr	BASEPRI, r3
 80077d2:	f3bf 8f6f 	isb	sy
 80077d6:	f3bf 8f4f 	dsb	sy
 80077da:	617b      	str	r3, [r7, #20]
}
 80077dc:	bf00      	nop
 80077de:	e7fe      	b.n	80077de <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80077e0:	4b0a      	ldr	r3, [pc, #40]	; (800780c <vTaskPlaceOnEventListRestricted+0x54>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	3318      	adds	r3, #24
 80077e6:	4619      	mov	r1, r3
 80077e8:	68f8      	ldr	r0, [r7, #12]
 80077ea:	f7fe fa84 	bl	8005cf6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d002      	beq.n	80077fa <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80077f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80077f8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80077fa:	6879      	ldr	r1, [r7, #4]
 80077fc:	68b8      	ldr	r0, [r7, #8]
 80077fe:	f000 fc97 	bl	8008130 <prvAddCurrentTaskToDelayedList>
	}
 8007802:	bf00      	nop
 8007804:	3718      	adds	r7, #24
 8007806:	46bd      	mov	sp, r7
 8007808:	bd80      	pop	{r7, pc}
 800780a:	bf00      	nop
 800780c:	200030b0 	.word	0x200030b0

08007810 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b086      	sub	sp, #24
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	68db      	ldr	r3, [r3, #12]
 800781c:	68db      	ldr	r3, [r3, #12]
 800781e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d10a      	bne.n	800783c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800782a:	f383 8811 	msr	BASEPRI, r3
 800782e:	f3bf 8f6f 	isb	sy
 8007832:	f3bf 8f4f 	dsb	sy
 8007836:	60fb      	str	r3, [r7, #12]
}
 8007838:	bf00      	nop
 800783a:	e7fe      	b.n	800783a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800783c:	693b      	ldr	r3, [r7, #16]
 800783e:	3318      	adds	r3, #24
 8007840:	4618      	mov	r0, r3
 8007842:	f7fe fab5 	bl	8005db0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007846:	4b1e      	ldr	r3, [pc, #120]	; (80078c0 <xTaskRemoveFromEventList+0xb0>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d11d      	bne.n	800788a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	3304      	adds	r3, #4
 8007852:	4618      	mov	r0, r3
 8007854:	f7fe faac 	bl	8005db0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007858:	693b      	ldr	r3, [r7, #16]
 800785a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800785c:	4b19      	ldr	r3, [pc, #100]	; (80078c4 <xTaskRemoveFromEventList+0xb4>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	429a      	cmp	r2, r3
 8007862:	d903      	bls.n	800786c <xTaskRemoveFromEventList+0x5c>
 8007864:	693b      	ldr	r3, [r7, #16]
 8007866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007868:	4a16      	ldr	r2, [pc, #88]	; (80078c4 <xTaskRemoveFromEventList+0xb4>)
 800786a:	6013      	str	r3, [r2, #0]
 800786c:	693b      	ldr	r3, [r7, #16]
 800786e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007870:	4613      	mov	r3, r2
 8007872:	009b      	lsls	r3, r3, #2
 8007874:	4413      	add	r3, r2
 8007876:	009b      	lsls	r3, r3, #2
 8007878:	4a13      	ldr	r2, [pc, #76]	; (80078c8 <xTaskRemoveFromEventList+0xb8>)
 800787a:	441a      	add	r2, r3
 800787c:	693b      	ldr	r3, [r7, #16]
 800787e:	3304      	adds	r3, #4
 8007880:	4619      	mov	r1, r3
 8007882:	4610      	mov	r0, r2
 8007884:	f7fe fa37 	bl	8005cf6 <vListInsertEnd>
 8007888:	e005      	b.n	8007896 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	3318      	adds	r3, #24
 800788e:	4619      	mov	r1, r3
 8007890:	480e      	ldr	r0, [pc, #56]	; (80078cc <xTaskRemoveFromEventList+0xbc>)
 8007892:	f7fe fa30 	bl	8005cf6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007896:	693b      	ldr	r3, [r7, #16]
 8007898:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800789a:	4b0d      	ldr	r3, [pc, #52]	; (80078d0 <xTaskRemoveFromEventList+0xc0>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078a0:	429a      	cmp	r2, r3
 80078a2:	d905      	bls.n	80078b0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80078a4:	2301      	movs	r3, #1
 80078a6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80078a8:	4b0a      	ldr	r3, [pc, #40]	; (80078d4 <xTaskRemoveFromEventList+0xc4>)
 80078aa:	2201      	movs	r2, #1
 80078ac:	601a      	str	r2, [r3, #0]
 80078ae:	e001      	b.n	80078b4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80078b0:	2300      	movs	r3, #0
 80078b2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80078b4:	697b      	ldr	r3, [r7, #20]
}
 80078b6:	4618      	mov	r0, r3
 80078b8:	3718      	adds	r7, #24
 80078ba:	46bd      	mov	sp, r7
 80078bc:	bd80      	pop	{r7, pc}
 80078be:	bf00      	nop
 80078c0:	200035ac 	.word	0x200035ac
 80078c4:	2000358c 	.word	0x2000358c
 80078c8:	200030b4 	.word	0x200030b4
 80078cc:	20003544 	.word	0x20003544
 80078d0:	200030b0 	.word	0x200030b0
 80078d4:	20003598 	.word	0x20003598

080078d8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80078d8:	b480      	push	{r7}
 80078da:	b083      	sub	sp, #12
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80078e0:	4b06      	ldr	r3, [pc, #24]	; (80078fc <vTaskInternalSetTimeOutState+0x24>)
 80078e2:	681a      	ldr	r2, [r3, #0]
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80078e8:	4b05      	ldr	r3, [pc, #20]	; (8007900 <vTaskInternalSetTimeOutState+0x28>)
 80078ea:	681a      	ldr	r2, [r3, #0]
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	605a      	str	r2, [r3, #4]
}
 80078f0:	bf00      	nop
 80078f2:	370c      	adds	r7, #12
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr
 80078fc:	2000359c 	.word	0x2000359c
 8007900:	20003588 	.word	0x20003588

08007904 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b088      	sub	sp, #32
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
 800790c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d10a      	bne.n	800792a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007914:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007918:	f383 8811 	msr	BASEPRI, r3
 800791c:	f3bf 8f6f 	isb	sy
 8007920:	f3bf 8f4f 	dsb	sy
 8007924:	613b      	str	r3, [r7, #16]
}
 8007926:	bf00      	nop
 8007928:	e7fe      	b.n	8007928 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d10a      	bne.n	8007946 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007930:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007934:	f383 8811 	msr	BASEPRI, r3
 8007938:	f3bf 8f6f 	isb	sy
 800793c:	f3bf 8f4f 	dsb	sy
 8007940:	60fb      	str	r3, [r7, #12]
}
 8007942:	bf00      	nop
 8007944:	e7fe      	b.n	8007944 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007946:	f001 f8c5 	bl	8008ad4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800794a:	4b1d      	ldr	r3, [pc, #116]	; (80079c0 <xTaskCheckForTimeOut+0xbc>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	685b      	ldr	r3, [r3, #4]
 8007954:	69ba      	ldr	r2, [r7, #24]
 8007956:	1ad3      	subs	r3, r2, r3
 8007958:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007962:	d102      	bne.n	800796a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007964:	2300      	movs	r3, #0
 8007966:	61fb      	str	r3, [r7, #28]
 8007968:	e023      	b.n	80079b2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681a      	ldr	r2, [r3, #0]
 800796e:	4b15      	ldr	r3, [pc, #84]	; (80079c4 <xTaskCheckForTimeOut+0xc0>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	429a      	cmp	r2, r3
 8007974:	d007      	beq.n	8007986 <xTaskCheckForTimeOut+0x82>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	685b      	ldr	r3, [r3, #4]
 800797a:	69ba      	ldr	r2, [r7, #24]
 800797c:	429a      	cmp	r2, r3
 800797e:	d302      	bcc.n	8007986 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007980:	2301      	movs	r3, #1
 8007982:	61fb      	str	r3, [r7, #28]
 8007984:	e015      	b.n	80079b2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	697a      	ldr	r2, [r7, #20]
 800798c:	429a      	cmp	r2, r3
 800798e:	d20b      	bcs.n	80079a8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	681a      	ldr	r2, [r3, #0]
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	1ad2      	subs	r2, r2, r3
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	f7ff ff9b 	bl	80078d8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80079a2:	2300      	movs	r3, #0
 80079a4:	61fb      	str	r3, [r7, #28]
 80079a6:	e004      	b.n	80079b2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	2200      	movs	r2, #0
 80079ac:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80079ae:	2301      	movs	r3, #1
 80079b0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80079b2:	f001 f8bf 	bl	8008b34 <vPortExitCritical>

	return xReturn;
 80079b6:	69fb      	ldr	r3, [r7, #28]
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	3720      	adds	r7, #32
 80079bc:	46bd      	mov	sp, r7
 80079be:	bd80      	pop	{r7, pc}
 80079c0:	20003588 	.word	0x20003588
 80079c4:	2000359c 	.word	0x2000359c

080079c8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80079c8:	b480      	push	{r7}
 80079ca:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80079cc:	4b03      	ldr	r3, [pc, #12]	; (80079dc <vTaskMissedYield+0x14>)
 80079ce:	2201      	movs	r2, #1
 80079d0:	601a      	str	r2, [r3, #0]
}
 80079d2:	bf00      	nop
 80079d4:	46bd      	mov	sp, r7
 80079d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079da:	4770      	bx	lr
 80079dc:	20003598 	.word	0x20003598

080079e0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b082      	sub	sp, #8
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80079e8:	f000 f852 	bl	8007a90 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80079ec:	4b06      	ldr	r3, [pc, #24]	; (8007a08 <prvIdleTask+0x28>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	2b01      	cmp	r3, #1
 80079f2:	d9f9      	bls.n	80079e8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80079f4:	4b05      	ldr	r3, [pc, #20]	; (8007a0c <prvIdleTask+0x2c>)
 80079f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079fa:	601a      	str	r2, [r3, #0]
 80079fc:	f3bf 8f4f 	dsb	sy
 8007a00:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007a04:	e7f0      	b.n	80079e8 <prvIdleTask+0x8>
 8007a06:	bf00      	nop
 8007a08:	200030b4 	.word	0x200030b4
 8007a0c:	e000ed04 	.word	0xe000ed04

08007a10 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b082      	sub	sp, #8
 8007a14:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a16:	2300      	movs	r3, #0
 8007a18:	607b      	str	r3, [r7, #4]
 8007a1a:	e00c      	b.n	8007a36 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007a1c:	687a      	ldr	r2, [r7, #4]
 8007a1e:	4613      	mov	r3, r2
 8007a20:	009b      	lsls	r3, r3, #2
 8007a22:	4413      	add	r3, r2
 8007a24:	009b      	lsls	r3, r3, #2
 8007a26:	4a12      	ldr	r2, [pc, #72]	; (8007a70 <prvInitialiseTaskLists+0x60>)
 8007a28:	4413      	add	r3, r2
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	f7fe f936 	bl	8005c9c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	3301      	adds	r3, #1
 8007a34:	607b      	str	r3, [r7, #4]
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2b37      	cmp	r3, #55	; 0x37
 8007a3a:	d9ef      	bls.n	8007a1c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007a3c:	480d      	ldr	r0, [pc, #52]	; (8007a74 <prvInitialiseTaskLists+0x64>)
 8007a3e:	f7fe f92d 	bl	8005c9c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007a42:	480d      	ldr	r0, [pc, #52]	; (8007a78 <prvInitialiseTaskLists+0x68>)
 8007a44:	f7fe f92a 	bl	8005c9c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007a48:	480c      	ldr	r0, [pc, #48]	; (8007a7c <prvInitialiseTaskLists+0x6c>)
 8007a4a:	f7fe f927 	bl	8005c9c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007a4e:	480c      	ldr	r0, [pc, #48]	; (8007a80 <prvInitialiseTaskLists+0x70>)
 8007a50:	f7fe f924 	bl	8005c9c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007a54:	480b      	ldr	r0, [pc, #44]	; (8007a84 <prvInitialiseTaskLists+0x74>)
 8007a56:	f7fe f921 	bl	8005c9c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007a5a:	4b0b      	ldr	r3, [pc, #44]	; (8007a88 <prvInitialiseTaskLists+0x78>)
 8007a5c:	4a05      	ldr	r2, [pc, #20]	; (8007a74 <prvInitialiseTaskLists+0x64>)
 8007a5e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007a60:	4b0a      	ldr	r3, [pc, #40]	; (8007a8c <prvInitialiseTaskLists+0x7c>)
 8007a62:	4a05      	ldr	r2, [pc, #20]	; (8007a78 <prvInitialiseTaskLists+0x68>)
 8007a64:	601a      	str	r2, [r3, #0]
}
 8007a66:	bf00      	nop
 8007a68:	3708      	adds	r7, #8
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bd80      	pop	{r7, pc}
 8007a6e:	bf00      	nop
 8007a70:	200030b4 	.word	0x200030b4
 8007a74:	20003514 	.word	0x20003514
 8007a78:	20003528 	.word	0x20003528
 8007a7c:	20003544 	.word	0x20003544
 8007a80:	20003558 	.word	0x20003558
 8007a84:	20003570 	.word	0x20003570
 8007a88:	2000353c 	.word	0x2000353c
 8007a8c:	20003540 	.word	0x20003540

08007a90 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b082      	sub	sp, #8
 8007a94:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007a96:	e019      	b.n	8007acc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007a98:	f001 f81c 	bl	8008ad4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a9c:	4b10      	ldr	r3, [pc, #64]	; (8007ae0 <prvCheckTasksWaitingTermination+0x50>)
 8007a9e:	68db      	ldr	r3, [r3, #12]
 8007aa0:	68db      	ldr	r3, [r3, #12]
 8007aa2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	3304      	adds	r3, #4
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	f7fe f981 	bl	8005db0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007aae:	4b0d      	ldr	r3, [pc, #52]	; (8007ae4 <prvCheckTasksWaitingTermination+0x54>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	3b01      	subs	r3, #1
 8007ab4:	4a0b      	ldr	r2, [pc, #44]	; (8007ae4 <prvCheckTasksWaitingTermination+0x54>)
 8007ab6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007ab8:	4b0b      	ldr	r3, [pc, #44]	; (8007ae8 <prvCheckTasksWaitingTermination+0x58>)
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	3b01      	subs	r3, #1
 8007abe:	4a0a      	ldr	r2, [pc, #40]	; (8007ae8 <prvCheckTasksWaitingTermination+0x58>)
 8007ac0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007ac2:	f001 f837 	bl	8008b34 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007ac6:	6878      	ldr	r0, [r7, #4]
 8007ac8:	f000 f810 	bl	8007aec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007acc:	4b06      	ldr	r3, [pc, #24]	; (8007ae8 <prvCheckTasksWaitingTermination+0x58>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d1e1      	bne.n	8007a98 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007ad4:	bf00      	nop
 8007ad6:	bf00      	nop
 8007ad8:	3708      	adds	r7, #8
 8007ada:	46bd      	mov	sp, r7
 8007adc:	bd80      	pop	{r7, pc}
 8007ade:	bf00      	nop
 8007ae0:	20003558 	.word	0x20003558
 8007ae4:	20003584 	.word	0x20003584
 8007ae8:	2000356c 	.word	0x2000356c

08007aec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b084      	sub	sp, #16
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	3354      	adds	r3, #84	; 0x54
 8007af8:	4618      	mov	r0, r3
 8007afa:	f001 fcfb 	bl	80094f4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d108      	bne.n	8007b1a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	f001 f9cf 	bl	8008eb0 <vPortFree>
				vPortFree( pxTCB );
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f001 f9cc 	bl	8008eb0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007b18:	e018      	b.n	8007b4c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007b20:	2b01      	cmp	r3, #1
 8007b22:	d103      	bne.n	8007b2c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007b24:	6878      	ldr	r0, [r7, #4]
 8007b26:	f001 f9c3 	bl	8008eb0 <vPortFree>
	}
 8007b2a:	e00f      	b.n	8007b4c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007b32:	2b02      	cmp	r3, #2
 8007b34:	d00a      	beq.n	8007b4c <prvDeleteTCB+0x60>
	__asm volatile
 8007b36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b3a:	f383 8811 	msr	BASEPRI, r3
 8007b3e:	f3bf 8f6f 	isb	sy
 8007b42:	f3bf 8f4f 	dsb	sy
 8007b46:	60fb      	str	r3, [r7, #12]
}
 8007b48:	bf00      	nop
 8007b4a:	e7fe      	b.n	8007b4a <prvDeleteTCB+0x5e>
	}
 8007b4c:	bf00      	nop
 8007b4e:	3710      	adds	r7, #16
 8007b50:	46bd      	mov	sp, r7
 8007b52:	bd80      	pop	{r7, pc}

08007b54 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007b54:	b480      	push	{r7}
 8007b56:	b083      	sub	sp, #12
 8007b58:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b5a:	4b0c      	ldr	r3, [pc, #48]	; (8007b8c <prvResetNextTaskUnblockTime+0x38>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d104      	bne.n	8007b6e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007b64:	4b0a      	ldr	r3, [pc, #40]	; (8007b90 <prvResetNextTaskUnblockTime+0x3c>)
 8007b66:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007b6a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007b6c:	e008      	b.n	8007b80 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b6e:	4b07      	ldr	r3, [pc, #28]	; (8007b8c <prvResetNextTaskUnblockTime+0x38>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	68db      	ldr	r3, [r3, #12]
 8007b74:	68db      	ldr	r3, [r3, #12]
 8007b76:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	4a04      	ldr	r2, [pc, #16]	; (8007b90 <prvResetNextTaskUnblockTime+0x3c>)
 8007b7e:	6013      	str	r3, [r2, #0]
}
 8007b80:	bf00      	nop
 8007b82:	370c      	adds	r7, #12
 8007b84:	46bd      	mov	sp, r7
 8007b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8a:	4770      	bx	lr
 8007b8c:	2000353c 	.word	0x2000353c
 8007b90:	200035a4 	.word	0x200035a4

08007b94 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007b94:	b480      	push	{r7}
 8007b96:	b083      	sub	sp, #12
 8007b98:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007b9a:	4b0b      	ldr	r3, [pc, #44]	; (8007bc8 <xTaskGetSchedulerState+0x34>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d102      	bne.n	8007ba8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	607b      	str	r3, [r7, #4]
 8007ba6:	e008      	b.n	8007bba <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ba8:	4b08      	ldr	r3, [pc, #32]	; (8007bcc <xTaskGetSchedulerState+0x38>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d102      	bne.n	8007bb6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007bb0:	2302      	movs	r3, #2
 8007bb2:	607b      	str	r3, [r7, #4]
 8007bb4:	e001      	b.n	8007bba <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007bba:	687b      	ldr	r3, [r7, #4]
	}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	370c      	adds	r7, #12
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr
 8007bc8:	20003590 	.word	0x20003590
 8007bcc:	200035ac 	.word	0x200035ac

08007bd0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b084      	sub	sp, #16
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d051      	beq.n	8007c8a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bea:	4b2a      	ldr	r3, [pc, #168]	; (8007c94 <xTaskPriorityInherit+0xc4>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bf0:	429a      	cmp	r2, r3
 8007bf2:	d241      	bcs.n	8007c78 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	699b      	ldr	r3, [r3, #24]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	db06      	blt.n	8007c0a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007bfc:	4b25      	ldr	r3, [pc, #148]	; (8007c94 <xTaskPriorityInherit+0xc4>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c02:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	6959      	ldr	r1, [r3, #20]
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c12:	4613      	mov	r3, r2
 8007c14:	009b      	lsls	r3, r3, #2
 8007c16:	4413      	add	r3, r2
 8007c18:	009b      	lsls	r3, r3, #2
 8007c1a:	4a1f      	ldr	r2, [pc, #124]	; (8007c98 <xTaskPriorityInherit+0xc8>)
 8007c1c:	4413      	add	r3, r2
 8007c1e:	4299      	cmp	r1, r3
 8007c20:	d122      	bne.n	8007c68 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	3304      	adds	r3, #4
 8007c26:	4618      	mov	r0, r3
 8007c28:	f7fe f8c2 	bl	8005db0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007c2c:	4b19      	ldr	r3, [pc, #100]	; (8007c94 <xTaskPriorityInherit+0xc4>)
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c32:	68bb      	ldr	r3, [r7, #8]
 8007c34:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c3a:	4b18      	ldr	r3, [pc, #96]	; (8007c9c <xTaskPriorityInherit+0xcc>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	429a      	cmp	r2, r3
 8007c40:	d903      	bls.n	8007c4a <xTaskPriorityInherit+0x7a>
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c46:	4a15      	ldr	r2, [pc, #84]	; (8007c9c <xTaskPriorityInherit+0xcc>)
 8007c48:	6013      	str	r3, [r2, #0]
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c4e:	4613      	mov	r3, r2
 8007c50:	009b      	lsls	r3, r3, #2
 8007c52:	4413      	add	r3, r2
 8007c54:	009b      	lsls	r3, r3, #2
 8007c56:	4a10      	ldr	r2, [pc, #64]	; (8007c98 <xTaskPriorityInherit+0xc8>)
 8007c58:	441a      	add	r2, r3
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	3304      	adds	r3, #4
 8007c5e:	4619      	mov	r1, r3
 8007c60:	4610      	mov	r0, r2
 8007c62:	f7fe f848 	bl	8005cf6 <vListInsertEnd>
 8007c66:	e004      	b.n	8007c72 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007c68:	4b0a      	ldr	r3, [pc, #40]	; (8007c94 <xTaskPriorityInherit+0xc4>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007c72:	2301      	movs	r3, #1
 8007c74:	60fb      	str	r3, [r7, #12]
 8007c76:	e008      	b.n	8007c8a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007c7c:	4b05      	ldr	r3, [pc, #20]	; (8007c94 <xTaskPriorityInherit+0xc4>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c82:	429a      	cmp	r2, r3
 8007c84:	d201      	bcs.n	8007c8a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007c86:	2301      	movs	r3, #1
 8007c88:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
	}
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	3710      	adds	r7, #16
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}
 8007c94:	200030b0 	.word	0x200030b0
 8007c98:	200030b4 	.word	0x200030b4
 8007c9c:	2000358c 	.word	0x2000358c

08007ca0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b086      	sub	sp, #24
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007cac:	2300      	movs	r3, #0
 8007cae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d056      	beq.n	8007d64 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007cb6:	4b2e      	ldr	r3, [pc, #184]	; (8007d70 <xTaskPriorityDisinherit+0xd0>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	693a      	ldr	r2, [r7, #16]
 8007cbc:	429a      	cmp	r2, r3
 8007cbe:	d00a      	beq.n	8007cd6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cc4:	f383 8811 	msr	BASEPRI, r3
 8007cc8:	f3bf 8f6f 	isb	sy
 8007ccc:	f3bf 8f4f 	dsb	sy
 8007cd0:	60fb      	str	r3, [r7, #12]
}
 8007cd2:	bf00      	nop
 8007cd4:	e7fe      	b.n	8007cd4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007cd6:	693b      	ldr	r3, [r7, #16]
 8007cd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d10a      	bne.n	8007cf4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ce2:	f383 8811 	msr	BASEPRI, r3
 8007ce6:	f3bf 8f6f 	isb	sy
 8007cea:	f3bf 8f4f 	dsb	sy
 8007cee:	60bb      	str	r3, [r7, #8]
}
 8007cf0:	bf00      	nop
 8007cf2:	e7fe      	b.n	8007cf2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007cf4:	693b      	ldr	r3, [r7, #16]
 8007cf6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007cf8:	1e5a      	subs	r2, r3, #1
 8007cfa:	693b      	ldr	r3, [r7, #16]
 8007cfc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d02:	693b      	ldr	r3, [r7, #16]
 8007d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d06:	429a      	cmp	r2, r3
 8007d08:	d02c      	beq.n	8007d64 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007d0a:	693b      	ldr	r3, [r7, #16]
 8007d0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d128      	bne.n	8007d64 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d12:	693b      	ldr	r3, [r7, #16]
 8007d14:	3304      	adds	r3, #4
 8007d16:	4618      	mov	r0, r3
 8007d18:	f7fe f84a 	bl	8005db0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007d1c:	693b      	ldr	r3, [r7, #16]
 8007d1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007d20:	693b      	ldr	r3, [r7, #16]
 8007d22:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d24:	693b      	ldr	r3, [r7, #16]
 8007d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d28:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007d2c:	693b      	ldr	r3, [r7, #16]
 8007d2e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d34:	4b0f      	ldr	r3, [pc, #60]	; (8007d74 <xTaskPriorityDisinherit+0xd4>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	429a      	cmp	r2, r3
 8007d3a:	d903      	bls.n	8007d44 <xTaskPriorityDisinherit+0xa4>
 8007d3c:	693b      	ldr	r3, [r7, #16]
 8007d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d40:	4a0c      	ldr	r2, [pc, #48]	; (8007d74 <xTaskPriorityDisinherit+0xd4>)
 8007d42:	6013      	str	r3, [r2, #0]
 8007d44:	693b      	ldr	r3, [r7, #16]
 8007d46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d48:	4613      	mov	r3, r2
 8007d4a:	009b      	lsls	r3, r3, #2
 8007d4c:	4413      	add	r3, r2
 8007d4e:	009b      	lsls	r3, r3, #2
 8007d50:	4a09      	ldr	r2, [pc, #36]	; (8007d78 <xTaskPriorityDisinherit+0xd8>)
 8007d52:	441a      	add	r2, r3
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	3304      	adds	r3, #4
 8007d58:	4619      	mov	r1, r3
 8007d5a:	4610      	mov	r0, r2
 8007d5c:	f7fd ffcb 	bl	8005cf6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007d60:	2301      	movs	r3, #1
 8007d62:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007d64:	697b      	ldr	r3, [r7, #20]
	}
 8007d66:	4618      	mov	r0, r3
 8007d68:	3718      	adds	r7, #24
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bd80      	pop	{r7, pc}
 8007d6e:	bf00      	nop
 8007d70:	200030b0 	.word	0x200030b0
 8007d74:	2000358c 	.word	0x2000358c
 8007d78:	200030b4 	.word	0x200030b4

08007d7c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b088      	sub	sp, #32
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
 8007d84:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d06a      	beq.n	8007e6a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007d94:	69bb      	ldr	r3, [r7, #24]
 8007d96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d10a      	bne.n	8007db2 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8007d9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007da0:	f383 8811 	msr	BASEPRI, r3
 8007da4:	f3bf 8f6f 	isb	sy
 8007da8:	f3bf 8f4f 	dsb	sy
 8007dac:	60fb      	str	r3, [r7, #12]
}
 8007dae:	bf00      	nop
 8007db0:	e7fe      	b.n	8007db0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007db2:	69bb      	ldr	r3, [r7, #24]
 8007db4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007db6:	683a      	ldr	r2, [r7, #0]
 8007db8:	429a      	cmp	r2, r3
 8007dba:	d902      	bls.n	8007dc2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	61fb      	str	r3, [r7, #28]
 8007dc0:	e002      	b.n	8007dc8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007dc2:	69bb      	ldr	r3, [r7, #24]
 8007dc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007dc6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007dc8:	69bb      	ldr	r3, [r7, #24]
 8007dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dcc:	69fa      	ldr	r2, [r7, #28]
 8007dce:	429a      	cmp	r2, r3
 8007dd0:	d04b      	beq.n	8007e6a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007dd2:	69bb      	ldr	r3, [r7, #24]
 8007dd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007dd6:	697a      	ldr	r2, [r7, #20]
 8007dd8:	429a      	cmp	r2, r3
 8007dda:	d146      	bne.n	8007e6a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007ddc:	4b25      	ldr	r3, [pc, #148]	; (8007e74 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	69ba      	ldr	r2, [r7, #24]
 8007de2:	429a      	cmp	r2, r3
 8007de4:	d10a      	bne.n	8007dfc <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8007de6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dea:	f383 8811 	msr	BASEPRI, r3
 8007dee:	f3bf 8f6f 	isb	sy
 8007df2:	f3bf 8f4f 	dsb	sy
 8007df6:	60bb      	str	r3, [r7, #8]
}
 8007df8:	bf00      	nop
 8007dfa:	e7fe      	b.n	8007dfa <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007dfc:	69bb      	ldr	r3, [r7, #24]
 8007dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e00:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007e02:	69bb      	ldr	r3, [r7, #24]
 8007e04:	69fa      	ldr	r2, [r7, #28]
 8007e06:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007e08:	69bb      	ldr	r3, [r7, #24]
 8007e0a:	699b      	ldr	r3, [r3, #24]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	db04      	blt.n	8007e1a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e10:	69fb      	ldr	r3, [r7, #28]
 8007e12:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007e16:	69bb      	ldr	r3, [r7, #24]
 8007e18:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007e1a:	69bb      	ldr	r3, [r7, #24]
 8007e1c:	6959      	ldr	r1, [r3, #20]
 8007e1e:	693a      	ldr	r2, [r7, #16]
 8007e20:	4613      	mov	r3, r2
 8007e22:	009b      	lsls	r3, r3, #2
 8007e24:	4413      	add	r3, r2
 8007e26:	009b      	lsls	r3, r3, #2
 8007e28:	4a13      	ldr	r2, [pc, #76]	; (8007e78 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007e2a:	4413      	add	r3, r2
 8007e2c:	4299      	cmp	r1, r3
 8007e2e:	d11c      	bne.n	8007e6a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e30:	69bb      	ldr	r3, [r7, #24]
 8007e32:	3304      	adds	r3, #4
 8007e34:	4618      	mov	r0, r3
 8007e36:	f7fd ffbb 	bl	8005db0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007e3a:	69bb      	ldr	r3, [r7, #24]
 8007e3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e3e:	4b0f      	ldr	r3, [pc, #60]	; (8007e7c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	429a      	cmp	r2, r3
 8007e44:	d903      	bls.n	8007e4e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8007e46:	69bb      	ldr	r3, [r7, #24]
 8007e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e4a:	4a0c      	ldr	r2, [pc, #48]	; (8007e7c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007e4c:	6013      	str	r3, [r2, #0]
 8007e4e:	69bb      	ldr	r3, [r7, #24]
 8007e50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e52:	4613      	mov	r3, r2
 8007e54:	009b      	lsls	r3, r3, #2
 8007e56:	4413      	add	r3, r2
 8007e58:	009b      	lsls	r3, r3, #2
 8007e5a:	4a07      	ldr	r2, [pc, #28]	; (8007e78 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007e5c:	441a      	add	r2, r3
 8007e5e:	69bb      	ldr	r3, [r7, #24]
 8007e60:	3304      	adds	r3, #4
 8007e62:	4619      	mov	r1, r3
 8007e64:	4610      	mov	r0, r2
 8007e66:	f7fd ff46 	bl	8005cf6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007e6a:	bf00      	nop
 8007e6c:	3720      	adds	r7, #32
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	bd80      	pop	{r7, pc}
 8007e72:	bf00      	nop
 8007e74:	200030b0 	.word	0x200030b0
 8007e78:	200030b4 	.word	0x200030b4
 8007e7c:	2000358c 	.word	0x2000358c

08007e80 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007e80:	b480      	push	{r7}
 8007e82:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007e84:	4b07      	ldr	r3, [pc, #28]	; (8007ea4 <pvTaskIncrementMutexHeldCount+0x24>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d004      	beq.n	8007e96 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007e8c:	4b05      	ldr	r3, [pc, #20]	; (8007ea4 <pvTaskIncrementMutexHeldCount+0x24>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007e92:	3201      	adds	r2, #1
 8007e94:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8007e96:	4b03      	ldr	r3, [pc, #12]	; (8007ea4 <pvTaskIncrementMutexHeldCount+0x24>)
 8007e98:	681b      	ldr	r3, [r3, #0]
	}
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea2:	4770      	bx	lr
 8007ea4:	200030b0 	.word	0x200030b0

08007ea8 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b086      	sub	sp, #24
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	60f8      	str	r0, [r7, #12]
 8007eb0:	60b9      	str	r1, [r7, #8]
 8007eb2:	607a      	str	r2, [r7, #4]
 8007eb4:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8007eb6:	f000 fe0d 	bl	8008ad4 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007eba:	4b29      	ldr	r3, [pc, #164]	; (8007f60 <xTaskNotifyWait+0xb8>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8007ec2:	b2db      	uxtb	r3, r3
 8007ec4:	2b02      	cmp	r3, #2
 8007ec6:	d01c      	beq.n	8007f02 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8007ec8:	4b25      	ldr	r3, [pc, #148]	; (8007f60 <xTaskNotifyWait+0xb8>)
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 8007ed0:	68fa      	ldr	r2, [r7, #12]
 8007ed2:	43d2      	mvns	r2, r2
 8007ed4:	400a      	ands	r2, r1
 8007ed6:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8007eda:	4b21      	ldr	r3, [pc, #132]	; (8007f60 <xTaskNotifyWait+0xb8>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	2201      	movs	r2, #1
 8007ee0:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

				if( xTicksToWait > ( TickType_t ) 0 )
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d00b      	beq.n	8007f02 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007eea:	2101      	movs	r1, #1
 8007eec:	6838      	ldr	r0, [r7, #0]
 8007eee:	f000 f91f 	bl	8008130 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8007ef2:	4b1c      	ldr	r3, [pc, #112]	; (8007f64 <xTaskNotifyWait+0xbc>)
 8007ef4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ef8:	601a      	str	r2, [r3, #0]
 8007efa:	f3bf 8f4f 	dsb	sy
 8007efe:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007f02:	f000 fe17 	bl	8008b34 <vPortExitCritical>

		taskENTER_CRITICAL();
 8007f06:	f000 fde5 	bl	8008ad4 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d005      	beq.n	8007f1c <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8007f10:	4b13      	ldr	r3, [pc, #76]	; (8007f60 <xTaskNotifyWait+0xb8>)
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007f1c:	4b10      	ldr	r3, [pc, #64]	; (8007f60 <xTaskNotifyWait+0xb8>)
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8007f24:	b2db      	uxtb	r3, r3
 8007f26:	2b02      	cmp	r3, #2
 8007f28:	d002      	beq.n	8007f30 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	617b      	str	r3, [r7, #20]
 8007f2e:	e00a      	b.n	8007f46 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8007f30:	4b0b      	ldr	r3, [pc, #44]	; (8007f60 <xTaskNotifyWait+0xb8>)
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 8007f38:	68ba      	ldr	r2, [r7, #8]
 8007f3a:	43d2      	mvns	r2, r2
 8007f3c:	400a      	ands	r2, r1
 8007f3e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
				xReturn = pdTRUE;
 8007f42:	2301      	movs	r3, #1
 8007f44:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007f46:	4b06      	ldr	r3, [pc, #24]	; (8007f60 <xTaskNotifyWait+0xb8>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
		}
		taskEXIT_CRITICAL();
 8007f50:	f000 fdf0 	bl	8008b34 <vPortExitCritical>

		return xReturn;
 8007f54:	697b      	ldr	r3, [r7, #20]
	}
 8007f56:	4618      	mov	r0, r3
 8007f58:	3718      	adds	r7, #24
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bd80      	pop	{r7, pc}
 8007f5e:	bf00      	nop
 8007f60:	200030b0 	.word	0x200030b0
 8007f64:	e000ed04 	.word	0xe000ed04

08007f68 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b08e      	sub	sp, #56	; 0x38
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	60f8      	str	r0, [r7, #12]
 8007f70:	60b9      	str	r1, [r7, #8]
 8007f72:	603b      	str	r3, [r7, #0]
 8007f74:	4613      	mov	r3, r2
 8007f76:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8007f78:	2301      	movs	r3, #1
 8007f7a:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d10a      	bne.n	8007f98 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 8007f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f86:	f383 8811 	msr	BASEPRI, r3
 8007f8a:	f3bf 8f6f 	isb	sy
 8007f8e:	f3bf 8f4f 	dsb	sy
 8007f92:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007f94:	bf00      	nop
 8007f96:	e7fe      	b.n	8007f96 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007f98:	f000 fe7e 	bl	8008c98 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 8007fa0:	f3ef 8211 	mrs	r2, BASEPRI
 8007fa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fa8:	f383 8811 	msr	BASEPRI, r3
 8007fac:	f3bf 8f6f 	isb	sy
 8007fb0:	f3bf 8f4f 	dsb	sy
 8007fb4:	623a      	str	r2, [r7, #32]
 8007fb6:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8007fb8:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007fba:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d004      	beq.n	8007fcc <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8007fc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fc4:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8007fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fce:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8007fd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8007fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fd8:	2202      	movs	r2, #2
 8007fda:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 8007fde:	79fb      	ldrb	r3, [r7, #7]
 8007fe0:	2b04      	cmp	r3, #4
 8007fe2:	d82f      	bhi.n	8008044 <xTaskGenericNotifyFromISR+0xdc>
 8007fe4:	a201      	add	r2, pc, #4	; (adr r2, 8007fec <xTaskGenericNotifyFromISR+0x84>)
 8007fe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fea:	bf00      	nop
 8007fec:	08008067 	.word	0x08008067
 8007ff0:	08008001 	.word	0x08008001
 8007ff4:	08008013 	.word	0x08008013
 8007ff8:	08008023 	.word	0x08008023
 8007ffc:	0800802d 	.word	0x0800802d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8008000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008002:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8008006:	68bb      	ldr	r3, [r7, #8]
 8008008:	431a      	orrs	r2, r3
 800800a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800800c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 8008010:	e02c      	b.n	800806c <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8008012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008014:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8008018:	1c5a      	adds	r2, r3, #1
 800801a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800801c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 8008020:	e024      	b.n	800806c <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8008022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008024:	68ba      	ldr	r2, [r7, #8]
 8008026:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800802a:	e01f      	b.n	800806c <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800802c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008030:	2b02      	cmp	r3, #2
 8008032:	d004      	beq.n	800803e <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8008034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008036:	68ba      	ldr	r2, [r7, #8]
 8008038:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800803c:	e016      	b.n	800806c <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 800803e:	2300      	movs	r3, #0
 8008040:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 8008042:	e013      	b.n	800806c <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8008044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008046:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800804a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800804e:	d00c      	beq.n	800806a <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 8008050:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008054:	f383 8811 	msr	BASEPRI, r3
 8008058:	f3bf 8f6f 	isb	sy
 800805c:	f3bf 8f4f 	dsb	sy
 8008060:	61bb      	str	r3, [r7, #24]
}
 8008062:	bf00      	nop
 8008064:	e7fe      	b.n	8008064 <xTaskGenericNotifyFromISR+0xfc>
					break;
 8008066:	bf00      	nop
 8008068:	e000      	b.n	800806c <xTaskGenericNotifyFromISR+0x104>
					break;
 800806a:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800806c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008070:	2b01      	cmp	r3, #1
 8008072:	d146      	bne.n	8008102 <xTaskGenericNotifyFromISR+0x19a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008076:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008078:	2b00      	cmp	r3, #0
 800807a:	d00a      	beq.n	8008092 <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 800807c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008080:	f383 8811 	msr	BASEPRI, r3
 8008084:	f3bf 8f6f 	isb	sy
 8008088:	f3bf 8f4f 	dsb	sy
 800808c:	617b      	str	r3, [r7, #20]
}
 800808e:	bf00      	nop
 8008090:	e7fe      	b.n	8008090 <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008092:	4b21      	ldr	r3, [pc, #132]	; (8008118 <xTaskGenericNotifyFromISR+0x1b0>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d11d      	bne.n	80080d6 <xTaskGenericNotifyFromISR+0x16e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800809a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800809c:	3304      	adds	r3, #4
 800809e:	4618      	mov	r0, r3
 80080a0:	f7fd fe86 	bl	8005db0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80080a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080a8:	4b1c      	ldr	r3, [pc, #112]	; (800811c <xTaskGenericNotifyFromISR+0x1b4>)
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	429a      	cmp	r2, r3
 80080ae:	d903      	bls.n	80080b8 <xTaskGenericNotifyFromISR+0x150>
 80080b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080b4:	4a19      	ldr	r2, [pc, #100]	; (800811c <xTaskGenericNotifyFromISR+0x1b4>)
 80080b6:	6013      	str	r3, [r2, #0]
 80080b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080bc:	4613      	mov	r3, r2
 80080be:	009b      	lsls	r3, r3, #2
 80080c0:	4413      	add	r3, r2
 80080c2:	009b      	lsls	r3, r3, #2
 80080c4:	4a16      	ldr	r2, [pc, #88]	; (8008120 <xTaskGenericNotifyFromISR+0x1b8>)
 80080c6:	441a      	add	r2, r3
 80080c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080ca:	3304      	adds	r3, #4
 80080cc:	4619      	mov	r1, r3
 80080ce:	4610      	mov	r0, r2
 80080d0:	f7fd fe11 	bl	8005cf6 <vListInsertEnd>
 80080d4:	e005      	b.n	80080e2 <xTaskGenericNotifyFromISR+0x17a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80080d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080d8:	3318      	adds	r3, #24
 80080da:	4619      	mov	r1, r3
 80080dc:	4811      	ldr	r0, [pc, #68]	; (8008124 <xTaskGenericNotifyFromISR+0x1bc>)
 80080de:	f7fd fe0a 	bl	8005cf6 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80080e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080e6:	4b10      	ldr	r3, [pc, #64]	; (8008128 <xTaskGenericNotifyFromISR+0x1c0>)
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080ec:	429a      	cmp	r2, r3
 80080ee:	d908      	bls.n	8008102 <xTaskGenericNotifyFromISR+0x19a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80080f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d002      	beq.n	80080fc <xTaskGenericNotifyFromISR+0x194>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80080f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080f8:	2201      	movs	r2, #1
 80080fa:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80080fc:	4b0b      	ldr	r3, [pc, #44]	; (800812c <xTaskGenericNotifyFromISR+0x1c4>)
 80080fe:	2201      	movs	r2, #1
 8008100:	601a      	str	r2, [r3, #0]
 8008102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008104:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008106:	693b      	ldr	r3, [r7, #16]
 8008108:	f383 8811 	msr	BASEPRI, r3
}
 800810c:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800810e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 8008110:	4618      	mov	r0, r3
 8008112:	3738      	adds	r7, #56	; 0x38
 8008114:	46bd      	mov	sp, r7
 8008116:	bd80      	pop	{r7, pc}
 8008118:	200035ac 	.word	0x200035ac
 800811c:	2000358c 	.word	0x2000358c
 8008120:	200030b4 	.word	0x200030b4
 8008124:	20003544 	.word	0x20003544
 8008128:	200030b0 	.word	0x200030b0
 800812c:	20003598 	.word	0x20003598

08008130 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b084      	sub	sp, #16
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
 8008138:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800813a:	4b21      	ldr	r3, [pc, #132]	; (80081c0 <prvAddCurrentTaskToDelayedList+0x90>)
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008140:	4b20      	ldr	r3, [pc, #128]	; (80081c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	3304      	adds	r3, #4
 8008146:	4618      	mov	r0, r3
 8008148:	f7fd fe32 	bl	8005db0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008152:	d10a      	bne.n	800816a <prvAddCurrentTaskToDelayedList+0x3a>
 8008154:	683b      	ldr	r3, [r7, #0]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d007      	beq.n	800816a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800815a:	4b1a      	ldr	r3, [pc, #104]	; (80081c4 <prvAddCurrentTaskToDelayedList+0x94>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	3304      	adds	r3, #4
 8008160:	4619      	mov	r1, r3
 8008162:	4819      	ldr	r0, [pc, #100]	; (80081c8 <prvAddCurrentTaskToDelayedList+0x98>)
 8008164:	f7fd fdc7 	bl	8005cf6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008168:	e026      	b.n	80081b8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800816a:	68fa      	ldr	r2, [r7, #12]
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	4413      	add	r3, r2
 8008170:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008172:	4b14      	ldr	r3, [pc, #80]	; (80081c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	68ba      	ldr	r2, [r7, #8]
 8008178:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800817a:	68ba      	ldr	r2, [r7, #8]
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	429a      	cmp	r2, r3
 8008180:	d209      	bcs.n	8008196 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008182:	4b12      	ldr	r3, [pc, #72]	; (80081cc <prvAddCurrentTaskToDelayedList+0x9c>)
 8008184:	681a      	ldr	r2, [r3, #0]
 8008186:	4b0f      	ldr	r3, [pc, #60]	; (80081c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	3304      	adds	r3, #4
 800818c:	4619      	mov	r1, r3
 800818e:	4610      	mov	r0, r2
 8008190:	f7fd fdd5 	bl	8005d3e <vListInsert>
}
 8008194:	e010      	b.n	80081b8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008196:	4b0e      	ldr	r3, [pc, #56]	; (80081d0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008198:	681a      	ldr	r2, [r3, #0]
 800819a:	4b0a      	ldr	r3, [pc, #40]	; (80081c4 <prvAddCurrentTaskToDelayedList+0x94>)
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	3304      	adds	r3, #4
 80081a0:	4619      	mov	r1, r3
 80081a2:	4610      	mov	r0, r2
 80081a4:	f7fd fdcb 	bl	8005d3e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80081a8:	4b0a      	ldr	r3, [pc, #40]	; (80081d4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	68ba      	ldr	r2, [r7, #8]
 80081ae:	429a      	cmp	r2, r3
 80081b0:	d202      	bcs.n	80081b8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80081b2:	4a08      	ldr	r2, [pc, #32]	; (80081d4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	6013      	str	r3, [r2, #0]
}
 80081b8:	bf00      	nop
 80081ba:	3710      	adds	r7, #16
 80081bc:	46bd      	mov	sp, r7
 80081be:	bd80      	pop	{r7, pc}
 80081c0:	20003588 	.word	0x20003588
 80081c4:	200030b0 	.word	0x200030b0
 80081c8:	20003570 	.word	0x20003570
 80081cc:	20003540 	.word	0x20003540
 80081d0:	2000353c 	.word	0x2000353c
 80081d4:	200035a4 	.word	0x200035a4

080081d8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b08a      	sub	sp, #40	; 0x28
 80081dc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80081de:	2300      	movs	r3, #0
 80081e0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80081e2:	f000 fb07 	bl	80087f4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80081e6:	4b1c      	ldr	r3, [pc, #112]	; (8008258 <xTimerCreateTimerTask+0x80>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d021      	beq.n	8008232 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80081ee:	2300      	movs	r3, #0
 80081f0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80081f2:	2300      	movs	r3, #0
 80081f4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80081f6:	1d3a      	adds	r2, r7, #4
 80081f8:	f107 0108 	add.w	r1, r7, #8
 80081fc:	f107 030c 	add.w	r3, r7, #12
 8008200:	4618      	mov	r0, r3
 8008202:	f7fd fd31 	bl	8005c68 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008206:	6879      	ldr	r1, [r7, #4]
 8008208:	68bb      	ldr	r3, [r7, #8]
 800820a:	68fa      	ldr	r2, [r7, #12]
 800820c:	9202      	str	r2, [sp, #8]
 800820e:	9301      	str	r3, [sp, #4]
 8008210:	2302      	movs	r3, #2
 8008212:	9300      	str	r3, [sp, #0]
 8008214:	2300      	movs	r3, #0
 8008216:	460a      	mov	r2, r1
 8008218:	4910      	ldr	r1, [pc, #64]	; (800825c <xTimerCreateTimerTask+0x84>)
 800821a:	4811      	ldr	r0, [pc, #68]	; (8008260 <xTimerCreateTimerTask+0x88>)
 800821c:	f7fe fe00 	bl	8006e20 <xTaskCreateStatic>
 8008220:	4603      	mov	r3, r0
 8008222:	4a10      	ldr	r2, [pc, #64]	; (8008264 <xTimerCreateTimerTask+0x8c>)
 8008224:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008226:	4b0f      	ldr	r3, [pc, #60]	; (8008264 <xTimerCreateTimerTask+0x8c>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d001      	beq.n	8008232 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800822e:	2301      	movs	r3, #1
 8008230:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008232:	697b      	ldr	r3, [r7, #20]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d10a      	bne.n	800824e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800823c:	f383 8811 	msr	BASEPRI, r3
 8008240:	f3bf 8f6f 	isb	sy
 8008244:	f3bf 8f4f 	dsb	sy
 8008248:	613b      	str	r3, [r7, #16]
}
 800824a:	bf00      	nop
 800824c:	e7fe      	b.n	800824c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800824e:	697b      	ldr	r3, [r7, #20]
}
 8008250:	4618      	mov	r0, r3
 8008252:	3718      	adds	r7, #24
 8008254:	46bd      	mov	sp, r7
 8008256:	bd80      	pop	{r7, pc}
 8008258:	200035e0 	.word	0x200035e0
 800825c:	0800a6cc 	.word	0x0800a6cc
 8008260:	0800839d 	.word	0x0800839d
 8008264:	200035e4 	.word	0x200035e4

08008268 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b08a      	sub	sp, #40	; 0x28
 800826c:	af00      	add	r7, sp, #0
 800826e:	60f8      	str	r0, [r7, #12]
 8008270:	60b9      	str	r1, [r7, #8]
 8008272:	607a      	str	r2, [r7, #4]
 8008274:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008276:	2300      	movs	r3, #0
 8008278:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d10a      	bne.n	8008296 <xTimerGenericCommand+0x2e>
	__asm volatile
 8008280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008284:	f383 8811 	msr	BASEPRI, r3
 8008288:	f3bf 8f6f 	isb	sy
 800828c:	f3bf 8f4f 	dsb	sy
 8008290:	623b      	str	r3, [r7, #32]
}
 8008292:	bf00      	nop
 8008294:	e7fe      	b.n	8008294 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008296:	4b1a      	ldr	r3, [pc, #104]	; (8008300 <xTimerGenericCommand+0x98>)
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d02a      	beq.n	80082f4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800829e:	68bb      	ldr	r3, [r7, #8]
 80082a0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	2b05      	cmp	r3, #5
 80082ae:	dc18      	bgt.n	80082e2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80082b0:	f7ff fc70 	bl	8007b94 <xTaskGetSchedulerState>
 80082b4:	4603      	mov	r3, r0
 80082b6:	2b02      	cmp	r3, #2
 80082b8:	d109      	bne.n	80082ce <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80082ba:	4b11      	ldr	r3, [pc, #68]	; (8008300 <xTimerGenericCommand+0x98>)
 80082bc:	6818      	ldr	r0, [r3, #0]
 80082be:	f107 0110 	add.w	r1, r7, #16
 80082c2:	2300      	movs	r3, #0
 80082c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80082c6:	f7fd ff45 	bl	8006154 <xQueueGenericSend>
 80082ca:	6278      	str	r0, [r7, #36]	; 0x24
 80082cc:	e012      	b.n	80082f4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80082ce:	4b0c      	ldr	r3, [pc, #48]	; (8008300 <xTimerGenericCommand+0x98>)
 80082d0:	6818      	ldr	r0, [r3, #0]
 80082d2:	f107 0110 	add.w	r1, r7, #16
 80082d6:	2300      	movs	r3, #0
 80082d8:	2200      	movs	r2, #0
 80082da:	f7fd ff3b 	bl	8006154 <xQueueGenericSend>
 80082de:	6278      	str	r0, [r7, #36]	; 0x24
 80082e0:	e008      	b.n	80082f4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80082e2:	4b07      	ldr	r3, [pc, #28]	; (8008300 <xTimerGenericCommand+0x98>)
 80082e4:	6818      	ldr	r0, [r3, #0]
 80082e6:	f107 0110 	add.w	r1, r7, #16
 80082ea:	2300      	movs	r3, #0
 80082ec:	683a      	ldr	r2, [r7, #0]
 80082ee:	f7fe f82f 	bl	8006350 <xQueueGenericSendFromISR>
 80082f2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80082f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80082f6:	4618      	mov	r0, r3
 80082f8:	3728      	adds	r7, #40	; 0x28
 80082fa:	46bd      	mov	sp, r7
 80082fc:	bd80      	pop	{r7, pc}
 80082fe:	bf00      	nop
 8008300:	200035e0 	.word	0x200035e0

08008304 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b088      	sub	sp, #32
 8008308:	af02      	add	r7, sp, #8
 800830a:	6078      	str	r0, [r7, #4]
 800830c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800830e:	4b22      	ldr	r3, [pc, #136]	; (8008398 <prvProcessExpiredTimer+0x94>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	68db      	ldr	r3, [r3, #12]
 8008314:	68db      	ldr	r3, [r3, #12]
 8008316:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008318:	697b      	ldr	r3, [r7, #20]
 800831a:	3304      	adds	r3, #4
 800831c:	4618      	mov	r0, r3
 800831e:	f7fd fd47 	bl	8005db0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008322:	697b      	ldr	r3, [r7, #20]
 8008324:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008328:	f003 0304 	and.w	r3, r3, #4
 800832c:	2b00      	cmp	r3, #0
 800832e:	d022      	beq.n	8008376 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008330:	697b      	ldr	r3, [r7, #20]
 8008332:	699a      	ldr	r2, [r3, #24]
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	18d1      	adds	r1, r2, r3
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	683a      	ldr	r2, [r7, #0]
 800833c:	6978      	ldr	r0, [r7, #20]
 800833e:	f000 f8d1 	bl	80084e4 <prvInsertTimerInActiveList>
 8008342:	4603      	mov	r3, r0
 8008344:	2b00      	cmp	r3, #0
 8008346:	d01f      	beq.n	8008388 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008348:	2300      	movs	r3, #0
 800834a:	9300      	str	r3, [sp, #0]
 800834c:	2300      	movs	r3, #0
 800834e:	687a      	ldr	r2, [r7, #4]
 8008350:	2100      	movs	r1, #0
 8008352:	6978      	ldr	r0, [r7, #20]
 8008354:	f7ff ff88 	bl	8008268 <xTimerGenericCommand>
 8008358:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800835a:	693b      	ldr	r3, [r7, #16]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d113      	bne.n	8008388 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008364:	f383 8811 	msr	BASEPRI, r3
 8008368:	f3bf 8f6f 	isb	sy
 800836c:	f3bf 8f4f 	dsb	sy
 8008370:	60fb      	str	r3, [r7, #12]
}
 8008372:	bf00      	nop
 8008374:	e7fe      	b.n	8008374 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008376:	697b      	ldr	r3, [r7, #20]
 8008378:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800837c:	f023 0301 	bic.w	r3, r3, #1
 8008380:	b2da      	uxtb	r2, r3
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008388:	697b      	ldr	r3, [r7, #20]
 800838a:	6a1b      	ldr	r3, [r3, #32]
 800838c:	6978      	ldr	r0, [r7, #20]
 800838e:	4798      	blx	r3
}
 8008390:	bf00      	nop
 8008392:	3718      	adds	r7, #24
 8008394:	46bd      	mov	sp, r7
 8008396:	bd80      	pop	{r7, pc}
 8008398:	200035d8 	.word	0x200035d8

0800839c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b084      	sub	sp, #16
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80083a4:	f107 0308 	add.w	r3, r7, #8
 80083a8:	4618      	mov	r0, r3
 80083aa:	f000 f857 	bl	800845c <prvGetNextExpireTime>
 80083ae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	4619      	mov	r1, r3
 80083b4:	68f8      	ldr	r0, [r7, #12]
 80083b6:	f000 f803 	bl	80083c0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80083ba:	f000 f8d5 	bl	8008568 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80083be:	e7f1      	b.n	80083a4 <prvTimerTask+0x8>

080083c0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b084      	sub	sp, #16
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
 80083c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80083ca:	f7fe fff7 	bl	80073bc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80083ce:	f107 0308 	add.w	r3, r7, #8
 80083d2:	4618      	mov	r0, r3
 80083d4:	f000 f866 	bl	80084a4 <prvSampleTimeNow>
 80083d8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80083da:	68bb      	ldr	r3, [r7, #8]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d130      	bne.n	8008442 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80083e0:	683b      	ldr	r3, [r7, #0]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d10a      	bne.n	80083fc <prvProcessTimerOrBlockTask+0x3c>
 80083e6:	687a      	ldr	r2, [r7, #4]
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	429a      	cmp	r2, r3
 80083ec:	d806      	bhi.n	80083fc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80083ee:	f7fe fff3 	bl	80073d8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80083f2:	68f9      	ldr	r1, [r7, #12]
 80083f4:	6878      	ldr	r0, [r7, #4]
 80083f6:	f7ff ff85 	bl	8008304 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80083fa:	e024      	b.n	8008446 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d008      	beq.n	8008414 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008402:	4b13      	ldr	r3, [pc, #76]	; (8008450 <prvProcessTimerOrBlockTask+0x90>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d101      	bne.n	8008410 <prvProcessTimerOrBlockTask+0x50>
 800840c:	2301      	movs	r3, #1
 800840e:	e000      	b.n	8008412 <prvProcessTimerOrBlockTask+0x52>
 8008410:	2300      	movs	r3, #0
 8008412:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008414:	4b0f      	ldr	r3, [pc, #60]	; (8008454 <prvProcessTimerOrBlockTask+0x94>)
 8008416:	6818      	ldr	r0, [r3, #0]
 8008418:	687a      	ldr	r2, [r7, #4]
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	1ad3      	subs	r3, r2, r3
 800841e:	683a      	ldr	r2, [r7, #0]
 8008420:	4619      	mov	r1, r3
 8008422:	f7fe fcc9 	bl	8006db8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008426:	f7fe ffd7 	bl	80073d8 <xTaskResumeAll>
 800842a:	4603      	mov	r3, r0
 800842c:	2b00      	cmp	r3, #0
 800842e:	d10a      	bne.n	8008446 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008430:	4b09      	ldr	r3, [pc, #36]	; (8008458 <prvProcessTimerOrBlockTask+0x98>)
 8008432:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008436:	601a      	str	r2, [r3, #0]
 8008438:	f3bf 8f4f 	dsb	sy
 800843c:	f3bf 8f6f 	isb	sy
}
 8008440:	e001      	b.n	8008446 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008442:	f7fe ffc9 	bl	80073d8 <xTaskResumeAll>
}
 8008446:	bf00      	nop
 8008448:	3710      	adds	r7, #16
 800844a:	46bd      	mov	sp, r7
 800844c:	bd80      	pop	{r7, pc}
 800844e:	bf00      	nop
 8008450:	200035dc 	.word	0x200035dc
 8008454:	200035e0 	.word	0x200035e0
 8008458:	e000ed04 	.word	0xe000ed04

0800845c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800845c:	b480      	push	{r7}
 800845e:	b085      	sub	sp, #20
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008464:	4b0e      	ldr	r3, [pc, #56]	; (80084a0 <prvGetNextExpireTime+0x44>)
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d101      	bne.n	8008472 <prvGetNextExpireTime+0x16>
 800846e:	2201      	movs	r2, #1
 8008470:	e000      	b.n	8008474 <prvGetNextExpireTime+0x18>
 8008472:	2200      	movs	r2, #0
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d105      	bne.n	800848c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008480:	4b07      	ldr	r3, [pc, #28]	; (80084a0 <prvGetNextExpireTime+0x44>)
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	68db      	ldr	r3, [r3, #12]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	60fb      	str	r3, [r7, #12]
 800848a:	e001      	b.n	8008490 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800848c:	2300      	movs	r3, #0
 800848e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008490:	68fb      	ldr	r3, [r7, #12]
}
 8008492:	4618      	mov	r0, r3
 8008494:	3714      	adds	r7, #20
 8008496:	46bd      	mov	sp, r7
 8008498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849c:	4770      	bx	lr
 800849e:	bf00      	nop
 80084a0:	200035d8 	.word	0x200035d8

080084a4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b084      	sub	sp, #16
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80084ac:	f7ff f832 	bl	8007514 <xTaskGetTickCount>
 80084b0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80084b2:	4b0b      	ldr	r3, [pc, #44]	; (80084e0 <prvSampleTimeNow+0x3c>)
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	68fa      	ldr	r2, [r7, #12]
 80084b8:	429a      	cmp	r2, r3
 80084ba:	d205      	bcs.n	80084c8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80084bc:	f000 f936 	bl	800872c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2201      	movs	r2, #1
 80084c4:	601a      	str	r2, [r3, #0]
 80084c6:	e002      	b.n	80084ce <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2200      	movs	r2, #0
 80084cc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80084ce:	4a04      	ldr	r2, [pc, #16]	; (80084e0 <prvSampleTimeNow+0x3c>)
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80084d4:	68fb      	ldr	r3, [r7, #12]
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	3710      	adds	r7, #16
 80084da:	46bd      	mov	sp, r7
 80084dc:	bd80      	pop	{r7, pc}
 80084de:	bf00      	nop
 80084e0:	200035e8 	.word	0x200035e8

080084e4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b086      	sub	sp, #24
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	60f8      	str	r0, [r7, #12]
 80084ec:	60b9      	str	r1, [r7, #8]
 80084ee:	607a      	str	r2, [r7, #4]
 80084f0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80084f2:	2300      	movs	r3, #0
 80084f4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	68ba      	ldr	r2, [r7, #8]
 80084fa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	68fa      	ldr	r2, [r7, #12]
 8008500:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008502:	68ba      	ldr	r2, [r7, #8]
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	429a      	cmp	r2, r3
 8008508:	d812      	bhi.n	8008530 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800850a:	687a      	ldr	r2, [r7, #4]
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	1ad2      	subs	r2, r2, r3
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	699b      	ldr	r3, [r3, #24]
 8008514:	429a      	cmp	r2, r3
 8008516:	d302      	bcc.n	800851e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008518:	2301      	movs	r3, #1
 800851a:	617b      	str	r3, [r7, #20]
 800851c:	e01b      	b.n	8008556 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800851e:	4b10      	ldr	r3, [pc, #64]	; (8008560 <prvInsertTimerInActiveList+0x7c>)
 8008520:	681a      	ldr	r2, [r3, #0]
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	3304      	adds	r3, #4
 8008526:	4619      	mov	r1, r3
 8008528:	4610      	mov	r0, r2
 800852a:	f7fd fc08 	bl	8005d3e <vListInsert>
 800852e:	e012      	b.n	8008556 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008530:	687a      	ldr	r2, [r7, #4]
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	429a      	cmp	r2, r3
 8008536:	d206      	bcs.n	8008546 <prvInsertTimerInActiveList+0x62>
 8008538:	68ba      	ldr	r2, [r7, #8]
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	429a      	cmp	r2, r3
 800853e:	d302      	bcc.n	8008546 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008540:	2301      	movs	r3, #1
 8008542:	617b      	str	r3, [r7, #20]
 8008544:	e007      	b.n	8008556 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008546:	4b07      	ldr	r3, [pc, #28]	; (8008564 <prvInsertTimerInActiveList+0x80>)
 8008548:	681a      	ldr	r2, [r3, #0]
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	3304      	adds	r3, #4
 800854e:	4619      	mov	r1, r3
 8008550:	4610      	mov	r0, r2
 8008552:	f7fd fbf4 	bl	8005d3e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008556:	697b      	ldr	r3, [r7, #20]
}
 8008558:	4618      	mov	r0, r3
 800855a:	3718      	adds	r7, #24
 800855c:	46bd      	mov	sp, r7
 800855e:	bd80      	pop	{r7, pc}
 8008560:	200035dc 	.word	0x200035dc
 8008564:	200035d8 	.word	0x200035d8

08008568 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b08e      	sub	sp, #56	; 0x38
 800856c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800856e:	e0ca      	b.n	8008706 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2b00      	cmp	r3, #0
 8008574:	da18      	bge.n	80085a8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008576:	1d3b      	adds	r3, r7, #4
 8008578:	3304      	adds	r3, #4
 800857a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800857c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800857e:	2b00      	cmp	r3, #0
 8008580:	d10a      	bne.n	8008598 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008582:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008586:	f383 8811 	msr	BASEPRI, r3
 800858a:	f3bf 8f6f 	isb	sy
 800858e:	f3bf 8f4f 	dsb	sy
 8008592:	61fb      	str	r3, [r7, #28]
}
 8008594:	bf00      	nop
 8008596:	e7fe      	b.n	8008596 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008598:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800859e:	6850      	ldr	r0, [r2, #4]
 80085a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80085a2:	6892      	ldr	r2, [r2, #8]
 80085a4:	4611      	mov	r1, r2
 80085a6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	f2c0 80aa 	blt.w	8008704 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80085b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085b6:	695b      	ldr	r3, [r3, #20]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d004      	beq.n	80085c6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80085bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085be:	3304      	adds	r3, #4
 80085c0:	4618      	mov	r0, r3
 80085c2:	f7fd fbf5 	bl	8005db0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80085c6:	463b      	mov	r3, r7
 80085c8:	4618      	mov	r0, r3
 80085ca:	f7ff ff6b 	bl	80084a4 <prvSampleTimeNow>
 80085ce:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2b09      	cmp	r3, #9
 80085d4:	f200 8097 	bhi.w	8008706 <prvProcessReceivedCommands+0x19e>
 80085d8:	a201      	add	r2, pc, #4	; (adr r2, 80085e0 <prvProcessReceivedCommands+0x78>)
 80085da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085de:	bf00      	nop
 80085e0:	08008609 	.word	0x08008609
 80085e4:	08008609 	.word	0x08008609
 80085e8:	08008609 	.word	0x08008609
 80085ec:	0800867d 	.word	0x0800867d
 80085f0:	08008691 	.word	0x08008691
 80085f4:	080086db 	.word	0x080086db
 80085f8:	08008609 	.word	0x08008609
 80085fc:	08008609 	.word	0x08008609
 8008600:	0800867d 	.word	0x0800867d
 8008604:	08008691 	.word	0x08008691
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800860a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800860e:	f043 0301 	orr.w	r3, r3, #1
 8008612:	b2da      	uxtb	r2, r3
 8008614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008616:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800861a:	68ba      	ldr	r2, [r7, #8]
 800861c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800861e:	699b      	ldr	r3, [r3, #24]
 8008620:	18d1      	adds	r1, r2, r3
 8008622:	68bb      	ldr	r3, [r7, #8]
 8008624:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008626:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008628:	f7ff ff5c 	bl	80084e4 <prvInsertTimerInActiveList>
 800862c:	4603      	mov	r3, r0
 800862e:	2b00      	cmp	r3, #0
 8008630:	d069      	beq.n	8008706 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008634:	6a1b      	ldr	r3, [r3, #32]
 8008636:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008638:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800863a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800863c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008640:	f003 0304 	and.w	r3, r3, #4
 8008644:	2b00      	cmp	r3, #0
 8008646:	d05e      	beq.n	8008706 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008648:	68ba      	ldr	r2, [r7, #8]
 800864a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800864c:	699b      	ldr	r3, [r3, #24]
 800864e:	441a      	add	r2, r3
 8008650:	2300      	movs	r3, #0
 8008652:	9300      	str	r3, [sp, #0]
 8008654:	2300      	movs	r3, #0
 8008656:	2100      	movs	r1, #0
 8008658:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800865a:	f7ff fe05 	bl	8008268 <xTimerGenericCommand>
 800865e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008660:	6a3b      	ldr	r3, [r7, #32]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d14f      	bne.n	8008706 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8008666:	f04f 0350 	mov.w	r3, #80	; 0x50
 800866a:	f383 8811 	msr	BASEPRI, r3
 800866e:	f3bf 8f6f 	isb	sy
 8008672:	f3bf 8f4f 	dsb	sy
 8008676:	61bb      	str	r3, [r7, #24]
}
 8008678:	bf00      	nop
 800867a:	e7fe      	b.n	800867a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800867c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800867e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008682:	f023 0301 	bic.w	r3, r3, #1
 8008686:	b2da      	uxtb	r2, r3
 8008688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800868a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800868e:	e03a      	b.n	8008706 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008692:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008696:	f043 0301 	orr.w	r3, r3, #1
 800869a:	b2da      	uxtb	r2, r3
 800869c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800869e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80086a2:	68ba      	ldr	r2, [r7, #8]
 80086a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086a6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80086a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086aa:	699b      	ldr	r3, [r3, #24]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d10a      	bne.n	80086c6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80086b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086b4:	f383 8811 	msr	BASEPRI, r3
 80086b8:	f3bf 8f6f 	isb	sy
 80086bc:	f3bf 8f4f 	dsb	sy
 80086c0:	617b      	str	r3, [r7, #20]
}
 80086c2:	bf00      	nop
 80086c4:	e7fe      	b.n	80086c4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80086c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086c8:	699a      	ldr	r2, [r3, #24]
 80086ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086cc:	18d1      	adds	r1, r2, r3
 80086ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80086d4:	f7ff ff06 	bl	80084e4 <prvInsertTimerInActiveList>
					break;
 80086d8:	e015      	b.n	8008706 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80086da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80086e0:	f003 0302 	and.w	r3, r3, #2
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d103      	bne.n	80086f0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80086e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80086ea:	f000 fbe1 	bl	8008eb0 <vPortFree>
 80086ee:	e00a      	b.n	8008706 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80086f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80086f6:	f023 0301 	bic.w	r3, r3, #1
 80086fa:	b2da      	uxtb	r2, r3
 80086fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008702:	e000      	b.n	8008706 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008704:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008706:	4b08      	ldr	r3, [pc, #32]	; (8008728 <prvProcessReceivedCommands+0x1c0>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	1d39      	adds	r1, r7, #4
 800870c:	2200      	movs	r2, #0
 800870e:	4618      	mov	r0, r3
 8008710:	f7fd ff46 	bl	80065a0 <xQueueReceive>
 8008714:	4603      	mov	r3, r0
 8008716:	2b00      	cmp	r3, #0
 8008718:	f47f af2a 	bne.w	8008570 <prvProcessReceivedCommands+0x8>
	}
}
 800871c:	bf00      	nop
 800871e:	bf00      	nop
 8008720:	3730      	adds	r7, #48	; 0x30
 8008722:	46bd      	mov	sp, r7
 8008724:	bd80      	pop	{r7, pc}
 8008726:	bf00      	nop
 8008728:	200035e0 	.word	0x200035e0

0800872c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800872c:	b580      	push	{r7, lr}
 800872e:	b088      	sub	sp, #32
 8008730:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008732:	e048      	b.n	80087c6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008734:	4b2d      	ldr	r3, [pc, #180]	; (80087ec <prvSwitchTimerLists+0xc0>)
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	68db      	ldr	r3, [r3, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800873e:	4b2b      	ldr	r3, [pc, #172]	; (80087ec <prvSwitchTimerLists+0xc0>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	68db      	ldr	r3, [r3, #12]
 8008744:	68db      	ldr	r3, [r3, #12]
 8008746:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	3304      	adds	r3, #4
 800874c:	4618      	mov	r0, r3
 800874e:	f7fd fb2f 	bl	8005db0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	6a1b      	ldr	r3, [r3, #32]
 8008756:	68f8      	ldr	r0, [r7, #12]
 8008758:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008760:	f003 0304 	and.w	r3, r3, #4
 8008764:	2b00      	cmp	r3, #0
 8008766:	d02e      	beq.n	80087c6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	699b      	ldr	r3, [r3, #24]
 800876c:	693a      	ldr	r2, [r7, #16]
 800876e:	4413      	add	r3, r2
 8008770:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008772:	68ba      	ldr	r2, [r7, #8]
 8008774:	693b      	ldr	r3, [r7, #16]
 8008776:	429a      	cmp	r2, r3
 8008778:	d90e      	bls.n	8008798 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	68ba      	ldr	r2, [r7, #8]
 800877e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	68fa      	ldr	r2, [r7, #12]
 8008784:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008786:	4b19      	ldr	r3, [pc, #100]	; (80087ec <prvSwitchTimerLists+0xc0>)
 8008788:	681a      	ldr	r2, [r3, #0]
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	3304      	adds	r3, #4
 800878e:	4619      	mov	r1, r3
 8008790:	4610      	mov	r0, r2
 8008792:	f7fd fad4 	bl	8005d3e <vListInsert>
 8008796:	e016      	b.n	80087c6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008798:	2300      	movs	r3, #0
 800879a:	9300      	str	r3, [sp, #0]
 800879c:	2300      	movs	r3, #0
 800879e:	693a      	ldr	r2, [r7, #16]
 80087a0:	2100      	movs	r1, #0
 80087a2:	68f8      	ldr	r0, [r7, #12]
 80087a4:	f7ff fd60 	bl	8008268 <xTimerGenericCommand>
 80087a8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d10a      	bne.n	80087c6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80087b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087b4:	f383 8811 	msr	BASEPRI, r3
 80087b8:	f3bf 8f6f 	isb	sy
 80087bc:	f3bf 8f4f 	dsb	sy
 80087c0:	603b      	str	r3, [r7, #0]
}
 80087c2:	bf00      	nop
 80087c4:	e7fe      	b.n	80087c4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80087c6:	4b09      	ldr	r3, [pc, #36]	; (80087ec <prvSwitchTimerLists+0xc0>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d1b1      	bne.n	8008734 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80087d0:	4b06      	ldr	r3, [pc, #24]	; (80087ec <prvSwitchTimerLists+0xc0>)
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80087d6:	4b06      	ldr	r3, [pc, #24]	; (80087f0 <prvSwitchTimerLists+0xc4>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	4a04      	ldr	r2, [pc, #16]	; (80087ec <prvSwitchTimerLists+0xc0>)
 80087dc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80087de:	4a04      	ldr	r2, [pc, #16]	; (80087f0 <prvSwitchTimerLists+0xc4>)
 80087e0:	697b      	ldr	r3, [r7, #20]
 80087e2:	6013      	str	r3, [r2, #0]
}
 80087e4:	bf00      	nop
 80087e6:	3718      	adds	r7, #24
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bd80      	pop	{r7, pc}
 80087ec:	200035d8 	.word	0x200035d8
 80087f0:	200035dc 	.word	0x200035dc

080087f4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b082      	sub	sp, #8
 80087f8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80087fa:	f000 f96b 	bl	8008ad4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80087fe:	4b15      	ldr	r3, [pc, #84]	; (8008854 <prvCheckForValidListAndQueue+0x60>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d120      	bne.n	8008848 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008806:	4814      	ldr	r0, [pc, #80]	; (8008858 <prvCheckForValidListAndQueue+0x64>)
 8008808:	f7fd fa48 	bl	8005c9c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800880c:	4813      	ldr	r0, [pc, #76]	; (800885c <prvCheckForValidListAndQueue+0x68>)
 800880e:	f7fd fa45 	bl	8005c9c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008812:	4b13      	ldr	r3, [pc, #76]	; (8008860 <prvCheckForValidListAndQueue+0x6c>)
 8008814:	4a10      	ldr	r2, [pc, #64]	; (8008858 <prvCheckForValidListAndQueue+0x64>)
 8008816:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008818:	4b12      	ldr	r3, [pc, #72]	; (8008864 <prvCheckForValidListAndQueue+0x70>)
 800881a:	4a10      	ldr	r2, [pc, #64]	; (800885c <prvCheckForValidListAndQueue+0x68>)
 800881c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800881e:	2300      	movs	r3, #0
 8008820:	9300      	str	r3, [sp, #0]
 8008822:	4b11      	ldr	r3, [pc, #68]	; (8008868 <prvCheckForValidListAndQueue+0x74>)
 8008824:	4a11      	ldr	r2, [pc, #68]	; (800886c <prvCheckForValidListAndQueue+0x78>)
 8008826:	2110      	movs	r1, #16
 8008828:	200a      	movs	r0, #10
 800882a:	f7fd fb53 	bl	8005ed4 <xQueueGenericCreateStatic>
 800882e:	4603      	mov	r3, r0
 8008830:	4a08      	ldr	r2, [pc, #32]	; (8008854 <prvCheckForValidListAndQueue+0x60>)
 8008832:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008834:	4b07      	ldr	r3, [pc, #28]	; (8008854 <prvCheckForValidListAndQueue+0x60>)
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d005      	beq.n	8008848 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800883c:	4b05      	ldr	r3, [pc, #20]	; (8008854 <prvCheckForValidListAndQueue+0x60>)
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	490b      	ldr	r1, [pc, #44]	; (8008870 <prvCheckForValidListAndQueue+0x7c>)
 8008842:	4618      	mov	r0, r3
 8008844:	f7fe fa64 	bl	8006d10 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008848:	f000 f974 	bl	8008b34 <vPortExitCritical>
}
 800884c:	bf00      	nop
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}
 8008852:	bf00      	nop
 8008854:	200035e0 	.word	0x200035e0
 8008858:	200035b0 	.word	0x200035b0
 800885c:	200035c4 	.word	0x200035c4
 8008860:	200035d8 	.word	0x200035d8
 8008864:	200035dc 	.word	0x200035dc
 8008868:	2000368c 	.word	0x2000368c
 800886c:	200035ec 	.word	0x200035ec
 8008870:	0800a6d4 	.word	0x0800a6d4

08008874 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008874:	b480      	push	{r7}
 8008876:	b085      	sub	sp, #20
 8008878:	af00      	add	r7, sp, #0
 800887a:	60f8      	str	r0, [r7, #12]
 800887c:	60b9      	str	r1, [r7, #8]
 800887e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	3b04      	subs	r3, #4
 8008884:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800888c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	3b04      	subs	r3, #4
 8008892:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	f023 0201 	bic.w	r2, r3, #1
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	3b04      	subs	r3, #4
 80088a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80088a4:	4a0c      	ldr	r2, [pc, #48]	; (80088d8 <pxPortInitialiseStack+0x64>)
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	3b14      	subs	r3, #20
 80088ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80088b0:	687a      	ldr	r2, [r7, #4]
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	3b04      	subs	r3, #4
 80088ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	f06f 0202 	mvn.w	r2, #2
 80088c2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	3b20      	subs	r3, #32
 80088c8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80088ca:	68fb      	ldr	r3, [r7, #12]
}
 80088cc:	4618      	mov	r0, r3
 80088ce:	3714      	adds	r7, #20
 80088d0:	46bd      	mov	sp, r7
 80088d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d6:	4770      	bx	lr
 80088d8:	080088dd 	.word	0x080088dd

080088dc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80088dc:	b480      	push	{r7}
 80088de:	b085      	sub	sp, #20
 80088e0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80088e2:	2300      	movs	r3, #0
 80088e4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80088e6:	4b12      	ldr	r3, [pc, #72]	; (8008930 <prvTaskExitError+0x54>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80088ee:	d00a      	beq.n	8008906 <prvTaskExitError+0x2a>
	__asm volatile
 80088f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088f4:	f383 8811 	msr	BASEPRI, r3
 80088f8:	f3bf 8f6f 	isb	sy
 80088fc:	f3bf 8f4f 	dsb	sy
 8008900:	60fb      	str	r3, [r7, #12]
}
 8008902:	bf00      	nop
 8008904:	e7fe      	b.n	8008904 <prvTaskExitError+0x28>
	__asm volatile
 8008906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800890a:	f383 8811 	msr	BASEPRI, r3
 800890e:	f3bf 8f6f 	isb	sy
 8008912:	f3bf 8f4f 	dsb	sy
 8008916:	60bb      	str	r3, [r7, #8]
}
 8008918:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800891a:	bf00      	nop
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d0fc      	beq.n	800891c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008922:	bf00      	nop
 8008924:	bf00      	nop
 8008926:	3714      	adds	r7, #20
 8008928:	46bd      	mov	sp, r7
 800892a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892e:	4770      	bx	lr
 8008930:	20000014 	.word	0x20000014
	...

08008940 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008940:	4b07      	ldr	r3, [pc, #28]	; (8008960 <pxCurrentTCBConst2>)
 8008942:	6819      	ldr	r1, [r3, #0]
 8008944:	6808      	ldr	r0, [r1, #0]
 8008946:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800894a:	f380 8809 	msr	PSP, r0
 800894e:	f3bf 8f6f 	isb	sy
 8008952:	f04f 0000 	mov.w	r0, #0
 8008956:	f380 8811 	msr	BASEPRI, r0
 800895a:	4770      	bx	lr
 800895c:	f3af 8000 	nop.w

08008960 <pxCurrentTCBConst2>:
 8008960:	200030b0 	.word	0x200030b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008964:	bf00      	nop
 8008966:	bf00      	nop

08008968 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008968:	4808      	ldr	r0, [pc, #32]	; (800898c <prvPortStartFirstTask+0x24>)
 800896a:	6800      	ldr	r0, [r0, #0]
 800896c:	6800      	ldr	r0, [r0, #0]
 800896e:	f380 8808 	msr	MSP, r0
 8008972:	f04f 0000 	mov.w	r0, #0
 8008976:	f380 8814 	msr	CONTROL, r0
 800897a:	b662      	cpsie	i
 800897c:	b661      	cpsie	f
 800897e:	f3bf 8f4f 	dsb	sy
 8008982:	f3bf 8f6f 	isb	sy
 8008986:	df00      	svc	0
 8008988:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800898a:	bf00      	nop
 800898c:	e000ed08 	.word	0xe000ed08

08008990 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b086      	sub	sp, #24
 8008994:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008996:	4b46      	ldr	r3, [pc, #280]	; (8008ab0 <xPortStartScheduler+0x120>)
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	4a46      	ldr	r2, [pc, #280]	; (8008ab4 <xPortStartScheduler+0x124>)
 800899c:	4293      	cmp	r3, r2
 800899e:	d10a      	bne.n	80089b6 <xPortStartScheduler+0x26>
	__asm volatile
 80089a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089a4:	f383 8811 	msr	BASEPRI, r3
 80089a8:	f3bf 8f6f 	isb	sy
 80089ac:	f3bf 8f4f 	dsb	sy
 80089b0:	613b      	str	r3, [r7, #16]
}
 80089b2:	bf00      	nop
 80089b4:	e7fe      	b.n	80089b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80089b6:	4b3e      	ldr	r3, [pc, #248]	; (8008ab0 <xPortStartScheduler+0x120>)
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	4a3f      	ldr	r2, [pc, #252]	; (8008ab8 <xPortStartScheduler+0x128>)
 80089bc:	4293      	cmp	r3, r2
 80089be:	d10a      	bne.n	80089d6 <xPortStartScheduler+0x46>
	__asm volatile
 80089c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089c4:	f383 8811 	msr	BASEPRI, r3
 80089c8:	f3bf 8f6f 	isb	sy
 80089cc:	f3bf 8f4f 	dsb	sy
 80089d0:	60fb      	str	r3, [r7, #12]
}
 80089d2:	bf00      	nop
 80089d4:	e7fe      	b.n	80089d4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80089d6:	4b39      	ldr	r3, [pc, #228]	; (8008abc <xPortStartScheduler+0x12c>)
 80089d8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80089da:	697b      	ldr	r3, [r7, #20]
 80089dc:	781b      	ldrb	r3, [r3, #0]
 80089de:	b2db      	uxtb	r3, r3
 80089e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80089e2:	697b      	ldr	r3, [r7, #20]
 80089e4:	22ff      	movs	r2, #255	; 0xff
 80089e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80089e8:	697b      	ldr	r3, [r7, #20]
 80089ea:	781b      	ldrb	r3, [r3, #0]
 80089ec:	b2db      	uxtb	r3, r3
 80089ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80089f0:	78fb      	ldrb	r3, [r7, #3]
 80089f2:	b2db      	uxtb	r3, r3
 80089f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80089f8:	b2da      	uxtb	r2, r3
 80089fa:	4b31      	ldr	r3, [pc, #196]	; (8008ac0 <xPortStartScheduler+0x130>)
 80089fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80089fe:	4b31      	ldr	r3, [pc, #196]	; (8008ac4 <xPortStartScheduler+0x134>)
 8008a00:	2207      	movs	r2, #7
 8008a02:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008a04:	e009      	b.n	8008a1a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008a06:	4b2f      	ldr	r3, [pc, #188]	; (8008ac4 <xPortStartScheduler+0x134>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	3b01      	subs	r3, #1
 8008a0c:	4a2d      	ldr	r2, [pc, #180]	; (8008ac4 <xPortStartScheduler+0x134>)
 8008a0e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008a10:	78fb      	ldrb	r3, [r7, #3]
 8008a12:	b2db      	uxtb	r3, r3
 8008a14:	005b      	lsls	r3, r3, #1
 8008a16:	b2db      	uxtb	r3, r3
 8008a18:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008a1a:	78fb      	ldrb	r3, [r7, #3]
 8008a1c:	b2db      	uxtb	r3, r3
 8008a1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a22:	2b80      	cmp	r3, #128	; 0x80
 8008a24:	d0ef      	beq.n	8008a06 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008a26:	4b27      	ldr	r3, [pc, #156]	; (8008ac4 <xPortStartScheduler+0x134>)
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f1c3 0307 	rsb	r3, r3, #7
 8008a2e:	2b04      	cmp	r3, #4
 8008a30:	d00a      	beq.n	8008a48 <xPortStartScheduler+0xb8>
	__asm volatile
 8008a32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a36:	f383 8811 	msr	BASEPRI, r3
 8008a3a:	f3bf 8f6f 	isb	sy
 8008a3e:	f3bf 8f4f 	dsb	sy
 8008a42:	60bb      	str	r3, [r7, #8]
}
 8008a44:	bf00      	nop
 8008a46:	e7fe      	b.n	8008a46 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008a48:	4b1e      	ldr	r3, [pc, #120]	; (8008ac4 <xPortStartScheduler+0x134>)
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	021b      	lsls	r3, r3, #8
 8008a4e:	4a1d      	ldr	r2, [pc, #116]	; (8008ac4 <xPortStartScheduler+0x134>)
 8008a50:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008a52:	4b1c      	ldr	r3, [pc, #112]	; (8008ac4 <xPortStartScheduler+0x134>)
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008a5a:	4a1a      	ldr	r2, [pc, #104]	; (8008ac4 <xPortStartScheduler+0x134>)
 8008a5c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	b2da      	uxtb	r2, r3
 8008a62:	697b      	ldr	r3, [r7, #20]
 8008a64:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008a66:	4b18      	ldr	r3, [pc, #96]	; (8008ac8 <xPortStartScheduler+0x138>)
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	4a17      	ldr	r2, [pc, #92]	; (8008ac8 <xPortStartScheduler+0x138>)
 8008a6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008a70:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008a72:	4b15      	ldr	r3, [pc, #84]	; (8008ac8 <xPortStartScheduler+0x138>)
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	4a14      	ldr	r2, [pc, #80]	; (8008ac8 <xPortStartScheduler+0x138>)
 8008a78:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008a7c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008a7e:	f000 f8dd 	bl	8008c3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008a82:	4b12      	ldr	r3, [pc, #72]	; (8008acc <xPortStartScheduler+0x13c>)
 8008a84:	2200      	movs	r2, #0
 8008a86:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008a88:	f000 f8fc 	bl	8008c84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008a8c:	4b10      	ldr	r3, [pc, #64]	; (8008ad0 <xPortStartScheduler+0x140>)
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	4a0f      	ldr	r2, [pc, #60]	; (8008ad0 <xPortStartScheduler+0x140>)
 8008a92:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008a96:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008a98:	f7ff ff66 	bl	8008968 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008a9c:	f7fe fe04 	bl	80076a8 <vTaskSwitchContext>
	prvTaskExitError();
 8008aa0:	f7ff ff1c 	bl	80088dc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008aa4:	2300      	movs	r3, #0
}
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	3718      	adds	r7, #24
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bd80      	pop	{r7, pc}
 8008aae:	bf00      	nop
 8008ab0:	e000ed00 	.word	0xe000ed00
 8008ab4:	410fc271 	.word	0x410fc271
 8008ab8:	410fc270 	.word	0x410fc270
 8008abc:	e000e400 	.word	0xe000e400
 8008ac0:	200036dc 	.word	0x200036dc
 8008ac4:	200036e0 	.word	0x200036e0
 8008ac8:	e000ed20 	.word	0xe000ed20
 8008acc:	20000014 	.word	0x20000014
 8008ad0:	e000ef34 	.word	0xe000ef34

08008ad4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008ad4:	b480      	push	{r7}
 8008ad6:	b083      	sub	sp, #12
 8008ad8:	af00      	add	r7, sp, #0
	__asm volatile
 8008ada:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ade:	f383 8811 	msr	BASEPRI, r3
 8008ae2:	f3bf 8f6f 	isb	sy
 8008ae6:	f3bf 8f4f 	dsb	sy
 8008aea:	607b      	str	r3, [r7, #4]
}
 8008aec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008aee:	4b0f      	ldr	r3, [pc, #60]	; (8008b2c <vPortEnterCritical+0x58>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	3301      	adds	r3, #1
 8008af4:	4a0d      	ldr	r2, [pc, #52]	; (8008b2c <vPortEnterCritical+0x58>)
 8008af6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008af8:	4b0c      	ldr	r3, [pc, #48]	; (8008b2c <vPortEnterCritical+0x58>)
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	2b01      	cmp	r3, #1
 8008afe:	d10f      	bne.n	8008b20 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008b00:	4b0b      	ldr	r3, [pc, #44]	; (8008b30 <vPortEnterCritical+0x5c>)
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	b2db      	uxtb	r3, r3
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d00a      	beq.n	8008b20 <vPortEnterCritical+0x4c>
	__asm volatile
 8008b0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b0e:	f383 8811 	msr	BASEPRI, r3
 8008b12:	f3bf 8f6f 	isb	sy
 8008b16:	f3bf 8f4f 	dsb	sy
 8008b1a:	603b      	str	r3, [r7, #0]
}
 8008b1c:	bf00      	nop
 8008b1e:	e7fe      	b.n	8008b1e <vPortEnterCritical+0x4a>
	}
}
 8008b20:	bf00      	nop
 8008b22:	370c      	adds	r7, #12
 8008b24:	46bd      	mov	sp, r7
 8008b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2a:	4770      	bx	lr
 8008b2c:	20000014 	.word	0x20000014
 8008b30:	e000ed04 	.word	0xe000ed04

08008b34 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008b34:	b480      	push	{r7}
 8008b36:	b083      	sub	sp, #12
 8008b38:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008b3a:	4b12      	ldr	r3, [pc, #72]	; (8008b84 <vPortExitCritical+0x50>)
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d10a      	bne.n	8008b58 <vPortExitCritical+0x24>
	__asm volatile
 8008b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b46:	f383 8811 	msr	BASEPRI, r3
 8008b4a:	f3bf 8f6f 	isb	sy
 8008b4e:	f3bf 8f4f 	dsb	sy
 8008b52:	607b      	str	r3, [r7, #4]
}
 8008b54:	bf00      	nop
 8008b56:	e7fe      	b.n	8008b56 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008b58:	4b0a      	ldr	r3, [pc, #40]	; (8008b84 <vPortExitCritical+0x50>)
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	3b01      	subs	r3, #1
 8008b5e:	4a09      	ldr	r2, [pc, #36]	; (8008b84 <vPortExitCritical+0x50>)
 8008b60:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008b62:	4b08      	ldr	r3, [pc, #32]	; (8008b84 <vPortExitCritical+0x50>)
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d105      	bne.n	8008b76 <vPortExitCritical+0x42>
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	f383 8811 	msr	BASEPRI, r3
}
 8008b74:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008b76:	bf00      	nop
 8008b78:	370c      	adds	r7, #12
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b80:	4770      	bx	lr
 8008b82:	bf00      	nop
 8008b84:	20000014 	.word	0x20000014
	...

08008b90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008b90:	f3ef 8009 	mrs	r0, PSP
 8008b94:	f3bf 8f6f 	isb	sy
 8008b98:	4b15      	ldr	r3, [pc, #84]	; (8008bf0 <pxCurrentTCBConst>)
 8008b9a:	681a      	ldr	r2, [r3, #0]
 8008b9c:	f01e 0f10 	tst.w	lr, #16
 8008ba0:	bf08      	it	eq
 8008ba2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008ba6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008baa:	6010      	str	r0, [r2, #0]
 8008bac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008bb0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008bb4:	f380 8811 	msr	BASEPRI, r0
 8008bb8:	f3bf 8f4f 	dsb	sy
 8008bbc:	f3bf 8f6f 	isb	sy
 8008bc0:	f7fe fd72 	bl	80076a8 <vTaskSwitchContext>
 8008bc4:	f04f 0000 	mov.w	r0, #0
 8008bc8:	f380 8811 	msr	BASEPRI, r0
 8008bcc:	bc09      	pop	{r0, r3}
 8008bce:	6819      	ldr	r1, [r3, #0]
 8008bd0:	6808      	ldr	r0, [r1, #0]
 8008bd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bd6:	f01e 0f10 	tst.w	lr, #16
 8008bda:	bf08      	it	eq
 8008bdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008be0:	f380 8809 	msr	PSP, r0
 8008be4:	f3bf 8f6f 	isb	sy
 8008be8:	4770      	bx	lr
 8008bea:	bf00      	nop
 8008bec:	f3af 8000 	nop.w

08008bf0 <pxCurrentTCBConst>:
 8008bf0:	200030b0 	.word	0x200030b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008bf4:	bf00      	nop
 8008bf6:	bf00      	nop

08008bf8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b082      	sub	sp, #8
 8008bfc:	af00      	add	r7, sp, #0
	__asm volatile
 8008bfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c02:	f383 8811 	msr	BASEPRI, r3
 8008c06:	f3bf 8f6f 	isb	sy
 8008c0a:	f3bf 8f4f 	dsb	sy
 8008c0e:	607b      	str	r3, [r7, #4]
}
 8008c10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008c12:	f7fe fc8f 	bl	8007534 <xTaskIncrementTick>
 8008c16:	4603      	mov	r3, r0
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d003      	beq.n	8008c24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008c1c:	4b06      	ldr	r3, [pc, #24]	; (8008c38 <xPortSysTickHandler+0x40>)
 8008c1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c22:	601a      	str	r2, [r3, #0]
 8008c24:	2300      	movs	r3, #0
 8008c26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	f383 8811 	msr	BASEPRI, r3
}
 8008c2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008c30:	bf00      	nop
 8008c32:	3708      	adds	r7, #8
 8008c34:	46bd      	mov	sp, r7
 8008c36:	bd80      	pop	{r7, pc}
 8008c38:	e000ed04 	.word	0xe000ed04

08008c3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008c40:	4b0b      	ldr	r3, [pc, #44]	; (8008c70 <vPortSetupTimerInterrupt+0x34>)
 8008c42:	2200      	movs	r2, #0
 8008c44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008c46:	4b0b      	ldr	r3, [pc, #44]	; (8008c74 <vPortSetupTimerInterrupt+0x38>)
 8008c48:	2200      	movs	r2, #0
 8008c4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008c4c:	4b0a      	ldr	r3, [pc, #40]	; (8008c78 <vPortSetupTimerInterrupt+0x3c>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	4a0a      	ldr	r2, [pc, #40]	; (8008c7c <vPortSetupTimerInterrupt+0x40>)
 8008c52:	fba2 2303 	umull	r2, r3, r2, r3
 8008c56:	099b      	lsrs	r3, r3, #6
 8008c58:	4a09      	ldr	r2, [pc, #36]	; (8008c80 <vPortSetupTimerInterrupt+0x44>)
 8008c5a:	3b01      	subs	r3, #1
 8008c5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008c5e:	4b04      	ldr	r3, [pc, #16]	; (8008c70 <vPortSetupTimerInterrupt+0x34>)
 8008c60:	2207      	movs	r2, #7
 8008c62:	601a      	str	r2, [r3, #0]
}
 8008c64:	bf00      	nop
 8008c66:	46bd      	mov	sp, r7
 8008c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6c:	4770      	bx	lr
 8008c6e:	bf00      	nop
 8008c70:	e000e010 	.word	0xe000e010
 8008c74:	e000e018 	.word	0xe000e018
 8008c78:	20000008 	.word	0x20000008
 8008c7c:	10624dd3 	.word	0x10624dd3
 8008c80:	e000e014 	.word	0xe000e014

08008c84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008c84:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008c94 <vPortEnableVFP+0x10>
 8008c88:	6801      	ldr	r1, [r0, #0]
 8008c8a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008c8e:	6001      	str	r1, [r0, #0]
 8008c90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008c92:	bf00      	nop
 8008c94:	e000ed88 	.word	0xe000ed88

08008c98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008c98:	b480      	push	{r7}
 8008c9a:	b085      	sub	sp, #20
 8008c9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008c9e:	f3ef 8305 	mrs	r3, IPSR
 8008ca2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	2b0f      	cmp	r3, #15
 8008ca8:	d914      	bls.n	8008cd4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008caa:	4a17      	ldr	r2, [pc, #92]	; (8008d08 <vPortValidateInterruptPriority+0x70>)
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	4413      	add	r3, r2
 8008cb0:	781b      	ldrb	r3, [r3, #0]
 8008cb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008cb4:	4b15      	ldr	r3, [pc, #84]	; (8008d0c <vPortValidateInterruptPriority+0x74>)
 8008cb6:	781b      	ldrb	r3, [r3, #0]
 8008cb8:	7afa      	ldrb	r2, [r7, #11]
 8008cba:	429a      	cmp	r2, r3
 8008cbc:	d20a      	bcs.n	8008cd4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cc2:	f383 8811 	msr	BASEPRI, r3
 8008cc6:	f3bf 8f6f 	isb	sy
 8008cca:	f3bf 8f4f 	dsb	sy
 8008cce:	607b      	str	r3, [r7, #4]
}
 8008cd0:	bf00      	nop
 8008cd2:	e7fe      	b.n	8008cd2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008cd4:	4b0e      	ldr	r3, [pc, #56]	; (8008d10 <vPortValidateInterruptPriority+0x78>)
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008cdc:	4b0d      	ldr	r3, [pc, #52]	; (8008d14 <vPortValidateInterruptPriority+0x7c>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	429a      	cmp	r2, r3
 8008ce2:	d90a      	bls.n	8008cfa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ce8:	f383 8811 	msr	BASEPRI, r3
 8008cec:	f3bf 8f6f 	isb	sy
 8008cf0:	f3bf 8f4f 	dsb	sy
 8008cf4:	603b      	str	r3, [r7, #0]
}
 8008cf6:	bf00      	nop
 8008cf8:	e7fe      	b.n	8008cf8 <vPortValidateInterruptPriority+0x60>
	}
 8008cfa:	bf00      	nop
 8008cfc:	3714      	adds	r7, #20
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d04:	4770      	bx	lr
 8008d06:	bf00      	nop
 8008d08:	e000e3f0 	.word	0xe000e3f0
 8008d0c:	200036dc 	.word	0x200036dc
 8008d10:	e000ed0c 	.word	0xe000ed0c
 8008d14:	200036e0 	.word	0x200036e0

08008d18 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b08a      	sub	sp, #40	; 0x28
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008d20:	2300      	movs	r3, #0
 8008d22:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008d24:	f7fe fb4a 	bl	80073bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008d28:	4b5b      	ldr	r3, [pc, #364]	; (8008e98 <pvPortMalloc+0x180>)
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d101      	bne.n	8008d34 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008d30:	f000 f920 	bl	8008f74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008d34:	4b59      	ldr	r3, [pc, #356]	; (8008e9c <pvPortMalloc+0x184>)
 8008d36:	681a      	ldr	r2, [r3, #0]
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	4013      	ands	r3, r2
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	f040 8093 	bne.w	8008e68 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d01d      	beq.n	8008d84 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008d48:	2208      	movs	r2, #8
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	f003 0307 	and.w	r3, r3, #7
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d014      	beq.n	8008d84 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f023 0307 	bic.w	r3, r3, #7
 8008d60:	3308      	adds	r3, #8
 8008d62:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	f003 0307 	and.w	r3, r3, #7
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d00a      	beq.n	8008d84 <pvPortMalloc+0x6c>
	__asm volatile
 8008d6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d72:	f383 8811 	msr	BASEPRI, r3
 8008d76:	f3bf 8f6f 	isb	sy
 8008d7a:	f3bf 8f4f 	dsb	sy
 8008d7e:	617b      	str	r3, [r7, #20]
}
 8008d80:	bf00      	nop
 8008d82:	e7fe      	b.n	8008d82 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d06e      	beq.n	8008e68 <pvPortMalloc+0x150>
 8008d8a:	4b45      	ldr	r3, [pc, #276]	; (8008ea0 <pvPortMalloc+0x188>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	687a      	ldr	r2, [r7, #4]
 8008d90:	429a      	cmp	r2, r3
 8008d92:	d869      	bhi.n	8008e68 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008d94:	4b43      	ldr	r3, [pc, #268]	; (8008ea4 <pvPortMalloc+0x18c>)
 8008d96:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008d98:	4b42      	ldr	r3, [pc, #264]	; (8008ea4 <pvPortMalloc+0x18c>)
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008d9e:	e004      	b.n	8008daa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008da2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dac:	685b      	ldr	r3, [r3, #4]
 8008dae:	687a      	ldr	r2, [r7, #4]
 8008db0:	429a      	cmp	r2, r3
 8008db2:	d903      	bls.n	8008dbc <pvPortMalloc+0xa4>
 8008db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d1f1      	bne.n	8008da0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008dbc:	4b36      	ldr	r3, [pc, #216]	; (8008e98 <pvPortMalloc+0x180>)
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008dc2:	429a      	cmp	r2, r3
 8008dc4:	d050      	beq.n	8008e68 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008dc6:	6a3b      	ldr	r3, [r7, #32]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	2208      	movs	r2, #8
 8008dcc:	4413      	add	r3, r2
 8008dce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dd2:	681a      	ldr	r2, [r3, #0]
 8008dd4:	6a3b      	ldr	r3, [r7, #32]
 8008dd6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dda:	685a      	ldr	r2, [r3, #4]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	1ad2      	subs	r2, r2, r3
 8008de0:	2308      	movs	r3, #8
 8008de2:	005b      	lsls	r3, r3, #1
 8008de4:	429a      	cmp	r2, r3
 8008de6:	d91f      	bls.n	8008e28 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008de8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	4413      	add	r3, r2
 8008dee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008df0:	69bb      	ldr	r3, [r7, #24]
 8008df2:	f003 0307 	and.w	r3, r3, #7
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d00a      	beq.n	8008e10 <pvPortMalloc+0xf8>
	__asm volatile
 8008dfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dfe:	f383 8811 	msr	BASEPRI, r3
 8008e02:	f3bf 8f6f 	isb	sy
 8008e06:	f3bf 8f4f 	dsb	sy
 8008e0a:	613b      	str	r3, [r7, #16]
}
 8008e0c:	bf00      	nop
 8008e0e:	e7fe      	b.n	8008e0e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e12:	685a      	ldr	r2, [r3, #4]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	1ad2      	subs	r2, r2, r3
 8008e18:	69bb      	ldr	r3, [r7, #24]
 8008e1a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e1e:	687a      	ldr	r2, [r7, #4]
 8008e20:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008e22:	69b8      	ldr	r0, [r7, #24]
 8008e24:	f000 f908 	bl	8009038 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008e28:	4b1d      	ldr	r3, [pc, #116]	; (8008ea0 <pvPortMalloc+0x188>)
 8008e2a:	681a      	ldr	r2, [r3, #0]
 8008e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e2e:	685b      	ldr	r3, [r3, #4]
 8008e30:	1ad3      	subs	r3, r2, r3
 8008e32:	4a1b      	ldr	r2, [pc, #108]	; (8008ea0 <pvPortMalloc+0x188>)
 8008e34:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008e36:	4b1a      	ldr	r3, [pc, #104]	; (8008ea0 <pvPortMalloc+0x188>)
 8008e38:	681a      	ldr	r2, [r3, #0]
 8008e3a:	4b1b      	ldr	r3, [pc, #108]	; (8008ea8 <pvPortMalloc+0x190>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	429a      	cmp	r2, r3
 8008e40:	d203      	bcs.n	8008e4a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008e42:	4b17      	ldr	r3, [pc, #92]	; (8008ea0 <pvPortMalloc+0x188>)
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	4a18      	ldr	r2, [pc, #96]	; (8008ea8 <pvPortMalloc+0x190>)
 8008e48:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e4c:	685a      	ldr	r2, [r3, #4]
 8008e4e:	4b13      	ldr	r3, [pc, #76]	; (8008e9c <pvPortMalloc+0x184>)
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	431a      	orrs	r2, r3
 8008e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e56:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008e5e:	4b13      	ldr	r3, [pc, #76]	; (8008eac <pvPortMalloc+0x194>)
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	3301      	adds	r3, #1
 8008e64:	4a11      	ldr	r2, [pc, #68]	; (8008eac <pvPortMalloc+0x194>)
 8008e66:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008e68:	f7fe fab6 	bl	80073d8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008e6c:	69fb      	ldr	r3, [r7, #28]
 8008e6e:	f003 0307 	and.w	r3, r3, #7
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d00a      	beq.n	8008e8c <pvPortMalloc+0x174>
	__asm volatile
 8008e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e7a:	f383 8811 	msr	BASEPRI, r3
 8008e7e:	f3bf 8f6f 	isb	sy
 8008e82:	f3bf 8f4f 	dsb	sy
 8008e86:	60fb      	str	r3, [r7, #12]
}
 8008e88:	bf00      	nop
 8008e8a:	e7fe      	b.n	8008e8a <pvPortMalloc+0x172>
	return pvReturn;
 8008e8c:	69fb      	ldr	r3, [r7, #28]
}
 8008e8e:	4618      	mov	r0, r3
 8008e90:	3728      	adds	r7, #40	; 0x28
 8008e92:	46bd      	mov	sp, r7
 8008e94:	bd80      	pop	{r7, pc}
 8008e96:	bf00      	nop
 8008e98:	200042a4 	.word	0x200042a4
 8008e9c:	200042b8 	.word	0x200042b8
 8008ea0:	200042a8 	.word	0x200042a8
 8008ea4:	2000429c 	.word	0x2000429c
 8008ea8:	200042ac 	.word	0x200042ac
 8008eac:	200042b0 	.word	0x200042b0

08008eb0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b086      	sub	sp, #24
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d04d      	beq.n	8008f5e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008ec2:	2308      	movs	r3, #8
 8008ec4:	425b      	negs	r3, r3
 8008ec6:	697a      	ldr	r2, [r7, #20]
 8008ec8:	4413      	add	r3, r2
 8008eca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008ecc:	697b      	ldr	r3, [r7, #20]
 8008ece:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008ed0:	693b      	ldr	r3, [r7, #16]
 8008ed2:	685a      	ldr	r2, [r3, #4]
 8008ed4:	4b24      	ldr	r3, [pc, #144]	; (8008f68 <vPortFree+0xb8>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4013      	ands	r3, r2
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d10a      	bne.n	8008ef4 <vPortFree+0x44>
	__asm volatile
 8008ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ee2:	f383 8811 	msr	BASEPRI, r3
 8008ee6:	f3bf 8f6f 	isb	sy
 8008eea:	f3bf 8f4f 	dsb	sy
 8008eee:	60fb      	str	r3, [r7, #12]
}
 8008ef0:	bf00      	nop
 8008ef2:	e7fe      	b.n	8008ef2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008ef4:	693b      	ldr	r3, [r7, #16]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d00a      	beq.n	8008f12 <vPortFree+0x62>
	__asm volatile
 8008efc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f00:	f383 8811 	msr	BASEPRI, r3
 8008f04:	f3bf 8f6f 	isb	sy
 8008f08:	f3bf 8f4f 	dsb	sy
 8008f0c:	60bb      	str	r3, [r7, #8]
}
 8008f0e:	bf00      	nop
 8008f10:	e7fe      	b.n	8008f10 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008f12:	693b      	ldr	r3, [r7, #16]
 8008f14:	685a      	ldr	r2, [r3, #4]
 8008f16:	4b14      	ldr	r3, [pc, #80]	; (8008f68 <vPortFree+0xb8>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	4013      	ands	r3, r2
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d01e      	beq.n	8008f5e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d11a      	bne.n	8008f5e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008f28:	693b      	ldr	r3, [r7, #16]
 8008f2a:	685a      	ldr	r2, [r3, #4]
 8008f2c:	4b0e      	ldr	r3, [pc, #56]	; (8008f68 <vPortFree+0xb8>)
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	43db      	mvns	r3, r3
 8008f32:	401a      	ands	r2, r3
 8008f34:	693b      	ldr	r3, [r7, #16]
 8008f36:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008f38:	f7fe fa40 	bl	80073bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008f3c:	693b      	ldr	r3, [r7, #16]
 8008f3e:	685a      	ldr	r2, [r3, #4]
 8008f40:	4b0a      	ldr	r3, [pc, #40]	; (8008f6c <vPortFree+0xbc>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	4413      	add	r3, r2
 8008f46:	4a09      	ldr	r2, [pc, #36]	; (8008f6c <vPortFree+0xbc>)
 8008f48:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008f4a:	6938      	ldr	r0, [r7, #16]
 8008f4c:	f000 f874 	bl	8009038 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008f50:	4b07      	ldr	r3, [pc, #28]	; (8008f70 <vPortFree+0xc0>)
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	3301      	adds	r3, #1
 8008f56:	4a06      	ldr	r2, [pc, #24]	; (8008f70 <vPortFree+0xc0>)
 8008f58:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008f5a:	f7fe fa3d 	bl	80073d8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008f5e:	bf00      	nop
 8008f60:	3718      	adds	r7, #24
 8008f62:	46bd      	mov	sp, r7
 8008f64:	bd80      	pop	{r7, pc}
 8008f66:	bf00      	nop
 8008f68:	200042b8 	.word	0x200042b8
 8008f6c:	200042a8 	.word	0x200042a8
 8008f70:	200042b4 	.word	0x200042b4

08008f74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008f74:	b480      	push	{r7}
 8008f76:	b085      	sub	sp, #20
 8008f78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008f7a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8008f7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008f80:	4b27      	ldr	r3, [pc, #156]	; (8009020 <prvHeapInit+0xac>)
 8008f82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	f003 0307 	and.w	r3, r3, #7
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d00c      	beq.n	8008fa8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	3307      	adds	r3, #7
 8008f92:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	f023 0307 	bic.w	r3, r3, #7
 8008f9a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008f9c:	68ba      	ldr	r2, [r7, #8]
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	1ad3      	subs	r3, r2, r3
 8008fa2:	4a1f      	ldr	r2, [pc, #124]	; (8009020 <prvHeapInit+0xac>)
 8008fa4:	4413      	add	r3, r2
 8008fa6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008fac:	4a1d      	ldr	r2, [pc, #116]	; (8009024 <prvHeapInit+0xb0>)
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008fb2:	4b1c      	ldr	r3, [pc, #112]	; (8009024 <prvHeapInit+0xb0>)
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	68ba      	ldr	r2, [r7, #8]
 8008fbc:	4413      	add	r3, r2
 8008fbe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008fc0:	2208      	movs	r2, #8
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	1a9b      	subs	r3, r3, r2
 8008fc6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	f023 0307 	bic.w	r3, r3, #7
 8008fce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	4a15      	ldr	r2, [pc, #84]	; (8009028 <prvHeapInit+0xb4>)
 8008fd4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008fd6:	4b14      	ldr	r3, [pc, #80]	; (8009028 <prvHeapInit+0xb4>)
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	2200      	movs	r2, #0
 8008fdc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008fde:	4b12      	ldr	r3, [pc, #72]	; (8009028 <prvHeapInit+0xb4>)
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	68fa      	ldr	r2, [r7, #12]
 8008fee:	1ad2      	subs	r2, r2, r3
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008ff4:	4b0c      	ldr	r3, [pc, #48]	; (8009028 <prvHeapInit+0xb4>)
 8008ff6:	681a      	ldr	r2, [r3, #0]
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	685b      	ldr	r3, [r3, #4]
 8009000:	4a0a      	ldr	r2, [pc, #40]	; (800902c <prvHeapInit+0xb8>)
 8009002:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	685b      	ldr	r3, [r3, #4]
 8009008:	4a09      	ldr	r2, [pc, #36]	; (8009030 <prvHeapInit+0xbc>)
 800900a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800900c:	4b09      	ldr	r3, [pc, #36]	; (8009034 <prvHeapInit+0xc0>)
 800900e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009012:	601a      	str	r2, [r3, #0]
}
 8009014:	bf00      	nop
 8009016:	3714      	adds	r7, #20
 8009018:	46bd      	mov	sp, r7
 800901a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901e:	4770      	bx	lr
 8009020:	200036e4 	.word	0x200036e4
 8009024:	2000429c 	.word	0x2000429c
 8009028:	200042a4 	.word	0x200042a4
 800902c:	200042ac 	.word	0x200042ac
 8009030:	200042a8 	.word	0x200042a8
 8009034:	200042b8 	.word	0x200042b8

08009038 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009038:	b480      	push	{r7}
 800903a:	b085      	sub	sp, #20
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009040:	4b28      	ldr	r3, [pc, #160]	; (80090e4 <prvInsertBlockIntoFreeList+0xac>)
 8009042:	60fb      	str	r3, [r7, #12]
 8009044:	e002      	b.n	800904c <prvInsertBlockIntoFreeList+0x14>
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	60fb      	str	r3, [r7, #12]
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	687a      	ldr	r2, [r7, #4]
 8009052:	429a      	cmp	r2, r3
 8009054:	d8f7      	bhi.n	8009046 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	685b      	ldr	r3, [r3, #4]
 800905e:	68ba      	ldr	r2, [r7, #8]
 8009060:	4413      	add	r3, r2
 8009062:	687a      	ldr	r2, [r7, #4]
 8009064:	429a      	cmp	r2, r3
 8009066:	d108      	bne.n	800907a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	685a      	ldr	r2, [r3, #4]
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	685b      	ldr	r3, [r3, #4]
 8009070:	441a      	add	r2, r3
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	685b      	ldr	r3, [r3, #4]
 8009082:	68ba      	ldr	r2, [r7, #8]
 8009084:	441a      	add	r2, r3
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	429a      	cmp	r2, r3
 800908c:	d118      	bne.n	80090c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	681a      	ldr	r2, [r3, #0]
 8009092:	4b15      	ldr	r3, [pc, #84]	; (80090e8 <prvInsertBlockIntoFreeList+0xb0>)
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	429a      	cmp	r2, r3
 8009098:	d00d      	beq.n	80090b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	685a      	ldr	r2, [r3, #4]
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	685b      	ldr	r3, [r3, #4]
 80090a4:	441a      	add	r2, r3
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	681a      	ldr	r2, [r3, #0]
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	601a      	str	r2, [r3, #0]
 80090b4:	e008      	b.n	80090c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80090b6:	4b0c      	ldr	r3, [pc, #48]	; (80090e8 <prvInsertBlockIntoFreeList+0xb0>)
 80090b8:	681a      	ldr	r2, [r3, #0]
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	601a      	str	r2, [r3, #0]
 80090be:	e003      	b.n	80090c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	681a      	ldr	r2, [r3, #0]
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80090c8:	68fa      	ldr	r2, [r7, #12]
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	429a      	cmp	r2, r3
 80090ce:	d002      	beq.n	80090d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	687a      	ldr	r2, [r7, #4]
 80090d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80090d6:	bf00      	nop
 80090d8:	3714      	adds	r7, #20
 80090da:	46bd      	mov	sp, r7
 80090dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e0:	4770      	bx	lr
 80090e2:	bf00      	nop
 80090e4:	2000429c 	.word	0x2000429c
 80090e8:	200042a4 	.word	0x200042a4

080090ec <__errno>:
 80090ec:	4b01      	ldr	r3, [pc, #4]	; (80090f4 <__errno+0x8>)
 80090ee:	6818      	ldr	r0, [r3, #0]
 80090f0:	4770      	bx	lr
 80090f2:	bf00      	nop
 80090f4:	20000018 	.word	0x20000018

080090f8 <std>:
 80090f8:	2300      	movs	r3, #0
 80090fa:	b510      	push	{r4, lr}
 80090fc:	4604      	mov	r4, r0
 80090fe:	e9c0 3300 	strd	r3, r3, [r0]
 8009102:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009106:	6083      	str	r3, [r0, #8]
 8009108:	8181      	strh	r1, [r0, #12]
 800910a:	6643      	str	r3, [r0, #100]	; 0x64
 800910c:	81c2      	strh	r2, [r0, #14]
 800910e:	6183      	str	r3, [r0, #24]
 8009110:	4619      	mov	r1, r3
 8009112:	2208      	movs	r2, #8
 8009114:	305c      	adds	r0, #92	; 0x5c
 8009116:	f000 f92a 	bl	800936e <memset>
 800911a:	4b05      	ldr	r3, [pc, #20]	; (8009130 <std+0x38>)
 800911c:	6263      	str	r3, [r4, #36]	; 0x24
 800911e:	4b05      	ldr	r3, [pc, #20]	; (8009134 <std+0x3c>)
 8009120:	62a3      	str	r3, [r4, #40]	; 0x28
 8009122:	4b05      	ldr	r3, [pc, #20]	; (8009138 <std+0x40>)
 8009124:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009126:	4b05      	ldr	r3, [pc, #20]	; (800913c <std+0x44>)
 8009128:	6224      	str	r4, [r4, #32]
 800912a:	6323      	str	r3, [r4, #48]	; 0x30
 800912c:	bd10      	pop	{r4, pc}
 800912e:	bf00      	nop
 8009130:	08009635 	.word	0x08009635
 8009134:	08009657 	.word	0x08009657
 8009138:	0800968f 	.word	0x0800968f
 800913c:	080096b3 	.word	0x080096b3

08009140 <_cleanup_r>:
 8009140:	4901      	ldr	r1, [pc, #4]	; (8009148 <_cleanup_r+0x8>)
 8009142:	f000 b8af 	b.w	80092a4 <_fwalk_reent>
 8009146:	bf00      	nop
 8009148:	08009831 	.word	0x08009831

0800914c <__sfmoreglue>:
 800914c:	b570      	push	{r4, r5, r6, lr}
 800914e:	2268      	movs	r2, #104	; 0x68
 8009150:	1e4d      	subs	r5, r1, #1
 8009152:	4355      	muls	r5, r2
 8009154:	460e      	mov	r6, r1
 8009156:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800915a:	f000 f931 	bl	80093c0 <_malloc_r>
 800915e:	4604      	mov	r4, r0
 8009160:	b140      	cbz	r0, 8009174 <__sfmoreglue+0x28>
 8009162:	2100      	movs	r1, #0
 8009164:	e9c0 1600 	strd	r1, r6, [r0]
 8009168:	300c      	adds	r0, #12
 800916a:	60a0      	str	r0, [r4, #8]
 800916c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009170:	f000 f8fd 	bl	800936e <memset>
 8009174:	4620      	mov	r0, r4
 8009176:	bd70      	pop	{r4, r5, r6, pc}

08009178 <__sfp_lock_acquire>:
 8009178:	4801      	ldr	r0, [pc, #4]	; (8009180 <__sfp_lock_acquire+0x8>)
 800917a:	f000 b8d8 	b.w	800932e <__retarget_lock_acquire_recursive>
 800917e:	bf00      	nop
 8009180:	200042bd 	.word	0x200042bd

08009184 <__sfp_lock_release>:
 8009184:	4801      	ldr	r0, [pc, #4]	; (800918c <__sfp_lock_release+0x8>)
 8009186:	f000 b8d3 	b.w	8009330 <__retarget_lock_release_recursive>
 800918a:	bf00      	nop
 800918c:	200042bd 	.word	0x200042bd

08009190 <__sinit_lock_acquire>:
 8009190:	4801      	ldr	r0, [pc, #4]	; (8009198 <__sinit_lock_acquire+0x8>)
 8009192:	f000 b8cc 	b.w	800932e <__retarget_lock_acquire_recursive>
 8009196:	bf00      	nop
 8009198:	200042be 	.word	0x200042be

0800919c <__sinit_lock_release>:
 800919c:	4801      	ldr	r0, [pc, #4]	; (80091a4 <__sinit_lock_release+0x8>)
 800919e:	f000 b8c7 	b.w	8009330 <__retarget_lock_release_recursive>
 80091a2:	bf00      	nop
 80091a4:	200042be 	.word	0x200042be

080091a8 <__sinit>:
 80091a8:	b510      	push	{r4, lr}
 80091aa:	4604      	mov	r4, r0
 80091ac:	f7ff fff0 	bl	8009190 <__sinit_lock_acquire>
 80091b0:	69a3      	ldr	r3, [r4, #24]
 80091b2:	b11b      	cbz	r3, 80091bc <__sinit+0x14>
 80091b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091b8:	f7ff bff0 	b.w	800919c <__sinit_lock_release>
 80091bc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80091c0:	6523      	str	r3, [r4, #80]	; 0x50
 80091c2:	4b13      	ldr	r3, [pc, #76]	; (8009210 <__sinit+0x68>)
 80091c4:	4a13      	ldr	r2, [pc, #76]	; (8009214 <__sinit+0x6c>)
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	62a2      	str	r2, [r4, #40]	; 0x28
 80091ca:	42a3      	cmp	r3, r4
 80091cc:	bf04      	itt	eq
 80091ce:	2301      	moveq	r3, #1
 80091d0:	61a3      	streq	r3, [r4, #24]
 80091d2:	4620      	mov	r0, r4
 80091d4:	f000 f820 	bl	8009218 <__sfp>
 80091d8:	6060      	str	r0, [r4, #4]
 80091da:	4620      	mov	r0, r4
 80091dc:	f000 f81c 	bl	8009218 <__sfp>
 80091e0:	60a0      	str	r0, [r4, #8]
 80091e2:	4620      	mov	r0, r4
 80091e4:	f000 f818 	bl	8009218 <__sfp>
 80091e8:	2200      	movs	r2, #0
 80091ea:	60e0      	str	r0, [r4, #12]
 80091ec:	2104      	movs	r1, #4
 80091ee:	6860      	ldr	r0, [r4, #4]
 80091f0:	f7ff ff82 	bl	80090f8 <std>
 80091f4:	68a0      	ldr	r0, [r4, #8]
 80091f6:	2201      	movs	r2, #1
 80091f8:	2109      	movs	r1, #9
 80091fa:	f7ff ff7d 	bl	80090f8 <std>
 80091fe:	68e0      	ldr	r0, [r4, #12]
 8009200:	2202      	movs	r2, #2
 8009202:	2112      	movs	r1, #18
 8009204:	f7ff ff78 	bl	80090f8 <std>
 8009208:	2301      	movs	r3, #1
 800920a:	61a3      	str	r3, [r4, #24]
 800920c:	e7d2      	b.n	80091b4 <__sinit+0xc>
 800920e:	bf00      	nop
 8009210:	0800a818 	.word	0x0800a818
 8009214:	08009141 	.word	0x08009141

08009218 <__sfp>:
 8009218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800921a:	4607      	mov	r7, r0
 800921c:	f7ff ffac 	bl	8009178 <__sfp_lock_acquire>
 8009220:	4b1e      	ldr	r3, [pc, #120]	; (800929c <__sfp+0x84>)
 8009222:	681e      	ldr	r6, [r3, #0]
 8009224:	69b3      	ldr	r3, [r6, #24]
 8009226:	b913      	cbnz	r3, 800922e <__sfp+0x16>
 8009228:	4630      	mov	r0, r6
 800922a:	f7ff ffbd 	bl	80091a8 <__sinit>
 800922e:	3648      	adds	r6, #72	; 0x48
 8009230:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009234:	3b01      	subs	r3, #1
 8009236:	d503      	bpl.n	8009240 <__sfp+0x28>
 8009238:	6833      	ldr	r3, [r6, #0]
 800923a:	b30b      	cbz	r3, 8009280 <__sfp+0x68>
 800923c:	6836      	ldr	r6, [r6, #0]
 800923e:	e7f7      	b.n	8009230 <__sfp+0x18>
 8009240:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009244:	b9d5      	cbnz	r5, 800927c <__sfp+0x64>
 8009246:	4b16      	ldr	r3, [pc, #88]	; (80092a0 <__sfp+0x88>)
 8009248:	60e3      	str	r3, [r4, #12]
 800924a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800924e:	6665      	str	r5, [r4, #100]	; 0x64
 8009250:	f000 f86c 	bl	800932c <__retarget_lock_init_recursive>
 8009254:	f7ff ff96 	bl	8009184 <__sfp_lock_release>
 8009258:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800925c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009260:	6025      	str	r5, [r4, #0]
 8009262:	61a5      	str	r5, [r4, #24]
 8009264:	2208      	movs	r2, #8
 8009266:	4629      	mov	r1, r5
 8009268:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800926c:	f000 f87f 	bl	800936e <memset>
 8009270:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009274:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009278:	4620      	mov	r0, r4
 800927a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800927c:	3468      	adds	r4, #104	; 0x68
 800927e:	e7d9      	b.n	8009234 <__sfp+0x1c>
 8009280:	2104      	movs	r1, #4
 8009282:	4638      	mov	r0, r7
 8009284:	f7ff ff62 	bl	800914c <__sfmoreglue>
 8009288:	4604      	mov	r4, r0
 800928a:	6030      	str	r0, [r6, #0]
 800928c:	2800      	cmp	r0, #0
 800928e:	d1d5      	bne.n	800923c <__sfp+0x24>
 8009290:	f7ff ff78 	bl	8009184 <__sfp_lock_release>
 8009294:	230c      	movs	r3, #12
 8009296:	603b      	str	r3, [r7, #0]
 8009298:	e7ee      	b.n	8009278 <__sfp+0x60>
 800929a:	bf00      	nop
 800929c:	0800a818 	.word	0x0800a818
 80092a0:	ffff0001 	.word	0xffff0001

080092a4 <_fwalk_reent>:
 80092a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092a8:	4606      	mov	r6, r0
 80092aa:	4688      	mov	r8, r1
 80092ac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80092b0:	2700      	movs	r7, #0
 80092b2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80092b6:	f1b9 0901 	subs.w	r9, r9, #1
 80092ba:	d505      	bpl.n	80092c8 <_fwalk_reent+0x24>
 80092bc:	6824      	ldr	r4, [r4, #0]
 80092be:	2c00      	cmp	r4, #0
 80092c0:	d1f7      	bne.n	80092b2 <_fwalk_reent+0xe>
 80092c2:	4638      	mov	r0, r7
 80092c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092c8:	89ab      	ldrh	r3, [r5, #12]
 80092ca:	2b01      	cmp	r3, #1
 80092cc:	d907      	bls.n	80092de <_fwalk_reent+0x3a>
 80092ce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80092d2:	3301      	adds	r3, #1
 80092d4:	d003      	beq.n	80092de <_fwalk_reent+0x3a>
 80092d6:	4629      	mov	r1, r5
 80092d8:	4630      	mov	r0, r6
 80092da:	47c0      	blx	r8
 80092dc:	4307      	orrs	r7, r0
 80092de:	3568      	adds	r5, #104	; 0x68
 80092e0:	e7e9      	b.n	80092b6 <_fwalk_reent+0x12>
	...

080092e4 <__libc_init_array>:
 80092e4:	b570      	push	{r4, r5, r6, lr}
 80092e6:	4d0d      	ldr	r5, [pc, #52]	; (800931c <__libc_init_array+0x38>)
 80092e8:	4c0d      	ldr	r4, [pc, #52]	; (8009320 <__libc_init_array+0x3c>)
 80092ea:	1b64      	subs	r4, r4, r5
 80092ec:	10a4      	asrs	r4, r4, #2
 80092ee:	2600      	movs	r6, #0
 80092f0:	42a6      	cmp	r6, r4
 80092f2:	d109      	bne.n	8009308 <__libc_init_array+0x24>
 80092f4:	4d0b      	ldr	r5, [pc, #44]	; (8009324 <__libc_init_array+0x40>)
 80092f6:	4c0c      	ldr	r4, [pc, #48]	; (8009328 <__libc_init_array+0x44>)
 80092f8:	f001 f936 	bl	800a568 <_init>
 80092fc:	1b64      	subs	r4, r4, r5
 80092fe:	10a4      	asrs	r4, r4, #2
 8009300:	2600      	movs	r6, #0
 8009302:	42a6      	cmp	r6, r4
 8009304:	d105      	bne.n	8009312 <__libc_init_array+0x2e>
 8009306:	bd70      	pop	{r4, r5, r6, pc}
 8009308:	f855 3b04 	ldr.w	r3, [r5], #4
 800930c:	4798      	blx	r3
 800930e:	3601      	adds	r6, #1
 8009310:	e7ee      	b.n	80092f0 <__libc_init_array+0xc>
 8009312:	f855 3b04 	ldr.w	r3, [r5], #4
 8009316:	4798      	blx	r3
 8009318:	3601      	adds	r6, #1
 800931a:	e7f2      	b.n	8009302 <__libc_init_array+0x1e>
 800931c:	0800a858 	.word	0x0800a858
 8009320:	0800a858 	.word	0x0800a858
 8009324:	0800a858 	.word	0x0800a858
 8009328:	0800a85c 	.word	0x0800a85c

0800932c <__retarget_lock_init_recursive>:
 800932c:	4770      	bx	lr

0800932e <__retarget_lock_acquire_recursive>:
 800932e:	4770      	bx	lr

08009330 <__retarget_lock_release_recursive>:
 8009330:	4770      	bx	lr

08009332 <memcmp>:
 8009332:	b510      	push	{r4, lr}
 8009334:	3901      	subs	r1, #1
 8009336:	4402      	add	r2, r0
 8009338:	4290      	cmp	r0, r2
 800933a:	d101      	bne.n	8009340 <memcmp+0xe>
 800933c:	2000      	movs	r0, #0
 800933e:	e005      	b.n	800934c <memcmp+0x1a>
 8009340:	7803      	ldrb	r3, [r0, #0]
 8009342:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009346:	42a3      	cmp	r3, r4
 8009348:	d001      	beq.n	800934e <memcmp+0x1c>
 800934a:	1b18      	subs	r0, r3, r4
 800934c:	bd10      	pop	{r4, pc}
 800934e:	3001      	adds	r0, #1
 8009350:	e7f2      	b.n	8009338 <memcmp+0x6>

08009352 <memcpy>:
 8009352:	440a      	add	r2, r1
 8009354:	4291      	cmp	r1, r2
 8009356:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800935a:	d100      	bne.n	800935e <memcpy+0xc>
 800935c:	4770      	bx	lr
 800935e:	b510      	push	{r4, lr}
 8009360:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009364:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009368:	4291      	cmp	r1, r2
 800936a:	d1f9      	bne.n	8009360 <memcpy+0xe>
 800936c:	bd10      	pop	{r4, pc}

0800936e <memset>:
 800936e:	4402      	add	r2, r0
 8009370:	4603      	mov	r3, r0
 8009372:	4293      	cmp	r3, r2
 8009374:	d100      	bne.n	8009378 <memset+0xa>
 8009376:	4770      	bx	lr
 8009378:	f803 1b01 	strb.w	r1, [r3], #1
 800937c:	e7f9      	b.n	8009372 <memset+0x4>
	...

08009380 <sbrk_aligned>:
 8009380:	b570      	push	{r4, r5, r6, lr}
 8009382:	4e0e      	ldr	r6, [pc, #56]	; (80093bc <sbrk_aligned+0x3c>)
 8009384:	460c      	mov	r4, r1
 8009386:	6831      	ldr	r1, [r6, #0]
 8009388:	4605      	mov	r5, r0
 800938a:	b911      	cbnz	r1, 8009392 <sbrk_aligned+0x12>
 800938c:	f000 f90e 	bl	80095ac <_sbrk_r>
 8009390:	6030      	str	r0, [r6, #0]
 8009392:	4621      	mov	r1, r4
 8009394:	4628      	mov	r0, r5
 8009396:	f000 f909 	bl	80095ac <_sbrk_r>
 800939a:	1c43      	adds	r3, r0, #1
 800939c:	d00a      	beq.n	80093b4 <sbrk_aligned+0x34>
 800939e:	1cc4      	adds	r4, r0, #3
 80093a0:	f024 0403 	bic.w	r4, r4, #3
 80093a4:	42a0      	cmp	r0, r4
 80093a6:	d007      	beq.n	80093b8 <sbrk_aligned+0x38>
 80093a8:	1a21      	subs	r1, r4, r0
 80093aa:	4628      	mov	r0, r5
 80093ac:	f000 f8fe 	bl	80095ac <_sbrk_r>
 80093b0:	3001      	adds	r0, #1
 80093b2:	d101      	bne.n	80093b8 <sbrk_aligned+0x38>
 80093b4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80093b8:	4620      	mov	r0, r4
 80093ba:	bd70      	pop	{r4, r5, r6, pc}
 80093bc:	200042c4 	.word	0x200042c4

080093c0 <_malloc_r>:
 80093c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093c4:	1ccd      	adds	r5, r1, #3
 80093c6:	f025 0503 	bic.w	r5, r5, #3
 80093ca:	3508      	adds	r5, #8
 80093cc:	2d0c      	cmp	r5, #12
 80093ce:	bf38      	it	cc
 80093d0:	250c      	movcc	r5, #12
 80093d2:	2d00      	cmp	r5, #0
 80093d4:	4607      	mov	r7, r0
 80093d6:	db01      	blt.n	80093dc <_malloc_r+0x1c>
 80093d8:	42a9      	cmp	r1, r5
 80093da:	d905      	bls.n	80093e8 <_malloc_r+0x28>
 80093dc:	230c      	movs	r3, #12
 80093de:	603b      	str	r3, [r7, #0]
 80093e0:	2600      	movs	r6, #0
 80093e2:	4630      	mov	r0, r6
 80093e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093e8:	4e2e      	ldr	r6, [pc, #184]	; (80094a4 <_malloc_r+0xe4>)
 80093ea:	f000 fa6f 	bl	80098cc <__malloc_lock>
 80093ee:	6833      	ldr	r3, [r6, #0]
 80093f0:	461c      	mov	r4, r3
 80093f2:	bb34      	cbnz	r4, 8009442 <_malloc_r+0x82>
 80093f4:	4629      	mov	r1, r5
 80093f6:	4638      	mov	r0, r7
 80093f8:	f7ff ffc2 	bl	8009380 <sbrk_aligned>
 80093fc:	1c43      	adds	r3, r0, #1
 80093fe:	4604      	mov	r4, r0
 8009400:	d14d      	bne.n	800949e <_malloc_r+0xde>
 8009402:	6834      	ldr	r4, [r6, #0]
 8009404:	4626      	mov	r6, r4
 8009406:	2e00      	cmp	r6, #0
 8009408:	d140      	bne.n	800948c <_malloc_r+0xcc>
 800940a:	6823      	ldr	r3, [r4, #0]
 800940c:	4631      	mov	r1, r6
 800940e:	4638      	mov	r0, r7
 8009410:	eb04 0803 	add.w	r8, r4, r3
 8009414:	f000 f8ca 	bl	80095ac <_sbrk_r>
 8009418:	4580      	cmp	r8, r0
 800941a:	d13a      	bne.n	8009492 <_malloc_r+0xd2>
 800941c:	6821      	ldr	r1, [r4, #0]
 800941e:	3503      	adds	r5, #3
 8009420:	1a6d      	subs	r5, r5, r1
 8009422:	f025 0503 	bic.w	r5, r5, #3
 8009426:	3508      	adds	r5, #8
 8009428:	2d0c      	cmp	r5, #12
 800942a:	bf38      	it	cc
 800942c:	250c      	movcc	r5, #12
 800942e:	4629      	mov	r1, r5
 8009430:	4638      	mov	r0, r7
 8009432:	f7ff ffa5 	bl	8009380 <sbrk_aligned>
 8009436:	3001      	adds	r0, #1
 8009438:	d02b      	beq.n	8009492 <_malloc_r+0xd2>
 800943a:	6823      	ldr	r3, [r4, #0]
 800943c:	442b      	add	r3, r5
 800943e:	6023      	str	r3, [r4, #0]
 8009440:	e00e      	b.n	8009460 <_malloc_r+0xa0>
 8009442:	6822      	ldr	r2, [r4, #0]
 8009444:	1b52      	subs	r2, r2, r5
 8009446:	d41e      	bmi.n	8009486 <_malloc_r+0xc6>
 8009448:	2a0b      	cmp	r2, #11
 800944a:	d916      	bls.n	800947a <_malloc_r+0xba>
 800944c:	1961      	adds	r1, r4, r5
 800944e:	42a3      	cmp	r3, r4
 8009450:	6025      	str	r5, [r4, #0]
 8009452:	bf18      	it	ne
 8009454:	6059      	strne	r1, [r3, #4]
 8009456:	6863      	ldr	r3, [r4, #4]
 8009458:	bf08      	it	eq
 800945a:	6031      	streq	r1, [r6, #0]
 800945c:	5162      	str	r2, [r4, r5]
 800945e:	604b      	str	r3, [r1, #4]
 8009460:	4638      	mov	r0, r7
 8009462:	f104 060b 	add.w	r6, r4, #11
 8009466:	f000 fa37 	bl	80098d8 <__malloc_unlock>
 800946a:	f026 0607 	bic.w	r6, r6, #7
 800946e:	1d23      	adds	r3, r4, #4
 8009470:	1af2      	subs	r2, r6, r3
 8009472:	d0b6      	beq.n	80093e2 <_malloc_r+0x22>
 8009474:	1b9b      	subs	r3, r3, r6
 8009476:	50a3      	str	r3, [r4, r2]
 8009478:	e7b3      	b.n	80093e2 <_malloc_r+0x22>
 800947a:	6862      	ldr	r2, [r4, #4]
 800947c:	42a3      	cmp	r3, r4
 800947e:	bf0c      	ite	eq
 8009480:	6032      	streq	r2, [r6, #0]
 8009482:	605a      	strne	r2, [r3, #4]
 8009484:	e7ec      	b.n	8009460 <_malloc_r+0xa0>
 8009486:	4623      	mov	r3, r4
 8009488:	6864      	ldr	r4, [r4, #4]
 800948a:	e7b2      	b.n	80093f2 <_malloc_r+0x32>
 800948c:	4634      	mov	r4, r6
 800948e:	6876      	ldr	r6, [r6, #4]
 8009490:	e7b9      	b.n	8009406 <_malloc_r+0x46>
 8009492:	230c      	movs	r3, #12
 8009494:	603b      	str	r3, [r7, #0]
 8009496:	4638      	mov	r0, r7
 8009498:	f000 fa1e 	bl	80098d8 <__malloc_unlock>
 800949c:	e7a1      	b.n	80093e2 <_malloc_r+0x22>
 800949e:	6025      	str	r5, [r4, #0]
 80094a0:	e7de      	b.n	8009460 <_malloc_r+0xa0>
 80094a2:	bf00      	nop
 80094a4:	200042c0 	.word	0x200042c0

080094a8 <iprintf>:
 80094a8:	b40f      	push	{r0, r1, r2, r3}
 80094aa:	4b0a      	ldr	r3, [pc, #40]	; (80094d4 <iprintf+0x2c>)
 80094ac:	b513      	push	{r0, r1, r4, lr}
 80094ae:	681c      	ldr	r4, [r3, #0]
 80094b0:	b124      	cbz	r4, 80094bc <iprintf+0x14>
 80094b2:	69a3      	ldr	r3, [r4, #24]
 80094b4:	b913      	cbnz	r3, 80094bc <iprintf+0x14>
 80094b6:	4620      	mov	r0, r4
 80094b8:	f7ff fe76 	bl	80091a8 <__sinit>
 80094bc:	ab05      	add	r3, sp, #20
 80094be:	9a04      	ldr	r2, [sp, #16]
 80094c0:	68a1      	ldr	r1, [r4, #8]
 80094c2:	9301      	str	r3, [sp, #4]
 80094c4:	4620      	mov	r0, r4
 80094c6:	f000 fbdf 	bl	8009c88 <_vfiprintf_r>
 80094ca:	b002      	add	sp, #8
 80094cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094d0:	b004      	add	sp, #16
 80094d2:	4770      	bx	lr
 80094d4:	20000018 	.word	0x20000018

080094d8 <cleanup_glue>:
 80094d8:	b538      	push	{r3, r4, r5, lr}
 80094da:	460c      	mov	r4, r1
 80094dc:	6809      	ldr	r1, [r1, #0]
 80094de:	4605      	mov	r5, r0
 80094e0:	b109      	cbz	r1, 80094e6 <cleanup_glue+0xe>
 80094e2:	f7ff fff9 	bl	80094d8 <cleanup_glue>
 80094e6:	4621      	mov	r1, r4
 80094e8:	4628      	mov	r0, r5
 80094ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094ee:	f000 b9f9 	b.w	80098e4 <_free_r>
	...

080094f4 <_reclaim_reent>:
 80094f4:	4b2c      	ldr	r3, [pc, #176]	; (80095a8 <_reclaim_reent+0xb4>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	4283      	cmp	r3, r0
 80094fa:	b570      	push	{r4, r5, r6, lr}
 80094fc:	4604      	mov	r4, r0
 80094fe:	d051      	beq.n	80095a4 <_reclaim_reent+0xb0>
 8009500:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009502:	b143      	cbz	r3, 8009516 <_reclaim_reent+0x22>
 8009504:	68db      	ldr	r3, [r3, #12]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d14a      	bne.n	80095a0 <_reclaim_reent+0xac>
 800950a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800950c:	6819      	ldr	r1, [r3, #0]
 800950e:	b111      	cbz	r1, 8009516 <_reclaim_reent+0x22>
 8009510:	4620      	mov	r0, r4
 8009512:	f000 f9e7 	bl	80098e4 <_free_r>
 8009516:	6961      	ldr	r1, [r4, #20]
 8009518:	b111      	cbz	r1, 8009520 <_reclaim_reent+0x2c>
 800951a:	4620      	mov	r0, r4
 800951c:	f000 f9e2 	bl	80098e4 <_free_r>
 8009520:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8009522:	b111      	cbz	r1, 800952a <_reclaim_reent+0x36>
 8009524:	4620      	mov	r0, r4
 8009526:	f000 f9dd 	bl	80098e4 <_free_r>
 800952a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800952c:	b111      	cbz	r1, 8009534 <_reclaim_reent+0x40>
 800952e:	4620      	mov	r0, r4
 8009530:	f000 f9d8 	bl	80098e4 <_free_r>
 8009534:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8009536:	b111      	cbz	r1, 800953e <_reclaim_reent+0x4a>
 8009538:	4620      	mov	r0, r4
 800953a:	f000 f9d3 	bl	80098e4 <_free_r>
 800953e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8009540:	b111      	cbz	r1, 8009548 <_reclaim_reent+0x54>
 8009542:	4620      	mov	r0, r4
 8009544:	f000 f9ce 	bl	80098e4 <_free_r>
 8009548:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800954a:	b111      	cbz	r1, 8009552 <_reclaim_reent+0x5e>
 800954c:	4620      	mov	r0, r4
 800954e:	f000 f9c9 	bl	80098e4 <_free_r>
 8009552:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8009554:	b111      	cbz	r1, 800955c <_reclaim_reent+0x68>
 8009556:	4620      	mov	r0, r4
 8009558:	f000 f9c4 	bl	80098e4 <_free_r>
 800955c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800955e:	b111      	cbz	r1, 8009566 <_reclaim_reent+0x72>
 8009560:	4620      	mov	r0, r4
 8009562:	f000 f9bf 	bl	80098e4 <_free_r>
 8009566:	69a3      	ldr	r3, [r4, #24]
 8009568:	b1e3      	cbz	r3, 80095a4 <_reclaim_reent+0xb0>
 800956a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800956c:	4620      	mov	r0, r4
 800956e:	4798      	blx	r3
 8009570:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8009572:	b1b9      	cbz	r1, 80095a4 <_reclaim_reent+0xb0>
 8009574:	4620      	mov	r0, r4
 8009576:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800957a:	f7ff bfad 	b.w	80094d8 <cleanup_glue>
 800957e:	5949      	ldr	r1, [r1, r5]
 8009580:	b941      	cbnz	r1, 8009594 <_reclaim_reent+0xa0>
 8009582:	3504      	adds	r5, #4
 8009584:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009586:	2d80      	cmp	r5, #128	; 0x80
 8009588:	68d9      	ldr	r1, [r3, #12]
 800958a:	d1f8      	bne.n	800957e <_reclaim_reent+0x8a>
 800958c:	4620      	mov	r0, r4
 800958e:	f000 f9a9 	bl	80098e4 <_free_r>
 8009592:	e7ba      	b.n	800950a <_reclaim_reent+0x16>
 8009594:	680e      	ldr	r6, [r1, #0]
 8009596:	4620      	mov	r0, r4
 8009598:	f000 f9a4 	bl	80098e4 <_free_r>
 800959c:	4631      	mov	r1, r6
 800959e:	e7ef      	b.n	8009580 <_reclaim_reent+0x8c>
 80095a0:	2500      	movs	r5, #0
 80095a2:	e7ef      	b.n	8009584 <_reclaim_reent+0x90>
 80095a4:	bd70      	pop	{r4, r5, r6, pc}
 80095a6:	bf00      	nop
 80095a8:	20000018 	.word	0x20000018

080095ac <_sbrk_r>:
 80095ac:	b538      	push	{r3, r4, r5, lr}
 80095ae:	4d06      	ldr	r5, [pc, #24]	; (80095c8 <_sbrk_r+0x1c>)
 80095b0:	2300      	movs	r3, #0
 80095b2:	4604      	mov	r4, r0
 80095b4:	4608      	mov	r0, r1
 80095b6:	602b      	str	r3, [r5, #0]
 80095b8:	f7f7 ff88 	bl	80014cc <_sbrk>
 80095bc:	1c43      	adds	r3, r0, #1
 80095be:	d102      	bne.n	80095c6 <_sbrk_r+0x1a>
 80095c0:	682b      	ldr	r3, [r5, #0]
 80095c2:	b103      	cbz	r3, 80095c6 <_sbrk_r+0x1a>
 80095c4:	6023      	str	r3, [r4, #0]
 80095c6:	bd38      	pop	{r3, r4, r5, pc}
 80095c8:	200042c8 	.word	0x200042c8

080095cc <sniprintf>:
 80095cc:	b40c      	push	{r2, r3}
 80095ce:	b530      	push	{r4, r5, lr}
 80095d0:	4b17      	ldr	r3, [pc, #92]	; (8009630 <sniprintf+0x64>)
 80095d2:	1e0c      	subs	r4, r1, #0
 80095d4:	681d      	ldr	r5, [r3, #0]
 80095d6:	b09d      	sub	sp, #116	; 0x74
 80095d8:	da08      	bge.n	80095ec <sniprintf+0x20>
 80095da:	238b      	movs	r3, #139	; 0x8b
 80095dc:	602b      	str	r3, [r5, #0]
 80095de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80095e2:	b01d      	add	sp, #116	; 0x74
 80095e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80095e8:	b002      	add	sp, #8
 80095ea:	4770      	bx	lr
 80095ec:	f44f 7302 	mov.w	r3, #520	; 0x208
 80095f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80095f4:	bf14      	ite	ne
 80095f6:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80095fa:	4623      	moveq	r3, r4
 80095fc:	9304      	str	r3, [sp, #16]
 80095fe:	9307      	str	r3, [sp, #28]
 8009600:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009604:	9002      	str	r0, [sp, #8]
 8009606:	9006      	str	r0, [sp, #24]
 8009608:	f8ad 3016 	strh.w	r3, [sp, #22]
 800960c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800960e:	ab21      	add	r3, sp, #132	; 0x84
 8009610:	a902      	add	r1, sp, #8
 8009612:	4628      	mov	r0, r5
 8009614:	9301      	str	r3, [sp, #4]
 8009616:	f000 fa0d 	bl	8009a34 <_svfiprintf_r>
 800961a:	1c43      	adds	r3, r0, #1
 800961c:	bfbc      	itt	lt
 800961e:	238b      	movlt	r3, #139	; 0x8b
 8009620:	602b      	strlt	r3, [r5, #0]
 8009622:	2c00      	cmp	r4, #0
 8009624:	d0dd      	beq.n	80095e2 <sniprintf+0x16>
 8009626:	9b02      	ldr	r3, [sp, #8]
 8009628:	2200      	movs	r2, #0
 800962a:	701a      	strb	r2, [r3, #0]
 800962c:	e7d9      	b.n	80095e2 <sniprintf+0x16>
 800962e:	bf00      	nop
 8009630:	20000018 	.word	0x20000018

08009634 <__sread>:
 8009634:	b510      	push	{r4, lr}
 8009636:	460c      	mov	r4, r1
 8009638:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800963c:	f000 fde8 	bl	800a210 <_read_r>
 8009640:	2800      	cmp	r0, #0
 8009642:	bfab      	itete	ge
 8009644:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009646:	89a3      	ldrhlt	r3, [r4, #12]
 8009648:	181b      	addge	r3, r3, r0
 800964a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800964e:	bfac      	ite	ge
 8009650:	6563      	strge	r3, [r4, #84]	; 0x54
 8009652:	81a3      	strhlt	r3, [r4, #12]
 8009654:	bd10      	pop	{r4, pc}

08009656 <__swrite>:
 8009656:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800965a:	461f      	mov	r7, r3
 800965c:	898b      	ldrh	r3, [r1, #12]
 800965e:	05db      	lsls	r3, r3, #23
 8009660:	4605      	mov	r5, r0
 8009662:	460c      	mov	r4, r1
 8009664:	4616      	mov	r6, r2
 8009666:	d505      	bpl.n	8009674 <__swrite+0x1e>
 8009668:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800966c:	2302      	movs	r3, #2
 800966e:	2200      	movs	r2, #0
 8009670:	f000 f91a 	bl	80098a8 <_lseek_r>
 8009674:	89a3      	ldrh	r3, [r4, #12]
 8009676:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800967a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800967e:	81a3      	strh	r3, [r4, #12]
 8009680:	4632      	mov	r2, r6
 8009682:	463b      	mov	r3, r7
 8009684:	4628      	mov	r0, r5
 8009686:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800968a:	f000 b829 	b.w	80096e0 <_write_r>

0800968e <__sseek>:
 800968e:	b510      	push	{r4, lr}
 8009690:	460c      	mov	r4, r1
 8009692:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009696:	f000 f907 	bl	80098a8 <_lseek_r>
 800969a:	1c43      	adds	r3, r0, #1
 800969c:	89a3      	ldrh	r3, [r4, #12]
 800969e:	bf15      	itete	ne
 80096a0:	6560      	strne	r0, [r4, #84]	; 0x54
 80096a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80096a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80096aa:	81a3      	strheq	r3, [r4, #12]
 80096ac:	bf18      	it	ne
 80096ae:	81a3      	strhne	r3, [r4, #12]
 80096b0:	bd10      	pop	{r4, pc}

080096b2 <__sclose>:
 80096b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096b6:	f000 b825 	b.w	8009704 <_close_r>

080096ba <strncpy>:
 80096ba:	b510      	push	{r4, lr}
 80096bc:	3901      	subs	r1, #1
 80096be:	4603      	mov	r3, r0
 80096c0:	b132      	cbz	r2, 80096d0 <strncpy+0x16>
 80096c2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80096c6:	f803 4b01 	strb.w	r4, [r3], #1
 80096ca:	3a01      	subs	r2, #1
 80096cc:	2c00      	cmp	r4, #0
 80096ce:	d1f7      	bne.n	80096c0 <strncpy+0x6>
 80096d0:	441a      	add	r2, r3
 80096d2:	2100      	movs	r1, #0
 80096d4:	4293      	cmp	r3, r2
 80096d6:	d100      	bne.n	80096da <strncpy+0x20>
 80096d8:	bd10      	pop	{r4, pc}
 80096da:	f803 1b01 	strb.w	r1, [r3], #1
 80096de:	e7f9      	b.n	80096d4 <strncpy+0x1a>

080096e0 <_write_r>:
 80096e0:	b538      	push	{r3, r4, r5, lr}
 80096e2:	4d07      	ldr	r5, [pc, #28]	; (8009700 <_write_r+0x20>)
 80096e4:	4604      	mov	r4, r0
 80096e6:	4608      	mov	r0, r1
 80096e8:	4611      	mov	r1, r2
 80096ea:	2200      	movs	r2, #0
 80096ec:	602a      	str	r2, [r5, #0]
 80096ee:	461a      	mov	r2, r3
 80096f0:	f7f7 fe9b 	bl	800142a <_write>
 80096f4:	1c43      	adds	r3, r0, #1
 80096f6:	d102      	bne.n	80096fe <_write_r+0x1e>
 80096f8:	682b      	ldr	r3, [r5, #0]
 80096fa:	b103      	cbz	r3, 80096fe <_write_r+0x1e>
 80096fc:	6023      	str	r3, [r4, #0]
 80096fe:	bd38      	pop	{r3, r4, r5, pc}
 8009700:	200042c8 	.word	0x200042c8

08009704 <_close_r>:
 8009704:	b538      	push	{r3, r4, r5, lr}
 8009706:	4d06      	ldr	r5, [pc, #24]	; (8009720 <_close_r+0x1c>)
 8009708:	2300      	movs	r3, #0
 800970a:	4604      	mov	r4, r0
 800970c:	4608      	mov	r0, r1
 800970e:	602b      	str	r3, [r5, #0]
 8009710:	f7f7 fea7 	bl	8001462 <_close>
 8009714:	1c43      	adds	r3, r0, #1
 8009716:	d102      	bne.n	800971e <_close_r+0x1a>
 8009718:	682b      	ldr	r3, [r5, #0]
 800971a:	b103      	cbz	r3, 800971e <_close_r+0x1a>
 800971c:	6023      	str	r3, [r4, #0]
 800971e:	bd38      	pop	{r3, r4, r5, pc}
 8009720:	200042c8 	.word	0x200042c8

08009724 <__sflush_r>:
 8009724:	898a      	ldrh	r2, [r1, #12]
 8009726:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800972a:	4605      	mov	r5, r0
 800972c:	0710      	lsls	r0, r2, #28
 800972e:	460c      	mov	r4, r1
 8009730:	d458      	bmi.n	80097e4 <__sflush_r+0xc0>
 8009732:	684b      	ldr	r3, [r1, #4]
 8009734:	2b00      	cmp	r3, #0
 8009736:	dc05      	bgt.n	8009744 <__sflush_r+0x20>
 8009738:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800973a:	2b00      	cmp	r3, #0
 800973c:	dc02      	bgt.n	8009744 <__sflush_r+0x20>
 800973e:	2000      	movs	r0, #0
 8009740:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009744:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009746:	2e00      	cmp	r6, #0
 8009748:	d0f9      	beq.n	800973e <__sflush_r+0x1a>
 800974a:	2300      	movs	r3, #0
 800974c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009750:	682f      	ldr	r7, [r5, #0]
 8009752:	602b      	str	r3, [r5, #0]
 8009754:	d032      	beq.n	80097bc <__sflush_r+0x98>
 8009756:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009758:	89a3      	ldrh	r3, [r4, #12]
 800975a:	075a      	lsls	r2, r3, #29
 800975c:	d505      	bpl.n	800976a <__sflush_r+0x46>
 800975e:	6863      	ldr	r3, [r4, #4]
 8009760:	1ac0      	subs	r0, r0, r3
 8009762:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009764:	b10b      	cbz	r3, 800976a <__sflush_r+0x46>
 8009766:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009768:	1ac0      	subs	r0, r0, r3
 800976a:	2300      	movs	r3, #0
 800976c:	4602      	mov	r2, r0
 800976e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009770:	6a21      	ldr	r1, [r4, #32]
 8009772:	4628      	mov	r0, r5
 8009774:	47b0      	blx	r6
 8009776:	1c43      	adds	r3, r0, #1
 8009778:	89a3      	ldrh	r3, [r4, #12]
 800977a:	d106      	bne.n	800978a <__sflush_r+0x66>
 800977c:	6829      	ldr	r1, [r5, #0]
 800977e:	291d      	cmp	r1, #29
 8009780:	d82c      	bhi.n	80097dc <__sflush_r+0xb8>
 8009782:	4a2a      	ldr	r2, [pc, #168]	; (800982c <__sflush_r+0x108>)
 8009784:	40ca      	lsrs	r2, r1
 8009786:	07d6      	lsls	r6, r2, #31
 8009788:	d528      	bpl.n	80097dc <__sflush_r+0xb8>
 800978a:	2200      	movs	r2, #0
 800978c:	6062      	str	r2, [r4, #4]
 800978e:	04d9      	lsls	r1, r3, #19
 8009790:	6922      	ldr	r2, [r4, #16]
 8009792:	6022      	str	r2, [r4, #0]
 8009794:	d504      	bpl.n	80097a0 <__sflush_r+0x7c>
 8009796:	1c42      	adds	r2, r0, #1
 8009798:	d101      	bne.n	800979e <__sflush_r+0x7a>
 800979a:	682b      	ldr	r3, [r5, #0]
 800979c:	b903      	cbnz	r3, 80097a0 <__sflush_r+0x7c>
 800979e:	6560      	str	r0, [r4, #84]	; 0x54
 80097a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80097a2:	602f      	str	r7, [r5, #0]
 80097a4:	2900      	cmp	r1, #0
 80097a6:	d0ca      	beq.n	800973e <__sflush_r+0x1a>
 80097a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80097ac:	4299      	cmp	r1, r3
 80097ae:	d002      	beq.n	80097b6 <__sflush_r+0x92>
 80097b0:	4628      	mov	r0, r5
 80097b2:	f000 f897 	bl	80098e4 <_free_r>
 80097b6:	2000      	movs	r0, #0
 80097b8:	6360      	str	r0, [r4, #52]	; 0x34
 80097ba:	e7c1      	b.n	8009740 <__sflush_r+0x1c>
 80097bc:	6a21      	ldr	r1, [r4, #32]
 80097be:	2301      	movs	r3, #1
 80097c0:	4628      	mov	r0, r5
 80097c2:	47b0      	blx	r6
 80097c4:	1c41      	adds	r1, r0, #1
 80097c6:	d1c7      	bne.n	8009758 <__sflush_r+0x34>
 80097c8:	682b      	ldr	r3, [r5, #0]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d0c4      	beq.n	8009758 <__sflush_r+0x34>
 80097ce:	2b1d      	cmp	r3, #29
 80097d0:	d001      	beq.n	80097d6 <__sflush_r+0xb2>
 80097d2:	2b16      	cmp	r3, #22
 80097d4:	d101      	bne.n	80097da <__sflush_r+0xb6>
 80097d6:	602f      	str	r7, [r5, #0]
 80097d8:	e7b1      	b.n	800973e <__sflush_r+0x1a>
 80097da:	89a3      	ldrh	r3, [r4, #12]
 80097dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097e0:	81a3      	strh	r3, [r4, #12]
 80097e2:	e7ad      	b.n	8009740 <__sflush_r+0x1c>
 80097e4:	690f      	ldr	r7, [r1, #16]
 80097e6:	2f00      	cmp	r7, #0
 80097e8:	d0a9      	beq.n	800973e <__sflush_r+0x1a>
 80097ea:	0793      	lsls	r3, r2, #30
 80097ec:	680e      	ldr	r6, [r1, #0]
 80097ee:	bf08      	it	eq
 80097f0:	694b      	ldreq	r3, [r1, #20]
 80097f2:	600f      	str	r7, [r1, #0]
 80097f4:	bf18      	it	ne
 80097f6:	2300      	movne	r3, #0
 80097f8:	eba6 0807 	sub.w	r8, r6, r7
 80097fc:	608b      	str	r3, [r1, #8]
 80097fe:	f1b8 0f00 	cmp.w	r8, #0
 8009802:	dd9c      	ble.n	800973e <__sflush_r+0x1a>
 8009804:	6a21      	ldr	r1, [r4, #32]
 8009806:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009808:	4643      	mov	r3, r8
 800980a:	463a      	mov	r2, r7
 800980c:	4628      	mov	r0, r5
 800980e:	47b0      	blx	r6
 8009810:	2800      	cmp	r0, #0
 8009812:	dc06      	bgt.n	8009822 <__sflush_r+0xfe>
 8009814:	89a3      	ldrh	r3, [r4, #12]
 8009816:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800981a:	81a3      	strh	r3, [r4, #12]
 800981c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009820:	e78e      	b.n	8009740 <__sflush_r+0x1c>
 8009822:	4407      	add	r7, r0
 8009824:	eba8 0800 	sub.w	r8, r8, r0
 8009828:	e7e9      	b.n	80097fe <__sflush_r+0xda>
 800982a:	bf00      	nop
 800982c:	20400001 	.word	0x20400001

08009830 <_fflush_r>:
 8009830:	b538      	push	{r3, r4, r5, lr}
 8009832:	690b      	ldr	r3, [r1, #16]
 8009834:	4605      	mov	r5, r0
 8009836:	460c      	mov	r4, r1
 8009838:	b913      	cbnz	r3, 8009840 <_fflush_r+0x10>
 800983a:	2500      	movs	r5, #0
 800983c:	4628      	mov	r0, r5
 800983e:	bd38      	pop	{r3, r4, r5, pc}
 8009840:	b118      	cbz	r0, 800984a <_fflush_r+0x1a>
 8009842:	6983      	ldr	r3, [r0, #24]
 8009844:	b90b      	cbnz	r3, 800984a <_fflush_r+0x1a>
 8009846:	f7ff fcaf 	bl	80091a8 <__sinit>
 800984a:	4b14      	ldr	r3, [pc, #80]	; (800989c <_fflush_r+0x6c>)
 800984c:	429c      	cmp	r4, r3
 800984e:	d11b      	bne.n	8009888 <_fflush_r+0x58>
 8009850:	686c      	ldr	r4, [r5, #4]
 8009852:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009856:	2b00      	cmp	r3, #0
 8009858:	d0ef      	beq.n	800983a <_fflush_r+0xa>
 800985a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800985c:	07d0      	lsls	r0, r2, #31
 800985e:	d404      	bmi.n	800986a <_fflush_r+0x3a>
 8009860:	0599      	lsls	r1, r3, #22
 8009862:	d402      	bmi.n	800986a <_fflush_r+0x3a>
 8009864:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009866:	f7ff fd62 	bl	800932e <__retarget_lock_acquire_recursive>
 800986a:	4628      	mov	r0, r5
 800986c:	4621      	mov	r1, r4
 800986e:	f7ff ff59 	bl	8009724 <__sflush_r>
 8009872:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009874:	07da      	lsls	r2, r3, #31
 8009876:	4605      	mov	r5, r0
 8009878:	d4e0      	bmi.n	800983c <_fflush_r+0xc>
 800987a:	89a3      	ldrh	r3, [r4, #12]
 800987c:	059b      	lsls	r3, r3, #22
 800987e:	d4dd      	bmi.n	800983c <_fflush_r+0xc>
 8009880:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009882:	f7ff fd55 	bl	8009330 <__retarget_lock_release_recursive>
 8009886:	e7d9      	b.n	800983c <_fflush_r+0xc>
 8009888:	4b05      	ldr	r3, [pc, #20]	; (80098a0 <_fflush_r+0x70>)
 800988a:	429c      	cmp	r4, r3
 800988c:	d101      	bne.n	8009892 <_fflush_r+0x62>
 800988e:	68ac      	ldr	r4, [r5, #8]
 8009890:	e7df      	b.n	8009852 <_fflush_r+0x22>
 8009892:	4b04      	ldr	r3, [pc, #16]	; (80098a4 <_fflush_r+0x74>)
 8009894:	429c      	cmp	r4, r3
 8009896:	bf08      	it	eq
 8009898:	68ec      	ldreq	r4, [r5, #12]
 800989a:	e7da      	b.n	8009852 <_fflush_r+0x22>
 800989c:	0800a7d8 	.word	0x0800a7d8
 80098a0:	0800a7f8 	.word	0x0800a7f8
 80098a4:	0800a7b8 	.word	0x0800a7b8

080098a8 <_lseek_r>:
 80098a8:	b538      	push	{r3, r4, r5, lr}
 80098aa:	4d07      	ldr	r5, [pc, #28]	; (80098c8 <_lseek_r+0x20>)
 80098ac:	4604      	mov	r4, r0
 80098ae:	4608      	mov	r0, r1
 80098b0:	4611      	mov	r1, r2
 80098b2:	2200      	movs	r2, #0
 80098b4:	602a      	str	r2, [r5, #0]
 80098b6:	461a      	mov	r2, r3
 80098b8:	f7f7 fdfa 	bl	80014b0 <_lseek>
 80098bc:	1c43      	adds	r3, r0, #1
 80098be:	d102      	bne.n	80098c6 <_lseek_r+0x1e>
 80098c0:	682b      	ldr	r3, [r5, #0]
 80098c2:	b103      	cbz	r3, 80098c6 <_lseek_r+0x1e>
 80098c4:	6023      	str	r3, [r4, #0]
 80098c6:	bd38      	pop	{r3, r4, r5, pc}
 80098c8:	200042c8 	.word	0x200042c8

080098cc <__malloc_lock>:
 80098cc:	4801      	ldr	r0, [pc, #4]	; (80098d4 <__malloc_lock+0x8>)
 80098ce:	f7ff bd2e 	b.w	800932e <__retarget_lock_acquire_recursive>
 80098d2:	bf00      	nop
 80098d4:	200042bc 	.word	0x200042bc

080098d8 <__malloc_unlock>:
 80098d8:	4801      	ldr	r0, [pc, #4]	; (80098e0 <__malloc_unlock+0x8>)
 80098da:	f7ff bd29 	b.w	8009330 <__retarget_lock_release_recursive>
 80098de:	bf00      	nop
 80098e0:	200042bc 	.word	0x200042bc

080098e4 <_free_r>:
 80098e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80098e6:	2900      	cmp	r1, #0
 80098e8:	d044      	beq.n	8009974 <_free_r+0x90>
 80098ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098ee:	9001      	str	r0, [sp, #4]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	f1a1 0404 	sub.w	r4, r1, #4
 80098f6:	bfb8      	it	lt
 80098f8:	18e4      	addlt	r4, r4, r3
 80098fa:	f7ff ffe7 	bl	80098cc <__malloc_lock>
 80098fe:	4a1e      	ldr	r2, [pc, #120]	; (8009978 <_free_r+0x94>)
 8009900:	9801      	ldr	r0, [sp, #4]
 8009902:	6813      	ldr	r3, [r2, #0]
 8009904:	b933      	cbnz	r3, 8009914 <_free_r+0x30>
 8009906:	6063      	str	r3, [r4, #4]
 8009908:	6014      	str	r4, [r2, #0]
 800990a:	b003      	add	sp, #12
 800990c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009910:	f7ff bfe2 	b.w	80098d8 <__malloc_unlock>
 8009914:	42a3      	cmp	r3, r4
 8009916:	d908      	bls.n	800992a <_free_r+0x46>
 8009918:	6825      	ldr	r5, [r4, #0]
 800991a:	1961      	adds	r1, r4, r5
 800991c:	428b      	cmp	r3, r1
 800991e:	bf01      	itttt	eq
 8009920:	6819      	ldreq	r1, [r3, #0]
 8009922:	685b      	ldreq	r3, [r3, #4]
 8009924:	1949      	addeq	r1, r1, r5
 8009926:	6021      	streq	r1, [r4, #0]
 8009928:	e7ed      	b.n	8009906 <_free_r+0x22>
 800992a:	461a      	mov	r2, r3
 800992c:	685b      	ldr	r3, [r3, #4]
 800992e:	b10b      	cbz	r3, 8009934 <_free_r+0x50>
 8009930:	42a3      	cmp	r3, r4
 8009932:	d9fa      	bls.n	800992a <_free_r+0x46>
 8009934:	6811      	ldr	r1, [r2, #0]
 8009936:	1855      	adds	r5, r2, r1
 8009938:	42a5      	cmp	r5, r4
 800993a:	d10b      	bne.n	8009954 <_free_r+0x70>
 800993c:	6824      	ldr	r4, [r4, #0]
 800993e:	4421      	add	r1, r4
 8009940:	1854      	adds	r4, r2, r1
 8009942:	42a3      	cmp	r3, r4
 8009944:	6011      	str	r1, [r2, #0]
 8009946:	d1e0      	bne.n	800990a <_free_r+0x26>
 8009948:	681c      	ldr	r4, [r3, #0]
 800994a:	685b      	ldr	r3, [r3, #4]
 800994c:	6053      	str	r3, [r2, #4]
 800994e:	4421      	add	r1, r4
 8009950:	6011      	str	r1, [r2, #0]
 8009952:	e7da      	b.n	800990a <_free_r+0x26>
 8009954:	d902      	bls.n	800995c <_free_r+0x78>
 8009956:	230c      	movs	r3, #12
 8009958:	6003      	str	r3, [r0, #0]
 800995a:	e7d6      	b.n	800990a <_free_r+0x26>
 800995c:	6825      	ldr	r5, [r4, #0]
 800995e:	1961      	adds	r1, r4, r5
 8009960:	428b      	cmp	r3, r1
 8009962:	bf04      	itt	eq
 8009964:	6819      	ldreq	r1, [r3, #0]
 8009966:	685b      	ldreq	r3, [r3, #4]
 8009968:	6063      	str	r3, [r4, #4]
 800996a:	bf04      	itt	eq
 800996c:	1949      	addeq	r1, r1, r5
 800996e:	6021      	streq	r1, [r4, #0]
 8009970:	6054      	str	r4, [r2, #4]
 8009972:	e7ca      	b.n	800990a <_free_r+0x26>
 8009974:	b003      	add	sp, #12
 8009976:	bd30      	pop	{r4, r5, pc}
 8009978:	200042c0 	.word	0x200042c0

0800997c <__ssputs_r>:
 800997c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009980:	688e      	ldr	r6, [r1, #8]
 8009982:	429e      	cmp	r6, r3
 8009984:	4682      	mov	sl, r0
 8009986:	460c      	mov	r4, r1
 8009988:	4690      	mov	r8, r2
 800998a:	461f      	mov	r7, r3
 800998c:	d838      	bhi.n	8009a00 <__ssputs_r+0x84>
 800998e:	898a      	ldrh	r2, [r1, #12]
 8009990:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009994:	d032      	beq.n	80099fc <__ssputs_r+0x80>
 8009996:	6825      	ldr	r5, [r4, #0]
 8009998:	6909      	ldr	r1, [r1, #16]
 800999a:	eba5 0901 	sub.w	r9, r5, r1
 800999e:	6965      	ldr	r5, [r4, #20]
 80099a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80099a4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80099a8:	3301      	adds	r3, #1
 80099aa:	444b      	add	r3, r9
 80099ac:	106d      	asrs	r5, r5, #1
 80099ae:	429d      	cmp	r5, r3
 80099b0:	bf38      	it	cc
 80099b2:	461d      	movcc	r5, r3
 80099b4:	0553      	lsls	r3, r2, #21
 80099b6:	d531      	bpl.n	8009a1c <__ssputs_r+0xa0>
 80099b8:	4629      	mov	r1, r5
 80099ba:	f7ff fd01 	bl	80093c0 <_malloc_r>
 80099be:	4606      	mov	r6, r0
 80099c0:	b950      	cbnz	r0, 80099d8 <__ssputs_r+0x5c>
 80099c2:	230c      	movs	r3, #12
 80099c4:	f8ca 3000 	str.w	r3, [sl]
 80099c8:	89a3      	ldrh	r3, [r4, #12]
 80099ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80099ce:	81a3      	strh	r3, [r4, #12]
 80099d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80099d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099d8:	6921      	ldr	r1, [r4, #16]
 80099da:	464a      	mov	r2, r9
 80099dc:	f7ff fcb9 	bl	8009352 <memcpy>
 80099e0:	89a3      	ldrh	r3, [r4, #12]
 80099e2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80099e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099ea:	81a3      	strh	r3, [r4, #12]
 80099ec:	6126      	str	r6, [r4, #16]
 80099ee:	6165      	str	r5, [r4, #20]
 80099f0:	444e      	add	r6, r9
 80099f2:	eba5 0509 	sub.w	r5, r5, r9
 80099f6:	6026      	str	r6, [r4, #0]
 80099f8:	60a5      	str	r5, [r4, #8]
 80099fa:	463e      	mov	r6, r7
 80099fc:	42be      	cmp	r6, r7
 80099fe:	d900      	bls.n	8009a02 <__ssputs_r+0x86>
 8009a00:	463e      	mov	r6, r7
 8009a02:	6820      	ldr	r0, [r4, #0]
 8009a04:	4632      	mov	r2, r6
 8009a06:	4641      	mov	r1, r8
 8009a08:	f000 fd3a 	bl	800a480 <memmove>
 8009a0c:	68a3      	ldr	r3, [r4, #8]
 8009a0e:	1b9b      	subs	r3, r3, r6
 8009a10:	60a3      	str	r3, [r4, #8]
 8009a12:	6823      	ldr	r3, [r4, #0]
 8009a14:	4433      	add	r3, r6
 8009a16:	6023      	str	r3, [r4, #0]
 8009a18:	2000      	movs	r0, #0
 8009a1a:	e7db      	b.n	80099d4 <__ssputs_r+0x58>
 8009a1c:	462a      	mov	r2, r5
 8009a1e:	f000 fd49 	bl	800a4b4 <_realloc_r>
 8009a22:	4606      	mov	r6, r0
 8009a24:	2800      	cmp	r0, #0
 8009a26:	d1e1      	bne.n	80099ec <__ssputs_r+0x70>
 8009a28:	6921      	ldr	r1, [r4, #16]
 8009a2a:	4650      	mov	r0, sl
 8009a2c:	f7ff ff5a 	bl	80098e4 <_free_r>
 8009a30:	e7c7      	b.n	80099c2 <__ssputs_r+0x46>
	...

08009a34 <_svfiprintf_r>:
 8009a34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a38:	4698      	mov	r8, r3
 8009a3a:	898b      	ldrh	r3, [r1, #12]
 8009a3c:	061b      	lsls	r3, r3, #24
 8009a3e:	b09d      	sub	sp, #116	; 0x74
 8009a40:	4607      	mov	r7, r0
 8009a42:	460d      	mov	r5, r1
 8009a44:	4614      	mov	r4, r2
 8009a46:	d50e      	bpl.n	8009a66 <_svfiprintf_r+0x32>
 8009a48:	690b      	ldr	r3, [r1, #16]
 8009a4a:	b963      	cbnz	r3, 8009a66 <_svfiprintf_r+0x32>
 8009a4c:	2140      	movs	r1, #64	; 0x40
 8009a4e:	f7ff fcb7 	bl	80093c0 <_malloc_r>
 8009a52:	6028      	str	r0, [r5, #0]
 8009a54:	6128      	str	r0, [r5, #16]
 8009a56:	b920      	cbnz	r0, 8009a62 <_svfiprintf_r+0x2e>
 8009a58:	230c      	movs	r3, #12
 8009a5a:	603b      	str	r3, [r7, #0]
 8009a5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009a60:	e0d1      	b.n	8009c06 <_svfiprintf_r+0x1d2>
 8009a62:	2340      	movs	r3, #64	; 0x40
 8009a64:	616b      	str	r3, [r5, #20]
 8009a66:	2300      	movs	r3, #0
 8009a68:	9309      	str	r3, [sp, #36]	; 0x24
 8009a6a:	2320      	movs	r3, #32
 8009a6c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a70:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a74:	2330      	movs	r3, #48	; 0x30
 8009a76:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009c20 <_svfiprintf_r+0x1ec>
 8009a7a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009a7e:	f04f 0901 	mov.w	r9, #1
 8009a82:	4623      	mov	r3, r4
 8009a84:	469a      	mov	sl, r3
 8009a86:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a8a:	b10a      	cbz	r2, 8009a90 <_svfiprintf_r+0x5c>
 8009a8c:	2a25      	cmp	r2, #37	; 0x25
 8009a8e:	d1f9      	bne.n	8009a84 <_svfiprintf_r+0x50>
 8009a90:	ebba 0b04 	subs.w	fp, sl, r4
 8009a94:	d00b      	beq.n	8009aae <_svfiprintf_r+0x7a>
 8009a96:	465b      	mov	r3, fp
 8009a98:	4622      	mov	r2, r4
 8009a9a:	4629      	mov	r1, r5
 8009a9c:	4638      	mov	r0, r7
 8009a9e:	f7ff ff6d 	bl	800997c <__ssputs_r>
 8009aa2:	3001      	adds	r0, #1
 8009aa4:	f000 80aa 	beq.w	8009bfc <_svfiprintf_r+0x1c8>
 8009aa8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009aaa:	445a      	add	r2, fp
 8009aac:	9209      	str	r2, [sp, #36]	; 0x24
 8009aae:	f89a 3000 	ldrb.w	r3, [sl]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	f000 80a2 	beq.w	8009bfc <_svfiprintf_r+0x1c8>
 8009ab8:	2300      	movs	r3, #0
 8009aba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009abe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ac2:	f10a 0a01 	add.w	sl, sl, #1
 8009ac6:	9304      	str	r3, [sp, #16]
 8009ac8:	9307      	str	r3, [sp, #28]
 8009aca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009ace:	931a      	str	r3, [sp, #104]	; 0x68
 8009ad0:	4654      	mov	r4, sl
 8009ad2:	2205      	movs	r2, #5
 8009ad4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ad8:	4851      	ldr	r0, [pc, #324]	; (8009c20 <_svfiprintf_r+0x1ec>)
 8009ada:	f7f6 fb81 	bl	80001e0 <memchr>
 8009ade:	9a04      	ldr	r2, [sp, #16]
 8009ae0:	b9d8      	cbnz	r0, 8009b1a <_svfiprintf_r+0xe6>
 8009ae2:	06d0      	lsls	r0, r2, #27
 8009ae4:	bf44      	itt	mi
 8009ae6:	2320      	movmi	r3, #32
 8009ae8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009aec:	0711      	lsls	r1, r2, #28
 8009aee:	bf44      	itt	mi
 8009af0:	232b      	movmi	r3, #43	; 0x2b
 8009af2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009af6:	f89a 3000 	ldrb.w	r3, [sl]
 8009afa:	2b2a      	cmp	r3, #42	; 0x2a
 8009afc:	d015      	beq.n	8009b2a <_svfiprintf_r+0xf6>
 8009afe:	9a07      	ldr	r2, [sp, #28]
 8009b00:	4654      	mov	r4, sl
 8009b02:	2000      	movs	r0, #0
 8009b04:	f04f 0c0a 	mov.w	ip, #10
 8009b08:	4621      	mov	r1, r4
 8009b0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b0e:	3b30      	subs	r3, #48	; 0x30
 8009b10:	2b09      	cmp	r3, #9
 8009b12:	d94e      	bls.n	8009bb2 <_svfiprintf_r+0x17e>
 8009b14:	b1b0      	cbz	r0, 8009b44 <_svfiprintf_r+0x110>
 8009b16:	9207      	str	r2, [sp, #28]
 8009b18:	e014      	b.n	8009b44 <_svfiprintf_r+0x110>
 8009b1a:	eba0 0308 	sub.w	r3, r0, r8
 8009b1e:	fa09 f303 	lsl.w	r3, r9, r3
 8009b22:	4313      	orrs	r3, r2
 8009b24:	9304      	str	r3, [sp, #16]
 8009b26:	46a2      	mov	sl, r4
 8009b28:	e7d2      	b.n	8009ad0 <_svfiprintf_r+0x9c>
 8009b2a:	9b03      	ldr	r3, [sp, #12]
 8009b2c:	1d19      	adds	r1, r3, #4
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	9103      	str	r1, [sp, #12]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	bfbb      	ittet	lt
 8009b36:	425b      	neglt	r3, r3
 8009b38:	f042 0202 	orrlt.w	r2, r2, #2
 8009b3c:	9307      	strge	r3, [sp, #28]
 8009b3e:	9307      	strlt	r3, [sp, #28]
 8009b40:	bfb8      	it	lt
 8009b42:	9204      	strlt	r2, [sp, #16]
 8009b44:	7823      	ldrb	r3, [r4, #0]
 8009b46:	2b2e      	cmp	r3, #46	; 0x2e
 8009b48:	d10c      	bne.n	8009b64 <_svfiprintf_r+0x130>
 8009b4a:	7863      	ldrb	r3, [r4, #1]
 8009b4c:	2b2a      	cmp	r3, #42	; 0x2a
 8009b4e:	d135      	bne.n	8009bbc <_svfiprintf_r+0x188>
 8009b50:	9b03      	ldr	r3, [sp, #12]
 8009b52:	1d1a      	adds	r2, r3, #4
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	9203      	str	r2, [sp, #12]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	bfb8      	it	lt
 8009b5c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009b60:	3402      	adds	r4, #2
 8009b62:	9305      	str	r3, [sp, #20]
 8009b64:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009c30 <_svfiprintf_r+0x1fc>
 8009b68:	7821      	ldrb	r1, [r4, #0]
 8009b6a:	2203      	movs	r2, #3
 8009b6c:	4650      	mov	r0, sl
 8009b6e:	f7f6 fb37 	bl	80001e0 <memchr>
 8009b72:	b140      	cbz	r0, 8009b86 <_svfiprintf_r+0x152>
 8009b74:	2340      	movs	r3, #64	; 0x40
 8009b76:	eba0 000a 	sub.w	r0, r0, sl
 8009b7a:	fa03 f000 	lsl.w	r0, r3, r0
 8009b7e:	9b04      	ldr	r3, [sp, #16]
 8009b80:	4303      	orrs	r3, r0
 8009b82:	3401      	adds	r4, #1
 8009b84:	9304      	str	r3, [sp, #16]
 8009b86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b8a:	4826      	ldr	r0, [pc, #152]	; (8009c24 <_svfiprintf_r+0x1f0>)
 8009b8c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009b90:	2206      	movs	r2, #6
 8009b92:	f7f6 fb25 	bl	80001e0 <memchr>
 8009b96:	2800      	cmp	r0, #0
 8009b98:	d038      	beq.n	8009c0c <_svfiprintf_r+0x1d8>
 8009b9a:	4b23      	ldr	r3, [pc, #140]	; (8009c28 <_svfiprintf_r+0x1f4>)
 8009b9c:	bb1b      	cbnz	r3, 8009be6 <_svfiprintf_r+0x1b2>
 8009b9e:	9b03      	ldr	r3, [sp, #12]
 8009ba0:	3307      	adds	r3, #7
 8009ba2:	f023 0307 	bic.w	r3, r3, #7
 8009ba6:	3308      	adds	r3, #8
 8009ba8:	9303      	str	r3, [sp, #12]
 8009baa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bac:	4433      	add	r3, r6
 8009bae:	9309      	str	r3, [sp, #36]	; 0x24
 8009bb0:	e767      	b.n	8009a82 <_svfiprintf_r+0x4e>
 8009bb2:	fb0c 3202 	mla	r2, ip, r2, r3
 8009bb6:	460c      	mov	r4, r1
 8009bb8:	2001      	movs	r0, #1
 8009bba:	e7a5      	b.n	8009b08 <_svfiprintf_r+0xd4>
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	3401      	adds	r4, #1
 8009bc0:	9305      	str	r3, [sp, #20]
 8009bc2:	4619      	mov	r1, r3
 8009bc4:	f04f 0c0a 	mov.w	ip, #10
 8009bc8:	4620      	mov	r0, r4
 8009bca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009bce:	3a30      	subs	r2, #48	; 0x30
 8009bd0:	2a09      	cmp	r2, #9
 8009bd2:	d903      	bls.n	8009bdc <_svfiprintf_r+0x1a8>
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d0c5      	beq.n	8009b64 <_svfiprintf_r+0x130>
 8009bd8:	9105      	str	r1, [sp, #20]
 8009bda:	e7c3      	b.n	8009b64 <_svfiprintf_r+0x130>
 8009bdc:	fb0c 2101 	mla	r1, ip, r1, r2
 8009be0:	4604      	mov	r4, r0
 8009be2:	2301      	movs	r3, #1
 8009be4:	e7f0      	b.n	8009bc8 <_svfiprintf_r+0x194>
 8009be6:	ab03      	add	r3, sp, #12
 8009be8:	9300      	str	r3, [sp, #0]
 8009bea:	462a      	mov	r2, r5
 8009bec:	4b0f      	ldr	r3, [pc, #60]	; (8009c2c <_svfiprintf_r+0x1f8>)
 8009bee:	a904      	add	r1, sp, #16
 8009bf0:	4638      	mov	r0, r7
 8009bf2:	f3af 8000 	nop.w
 8009bf6:	1c42      	adds	r2, r0, #1
 8009bf8:	4606      	mov	r6, r0
 8009bfa:	d1d6      	bne.n	8009baa <_svfiprintf_r+0x176>
 8009bfc:	89ab      	ldrh	r3, [r5, #12]
 8009bfe:	065b      	lsls	r3, r3, #25
 8009c00:	f53f af2c 	bmi.w	8009a5c <_svfiprintf_r+0x28>
 8009c04:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009c06:	b01d      	add	sp, #116	; 0x74
 8009c08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c0c:	ab03      	add	r3, sp, #12
 8009c0e:	9300      	str	r3, [sp, #0]
 8009c10:	462a      	mov	r2, r5
 8009c12:	4b06      	ldr	r3, [pc, #24]	; (8009c2c <_svfiprintf_r+0x1f8>)
 8009c14:	a904      	add	r1, sp, #16
 8009c16:	4638      	mov	r0, r7
 8009c18:	f000 f9d4 	bl	8009fc4 <_printf_i>
 8009c1c:	e7eb      	b.n	8009bf6 <_svfiprintf_r+0x1c2>
 8009c1e:	bf00      	nop
 8009c20:	0800a81c 	.word	0x0800a81c
 8009c24:	0800a826 	.word	0x0800a826
 8009c28:	00000000 	.word	0x00000000
 8009c2c:	0800997d 	.word	0x0800997d
 8009c30:	0800a822 	.word	0x0800a822

08009c34 <__sfputc_r>:
 8009c34:	6893      	ldr	r3, [r2, #8]
 8009c36:	3b01      	subs	r3, #1
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	b410      	push	{r4}
 8009c3c:	6093      	str	r3, [r2, #8]
 8009c3e:	da08      	bge.n	8009c52 <__sfputc_r+0x1e>
 8009c40:	6994      	ldr	r4, [r2, #24]
 8009c42:	42a3      	cmp	r3, r4
 8009c44:	db01      	blt.n	8009c4a <__sfputc_r+0x16>
 8009c46:	290a      	cmp	r1, #10
 8009c48:	d103      	bne.n	8009c52 <__sfputc_r+0x1e>
 8009c4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c4e:	f000 baf1 	b.w	800a234 <__swbuf_r>
 8009c52:	6813      	ldr	r3, [r2, #0]
 8009c54:	1c58      	adds	r0, r3, #1
 8009c56:	6010      	str	r0, [r2, #0]
 8009c58:	7019      	strb	r1, [r3, #0]
 8009c5a:	4608      	mov	r0, r1
 8009c5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c60:	4770      	bx	lr

08009c62 <__sfputs_r>:
 8009c62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c64:	4606      	mov	r6, r0
 8009c66:	460f      	mov	r7, r1
 8009c68:	4614      	mov	r4, r2
 8009c6a:	18d5      	adds	r5, r2, r3
 8009c6c:	42ac      	cmp	r4, r5
 8009c6e:	d101      	bne.n	8009c74 <__sfputs_r+0x12>
 8009c70:	2000      	movs	r0, #0
 8009c72:	e007      	b.n	8009c84 <__sfputs_r+0x22>
 8009c74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c78:	463a      	mov	r2, r7
 8009c7a:	4630      	mov	r0, r6
 8009c7c:	f7ff ffda 	bl	8009c34 <__sfputc_r>
 8009c80:	1c43      	adds	r3, r0, #1
 8009c82:	d1f3      	bne.n	8009c6c <__sfputs_r+0xa>
 8009c84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009c88 <_vfiprintf_r>:
 8009c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c8c:	460d      	mov	r5, r1
 8009c8e:	b09d      	sub	sp, #116	; 0x74
 8009c90:	4614      	mov	r4, r2
 8009c92:	4698      	mov	r8, r3
 8009c94:	4606      	mov	r6, r0
 8009c96:	b118      	cbz	r0, 8009ca0 <_vfiprintf_r+0x18>
 8009c98:	6983      	ldr	r3, [r0, #24]
 8009c9a:	b90b      	cbnz	r3, 8009ca0 <_vfiprintf_r+0x18>
 8009c9c:	f7ff fa84 	bl	80091a8 <__sinit>
 8009ca0:	4b89      	ldr	r3, [pc, #548]	; (8009ec8 <_vfiprintf_r+0x240>)
 8009ca2:	429d      	cmp	r5, r3
 8009ca4:	d11b      	bne.n	8009cde <_vfiprintf_r+0x56>
 8009ca6:	6875      	ldr	r5, [r6, #4]
 8009ca8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009caa:	07d9      	lsls	r1, r3, #31
 8009cac:	d405      	bmi.n	8009cba <_vfiprintf_r+0x32>
 8009cae:	89ab      	ldrh	r3, [r5, #12]
 8009cb0:	059a      	lsls	r2, r3, #22
 8009cb2:	d402      	bmi.n	8009cba <_vfiprintf_r+0x32>
 8009cb4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009cb6:	f7ff fb3a 	bl	800932e <__retarget_lock_acquire_recursive>
 8009cba:	89ab      	ldrh	r3, [r5, #12]
 8009cbc:	071b      	lsls	r3, r3, #28
 8009cbe:	d501      	bpl.n	8009cc4 <_vfiprintf_r+0x3c>
 8009cc0:	692b      	ldr	r3, [r5, #16]
 8009cc2:	b9eb      	cbnz	r3, 8009d00 <_vfiprintf_r+0x78>
 8009cc4:	4629      	mov	r1, r5
 8009cc6:	4630      	mov	r0, r6
 8009cc8:	f000 fb06 	bl	800a2d8 <__swsetup_r>
 8009ccc:	b1c0      	cbz	r0, 8009d00 <_vfiprintf_r+0x78>
 8009cce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009cd0:	07dc      	lsls	r4, r3, #31
 8009cd2:	d50e      	bpl.n	8009cf2 <_vfiprintf_r+0x6a>
 8009cd4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009cd8:	b01d      	add	sp, #116	; 0x74
 8009cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cde:	4b7b      	ldr	r3, [pc, #492]	; (8009ecc <_vfiprintf_r+0x244>)
 8009ce0:	429d      	cmp	r5, r3
 8009ce2:	d101      	bne.n	8009ce8 <_vfiprintf_r+0x60>
 8009ce4:	68b5      	ldr	r5, [r6, #8]
 8009ce6:	e7df      	b.n	8009ca8 <_vfiprintf_r+0x20>
 8009ce8:	4b79      	ldr	r3, [pc, #484]	; (8009ed0 <_vfiprintf_r+0x248>)
 8009cea:	429d      	cmp	r5, r3
 8009cec:	bf08      	it	eq
 8009cee:	68f5      	ldreq	r5, [r6, #12]
 8009cf0:	e7da      	b.n	8009ca8 <_vfiprintf_r+0x20>
 8009cf2:	89ab      	ldrh	r3, [r5, #12]
 8009cf4:	0598      	lsls	r0, r3, #22
 8009cf6:	d4ed      	bmi.n	8009cd4 <_vfiprintf_r+0x4c>
 8009cf8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009cfa:	f7ff fb19 	bl	8009330 <__retarget_lock_release_recursive>
 8009cfe:	e7e9      	b.n	8009cd4 <_vfiprintf_r+0x4c>
 8009d00:	2300      	movs	r3, #0
 8009d02:	9309      	str	r3, [sp, #36]	; 0x24
 8009d04:	2320      	movs	r3, #32
 8009d06:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d0a:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d0e:	2330      	movs	r3, #48	; 0x30
 8009d10:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009ed4 <_vfiprintf_r+0x24c>
 8009d14:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009d18:	f04f 0901 	mov.w	r9, #1
 8009d1c:	4623      	mov	r3, r4
 8009d1e:	469a      	mov	sl, r3
 8009d20:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d24:	b10a      	cbz	r2, 8009d2a <_vfiprintf_r+0xa2>
 8009d26:	2a25      	cmp	r2, #37	; 0x25
 8009d28:	d1f9      	bne.n	8009d1e <_vfiprintf_r+0x96>
 8009d2a:	ebba 0b04 	subs.w	fp, sl, r4
 8009d2e:	d00b      	beq.n	8009d48 <_vfiprintf_r+0xc0>
 8009d30:	465b      	mov	r3, fp
 8009d32:	4622      	mov	r2, r4
 8009d34:	4629      	mov	r1, r5
 8009d36:	4630      	mov	r0, r6
 8009d38:	f7ff ff93 	bl	8009c62 <__sfputs_r>
 8009d3c:	3001      	adds	r0, #1
 8009d3e:	f000 80aa 	beq.w	8009e96 <_vfiprintf_r+0x20e>
 8009d42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d44:	445a      	add	r2, fp
 8009d46:	9209      	str	r2, [sp, #36]	; 0x24
 8009d48:	f89a 3000 	ldrb.w	r3, [sl]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	f000 80a2 	beq.w	8009e96 <_vfiprintf_r+0x20e>
 8009d52:	2300      	movs	r3, #0
 8009d54:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009d58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d5c:	f10a 0a01 	add.w	sl, sl, #1
 8009d60:	9304      	str	r3, [sp, #16]
 8009d62:	9307      	str	r3, [sp, #28]
 8009d64:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009d68:	931a      	str	r3, [sp, #104]	; 0x68
 8009d6a:	4654      	mov	r4, sl
 8009d6c:	2205      	movs	r2, #5
 8009d6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d72:	4858      	ldr	r0, [pc, #352]	; (8009ed4 <_vfiprintf_r+0x24c>)
 8009d74:	f7f6 fa34 	bl	80001e0 <memchr>
 8009d78:	9a04      	ldr	r2, [sp, #16]
 8009d7a:	b9d8      	cbnz	r0, 8009db4 <_vfiprintf_r+0x12c>
 8009d7c:	06d1      	lsls	r1, r2, #27
 8009d7e:	bf44      	itt	mi
 8009d80:	2320      	movmi	r3, #32
 8009d82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d86:	0713      	lsls	r3, r2, #28
 8009d88:	bf44      	itt	mi
 8009d8a:	232b      	movmi	r3, #43	; 0x2b
 8009d8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d90:	f89a 3000 	ldrb.w	r3, [sl]
 8009d94:	2b2a      	cmp	r3, #42	; 0x2a
 8009d96:	d015      	beq.n	8009dc4 <_vfiprintf_r+0x13c>
 8009d98:	9a07      	ldr	r2, [sp, #28]
 8009d9a:	4654      	mov	r4, sl
 8009d9c:	2000      	movs	r0, #0
 8009d9e:	f04f 0c0a 	mov.w	ip, #10
 8009da2:	4621      	mov	r1, r4
 8009da4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009da8:	3b30      	subs	r3, #48	; 0x30
 8009daa:	2b09      	cmp	r3, #9
 8009dac:	d94e      	bls.n	8009e4c <_vfiprintf_r+0x1c4>
 8009dae:	b1b0      	cbz	r0, 8009dde <_vfiprintf_r+0x156>
 8009db0:	9207      	str	r2, [sp, #28]
 8009db2:	e014      	b.n	8009dde <_vfiprintf_r+0x156>
 8009db4:	eba0 0308 	sub.w	r3, r0, r8
 8009db8:	fa09 f303 	lsl.w	r3, r9, r3
 8009dbc:	4313      	orrs	r3, r2
 8009dbe:	9304      	str	r3, [sp, #16]
 8009dc0:	46a2      	mov	sl, r4
 8009dc2:	e7d2      	b.n	8009d6a <_vfiprintf_r+0xe2>
 8009dc4:	9b03      	ldr	r3, [sp, #12]
 8009dc6:	1d19      	adds	r1, r3, #4
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	9103      	str	r1, [sp, #12]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	bfbb      	ittet	lt
 8009dd0:	425b      	neglt	r3, r3
 8009dd2:	f042 0202 	orrlt.w	r2, r2, #2
 8009dd6:	9307      	strge	r3, [sp, #28]
 8009dd8:	9307      	strlt	r3, [sp, #28]
 8009dda:	bfb8      	it	lt
 8009ddc:	9204      	strlt	r2, [sp, #16]
 8009dde:	7823      	ldrb	r3, [r4, #0]
 8009de0:	2b2e      	cmp	r3, #46	; 0x2e
 8009de2:	d10c      	bne.n	8009dfe <_vfiprintf_r+0x176>
 8009de4:	7863      	ldrb	r3, [r4, #1]
 8009de6:	2b2a      	cmp	r3, #42	; 0x2a
 8009de8:	d135      	bne.n	8009e56 <_vfiprintf_r+0x1ce>
 8009dea:	9b03      	ldr	r3, [sp, #12]
 8009dec:	1d1a      	adds	r2, r3, #4
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	9203      	str	r2, [sp, #12]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	bfb8      	it	lt
 8009df6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009dfa:	3402      	adds	r4, #2
 8009dfc:	9305      	str	r3, [sp, #20]
 8009dfe:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009ee4 <_vfiprintf_r+0x25c>
 8009e02:	7821      	ldrb	r1, [r4, #0]
 8009e04:	2203      	movs	r2, #3
 8009e06:	4650      	mov	r0, sl
 8009e08:	f7f6 f9ea 	bl	80001e0 <memchr>
 8009e0c:	b140      	cbz	r0, 8009e20 <_vfiprintf_r+0x198>
 8009e0e:	2340      	movs	r3, #64	; 0x40
 8009e10:	eba0 000a 	sub.w	r0, r0, sl
 8009e14:	fa03 f000 	lsl.w	r0, r3, r0
 8009e18:	9b04      	ldr	r3, [sp, #16]
 8009e1a:	4303      	orrs	r3, r0
 8009e1c:	3401      	adds	r4, #1
 8009e1e:	9304      	str	r3, [sp, #16]
 8009e20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e24:	482c      	ldr	r0, [pc, #176]	; (8009ed8 <_vfiprintf_r+0x250>)
 8009e26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009e2a:	2206      	movs	r2, #6
 8009e2c:	f7f6 f9d8 	bl	80001e0 <memchr>
 8009e30:	2800      	cmp	r0, #0
 8009e32:	d03f      	beq.n	8009eb4 <_vfiprintf_r+0x22c>
 8009e34:	4b29      	ldr	r3, [pc, #164]	; (8009edc <_vfiprintf_r+0x254>)
 8009e36:	bb1b      	cbnz	r3, 8009e80 <_vfiprintf_r+0x1f8>
 8009e38:	9b03      	ldr	r3, [sp, #12]
 8009e3a:	3307      	adds	r3, #7
 8009e3c:	f023 0307 	bic.w	r3, r3, #7
 8009e40:	3308      	adds	r3, #8
 8009e42:	9303      	str	r3, [sp, #12]
 8009e44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e46:	443b      	add	r3, r7
 8009e48:	9309      	str	r3, [sp, #36]	; 0x24
 8009e4a:	e767      	b.n	8009d1c <_vfiprintf_r+0x94>
 8009e4c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e50:	460c      	mov	r4, r1
 8009e52:	2001      	movs	r0, #1
 8009e54:	e7a5      	b.n	8009da2 <_vfiprintf_r+0x11a>
 8009e56:	2300      	movs	r3, #0
 8009e58:	3401      	adds	r4, #1
 8009e5a:	9305      	str	r3, [sp, #20]
 8009e5c:	4619      	mov	r1, r3
 8009e5e:	f04f 0c0a 	mov.w	ip, #10
 8009e62:	4620      	mov	r0, r4
 8009e64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e68:	3a30      	subs	r2, #48	; 0x30
 8009e6a:	2a09      	cmp	r2, #9
 8009e6c:	d903      	bls.n	8009e76 <_vfiprintf_r+0x1ee>
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d0c5      	beq.n	8009dfe <_vfiprintf_r+0x176>
 8009e72:	9105      	str	r1, [sp, #20]
 8009e74:	e7c3      	b.n	8009dfe <_vfiprintf_r+0x176>
 8009e76:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e7a:	4604      	mov	r4, r0
 8009e7c:	2301      	movs	r3, #1
 8009e7e:	e7f0      	b.n	8009e62 <_vfiprintf_r+0x1da>
 8009e80:	ab03      	add	r3, sp, #12
 8009e82:	9300      	str	r3, [sp, #0]
 8009e84:	462a      	mov	r2, r5
 8009e86:	4b16      	ldr	r3, [pc, #88]	; (8009ee0 <_vfiprintf_r+0x258>)
 8009e88:	a904      	add	r1, sp, #16
 8009e8a:	4630      	mov	r0, r6
 8009e8c:	f3af 8000 	nop.w
 8009e90:	4607      	mov	r7, r0
 8009e92:	1c78      	adds	r0, r7, #1
 8009e94:	d1d6      	bne.n	8009e44 <_vfiprintf_r+0x1bc>
 8009e96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009e98:	07d9      	lsls	r1, r3, #31
 8009e9a:	d405      	bmi.n	8009ea8 <_vfiprintf_r+0x220>
 8009e9c:	89ab      	ldrh	r3, [r5, #12]
 8009e9e:	059a      	lsls	r2, r3, #22
 8009ea0:	d402      	bmi.n	8009ea8 <_vfiprintf_r+0x220>
 8009ea2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009ea4:	f7ff fa44 	bl	8009330 <__retarget_lock_release_recursive>
 8009ea8:	89ab      	ldrh	r3, [r5, #12]
 8009eaa:	065b      	lsls	r3, r3, #25
 8009eac:	f53f af12 	bmi.w	8009cd4 <_vfiprintf_r+0x4c>
 8009eb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009eb2:	e711      	b.n	8009cd8 <_vfiprintf_r+0x50>
 8009eb4:	ab03      	add	r3, sp, #12
 8009eb6:	9300      	str	r3, [sp, #0]
 8009eb8:	462a      	mov	r2, r5
 8009eba:	4b09      	ldr	r3, [pc, #36]	; (8009ee0 <_vfiprintf_r+0x258>)
 8009ebc:	a904      	add	r1, sp, #16
 8009ebe:	4630      	mov	r0, r6
 8009ec0:	f000 f880 	bl	8009fc4 <_printf_i>
 8009ec4:	e7e4      	b.n	8009e90 <_vfiprintf_r+0x208>
 8009ec6:	bf00      	nop
 8009ec8:	0800a7d8 	.word	0x0800a7d8
 8009ecc:	0800a7f8 	.word	0x0800a7f8
 8009ed0:	0800a7b8 	.word	0x0800a7b8
 8009ed4:	0800a81c 	.word	0x0800a81c
 8009ed8:	0800a826 	.word	0x0800a826
 8009edc:	00000000 	.word	0x00000000
 8009ee0:	08009c63 	.word	0x08009c63
 8009ee4:	0800a822 	.word	0x0800a822

08009ee8 <_printf_common>:
 8009ee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009eec:	4616      	mov	r6, r2
 8009eee:	4699      	mov	r9, r3
 8009ef0:	688a      	ldr	r2, [r1, #8]
 8009ef2:	690b      	ldr	r3, [r1, #16]
 8009ef4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009ef8:	4293      	cmp	r3, r2
 8009efa:	bfb8      	it	lt
 8009efc:	4613      	movlt	r3, r2
 8009efe:	6033      	str	r3, [r6, #0]
 8009f00:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009f04:	4607      	mov	r7, r0
 8009f06:	460c      	mov	r4, r1
 8009f08:	b10a      	cbz	r2, 8009f0e <_printf_common+0x26>
 8009f0a:	3301      	adds	r3, #1
 8009f0c:	6033      	str	r3, [r6, #0]
 8009f0e:	6823      	ldr	r3, [r4, #0]
 8009f10:	0699      	lsls	r1, r3, #26
 8009f12:	bf42      	ittt	mi
 8009f14:	6833      	ldrmi	r3, [r6, #0]
 8009f16:	3302      	addmi	r3, #2
 8009f18:	6033      	strmi	r3, [r6, #0]
 8009f1a:	6825      	ldr	r5, [r4, #0]
 8009f1c:	f015 0506 	ands.w	r5, r5, #6
 8009f20:	d106      	bne.n	8009f30 <_printf_common+0x48>
 8009f22:	f104 0a19 	add.w	sl, r4, #25
 8009f26:	68e3      	ldr	r3, [r4, #12]
 8009f28:	6832      	ldr	r2, [r6, #0]
 8009f2a:	1a9b      	subs	r3, r3, r2
 8009f2c:	42ab      	cmp	r3, r5
 8009f2e:	dc26      	bgt.n	8009f7e <_printf_common+0x96>
 8009f30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009f34:	1e13      	subs	r3, r2, #0
 8009f36:	6822      	ldr	r2, [r4, #0]
 8009f38:	bf18      	it	ne
 8009f3a:	2301      	movne	r3, #1
 8009f3c:	0692      	lsls	r2, r2, #26
 8009f3e:	d42b      	bmi.n	8009f98 <_printf_common+0xb0>
 8009f40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009f44:	4649      	mov	r1, r9
 8009f46:	4638      	mov	r0, r7
 8009f48:	47c0      	blx	r8
 8009f4a:	3001      	adds	r0, #1
 8009f4c:	d01e      	beq.n	8009f8c <_printf_common+0xa4>
 8009f4e:	6823      	ldr	r3, [r4, #0]
 8009f50:	68e5      	ldr	r5, [r4, #12]
 8009f52:	6832      	ldr	r2, [r6, #0]
 8009f54:	f003 0306 	and.w	r3, r3, #6
 8009f58:	2b04      	cmp	r3, #4
 8009f5a:	bf08      	it	eq
 8009f5c:	1aad      	subeq	r5, r5, r2
 8009f5e:	68a3      	ldr	r3, [r4, #8]
 8009f60:	6922      	ldr	r2, [r4, #16]
 8009f62:	bf0c      	ite	eq
 8009f64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009f68:	2500      	movne	r5, #0
 8009f6a:	4293      	cmp	r3, r2
 8009f6c:	bfc4      	itt	gt
 8009f6e:	1a9b      	subgt	r3, r3, r2
 8009f70:	18ed      	addgt	r5, r5, r3
 8009f72:	2600      	movs	r6, #0
 8009f74:	341a      	adds	r4, #26
 8009f76:	42b5      	cmp	r5, r6
 8009f78:	d11a      	bne.n	8009fb0 <_printf_common+0xc8>
 8009f7a:	2000      	movs	r0, #0
 8009f7c:	e008      	b.n	8009f90 <_printf_common+0xa8>
 8009f7e:	2301      	movs	r3, #1
 8009f80:	4652      	mov	r2, sl
 8009f82:	4649      	mov	r1, r9
 8009f84:	4638      	mov	r0, r7
 8009f86:	47c0      	blx	r8
 8009f88:	3001      	adds	r0, #1
 8009f8a:	d103      	bne.n	8009f94 <_printf_common+0xac>
 8009f8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009f90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f94:	3501      	adds	r5, #1
 8009f96:	e7c6      	b.n	8009f26 <_printf_common+0x3e>
 8009f98:	18e1      	adds	r1, r4, r3
 8009f9a:	1c5a      	adds	r2, r3, #1
 8009f9c:	2030      	movs	r0, #48	; 0x30
 8009f9e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009fa2:	4422      	add	r2, r4
 8009fa4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009fa8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009fac:	3302      	adds	r3, #2
 8009fae:	e7c7      	b.n	8009f40 <_printf_common+0x58>
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	4622      	mov	r2, r4
 8009fb4:	4649      	mov	r1, r9
 8009fb6:	4638      	mov	r0, r7
 8009fb8:	47c0      	blx	r8
 8009fba:	3001      	adds	r0, #1
 8009fbc:	d0e6      	beq.n	8009f8c <_printf_common+0xa4>
 8009fbe:	3601      	adds	r6, #1
 8009fc0:	e7d9      	b.n	8009f76 <_printf_common+0x8e>
	...

08009fc4 <_printf_i>:
 8009fc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009fc8:	7e0f      	ldrb	r7, [r1, #24]
 8009fca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009fcc:	2f78      	cmp	r7, #120	; 0x78
 8009fce:	4691      	mov	r9, r2
 8009fd0:	4680      	mov	r8, r0
 8009fd2:	460c      	mov	r4, r1
 8009fd4:	469a      	mov	sl, r3
 8009fd6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009fda:	d807      	bhi.n	8009fec <_printf_i+0x28>
 8009fdc:	2f62      	cmp	r7, #98	; 0x62
 8009fde:	d80a      	bhi.n	8009ff6 <_printf_i+0x32>
 8009fe0:	2f00      	cmp	r7, #0
 8009fe2:	f000 80d8 	beq.w	800a196 <_printf_i+0x1d2>
 8009fe6:	2f58      	cmp	r7, #88	; 0x58
 8009fe8:	f000 80a3 	beq.w	800a132 <_printf_i+0x16e>
 8009fec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009ff0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009ff4:	e03a      	b.n	800a06c <_printf_i+0xa8>
 8009ff6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009ffa:	2b15      	cmp	r3, #21
 8009ffc:	d8f6      	bhi.n	8009fec <_printf_i+0x28>
 8009ffe:	a101      	add	r1, pc, #4	; (adr r1, 800a004 <_printf_i+0x40>)
 800a000:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a004:	0800a05d 	.word	0x0800a05d
 800a008:	0800a071 	.word	0x0800a071
 800a00c:	08009fed 	.word	0x08009fed
 800a010:	08009fed 	.word	0x08009fed
 800a014:	08009fed 	.word	0x08009fed
 800a018:	08009fed 	.word	0x08009fed
 800a01c:	0800a071 	.word	0x0800a071
 800a020:	08009fed 	.word	0x08009fed
 800a024:	08009fed 	.word	0x08009fed
 800a028:	08009fed 	.word	0x08009fed
 800a02c:	08009fed 	.word	0x08009fed
 800a030:	0800a17d 	.word	0x0800a17d
 800a034:	0800a0a1 	.word	0x0800a0a1
 800a038:	0800a15f 	.word	0x0800a15f
 800a03c:	08009fed 	.word	0x08009fed
 800a040:	08009fed 	.word	0x08009fed
 800a044:	0800a19f 	.word	0x0800a19f
 800a048:	08009fed 	.word	0x08009fed
 800a04c:	0800a0a1 	.word	0x0800a0a1
 800a050:	08009fed 	.word	0x08009fed
 800a054:	08009fed 	.word	0x08009fed
 800a058:	0800a167 	.word	0x0800a167
 800a05c:	682b      	ldr	r3, [r5, #0]
 800a05e:	1d1a      	adds	r2, r3, #4
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	602a      	str	r2, [r5, #0]
 800a064:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a068:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a06c:	2301      	movs	r3, #1
 800a06e:	e0a3      	b.n	800a1b8 <_printf_i+0x1f4>
 800a070:	6820      	ldr	r0, [r4, #0]
 800a072:	6829      	ldr	r1, [r5, #0]
 800a074:	0606      	lsls	r6, r0, #24
 800a076:	f101 0304 	add.w	r3, r1, #4
 800a07a:	d50a      	bpl.n	800a092 <_printf_i+0xce>
 800a07c:	680e      	ldr	r6, [r1, #0]
 800a07e:	602b      	str	r3, [r5, #0]
 800a080:	2e00      	cmp	r6, #0
 800a082:	da03      	bge.n	800a08c <_printf_i+0xc8>
 800a084:	232d      	movs	r3, #45	; 0x2d
 800a086:	4276      	negs	r6, r6
 800a088:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a08c:	485e      	ldr	r0, [pc, #376]	; (800a208 <_printf_i+0x244>)
 800a08e:	230a      	movs	r3, #10
 800a090:	e019      	b.n	800a0c6 <_printf_i+0x102>
 800a092:	680e      	ldr	r6, [r1, #0]
 800a094:	602b      	str	r3, [r5, #0]
 800a096:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a09a:	bf18      	it	ne
 800a09c:	b236      	sxthne	r6, r6
 800a09e:	e7ef      	b.n	800a080 <_printf_i+0xbc>
 800a0a0:	682b      	ldr	r3, [r5, #0]
 800a0a2:	6820      	ldr	r0, [r4, #0]
 800a0a4:	1d19      	adds	r1, r3, #4
 800a0a6:	6029      	str	r1, [r5, #0]
 800a0a8:	0601      	lsls	r1, r0, #24
 800a0aa:	d501      	bpl.n	800a0b0 <_printf_i+0xec>
 800a0ac:	681e      	ldr	r6, [r3, #0]
 800a0ae:	e002      	b.n	800a0b6 <_printf_i+0xf2>
 800a0b0:	0646      	lsls	r6, r0, #25
 800a0b2:	d5fb      	bpl.n	800a0ac <_printf_i+0xe8>
 800a0b4:	881e      	ldrh	r6, [r3, #0]
 800a0b6:	4854      	ldr	r0, [pc, #336]	; (800a208 <_printf_i+0x244>)
 800a0b8:	2f6f      	cmp	r7, #111	; 0x6f
 800a0ba:	bf0c      	ite	eq
 800a0bc:	2308      	moveq	r3, #8
 800a0be:	230a      	movne	r3, #10
 800a0c0:	2100      	movs	r1, #0
 800a0c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a0c6:	6865      	ldr	r5, [r4, #4]
 800a0c8:	60a5      	str	r5, [r4, #8]
 800a0ca:	2d00      	cmp	r5, #0
 800a0cc:	bfa2      	ittt	ge
 800a0ce:	6821      	ldrge	r1, [r4, #0]
 800a0d0:	f021 0104 	bicge.w	r1, r1, #4
 800a0d4:	6021      	strge	r1, [r4, #0]
 800a0d6:	b90e      	cbnz	r6, 800a0dc <_printf_i+0x118>
 800a0d8:	2d00      	cmp	r5, #0
 800a0da:	d04d      	beq.n	800a178 <_printf_i+0x1b4>
 800a0dc:	4615      	mov	r5, r2
 800a0de:	fbb6 f1f3 	udiv	r1, r6, r3
 800a0e2:	fb03 6711 	mls	r7, r3, r1, r6
 800a0e6:	5dc7      	ldrb	r7, [r0, r7]
 800a0e8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a0ec:	4637      	mov	r7, r6
 800a0ee:	42bb      	cmp	r3, r7
 800a0f0:	460e      	mov	r6, r1
 800a0f2:	d9f4      	bls.n	800a0de <_printf_i+0x11a>
 800a0f4:	2b08      	cmp	r3, #8
 800a0f6:	d10b      	bne.n	800a110 <_printf_i+0x14c>
 800a0f8:	6823      	ldr	r3, [r4, #0]
 800a0fa:	07de      	lsls	r6, r3, #31
 800a0fc:	d508      	bpl.n	800a110 <_printf_i+0x14c>
 800a0fe:	6923      	ldr	r3, [r4, #16]
 800a100:	6861      	ldr	r1, [r4, #4]
 800a102:	4299      	cmp	r1, r3
 800a104:	bfde      	ittt	le
 800a106:	2330      	movle	r3, #48	; 0x30
 800a108:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a10c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800a110:	1b52      	subs	r2, r2, r5
 800a112:	6122      	str	r2, [r4, #16]
 800a114:	f8cd a000 	str.w	sl, [sp]
 800a118:	464b      	mov	r3, r9
 800a11a:	aa03      	add	r2, sp, #12
 800a11c:	4621      	mov	r1, r4
 800a11e:	4640      	mov	r0, r8
 800a120:	f7ff fee2 	bl	8009ee8 <_printf_common>
 800a124:	3001      	adds	r0, #1
 800a126:	d14c      	bne.n	800a1c2 <_printf_i+0x1fe>
 800a128:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a12c:	b004      	add	sp, #16
 800a12e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a132:	4835      	ldr	r0, [pc, #212]	; (800a208 <_printf_i+0x244>)
 800a134:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a138:	6829      	ldr	r1, [r5, #0]
 800a13a:	6823      	ldr	r3, [r4, #0]
 800a13c:	f851 6b04 	ldr.w	r6, [r1], #4
 800a140:	6029      	str	r1, [r5, #0]
 800a142:	061d      	lsls	r5, r3, #24
 800a144:	d514      	bpl.n	800a170 <_printf_i+0x1ac>
 800a146:	07df      	lsls	r7, r3, #31
 800a148:	bf44      	itt	mi
 800a14a:	f043 0320 	orrmi.w	r3, r3, #32
 800a14e:	6023      	strmi	r3, [r4, #0]
 800a150:	b91e      	cbnz	r6, 800a15a <_printf_i+0x196>
 800a152:	6823      	ldr	r3, [r4, #0]
 800a154:	f023 0320 	bic.w	r3, r3, #32
 800a158:	6023      	str	r3, [r4, #0]
 800a15a:	2310      	movs	r3, #16
 800a15c:	e7b0      	b.n	800a0c0 <_printf_i+0xfc>
 800a15e:	6823      	ldr	r3, [r4, #0]
 800a160:	f043 0320 	orr.w	r3, r3, #32
 800a164:	6023      	str	r3, [r4, #0]
 800a166:	2378      	movs	r3, #120	; 0x78
 800a168:	4828      	ldr	r0, [pc, #160]	; (800a20c <_printf_i+0x248>)
 800a16a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a16e:	e7e3      	b.n	800a138 <_printf_i+0x174>
 800a170:	0659      	lsls	r1, r3, #25
 800a172:	bf48      	it	mi
 800a174:	b2b6      	uxthmi	r6, r6
 800a176:	e7e6      	b.n	800a146 <_printf_i+0x182>
 800a178:	4615      	mov	r5, r2
 800a17a:	e7bb      	b.n	800a0f4 <_printf_i+0x130>
 800a17c:	682b      	ldr	r3, [r5, #0]
 800a17e:	6826      	ldr	r6, [r4, #0]
 800a180:	6961      	ldr	r1, [r4, #20]
 800a182:	1d18      	adds	r0, r3, #4
 800a184:	6028      	str	r0, [r5, #0]
 800a186:	0635      	lsls	r5, r6, #24
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	d501      	bpl.n	800a190 <_printf_i+0x1cc>
 800a18c:	6019      	str	r1, [r3, #0]
 800a18e:	e002      	b.n	800a196 <_printf_i+0x1d2>
 800a190:	0670      	lsls	r0, r6, #25
 800a192:	d5fb      	bpl.n	800a18c <_printf_i+0x1c8>
 800a194:	8019      	strh	r1, [r3, #0]
 800a196:	2300      	movs	r3, #0
 800a198:	6123      	str	r3, [r4, #16]
 800a19a:	4615      	mov	r5, r2
 800a19c:	e7ba      	b.n	800a114 <_printf_i+0x150>
 800a19e:	682b      	ldr	r3, [r5, #0]
 800a1a0:	1d1a      	adds	r2, r3, #4
 800a1a2:	602a      	str	r2, [r5, #0]
 800a1a4:	681d      	ldr	r5, [r3, #0]
 800a1a6:	6862      	ldr	r2, [r4, #4]
 800a1a8:	2100      	movs	r1, #0
 800a1aa:	4628      	mov	r0, r5
 800a1ac:	f7f6 f818 	bl	80001e0 <memchr>
 800a1b0:	b108      	cbz	r0, 800a1b6 <_printf_i+0x1f2>
 800a1b2:	1b40      	subs	r0, r0, r5
 800a1b4:	6060      	str	r0, [r4, #4]
 800a1b6:	6863      	ldr	r3, [r4, #4]
 800a1b8:	6123      	str	r3, [r4, #16]
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a1c0:	e7a8      	b.n	800a114 <_printf_i+0x150>
 800a1c2:	6923      	ldr	r3, [r4, #16]
 800a1c4:	462a      	mov	r2, r5
 800a1c6:	4649      	mov	r1, r9
 800a1c8:	4640      	mov	r0, r8
 800a1ca:	47d0      	blx	sl
 800a1cc:	3001      	adds	r0, #1
 800a1ce:	d0ab      	beq.n	800a128 <_printf_i+0x164>
 800a1d0:	6823      	ldr	r3, [r4, #0]
 800a1d2:	079b      	lsls	r3, r3, #30
 800a1d4:	d413      	bmi.n	800a1fe <_printf_i+0x23a>
 800a1d6:	68e0      	ldr	r0, [r4, #12]
 800a1d8:	9b03      	ldr	r3, [sp, #12]
 800a1da:	4298      	cmp	r0, r3
 800a1dc:	bfb8      	it	lt
 800a1de:	4618      	movlt	r0, r3
 800a1e0:	e7a4      	b.n	800a12c <_printf_i+0x168>
 800a1e2:	2301      	movs	r3, #1
 800a1e4:	4632      	mov	r2, r6
 800a1e6:	4649      	mov	r1, r9
 800a1e8:	4640      	mov	r0, r8
 800a1ea:	47d0      	blx	sl
 800a1ec:	3001      	adds	r0, #1
 800a1ee:	d09b      	beq.n	800a128 <_printf_i+0x164>
 800a1f0:	3501      	adds	r5, #1
 800a1f2:	68e3      	ldr	r3, [r4, #12]
 800a1f4:	9903      	ldr	r1, [sp, #12]
 800a1f6:	1a5b      	subs	r3, r3, r1
 800a1f8:	42ab      	cmp	r3, r5
 800a1fa:	dcf2      	bgt.n	800a1e2 <_printf_i+0x21e>
 800a1fc:	e7eb      	b.n	800a1d6 <_printf_i+0x212>
 800a1fe:	2500      	movs	r5, #0
 800a200:	f104 0619 	add.w	r6, r4, #25
 800a204:	e7f5      	b.n	800a1f2 <_printf_i+0x22e>
 800a206:	bf00      	nop
 800a208:	0800a82d 	.word	0x0800a82d
 800a20c:	0800a83e 	.word	0x0800a83e

0800a210 <_read_r>:
 800a210:	b538      	push	{r3, r4, r5, lr}
 800a212:	4d07      	ldr	r5, [pc, #28]	; (800a230 <_read_r+0x20>)
 800a214:	4604      	mov	r4, r0
 800a216:	4608      	mov	r0, r1
 800a218:	4611      	mov	r1, r2
 800a21a:	2200      	movs	r2, #0
 800a21c:	602a      	str	r2, [r5, #0]
 800a21e:	461a      	mov	r2, r3
 800a220:	f7f7 f8e6 	bl	80013f0 <_read>
 800a224:	1c43      	adds	r3, r0, #1
 800a226:	d102      	bne.n	800a22e <_read_r+0x1e>
 800a228:	682b      	ldr	r3, [r5, #0]
 800a22a:	b103      	cbz	r3, 800a22e <_read_r+0x1e>
 800a22c:	6023      	str	r3, [r4, #0]
 800a22e:	bd38      	pop	{r3, r4, r5, pc}
 800a230:	200042c8 	.word	0x200042c8

0800a234 <__swbuf_r>:
 800a234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a236:	460e      	mov	r6, r1
 800a238:	4614      	mov	r4, r2
 800a23a:	4605      	mov	r5, r0
 800a23c:	b118      	cbz	r0, 800a246 <__swbuf_r+0x12>
 800a23e:	6983      	ldr	r3, [r0, #24]
 800a240:	b90b      	cbnz	r3, 800a246 <__swbuf_r+0x12>
 800a242:	f7fe ffb1 	bl	80091a8 <__sinit>
 800a246:	4b21      	ldr	r3, [pc, #132]	; (800a2cc <__swbuf_r+0x98>)
 800a248:	429c      	cmp	r4, r3
 800a24a:	d12b      	bne.n	800a2a4 <__swbuf_r+0x70>
 800a24c:	686c      	ldr	r4, [r5, #4]
 800a24e:	69a3      	ldr	r3, [r4, #24]
 800a250:	60a3      	str	r3, [r4, #8]
 800a252:	89a3      	ldrh	r3, [r4, #12]
 800a254:	071a      	lsls	r2, r3, #28
 800a256:	d52f      	bpl.n	800a2b8 <__swbuf_r+0x84>
 800a258:	6923      	ldr	r3, [r4, #16]
 800a25a:	b36b      	cbz	r3, 800a2b8 <__swbuf_r+0x84>
 800a25c:	6923      	ldr	r3, [r4, #16]
 800a25e:	6820      	ldr	r0, [r4, #0]
 800a260:	1ac0      	subs	r0, r0, r3
 800a262:	6963      	ldr	r3, [r4, #20]
 800a264:	b2f6      	uxtb	r6, r6
 800a266:	4283      	cmp	r3, r0
 800a268:	4637      	mov	r7, r6
 800a26a:	dc04      	bgt.n	800a276 <__swbuf_r+0x42>
 800a26c:	4621      	mov	r1, r4
 800a26e:	4628      	mov	r0, r5
 800a270:	f7ff fade 	bl	8009830 <_fflush_r>
 800a274:	bb30      	cbnz	r0, 800a2c4 <__swbuf_r+0x90>
 800a276:	68a3      	ldr	r3, [r4, #8]
 800a278:	3b01      	subs	r3, #1
 800a27a:	60a3      	str	r3, [r4, #8]
 800a27c:	6823      	ldr	r3, [r4, #0]
 800a27e:	1c5a      	adds	r2, r3, #1
 800a280:	6022      	str	r2, [r4, #0]
 800a282:	701e      	strb	r6, [r3, #0]
 800a284:	6963      	ldr	r3, [r4, #20]
 800a286:	3001      	adds	r0, #1
 800a288:	4283      	cmp	r3, r0
 800a28a:	d004      	beq.n	800a296 <__swbuf_r+0x62>
 800a28c:	89a3      	ldrh	r3, [r4, #12]
 800a28e:	07db      	lsls	r3, r3, #31
 800a290:	d506      	bpl.n	800a2a0 <__swbuf_r+0x6c>
 800a292:	2e0a      	cmp	r6, #10
 800a294:	d104      	bne.n	800a2a0 <__swbuf_r+0x6c>
 800a296:	4621      	mov	r1, r4
 800a298:	4628      	mov	r0, r5
 800a29a:	f7ff fac9 	bl	8009830 <_fflush_r>
 800a29e:	b988      	cbnz	r0, 800a2c4 <__swbuf_r+0x90>
 800a2a0:	4638      	mov	r0, r7
 800a2a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2a4:	4b0a      	ldr	r3, [pc, #40]	; (800a2d0 <__swbuf_r+0x9c>)
 800a2a6:	429c      	cmp	r4, r3
 800a2a8:	d101      	bne.n	800a2ae <__swbuf_r+0x7a>
 800a2aa:	68ac      	ldr	r4, [r5, #8]
 800a2ac:	e7cf      	b.n	800a24e <__swbuf_r+0x1a>
 800a2ae:	4b09      	ldr	r3, [pc, #36]	; (800a2d4 <__swbuf_r+0xa0>)
 800a2b0:	429c      	cmp	r4, r3
 800a2b2:	bf08      	it	eq
 800a2b4:	68ec      	ldreq	r4, [r5, #12]
 800a2b6:	e7ca      	b.n	800a24e <__swbuf_r+0x1a>
 800a2b8:	4621      	mov	r1, r4
 800a2ba:	4628      	mov	r0, r5
 800a2bc:	f000 f80c 	bl	800a2d8 <__swsetup_r>
 800a2c0:	2800      	cmp	r0, #0
 800a2c2:	d0cb      	beq.n	800a25c <__swbuf_r+0x28>
 800a2c4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800a2c8:	e7ea      	b.n	800a2a0 <__swbuf_r+0x6c>
 800a2ca:	bf00      	nop
 800a2cc:	0800a7d8 	.word	0x0800a7d8
 800a2d0:	0800a7f8 	.word	0x0800a7f8
 800a2d4:	0800a7b8 	.word	0x0800a7b8

0800a2d8 <__swsetup_r>:
 800a2d8:	4b32      	ldr	r3, [pc, #200]	; (800a3a4 <__swsetup_r+0xcc>)
 800a2da:	b570      	push	{r4, r5, r6, lr}
 800a2dc:	681d      	ldr	r5, [r3, #0]
 800a2de:	4606      	mov	r6, r0
 800a2e0:	460c      	mov	r4, r1
 800a2e2:	b125      	cbz	r5, 800a2ee <__swsetup_r+0x16>
 800a2e4:	69ab      	ldr	r3, [r5, #24]
 800a2e6:	b913      	cbnz	r3, 800a2ee <__swsetup_r+0x16>
 800a2e8:	4628      	mov	r0, r5
 800a2ea:	f7fe ff5d 	bl	80091a8 <__sinit>
 800a2ee:	4b2e      	ldr	r3, [pc, #184]	; (800a3a8 <__swsetup_r+0xd0>)
 800a2f0:	429c      	cmp	r4, r3
 800a2f2:	d10f      	bne.n	800a314 <__swsetup_r+0x3c>
 800a2f4:	686c      	ldr	r4, [r5, #4]
 800a2f6:	89a3      	ldrh	r3, [r4, #12]
 800a2f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a2fc:	0719      	lsls	r1, r3, #28
 800a2fe:	d42c      	bmi.n	800a35a <__swsetup_r+0x82>
 800a300:	06dd      	lsls	r5, r3, #27
 800a302:	d411      	bmi.n	800a328 <__swsetup_r+0x50>
 800a304:	2309      	movs	r3, #9
 800a306:	6033      	str	r3, [r6, #0]
 800a308:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a30c:	81a3      	strh	r3, [r4, #12]
 800a30e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a312:	e03e      	b.n	800a392 <__swsetup_r+0xba>
 800a314:	4b25      	ldr	r3, [pc, #148]	; (800a3ac <__swsetup_r+0xd4>)
 800a316:	429c      	cmp	r4, r3
 800a318:	d101      	bne.n	800a31e <__swsetup_r+0x46>
 800a31a:	68ac      	ldr	r4, [r5, #8]
 800a31c:	e7eb      	b.n	800a2f6 <__swsetup_r+0x1e>
 800a31e:	4b24      	ldr	r3, [pc, #144]	; (800a3b0 <__swsetup_r+0xd8>)
 800a320:	429c      	cmp	r4, r3
 800a322:	bf08      	it	eq
 800a324:	68ec      	ldreq	r4, [r5, #12]
 800a326:	e7e6      	b.n	800a2f6 <__swsetup_r+0x1e>
 800a328:	0758      	lsls	r0, r3, #29
 800a32a:	d512      	bpl.n	800a352 <__swsetup_r+0x7a>
 800a32c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a32e:	b141      	cbz	r1, 800a342 <__swsetup_r+0x6a>
 800a330:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a334:	4299      	cmp	r1, r3
 800a336:	d002      	beq.n	800a33e <__swsetup_r+0x66>
 800a338:	4630      	mov	r0, r6
 800a33a:	f7ff fad3 	bl	80098e4 <_free_r>
 800a33e:	2300      	movs	r3, #0
 800a340:	6363      	str	r3, [r4, #52]	; 0x34
 800a342:	89a3      	ldrh	r3, [r4, #12]
 800a344:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a348:	81a3      	strh	r3, [r4, #12]
 800a34a:	2300      	movs	r3, #0
 800a34c:	6063      	str	r3, [r4, #4]
 800a34e:	6923      	ldr	r3, [r4, #16]
 800a350:	6023      	str	r3, [r4, #0]
 800a352:	89a3      	ldrh	r3, [r4, #12]
 800a354:	f043 0308 	orr.w	r3, r3, #8
 800a358:	81a3      	strh	r3, [r4, #12]
 800a35a:	6923      	ldr	r3, [r4, #16]
 800a35c:	b94b      	cbnz	r3, 800a372 <__swsetup_r+0x9a>
 800a35e:	89a3      	ldrh	r3, [r4, #12]
 800a360:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a364:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a368:	d003      	beq.n	800a372 <__swsetup_r+0x9a>
 800a36a:	4621      	mov	r1, r4
 800a36c:	4630      	mov	r0, r6
 800a36e:	f000 f847 	bl	800a400 <__smakebuf_r>
 800a372:	89a0      	ldrh	r0, [r4, #12]
 800a374:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a378:	f010 0301 	ands.w	r3, r0, #1
 800a37c:	d00a      	beq.n	800a394 <__swsetup_r+0xbc>
 800a37e:	2300      	movs	r3, #0
 800a380:	60a3      	str	r3, [r4, #8]
 800a382:	6963      	ldr	r3, [r4, #20]
 800a384:	425b      	negs	r3, r3
 800a386:	61a3      	str	r3, [r4, #24]
 800a388:	6923      	ldr	r3, [r4, #16]
 800a38a:	b943      	cbnz	r3, 800a39e <__swsetup_r+0xc6>
 800a38c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a390:	d1ba      	bne.n	800a308 <__swsetup_r+0x30>
 800a392:	bd70      	pop	{r4, r5, r6, pc}
 800a394:	0781      	lsls	r1, r0, #30
 800a396:	bf58      	it	pl
 800a398:	6963      	ldrpl	r3, [r4, #20]
 800a39a:	60a3      	str	r3, [r4, #8]
 800a39c:	e7f4      	b.n	800a388 <__swsetup_r+0xb0>
 800a39e:	2000      	movs	r0, #0
 800a3a0:	e7f7      	b.n	800a392 <__swsetup_r+0xba>
 800a3a2:	bf00      	nop
 800a3a4:	20000018 	.word	0x20000018
 800a3a8:	0800a7d8 	.word	0x0800a7d8
 800a3ac:	0800a7f8 	.word	0x0800a7f8
 800a3b0:	0800a7b8 	.word	0x0800a7b8

0800a3b4 <__swhatbuf_r>:
 800a3b4:	b570      	push	{r4, r5, r6, lr}
 800a3b6:	460e      	mov	r6, r1
 800a3b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3bc:	2900      	cmp	r1, #0
 800a3be:	b096      	sub	sp, #88	; 0x58
 800a3c0:	4614      	mov	r4, r2
 800a3c2:	461d      	mov	r5, r3
 800a3c4:	da08      	bge.n	800a3d8 <__swhatbuf_r+0x24>
 800a3c6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	602a      	str	r2, [r5, #0]
 800a3ce:	061a      	lsls	r2, r3, #24
 800a3d0:	d410      	bmi.n	800a3f4 <__swhatbuf_r+0x40>
 800a3d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a3d6:	e00e      	b.n	800a3f6 <__swhatbuf_r+0x42>
 800a3d8:	466a      	mov	r2, sp
 800a3da:	f000 f89b 	bl	800a514 <_fstat_r>
 800a3de:	2800      	cmp	r0, #0
 800a3e0:	dbf1      	blt.n	800a3c6 <__swhatbuf_r+0x12>
 800a3e2:	9a01      	ldr	r2, [sp, #4]
 800a3e4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a3e8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a3ec:	425a      	negs	r2, r3
 800a3ee:	415a      	adcs	r2, r3
 800a3f0:	602a      	str	r2, [r5, #0]
 800a3f2:	e7ee      	b.n	800a3d2 <__swhatbuf_r+0x1e>
 800a3f4:	2340      	movs	r3, #64	; 0x40
 800a3f6:	2000      	movs	r0, #0
 800a3f8:	6023      	str	r3, [r4, #0]
 800a3fa:	b016      	add	sp, #88	; 0x58
 800a3fc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a400 <__smakebuf_r>:
 800a400:	898b      	ldrh	r3, [r1, #12]
 800a402:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a404:	079d      	lsls	r5, r3, #30
 800a406:	4606      	mov	r6, r0
 800a408:	460c      	mov	r4, r1
 800a40a:	d507      	bpl.n	800a41c <__smakebuf_r+0x1c>
 800a40c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a410:	6023      	str	r3, [r4, #0]
 800a412:	6123      	str	r3, [r4, #16]
 800a414:	2301      	movs	r3, #1
 800a416:	6163      	str	r3, [r4, #20]
 800a418:	b002      	add	sp, #8
 800a41a:	bd70      	pop	{r4, r5, r6, pc}
 800a41c:	ab01      	add	r3, sp, #4
 800a41e:	466a      	mov	r2, sp
 800a420:	f7ff ffc8 	bl	800a3b4 <__swhatbuf_r>
 800a424:	9900      	ldr	r1, [sp, #0]
 800a426:	4605      	mov	r5, r0
 800a428:	4630      	mov	r0, r6
 800a42a:	f7fe ffc9 	bl	80093c0 <_malloc_r>
 800a42e:	b948      	cbnz	r0, 800a444 <__smakebuf_r+0x44>
 800a430:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a434:	059a      	lsls	r2, r3, #22
 800a436:	d4ef      	bmi.n	800a418 <__smakebuf_r+0x18>
 800a438:	f023 0303 	bic.w	r3, r3, #3
 800a43c:	f043 0302 	orr.w	r3, r3, #2
 800a440:	81a3      	strh	r3, [r4, #12]
 800a442:	e7e3      	b.n	800a40c <__smakebuf_r+0xc>
 800a444:	4b0d      	ldr	r3, [pc, #52]	; (800a47c <__smakebuf_r+0x7c>)
 800a446:	62b3      	str	r3, [r6, #40]	; 0x28
 800a448:	89a3      	ldrh	r3, [r4, #12]
 800a44a:	6020      	str	r0, [r4, #0]
 800a44c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a450:	81a3      	strh	r3, [r4, #12]
 800a452:	9b00      	ldr	r3, [sp, #0]
 800a454:	6163      	str	r3, [r4, #20]
 800a456:	9b01      	ldr	r3, [sp, #4]
 800a458:	6120      	str	r0, [r4, #16]
 800a45a:	b15b      	cbz	r3, 800a474 <__smakebuf_r+0x74>
 800a45c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a460:	4630      	mov	r0, r6
 800a462:	f000 f869 	bl	800a538 <_isatty_r>
 800a466:	b128      	cbz	r0, 800a474 <__smakebuf_r+0x74>
 800a468:	89a3      	ldrh	r3, [r4, #12]
 800a46a:	f023 0303 	bic.w	r3, r3, #3
 800a46e:	f043 0301 	orr.w	r3, r3, #1
 800a472:	81a3      	strh	r3, [r4, #12]
 800a474:	89a0      	ldrh	r0, [r4, #12]
 800a476:	4305      	orrs	r5, r0
 800a478:	81a5      	strh	r5, [r4, #12]
 800a47a:	e7cd      	b.n	800a418 <__smakebuf_r+0x18>
 800a47c:	08009141 	.word	0x08009141

0800a480 <memmove>:
 800a480:	4288      	cmp	r0, r1
 800a482:	b510      	push	{r4, lr}
 800a484:	eb01 0402 	add.w	r4, r1, r2
 800a488:	d902      	bls.n	800a490 <memmove+0x10>
 800a48a:	4284      	cmp	r4, r0
 800a48c:	4623      	mov	r3, r4
 800a48e:	d807      	bhi.n	800a4a0 <memmove+0x20>
 800a490:	1e43      	subs	r3, r0, #1
 800a492:	42a1      	cmp	r1, r4
 800a494:	d008      	beq.n	800a4a8 <memmove+0x28>
 800a496:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a49a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a49e:	e7f8      	b.n	800a492 <memmove+0x12>
 800a4a0:	4402      	add	r2, r0
 800a4a2:	4601      	mov	r1, r0
 800a4a4:	428a      	cmp	r2, r1
 800a4a6:	d100      	bne.n	800a4aa <memmove+0x2a>
 800a4a8:	bd10      	pop	{r4, pc}
 800a4aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a4ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a4b2:	e7f7      	b.n	800a4a4 <memmove+0x24>

0800a4b4 <_realloc_r>:
 800a4b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4b8:	4680      	mov	r8, r0
 800a4ba:	4614      	mov	r4, r2
 800a4bc:	460e      	mov	r6, r1
 800a4be:	b921      	cbnz	r1, 800a4ca <_realloc_r+0x16>
 800a4c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a4c4:	4611      	mov	r1, r2
 800a4c6:	f7fe bf7b 	b.w	80093c0 <_malloc_r>
 800a4ca:	b92a      	cbnz	r2, 800a4d8 <_realloc_r+0x24>
 800a4cc:	f7ff fa0a 	bl	80098e4 <_free_r>
 800a4d0:	4625      	mov	r5, r4
 800a4d2:	4628      	mov	r0, r5
 800a4d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4d8:	f000 f83e 	bl	800a558 <_malloc_usable_size_r>
 800a4dc:	4284      	cmp	r4, r0
 800a4de:	4607      	mov	r7, r0
 800a4e0:	d802      	bhi.n	800a4e8 <_realloc_r+0x34>
 800a4e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a4e6:	d812      	bhi.n	800a50e <_realloc_r+0x5a>
 800a4e8:	4621      	mov	r1, r4
 800a4ea:	4640      	mov	r0, r8
 800a4ec:	f7fe ff68 	bl	80093c0 <_malloc_r>
 800a4f0:	4605      	mov	r5, r0
 800a4f2:	2800      	cmp	r0, #0
 800a4f4:	d0ed      	beq.n	800a4d2 <_realloc_r+0x1e>
 800a4f6:	42bc      	cmp	r4, r7
 800a4f8:	4622      	mov	r2, r4
 800a4fa:	4631      	mov	r1, r6
 800a4fc:	bf28      	it	cs
 800a4fe:	463a      	movcs	r2, r7
 800a500:	f7fe ff27 	bl	8009352 <memcpy>
 800a504:	4631      	mov	r1, r6
 800a506:	4640      	mov	r0, r8
 800a508:	f7ff f9ec 	bl	80098e4 <_free_r>
 800a50c:	e7e1      	b.n	800a4d2 <_realloc_r+0x1e>
 800a50e:	4635      	mov	r5, r6
 800a510:	e7df      	b.n	800a4d2 <_realloc_r+0x1e>
	...

0800a514 <_fstat_r>:
 800a514:	b538      	push	{r3, r4, r5, lr}
 800a516:	4d07      	ldr	r5, [pc, #28]	; (800a534 <_fstat_r+0x20>)
 800a518:	2300      	movs	r3, #0
 800a51a:	4604      	mov	r4, r0
 800a51c:	4608      	mov	r0, r1
 800a51e:	4611      	mov	r1, r2
 800a520:	602b      	str	r3, [r5, #0]
 800a522:	f7f6 ffaa 	bl	800147a <_fstat>
 800a526:	1c43      	adds	r3, r0, #1
 800a528:	d102      	bne.n	800a530 <_fstat_r+0x1c>
 800a52a:	682b      	ldr	r3, [r5, #0]
 800a52c:	b103      	cbz	r3, 800a530 <_fstat_r+0x1c>
 800a52e:	6023      	str	r3, [r4, #0]
 800a530:	bd38      	pop	{r3, r4, r5, pc}
 800a532:	bf00      	nop
 800a534:	200042c8 	.word	0x200042c8

0800a538 <_isatty_r>:
 800a538:	b538      	push	{r3, r4, r5, lr}
 800a53a:	4d06      	ldr	r5, [pc, #24]	; (800a554 <_isatty_r+0x1c>)
 800a53c:	2300      	movs	r3, #0
 800a53e:	4604      	mov	r4, r0
 800a540:	4608      	mov	r0, r1
 800a542:	602b      	str	r3, [r5, #0]
 800a544:	f7f6 ffa9 	bl	800149a <_isatty>
 800a548:	1c43      	adds	r3, r0, #1
 800a54a:	d102      	bne.n	800a552 <_isatty_r+0x1a>
 800a54c:	682b      	ldr	r3, [r5, #0]
 800a54e:	b103      	cbz	r3, 800a552 <_isatty_r+0x1a>
 800a550:	6023      	str	r3, [r4, #0]
 800a552:	bd38      	pop	{r3, r4, r5, pc}
 800a554:	200042c8 	.word	0x200042c8

0800a558 <_malloc_usable_size_r>:
 800a558:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a55c:	1f18      	subs	r0, r3, #4
 800a55e:	2b00      	cmp	r3, #0
 800a560:	bfbc      	itt	lt
 800a562:	580b      	ldrlt	r3, [r1, r0]
 800a564:	18c0      	addlt	r0, r0, r3
 800a566:	4770      	bx	lr

0800a568 <_init>:
 800a568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a56a:	bf00      	nop
 800a56c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a56e:	bc08      	pop	{r3}
 800a570:	469e      	mov	lr, r3
 800a572:	4770      	bx	lr

0800a574 <_fini>:
 800a574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a576:	bf00      	nop
 800a578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a57a:	bc08      	pop	{r3}
 800a57c:	469e      	mov	lr, r3
 800a57e:	4770      	bx	lr
