 
****************************************
Report : clocks
Design : system_top
Version: K-2015.06
Date   : Sat Sep 27 03:50:10 2025
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
clk1            20.00   {0 10}                        {REF_CLK}
clk2           271.30   {0 135.65}                    {UART_CLK}
gated_clk       20.00   {0 10}              G         {CLK_GATE/GATED_CLK}
rx_clk        8681.60   {0 4340.8}          G         {int_clk_div_rx/o_div_clk}
tx_clk         271.30   {0 135.65}          G         {int_clk_div_tx/o_div_clk}
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
--------------------------------------------------------------------------------
gated_clk     CLK_GATE/CLK   {CLK_GATE/GATED_CLK}
                                            clk1           divide_by(1)
rx_clk        int_clk_div_rx/i_ref_clk
                             {int_clk_div_rx/o_div_clk}
                                            clk2           divide_by(32)
tx_clk        int_clk_div_tx/i_ref_clk
                             {int_clk_div_tx/o_div_clk}
                                            clk2           divide_by(1)
--------------------------------------------------------------------------------
1
