// Seed: 4094124730
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    output tri0 id_2,
    input supply0 id_3
);
  assign id_2 = 1;
  assign module_1.id_1 = 0;
  logic id_5;
  ;
  wire id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_10 = 32'd58
) (
    output supply1 id_0,
    output tri0 id_1,
    input wire id_2,
    output wire id_3,
    input wor id_4
    , id_19,
    input tri0 id_5,
    input tri id_6,
    input uwire id_7,
    output wire id_8,
    output tri id_9,
    input supply1 _id_10,
    output uwire id_11,
    input tri id_12,
    input uwire id_13,
    input wand id_14,
    input wand id_15,
    output tri id_16,
    input tri id_17
);
  wire [id_10 : -1] id_20, id_21, id_22, id_23;
  module_0 modCall_1 (
      id_15,
      id_17,
      id_1,
      id_4
  );
endmodule
