Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Aug 27 14:39:07 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file min_motor_lcd_top_timing_summary_routed.rpt -pb min_motor_lcd_top_timing_summary_routed.pb -rpx min_motor_lcd_top_timing_summary_routed.rpx -warn_on_violation
| Design       : min_motor_lcd_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.015        0.000                      0                  696        0.133        0.000                      0                  696        4.500        0.000                       0                   485  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.015        0.000                      0                  696        0.133        0.000                      0                  696        4.500        0.000                       0                   485  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 lcd/wrong_sysclk_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.742ns  (logic 1.327ns (27.987%)  route 3.415ns (72.013%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.614    10.135    lcd/clk_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  lcd/wrong_sysclk_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.459    10.594 r  lcd/wrong_sysclk_reg[1]/Q
                         net (fo=2, routed)           0.641    11.235    lcd/wrong_sysclk_reg[1]
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124    11.359 r  lcd/wrong_clk_e_i_11/O
                         net (fo=1, routed)           0.295    11.654    lcd/wrong_clk_e_i_11_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124    11.778 r  lcd/wrong_clk_e_i_8/O
                         net (fo=1, routed)           0.291    12.069    lcd/wrong_clk_e_i_8_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I1_O)        0.124    12.193 r  lcd/wrong_clk_e_i_6/O
                         net (fo=1, routed)           0.395    12.588    lcd/wrong_clk_e_i_6_n_0
    SLICE_X3Y71          LUT5 (Prop_lut5_I2_O)        0.124    12.712 f  lcd/wrong_clk_e_i_2/O
                         net (fo=3, routed)           0.477    13.190    lcd/wrong_clk_e_i_2_n_0
    SLICE_X3Y70          LUT2 (Prop_lut2_I0_O)        0.124    13.314 f  lcd/valid_clk_e_i_3/O
                         net (fo=11, routed)          0.569    13.883    lcd/send_byte/next_state_reg[0]_3
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.124    14.007 r  lcd/send_byte/next_state[7]_i_4/O
                         net (fo=1, routed)           0.422    14.429    lcd/send_byte/next_state[7]_i_4_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I1_O)        0.124    14.553 r  lcd/send_byte/next_state[7]_i_1_comp/O
                         net (fo=8, routed)           0.323    14.876    lcd/next_state
    SLICE_X6Y68          FDPE                                         r  lcd/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.497    14.838    lcd/clk_IBUF_BUFG
    SLICE_X6Y68          FDPE                                         r  lcd/next_state_reg[0]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X6Y68          FDPE (Setup_fdpe_C_CE)      -0.169    14.892    lcd/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 lcd/wrong_sysclk_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.742ns  (logic 1.327ns (27.987%)  route 3.415ns (72.013%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.614    10.135    lcd/clk_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  lcd/wrong_sysclk_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.459    10.594 r  lcd/wrong_sysclk_reg[1]/Q
                         net (fo=2, routed)           0.641    11.235    lcd/wrong_sysclk_reg[1]
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124    11.359 r  lcd/wrong_clk_e_i_11/O
                         net (fo=1, routed)           0.295    11.654    lcd/wrong_clk_e_i_11_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124    11.778 r  lcd/wrong_clk_e_i_8/O
                         net (fo=1, routed)           0.291    12.069    lcd/wrong_clk_e_i_8_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I1_O)        0.124    12.193 r  lcd/wrong_clk_e_i_6/O
                         net (fo=1, routed)           0.395    12.588    lcd/wrong_clk_e_i_6_n_0
    SLICE_X3Y71          LUT5 (Prop_lut5_I2_O)        0.124    12.712 f  lcd/wrong_clk_e_i_2/O
                         net (fo=3, routed)           0.477    13.190    lcd/wrong_clk_e_i_2_n_0
    SLICE_X3Y70          LUT2 (Prop_lut2_I0_O)        0.124    13.314 f  lcd/valid_clk_e_i_3/O
                         net (fo=11, routed)          0.569    13.883    lcd/send_byte/next_state_reg[0]_3
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.124    14.007 r  lcd/send_byte/next_state[7]_i_4/O
                         net (fo=1, routed)           0.422    14.429    lcd/send_byte/next_state[7]_i_4_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I1_O)        0.124    14.553 r  lcd/send_byte/next_state[7]_i_1_comp/O
                         net (fo=8, routed)           0.323    14.876    lcd/next_state
    SLICE_X6Y68          FDCE                                         r  lcd/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.497    14.838    lcd/clk_IBUF_BUFG
    SLICE_X6Y68          FDCE                                         r  lcd/next_state_reg[1]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X6Y68          FDCE (Setup_fdce_C_CE)      -0.169    14.892    lcd/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 lcd/wrong_sysclk_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.742ns  (logic 1.327ns (27.987%)  route 3.415ns (72.013%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.614    10.135    lcd/clk_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  lcd/wrong_sysclk_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.459    10.594 r  lcd/wrong_sysclk_reg[1]/Q
                         net (fo=2, routed)           0.641    11.235    lcd/wrong_sysclk_reg[1]
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124    11.359 r  lcd/wrong_clk_e_i_11/O
                         net (fo=1, routed)           0.295    11.654    lcd/wrong_clk_e_i_11_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124    11.778 r  lcd/wrong_clk_e_i_8/O
                         net (fo=1, routed)           0.291    12.069    lcd/wrong_clk_e_i_8_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I1_O)        0.124    12.193 r  lcd/wrong_clk_e_i_6/O
                         net (fo=1, routed)           0.395    12.588    lcd/wrong_clk_e_i_6_n_0
    SLICE_X3Y71          LUT5 (Prop_lut5_I2_O)        0.124    12.712 f  lcd/wrong_clk_e_i_2/O
                         net (fo=3, routed)           0.477    13.190    lcd/wrong_clk_e_i_2_n_0
    SLICE_X3Y70          LUT2 (Prop_lut2_I0_O)        0.124    13.314 f  lcd/valid_clk_e_i_3/O
                         net (fo=11, routed)          0.569    13.883    lcd/send_byte/next_state_reg[0]_3
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.124    14.007 r  lcd/send_byte/next_state[7]_i_4/O
                         net (fo=1, routed)           0.422    14.429    lcd/send_byte/next_state[7]_i_4_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I1_O)        0.124    14.553 r  lcd/send_byte/next_state[7]_i_1_comp/O
                         net (fo=8, routed)           0.323    14.876    lcd/next_state
    SLICE_X6Y68          FDCE                                         r  lcd/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.497    14.838    lcd/clk_IBUF_BUFG
    SLICE_X6Y68          FDCE                                         r  lcd/next_state_reg[2]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X6Y68          FDCE (Setup_fdce_C_CE)      -0.169    14.892    lcd/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 lcd/wrong_sysclk_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.742ns  (logic 1.327ns (27.987%)  route 3.415ns (72.013%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.614    10.135    lcd/clk_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  lcd/wrong_sysclk_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.459    10.594 r  lcd/wrong_sysclk_reg[1]/Q
                         net (fo=2, routed)           0.641    11.235    lcd/wrong_sysclk_reg[1]
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124    11.359 r  lcd/wrong_clk_e_i_11/O
                         net (fo=1, routed)           0.295    11.654    lcd/wrong_clk_e_i_11_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124    11.778 r  lcd/wrong_clk_e_i_8/O
                         net (fo=1, routed)           0.291    12.069    lcd/wrong_clk_e_i_8_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I1_O)        0.124    12.193 r  lcd/wrong_clk_e_i_6/O
                         net (fo=1, routed)           0.395    12.588    lcd/wrong_clk_e_i_6_n_0
    SLICE_X3Y71          LUT5 (Prop_lut5_I2_O)        0.124    12.712 f  lcd/wrong_clk_e_i_2/O
                         net (fo=3, routed)           0.477    13.190    lcd/wrong_clk_e_i_2_n_0
    SLICE_X3Y70          LUT2 (Prop_lut2_I0_O)        0.124    13.314 f  lcd/valid_clk_e_i_3/O
                         net (fo=11, routed)          0.569    13.883    lcd/send_byte/next_state_reg[0]_3
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.124    14.007 r  lcd/send_byte/next_state[7]_i_4/O
                         net (fo=1, routed)           0.422    14.429    lcd/send_byte/next_state[7]_i_4_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I1_O)        0.124    14.553 r  lcd/send_byte/next_state[7]_i_1_comp/O
                         net (fo=8, routed)           0.323    14.876    lcd/next_state
    SLICE_X6Y68          FDCE                                         r  lcd/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.497    14.838    lcd/clk_IBUF_BUFG
    SLICE_X6Y68          FDCE                                         r  lcd/next_state_reg[3]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X6Y68          FDCE (Setup_fdce_C_CE)      -0.169    14.892    lcd/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 lcd/wrong_sysclk_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.742ns  (logic 1.327ns (27.987%)  route 3.415ns (72.013%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.614    10.135    lcd/clk_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  lcd/wrong_sysclk_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.459    10.594 r  lcd/wrong_sysclk_reg[1]/Q
                         net (fo=2, routed)           0.641    11.235    lcd/wrong_sysclk_reg[1]
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124    11.359 r  lcd/wrong_clk_e_i_11/O
                         net (fo=1, routed)           0.295    11.654    lcd/wrong_clk_e_i_11_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124    11.778 r  lcd/wrong_clk_e_i_8/O
                         net (fo=1, routed)           0.291    12.069    lcd/wrong_clk_e_i_8_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I1_O)        0.124    12.193 r  lcd/wrong_clk_e_i_6/O
                         net (fo=1, routed)           0.395    12.588    lcd/wrong_clk_e_i_6_n_0
    SLICE_X3Y71          LUT5 (Prop_lut5_I2_O)        0.124    12.712 f  lcd/wrong_clk_e_i_2/O
                         net (fo=3, routed)           0.477    13.190    lcd/wrong_clk_e_i_2_n_0
    SLICE_X3Y70          LUT2 (Prop_lut2_I0_O)        0.124    13.314 f  lcd/valid_clk_e_i_3/O
                         net (fo=11, routed)          0.569    13.883    lcd/send_byte/next_state_reg[0]_3
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.124    14.007 r  lcd/send_byte/next_state[7]_i_4/O
                         net (fo=1, routed)           0.422    14.429    lcd/send_byte/next_state[7]_i_4_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I1_O)        0.124    14.553 r  lcd/send_byte/next_state[7]_i_1_comp/O
                         net (fo=8, routed)           0.323    14.876    lcd/next_state
    SLICE_X6Y68          FDCE                                         r  lcd/next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.497    14.838    lcd/clk_IBUF_BUFG
    SLICE_X6Y68          FDCE                                         r  lcd/next_state_reg[4]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X6Y68          FDCE (Setup_fdce_C_CE)      -0.169    14.892    lcd/next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 lcd/wrong_sysclk_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.742ns  (logic 1.327ns (27.987%)  route 3.415ns (72.013%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.614    10.135    lcd/clk_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  lcd/wrong_sysclk_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.459    10.594 r  lcd/wrong_sysclk_reg[1]/Q
                         net (fo=2, routed)           0.641    11.235    lcd/wrong_sysclk_reg[1]
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124    11.359 r  lcd/wrong_clk_e_i_11/O
                         net (fo=1, routed)           0.295    11.654    lcd/wrong_clk_e_i_11_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124    11.778 r  lcd/wrong_clk_e_i_8/O
                         net (fo=1, routed)           0.291    12.069    lcd/wrong_clk_e_i_8_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I1_O)        0.124    12.193 r  lcd/wrong_clk_e_i_6/O
                         net (fo=1, routed)           0.395    12.588    lcd/wrong_clk_e_i_6_n_0
    SLICE_X3Y71          LUT5 (Prop_lut5_I2_O)        0.124    12.712 f  lcd/wrong_clk_e_i_2/O
                         net (fo=3, routed)           0.477    13.190    lcd/wrong_clk_e_i_2_n_0
    SLICE_X3Y70          LUT2 (Prop_lut2_I0_O)        0.124    13.314 f  lcd/valid_clk_e_i_3/O
                         net (fo=11, routed)          0.569    13.883    lcd/send_byte/next_state_reg[0]_3
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.124    14.007 r  lcd/send_byte/next_state[7]_i_4/O
                         net (fo=1, routed)           0.422    14.429    lcd/send_byte/next_state[7]_i_4_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I1_O)        0.124    14.553 r  lcd/send_byte/next_state[7]_i_1_comp/O
                         net (fo=8, routed)           0.323    14.876    lcd/next_state
    SLICE_X6Y68          FDCE                                         r  lcd/next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.497    14.838    lcd/clk_IBUF_BUFG
    SLICE_X6Y68          FDCE                                         r  lcd/next_state_reg[5]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X6Y68          FDCE (Setup_fdce_C_CE)      -0.169    14.892    lcd/next_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 lcd/wrong_sysclk_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.742ns  (logic 1.327ns (27.987%)  route 3.415ns (72.013%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.614    10.135    lcd/clk_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  lcd/wrong_sysclk_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.459    10.594 r  lcd/wrong_sysclk_reg[1]/Q
                         net (fo=2, routed)           0.641    11.235    lcd/wrong_sysclk_reg[1]
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124    11.359 r  lcd/wrong_clk_e_i_11/O
                         net (fo=1, routed)           0.295    11.654    lcd/wrong_clk_e_i_11_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124    11.778 r  lcd/wrong_clk_e_i_8/O
                         net (fo=1, routed)           0.291    12.069    lcd/wrong_clk_e_i_8_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I1_O)        0.124    12.193 r  lcd/wrong_clk_e_i_6/O
                         net (fo=1, routed)           0.395    12.588    lcd/wrong_clk_e_i_6_n_0
    SLICE_X3Y71          LUT5 (Prop_lut5_I2_O)        0.124    12.712 f  lcd/wrong_clk_e_i_2/O
                         net (fo=3, routed)           0.477    13.190    lcd/wrong_clk_e_i_2_n_0
    SLICE_X3Y70          LUT2 (Prop_lut2_I0_O)        0.124    13.314 f  lcd/valid_clk_e_i_3/O
                         net (fo=11, routed)          0.569    13.883    lcd/send_byte/next_state_reg[0]_3
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.124    14.007 r  lcd/send_byte/next_state[7]_i_4/O
                         net (fo=1, routed)           0.422    14.429    lcd/send_byte/next_state[7]_i_4_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I1_O)        0.124    14.553 r  lcd/send_byte/next_state[7]_i_1_comp/O
                         net (fo=8, routed)           0.323    14.876    lcd/next_state
    SLICE_X6Y68          FDCE                                         r  lcd/next_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.497    14.838    lcd/clk_IBUF_BUFG
    SLICE_X6Y68          FDCE                                         r  lcd/next_state_reg[6]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X6Y68          FDCE (Setup_fdce_C_CE)      -0.169    14.892    lcd/next_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 lcd/wrong_sysclk_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.742ns  (logic 1.327ns (27.987%)  route 3.415ns (72.013%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.614    10.135    lcd/clk_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  lcd/wrong_sysclk_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.459    10.594 r  lcd/wrong_sysclk_reg[1]/Q
                         net (fo=2, routed)           0.641    11.235    lcd/wrong_sysclk_reg[1]
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124    11.359 r  lcd/wrong_clk_e_i_11/O
                         net (fo=1, routed)           0.295    11.654    lcd/wrong_clk_e_i_11_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124    11.778 r  lcd/wrong_clk_e_i_8/O
                         net (fo=1, routed)           0.291    12.069    lcd/wrong_clk_e_i_8_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I1_O)        0.124    12.193 r  lcd/wrong_clk_e_i_6/O
                         net (fo=1, routed)           0.395    12.588    lcd/wrong_clk_e_i_6_n_0
    SLICE_X3Y71          LUT5 (Prop_lut5_I2_O)        0.124    12.712 f  lcd/wrong_clk_e_i_2/O
                         net (fo=3, routed)           0.477    13.190    lcd/wrong_clk_e_i_2_n_0
    SLICE_X3Y70          LUT2 (Prop_lut2_I0_O)        0.124    13.314 f  lcd/valid_clk_e_i_3/O
                         net (fo=11, routed)          0.569    13.883    lcd/send_byte/next_state_reg[0]_3
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.124    14.007 r  lcd/send_byte/next_state[7]_i_4/O
                         net (fo=1, routed)           0.422    14.429    lcd/send_byte/next_state[7]_i_4_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I1_O)        0.124    14.553 r  lcd/send_byte/next_state[7]_i_1_comp/O
                         net (fo=8, routed)           0.323    14.876    lcd/next_state
    SLICE_X6Y68          FDCE                                         r  lcd/next_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.497    14.838    lcd/clk_IBUF_BUFG
    SLICE_X6Y68          FDCE                                         r  lcd/next_state_reg[7]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X6Y68          FDCE (Setup_fdce_C_CE)      -0.169    14.892    lcd/next_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 lcd/wrong_sysclk_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/send_buffer_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.708ns  (logic 1.327ns (28.186%)  route 3.381ns (71.814%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.614    10.135    lcd/clk_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  lcd/wrong_sysclk_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.459    10.594 r  lcd/wrong_sysclk_reg[1]/Q
                         net (fo=2, routed)           0.641    11.235    lcd/wrong_sysclk_reg[1]
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124    11.359 r  lcd/wrong_clk_e_i_11/O
                         net (fo=1, routed)           0.295    11.654    lcd/wrong_clk_e_i_11_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124    11.778 r  lcd/wrong_clk_e_i_8/O
                         net (fo=1, routed)           0.291    12.069    lcd/wrong_clk_e_i_8_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I1_O)        0.124    12.193 r  lcd/wrong_clk_e_i_6/O
                         net (fo=1, routed)           0.395    12.588    lcd/wrong_clk_e_i_6_n_0
    SLICE_X3Y71          LUT5 (Prop_lut5_I2_O)        0.124    12.712 f  lcd/wrong_clk_e_i_2/O
                         net (fo=3, routed)           0.477    13.190    lcd/wrong_clk_e_i_2_n_0
    SLICE_X3Y70          LUT2 (Prop_lut2_I0_O)        0.124    13.314 f  lcd/valid_clk_e_i_3/O
                         net (fo=11, routed)          0.487    13.801    lcd/send_byte/next_state_reg[0]_3
    SLICE_X1Y71          LUT6 (Prop_lut6_I0_O)        0.124    13.925 f  lcd/send_byte/send_buffer[7]_i_6/O
                         net (fo=1, routed)           0.288    14.213    lcd/send_byte/send_buffer[7]_i_6_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.124    14.337 r  lcd/send_byte/send_buffer[7]_i_1/O
                         net (fo=8, routed)           0.506    14.843    lcd/send_byte_n_28
    SLICE_X6Y70          FDCE                                         r  lcd/send_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.496    14.837    lcd/clk_IBUF_BUFG
    SLICE_X6Y70          FDCE                                         r  lcd/send_buffer_reg[4]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X6Y70          FDCE (Setup_fdce_C_CE)      -0.169    14.891    lcd/send_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -14.843    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 lcd/wrong_sysclk_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/send_buffer_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.708ns  (logic 1.327ns (28.186%)  route 3.381ns (71.814%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.614    10.135    lcd/clk_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  lcd/wrong_sysclk_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.459    10.594 r  lcd/wrong_sysclk_reg[1]/Q
                         net (fo=2, routed)           0.641    11.235    lcd/wrong_sysclk_reg[1]
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124    11.359 r  lcd/wrong_clk_e_i_11/O
                         net (fo=1, routed)           0.295    11.654    lcd/wrong_clk_e_i_11_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124    11.778 r  lcd/wrong_clk_e_i_8/O
                         net (fo=1, routed)           0.291    12.069    lcd/wrong_clk_e_i_8_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I1_O)        0.124    12.193 r  lcd/wrong_clk_e_i_6/O
                         net (fo=1, routed)           0.395    12.588    lcd/wrong_clk_e_i_6_n_0
    SLICE_X3Y71          LUT5 (Prop_lut5_I2_O)        0.124    12.712 f  lcd/wrong_clk_e_i_2/O
                         net (fo=3, routed)           0.477    13.190    lcd/wrong_clk_e_i_2_n_0
    SLICE_X3Y70          LUT2 (Prop_lut2_I0_O)        0.124    13.314 f  lcd/valid_clk_e_i_3/O
                         net (fo=11, routed)          0.487    13.801    lcd/send_byte/next_state_reg[0]_3
    SLICE_X1Y71          LUT6 (Prop_lut6_I0_O)        0.124    13.925 f  lcd/send_byte/send_buffer[7]_i_6/O
                         net (fo=1, routed)           0.288    14.213    lcd/send_byte/send_buffer[7]_i_6_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.124    14.337 r  lcd/send_byte/send_buffer[7]_i_1/O
                         net (fo=8, routed)           0.506    14.843    lcd/send_byte_n_28
    SLICE_X6Y70          FDCE                                         r  lcd/send_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.496    14.837    lcd/clk_IBUF_BUFG
    SLICE_X6Y70          FDCE                                         r  lcd/send_buffer_reg[5]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X6Y70          FDCE (Setup_fdce_C_CE)      -0.169    14.891    lcd/send_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -14.843    
  -------------------------------------------------------------------
                         slack                                  0.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 door/pwm_sg90/pwm_freqXn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door/pwm_sg90/pwm_freqX128_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.591     1.474    door/pwm_sg90/clk_IBUF_BUFG
    SLICE_X7Y56          FDCE                                         r  door/pwm_sg90/pwm_freqXn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  door/pwm_sg90/pwm_freqXn_reg/Q
                         net (fo=2, routed)           0.067     1.682    door/pwm_sg90/pwm_freqX128_ed/pwm_freqXn
    SLICE_X7Y56          FDCE                                         r  door/pwm_sg90/pwm_freqX128_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.861     1.989    door/pwm_sg90/pwm_freqX128_ed/clk_IBUF_BUFG
    SLICE_X7Y56          FDCE                                         r  door/pwm_sg90/pwm_freqX128_ed/ff_cur_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X7Y56          FDCE (Hold_fdce_C_D)         0.075     1.549    door/pwm_sg90/pwm_freqX128_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 lcd/send_byte/us_clk/clk_div_100_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/send_byte/us_clk/clk_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.581     1.464    lcd/send_byte/us_clk/clk_IBUF_BUFG
    SLICE_X5Y77          FDCE                                         r  lcd/send_byte/us_clk/clk_div_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  lcd/send_byte/us_clk/clk_div_100_reg/Q
                         net (fo=2, routed)           0.067     1.672    lcd/send_byte/us_clk/clk_ed/clk_div_100
    SLICE_X5Y77          FDCE                                         r  lcd/send_byte/us_clk/clk_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.849     1.976    lcd/send_byte/us_clk/clk_ed/clk_IBUF_BUFG
    SLICE_X5Y77          FDCE                                         r  lcd/send_byte/us_clk/clk_ed/ff_cur_reg/C
                         clock pessimism             -0.512     1.464    
    SLICE_X5Y77          FDCE (Hold_fdce_C_D)         0.075     1.539    lcd/send_byte/us_clk/clk_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 lcd/keypad/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/key_valid_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.645%)  route 0.081ns (36.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.556     1.439    lcd/keypad/clk_IBUF_BUFG
    SLICE_X11Y69         FDCE                                         r  lcd/keypad/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  lcd/keypad/key_valid_reg/Q
                         net (fo=3, routed)           0.081     1.661    lcd/key_valid_ed/led_OBUF[1]
    SLICE_X11Y69         FDCE                                         r  lcd/key_valid_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.823     1.951    lcd/key_valid_ed/clk_IBUF_BUFG
    SLICE_X11Y69         FDCE                                         r  lcd/key_valid_ed/ff_cur_reg/C
                         clock pessimism             -0.512     1.439    
    SLICE_X11Y69         FDCE (Hold_fdce_C_D)         0.075     1.514    lcd/key_valid_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 lcd/send_byte/master/us_clk/cnt_sysclk_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/send_byte/master/us_clk/cnt_sysclk_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.918%)  route 0.110ns (37.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.586     1.469    lcd/send_byte/master/us_clk/clk_IBUF_BUFG
    SLICE_X3Y81          FDCE                                         r  lcd/send_byte/master/us_clk/cnt_sysclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  lcd/send_byte/master/us_clk/cnt_sysclk_reg[5]/Q
                         net (fo=7, routed)           0.110     1.720    lcd/send_byte/master/us_clk/cnt_sysclk_reg[5]
    SLICE_X2Y81          LUT6 (Prop_lut6_I5_O)        0.045     1.765 r  lcd/send_byte/master/us_clk/cnt_sysclk[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.765    lcd/send_byte/master/us_clk/p_0_in__0[3]
    SLICE_X2Y81          FDCE                                         r  lcd/send_byte/master/us_clk/cnt_sysclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.854     1.982    lcd/send_byte/master/us_clk/clk_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  lcd/send_byte/master/us_clk/cnt_sysclk_reg[3]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X2Y81          FDCE (Hold_fdce_C_D)         0.121     1.603    lcd/send_byte/master/us_clk/cnt_sysclk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 lcd/send_byte/us_clk/cnt_sysclk_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/send_byte/us_clk/cnt_sysclk_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.918%)  route 0.110ns (37.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.554     1.437    lcd/send_byte/us_clk/clk_IBUF_BUFG
    SLICE_X9Y78          FDCE                                         r  lcd/send_byte/us_clk/cnt_sysclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.141     1.578 f  lcd/send_byte/us_clk/cnt_sysclk_reg[5]/Q
                         net (fo=7, routed)           0.110     1.688    lcd/send_byte/us_clk/cnt_sysclk_reg[5]
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.733 r  lcd/send_byte/us_clk/cnt_sysclk[3]_i_1/O
                         net (fo=1, routed)           0.000     1.733    lcd/send_byte/us_clk/p_0_in[3]
    SLICE_X8Y78          FDCE                                         r  lcd/send_byte/us_clk/cnt_sysclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.822     1.949    lcd/send_byte/us_clk/clk_IBUF_BUFG
    SLICE_X8Y78          FDCE                                         r  lcd/send_byte/us_clk/cnt_sysclk_reg[3]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X8Y78          FDCE (Hold_fdce_C_D)         0.121     1.571    lcd/send_byte/us_clk/cnt_sysclk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 lcd/send_byte/master/us_clk/clk_ed/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/send_byte/master/count_usec5_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.197%)  route 0.091ns (32.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.585     1.468    lcd/send_byte/master/us_clk/clk_ed/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  lcd/send_byte/master/us_clk/clk_ed/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  lcd/send_byte/master/us_clk/clk_ed/ff_old_reg/Q
                         net (fo=4, routed)           0.091     1.700    lcd/send_byte/master/clk_ed/p_0_in[0]
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.045     1.745 r  lcd/send_byte/master/count_usec5[2]_i_1/O
                         net (fo=1, routed)           0.000     1.745    lcd/send_byte/master/count_usec5[2]_i_1_n_0
    SLICE_X0Y80          FDCE                                         r  lcd/send_byte/master/count_usec5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.853     1.981    lcd/send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  lcd/send_byte/master/count_usec5_reg[2]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X0Y80          FDCE (Hold_fdce_C_D)         0.092     1.573    lcd/send_byte/master/count_usec5_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 lcd/send_byte/master/us_clk/clk_ed/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/send_byte/master/count_usec5_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.955%)  route 0.092ns (33.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.585     1.468    lcd/send_byte/master/us_clk/clk_ed/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  lcd/send_byte/master/us_clk/clk_ed/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  lcd/send_byte/master/us_clk/clk_ed/ff_old_reg/Q
                         net (fo=4, routed)           0.092     1.701    lcd/send_byte/master/clk_ed/p_0_in[0]
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.045     1.746 r  lcd/send_byte/master/count_usec5[1]_i_1/O
                         net (fo=1, routed)           0.000     1.746    lcd/send_byte/master/count_usec5[1]_i_1_n_0
    SLICE_X0Y80          FDCE                                         r  lcd/send_byte/master/count_usec5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.853     1.981    lcd/send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  lcd/send_byte/master/count_usec5_reg[1]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X0Y80          FDCE (Hold_fdce_C_D)         0.091     1.572    lcd/send_byte/master/count_usec5_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 lcd/send_byte/master/us_clk/clk_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/send_byte/master/count_usec5_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.878%)  route 0.105ns (36.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.585     1.468    lcd/send_byte/master/us_clk/clk_ed/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  lcd/send_byte/master/us_clk/clk_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  lcd/send_byte/master/us_clk/clk_ed/ff_cur_reg/Q
                         net (fo=5, routed)           0.105     1.714    lcd/send_byte/master/clk_ed/p_0_in[1]
    SLICE_X0Y80          LUT5 (Prop_lut5_I1_O)        0.045     1.759 r  lcd/send_byte/master/count_usec5[0]_i_1/O
                         net (fo=1, routed)           0.000     1.759    lcd/send_byte/master/count_usec5[0]_i_1_n_0
    SLICE_X0Y80          FDCE                                         r  lcd/send_byte/master/count_usec5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.853     1.981    lcd/send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  lcd/send_byte/master/count_usec5_reg[0]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X0Y80          FDCE (Hold_fdce_C_D)         0.092     1.573    lcd/send_byte/master/count_usec5_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 lcd/send_byte/master/us_clk/clk_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/send_byte/master/scl_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.626%)  route 0.106ns (36.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.585     1.468    lcd/send_byte/master/us_clk/clk_ed/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  lcd/send_byte/master/us_clk/clk_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  lcd/send_byte/master/us_clk/clk_ed/ff_cur_reg/Q
                         net (fo=5, routed)           0.106     1.716    lcd/send_byte/master/us_clk/clk_ed/p_0_in[1]
    SLICE_X0Y80          LUT5 (Prop_lut5_I2_O)        0.045     1.761 r  lcd/send_byte/master/us_clk/clk_ed/scl_i_1/O
                         net (fo=1, routed)           0.000     1.761    lcd/send_byte/master/us_clk_n_2
    SLICE_X0Y80          FDCE                                         r  lcd/send_byte/master/scl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.853     1.981    lcd/send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  lcd/send_byte/master/scl_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X0Y80          FDCE (Hold_fdce_C_D)         0.092     1.573    lcd/send_byte/master/scl_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 lcd/keypad/column_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/keypad/key_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.207%)  route 0.085ns (28.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.554     1.437    lcd/keypad/clk_IBUF_BUFG
    SLICE_X8Y71          FDCE                                         r  lcd/keypad/column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDCE (Prop_fdce_C_Q)         0.164     1.601 r  lcd/keypad/column_reg[1]/Q
                         net (fo=5, routed)           0.085     1.686    lcd/keypad/column_reg[3]_0[1]
    SLICE_X9Y71          LUT5 (Prop_lut5_I3_O)        0.045     1.731 r  lcd/keypad/key_value[3]_i_2/O
                         net (fo=1, routed)           0.000     1.731    lcd/keypad/key_value_0[3]
    SLICE_X9Y71          FDCE                                         r  lcd/keypad/key_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.822     1.949    lcd/keypad/clk_IBUF_BUFG
    SLICE_X9Y71          FDCE                                         r  lcd/keypad/key_value_reg[3]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X9Y71          FDCE (Hold_fdce_C_D)         0.092     1.542    lcd/keypad/key_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y78    sda_OBUFT_inst_i_1/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y53    door/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y55    door/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y55    door/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y56    door/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y56    door/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y56    door/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y56    door/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y57    door/cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78    sda_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78    sda_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y53    door/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y53    door/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y55    door/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y55    door/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y55    door/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y55    door/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56    door/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56    door/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78    sda_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78    sda_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y53    door/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y53    door/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y55    door/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y55    door/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y55    door/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y55    door/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56    door/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56    door/cnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.785ns  (logic 4.987ns (64.059%)  route 2.798ns (35.941%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  row_IBUF[0]_inst/O
                         net (fo=6, routed)           2.798     4.280    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.785 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.785    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 4.983ns (66.760%)  route 2.481ns (33.240%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  row_IBUF[1]_inst/O
                         net (fo=9, routed)           2.481     3.934    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.464 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.464    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.079ns  (logic 4.939ns (69.766%)  route 2.140ns (30.234%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  row_IBUF[2]_inst/O
                         net (fo=10, routed)          2.140     3.578    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.079 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.079    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.918ns  (logic 4.968ns (71.816%)  route 1.950ns (28.184%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    P18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  row_IBUF[3]_inst/O
                         net (fo=9, routed)           1.950     3.409    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     6.918 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.918    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.437ns (78.798%)  route 0.387ns (21.202%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  row_IBUF[3]_inst/O
                         net (fo=9, routed)           0.387     0.614    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.824 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.824    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.408ns (75.570%)  route 0.455ns (24.430%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  row_IBUF[2]_inst/O
                         net (fo=10, routed)          0.455     0.661    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.863 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.863    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.452ns (70.588%)  route 0.605ns (29.412%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  row_IBUF[1]_inst/O
                         net (fo=9, routed)           0.605     0.826    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.057 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.057    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.456ns (63.330%)  route 0.843ns (36.670%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  row_IBUF[0]_inst/O
                         net (fo=6, routed)           0.843     1.093    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.299 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.299    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd/door_open_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.370ns  (logic 3.960ns (42.261%)  route 5.410ns (57.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.619     5.140    lcd/clk_IBUF_BUFG
    SLICE_X3Y65          FDCE                                         r  lcd/door_open_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.456     5.596 r  lcd/door_open_reg/Q
                         net (fo=67, routed)          5.410    11.006    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    14.510 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.510    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/star_pressed_once_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.145ns  (logic 4.019ns (49.338%)  route 4.126ns (50.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.616     5.137    lcd/clk_IBUF_BUFG
    SLICE_X6Y65          FDCE                                         r  lcd/star_pressed_once_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518     5.655 r  lcd/star_pressed_once_reg/Q
                         net (fo=7, routed)           4.126     9.781    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.282 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.282    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door/pwm_sg90/pwm_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg90
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.896ns  (logic 3.964ns (50.201%)  route 3.932ns (49.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.620     5.141    door/pwm_sg90/clk_IBUF_BUFG
    SLICE_X4Y61          FDCE                                         r  door/pwm_sg90/pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  door/pwm_sg90/pwm_reg/Q
                         net (fo=1, routed)           3.932     9.529    sg90_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.508    13.037 r  sg90_OBUF_inst/O
                         net (fo=0)                   0.000    13.037    sg90
    A17                                                               r  sg90 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/is_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.823ns  (logic 3.970ns (50.751%)  route 3.853ns (49.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.617     5.138    lcd/clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  lcd/is_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  lcd/is_done_reg/Q
                         net (fo=10, routed)          3.853     9.447    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.961 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.961    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/send_byte/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.574ns  (logic 3.962ns (52.312%)  route 3.612ns (47.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.609     5.130    lcd/send_byte/clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  lcd/send_byte/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.456     5.586 r  lcd/send_byte/busy_reg/Q
                         net (fo=31, routed)          3.612     9.198    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.704 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.704    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/keypad/column_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.615ns  (logic 4.015ns (52.717%)  route 3.601ns (47.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.545     5.066    lcd/keypad/clk_IBUF_BUFG
    SLICE_X8Y69          FDCE                                         r  lcd/keypad/column_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDCE (Prop_fdce_C_Q)         0.518     5.584 r  lcd/keypad/column_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.601     9.185    lopt_2
    P17                  OBUF (Prop_obuf_I_O)         3.497    12.681 r  column_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.681    column[2]
    P17                                                               r  column[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/keypad/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.581ns  (logic 3.977ns (52.467%)  route 3.603ns (47.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.545     5.066    lcd/keypad/clk_IBUF_BUFG
    SLICE_X11Y69         FDCE                                         r  lcd/keypad/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  lcd/keypad/key_valid_reg/Q
                         net (fo=3, routed)           3.603     9.125    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.647 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.647    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/keypad/column_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.484ns  (logic 4.018ns (53.690%)  route 3.466ns (46.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.545     5.066    lcd/keypad/clk_IBUF_BUFG
    SLICE_X8Y69          FDCE                                         r  lcd/keypad/column_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDCE (Prop_fdce_C_Q)         0.518     5.584 r  lcd/keypad/column_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.466     9.050    lopt_3
    R18                  OBUF (Prop_obuf_I_O)         3.500    12.550 r  column_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.550    column[3]
    R18                                                               r  column[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/keypad/column_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.420ns  (logic 4.049ns (54.570%)  route 3.371ns (45.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.543     5.064    lcd/keypad/clk_IBUF_BUFG
    SLICE_X8Y71          FDPE                                         r  lcd/keypad/column_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDPE (Prop_fdpe_C_Q)         0.518     5.582 r  lcd/keypad/column_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.371     8.953    lopt
    L17                  OBUF (Prop_obuf_I_O)         3.531    12.483 r  column_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.483    column[0]
    L17                                                               r  column[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/send_byte/master/scl_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.281ns  (logic 3.961ns (54.402%)  route 3.320ns (45.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.614     5.135    lcd/send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  lcd/send_byte/master/scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.591 r  lcd/send_byte/master/scl_reg/Q
                         net (fo=3, routed)           3.320     8.911    scl_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.505    12.416 r  scl_OBUF_inst/O
                         net (fo=0)                   0.000    12.416    scl
    C15                                                               r  scl (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sda_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 0.965ns (43.440%)  route 1.256ns (56.560%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X1Y78          FDCE                                         r  sda_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  sda_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           1.256     2.864    sda_TRI
    C16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.688 r  sda_OBUFT_inst/O
                         net (fo=0)                   0.000     3.688    sda
    C16                                                               r  sda (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/keypad/column_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.384ns (58.219%)  route 0.993ns (41.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.556     1.439    lcd/keypad/clk_IBUF_BUFG
    SLICE_X8Y69          FDCE                                         r  lcd/keypad/column_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDCE (Prop_fdce_C_Q)         0.164     1.603 r  lcd/keypad/column_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.993     2.596    lopt_1
    M19                  OBUF (Prop_obuf_I_O)         1.220     3.816 r  column_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.816    column[1]
    M19                                                               r  column[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/send_byte/master/scl_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.404ns  (logic 1.347ns (56.035%)  route 1.057ns (43.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.585     1.468    lcd/send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  lcd/send_byte/master/scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  lcd/send_byte/master/scl_reg/Q
                         net (fo=3, routed)           1.057     2.666    scl_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.206     3.872 r  scl_OBUF_inst/O
                         net (fo=0)                   0.000     3.872    scl
    C15                                                               r  scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/keypad/column_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.396ns (55.975%)  route 1.098ns (44.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.554     1.437    lcd/keypad/clk_IBUF_BUFG
    SLICE_X8Y71          FDPE                                         r  lcd/keypad/column_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDPE (Prop_fdpe_C_Q)         0.164     1.601 r  lcd/keypad/column_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.098     2.699    lopt
    L17                  OBUF (Prop_obuf_I_O)         1.232     3.931 r  column_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.931    column[0]
    L17                                                               r  column[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/send_byte/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.348ns (54.341%)  route 1.133ns (45.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.583     1.466    lcd/send_byte/clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  lcd/send_byte/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  lcd/send_byte/busy_reg/Q
                         net (fo=31, routed)          1.133     2.740    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.947 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.947    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/keypad/column_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.534ns  (logic 1.366ns (53.899%)  route 1.168ns (46.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.556     1.439    lcd/keypad/clk_IBUF_BUFG
    SLICE_X8Y69          FDCE                                         r  lcd/keypad/column_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDCE (Prop_fdce_C_Q)         0.164     1.603 r  lcd/keypad/column_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.168     2.771    lopt_3
    R18                  OBUF (Prop_obuf_I_O)         1.202     3.973 r  column_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.973    column[3]
    R18                                                               r  column[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/keypad/column_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.572ns  (logic 1.362ns (52.956%)  route 1.210ns (47.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.556     1.439    lcd/keypad/clk_IBUF_BUFG
    SLICE_X8Y69          FDCE                                         r  lcd/keypad/column_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDCE (Prop_fdce_C_Q)         0.164     1.603 r  lcd/keypad/column_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.210     2.813    lopt_2
    P17                  OBUF (Prop_obuf_I_O)         1.198     4.011 r  column_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.011    column[2]
    P17                                                               r  column[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/keypad/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.638ns  (logic 1.363ns (51.686%)  route 1.274ns (48.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.556     1.439    lcd/keypad/clk_IBUF_BUFG
    SLICE_X11Y69         FDCE                                         r  lcd/keypad/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  lcd/keypad/key_valid_reg/Q
                         net (fo=3, routed)           1.274     2.855    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     4.077 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.077    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/is_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.646ns  (logic 1.357ns (51.258%)  route 1.290ns (48.742%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.587     1.470    lcd/clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  lcd/is_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  lcd/is_done_reg/Q
                         net (fo=10, routed)          1.290     2.901    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     4.117 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.117    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door/pwm_sg90/pwm_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg90
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.673ns  (logic 1.350ns (50.502%)  route 1.323ns (49.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.589     1.472    door/pwm_sg90/clk_IBUF_BUFG
    SLICE_X4Y61          FDCE                                         r  door/pwm_sg90/pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  door/pwm_sg90/pwm_reg/Q
                         net (fo=1, routed)           1.323     2.936    sg90_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.209     4.146 r  sg90_OBUF_inst/O
                         net (fo=0)                   0.000     4.146    sg90
    A17                                                               r  sg90 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           423 Endpoints
Min Delay           423 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            lcd/send_byte/us_clk/cnt_sysclk_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.468ns  (logic 1.441ns (15.223%)  route 8.027ns (84.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=407, routed)         8.027     9.468    lcd/send_byte/us_clk/reset_p_IBUF
    SLICE_X8Y78          FDCE                                         f  lcd/send_byte/us_clk/cnt_sysclk_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.428     4.769    lcd/send_byte/us_clk/clk_IBUF_BUFG
    SLICE_X8Y78          FDCE                                         r  lcd/send_byte/us_clk/cnt_sysclk_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            lcd/send_byte/us_clk/cnt_sysclk_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.468ns  (logic 1.441ns (15.223%)  route 8.027ns (84.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=407, routed)         8.027     9.468    lcd/send_byte/us_clk/reset_p_IBUF
    SLICE_X8Y78          FDCE                                         f  lcd/send_byte/us_clk/cnt_sysclk_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.428     4.769    lcd/send_byte/us_clk/clk_IBUF_BUFG
    SLICE_X8Y78          FDCE                                         r  lcd/send_byte/us_clk/cnt_sysclk_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            lcd/send_byte/us_clk/cnt_sysclk_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.468ns  (logic 1.441ns (15.223%)  route 8.027ns (84.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=407, routed)         8.027     9.468    lcd/send_byte/us_clk/reset_p_IBUF
    SLICE_X8Y78          FDCE                                         f  lcd/send_byte/us_clk/cnt_sysclk_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.428     4.769    lcd/send_byte/us_clk/clk_IBUF_BUFG
    SLICE_X8Y78          FDCE                                         r  lcd/send_byte/us_clk/cnt_sysclk_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            lcd/send_byte/us_clk/cnt_sysclk_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.468ns  (logic 1.441ns (15.223%)  route 8.027ns (84.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=407, routed)         8.027     9.468    lcd/send_byte/us_clk/reset_p_IBUF
    SLICE_X8Y78          FDCE                                         f  lcd/send_byte/us_clk/cnt_sysclk_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.428     4.769    lcd/send_byte/us_clk/clk_IBUF_BUFG
    SLICE_X8Y78          FDCE                                         r  lcd/send_byte/us_clk/cnt_sysclk_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            lcd/send_byte/us_clk/cnt_sysclk_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.468ns  (logic 1.441ns (15.223%)  route 8.027ns (84.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=407, routed)         8.027     9.468    lcd/send_byte/us_clk/reset_p_IBUF
    SLICE_X9Y78          FDCE                                         f  lcd/send_byte/us_clk/cnt_sysclk_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.428     4.769    lcd/send_byte/us_clk/clk_IBUF_BUFG
    SLICE_X9Y78          FDCE                                         r  lcd/send_byte/us_clk/cnt_sysclk_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            lcd/send_byte/us_clk/cnt_sysclk_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.468ns  (logic 1.441ns (15.223%)  route 8.027ns (84.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=407, routed)         8.027     9.468    lcd/send_byte/us_clk/reset_p_IBUF
    SLICE_X9Y78          FDCE                                         f  lcd/send_byte/us_clk/cnt_sysclk_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.428     4.769    lcd/send_byte/us_clk/clk_IBUF_BUFG
    SLICE_X9Y78          FDCE                                         r  lcd/send_byte/us_clk/cnt_sysclk_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            lcd/send_byte/master/us_clk/clk_div_100_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.379ns  (logic 1.441ns (15.368%)  route 7.938ns (84.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=407, routed)         7.938     9.379    lcd/send_byte/master/us_clk/reset_p_IBUF
    SLICE_X0Y81          FDCE                                         f  lcd/send_byte/master/us_clk/clk_div_100_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.499     4.840    lcd/send_byte/master/us_clk/clk_IBUF_BUFG
    SLICE_X0Y81          FDCE                                         r  lcd/send_byte/master/us_clk/clk_div_100_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            lcd/send_byte/master/us_clk/cnt_sysclk_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.250ns  (logic 1.441ns (15.582%)  route 7.809ns (84.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=407, routed)         7.809     9.250    lcd/send_byte/master/us_clk/reset_p_IBUF
    SLICE_X2Y81          FDCE                                         f  lcd/send_byte/master/us_clk/cnt_sysclk_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.499     4.840    lcd/send_byte/master/us_clk/clk_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  lcd/send_byte/master/us_clk/cnt_sysclk_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            lcd/send_byte/master/us_clk/cnt_sysclk_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.250ns  (logic 1.441ns (15.582%)  route 7.809ns (84.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=407, routed)         7.809     9.250    lcd/send_byte/master/us_clk/reset_p_IBUF
    SLICE_X2Y81          FDCE                                         f  lcd/send_byte/master/us_clk/cnt_sysclk_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.499     4.840    lcd/send_byte/master/us_clk/clk_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  lcd/send_byte/master/us_clk/cnt_sysclk_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            lcd/send_byte/master/us_clk/cnt_sysclk_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.250ns  (logic 1.441ns (15.582%)  route 7.809ns (84.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=407, routed)         7.809     9.250    lcd/send_byte/master/us_clk/reset_p_IBUF
    SLICE_X2Y81          FDCE                                         f  lcd/send_byte/master/us_clk/cnt_sysclk_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.499     4.840    lcd/send_byte/master/us_clk/clk_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  lcd/send_byte/master/us_clk/cnt_sysclk_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            door/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.210ns (20.035%)  route 0.836ns (79.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=407, routed)         0.836     1.046    door/reset_p_IBUF
    SLICE_X3Y53          FDCE                                         f  door/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.863     1.991    door/clk_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  door/cnt_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            door/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.210ns (20.035%)  route 0.836ns (79.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=407, routed)         0.836     1.046    door/reset_p_IBUF
    SLICE_X3Y53          FDCE                                         f  door/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.863     1.991    door/clk_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  door/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            door/cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.210ns (20.035%)  route 0.836ns (79.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=407, routed)         0.836     1.046    door/reset_p_IBUF
    SLICE_X3Y53          FDCE                                         f  door/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.863     1.991    door/clk_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  door/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            door/cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.210ns (20.035%)  route 0.836ns (79.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=407, routed)         0.836     1.046    door/reset_p_IBUF
    SLICE_X3Y53          FDCE                                         f  door/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.863     1.991    door/clk_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  door/cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            door/cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.109ns  (logic 0.210ns (18.892%)  route 0.900ns (81.108%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=407, routed)         0.900     1.109    door/reset_p_IBUF
    SLICE_X3Y54          FDCE                                         f  door/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.863     1.991    door/clk_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  door/cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            door/cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.109ns  (logic 0.210ns (18.892%)  route 0.900ns (81.108%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=407, routed)         0.900     1.109    door/reset_p_IBUF
    SLICE_X3Y54          FDCE                                         f  door/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.863     1.991    door/clk_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  door/cnt_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            door/cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.109ns  (logic 0.210ns (18.892%)  route 0.900ns (81.108%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=407, routed)         0.900     1.109    door/reset_p_IBUF
    SLICE_X3Y54          FDCE                                         f  door/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.863     1.991    door/clk_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  door/cnt_reg[6]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            door/cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.109ns  (logic 0.210ns (18.892%)  route 0.900ns (81.108%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=407, routed)         0.900     1.109    door/reset_p_IBUF
    SLICE_X3Y54          FDCE                                         f  door/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.863     1.991    door/clk_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  door/cnt_reg[7]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            door/cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.210ns (17.723%)  route 0.973ns (82.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=407, routed)         0.973     1.182    door/reset_p_IBUF
    SLICE_X3Y55          FDCE                                         f  door/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.863     1.991    door/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  door/cnt_reg[10]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            door/cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.210ns (17.723%)  route 0.973ns (82.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=407, routed)         0.973     1.182    door/reset_p_IBUF
    SLICE_X3Y55          FDCE                                         f  door/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.863     1.991    door/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  door/cnt_reg[11]/C





