

================================================================
== Vivado HLS Report for 'aes128_mix_column_hw'
================================================================
* Date:           Tue Apr 10 18:51:46 2018

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.338|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.33>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%column_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %column_3_read)" [AES_HLS_ECE1155/src/aes_hw.cpp:138]   --->   Operation 2 'read' 'column_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%column_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %column_2_read)" [AES_HLS_ECE1155/src/aes_hw.cpp:138]   --->   Operation 3 'read' 'column_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%column_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %column_1_read)" [AES_HLS_ECE1155/src/aes_hw.cpp:138]   --->   Operation 4 'read' 'column_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%column_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %column_0_read)" [AES_HLS_ECE1155/src/aes_hw.cpp:138]   --->   Operation 5 'read' 'column_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (3.34ns)   --->   "%tmp = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_0_read_1, i3 zeroext 2)" [AES_HLS_ECE1155/src/aes_hw.cpp:144]   --->   Operation 6 'call' 'tmp' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 7 [1/1] (3.34ns)   --->   "%tmp_s = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_1_read_1, i3 zeroext 3)" [AES_HLS_ECE1155/src/aes_hw.cpp:144]   --->   Operation 7 'call' 'tmp_s' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 8 [1/1] (3.34ns)   --->   "%tmp_9 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_2_read_1, i3 zeroext 1)" [AES_HLS_ECE1155/src/aes_hw.cpp:144]   --->   Operation 8 'call' 'tmp_9' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 9 [1/1] (3.34ns)   --->   "%tmp_1 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_3_read_1, i3 zeroext 1)" [AES_HLS_ECE1155/src/aes_hw.cpp:144]   --->   Operation 9 'call' 'tmp_1' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node column_0_write_assi)   --->   "%tmp1 = xor i8 %tmp_s, %tmp" [AES_HLS_ECE1155/src/aes_hw.cpp:144]   --->   Operation 10 'xor' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node column_0_write_assi)   --->   "%tmp2 = xor i8 %tmp_9, %tmp_1" [AES_HLS_ECE1155/src/aes_hw.cpp:144]   --->   Operation 11 'xor' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.99ns) (out node of the LUT)   --->   "%column_0_write_assi = xor i8 %tmp2, %tmp1" [AES_HLS_ECE1155/src/aes_hw.cpp:144]   --->   Operation 12 'xor' 'column_0_write_assi' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (3.34ns)   --->   "%tmp_4 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_0_read_1, i3 zeroext 1)" [AES_HLS_ECE1155/src/aes_hw.cpp:145]   --->   Operation 13 'call' 'tmp_4' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (3.34ns)   --->   "%tmp_5 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_1_read_1, i3 zeroext 2)" [AES_HLS_ECE1155/src/aes_hw.cpp:145]   --->   Operation 14 'call' 'tmp_5' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [1/1] (3.34ns)   --->   "%tmp_6 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_2_read_1, i3 zeroext 3)" [AES_HLS_ECE1155/src/aes_hw.cpp:145]   --->   Operation 15 'call' 'tmp_6' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node column_1_write_assi)   --->   "%tmp3 = xor i8 %tmp_5, %tmp_4" [AES_HLS_ECE1155/src/aes_hw.cpp:145]   --->   Operation 16 'xor' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node column_1_write_assi)   --->   "%tmp4 = xor i8 %tmp_6, %tmp_1" [AES_HLS_ECE1155/src/aes_hw.cpp:145]   --->   Operation 17 'xor' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.99ns) (out node of the LUT)   --->   "%column_1_write_assi = xor i8 %tmp4, %tmp3" [AES_HLS_ECE1155/src/aes_hw.cpp:145]   --->   Operation 18 'xor' 'column_1_write_assi' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (3.34ns)   --->   "%tmp_2 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_1_read_1, i3 zeroext 1)" [AES_HLS_ECE1155/src/aes_hw.cpp:146]   --->   Operation 19 'call' 'tmp_2' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (3.34ns)   --->   "%tmp_3 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_2_read_1, i3 zeroext 2)" [AES_HLS_ECE1155/src/aes_hw.cpp:146]   --->   Operation 20 'call' 'tmp_3' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [1/1] (3.34ns)   --->   "%tmp_7 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_3_read_1, i3 zeroext 3)" [AES_HLS_ECE1155/src/aes_hw.cpp:146]   --->   Operation 21 'call' 'tmp_7' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node column_2_write_assi)   --->   "%tmp5 = xor i8 %tmp_2, %tmp_4" [AES_HLS_ECE1155/src/aes_hw.cpp:146]   --->   Operation 22 'xor' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node column_2_write_assi)   --->   "%tmp6 = xor i8 %tmp_3, %tmp_7" [AES_HLS_ECE1155/src/aes_hw.cpp:146]   --->   Operation 23 'xor' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.99ns) (out node of the LUT)   --->   "%column_2_write_assi = xor i8 %tmp6, %tmp5" [AES_HLS_ECE1155/src/aes_hw.cpp:146]   --->   Operation 24 'xor' 'column_2_write_assi' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (3.34ns)   --->   "%tmp_8 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_0_read_1, i3 zeroext 3)" [AES_HLS_ECE1155/src/aes_hw.cpp:147]   --->   Operation 25 'call' 'tmp_8' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [1/1] (3.34ns)   --->   "%tmp_10 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_3_read_1, i3 zeroext 2)" [AES_HLS_ECE1155/src/aes_hw.cpp:147]   --->   Operation 26 'call' 'tmp_10' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node column_3_write_assi)   --->   "%tmp7 = xor i8 %tmp_2, %tmp_8" [AES_HLS_ECE1155/src/aes_hw.cpp:147]   --->   Operation 27 'xor' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node column_3_write_assi)   --->   "%tmp8 = xor i8 %tmp_9, %tmp_10" [AES_HLS_ECE1155/src/aes_hw.cpp:147]   --->   Operation 28 'xor' 'tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.99ns) (out node of the LUT)   --->   "%column_3_write_assi = xor i8 %tmp8, %tmp7" [AES_HLS_ECE1155/src/aes_hw.cpp:147]   --->   Operation 29 'xor' 'column_3_write_assi' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i8, i8, i8, i8 } undef, i8 %column_0_write_assi, 0" [AES_HLS_ECE1155/src/aes_hw.cpp:148]   --->   Operation 30 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8, i8, i8 } %mrv, i8 %column_1_write_assi, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:148]   --->   Operation 31 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i8, i8, i8, i8 } %mrv_1, i8 %column_2_write_assi, 2" [AES_HLS_ECE1155/src/aes_hw.cpp:148]   --->   Operation 32 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i8, i8, i8, i8 } %mrv_2, i8 %column_3_write_assi, 3" [AES_HLS_ECE1155/src/aes_hw.cpp:148]   --->   Operation 33 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "ret { i8, i8, i8, i8 } %mrv_3" [AES_HLS_ECE1155/src/aes_hw.cpp:148]   --->   Operation 34 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.34ns
The critical path consists of the following:
	wire read on port 'column_3_read' (AES_HLS_ECE1155/src/aes_hw.cpp:138) [5]  (0 ns)
	'call' operation ('tmp_1', AES_HLS_ECE1155/src/aes_hw.cpp:144) to 'gmul_hw' [12]  (3.35 ns)
	'xor' operation ('tmp2', AES_HLS_ECE1155/src/aes_hw.cpp:144) [14]  (0 ns)
	'xor' operation ('column[0]', AES_HLS_ECE1155/src/aes_hw.cpp:144) [15]  (0.99 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
