{:input (genetic.crossover/dumb-crossover 890316198 (genetic.mutation/change-constant-value 246339862 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-names-remove-clause 511105998 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_7 , wire1_15, \\wire21_:missing , \\wire22_:missing , \\wire23_32_:missing , \\wire24_:missing , wire25_39);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_7 ;\n  wire \\wire0_:missing_7 ;\n  wire wire10;\n  wire wire10_11;\n  wire wire10_11_0;\n  wire wire10_13;\n  wire \\wire10_14_:missing_19 ;\n  wire wire10_32;\n  wire wire10_33;\n  wire wire10_34;\n  wire wire10_36;\n  wire \\wire10_37_:missing ;\n  wire wire10_5;\n  wire \\wire10_5_:missing_7 ;\n  wire \\wire10_:missing ;\n  wire \\wire10_:missing_17 ;\n  wire wire16_40;\n  wire wire18_20;\n  output wire1_15;\n  wire wire1_15;\n  input \\wire21_:missing ;\n  wire \\wire21_:missing ;\n  input \\wire22_:missing ;\n  wire \\wire22_:missing ;\n  input \\wire23_32_:missing ;\n  wire \\wire23_32_:missing ;\n  input \\wire24_:missing ;\n  wire \\wire24_:missing ;\n  output wire25_39;\n  wire wire25_39;\n  wire \\wire26_:missing_42_43 ;\n  wire wire27;\n  wire wire28_33;\n  wire wire28_40;\n  wire wire29_38;\n  wire wire29_40;\n  wire wire2_40;\n  wire wire2_6;\n  wire wire30_34;\n  wire \\wire34_:missing_38 ;\n  wire wire3_18;\n  wire \\wire3_:missing ;\n  wire wire41_45;\n  wire wire42;\n  wire wire43;\n  wire wire44;\n  wire wire4_10;\n  wire \\wire4_:missing ;\n  wire \\wire6_:missing ;\n  wire wire8_15;\n  wire \\wire8_9_:missing_12 ;\n  wire \\wire8_9_:missing_13 ;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_33_46 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_40_20 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_46 ;\n  wire \\wire:missing_7 ;\n  wire \\wire:missing_9 ;\n  wire \\wire:missing_edge ;\n  assign wire2_6 = 2'h1 >> wire2_40;\n  assign \\wire:missing_11  = 4'h8 >> { wire10_11_0, wire10_11 };\n  assign \\wire:missing_edge  = 2'hx >> \\wire10_14_:missing_19 ;\n  assign \\wire3_:missing  = 2'h1 >> wire3_18;\n  assign wire28_33 = 2'h1 >> wire28_40;\n  assign wire29_38 = 2'h1 >> wire29_40;\n  assign \\wire:missing_edge  = 2'h1 >> wire30_34;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire23_32_:missing , wire10_32 };\n  assign \\wire:missing_33_46  = 4'h8 >> { wire28_33, wire10_33 };\n  assign wire30_34 = 4'h6 >> { wire10_34, \\wire34_:missing_38  };\n  assign \\wire4_:missing  = 2'h1 >> wire4_10;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire10_5_:missing_7 , wire10_5 };\n  assign \\wire6_:missing  = 4'h8 >> { wire2_6, \\wire:missing_edge  };\n  assign \\wire:missing_7  = 4'h8 >> { \\wire10_5_:missing_7 , \\wire0_:missing_7  };\n  assign wire8_15 = 4'h4 >> { \\wire8_9_:missing_13 , \\wire8_9_:missing_12  };\n  assign \\wire:missing_9  = 4'h8 >> { \\wire8_9_:missing_13 , \\wire8_9_:missing_12  };\n  assign \\wire10_:missing  = 4'h6 >> { wire10, wire10_11_0 };\n  assign \\wire26_:missing_42_43  = 1'h0;\n  assign wire27 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_46  = \\wire:missing_33_46 ;\n  assign wire41_45 = \\wire:missing_edge ;\n  assign wire44 = \\wire:missing_edge ;\n  assign wire43 = \\wire26_:missing_42_43 ;\n  assign wire42 = \\wire26_:missing_42_43 ;\n  assign \\wire:missing_41  = wire41_45;\n  assign \\wire:missing_40  = \\wire:missing_edge ;\n  assign wire25_39 = \\wire:missing_edge ;\n  assign \\wire34_:missing_38  = wire29_38;\n  assign \\wire:missing_edge  = \\wire10_37_:missing ;\n  assign \\wire:missing_edge  = wire10_36;\n  assign \\wire:missing_35  = \\wire:missing_edge ;\n  assign wire18_20 = \\wire:missing_40_20 ;\n  assign wire3_18 = wire18_20;\n  assign \\wire:missing_edge  = \\wire10_:missing_17 ;\n  assign \\wire:missing_edge  = wire16_40;\n  assign wire1_15 = wire8_15;\n  assign \\wire:missing_edge  = \\wire10_14_:missing_19 ;\n  assign \\wire8_9_:missing_13  = wire10_13;\n  assign \\wire8_9_:missing_12  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:3.1-108.10\" *)\nmodule postsynth(\\wire0_:missing_7 , wire1_15, \\wire21_:missing , \\wire22_:missing , \\wire23_32_:missing , \\wire24_:missing , wire25_39);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:5.9-5.26\" *)\n  input \\wire0_:missing_7 ;\n  wire \\wire0_:missing_7 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:10.8-10.17\" *)\n  wire wire10_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:11.8-11.30\" *)\n  wire \\wire10_14_:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:12.8-12.17\" *)\n  wire wire10_32;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:14.8-14.17\" *)\n  wire wire10_34;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:15.8-15.17\" *)\n  wire wire10_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:16.8-16.27\" *)\n  wire \\wire10_37_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:17.8-17.16\" *)\n  wire wire10_5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:18.8-18.28\" *)\n  wire \\wire10_5_:missing_7 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:20.8-20.27\" *)\n  wire \\wire10_:missing_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:21.8-21.17\" *)\n  wire wire16_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:23.10-23.18\" *)\n  output wire1_15;\n  wire wire1_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:25.9-25.25\" *)\n  input \\wire21_:missing ;\n  wire \\wire21_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:27.9-27.25\" *)\n  input \\wire22_:missing ;\n  wire \\wire22_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:29.9-29.28\" *)\n  input \\wire23_32_:missing ;\n  wire \\wire23_32_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:31.9-31.25\" *)\n  input \\wire24_:missing ;\n  wire \\wire24_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:33.10-33.19\" *)\n  output wire25_39;\n  wire wire25_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:35.8-35.30\" *)\n  wire \\wire26_:missing_42_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:36.8-36.14\" *)\n  wire wire27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:39.8-39.17\" *)\n  wire wire29_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:40.8-40.17\" *)\n  wire wire29_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:43.8-43.17\" *)\n  wire wire30_34;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:44.8-44.27\" *)\n  wire \\wire34_:missing_38 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:47.8-47.17\" *)\n  wire wire41_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:48.8-48.14\" *)\n  wire wire42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:49.8-49.14\" *)\n  wire wire43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:50.8-50.14\" *)\n  wire wire44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:54.8-54.16\" *)\n  wire wire8_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:55.8-55.28\" *)\n  wire \\wire8_9_:missing_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:56.8-56.28\" *)\n  wire \\wire8_9_:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:59.8-59.24\" *)\n  wire \\wire:missing_35 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:60.8-60.24\" *)\n  wire \\wire:missing_40 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:62.8-62.24\" *)\n  wire \\wire:missing_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:66.8-66.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_13 = 1'hx;\n  assign \\wire10_14_:missing_19  = 1'hx;\n  assign wire10_32 = 1'hx;\n  assign wire10_34 = 1'hx;\n  assign wire10_36 = 1'hx;\n  assign \\wire10_37_:missing  = 1'hx;\n  assign wire10_5 = 1'hx;\n  assign \\wire10_5_:missing_7  = 1'hx;\n  assign \\wire10_:missing_17  = 1'hx;\n  assign wire16_40 = 1'hx;\n  assign wire1_15 = 1'hx;\n  assign wire25_39 = 1'hx;\n  assign \\wire26_:missing_42_43  = 1'h0;\n  assign wire27 = 1'h1;\n  assign wire29_38 = 1'hx;\n  assign wire29_40 = 1'hx;\n  assign wire30_34 = 1'hx;\n  assign \\wire34_:missing_38  = 1'hx;\n  assign wire41_45 = 1'hx;\n  assign wire42 = 1'h0;\n  assign wire43 = 1'h0;\n  assign wire44 = 1'hx;\n  assign wire8_15 = 1'hx;\n  assign \\wire8_9_:missing_12  = 1'hx;\n  assign \\wire8_9_:missing_13  = 1'hx;\n  assign \\wire:missing_35  = 1'hx;\n  assign \\wire:missing_40  = 1'hx;\n  assign \\wire:missing_41  = 1'hx;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY  3:48:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft/src/top.v'.\nSBY  3:48:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] Copy '/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft/src/3AC1CDF5.v'.\nSBY  3:48:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] Copy '/tmp/fuzzmount2DDF5D8C/3AC1CDF5.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft/src/3AC1CDF5.post.v'.\nSBY  3:48:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] engine_0: abc pdr\nSBY  3:48:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:48:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] base: Warning: multiple conflicting drivers for presynth.\\wire10_14_:missing_19:\nSBY  3:48:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:69$18 ($shr)\nSBY  3:48:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:73$22 ($shr)\nSBY  3:48:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:74$23 ($shr)\nSBY  3:48:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:75$24 ($shr)\nSBY  3:48:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:79$28 ($shr)\nSBY  3:48:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] base: Warning: Wire presynth.\\wire8_9_:missing_13 is used but has no driver.\nSBY  3:48:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] base: Warning: Wire presynth.\\wire10_5_:missing_7 is used but has no driver.\nSBY  3:48:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] base: Warning: Wire presynth.\\wire10_5 is used but has no driver.\nSBY  3:48:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] base: Warning: Wire presynth.\\wire10_34 is used but has no driver.\nSBY  3:48:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] base: Warning: Wire presynth.\\wire10_32 is used but has no driver.\nSBY  3:48:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] base: Warning: Wire presynth.\\wire29_40 is used but has no driver.\nSBY  3:48:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] base: Warning: found logic loop in module presynth:\nSBY  3:48:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] base: cell $shr$/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:69$18 ($shr)\nSBY  3:48:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] base: wire \\wire10_14_:missing_19\nSBY  3:48:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] base: Warning: found logic loop in module presynth:\nSBY  3:48:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] base: cell $shr$/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:74$23 ($shr)\nSBY  3:48:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] base: wire \\wire10_14_:missing_19\nSBY  3:48:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] base: finished (returncode=0)\nSBY  3:48:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:48:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] aig: Warning: multiple conflicting drivers for presynth.\\wire10_14_:missing_19:\nSBY  3:48:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:69$18 ($shr)\nSBY  3:48:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:73$22 ($shr)\nSBY  3:48:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:74$23 ($shr)\nSBY  3:48:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:75$24 ($shr)\nSBY  3:48:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:79$28 ($shr)\nSBY  3:48:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] aig: Warning: Wire presynth.\\wire8_9_:missing_13 is used but has no driver.\nSBY  3:48:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] aig: Warning: Wire presynth.\\wire10_5_:missing_7 is used but has no driver.\nSBY  3:48:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] aig: Warning: Wire presynth.\\wire10_5 is used but has no driver.\nSBY  3:48:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] aig: Warning: Wire presynth.\\wire10_34 is used but has no driver.\nSBY  3:48:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] aig: Warning: Wire presynth.\\wire10_32 is used but has no driver.\nSBY  3:48:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] aig: Warning: Wire presynth.\\wire29_40 is used but has no driver.\nSBY  3:48:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] aig: Warning: found logic loop in module presynth:\nSBY  3:48:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:69$18 ($shr)\nSBY  3:48:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] aig: wire \\wire10_14_:missing_19\nSBY  3:48:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] aig: Warning: found logic loop in module presynth:\nSBY  3:48:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/3AC1CDF5.v:74$23 ($shr)\nSBY  3:48:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] aig: wire \\wire10_14_:missing_19\nSBY  3:48:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] aig: finished (returncode=0)\nSBY  3:48:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:48:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:48:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] engine_0: Warning: The network has no constraints.\nSBY  3:48:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:48:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] engine_0: finished (returncode=0)\nSBY  3:48:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] engine_0: Status returned by engine: FAIL\nSBY  3:48:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  3:48:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  3:48:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:48:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft'.\nSBY  3:48:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zdbsgft] DONE (FAIL, rc=2)\n", :err ""}}}