|DUT
input_vector[0] => IITB_RISC:add_instance.clk
output_vector[0] << IITB_RISC:add_instance.dummy_output


|DUT|IITB_RISC:add_instance
clk => datapath:datapath1.clk
clk => fsm_controller:controller.clk
rst => datapath:datapath1.clr
dummy_output <= comb.DB_MAX_OUTPUT_PORT_TYPE


|DUT|IITB_RISC:add_instance|datapath:datapath1
current_state[0] => Mux0.IN36
current_state[0] => Mux1.IN36
current_state[0] => Mux2.IN36
current_state[0] => a3:A3.current_state[0]
current_state[0] => a2:A2.current_state[0]
current_state[0] => a1:A1.current_state[0]
current_state[0] => d3:D3.current_state[0]
current_state[0] => shifter:shifter.state[0]
current_state[0] => temp0:T0.current_state[0]
current_state[0] => temp1:T1.current_state[0]
current_state[0] => temp2:T2.current_state[0]
current_state[0] => d_mem:DMem.state[0]
current_state[0] => i_mem:IMem.state[0]
current_state[0] => alu:ALU.current_state[0]
current_state[0] => pc:PC.current_state[0]
current_state[0] => ir:IR.current_state[0]
current_state[0] => se10:SE10.state[0]
current_state[0] => se7:SE7.state[0]
current_state[1] => Mux0.IN35
current_state[1] => Mux1.IN35
current_state[1] => Mux2.IN35
current_state[1] => a3:A3.current_state[1]
current_state[1] => a2:A2.current_state[1]
current_state[1] => a1:A1.current_state[1]
current_state[1] => d3:D3.current_state[1]
current_state[1] => shifter:shifter.state[1]
current_state[1] => temp0:T0.current_state[1]
current_state[1] => temp1:T1.current_state[1]
current_state[1] => temp2:T2.current_state[1]
current_state[1] => d_mem:DMem.state[1]
current_state[1] => i_mem:IMem.state[1]
current_state[1] => alu:ALU.current_state[1]
current_state[1] => pc:PC.current_state[1]
current_state[1] => ir:IR.current_state[1]
current_state[1] => se10:SE10.state[1]
current_state[1] => se7:SE7.state[1]
current_state[2] => Mux0.IN34
current_state[2] => Mux1.IN34
current_state[2] => Mux2.IN34
current_state[2] => a3:A3.current_state[2]
current_state[2] => a2:A2.current_state[2]
current_state[2] => a1:A1.current_state[2]
current_state[2] => d3:D3.current_state[2]
current_state[2] => shifter:shifter.state[2]
current_state[2] => temp0:T0.current_state[2]
current_state[2] => temp1:T1.current_state[2]
current_state[2] => temp2:T2.current_state[2]
current_state[2] => d_mem:DMem.state[2]
current_state[2] => i_mem:IMem.state[2]
current_state[2] => alu:ALU.current_state[2]
current_state[2] => pc:PC.current_state[2]
current_state[2] => ir:IR.current_state[2]
current_state[2] => se10:SE10.state[2]
current_state[2] => se7:SE7.state[2]
current_state[3] => Mux0.IN33
current_state[3] => Mux1.IN33
current_state[3] => Mux2.IN33
current_state[3] => a3:A3.current_state[3]
current_state[3] => a2:A2.current_state[3]
current_state[3] => a1:A1.current_state[3]
current_state[3] => d3:D3.current_state[3]
current_state[3] => shifter:shifter.state[3]
current_state[3] => temp0:T0.current_state[3]
current_state[3] => temp1:T1.current_state[3]
current_state[3] => temp2:T2.current_state[3]
current_state[3] => d_mem:DMem.state[3]
current_state[3] => i_mem:IMem.state[3]
current_state[3] => alu:ALU.current_state[3]
current_state[3] => pc:PC.current_state[3]
current_state[3] => ir:IR.current_state[3]
current_state[3] => se10:SE10.state[3]
current_state[3] => se7:SE7.state[3]
current_state[4] => Mux0.IN32
current_state[4] => Mux1.IN32
current_state[4] => Mux2.IN32
current_state[4] => a3:A3.current_state[4]
current_state[4] => a2:A2.current_state[4]
current_state[4] => a1:A1.current_state[4]
current_state[4] => d3:D3.current_state[4]
current_state[4] => shifter:shifter.state[4]
current_state[4] => temp0:T0.current_state[4]
current_state[4] => temp1:T1.current_state[4]
current_state[4] => temp2:T2.current_state[4]
current_state[4] => d_mem:DMem.state[4]
current_state[4] => i_mem:IMem.state[4]
current_state[4] => alu:ALU.current_state[4]
current_state[4] => pc:PC.current_state[4]
current_state[4] => ir:IR.current_state[4]
current_state[4] => se10:SE10.state[4]
current_state[4] => se7:SE7.state[4]
instruction[0] <= ir:IR.output[0]
instruction[1] <= ir:IR.output[1]
instruction[2] <= ir:IR.output[2]
instruction[3] <= ir:IR.output[3]
instruction[4] <= ir:IR.output[4]
instruction[5] <= ir:IR.output[5]
instruction[6] <= ir:IR.output[6]
instruction[7] <= ir:IR.output[7]
instruction[8] <= ir:IR.output[8]
instruction[9] <= ir:IR.output[9]
instruction[10] <= ir:IR.output[10]
instruction[11] <= ir:IR.output[11]
instruction[12] <= ir:IR.output[12]
instruction[13] <= ir:IR.output[13]
instruction[14] <= ir:IR.output[14]
instruction[15] <= ir:IR.output[15]
clr => register_file:RF.clr
clk => register_file:RF.clk
clk => d_mem:DMem.clk
clk => i_mem:IMem.clk
clk => alu:ALU.clk
carry_flag <= alu:ALU.carry_flag
zero_flag <= alu:ALU.zero_flag
count_output[0] <= count:count.op[0]
count_output[1] <= count:count.op[1]
count_output[2] <= count:count.op[2]


|DUT|IITB_RISC:add_instance|datapath:datapath1|register_file:RF
D3[0] => register_16:map_registers:0:reg.Din[0]
D3[0] => register_16:map_registers:1:reg.Din[0]
D3[0] => register_16:map_registers:2:reg.Din[0]
D3[0] => register_16:map_registers:3:reg.Din[0]
D3[0] => register_16:map_registers:4:reg.Din[0]
D3[0] => register_16:map_registers:5:reg.Din[0]
D3[0] => register_16:map_registers:6:reg.Din[0]
D3[0] => register_16:map_registers:7:reg.Din[0]
D3[1] => register_16:map_registers:0:reg.Din[1]
D3[1] => register_16:map_registers:1:reg.Din[1]
D3[1] => register_16:map_registers:2:reg.Din[1]
D3[1] => register_16:map_registers:3:reg.Din[1]
D3[1] => register_16:map_registers:4:reg.Din[1]
D3[1] => register_16:map_registers:5:reg.Din[1]
D3[1] => register_16:map_registers:6:reg.Din[1]
D3[1] => register_16:map_registers:7:reg.Din[1]
D3[2] => register_16:map_registers:0:reg.Din[2]
D3[2] => register_16:map_registers:1:reg.Din[2]
D3[2] => register_16:map_registers:2:reg.Din[2]
D3[2] => register_16:map_registers:3:reg.Din[2]
D3[2] => register_16:map_registers:4:reg.Din[2]
D3[2] => register_16:map_registers:5:reg.Din[2]
D3[2] => register_16:map_registers:6:reg.Din[2]
D3[2] => register_16:map_registers:7:reg.Din[2]
D3[3] => register_16:map_registers:0:reg.Din[3]
D3[3] => register_16:map_registers:1:reg.Din[3]
D3[3] => register_16:map_registers:2:reg.Din[3]
D3[3] => register_16:map_registers:3:reg.Din[3]
D3[3] => register_16:map_registers:4:reg.Din[3]
D3[3] => register_16:map_registers:5:reg.Din[3]
D3[3] => register_16:map_registers:6:reg.Din[3]
D3[3] => register_16:map_registers:7:reg.Din[3]
D3[4] => register_16:map_registers:0:reg.Din[4]
D3[4] => register_16:map_registers:1:reg.Din[4]
D3[4] => register_16:map_registers:2:reg.Din[4]
D3[4] => register_16:map_registers:3:reg.Din[4]
D3[4] => register_16:map_registers:4:reg.Din[4]
D3[4] => register_16:map_registers:5:reg.Din[4]
D3[4] => register_16:map_registers:6:reg.Din[4]
D3[4] => register_16:map_registers:7:reg.Din[4]
D3[5] => register_16:map_registers:0:reg.Din[5]
D3[5] => register_16:map_registers:1:reg.Din[5]
D3[5] => register_16:map_registers:2:reg.Din[5]
D3[5] => register_16:map_registers:3:reg.Din[5]
D3[5] => register_16:map_registers:4:reg.Din[5]
D3[5] => register_16:map_registers:5:reg.Din[5]
D3[5] => register_16:map_registers:6:reg.Din[5]
D3[5] => register_16:map_registers:7:reg.Din[5]
D3[6] => register_16:map_registers:0:reg.Din[6]
D3[6] => register_16:map_registers:1:reg.Din[6]
D3[6] => register_16:map_registers:2:reg.Din[6]
D3[6] => register_16:map_registers:3:reg.Din[6]
D3[6] => register_16:map_registers:4:reg.Din[6]
D3[6] => register_16:map_registers:5:reg.Din[6]
D3[6] => register_16:map_registers:6:reg.Din[6]
D3[6] => register_16:map_registers:7:reg.Din[6]
D3[7] => register_16:map_registers:0:reg.Din[7]
D3[7] => register_16:map_registers:1:reg.Din[7]
D3[7] => register_16:map_registers:2:reg.Din[7]
D3[7] => register_16:map_registers:3:reg.Din[7]
D3[7] => register_16:map_registers:4:reg.Din[7]
D3[7] => register_16:map_registers:5:reg.Din[7]
D3[7] => register_16:map_registers:6:reg.Din[7]
D3[7] => register_16:map_registers:7:reg.Din[7]
D3[8] => register_16:map_registers:0:reg.Din[8]
D3[8] => register_16:map_registers:1:reg.Din[8]
D3[8] => register_16:map_registers:2:reg.Din[8]
D3[8] => register_16:map_registers:3:reg.Din[8]
D3[8] => register_16:map_registers:4:reg.Din[8]
D3[8] => register_16:map_registers:5:reg.Din[8]
D3[8] => register_16:map_registers:6:reg.Din[8]
D3[8] => register_16:map_registers:7:reg.Din[8]
D3[9] => register_16:map_registers:0:reg.Din[9]
D3[9] => register_16:map_registers:1:reg.Din[9]
D3[9] => register_16:map_registers:2:reg.Din[9]
D3[9] => register_16:map_registers:3:reg.Din[9]
D3[9] => register_16:map_registers:4:reg.Din[9]
D3[9] => register_16:map_registers:5:reg.Din[9]
D3[9] => register_16:map_registers:6:reg.Din[9]
D3[9] => register_16:map_registers:7:reg.Din[9]
D3[10] => register_16:map_registers:0:reg.Din[10]
D3[10] => register_16:map_registers:1:reg.Din[10]
D3[10] => register_16:map_registers:2:reg.Din[10]
D3[10] => register_16:map_registers:3:reg.Din[10]
D3[10] => register_16:map_registers:4:reg.Din[10]
D3[10] => register_16:map_registers:5:reg.Din[10]
D3[10] => register_16:map_registers:6:reg.Din[10]
D3[10] => register_16:map_registers:7:reg.Din[10]
D3[11] => register_16:map_registers:0:reg.Din[11]
D3[11] => register_16:map_registers:1:reg.Din[11]
D3[11] => register_16:map_registers:2:reg.Din[11]
D3[11] => register_16:map_registers:3:reg.Din[11]
D3[11] => register_16:map_registers:4:reg.Din[11]
D3[11] => register_16:map_registers:5:reg.Din[11]
D3[11] => register_16:map_registers:6:reg.Din[11]
D3[11] => register_16:map_registers:7:reg.Din[11]
D3[12] => register_16:map_registers:0:reg.Din[12]
D3[12] => register_16:map_registers:1:reg.Din[12]
D3[12] => register_16:map_registers:2:reg.Din[12]
D3[12] => register_16:map_registers:3:reg.Din[12]
D3[12] => register_16:map_registers:4:reg.Din[12]
D3[12] => register_16:map_registers:5:reg.Din[12]
D3[12] => register_16:map_registers:6:reg.Din[12]
D3[12] => register_16:map_registers:7:reg.Din[12]
D3[13] => register_16:map_registers:0:reg.Din[13]
D3[13] => register_16:map_registers:1:reg.Din[13]
D3[13] => register_16:map_registers:2:reg.Din[13]
D3[13] => register_16:map_registers:3:reg.Din[13]
D3[13] => register_16:map_registers:4:reg.Din[13]
D3[13] => register_16:map_registers:5:reg.Din[13]
D3[13] => register_16:map_registers:6:reg.Din[13]
D3[13] => register_16:map_registers:7:reg.Din[13]
D3[14] => register_16:map_registers:0:reg.Din[14]
D3[14] => register_16:map_registers:1:reg.Din[14]
D3[14] => register_16:map_registers:2:reg.Din[14]
D3[14] => register_16:map_registers:3:reg.Din[14]
D3[14] => register_16:map_registers:4:reg.Din[14]
D3[14] => register_16:map_registers:5:reg.Din[14]
D3[14] => register_16:map_registers:6:reg.Din[14]
D3[14] => register_16:map_registers:7:reg.Din[14]
D3[15] => register_16:map_registers:0:reg.Din[15]
D3[15] => register_16:map_registers:1:reg.Din[15]
D3[15] => register_16:map_registers:2:reg.Din[15]
D3[15] => register_16:map_registers:3:reg.Din[15]
D3[15] => register_16:map_registers:4:reg.Din[15]
D3[15] => register_16:map_registers:5:reg.Din[15]
D3[15] => register_16:map_registers:6:reg.Din[15]
D3[15] => register_16:map_registers:7:reg.Din[15]
D1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
D1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
D1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
D1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
D1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
D1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
D1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
D1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
D1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
D1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
D1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
D1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
D1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
D1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
D1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
D1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
D2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
D2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
D2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
D2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
D2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
D2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
D2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
D2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
D2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
D2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
D2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
D2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
D2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
D2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
D2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
D2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
A1[0] => Mux0.IN2
A1[0] => Mux1.IN2
A1[0] => Mux2.IN2
A1[0] => Mux3.IN2
A1[0] => Mux4.IN2
A1[0] => Mux5.IN2
A1[0] => Mux6.IN2
A1[0] => Mux7.IN2
A1[0] => Mux8.IN2
A1[0] => Mux9.IN2
A1[0] => Mux10.IN2
A1[0] => Mux11.IN2
A1[0] => Mux12.IN2
A1[0] => Mux13.IN2
A1[0] => Mux14.IN2
A1[0] => Mux15.IN2
A1[1] => Mux0.IN1
A1[1] => Mux1.IN1
A1[1] => Mux2.IN1
A1[1] => Mux3.IN1
A1[1] => Mux4.IN1
A1[1] => Mux5.IN1
A1[1] => Mux6.IN1
A1[1] => Mux7.IN1
A1[1] => Mux8.IN1
A1[1] => Mux9.IN1
A1[1] => Mux10.IN1
A1[1] => Mux11.IN1
A1[1] => Mux12.IN1
A1[1] => Mux13.IN1
A1[1] => Mux14.IN1
A1[1] => Mux15.IN1
A1[2] => Mux0.IN0
A1[2] => Mux1.IN0
A1[2] => Mux2.IN0
A1[2] => Mux3.IN0
A1[2] => Mux4.IN0
A1[2] => Mux5.IN0
A1[2] => Mux6.IN0
A1[2] => Mux7.IN0
A1[2] => Mux8.IN0
A1[2] => Mux9.IN0
A1[2] => Mux10.IN0
A1[2] => Mux11.IN0
A1[2] => Mux12.IN0
A1[2] => Mux13.IN0
A1[2] => Mux14.IN0
A1[2] => Mux15.IN0
A2[0] => Mux16.IN2
A2[0] => Mux17.IN2
A2[0] => Mux18.IN2
A2[0] => Mux19.IN2
A2[0] => Mux20.IN2
A2[0] => Mux21.IN2
A2[0] => Mux22.IN2
A2[0] => Mux23.IN2
A2[0] => Mux24.IN2
A2[0] => Mux25.IN2
A2[0] => Mux26.IN2
A2[0] => Mux27.IN2
A2[0] => Mux28.IN2
A2[0] => Mux29.IN2
A2[0] => Mux30.IN2
A2[0] => Mux31.IN2
A2[1] => Mux16.IN1
A2[1] => Mux17.IN1
A2[1] => Mux18.IN1
A2[1] => Mux19.IN1
A2[1] => Mux20.IN1
A2[1] => Mux21.IN1
A2[1] => Mux22.IN1
A2[1] => Mux23.IN1
A2[1] => Mux24.IN1
A2[1] => Mux25.IN1
A2[1] => Mux26.IN1
A2[1] => Mux27.IN1
A2[1] => Mux28.IN1
A2[1] => Mux29.IN1
A2[1] => Mux30.IN1
A2[1] => Mux31.IN1
A2[2] => Mux16.IN0
A2[2] => Mux17.IN0
A2[2] => Mux18.IN0
A2[2] => Mux19.IN0
A2[2] => Mux20.IN0
A2[2] => Mux21.IN0
A2[2] => Mux22.IN0
A2[2] => Mux23.IN0
A2[2] => Mux24.IN0
A2[2] => Mux25.IN0
A2[2] => Mux26.IN0
A2[2] => Mux27.IN0
A2[2] => Mux28.IN0
A2[2] => Mux29.IN0
A2[2] => Mux30.IN0
A2[2] => Mux31.IN0
A3[0] => Decoder0.IN2
A3[1] => Decoder0.IN1
A3[2] => Decoder0.IN0
clk => register_16:map_registers:0:reg.clk
clk => register_16:map_registers:1:reg.clk
clk => register_16:map_registers:2:reg.clk
clk => register_16:map_registers:3:reg.clk
clk => register_16:map_registers:4:reg.clk
clk => register_16:map_registers:5:reg.clk
clk => register_16:map_registers:6:reg.clk
clk => register_16:map_registers:7:reg.clk
write_signal => reg_sel[7].DATAB
write_signal => reg_sel[6].DATAB
write_signal => reg_sel[5].DATAB
write_signal => reg_sel[4].DATAB
write_signal => reg_sel[3].DATAB
write_signal => reg_sel[2].DATAB
write_signal => reg_sel[1].DATAB
write_signal => reg_sel[0].DATAB
clr => register_16:map_registers:0:reg.clr
clr => register_16:map_registers:1:reg.clr
clr => register_16:map_registers:2:reg.clr
clr => register_16:map_registers:3:reg.clr
clr => register_16:map_registers:4:reg.clr
clr => register_16:map_registers:5:reg.clr
clr => register_16:map_registers:6:reg.clr
clr => register_16:map_registers:7:reg.clr


|DUT|IITB_RISC:add_instance|datapath:datapath1|register_file:RF|register_16:\map_registers:0:reg
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
write_signal => Dout[0]~reg0.ENA
write_signal => Dout[1]~reg0.ENA
write_signal => Dout[2]~reg0.ENA
write_signal => Dout[3]~reg0.ENA
write_signal => Dout[4]~reg0.ENA
write_signal => Dout[5]~reg0.ENA
write_signal => Dout[6]~reg0.ENA
write_signal => Dout[7]~reg0.ENA
write_signal => Dout[8]~reg0.ENA
write_signal => Dout[9]~reg0.ENA
write_signal => Dout[10]~reg0.ENA
write_signal => Dout[11]~reg0.ENA
write_signal => Dout[12]~reg0.ENA
write_signal => Dout[13]~reg0.ENA
write_signal => Dout[14]~reg0.ENA
write_signal => Dout[15]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR


|DUT|IITB_RISC:add_instance|datapath:datapath1|register_file:RF|register_16:\map_registers:1:reg
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
write_signal => Dout[0]~reg0.ENA
write_signal => Dout[1]~reg0.ENA
write_signal => Dout[2]~reg0.ENA
write_signal => Dout[3]~reg0.ENA
write_signal => Dout[4]~reg0.ENA
write_signal => Dout[5]~reg0.ENA
write_signal => Dout[6]~reg0.ENA
write_signal => Dout[7]~reg0.ENA
write_signal => Dout[8]~reg0.ENA
write_signal => Dout[9]~reg0.ENA
write_signal => Dout[10]~reg0.ENA
write_signal => Dout[11]~reg0.ENA
write_signal => Dout[12]~reg0.ENA
write_signal => Dout[13]~reg0.ENA
write_signal => Dout[14]~reg0.ENA
write_signal => Dout[15]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR


|DUT|IITB_RISC:add_instance|datapath:datapath1|register_file:RF|register_16:\map_registers:2:reg
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
write_signal => Dout[0]~reg0.ENA
write_signal => Dout[1]~reg0.ENA
write_signal => Dout[2]~reg0.ENA
write_signal => Dout[3]~reg0.ENA
write_signal => Dout[4]~reg0.ENA
write_signal => Dout[5]~reg0.ENA
write_signal => Dout[6]~reg0.ENA
write_signal => Dout[7]~reg0.ENA
write_signal => Dout[8]~reg0.ENA
write_signal => Dout[9]~reg0.ENA
write_signal => Dout[10]~reg0.ENA
write_signal => Dout[11]~reg0.ENA
write_signal => Dout[12]~reg0.ENA
write_signal => Dout[13]~reg0.ENA
write_signal => Dout[14]~reg0.ENA
write_signal => Dout[15]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR


|DUT|IITB_RISC:add_instance|datapath:datapath1|register_file:RF|register_16:\map_registers:3:reg
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
write_signal => Dout[0]~reg0.ENA
write_signal => Dout[1]~reg0.ENA
write_signal => Dout[2]~reg0.ENA
write_signal => Dout[3]~reg0.ENA
write_signal => Dout[4]~reg0.ENA
write_signal => Dout[5]~reg0.ENA
write_signal => Dout[6]~reg0.ENA
write_signal => Dout[7]~reg0.ENA
write_signal => Dout[8]~reg0.ENA
write_signal => Dout[9]~reg0.ENA
write_signal => Dout[10]~reg0.ENA
write_signal => Dout[11]~reg0.ENA
write_signal => Dout[12]~reg0.ENA
write_signal => Dout[13]~reg0.ENA
write_signal => Dout[14]~reg0.ENA
write_signal => Dout[15]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR


|DUT|IITB_RISC:add_instance|datapath:datapath1|register_file:RF|register_16:\map_registers:4:reg
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
write_signal => Dout[0]~reg0.ENA
write_signal => Dout[1]~reg0.ENA
write_signal => Dout[2]~reg0.ENA
write_signal => Dout[3]~reg0.ENA
write_signal => Dout[4]~reg0.ENA
write_signal => Dout[5]~reg0.ENA
write_signal => Dout[6]~reg0.ENA
write_signal => Dout[7]~reg0.ENA
write_signal => Dout[8]~reg0.ENA
write_signal => Dout[9]~reg0.ENA
write_signal => Dout[10]~reg0.ENA
write_signal => Dout[11]~reg0.ENA
write_signal => Dout[12]~reg0.ENA
write_signal => Dout[13]~reg0.ENA
write_signal => Dout[14]~reg0.ENA
write_signal => Dout[15]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR


|DUT|IITB_RISC:add_instance|datapath:datapath1|register_file:RF|register_16:\map_registers:5:reg
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
write_signal => Dout[0]~reg0.ENA
write_signal => Dout[1]~reg0.ENA
write_signal => Dout[2]~reg0.ENA
write_signal => Dout[3]~reg0.ENA
write_signal => Dout[4]~reg0.ENA
write_signal => Dout[5]~reg0.ENA
write_signal => Dout[6]~reg0.ENA
write_signal => Dout[7]~reg0.ENA
write_signal => Dout[8]~reg0.ENA
write_signal => Dout[9]~reg0.ENA
write_signal => Dout[10]~reg0.ENA
write_signal => Dout[11]~reg0.ENA
write_signal => Dout[12]~reg0.ENA
write_signal => Dout[13]~reg0.ENA
write_signal => Dout[14]~reg0.ENA
write_signal => Dout[15]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR


|DUT|IITB_RISC:add_instance|datapath:datapath1|register_file:RF|register_16:\map_registers:6:reg
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
write_signal => Dout[0]~reg0.ENA
write_signal => Dout[1]~reg0.ENA
write_signal => Dout[2]~reg0.ENA
write_signal => Dout[3]~reg0.ENA
write_signal => Dout[4]~reg0.ENA
write_signal => Dout[5]~reg0.ENA
write_signal => Dout[6]~reg0.ENA
write_signal => Dout[7]~reg0.ENA
write_signal => Dout[8]~reg0.ENA
write_signal => Dout[9]~reg0.ENA
write_signal => Dout[10]~reg0.ENA
write_signal => Dout[11]~reg0.ENA
write_signal => Dout[12]~reg0.ENA
write_signal => Dout[13]~reg0.ENA
write_signal => Dout[14]~reg0.ENA
write_signal => Dout[15]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR


|DUT|IITB_RISC:add_instance|datapath:datapath1|register_file:RF|register_16:\map_registers:7:reg
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
write_signal => Dout[0]~reg0.ENA
write_signal => Dout[1]~reg0.ENA
write_signal => Dout[2]~reg0.ENA
write_signal => Dout[3]~reg0.ENA
write_signal => Dout[4]~reg0.ENA
write_signal => Dout[5]~reg0.ENA
write_signal => Dout[6]~reg0.ENA
write_signal => Dout[7]~reg0.ENA
write_signal => Dout[8]~reg0.ENA
write_signal => Dout[9]~reg0.ENA
write_signal => Dout[10]~reg0.ENA
write_signal => Dout[11]~reg0.ENA
write_signal => Dout[12]~reg0.ENA
write_signal => Dout[13]~reg0.ENA
write_signal => Dout[14]~reg0.ENA
write_signal => Dout[15]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR


|DUT|IITB_RISC:add_instance|datapath:datapath1|A3:A3
ir3_5[0] => Mux2.IN23
ir3_5[1] => Mux1.IN23
ir3_5[2] => Mux0.IN23
ir9_11[0] => Mux2.IN24
ir9_11[0] => Mux2.IN25
ir9_11[0] => Mux2.IN26
ir9_11[0] => Mux2.IN27
ir9_11[0] => Mux2.IN28
ir9_11[0] => Mux2.IN29
ir9_11[0] => Mux2.IN30
ir9_11[1] => Mux1.IN24
ir9_11[1] => Mux1.IN25
ir9_11[1] => Mux1.IN26
ir9_11[1] => Mux1.IN27
ir9_11[1] => Mux1.IN28
ir9_11[1] => Mux1.IN29
ir9_11[1] => Mux1.IN30
ir9_11[2] => Mux0.IN24
ir9_11[2] => Mux0.IN25
ir9_11[2] => Mux0.IN26
ir9_11[2] => Mux0.IN27
ir9_11[2] => Mux0.IN28
ir9_11[2] => Mux0.IN29
ir9_11[2] => Mux0.IN30
count[0] => Mux2.IN31
count[1] => Mux1.IN31
count[2] => Mux0.IN31
current_state[0] => Mux0.IN36
current_state[0] => Mux1.IN36
current_state[0] => Mux2.IN36
current_state[1] => Mux0.IN35
current_state[1] => Mux1.IN35
current_state[1] => Mux2.IN35
current_state[2] => Mux0.IN34
current_state[2] => Mux1.IN34
current_state[2] => Mux2.IN34
current_state[3] => Mux0.IN33
current_state[3] => Mux1.IN33
current_state[3] => Mux2.IN33
current_state[4] => Mux0.IN32
current_state[4] => Mux1.IN32
current_state[4] => Mux2.IN32
output[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|IITB_RISC:add_instance|datapath:datapath1|A2:A2
ir6_8[0] => Mux2.IN28
ir6_8[0] => Mux2.IN29
ir6_8[0] => Mux2.IN30
ir6_8[1] => Mux1.IN28
ir6_8[1] => Mux1.IN29
ir6_8[1] => Mux1.IN30
ir6_8[2] => Mux0.IN28
ir6_8[2] => Mux0.IN29
ir6_8[2] => Mux0.IN30
Count[0] => Mux2.IN31
Count[1] => Mux1.IN31
Count[2] => Mux0.IN31
current_state[0] => Mux0.IN36
current_state[0] => Mux1.IN36
current_state[0] => Mux2.IN36
current_state[1] => Mux0.IN35
current_state[1] => Mux1.IN35
current_state[1] => Mux2.IN35
current_state[2] => Mux0.IN34
current_state[2] => Mux1.IN34
current_state[2] => Mux2.IN34
current_state[3] => Mux0.IN33
current_state[3] => Mux1.IN33
current_state[3] => Mux2.IN33
current_state[4] => Mux0.IN32
current_state[4] => Mux1.IN32
current_state[4] => Mux2.IN32
output[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|IITB_RISC:add_instance|datapath:datapath1|A1:A1
ir9_11[0] => Mux2.IN28
ir9_11[0] => Mux2.IN29
ir9_11[0] => Mux2.IN30
ir9_11[0] => Mux2.IN31
ir9_11[1] => Mux1.IN28
ir9_11[1] => Mux1.IN29
ir9_11[1] => Mux1.IN30
ir9_11[1] => Mux1.IN31
ir9_11[2] => Mux0.IN28
ir9_11[2] => Mux0.IN29
ir9_11[2] => Mux0.IN30
ir9_11[2] => Mux0.IN31
current_state[0] => Mux0.IN36
current_state[0] => Mux1.IN36
current_state[0] => Mux2.IN36
current_state[1] => Mux0.IN35
current_state[1] => Mux1.IN35
current_state[1] => Mux2.IN35
current_state[2] => Mux0.IN34
current_state[2] => Mux1.IN34
current_state[2] => Mux2.IN34
current_state[3] => Mux0.IN33
current_state[3] => Mux1.IN33
current_state[3] => Mux2.IN33
current_state[4] => Mux0.IN32
current_state[4] => Mux1.IN32
current_state[4] => Mux2.IN32
output[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|IITB_RISC:add_instance|datapath:datapath1|D3:D3
t2[0] => Mux15.IN23
t2[1] => Mux14.IN23
t2[2] => Mux13.IN23
t2[3] => Mux12.IN23
t2[4] => Mux11.IN23
t2[5] => Mux10.IN23
t2[6] => Mux9.IN23
t2[7] => Mux8.IN23
t2[8] => Mux7.IN23
t2[9] => Mux6.IN23
t2[10] => Mux5.IN23
t2[11] => Mux4.IN23
t2[12] => Mux3.IN23
t2[13] => Mux2.IN23
t2[14] => Mux1.IN23
t2[15] => Mux0.IN23
t0[0] => Mux15.IN24
t0[0] => Mux15.IN25
t0[0] => Mux15.IN26
t0[0] => Mux15.IN27
t0[0] => Mux15.IN28
t0[1] => Mux14.IN24
t0[1] => Mux14.IN25
t0[1] => Mux14.IN26
t0[1] => Mux14.IN27
t0[1] => Mux14.IN28
t0[2] => Mux13.IN24
t0[2] => Mux13.IN25
t0[2] => Mux13.IN26
t0[2] => Mux13.IN27
t0[2] => Mux13.IN28
t0[3] => Mux12.IN24
t0[3] => Mux12.IN25
t0[3] => Mux12.IN26
t0[3] => Mux12.IN27
t0[3] => Mux12.IN28
t0[4] => Mux11.IN24
t0[4] => Mux11.IN25
t0[4] => Mux11.IN26
t0[4] => Mux11.IN27
t0[4] => Mux11.IN28
t0[5] => Mux10.IN24
t0[5] => Mux10.IN25
t0[5] => Mux10.IN26
t0[5] => Mux10.IN27
t0[5] => Mux10.IN28
t0[6] => Mux9.IN24
t0[6] => Mux9.IN25
t0[6] => Mux9.IN26
t0[6] => Mux9.IN27
t0[6] => Mux9.IN28
t0[7] => Mux8.IN24
t0[7] => Mux8.IN25
t0[7] => Mux8.IN26
t0[7] => Mux8.IN27
t0[7] => Mux8.IN28
t0[8] => Mux7.IN24
t0[8] => Mux7.IN25
t0[8] => Mux7.IN26
t0[8] => Mux7.IN27
t0[8] => Mux7.IN28
t0[9] => Mux6.IN24
t0[9] => Mux6.IN25
t0[9] => Mux6.IN26
t0[9] => Mux6.IN27
t0[9] => Mux6.IN28
t0[10] => Mux5.IN24
t0[10] => Mux5.IN25
t0[10] => Mux5.IN26
t0[10] => Mux5.IN27
t0[10] => Mux5.IN28
t0[11] => Mux4.IN24
t0[11] => Mux4.IN25
t0[11] => Mux4.IN26
t0[11] => Mux4.IN27
t0[11] => Mux4.IN28
t0[12] => Mux3.IN24
t0[12] => Mux3.IN25
t0[12] => Mux3.IN26
t0[12] => Mux3.IN27
t0[12] => Mux3.IN28
t0[13] => Mux2.IN24
t0[13] => Mux2.IN25
t0[13] => Mux2.IN26
t0[13] => Mux2.IN27
t0[13] => Mux2.IN28
t0[14] => Mux1.IN24
t0[14] => Mux1.IN25
t0[14] => Mux1.IN26
t0[14] => Mux1.IN27
t0[14] => Mux1.IN28
t0[15] => Mux0.IN24
t0[15] => Mux0.IN25
t0[15] => Mux0.IN26
t0[15] => Mux0.IN27
t0[15] => Mux0.IN28
Shifter[0] => Mux15.IN29
Shifter[1] => Mux14.IN29
Shifter[2] => Mux13.IN29
Shifter[3] => Mux12.IN29
Shifter[4] => Mux11.IN29
Shifter[5] => Mux10.IN29
Shifter[6] => Mux9.IN29
Shifter[7] => Mux8.IN29
Shifter[8] => Mux7.IN29
Shifter[9] => Mux6.IN29
Shifter[10] => Mux5.IN29
Shifter[11] => Mux4.IN29
Shifter[12] => Mux3.IN29
Shifter[13] => Mux2.IN29
Shifter[14] => Mux1.IN29
Shifter[15] => Mux0.IN29
PC[0] => Mux15.IN30
PC[0] => Mux15.IN31
PC[1] => Mux14.IN30
PC[1] => Mux14.IN31
PC[2] => Mux13.IN30
PC[2] => Mux13.IN31
PC[3] => Mux12.IN30
PC[3] => Mux12.IN31
PC[4] => Mux11.IN30
PC[4] => Mux11.IN31
PC[5] => Mux10.IN30
PC[5] => Mux10.IN31
PC[6] => Mux9.IN30
PC[6] => Mux9.IN31
PC[7] => Mux8.IN30
PC[7] => Mux8.IN31
PC[8] => Mux7.IN30
PC[8] => Mux7.IN31
PC[9] => Mux6.IN30
PC[9] => Mux6.IN31
PC[10] => Mux5.IN30
PC[10] => Mux5.IN31
PC[11] => Mux4.IN30
PC[11] => Mux4.IN31
PC[12] => Mux3.IN30
PC[12] => Mux3.IN31
PC[13] => Mux2.IN30
PC[13] => Mux2.IN31
PC[14] => Mux1.IN30
PC[14] => Mux1.IN31
PC[15] => Mux0.IN30
PC[15] => Mux0.IN31
current_state[0] => Mux0.IN36
current_state[0] => Mux1.IN36
current_state[0] => Mux2.IN36
current_state[0] => Mux3.IN36
current_state[0] => Mux4.IN36
current_state[0] => Mux5.IN36
current_state[0] => Mux6.IN36
current_state[0] => Mux7.IN36
current_state[0] => Mux8.IN36
current_state[0] => Mux9.IN36
current_state[0] => Mux10.IN36
current_state[0] => Mux11.IN36
current_state[0] => Mux12.IN36
current_state[0] => Mux13.IN36
current_state[0] => Mux14.IN36
current_state[0] => Mux15.IN36
current_state[1] => Mux0.IN35
current_state[1] => Mux1.IN35
current_state[1] => Mux2.IN35
current_state[1] => Mux3.IN35
current_state[1] => Mux4.IN35
current_state[1] => Mux5.IN35
current_state[1] => Mux6.IN35
current_state[1] => Mux7.IN35
current_state[1] => Mux8.IN35
current_state[1] => Mux9.IN35
current_state[1] => Mux10.IN35
current_state[1] => Mux11.IN35
current_state[1] => Mux12.IN35
current_state[1] => Mux13.IN35
current_state[1] => Mux14.IN35
current_state[1] => Mux15.IN35
current_state[2] => Mux0.IN34
current_state[2] => Mux1.IN34
current_state[2] => Mux2.IN34
current_state[2] => Mux3.IN34
current_state[2] => Mux4.IN34
current_state[2] => Mux5.IN34
current_state[2] => Mux6.IN34
current_state[2] => Mux7.IN34
current_state[2] => Mux8.IN34
current_state[2] => Mux9.IN34
current_state[2] => Mux10.IN34
current_state[2] => Mux11.IN34
current_state[2] => Mux12.IN34
current_state[2] => Mux13.IN34
current_state[2] => Mux14.IN34
current_state[2] => Mux15.IN34
current_state[3] => Mux0.IN33
current_state[3] => Mux1.IN33
current_state[3] => Mux2.IN33
current_state[3] => Mux3.IN33
current_state[3] => Mux4.IN33
current_state[3] => Mux5.IN33
current_state[3] => Mux6.IN33
current_state[3] => Mux7.IN33
current_state[3] => Mux8.IN33
current_state[3] => Mux9.IN33
current_state[3] => Mux10.IN33
current_state[3] => Mux11.IN33
current_state[3] => Mux12.IN33
current_state[3] => Mux13.IN33
current_state[3] => Mux14.IN33
current_state[3] => Mux15.IN33
current_state[4] => Mux0.IN32
current_state[4] => Mux1.IN32
current_state[4] => Mux2.IN32
current_state[4] => Mux3.IN32
current_state[4] => Mux4.IN32
current_state[4] => Mux5.IN32
current_state[4] => Mux6.IN32
current_state[4] => Mux7.IN32
current_state[4] => Mux8.IN32
current_state[4] => Mux9.IN32
current_state[4] => Mux10.IN32
current_state[4] => Mux11.IN32
current_state[4] => Mux12.IN32
current_state[4] => Mux13.IN32
current_state[4] => Mux14.IN32
current_state[4] => Mux15.IN32
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter
state[0] => Mux1.IN36
state[0] => Mux0.IN33
state[0] => Mux2.IN33
state[0] => Mux3.IN33
state[0] => Mux4.IN33
state[0] => Mux5.IN33
state[0] => Mux6.IN33
state[0] => Mux7.IN31
state[0] => Mux8.IN31
state[0] => Mux9.IN31
state[0] => Mux10.IN31
state[0] => Mux11.IN31
state[0] => Mux12.IN31
state[0] => Mux13.IN31
state[0] => Mux14.IN31
state[0] => Mux15.IN31
state[0] => Mux16.IN36
state[1] => Mux1.IN35
state[1] => Mux0.IN32
state[1] => Mux2.IN32
state[1] => Mux3.IN32
state[1] => Mux4.IN32
state[1] => Mux5.IN32
state[1] => Mux6.IN32
state[1] => Mux7.IN30
state[1] => Mux8.IN30
state[1] => Mux9.IN30
state[1] => Mux10.IN30
state[1] => Mux11.IN30
state[1] => Mux12.IN30
state[1] => Mux13.IN30
state[1] => Mux14.IN30
state[1] => Mux15.IN30
state[1] => Mux16.IN35
state[2] => Mux1.IN34
state[2] => Mux0.IN31
state[2] => Mux2.IN31
state[2] => Mux3.IN31
state[2] => Mux4.IN31
state[2] => Mux5.IN31
state[2] => Mux6.IN31
state[2] => Mux7.IN29
state[2] => Mux8.IN29
state[2] => Mux9.IN29
state[2] => Mux10.IN29
state[2] => Mux11.IN29
state[2] => Mux12.IN29
state[2] => Mux13.IN29
state[2] => Mux14.IN29
state[2] => Mux15.IN29
state[2] => Mux16.IN34
state[3] => Mux1.IN33
state[3] => Mux0.IN30
state[3] => Mux2.IN30
state[3] => Mux3.IN30
state[3] => Mux4.IN30
state[3] => Mux5.IN30
state[3] => Mux6.IN30
state[3] => Mux7.IN28
state[3] => Mux8.IN28
state[3] => Mux9.IN28
state[3] => Mux10.IN28
state[3] => Mux11.IN28
state[3] => Mux12.IN28
state[3] => Mux13.IN28
state[3] => Mux14.IN28
state[3] => Mux15.IN28
state[3] => Mux16.IN33
state[4] => Mux1.IN32
state[4] => Mux0.IN29
state[4] => Mux2.IN29
state[4] => Mux3.IN29
state[4] => Mux4.IN29
state[4] => Mux5.IN29
state[4] => Mux6.IN29
state[4] => Mux7.IN27
state[4] => Mux8.IN27
state[4] => Mux9.IN27
state[4] => Mux10.IN27
state[4] => Mux11.IN27
state[4] => Mux12.IN27
state[4] => Mux13.IN27
state[4] => Mux14.IN27
state[4] => Mux15.IN27
state[4] => Mux16.IN32
opcode[0] => process_0.IN0
opcode[1] => process_0.IN1
opcode[2] => ~NO_FANOUT~
opcode[3] => ~NO_FANOUT~
T1[0] => Mux0.IN34
T1[0] => Mux0.IN35
T1[1] => Mux2.IN34
T1[1] => Mux2.IN35
T1[2] => Mux3.IN34
T1[2] => Mux3.IN35
T1[3] => Mux4.IN34
T1[3] => Mux4.IN35
T1[4] => Mux5.IN34
T1[4] => Mux5.IN35
T1[5] => Mux6.IN34
T1[5] => Mux6.IN35
T1[6] => Mux7.IN32
T1[6] => Mux7.IN33
T1[7] => Mux8.IN32
T1[7] => Mux8.IN33
T1[8] => Mux9.IN32
T1[8] => Mux9.IN33
T1[9] => Mux10.IN32
T1[9] => Mux10.IN33
T1[10] => Mux11.IN32
T1[10] => Mux11.IN33
T1[11] => Mux12.IN32
T1[11] => Mux12.IN33
T1[12] => Mux13.IN32
T1[12] => Mux13.IN33
T1[13] => Mux14.IN32
T1[13] => Mux14.IN33
T1[14] => Mux15.IN32
T1[14] => Mux15.IN33
T1[15] => ~NO_FANOUT~
T2[0] => Mux0.IN36
T2[1] => Mux2.IN36
T2[2] => Mux3.IN36
T2[3] => Mux4.IN36
T2[4] => Mux5.IN36
T2[5] => Mux6.IN36
T2[6] => Mux7.IN34
T2[7] => Mux8.IN34
T2[8] => Mux9.IN34
T2[9] => Mux10.IN34
T2[10] => Mux11.IN34
T2[11] => Mux12.IN34
T2[12] => Mux13.IN34
T2[13] => Mux14.IN34
T2[14] => Mux15.IN34
T2[15] => ~NO_FANOUT~
SE7[0] => Mux7.IN35
SE7[0] => Mux7.IN36
SE7[1] => Mux8.IN35
SE7[1] => Mux8.IN36
SE7[2] => Mux9.IN35
SE7[2] => Mux9.IN36
SE7[3] => Mux10.IN35
SE7[3] => Mux10.IN36
SE7[4] => Mux11.IN35
SE7[4] => Mux11.IN36
SE7[5] => Mux12.IN35
SE7[5] => Mux12.IN36
SE7[6] => Mux13.IN35
SE7[6] => Mux13.IN36
SE7[7] => Mux14.IN35
SE7[7] => Mux14.IN36
SE7[8] => Mux15.IN35
SE7[8] => Mux15.IN36
SE7[9] => ~NO_FANOUT~
SE7[10] => ~NO_FANOUT~
SE7[11] => ~NO_FANOUT~
SE7[12] => ~NO_FANOUT~
SE7[13] => ~NO_FANOUT~
SE7[14] => ~NO_FANOUT~
SE7[15] => ~NO_FANOUT~
B[0] <= B[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[10] <= B[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[11] <= B[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[12] <= B[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[13] <= B[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[14] <= B[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[15] <= B[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|DUT|IITB_RISC:add_instance|datapath:datapath1|Temp0:T0
d3[0] => Mux15.IN20
d3[0] => Mux15.IN21
d3[1] => Mux14.IN20
d3[1] => Mux14.IN21
d3[2] => Mux13.IN20
d3[2] => Mux13.IN21
d3[3] => Mux12.IN20
d3[3] => Mux12.IN21
d3[4] => Mux11.IN20
d3[4] => Mux11.IN21
d3[5] => Mux10.IN20
d3[5] => Mux10.IN21
d3[6] => Mux9.IN20
d3[6] => Mux9.IN21
d3[7] => Mux8.IN20
d3[7] => Mux8.IN21
d3[8] => Mux7.IN20
d3[8] => Mux7.IN21
d3[9] => Mux6.IN20
d3[9] => Mux6.IN21
d3[10] => Mux5.IN20
d3[10] => Mux5.IN21
d3[11] => Mux4.IN20
d3[11] => Mux4.IN21
d3[12] => Mux3.IN20
d3[12] => Mux3.IN21
d3[13] => Mux2.IN20
d3[13] => Mux2.IN21
d3[14] => Mux1.IN20
d3[14] => Mux1.IN21
d3[15] => Mux0.IN20
d3[15] => Mux0.IN21
alu_out[0] => Mux15.IN22
alu_out[0] => Mux15.IN23
alu_out[0] => Mux15.IN24
alu_out[0] => Mux15.IN25
alu_out[0] => Mux15.IN26
alu_out[0] => Mux15.IN27
alu_out[0] => Mux15.IN28
alu_out[0] => Mux15.IN29
alu_out[0] => Mux15.IN30
alu_out[1] => Mux14.IN22
alu_out[1] => Mux14.IN23
alu_out[1] => Mux14.IN24
alu_out[1] => Mux14.IN25
alu_out[1] => Mux14.IN26
alu_out[1] => Mux14.IN27
alu_out[1] => Mux14.IN28
alu_out[1] => Mux14.IN29
alu_out[1] => Mux14.IN30
alu_out[2] => Mux13.IN22
alu_out[2] => Mux13.IN23
alu_out[2] => Mux13.IN24
alu_out[2] => Mux13.IN25
alu_out[2] => Mux13.IN26
alu_out[2] => Mux13.IN27
alu_out[2] => Mux13.IN28
alu_out[2] => Mux13.IN29
alu_out[2] => Mux13.IN30
alu_out[3] => Mux12.IN22
alu_out[3] => Mux12.IN23
alu_out[3] => Mux12.IN24
alu_out[3] => Mux12.IN25
alu_out[3] => Mux12.IN26
alu_out[3] => Mux12.IN27
alu_out[3] => Mux12.IN28
alu_out[3] => Mux12.IN29
alu_out[3] => Mux12.IN30
alu_out[4] => Mux11.IN22
alu_out[4] => Mux11.IN23
alu_out[4] => Mux11.IN24
alu_out[4] => Mux11.IN25
alu_out[4] => Mux11.IN26
alu_out[4] => Mux11.IN27
alu_out[4] => Mux11.IN28
alu_out[4] => Mux11.IN29
alu_out[4] => Mux11.IN30
alu_out[5] => Mux10.IN22
alu_out[5] => Mux10.IN23
alu_out[5] => Mux10.IN24
alu_out[5] => Mux10.IN25
alu_out[5] => Mux10.IN26
alu_out[5] => Mux10.IN27
alu_out[5] => Mux10.IN28
alu_out[5] => Mux10.IN29
alu_out[5] => Mux10.IN30
alu_out[6] => Mux9.IN22
alu_out[6] => Mux9.IN23
alu_out[6] => Mux9.IN24
alu_out[6] => Mux9.IN25
alu_out[6] => Mux9.IN26
alu_out[6] => Mux9.IN27
alu_out[6] => Mux9.IN28
alu_out[6] => Mux9.IN29
alu_out[6] => Mux9.IN30
alu_out[7] => Mux8.IN22
alu_out[7] => Mux8.IN23
alu_out[7] => Mux8.IN24
alu_out[7] => Mux8.IN25
alu_out[7] => Mux8.IN26
alu_out[7] => Mux8.IN27
alu_out[7] => Mux8.IN28
alu_out[7] => Mux8.IN29
alu_out[7] => Mux8.IN30
alu_out[8] => Mux7.IN22
alu_out[8] => Mux7.IN23
alu_out[8] => Mux7.IN24
alu_out[8] => Mux7.IN25
alu_out[8] => Mux7.IN26
alu_out[8] => Mux7.IN27
alu_out[8] => Mux7.IN28
alu_out[8] => Mux7.IN29
alu_out[8] => Mux7.IN30
alu_out[9] => Mux6.IN22
alu_out[9] => Mux6.IN23
alu_out[9] => Mux6.IN24
alu_out[9] => Mux6.IN25
alu_out[9] => Mux6.IN26
alu_out[9] => Mux6.IN27
alu_out[9] => Mux6.IN28
alu_out[9] => Mux6.IN29
alu_out[9] => Mux6.IN30
alu_out[10] => Mux5.IN22
alu_out[10] => Mux5.IN23
alu_out[10] => Mux5.IN24
alu_out[10] => Mux5.IN25
alu_out[10] => Mux5.IN26
alu_out[10] => Mux5.IN27
alu_out[10] => Mux5.IN28
alu_out[10] => Mux5.IN29
alu_out[10] => Mux5.IN30
alu_out[11] => Mux4.IN22
alu_out[11] => Mux4.IN23
alu_out[11] => Mux4.IN24
alu_out[11] => Mux4.IN25
alu_out[11] => Mux4.IN26
alu_out[11] => Mux4.IN27
alu_out[11] => Mux4.IN28
alu_out[11] => Mux4.IN29
alu_out[11] => Mux4.IN30
alu_out[12] => Mux3.IN22
alu_out[12] => Mux3.IN23
alu_out[12] => Mux3.IN24
alu_out[12] => Mux3.IN25
alu_out[12] => Mux3.IN26
alu_out[12] => Mux3.IN27
alu_out[12] => Mux3.IN28
alu_out[12] => Mux3.IN29
alu_out[12] => Mux3.IN30
alu_out[13] => Mux2.IN22
alu_out[13] => Mux2.IN23
alu_out[13] => Mux2.IN24
alu_out[13] => Mux2.IN25
alu_out[13] => Mux2.IN26
alu_out[13] => Mux2.IN27
alu_out[13] => Mux2.IN28
alu_out[13] => Mux2.IN29
alu_out[13] => Mux2.IN30
alu_out[14] => Mux1.IN22
alu_out[14] => Mux1.IN23
alu_out[14] => Mux1.IN24
alu_out[14] => Mux1.IN25
alu_out[14] => Mux1.IN26
alu_out[14] => Mux1.IN27
alu_out[14] => Mux1.IN28
alu_out[14] => Mux1.IN29
alu_out[14] => Mux1.IN30
alu_out[15] => Mux0.IN22
alu_out[15] => Mux0.IN23
alu_out[15] => Mux0.IN24
alu_out[15] => Mux0.IN25
alu_out[15] => Mux0.IN26
alu_out[15] => Mux0.IN27
alu_out[15] => Mux0.IN28
alu_out[15] => Mux0.IN29
alu_out[15] => Mux0.IN30
current_state[0] => Mux0.IN35
current_state[0] => Mux1.IN35
current_state[0] => Mux2.IN35
current_state[0] => Mux3.IN35
current_state[0] => Mux4.IN35
current_state[0] => Mux5.IN35
current_state[0] => Mux6.IN35
current_state[0] => Mux7.IN35
current_state[0] => Mux8.IN35
current_state[0] => Mux9.IN35
current_state[0] => Mux10.IN35
current_state[0] => Mux11.IN35
current_state[0] => Mux12.IN35
current_state[0] => Mux13.IN35
current_state[0] => Mux14.IN35
current_state[0] => Mux15.IN35
current_state[1] => Mux0.IN34
current_state[1] => Mux1.IN34
current_state[1] => Mux2.IN34
current_state[1] => Mux3.IN34
current_state[1] => Mux4.IN34
current_state[1] => Mux5.IN34
current_state[1] => Mux6.IN34
current_state[1] => Mux7.IN34
current_state[1] => Mux8.IN34
current_state[1] => Mux9.IN34
current_state[1] => Mux10.IN34
current_state[1] => Mux11.IN34
current_state[1] => Mux12.IN34
current_state[1] => Mux13.IN34
current_state[1] => Mux14.IN34
current_state[1] => Mux15.IN34
current_state[2] => Mux0.IN33
current_state[2] => Mux1.IN33
current_state[2] => Mux2.IN33
current_state[2] => Mux3.IN33
current_state[2] => Mux4.IN33
current_state[2] => Mux5.IN33
current_state[2] => Mux6.IN33
current_state[2] => Mux7.IN33
current_state[2] => Mux8.IN33
current_state[2] => Mux9.IN33
current_state[2] => Mux10.IN33
current_state[2] => Mux11.IN33
current_state[2] => Mux12.IN33
current_state[2] => Mux13.IN33
current_state[2] => Mux14.IN33
current_state[2] => Mux15.IN33
current_state[3] => Mux0.IN32
current_state[3] => Mux1.IN32
current_state[3] => Mux2.IN32
current_state[3] => Mux3.IN32
current_state[3] => Mux4.IN32
current_state[3] => Mux5.IN32
current_state[3] => Mux6.IN32
current_state[3] => Mux7.IN32
current_state[3] => Mux8.IN32
current_state[3] => Mux9.IN32
current_state[3] => Mux10.IN32
current_state[3] => Mux11.IN32
current_state[3] => Mux12.IN32
current_state[3] => Mux13.IN32
current_state[3] => Mux14.IN32
current_state[3] => Mux15.IN32
current_state[4] => Mux0.IN31
current_state[4] => Mux1.IN31
current_state[4] => Mux2.IN31
current_state[4] => Mux3.IN31
current_state[4] => Mux4.IN31
current_state[4] => Mux5.IN31
current_state[4] => Mux6.IN31
current_state[4] => Mux7.IN31
current_state[4] => Mux8.IN31
current_state[4] => Mux9.IN31
current_state[4] => Mux10.IN31
current_state[4] => Mux11.IN31
current_state[4] => Mux12.IN31
current_state[4] => Mux13.IN31
current_state[4] => Mux14.IN31
current_state[4] => Mux15.IN31
Mem_D[0] => Mux15.IN36
Mem_D[1] => Mux14.IN36
Mem_D[2] => Mux13.IN36
Mem_D[3] => Mux12.IN36
Mem_D[4] => Mux11.IN36
Mem_D[5] => Mux10.IN36
Mem_D[6] => Mux9.IN36
Mem_D[7] => Mux8.IN36
Mem_D[8] => Mux7.IN36
Mem_D[9] => Mux6.IN36
Mem_D[10] => Mux5.IN36
Mem_D[11] => Mux4.IN36
Mem_D[12] => Mux3.IN36
Mem_D[13] => Mux2.IN36
Mem_D[14] => Mux1.IN36
Mem_D[15] => Mux0.IN36
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|IITB_RISC:add_instance|datapath:datapath1|Temp1:T1
d1[0] => Mux15.IN23
d1[0] => Mux15.IN24
d1[0] => Mux15.IN25
d1[0] => Mux15.IN26
d1[1] => Mux14.IN23
d1[1] => Mux14.IN24
d1[1] => Mux14.IN25
d1[1] => Mux14.IN26
d1[2] => Mux13.IN23
d1[2] => Mux13.IN24
d1[2] => Mux13.IN25
d1[2] => Mux13.IN26
d1[3] => Mux12.IN23
d1[3] => Mux12.IN24
d1[3] => Mux12.IN25
d1[3] => Mux12.IN26
d1[4] => Mux11.IN23
d1[4] => Mux11.IN24
d1[4] => Mux11.IN25
d1[4] => Mux11.IN26
d1[5] => Mux10.IN23
d1[5] => Mux10.IN24
d1[5] => Mux10.IN25
d1[5] => Mux10.IN26
d1[6] => Mux9.IN23
d1[6] => Mux9.IN24
d1[6] => Mux9.IN25
d1[6] => Mux9.IN26
d1[7] => Mux8.IN23
d1[7] => Mux8.IN24
d1[7] => Mux8.IN25
d1[7] => Mux8.IN26
d1[8] => Mux7.IN23
d1[8] => Mux7.IN24
d1[8] => Mux7.IN25
d1[8] => Mux7.IN26
d1[9] => Mux6.IN23
d1[9] => Mux6.IN24
d1[9] => Mux6.IN25
d1[9] => Mux6.IN26
d1[10] => Mux5.IN23
d1[10] => Mux5.IN24
d1[10] => Mux5.IN25
d1[10] => Mux5.IN26
d1[11] => Mux4.IN23
d1[11] => Mux4.IN24
d1[11] => Mux4.IN25
d1[11] => Mux4.IN26
d1[12] => Mux3.IN23
d1[12] => Mux3.IN24
d1[12] => Mux3.IN25
d1[12] => Mux3.IN26
d1[13] => Mux2.IN23
d1[13] => Mux2.IN24
d1[13] => Mux2.IN25
d1[13] => Mux2.IN26
d1[14] => Mux1.IN23
d1[14] => Mux1.IN24
d1[14] => Mux1.IN25
d1[14] => Mux1.IN26
d1[15] => Mux0.IN23
d1[15] => Mux0.IN24
d1[15] => Mux0.IN25
d1[15] => Mux0.IN26
Shifter[0] => Mux15.IN27
Shifter[0] => Mux15.IN28
Shifter[0] => Mux15.IN29
Shifter[1] => Mux14.IN27
Shifter[1] => Mux14.IN28
Shifter[1] => Mux14.IN29
Shifter[2] => Mux13.IN27
Shifter[2] => Mux13.IN28
Shifter[2] => Mux13.IN29
Shifter[3] => Mux12.IN27
Shifter[3] => Mux12.IN28
Shifter[3] => Mux12.IN29
Shifter[4] => Mux11.IN27
Shifter[4] => Mux11.IN28
Shifter[4] => Mux11.IN29
Shifter[5] => Mux10.IN27
Shifter[5] => Mux10.IN28
Shifter[5] => Mux10.IN29
Shifter[6] => Mux9.IN27
Shifter[6] => Mux9.IN28
Shifter[6] => Mux9.IN29
Shifter[7] => Mux8.IN27
Shifter[7] => Mux8.IN28
Shifter[7] => Mux8.IN29
Shifter[8] => Mux7.IN27
Shifter[8] => Mux7.IN28
Shifter[8] => Mux7.IN29
Shifter[9] => Mux6.IN27
Shifter[9] => Mux6.IN28
Shifter[9] => Mux6.IN29
Shifter[10] => Mux5.IN27
Shifter[10] => Mux5.IN28
Shifter[10] => Mux5.IN29
Shifter[11] => Mux4.IN27
Shifter[11] => Mux4.IN28
Shifter[11] => Mux4.IN29
Shifter[12] => Mux3.IN27
Shifter[12] => Mux3.IN28
Shifter[12] => Mux3.IN29
Shifter[13] => Mux2.IN27
Shifter[13] => Mux2.IN28
Shifter[13] => Mux2.IN29
Shifter[14] => Mux1.IN27
Shifter[14] => Mux1.IN28
Shifter[14] => Mux1.IN29
Shifter[15] => Mux0.IN27
Shifter[15] => Mux0.IN28
Shifter[15] => Mux0.IN29
SE[0] => Mux15.IN30
SE[1] => Mux14.IN30
SE[2] => Mux13.IN30
SE[3] => Mux12.IN30
SE[4] => Mux11.IN30
SE[5] => Mux10.IN30
SE[6] => Mux9.IN30
SE[7] => Mux8.IN30
SE[8] => Mux7.IN30
SE[9] => Mux6.IN30
SE[10] => Mux5.IN30
SE[11] => Mux4.IN30
SE[12] => Mux3.IN30
SE[13] => Mux2.IN30
SE[14] => Mux1.IN30
SE[15] => Mux0.IN30
alu_out[0] => Mux15.IN31
alu_out[1] => Mux14.IN31
alu_out[2] => Mux13.IN31
alu_out[3] => Mux12.IN31
alu_out[4] => Mux11.IN31
alu_out[5] => Mux10.IN31
alu_out[6] => Mux9.IN31
alu_out[7] => Mux8.IN31
alu_out[8] => Mux7.IN31
alu_out[9] => Mux6.IN31
alu_out[10] => Mux5.IN31
alu_out[11] => Mux4.IN31
alu_out[12] => Mux3.IN31
alu_out[13] => Mux2.IN31
alu_out[14] => Mux1.IN31
alu_out[15] => Mux0.IN31
current_state[0] => Mux0.IN36
current_state[0] => Mux1.IN36
current_state[0] => Mux2.IN36
current_state[0] => Mux3.IN36
current_state[0] => Mux4.IN36
current_state[0] => Mux5.IN36
current_state[0] => Mux6.IN36
current_state[0] => Mux7.IN36
current_state[0] => Mux8.IN36
current_state[0] => Mux9.IN36
current_state[0] => Mux10.IN36
current_state[0] => Mux11.IN36
current_state[0] => Mux12.IN36
current_state[0] => Mux13.IN36
current_state[0] => Mux14.IN36
current_state[0] => Mux15.IN36
current_state[1] => Mux0.IN35
current_state[1] => Mux1.IN35
current_state[1] => Mux2.IN35
current_state[1] => Mux3.IN35
current_state[1] => Mux4.IN35
current_state[1] => Mux5.IN35
current_state[1] => Mux6.IN35
current_state[1] => Mux7.IN35
current_state[1] => Mux8.IN35
current_state[1] => Mux9.IN35
current_state[1] => Mux10.IN35
current_state[1] => Mux11.IN35
current_state[1] => Mux12.IN35
current_state[1] => Mux13.IN35
current_state[1] => Mux14.IN35
current_state[1] => Mux15.IN35
current_state[2] => Mux0.IN34
current_state[2] => Mux1.IN34
current_state[2] => Mux2.IN34
current_state[2] => Mux3.IN34
current_state[2] => Mux4.IN34
current_state[2] => Mux5.IN34
current_state[2] => Mux6.IN34
current_state[2] => Mux7.IN34
current_state[2] => Mux8.IN34
current_state[2] => Mux9.IN34
current_state[2] => Mux10.IN34
current_state[2] => Mux11.IN34
current_state[2] => Mux12.IN34
current_state[2] => Mux13.IN34
current_state[2] => Mux14.IN34
current_state[2] => Mux15.IN34
current_state[3] => Mux0.IN33
current_state[3] => Mux1.IN33
current_state[3] => Mux2.IN33
current_state[3] => Mux3.IN33
current_state[3] => Mux4.IN33
current_state[3] => Mux5.IN33
current_state[3] => Mux6.IN33
current_state[3] => Mux7.IN33
current_state[3] => Mux8.IN33
current_state[3] => Mux9.IN33
current_state[3] => Mux10.IN33
current_state[3] => Mux11.IN33
current_state[3] => Mux12.IN33
current_state[3] => Mux13.IN33
current_state[3] => Mux14.IN33
current_state[3] => Mux15.IN33
current_state[4] => Mux0.IN32
current_state[4] => Mux1.IN32
current_state[4] => Mux2.IN32
current_state[4] => Mux3.IN32
current_state[4] => Mux4.IN32
current_state[4] => Mux5.IN32
current_state[4] => Mux6.IN32
current_state[4] => Mux7.IN32
current_state[4] => Mux8.IN32
current_state[4] => Mux9.IN32
current_state[4] => Mux10.IN32
current_state[4] => Mux11.IN32
current_state[4] => Mux12.IN32
current_state[4] => Mux13.IN32
current_state[4] => Mux14.IN32
current_state[4] => Mux15.IN32
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|IITB_RISC:add_instance|datapath:datapath1|Temp2:T2
d2[0] => Mux15.IN24
d2[0] => Mux15.IN25
d2[0] => Mux15.IN26
d2[1] => Mux14.IN24
d2[1] => Mux14.IN25
d2[1] => Mux14.IN26
d2[2] => Mux13.IN24
d2[2] => Mux13.IN25
d2[2] => Mux13.IN26
d2[3] => Mux12.IN24
d2[3] => Mux12.IN25
d2[3] => Mux12.IN26
d2[4] => Mux11.IN24
d2[4] => Mux11.IN25
d2[4] => Mux11.IN26
d2[5] => Mux10.IN24
d2[5] => Mux10.IN25
d2[5] => Mux10.IN26
d2[6] => Mux9.IN24
d2[6] => Mux9.IN25
d2[6] => Mux9.IN26
d2[7] => Mux8.IN24
d2[7] => Mux8.IN25
d2[7] => Mux8.IN26
d2[8] => Mux7.IN24
d2[8] => Mux7.IN25
d2[8] => Mux7.IN26
d2[9] => Mux6.IN24
d2[9] => Mux6.IN25
d2[9] => Mux6.IN26
d2[10] => Mux5.IN24
d2[10] => Mux5.IN25
d2[10] => Mux5.IN26
d2[11] => Mux4.IN24
d2[11] => Mux4.IN25
d2[11] => Mux4.IN26
d2[12] => Mux3.IN24
d2[12] => Mux3.IN25
d2[12] => Mux3.IN26
d2[13] => Mux2.IN24
d2[13] => Mux2.IN25
d2[13] => Mux2.IN26
d2[14] => Mux1.IN24
d2[14] => Mux1.IN25
d2[14] => Mux1.IN26
d2[15] => Mux0.IN24
d2[15] => Mux0.IN25
d2[15] => Mux0.IN26
Mem_D[0] => Mux15.IN27
Mem_D[1] => Mux14.IN27
Mem_D[2] => Mux13.IN27
Mem_D[3] => Mux12.IN27
Mem_D[4] => Mux11.IN27
Mem_D[5] => Mux10.IN27
Mem_D[6] => Mux9.IN27
Mem_D[7] => Mux8.IN27
Mem_D[8] => Mux7.IN27
Mem_D[9] => Mux6.IN27
Mem_D[10] => Mux5.IN27
Mem_D[11] => Mux4.IN27
Mem_D[12] => Mux3.IN27
Mem_D[13] => Mux2.IN27
Mem_D[14] => Mux1.IN27
Mem_D[15] => Mux0.IN27
SE7[0] => Mux15.IN28
SE7[0] => Mux15.IN29
SE7[1] => Mux14.IN28
SE7[1] => Mux14.IN29
SE7[2] => Mux13.IN28
SE7[2] => Mux13.IN29
SE7[3] => Mux12.IN28
SE7[3] => Mux12.IN29
SE7[4] => Mux11.IN28
SE7[4] => Mux11.IN29
SE7[5] => Mux10.IN28
SE7[5] => Mux10.IN29
SE7[6] => Mux9.IN28
SE7[6] => Mux9.IN29
SE7[7] => Mux8.IN28
SE7[7] => Mux8.IN29
SE7[8] => Mux7.IN28
SE7[8] => Mux7.IN29
SE7[9] => Mux6.IN28
SE7[9] => Mux6.IN29
SE7[10] => Mux5.IN28
SE7[10] => Mux5.IN29
SE7[11] => Mux4.IN28
SE7[11] => Mux4.IN29
SE7[12] => Mux3.IN28
SE7[12] => Mux3.IN29
SE7[13] => Mux2.IN28
SE7[13] => Mux2.IN29
SE7[14] => Mux1.IN28
SE7[14] => Mux1.IN29
SE7[15] => Mux0.IN28
SE7[15] => Mux0.IN29
SE10[0] => Mux15.IN30
SE10[0] => Mux15.IN31
SE10[1] => Mux14.IN30
SE10[1] => Mux14.IN31
SE10[2] => Mux13.IN30
SE10[2] => Mux13.IN31
SE10[3] => Mux12.IN30
SE10[3] => Mux12.IN31
SE10[4] => Mux11.IN30
SE10[4] => Mux11.IN31
SE10[5] => Mux10.IN30
SE10[5] => Mux10.IN31
SE10[6] => Mux9.IN30
SE10[6] => Mux9.IN31
SE10[7] => Mux8.IN30
SE10[7] => Mux8.IN31
SE10[8] => Mux7.IN30
SE10[8] => Mux7.IN31
SE10[9] => Mux6.IN30
SE10[9] => Mux6.IN31
SE10[10] => Mux5.IN30
SE10[10] => Mux5.IN31
SE10[11] => Mux4.IN30
SE10[11] => Mux4.IN31
SE10[12] => Mux3.IN30
SE10[12] => Mux3.IN31
SE10[13] => Mux2.IN30
SE10[13] => Mux2.IN31
SE10[14] => Mux1.IN30
SE10[14] => Mux1.IN31
SE10[15] => Mux0.IN30
SE10[15] => Mux0.IN31
current_state[0] => Mux0.IN36
current_state[0] => Mux1.IN36
current_state[0] => Mux2.IN36
current_state[0] => Mux3.IN36
current_state[0] => Mux4.IN36
current_state[0] => Mux5.IN36
current_state[0] => Mux6.IN36
current_state[0] => Mux7.IN36
current_state[0] => Mux8.IN36
current_state[0] => Mux9.IN36
current_state[0] => Mux10.IN36
current_state[0] => Mux11.IN36
current_state[0] => Mux12.IN36
current_state[0] => Mux13.IN36
current_state[0] => Mux14.IN36
current_state[0] => Mux15.IN36
current_state[1] => Mux0.IN35
current_state[1] => Mux1.IN35
current_state[1] => Mux2.IN35
current_state[1] => Mux3.IN35
current_state[1] => Mux4.IN35
current_state[1] => Mux5.IN35
current_state[1] => Mux6.IN35
current_state[1] => Mux7.IN35
current_state[1] => Mux8.IN35
current_state[1] => Mux9.IN35
current_state[1] => Mux10.IN35
current_state[1] => Mux11.IN35
current_state[1] => Mux12.IN35
current_state[1] => Mux13.IN35
current_state[1] => Mux14.IN35
current_state[1] => Mux15.IN35
current_state[2] => Mux0.IN34
current_state[2] => Mux1.IN34
current_state[2] => Mux2.IN34
current_state[2] => Mux3.IN34
current_state[2] => Mux4.IN34
current_state[2] => Mux5.IN34
current_state[2] => Mux6.IN34
current_state[2] => Mux7.IN34
current_state[2] => Mux8.IN34
current_state[2] => Mux9.IN34
current_state[2] => Mux10.IN34
current_state[2] => Mux11.IN34
current_state[2] => Mux12.IN34
current_state[2] => Mux13.IN34
current_state[2] => Mux14.IN34
current_state[2] => Mux15.IN34
current_state[3] => Mux0.IN33
current_state[3] => Mux1.IN33
current_state[3] => Mux2.IN33
current_state[3] => Mux3.IN33
current_state[3] => Mux4.IN33
current_state[3] => Mux5.IN33
current_state[3] => Mux6.IN33
current_state[3] => Mux7.IN33
current_state[3] => Mux8.IN33
current_state[3] => Mux9.IN33
current_state[3] => Mux10.IN33
current_state[3] => Mux11.IN33
current_state[3] => Mux12.IN33
current_state[3] => Mux13.IN33
current_state[3] => Mux14.IN33
current_state[3] => Mux15.IN33
current_state[4] => Mux0.IN32
current_state[4] => Mux1.IN32
current_state[4] => Mux2.IN32
current_state[4] => Mux3.IN32
current_state[4] => Mux4.IN32
current_state[4] => Mux5.IN32
current_state[4] => Mux6.IN32
current_state[4] => Mux7.IN32
current_state[4] => Mux8.IN32
current_state[4] => Mux9.IN32
current_state[4] => Mux10.IN32
current_state[4] => Mux11.IN32
current_state[4] => Mux12.IN32
current_state[4] => Mux13.IN32
current_state[4] => Mux14.IN32
current_state[4] => Mux15.IN32
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem
T1[0] => RAM~21.DATAIN
T1[1] => RAM~20.DATAIN
T1[2] => RAM~19.DATAIN
T1[3] => RAM~18.DATAIN
T1[4] => RAM~17.DATAIN
T1[5] => RAM~16.DATAIN
T1[6] => RAM~15.DATAIN
T1[7] => RAM~14.DATAIN
T1[8] => RAM~13.DATAIN
T1[9] => RAM~12.DATAIN
T1[10] => RAM~11.DATAIN
T1[11] => RAM~10.DATAIN
T1[12] => RAM~9.DATAIN
T1[13] => RAM~8.DATAIN
T1[14] => RAM~7.DATAIN
T1[15] => RAM~6.DATAIN
T2[0] => RAM~44.DATAIN
T2[1] => RAM~43.DATAIN
T2[2] => RAM~42.DATAIN
T2[3] => RAM~41.DATAIN
T2[4] => RAM~40.DATAIN
T2[5] => RAM~39.DATAIN
T2[6] => RAM~38.DATAIN
T2[7] => RAM~37.DATAIN
T2[8] => RAM~36.DATAIN
T2[9] => RAM~35.DATAIN
T2[10] => RAM~34.DATAIN
T2[11] => RAM~33.DATAIN
T2[12] => RAM~32.DATAIN
T2[13] => RAM~31.DATAIN
T2[14] => RAM~30.DATAIN
T2[15] => RAM~29.DATAIN
Dout[0] <= Dout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Addr[0] => RAM~5.DATAIN
Addr[0] => RAM~28.DATAIN
Addr[0] => RAM.RADDR
Addr[1] => RAM~4.DATAIN
Addr[1] => RAM~27.DATAIN
Addr[1] => RAM.RADDR1
Addr[2] => RAM~3.DATAIN
Addr[2] => RAM~26.DATAIN
Addr[2] => RAM.RADDR2
Addr[3] => RAM~2.DATAIN
Addr[3] => RAM~25.DATAIN
Addr[3] => RAM.RADDR3
Addr[4] => RAM~1.DATAIN
Addr[4] => RAM~24.DATAIN
Addr[4] => RAM.RADDR4
Addr[5] => RAM~0.DATAIN
Addr[5] => RAM~23.DATAIN
Addr[5] => RAM.RADDR5
Addr[6] => ~NO_FANOUT~
Addr[7] => ~NO_FANOUT~
Addr[8] => ~NO_FANOUT~
Addr[9] => ~NO_FANOUT~
Addr[10] => ~NO_FANOUT~
Addr[11] => ~NO_FANOUT~
Addr[12] => ~NO_FANOUT~
Addr[13] => ~NO_FANOUT~
Addr[14] => ~NO_FANOUT~
Addr[15] => ~NO_FANOUT~
state[0] => Mux2.IN36
state[0] => Mux1.IN34
state[0] => Mux0.IN34
state[0] => Mux3.IN34
state[0] => Mux4.IN34
state[0] => Mux5.IN34
state[0] => Mux6.IN34
state[0] => Mux7.IN34
state[0] => Mux8.IN34
state[0] => Mux9.IN34
state[0] => Mux10.IN34
state[0] => Mux11.IN34
state[0] => Mux12.IN34
state[0] => Mux13.IN34
state[0] => Mux14.IN34
state[0] => Mux15.IN34
state[0] => Mux16.IN34
state[0] => Mux17.IN36
state[1] => Mux2.IN35
state[1] => Mux1.IN33
state[1] => Mux0.IN33
state[1] => Mux3.IN33
state[1] => Mux4.IN33
state[1] => Mux5.IN33
state[1] => Mux6.IN33
state[1] => Mux7.IN33
state[1] => Mux8.IN33
state[1] => Mux9.IN33
state[1] => Mux10.IN33
state[1] => Mux11.IN33
state[1] => Mux12.IN33
state[1] => Mux13.IN33
state[1] => Mux14.IN33
state[1] => Mux15.IN33
state[1] => Mux16.IN33
state[1] => Mux17.IN35
state[2] => Mux2.IN34
state[2] => RAM.waddr_a[5].OUTPUTSELECT
state[2] => RAM.waddr_a[4].OUTPUTSELECT
state[2] => RAM.waddr_a[3].OUTPUTSELECT
state[2] => RAM.waddr_a[2].OUTPUTSELECT
state[2] => RAM.waddr_a[1].OUTPUTSELECT
state[2] => RAM.waddr_a[0].OUTPUTSELECT
state[2] => RAM.data_a[15].OUTPUTSELECT
state[2] => RAM.data_a[14].OUTPUTSELECT
state[2] => RAM.data_a[13].OUTPUTSELECT
state[2] => RAM.data_a[12].OUTPUTSELECT
state[2] => RAM.data_a[11].OUTPUTSELECT
state[2] => RAM.data_a[10].OUTPUTSELECT
state[2] => RAM.data_a[9].OUTPUTSELECT
state[2] => RAM.data_a[8].OUTPUTSELECT
state[2] => RAM.data_a[7].OUTPUTSELECT
state[2] => RAM.data_a[6].OUTPUTSELECT
state[2] => RAM.data_a[5].OUTPUTSELECT
state[2] => RAM.data_a[4].OUTPUTSELECT
state[2] => RAM.data_a[3].OUTPUTSELECT
state[2] => RAM.data_a[2].OUTPUTSELECT
state[2] => RAM.data_a[1].OUTPUTSELECT
state[2] => RAM.data_a[0].OUTPUTSELECT
state[2] => Mux1.IN32
state[2] => Mux0.IN32
state[2] => Mux3.IN32
state[2] => Mux4.IN32
state[2] => Mux5.IN32
state[2] => Mux6.IN32
state[2] => Mux7.IN32
state[2] => Mux8.IN32
state[2] => Mux9.IN32
state[2] => Mux10.IN32
state[2] => Mux11.IN32
state[2] => Mux12.IN32
state[2] => Mux13.IN32
state[2] => Mux14.IN32
state[2] => Mux15.IN32
state[2] => Mux16.IN32
state[2] => Mux17.IN34
state[3] => Mux2.IN33
state[3] => Mux1.IN31
state[3] => Mux0.IN31
state[3] => Mux3.IN31
state[3] => Mux4.IN31
state[3] => Mux5.IN31
state[3] => Mux6.IN31
state[3] => Mux7.IN31
state[3] => Mux8.IN31
state[3] => Mux9.IN31
state[3] => Mux10.IN31
state[3] => Mux11.IN31
state[3] => Mux12.IN31
state[3] => Mux13.IN31
state[3] => Mux14.IN31
state[3] => Mux15.IN31
state[3] => Mux16.IN31
state[3] => Mux17.IN33
state[4] => Mux2.IN32
state[4] => Mux1.IN30
state[4] => Mux0.IN30
state[4] => Mux3.IN30
state[4] => Mux4.IN30
state[4] => Mux5.IN30
state[4] => Mux6.IN30
state[4] => Mux7.IN30
state[4] => Mux8.IN30
state[4] => Mux9.IN30
state[4] => Mux10.IN30
state[4] => Mux11.IN30
state[4] => Mux12.IN30
state[4] => Mux13.IN30
state[4] => Mux14.IN30
state[4] => Mux15.IN30
state[4] => Mux16.IN30
state[4] => Mux17.IN32
clk => RAM~45.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => RAM~16.CLK
clk => RAM~17.CLK
clk => RAM~18.CLK
clk => RAM~19.CLK
clk => RAM~20.CLK
clk => RAM~21.CLK
clk => RAM~22.CLK
clk => RAM~23.CLK
clk => RAM~24.CLK
clk => RAM~25.CLK
clk => RAM~26.CLK
clk => RAM~27.CLK
clk => RAM~28.CLK
clk => RAM~29.CLK
clk => RAM~30.CLK
clk => RAM~31.CLK
clk => RAM~32.CLK
clk => RAM~33.CLK
clk => RAM~34.CLK
clk => RAM~35.CLK
clk => RAM~36.CLK
clk => RAM~37.CLK
clk => RAM~38.CLK
clk => RAM~39.CLK
clk => RAM~40.CLK
clk => RAM~41.CLK
clk => RAM~42.CLK
clk => RAM~43.CLK
clk => RAM~44.CLK


|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem
Dout[0] <= Dout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Addr[0] => RAM.RADDR
Addr[1] => RAM.RADDR1
Addr[2] => RAM.RADDR2
Addr[3] => RAM.RADDR3
Addr[4] => RAM.RADDR4
Addr[5] => RAM.RADDR5
Addr[6] => ~NO_FANOUT~
Addr[7] => ~NO_FANOUT~
Addr[8] => ~NO_FANOUT~
Addr[9] => ~NO_FANOUT~
Addr[10] => ~NO_FANOUT~
Addr[11] => ~NO_FANOUT~
Addr[12] => ~NO_FANOUT~
Addr[13] => ~NO_FANOUT~
Addr[14] => ~NO_FANOUT~
Addr[15] => ~NO_FANOUT~
state[0] => Equal0.IN0
state[1] => Equal0.IN4
state[2] => Equal0.IN3
state[3] => Equal0.IN2
state[4] => Equal0.IN1
clk => ~NO_FANOUT~


|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU
pc_out[0] => Mux35.IN22
pc_out[1] => Mux34.IN22
pc_out[2] => Mux33.IN22
pc_out[3] => Mux32.IN22
pc_out[4] => Mux31.IN22
pc_out[5] => Mux30.IN22
pc_out[6] => Mux29.IN22
pc_out[7] => Mux28.IN22
pc_out[8] => Mux27.IN22
pc_out[9] => Mux26.IN22
pc_out[10] => Mux25.IN22
pc_out[11] => Mux24.IN22
pc_out[12] => Mux23.IN22
pc_out[13] => Mux22.IN22
pc_out[14] => Mux21.IN22
pc_out[15] => Mux20.IN22
t0_out[0] => Mux35.IN23
t0_out[0] => Mux35.IN24
t0_out[0] => Mux35.IN25
t0_out[0] => Mux35.IN26
t0_out[0] => Mux35.IN27
t0_out[1] => Mux34.IN23
t0_out[1] => Mux34.IN24
t0_out[1] => Mux34.IN25
t0_out[1] => Mux34.IN26
t0_out[1] => Mux34.IN27
t0_out[2] => Mux33.IN23
t0_out[2] => Mux33.IN24
t0_out[2] => Mux33.IN25
t0_out[2] => Mux33.IN26
t0_out[2] => Mux33.IN27
t0_out[3] => Mux32.IN23
t0_out[3] => Mux32.IN24
t0_out[3] => Mux32.IN25
t0_out[3] => Mux32.IN26
t0_out[3] => Mux32.IN27
t0_out[4] => Mux31.IN23
t0_out[4] => Mux31.IN24
t0_out[4] => Mux31.IN25
t0_out[4] => Mux31.IN26
t0_out[4] => Mux31.IN27
t0_out[5] => Mux30.IN23
t0_out[5] => Mux30.IN24
t0_out[5] => Mux30.IN25
t0_out[5] => Mux30.IN26
t0_out[5] => Mux30.IN27
t0_out[6] => Mux29.IN23
t0_out[6] => Mux29.IN24
t0_out[6] => Mux29.IN25
t0_out[6] => Mux29.IN26
t0_out[6] => Mux29.IN27
t0_out[7] => Mux28.IN23
t0_out[7] => Mux28.IN24
t0_out[7] => Mux28.IN25
t0_out[7] => Mux28.IN26
t0_out[7] => Mux28.IN27
t0_out[8] => Mux27.IN23
t0_out[8] => Mux27.IN24
t0_out[8] => Mux27.IN25
t0_out[8] => Mux27.IN26
t0_out[8] => Mux27.IN27
t0_out[9] => Mux26.IN23
t0_out[9] => Mux26.IN24
t0_out[9] => Mux26.IN25
t0_out[9] => Mux26.IN26
t0_out[9] => Mux26.IN27
t0_out[10] => Mux25.IN23
t0_out[10] => Mux25.IN24
t0_out[10] => Mux25.IN25
t0_out[10] => Mux25.IN26
t0_out[10] => Mux25.IN27
t0_out[11] => Mux24.IN23
t0_out[11] => Mux24.IN24
t0_out[11] => Mux24.IN25
t0_out[11] => Mux24.IN26
t0_out[11] => Mux24.IN27
t0_out[12] => Mux23.IN23
t0_out[12] => Mux23.IN24
t0_out[12] => Mux23.IN25
t0_out[12] => Mux23.IN26
t0_out[12] => Mux23.IN27
t0_out[13] => Mux22.IN23
t0_out[13] => Mux22.IN24
t0_out[13] => Mux22.IN25
t0_out[13] => Mux22.IN26
t0_out[13] => Mux22.IN27
t0_out[14] => Mux21.IN23
t0_out[14] => Mux21.IN24
t0_out[14] => Mux21.IN25
t0_out[14] => Mux21.IN26
t0_out[14] => Mux21.IN27
t0_out[15] => Mux20.IN23
t0_out[15] => Mux20.IN24
t0_out[15] => Mux20.IN25
t0_out[15] => Mux20.IN26
t0_out[15] => Mux20.IN27
t1_out[0] => Mux35.IN28
t1_out[0] => Mux35.IN29
t1_out[0] => Mux35.IN30
t1_out[0] => Mux35.IN31
t1_out[1] => Mux34.IN28
t1_out[1] => Mux34.IN29
t1_out[1] => Mux34.IN30
t1_out[1] => Mux34.IN31
t1_out[2] => Mux33.IN28
t1_out[2] => Mux33.IN29
t1_out[2] => Mux33.IN30
t1_out[2] => Mux33.IN31
t1_out[3] => Mux32.IN28
t1_out[3] => Mux32.IN29
t1_out[3] => Mux32.IN30
t1_out[3] => Mux32.IN31
t1_out[4] => Mux31.IN28
t1_out[4] => Mux31.IN29
t1_out[4] => Mux31.IN30
t1_out[4] => Mux31.IN31
t1_out[5] => Mux30.IN28
t1_out[5] => Mux30.IN29
t1_out[5] => Mux30.IN30
t1_out[5] => Mux30.IN31
t1_out[6] => Mux29.IN28
t1_out[6] => Mux29.IN29
t1_out[6] => Mux29.IN30
t1_out[6] => Mux29.IN31
t1_out[7] => Mux28.IN28
t1_out[7] => Mux28.IN29
t1_out[7] => Mux28.IN30
t1_out[7] => Mux28.IN31
t1_out[8] => Mux27.IN28
t1_out[8] => Mux27.IN29
t1_out[8] => Mux27.IN30
t1_out[8] => Mux27.IN31
t1_out[9] => Mux26.IN28
t1_out[9] => Mux26.IN29
t1_out[9] => Mux26.IN30
t1_out[9] => Mux26.IN31
t1_out[10] => Mux25.IN28
t1_out[10] => Mux25.IN29
t1_out[10] => Mux25.IN30
t1_out[10] => Mux25.IN31
t1_out[11] => Mux24.IN28
t1_out[11] => Mux24.IN29
t1_out[11] => Mux24.IN30
t1_out[11] => Mux24.IN31
t1_out[12] => Mux23.IN28
t1_out[12] => Mux23.IN29
t1_out[12] => Mux23.IN30
t1_out[12] => Mux23.IN31
t1_out[13] => Mux22.IN28
t1_out[13] => Mux22.IN29
t1_out[13] => Mux22.IN30
t1_out[13] => Mux22.IN31
t1_out[14] => Mux21.IN28
t1_out[14] => Mux21.IN29
t1_out[14] => Mux21.IN30
t1_out[14] => Mux21.IN31
t1_out[15] => Mux20.IN28
t1_out[15] => Mux20.IN29
t1_out[15] => Mux20.IN30
t1_out[15] => Mux20.IN31
t2_out[0] => Mux16.IN28
t2_out[0] => Mux16.IN29
t2_out[0] => Mux16.IN30
t2_out[0] => Mux16.IN31
t2_out[1] => Mux15.IN28
t2_out[1] => Mux15.IN29
t2_out[1] => Mux15.IN30
t2_out[1] => Mux15.IN31
t2_out[2] => Mux14.IN28
t2_out[2] => Mux14.IN29
t2_out[2] => Mux14.IN30
t2_out[2] => Mux14.IN31
t2_out[3] => Mux13.IN28
t2_out[3] => Mux13.IN29
t2_out[3] => Mux13.IN30
t2_out[3] => Mux13.IN31
t2_out[4] => Mux12.IN28
t2_out[4] => Mux12.IN29
t2_out[4] => Mux12.IN30
t2_out[4] => Mux12.IN31
t2_out[5] => Mux11.IN28
t2_out[5] => Mux11.IN29
t2_out[5] => Mux11.IN30
t2_out[5] => Mux11.IN31
t2_out[6] => Mux10.IN28
t2_out[6] => Mux10.IN29
t2_out[6] => Mux10.IN30
t2_out[6] => Mux10.IN31
t2_out[7] => Mux9.IN28
t2_out[7] => Mux9.IN29
t2_out[7] => Mux9.IN30
t2_out[7] => Mux9.IN31
t2_out[8] => Mux8.IN28
t2_out[8] => Mux8.IN29
t2_out[8] => Mux8.IN30
t2_out[8] => Mux8.IN31
t2_out[9] => Mux7.IN28
t2_out[9] => Mux7.IN29
t2_out[9] => Mux7.IN30
t2_out[9] => Mux7.IN31
t2_out[10] => Mux6.IN28
t2_out[10] => Mux6.IN29
t2_out[10] => Mux6.IN30
t2_out[10] => Mux6.IN31
t2_out[11] => Mux5.IN28
t2_out[11] => Mux5.IN29
t2_out[11] => Mux5.IN30
t2_out[11] => Mux5.IN31
t2_out[12] => Mux4.IN28
t2_out[12] => Mux4.IN29
t2_out[12] => Mux4.IN30
t2_out[12] => Mux4.IN31
t2_out[13] => Mux3.IN28
t2_out[13] => Mux3.IN29
t2_out[13] => Mux3.IN30
t2_out[13] => Mux3.IN31
t2_out[14] => Mux2.IN28
t2_out[14] => Mux2.IN29
t2_out[14] => Mux2.IN30
t2_out[14] => Mux2.IN31
t2_out[15] => Mux0.IN28
t2_out[15] => Mux0.IN29
t2_out[15] => Mux0.IN30
t2_out[15] => Mux0.IN31
alu_c[0] <= alu_c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_c[1] <= alu_c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_c[2] <= alu_c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_c[3] <= alu_c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_c[4] <= alu_c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_c[5] <= alu_c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_c[6] <= alu_c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_c[7] <= alu_c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_c[8] <= alu_c[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_c[9] <= alu_c[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_c[10] <= alu_c[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_c[11] <= alu_c[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_c[12] <= alu_c[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_c[13] <= alu_c[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_c[14] <= alu_c[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_c[15] <= alu_c[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
carry_flag <= carry_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
zero_flag <= zero_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => alu_c[0]~reg0.CLK
clk => alu_c[1]~reg0.CLK
clk => alu_c[2]~reg0.CLK
clk => alu_c[3]~reg0.CLK
clk => alu_c[4]~reg0.CLK
clk => alu_c[5]~reg0.CLK
clk => alu_c[6]~reg0.CLK
clk => alu_c[7]~reg0.CLK
clk => alu_c[8]~reg0.CLK
clk => alu_c[9]~reg0.CLK
clk => alu_c[10]~reg0.CLK
clk => alu_c[11]~reg0.CLK
clk => alu_c[12]~reg0.CLK
clk => alu_c[13]~reg0.CLK
clk => alu_c[14]~reg0.CLK
clk => alu_c[15]~reg0.CLK
clk => zero_flag~reg0.CLK
clk => carry_flag~reg0.CLK
clk => \alu1:sum[16].CLK
clk => \alu1:temp[0].CLK
clk => \alu1:temp[1].CLK
clk => \alu1:temp[2].CLK
clk => \alu1:temp[3].CLK
clk => \alu1:temp[4].CLK
clk => \alu1:temp[5].CLK
clk => \alu1:temp[6].CLK
clk => \alu1:temp[7].CLK
clk => \alu1:temp[8].CLK
clk => \alu1:temp[9].CLK
clk => \alu1:temp[10].CLK
clk => \alu1:temp[11].CLK
clk => \alu1:temp[12].CLK
clk => \alu1:temp[13].CLK
clk => \alu1:temp[14].CLK
clk => \alu1:temp[15].CLK
current_state[0] => Mux17.IN36
current_state[0] => Mux18.IN36
current_state[0] => Mux19.IN36
current_state[0] => Mux20.IN36
current_state[0] => Mux21.IN36
current_state[0] => Mux22.IN36
current_state[0] => Mux23.IN36
current_state[0] => Mux24.IN36
current_state[0] => Mux25.IN36
current_state[0] => Mux26.IN36
current_state[0] => Mux27.IN36
current_state[0] => Mux28.IN36
current_state[0] => Mux29.IN36
current_state[0] => Mux30.IN36
current_state[0] => Mux31.IN36
current_state[0] => Mux32.IN36
current_state[0] => Mux33.IN36
current_state[0] => Mux34.IN36
current_state[0] => Mux35.IN36
current_state[0] => Mux16.IN36
current_state[0] => Mux15.IN36
current_state[0] => Mux14.IN36
current_state[0] => Mux13.IN36
current_state[0] => Mux12.IN36
current_state[0] => Mux11.IN36
current_state[0] => Mux10.IN36
current_state[0] => Mux9.IN36
current_state[0] => Mux8.IN36
current_state[0] => Mux7.IN36
current_state[0] => Mux6.IN36
current_state[0] => Mux5.IN36
current_state[0] => Mux4.IN36
current_state[0] => Mux3.IN36
current_state[0] => Mux2.IN36
current_state[0] => Mux1.IN36
current_state[0] => Mux0.IN36
current_state[1] => Mux17.IN35
current_state[1] => Mux18.IN35
current_state[1] => Mux19.IN35
current_state[1] => Mux20.IN35
current_state[1] => Mux21.IN35
current_state[1] => Mux22.IN35
current_state[1] => Mux23.IN35
current_state[1] => Mux24.IN35
current_state[1] => Mux25.IN35
current_state[1] => Mux26.IN35
current_state[1] => Mux27.IN35
current_state[1] => Mux28.IN35
current_state[1] => Mux29.IN35
current_state[1] => Mux30.IN35
current_state[1] => Mux31.IN35
current_state[1] => Mux32.IN35
current_state[1] => Mux33.IN35
current_state[1] => Mux34.IN35
current_state[1] => Mux35.IN35
current_state[1] => Mux16.IN35
current_state[1] => Mux15.IN35
current_state[1] => Mux14.IN35
current_state[1] => Mux13.IN35
current_state[1] => Mux12.IN35
current_state[1] => Mux11.IN35
current_state[1] => Mux10.IN35
current_state[1] => Mux9.IN35
current_state[1] => Mux8.IN35
current_state[1] => Mux7.IN35
current_state[1] => Mux6.IN35
current_state[1] => Mux5.IN35
current_state[1] => Mux4.IN35
current_state[1] => Mux3.IN35
current_state[1] => Mux2.IN35
current_state[1] => Mux1.IN35
current_state[1] => Mux0.IN35
current_state[2] => Mux17.IN34
current_state[2] => Mux18.IN34
current_state[2] => Mux19.IN34
current_state[2] => Mux20.IN34
current_state[2] => Mux21.IN34
current_state[2] => Mux22.IN34
current_state[2] => Mux23.IN34
current_state[2] => Mux24.IN34
current_state[2] => Mux25.IN34
current_state[2] => Mux26.IN34
current_state[2] => Mux27.IN34
current_state[2] => Mux28.IN34
current_state[2] => Mux29.IN34
current_state[2] => Mux30.IN34
current_state[2] => Mux31.IN34
current_state[2] => Mux32.IN34
current_state[2] => Mux33.IN34
current_state[2] => Mux34.IN34
current_state[2] => Mux35.IN34
current_state[2] => Mux16.IN34
current_state[2] => Mux15.IN34
current_state[2] => Mux14.IN34
current_state[2] => Mux13.IN34
current_state[2] => Mux12.IN34
current_state[2] => Mux11.IN34
current_state[2] => Mux10.IN34
current_state[2] => Mux9.IN34
current_state[2] => Mux8.IN34
current_state[2] => Mux7.IN34
current_state[2] => Mux6.IN34
current_state[2] => Mux5.IN34
current_state[2] => Mux4.IN34
current_state[2] => Mux3.IN34
current_state[2] => Mux2.IN34
current_state[2] => Mux1.IN34
current_state[2] => Mux0.IN34
current_state[3] => Mux17.IN33
current_state[3] => Mux18.IN33
current_state[3] => Mux19.IN33
current_state[3] => Mux20.IN33
current_state[3] => Mux21.IN33
current_state[3] => Mux22.IN33
current_state[3] => Mux23.IN33
current_state[3] => Mux24.IN33
current_state[3] => Mux25.IN33
current_state[3] => Mux26.IN33
current_state[3] => Mux27.IN33
current_state[3] => Mux28.IN33
current_state[3] => Mux29.IN33
current_state[3] => Mux30.IN33
current_state[3] => Mux31.IN33
current_state[3] => Mux32.IN33
current_state[3] => Mux33.IN33
current_state[3] => Mux34.IN33
current_state[3] => Mux35.IN33
current_state[3] => Mux16.IN33
current_state[3] => Mux15.IN33
current_state[3] => Mux14.IN33
current_state[3] => Mux13.IN33
current_state[3] => Mux12.IN33
current_state[3] => Mux11.IN33
current_state[3] => Mux10.IN33
current_state[3] => Mux9.IN33
current_state[3] => Mux8.IN33
current_state[3] => Mux7.IN33
current_state[3] => Mux6.IN33
current_state[3] => Mux5.IN33
current_state[3] => Mux4.IN33
current_state[3] => Mux3.IN33
current_state[3] => Mux2.IN33
current_state[3] => Mux1.IN33
current_state[3] => Mux0.IN33
current_state[4] => Mux17.IN32
current_state[4] => Mux18.IN32
current_state[4] => Mux19.IN32
current_state[4] => Mux20.IN32
current_state[4] => Mux21.IN32
current_state[4] => Mux22.IN32
current_state[4] => Mux23.IN32
current_state[4] => Mux24.IN32
current_state[4] => Mux25.IN32
current_state[4] => Mux26.IN32
current_state[4] => Mux27.IN32
current_state[4] => Mux28.IN32
current_state[4] => Mux29.IN32
current_state[4] => Mux30.IN32
current_state[4] => Mux31.IN32
current_state[4] => Mux32.IN32
current_state[4] => Mux33.IN32
current_state[4] => Mux34.IN32
current_state[4] => Mux35.IN32
current_state[4] => Mux16.IN32
current_state[4] => Mux15.IN32
current_state[4] => Mux14.IN32
current_state[4] => Mux13.IN32
current_state[4] => Mux12.IN32
current_state[4] => Mux11.IN32
current_state[4] => Mux10.IN32
current_state[4] => Mux9.IN32
current_state[4] => Mux8.IN32
current_state[4] => Mux7.IN32
current_state[4] => Mux6.IN32
current_state[4] => Mux5.IN32
current_state[4] => Mux4.IN32
current_state[4] => Mux3.IN32
current_state[4] => Mux2.IN32
current_state[4] => Mux1.IN32
current_state[4] => Mux0.IN32


|DUT|IITB_RISC:add_instance|datapath:datapath1|PC:PC
d2[0] => Mux0.IN29
d2[1] => Mux1.IN29
d2[2] => Mux2.IN29
d2[3] => Mux3.IN29
d2[4] => Mux4.IN29
d2[5] => Mux5.IN29
d2[6] => Mux6.IN29
d2[7] => Mux7.IN29
d2[8] => Mux8.IN29
d2[9] => Mux9.IN29
d2[10] => Mux10.IN29
d2[11] => Mux11.IN29
d2[12] => Mux12.IN29
d2[13] => Mux13.IN29
d2[14] => Mux14.IN29
d2[15] => Mux15.IN29
alu_out[0] => Mux0.IN30
alu_out[0] => Mux0.IN31
alu_out[1] => Mux1.IN30
alu_out[1] => Mux1.IN31
alu_out[2] => Mux2.IN30
alu_out[2] => Mux2.IN31
alu_out[3] => Mux3.IN30
alu_out[3] => Mux3.IN31
alu_out[4] => Mux4.IN30
alu_out[4] => Mux4.IN31
alu_out[5] => Mux5.IN30
alu_out[5] => Mux5.IN31
alu_out[6] => Mux6.IN30
alu_out[6] => Mux6.IN31
alu_out[7] => Mux7.IN30
alu_out[7] => Mux7.IN31
alu_out[8] => Mux8.IN30
alu_out[8] => Mux8.IN31
alu_out[9] => Mux9.IN30
alu_out[9] => Mux9.IN31
alu_out[10] => Mux10.IN30
alu_out[10] => Mux10.IN31
alu_out[11] => Mux11.IN30
alu_out[11] => Mux11.IN31
alu_out[12] => Mux12.IN30
alu_out[12] => Mux12.IN31
alu_out[13] => Mux13.IN30
alu_out[13] => Mux13.IN31
alu_out[14] => Mux14.IN30
alu_out[14] => Mux14.IN31
alu_out[15] => Mux15.IN30
alu_out[15] => Mux15.IN31
current_state[0] => Mux0.IN36
current_state[0] => Mux1.IN36
current_state[0] => Mux2.IN36
current_state[0] => Mux3.IN36
current_state[0] => Mux4.IN36
current_state[0] => Mux5.IN36
current_state[0] => Mux6.IN36
current_state[0] => Mux7.IN36
current_state[0] => Mux8.IN36
current_state[0] => Mux9.IN36
current_state[0] => Mux10.IN36
current_state[0] => Mux11.IN36
current_state[0] => Mux12.IN36
current_state[0] => Mux13.IN36
current_state[0] => Mux14.IN36
current_state[0] => Mux15.IN36
current_state[0] => Mux16.IN36
current_state[1] => Mux0.IN35
current_state[1] => Mux1.IN35
current_state[1] => Mux2.IN35
current_state[1] => Mux3.IN35
current_state[1] => Mux4.IN35
current_state[1] => Mux5.IN35
current_state[1] => Mux6.IN35
current_state[1] => Mux7.IN35
current_state[1] => Mux8.IN35
current_state[1] => Mux9.IN35
current_state[1] => Mux10.IN35
current_state[1] => Mux11.IN35
current_state[1] => Mux12.IN35
current_state[1] => Mux13.IN35
current_state[1] => Mux14.IN35
current_state[1] => Mux15.IN35
current_state[1] => Mux16.IN35
current_state[2] => Mux0.IN34
current_state[2] => Mux1.IN34
current_state[2] => Mux2.IN34
current_state[2] => Mux3.IN34
current_state[2] => Mux4.IN34
current_state[2] => Mux5.IN34
current_state[2] => Mux6.IN34
current_state[2] => Mux7.IN34
current_state[2] => Mux8.IN34
current_state[2] => Mux9.IN34
current_state[2] => Mux10.IN34
current_state[2] => Mux11.IN34
current_state[2] => Mux12.IN34
current_state[2] => Mux13.IN34
current_state[2] => Mux14.IN34
current_state[2] => Mux15.IN34
current_state[2] => Mux16.IN34
current_state[3] => Mux0.IN33
current_state[3] => Mux1.IN33
current_state[3] => Mux2.IN33
current_state[3] => Mux3.IN33
current_state[3] => Mux4.IN33
current_state[3] => Mux5.IN33
current_state[3] => Mux6.IN33
current_state[3] => Mux7.IN33
current_state[3] => Mux8.IN33
current_state[3] => Mux9.IN33
current_state[3] => Mux10.IN33
current_state[3] => Mux11.IN33
current_state[3] => Mux12.IN33
current_state[3] => Mux13.IN33
current_state[3] => Mux14.IN33
current_state[3] => Mux15.IN33
current_state[3] => Mux16.IN33
current_state[4] => Mux0.IN32
current_state[4] => Mux1.IN32
current_state[4] => Mux2.IN32
current_state[4] => Mux3.IN32
current_state[4] => Mux4.IN32
current_state[4] => Mux5.IN32
current_state[4] => Mux6.IN32
current_state[4] => Mux7.IN32
current_state[4] => Mux8.IN32
current_state[4] => Mux9.IN32
current_state[4] => Mux10.IN32
current_state[4] => Mux11.IN32
current_state[4] => Mux12.IN32
current_state[4] => Mux13.IN32
current_state[4] => Mux14.IN32
current_state[4] => Mux15.IN32
current_state[4] => Mux16.IN32
output[0] <= output[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|DUT|IITB_RISC:add_instance|datapath:datapath1|IR:IR
Mem_d[0] => Mux15.IN31
Mem_d[1] => Mux14.IN31
Mem_d[2] => Mux13.IN31
Mem_d[3] => Mux12.IN31
Mem_d[4] => Mux11.IN31
Mem_d[5] => Mux10.IN31
Mem_d[6] => Mux9.IN31
Mem_d[7] => Mux8.IN31
Mem_d[8] => Mux7.IN31
Mem_d[9] => Mux6.IN31
Mem_d[10] => Mux5.IN31
Mem_d[11] => Mux4.IN31
Mem_d[12] => Mux3.IN31
Mem_d[13] => Mux2.IN31
Mem_d[14] => Mux1.IN31
Mem_d[15] => Mux0.IN31
current_state[0] => Mux0.IN36
current_state[0] => Mux1.IN36
current_state[0] => Mux2.IN36
current_state[0] => Mux3.IN36
current_state[0] => Mux4.IN36
current_state[0] => Mux5.IN36
current_state[0] => Mux6.IN36
current_state[0] => Mux7.IN36
current_state[0] => Mux8.IN36
current_state[0] => Mux9.IN36
current_state[0] => Mux10.IN36
current_state[0] => Mux11.IN36
current_state[0] => Mux12.IN36
current_state[0] => Mux13.IN36
current_state[0] => Mux14.IN36
current_state[0] => Mux15.IN36
current_state[1] => Mux0.IN35
current_state[1] => Mux1.IN35
current_state[1] => Mux2.IN35
current_state[1] => Mux3.IN35
current_state[1] => Mux4.IN35
current_state[1] => Mux5.IN35
current_state[1] => Mux6.IN35
current_state[1] => Mux7.IN35
current_state[1] => Mux8.IN35
current_state[1] => Mux9.IN35
current_state[1] => Mux10.IN35
current_state[1] => Mux11.IN35
current_state[1] => Mux12.IN35
current_state[1] => Mux13.IN35
current_state[1] => Mux14.IN35
current_state[1] => Mux15.IN35
current_state[2] => Mux0.IN34
current_state[2] => Mux1.IN34
current_state[2] => Mux2.IN34
current_state[2] => Mux3.IN34
current_state[2] => Mux4.IN34
current_state[2] => Mux5.IN34
current_state[2] => Mux6.IN34
current_state[2] => Mux7.IN34
current_state[2] => Mux8.IN34
current_state[2] => Mux9.IN34
current_state[2] => Mux10.IN34
current_state[2] => Mux11.IN34
current_state[2] => Mux12.IN34
current_state[2] => Mux13.IN34
current_state[2] => Mux14.IN34
current_state[2] => Mux15.IN34
current_state[3] => Mux0.IN33
current_state[3] => Mux1.IN33
current_state[3] => Mux2.IN33
current_state[3] => Mux3.IN33
current_state[3] => Mux4.IN33
current_state[3] => Mux5.IN33
current_state[3] => Mux6.IN33
current_state[3] => Mux7.IN33
current_state[3] => Mux8.IN33
current_state[3] => Mux9.IN33
current_state[3] => Mux10.IN33
current_state[3] => Mux11.IN33
current_state[3] => Mux12.IN33
current_state[3] => Mux13.IN33
current_state[3] => Mux14.IN33
current_state[3] => Mux15.IN33
current_state[4] => Mux0.IN32
current_state[4] => Mux1.IN32
current_state[4] => Mux2.IN32
current_state[4] => Mux3.IN32
current_state[4] => Mux4.IN32
current_state[4] => Mux5.IN32
current_state[4] => Mux6.IN32
current_state[4] => Mux7.IN32
current_state[4] => Mux8.IN32
current_state[4] => Mux9.IN32
current_state[4] => Mux10.IN32
current_state[4] => Mux11.IN32
current_state[4] => Mux12.IN32
current_state[4] => Mux13.IN32
current_state[4] => Mux14.IN32
current_state[4] => Mux15.IN32
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|IITB_RISC:add_instance|datapath:datapath1|count:count
inc => ~NO_FANOUT~
rst => process_0.IN1
op[0] <= op[0].DB_MAX_OUTPUT_PORT_TYPE
op[1] <= addr.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= addr.DB_MAX_OUTPUT_PORT_TYPE


|DUT|IITB_RISC:add_instance|datapath:datapath1|SE10:SE10
state[0] => Mux2.IN33
state[0] => Mux1.IN33
state[0] => Mux0.IN33
state[0] => Mux3.IN33
state[0] => Mux4.IN33
state[0] => Mux5.IN33
state[0] => Mux6.IN36
state[1] => Mux2.IN32
state[1] => Mux1.IN32
state[1] => Mux0.IN32
state[1] => Mux3.IN32
state[1] => Mux4.IN32
state[1] => Mux5.IN32
state[1] => Mux6.IN35
state[2] => Mux2.IN31
state[2] => Mux1.IN31
state[2] => Mux0.IN31
state[2] => Mux3.IN31
state[2] => Mux4.IN31
state[2] => Mux5.IN31
state[2] => Mux6.IN34
state[3] => Mux2.IN30
state[3] => Mux1.IN30
state[3] => Mux0.IN30
state[3] => Mux3.IN30
state[3] => Mux4.IN30
state[3] => Mux5.IN30
state[3] => Mux6.IN33
state[4] => Mux2.IN29
state[4] => Mux1.IN29
state[4] => Mux0.IN29
state[4] => Mux3.IN29
state[4] => Mux4.IN29
state[4] => Mux5.IN29
state[4] => Mux6.IN32
IR[0] => Mux2.IN34
IR[0] => Mux2.IN35
IR[0] => Mux2.IN36
IR[1] => Mux1.IN34
IR[1] => Mux1.IN35
IR[1] => Mux1.IN36
IR[2] => Mux0.IN34
IR[2] => Mux0.IN35
IR[2] => Mux0.IN36
IR[3] => Mux3.IN34
IR[3] => Mux3.IN35
IR[3] => Mux3.IN36
IR[4] => Mux4.IN34
IR[4] => Mux4.IN35
IR[4] => Mux4.IN36
IR[5] => Mux5.IN34
IR[5] => Mux5.IN35
IR[5] => Mux5.IN36
B[0] <= B[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[10] <= B[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[11] <= B[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[12] <= B[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[13] <= B[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[14] <= B[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[15] <= B[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|DUT|IITB_RISC:add_instance|datapath:datapath1|SE7:SE7
state[0] => Mux2.IN32
state[0] => Mux1.IN32
state[0] => Mux0.IN32
state[0] => Mux3.IN32
state[0] => Mux4.IN32
state[0] => Mux5.IN32
state[0] => Mux6.IN32
state[0] => Mux7.IN32
state[0] => Mux8.IN32
state[0] => Mux9.IN36
state[1] => Mux2.IN31
state[1] => Mux1.IN31
state[1] => Mux0.IN31
state[1] => Mux3.IN31
state[1] => Mux4.IN31
state[1] => Mux5.IN31
state[1] => Mux6.IN31
state[1] => Mux7.IN31
state[1] => Mux8.IN31
state[1] => Mux9.IN35
state[2] => Mux2.IN30
state[2] => Mux1.IN30
state[2] => Mux0.IN30
state[2] => Mux3.IN30
state[2] => Mux4.IN30
state[2] => Mux5.IN30
state[2] => Mux6.IN30
state[2] => Mux7.IN30
state[2] => Mux8.IN30
state[2] => Mux9.IN34
state[3] => Mux2.IN29
state[3] => Mux1.IN29
state[3] => Mux0.IN29
state[3] => Mux3.IN29
state[3] => Mux4.IN29
state[3] => Mux5.IN29
state[3] => Mux6.IN29
state[3] => Mux7.IN29
state[3] => Mux8.IN29
state[3] => Mux9.IN33
state[4] => Mux2.IN28
state[4] => Mux1.IN28
state[4] => Mux0.IN28
state[4] => Mux3.IN28
state[4] => Mux4.IN28
state[4] => Mux5.IN28
state[4] => Mux6.IN28
state[4] => Mux7.IN28
state[4] => Mux8.IN28
state[4] => Mux9.IN32
IR[0] => Mux2.IN33
IR[0] => Mux2.IN34
IR[0] => Mux2.IN35
IR[0] => Mux2.IN36
IR[1] => Mux1.IN33
IR[1] => Mux1.IN34
IR[1] => Mux1.IN35
IR[1] => Mux1.IN36
IR[2] => Mux0.IN33
IR[2] => Mux0.IN34
IR[2] => Mux0.IN35
IR[2] => Mux0.IN36
IR[3] => Mux3.IN33
IR[3] => Mux3.IN34
IR[3] => Mux3.IN35
IR[3] => Mux3.IN36
IR[4] => Mux4.IN33
IR[4] => Mux4.IN34
IR[4] => Mux4.IN35
IR[4] => Mux4.IN36
IR[5] => Mux5.IN33
IR[5] => Mux5.IN34
IR[5] => Mux5.IN35
IR[5] => Mux5.IN36
IR[6] => Mux6.IN33
IR[6] => Mux6.IN34
IR[6] => Mux6.IN35
IR[6] => Mux6.IN36
IR[7] => Mux7.IN33
IR[7] => Mux7.IN34
IR[7] => Mux7.IN35
IR[7] => Mux7.IN36
IR[8] => Mux8.IN33
IR[8] => Mux8.IN34
IR[8] => Mux8.IN35
IR[8] => Mux8.IN36
B[0] <= B[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[10] <= B[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[11] <= B[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[12] <= B[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[13] <= B[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[14] <= B[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[15] <= B[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|DUT|IITB_RISC:add_instance|fsm_controller:controller
opcode[0] => Mux0.IN19
opcode[0] => Mux1.IN19
opcode[0] => Mux2.IN19
opcode[0] => Mux3.IN19
opcode[0] => Mux4.IN19
opcode[0] => Mux5.IN19
opcode[0] => Mux6.IN19
opcode[0] => Mux7.IN19
opcode[0] => Mux8.IN19
opcode[0] => Mux9.IN19
opcode[0] => Mux10.IN19
opcode[0] => Mux11.IN19
opcode[0] => Mux12.IN19
opcode[0] => Mux13.IN19
opcode[1] => Mux0.IN18
opcode[1] => Mux1.IN18
opcode[1] => Mux2.IN18
opcode[1] => Mux3.IN18
opcode[1] => Mux4.IN18
opcode[1] => Mux5.IN18
opcode[1] => Mux6.IN18
opcode[1] => Mux7.IN18
opcode[1] => Mux8.IN18
opcode[1] => Mux9.IN18
opcode[1] => Mux10.IN18
opcode[1] => Mux11.IN18
opcode[1] => Mux12.IN18
opcode[1] => Mux13.IN18
opcode[2] => Mux0.IN17
opcode[2] => Mux1.IN17
opcode[2] => Mux2.IN17
opcode[2] => Mux3.IN17
opcode[2] => Mux4.IN17
opcode[2] => Mux5.IN17
opcode[2] => Mux6.IN17
opcode[2] => Mux7.IN17
opcode[2] => Mux8.IN17
opcode[2] => Mux9.IN17
opcode[2] => Mux10.IN17
opcode[2] => Mux11.IN17
opcode[2] => Mux12.IN17
opcode[2] => Mux13.IN17
opcode[3] => Mux0.IN16
opcode[3] => Mux1.IN16
opcode[3] => Mux2.IN16
opcode[3] => Mux3.IN16
opcode[3] => Mux4.IN16
opcode[3] => Mux5.IN16
opcode[3] => Mux6.IN16
opcode[3] => Mux7.IN16
opcode[3] => Mux8.IN16
opcode[3] => Mux9.IN16
opcode[3] => Mux10.IN16
opcode[3] => Mux11.IN16
opcode[3] => Mux12.IN16
opcode[3] => Mux13.IN16
CZ[0] => Equal0.IN1
CZ[0] => Equal1.IN0
CZ[1] => Equal0.IN0
CZ[1] => Equal1.IN1
count[0] => Equal2.IN2
count[1] => Equal2.IN1
count[2] => Equal2.IN0
C => next_state.IN1
Z => next_state.IN1
clk => y_present[0].CLK
clk => y_present[1].CLK
clk => y_present[2].CLK
clk => y_present[3].CLK
clk => y_present[4].CLK
output[0] <= y_present[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= y_present[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= y_present[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= y_present[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= y_present[4].DB_MAX_OUTPUT_PORT_TYPE


