<?xml version="1.0" encoding="UTF-8"?>
<project name="ROM" board="Mojo V3" language="Verilog">
  <files>
    <src top="true">mojo_top.v</src>
    <ucf>mojo.ucf</ucf>
    <core name="blk_mem_gen_v7_3" />
  </files>
</project>
