{
    "title": "RV32IM Pipeline Implementation Group4 1",
    "description": "Single-cycle MIPS-like processor with a memory subsystem including a cache.",
    "category": {
        "title": "Advanced Computer Architecture (CO502)",
        "code": "co502",
        "api_url": "http://api.ce.pdn.ac.lk/projects/v1/co502/"
    },
    "project_url": "https://projects.ce.pdn.ac.lk/co502/e18/RV32IM-Pipeline-Implementation-Group4-1/",
    "repo_url": "https://github.com/cepdnaclk/e18-co502-RV32IM-Pipeline-Implementation-Group4-1",
    "page_url": "#",
    "api_url": "http://api.ce.pdn.ac.lk/projects/v1/co502/E18/RV32IM-Pipeline-Implementation-Group4-1/",
    "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg"
}