library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity controlStateToDisplay is
port (pulse2: in STD_LOGIC;
		x: in STD_LOGIC_vector(4 downto 0);
		y: out STD_LOGIC_vector(4 downto 0));
end controlStateToDisplay;

architecture a of controlStateToDisplay is
	begin
	process(x,pulse2)	
			begin
			if pulse2='0' then
				y <= x;
			elsif pulse2='1' then
				y <= "00000";
			end if;
	end process;		
end a ;