                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries and RTL files to the search_path variable
lappend search_path /home/IC/Projects/System/Backend/std_cells/libs
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/System/Backend/std_cells/libs
lappend search_path /home/IC/Projects/System/RTL
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/System/Backend/std_cells/libs /home/IC/Projects/System/RTL
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
analyze -format $file_format ALU.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/ALU.v
Presto compilation completed successfully.
Loading db file '/home/IC/Projects/System/Backend/std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/System/Backend/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/System/Backend/std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
analyze -format $file_format ClkDiv.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/ClkDiv.v
Presto compilation completed successfully.
1
analyze -format $file_format CLK_GATE.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/CLK_GATE.v
Presto compilation completed successfully.
1
analyze -format $file_format pulse_generator.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/pulse_generator.v
Presto compilation completed successfully.
1
analyze -format $file_format bit_synchronizer.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/bit_synchronizer.v
Presto compilation completed successfully.
1
analyze -format $file_format data_synchronizer.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/data_synchronizer.v
Presto compilation completed successfully.
1
analyze -format $file_format Reg_File.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/Reg_File.v
Presto compilation completed successfully.
1
analyze -format $file_format RST_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/RST_SYNC.v
Presto compilation completed successfully.
1
analyze -format $file_format SYS_CTRL.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/SYS_CTRL.v
Presto compilation completed successfully.
1
analyze -format $file_format data_sampling.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/data_sampling.v
Presto compilation completed successfully.
1
analyze -format $file_format deserializer.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/deserializer.v
Presto compilation completed successfully.
1
analyze -format $file_format edge_bit_counter.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/edge_bit_counter.v
Presto compilation completed successfully.
1
analyze -format $file_format parity_check.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/parity_check.v
Presto compilation completed successfully.
1
analyze -format $file_format stop_check.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/stop_check.v
Presto compilation completed successfully.
1
analyze -format $file_format start_check.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/start_check.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_Rx.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART_Rx.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_Rx_FSM.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART_Rx_FSM.v
Presto compilation completed successfully.
1
analyze -format $file_format MUX_8x1.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/MUX_8x1.v
Presto compilation completed successfully.
1
analyze -format $file_format Parity_Calc.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/Parity_Calc.v
Presto compilation completed successfully.
1
analyze -format $file_format serializer.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/serializer.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_Tx.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART_Tx.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_Tx_FSM.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART_Tx_FSM.v
Presto compilation completed successfully.
1
analyze -format $file_format UART.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART.v
Presto compilation completed successfully.
1
analyze -format $file_format SYS_TOP.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/SYS_TOP.v
Presto compilation completed successfully.
1
#################### Elaborating All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Elaborating All The Design Parts ########"
######## Elaborating All The Design Parts ########
puts "###############################################"
###############################################
elaborate -lib work SYS_TOP
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYS_TOP'.
Information: Building the design 'SYS_CTRL'. (HDL-193)

Statistics for case statements in always block at line 160 in file
	'/home/IC/Projects/System/RTL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           164            |    auto/auto     |
|           167            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 233 in file
	'/home/IC/Projects/System/RTL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           237            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 430 in file
	'/home/IC/Projects/System/RTL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           434            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SYS_CTRL line 78 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| current_state_1_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL line 91 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| current_state_2_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL line 104 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  write_address_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL line 117 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    TX_P_DATA_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL line 130 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   TX_D_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL line 143 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL.v'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| isPreviousOperationALU_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================
Presto compilation completed successfully.
Information: Building the design 'Reg_File' instantiated from design 'SYS_TOP' with
	the parameters "ADDRESS_WIDTH=4,DATA_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8 line 22 in file
		'/home/IC/Projects/System/RTL/Reg_File.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    registers_reg    | Flip-flop |  126  |  Y  | N  | Y  | N  | N  | N  | N  |
|    registers_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|  RdData_Valid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=================================================================================
|            block name/line             | Inputs | Outputs | # sel inputs | MB |
=================================================================================
| Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8/81 |   16   |    8    |      4       | N  |
=================================================================================
Presto compilation completed successfully.
Information: Building the design 'ALU' instantiated from design 'SYS_TOP' with
	the parameters "IN_DATA_WIDTH=8,OUT_DATA_WIDTH=16". (HDL-193)

Statistics for case statements in always block at line 29 in file
	'/home/IC/Projects/System/RTL/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16 line 15 in file
		'/home/IC/Projects/System/RTL/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     result_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|      valid_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'bit_synchronizer' instantiated from design 'SYS_TOP' with
	the parameters "BUS_WIDTH=1,NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine bit_synchronizer_BUS_WIDTH1_NUM_STAGES2 line 36 in file
		'/home/IC/Projects/System/RTL/bit_synchronizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'data_synchronizer' instantiated from design 'SYS_TOP' with
	the parameters "BUS_WIDTH=8,NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine data_synchronizer_BUS_WIDTH8_NUM_STAGES2 line 14 in file
		'/home/IC/Projects/System/RTL/data_synchronizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine data_synchronizer_BUS_WIDTH8_NUM_STAGES2 line 26 in file
		'/home/IC/Projects/System/RTL/data_synchronizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  enable_pulse_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RST_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine RST_SYNC_NUM_STAGES2 line 11 in file
		'/home/IC/Projects/System/RTL/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ClkDiv' instantiated from design 'SYS_TOP' with
	the parameters "RATIO_WIDTH=6". (HDL-193)

Inferred memory devices in process
	in routine ClkDiv_RATIO_WIDTH6 line 12 in file
		'/home/IC/Projects/System/RTL/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ClkDiv_RATIO_WIDTH6 line 24 in file
		'/home/IC/Projects/System/RTL/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   divided_clk_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_Tx'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_Rx'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'pulse_generator'. (HDL-193)

Inferred memory devices in process
	in routine pulse_generator line 10 in file
		'/home/IC/Projects/System/RTL/pulse_generator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_Tx_FSM'. (HDL-193)

Statistics for case statements in always block at line 48 in file
	'/home/IC/Projects/System/RTL/UART_Tx_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_Tx_FSM line 23 in file
		'/home/IC/Projects/System/RTL/UART_Tx_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_Tx_FSM line 35 in file
		'/home/IC/Projects/System/RTL/UART_Tx_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'serializer'. (HDL-193)

Inferred memory devices in process
	in routine serializer line 13 in file
		'/home/IC/Projects/System/RTL/serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      done_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serializer line 26 in file
		'/home/IC/Projects/System/RTL/serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serializer line 38 in file
		'/home/IC/Projects/System/RTL/serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    shift_reg_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Parity_Calc'. (HDL-193)

Inferred memory devices in process
	in routine Parity_Calc line 13 in file
		'/home/IC/Projects/System/RTL/Parity_Calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  parity_result_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'MUX_8x1'. (HDL-193)

Inferred memory devices in process
	in routine MUX_8x1 line 9 in file
		'/home/IC/Projects/System/RTL/MUX_8x1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    MUX_8x1/22    |   8    |    1    |      3       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'UART_Rx_FSM'. (HDL-193)

Statistics for case statements in always block at line 57 in file
	'/home/IC/Projects/System/RTL/UART_Rx_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            61            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_Rx_FSM line 31 in file
		'/home/IC/Projects/System/RTL/UART_Rx_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_Rx_FSM line 44 in file
		'/home/IC/Projects/System/RTL/UART_Rx_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   data_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'data_sampling'. (HDL-193)

Inferred memory devices in process
	in routine data_sampling line 12 in file
		'/home/IC/Projects/System/RTL/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     sample2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sample3_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sample1_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'deserializer'. (HDL-193)

Inferred memory devices in process
	in routine deserializer line 10 in file
		'/home/IC/Projects/System/RTL/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    shift_reg_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'edge_bit_counter'. (HDL-193)

Inferred memory devices in process
	in routine edge_bit_counter line 12 in file
		'/home/IC/Projects/System/RTL/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  edge_counter_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   bit_counter_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_check'. (HDL-193)

Statistics for case statements in always block at line 26 in file
	'/home/IC/Projects/System/RTL/parity_check.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            30            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine parity_check line 14 in file
		'/home/IC/Projects/System/RTL/parity_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  parity_error_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'start_check'. (HDL-193)

Inferred memory devices in process
	in routine start_check line 9 in file
		'/home/IC/Projects/System/RTL/start_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     glitch_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'stop_check'. (HDL-193)

Inferred memory devices in process
	in routine stop_check line 9 in file
		'/home/IC/Projects/System/RTL/stop_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   stop_error_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Aug 21 23:22:12 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      3
    Unconnected ports (LINT-28)                                     1
    Shorted outputs (LINT-31)                                       1
    Constant outputs (LINT-52)                                      1

Cells                                                              20
    Cells do not drive (LINT-1)                                    13
    Connected to power or ground (LINT-32)                          6
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                2
    Unloaded nets (LINT-2)                                          2
--------------------------------------------------------------------------------

Warning: In design 'ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16', cell 'C406' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16', cell 'C407' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16', cell 'C408' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16', cell 'C409' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16', cell 'C434' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv_RATIO_WIDTH6', cell 'C114' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'B_3' does not drive any nets. (LINT-1)
Warning: In design 'UART_Rx_FSM', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'UART_Rx_FSM', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'UART_Rx_FSM', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'UART_Rx_FSM', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C117' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'Div_ratio[6]' driven by pin 'U0_Reg_File/REG3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Div_ratio[7]' driven by pin 'U0_Reg_File/REG3[7]' has no loads. (LINT-2)
Warning: In design 'data_sampling', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'UART_Tx_FSM', output port 'ser_load' is connected directly to output port 'parity_calc_en'. (LINT-31)
Warning: In design 'UART_Tx', a pin on submodule 'U3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data[7]' is connected to logic 1. 
Warning: In design 'UART_Tx', a pin on submodule 'U3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data[6]' is connected to logic 1. 
Warning: In design 'UART_Tx', a pin on submodule 'U3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data[5]' is connected to logic 1. 
Warning: In design 'UART_Tx', a pin on submodule 'U3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data[4]' is connected to logic 1. 
Warning: In design 'UART_Tx', a pin on submodule 'U3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data[1]' is connected to logic 0. 
Warning: In design 'UART_Tx', a pin on submodule 'U3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data[0]' is connected to logic 1. 
Warning: In design 'UART_Tx', the same net is connected to more than one pin on submodule 'U3'. (LINT-33)
   Net '*Logic1*' is connected to pins 'data[7]', 'data[6]'', 'data[5]', 'data[4]', 'data[0]'.
Warning: In design 'SYS_CTRL', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source ./cons.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile 
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 25 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ClkDiv_RATIO_WIDTH6'
  Processing 'RST_SYNC_NUM_STAGES2_0'
  Processing 'bit_synchronizer_BUS_WIDTH1_NUM_STAGES2_0'
  Processing 'pulse_generator_0'
  Processing 'data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0'
  Processing 'CLK_GATE'
  Processing 'stop_check'
  Processing 'start_check'
  Processing 'parity_check'
  Processing 'edge_bit_counter'
  Processing 'deserializer'
  Processing 'data_sampling'
  Processing 'UART_Rx_FSM'
  Processing 'UART_Rx'
  Processing 'MUX_8x1'
  Processing 'Parity_Calc'
  Processing 'serializer'
  Processing 'UART_Tx_FSM'
  Processing 'UART_Tx'
  Processing 'UART'
  Processing 'ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16'
  Processing 'Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8'
  Processing 'SYS_CTRL'
Information: The register 'current_state_1_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ClkDiv_RATIO_WIDTH6_DW01_cmp6_0'
  Processing 'ClkDiv_RATIO_WIDTH6_DW01_cmp6_1'
  Processing 'edge_bit_counter_DW01_cmp6_0'
  Processing 'data_sampling_DW01_cmp6_0'
  Processing 'data_sampling_DW01_cmp6_1'
  Processing 'data_sampling_DW01_dec_0'
  Processing 'data_sampling_DW01_cmp6_2'
  Processing 'data_sampling_DW01_sub_0'
  Processing 'UART_Rx_FSM_DW01_cmp6_0'
  Processing 'UART_Rx_FSM_DW01_dec_0'
  Processing 'UART_Rx_FSM_DW01_cmp6_1'
  Processing 'UART_Rx_FSM_DW01_inc_0'
  Processing 'UART_Rx_FSM_DW01_cmp6_2'
  Processing 'UART_Rx_FSM_DW01_inc_1'
  Processing 'UART_Rx_FSM_DW01_cmp6_3'
  Processing 'ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW_div_uns_0'
  Processing 'ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW01_sub_0'
  Processing 'ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW01_add_0'
  Processing 'ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW01_cmp6_0'
  Processing 'ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW02_mult_0'
  Processing 'ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW01_add_1'
  Processing 'ClkDiv_RATIO_WIDTH6_DW01_inc_0'
  Processing 'ClkDiv_RATIO_WIDTH6_DW02_mult_0'
  Processing 'edge_bit_counter_DW01_inc_0'
  Processing 'edge_bit_counter_DW02_mult_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:19  614152.3      0.00       0.0      87.0                          
    0:00:20  614152.3      0.00       0.0      87.0                          
    0:00:20  614152.3      0.00       0.0      87.0                          
    0:00:20  614152.3      0.00       0.0      87.0                          
    0:00:20  614152.3      0.00       0.0      87.0                          
    0:00:23  594907.8     10.96      20.6      62.5                          
    0:00:24  595980.9      6.41      10.4      62.4                          
    0:00:25  595860.9      7.32      13.4      44.3                          
    0:00:26  596406.8      6.96      12.5      41.2                          
    0:00:26  596569.1      7.35      13.2      41.2                          
    0:00:26  596971.5      6.77      11.9      41.2                          
    0:00:26  596887.9      7.13      12.5      41.2                          
    0:00:27  597445.6      6.68      11.7      41.2                          
    0:00:27  597304.4      7.27      12.9      41.2                          
    0:00:27  597462.1      5.91       9.2      41.2                          
    0:00:28  598229.2      5.31       8.0      41.2                          
    0:00:28  598430.3      4.82       7.1      41.2                          
    0:00:28  598953.9      3.53       4.5      41.2                          
    0:00:28  600416.3      3.41       4.2      41.2                          
    0:00:29  600415.1      3.32       4.1      41.2                          
    0:00:29  600741.0      3.15       3.9      41.2                          
    0:00:29  600595.1      3.06       3.7      41.2                          
    0:00:29  601471.6      2.64       3.0      41.2                          
    0:00:29  601631.6      2.60       2.9      41.2                          
    0:00:29  601612.8      2.60       2.9      41.2                          
    0:00:29  601612.8      2.60       2.9      41.2                          
    0:00:30  602191.6      2.60       2.9      18.7                          
    0:00:30  602757.5      2.60       2.9      12.7                          
    0:00:31  602926.9      2.60       2.9       9.3                          
    0:00:31  602931.6      2.60       2.9       9.3                          
    0:00:31  602931.6      2.60       2.9       9.3                          
    0:00:31  602931.6      2.60       2.9       9.3                          
    0:00:31  602931.6      2.60       2.9       9.3                          
    0:00:32  604107.0      0.00       0.0      10.1                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:32  604107.0      0.00       0.0      10.1                          
    0:00:32  604107.0      0.00       0.0      10.1                          
    0:00:34  603451.7      0.00       0.0      22.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:34  603451.7      0.00       0.0      22.8                          
    0:00:34  608379.9      0.00       0.0       4.6 U0_Reg_File/n55          
    0:00:35  608359.9      0.00       0.0       4.1                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:35  608359.9      0.00       0.0       4.1                          
    0:00:35  608359.9      0.00       0.0       4.1                          
    0:00:35  602342.2      0.02       0.0       4.1                          
    0:00:36  600401.0      0.02       0.0       4.1                          
    0:00:36  600109.2      0.02       0.0       4.1                          
    0:00:36  599963.4      0.02       0.0       4.1                          
    0:00:36  599963.4      0.02       0.0       4.1                          
    0:00:36  599963.4      0.02       0.0       4.1                          
    0:00:36  599972.8      0.00       0.0       4.1                          
    0:00:36  599829.2      0.39       0.4       4.1                          
    0:00:36  599773.9      0.40       0.4       4.1                          
    0:00:36  599773.9      0.40       0.4       4.1                          
    0:00:36  599773.9      0.40       0.4       4.1                          
    0:00:36  599773.9      0.40       0.4       4.1                          
    0:00:36  599773.9      0.40       0.4       4.1                          
    0:00:36  599773.9      0.40       0.4       4.1                          
    0:00:36  599848.0      0.00       0.0       4.1                          
Loading db file '/home/IC/Projects/System/Backend/std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/System/Backend/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/System/Backend/std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/Projects/System/Backend/Synthesis/netlists/SYS_TOP.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 2 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Projects/System/Backend/Synthesis/netlists/SYS_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 2 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Projects/System/Backend/Synthesis/sdf/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -delay_type min -max_paths 100 > reports/hold.rpt
report_timing -delay_type max -max_paths 100 > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators -nosplit > reports/constraints.rpt
############################################################################
# DFT Preparation Section
############################################################################
set flops_per_chain 100
100
set num_flops [sizeof_collection [all_registers -edge_triggered]]
257
set num_chains [expr $num_flops / $flops_per_chain + 1 ]
3
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 
Memory usage for main task 290 Mbytes.
Memory usage for this session 290 Mbytes.
CPU usage for this session 59 seconds ( 0.02 hours ).

Thank you...
