// Seed: 4269560031
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    module_0,
    id_10,
    id_11,
    id_12
);
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_14;
  wand id_15 = 1 == 1 * (1);
  wire id_16;
  assign id_2  = 1'd0;
  assign id_11 = id_3;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri1 id_1,
    output wand id_2
);
  wire id_4;
  not (id_2, id_0);
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
endmodule
