{
  "module_name": "meson8b-clkc.h",
  "hash_id": "75ca751d55e2953176675fe79b358591a36a8f107ea5905eb4dcf20320f5fd7e",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/meson8b-clkc.h",
  "human_readable_source": " \n \n\n#ifndef __MESON8B_CLKC_H\n#define __MESON8B_CLKC_H\n\n#define CLKID_PLL_FIXED\t\t2\n#define CLKID_PLL_VID\t\t3\n#define CLKID_PLL_SYS\t\t4\n#define CLKID_FCLK_DIV2\t\t5\n#define CLKID_FCLK_DIV3\t\t6\n#define CLKID_FCLK_DIV4\t\t7\n#define CLKID_FCLK_DIV5\t\t8\n#define CLKID_FCLK_DIV7\t\t9\n#define CLKID_CLK81\t\t10\n#define CLKID_MALI\t\t11\n#define CLKID_CPUCLK\t\t12\n#define CLKID_ZERO\t\t13\n#define CLKID_MPEG_SEL\t\t14\n#define CLKID_MPEG_DIV\t\t15\n#define CLKID_DDR\t\t16\n#define CLKID_DOS\t\t17\n#define CLKID_ISA\t\t18\n#define CLKID_PL301\t\t19\n#define CLKID_PERIPHS\t\t20\n#define CLKID_SPICC\t\t21\n#define CLKID_I2C\t\t22\n#define CLKID_SAR_ADC\t\t23\n#define CLKID_SMART_CARD\t24\n#define CLKID_RNG0\t\t25\n#define CLKID_UART0\t\t26\n#define CLKID_SDHC\t\t27\n#define CLKID_STREAM\t\t28\n#define CLKID_ASYNC_FIFO\t29\n#define CLKID_SDIO\t\t30\n#define CLKID_ABUF\t\t31\n#define CLKID_HIU_IFACE\t\t32\n#define CLKID_ASSIST_MISC\t33\n#define CLKID_SPI\t\t34\n#define CLKID_I2S_SPDIF\t\t35\n#define CLKID_ETH\t\t36\n#define CLKID_DEMUX\t\t37\n#define CLKID_AIU_GLUE\t\t38\n#define CLKID_IEC958\t\t39\n#define CLKID_I2S_OUT\t\t40\n#define CLKID_AMCLK\t\t41\n#define CLKID_AIFIFO2\t\t42\n#define CLKID_MIXER\t\t43\n#define CLKID_MIXER_IFACE\t44\n#define CLKID_ADC\t\t45\n#define CLKID_BLKMV\t\t46\n#define CLKID_AIU\t\t47\n#define CLKID_UART1\t\t48\n#define CLKID_G2D\t\t49\n#define CLKID_USB0\t\t50\n#define CLKID_USB1\t\t51\n#define CLKID_RESET\t\t52\n#define CLKID_NAND\t\t53\n#define CLKID_DOS_PARSER\t54\n#define CLKID_USB\t\t55\n#define CLKID_VDIN1\t\t56\n#define CLKID_AHB_ARB0\t\t57\n#define CLKID_EFUSE\t\t58\n#define CLKID_BOOT_ROM\t\t59\n#define CLKID_AHB_DATA_BUS\t60\n#define CLKID_AHB_CTRL_BUS\t61\n#define CLKID_HDMI_INTR_SYNC\t62\n#define CLKID_HDMI_PCLK\t\t63\n#define CLKID_USB1_DDR_BRIDGE\t64\n#define CLKID_USB0_DDR_BRIDGE\t65\n#define CLKID_MMC_PCLK\t\t66\n#define CLKID_DVIN\t\t67\n#define CLKID_UART2\t\t68\n#define CLKID_SANA\t\t69\n#define CLKID_VPU_INTR\t\t70\n#define CLKID_SEC_AHB_AHB3_BRIDGE\t71\n#define CLKID_CLK81_A9\t\t72\n#define CLKID_VCLK2_VENCI0\t73\n#define CLKID_VCLK2_VENCI1\t74\n#define CLKID_VCLK2_VENCP0\t75\n#define CLKID_VCLK2_VENCP1\t76\n#define CLKID_GCLK_VENCI_INT\t77\n#define CLKID_GCLK_VENCP_INT\t78\n#define CLKID_DAC_CLK\t\t79\n#define CLKID_AOCLK_GATE\t80\n#define CLKID_IEC958_GATE\t81\n#define CLKID_ENC480P\t\t82\n#define CLKID_RNG1\t\t83\n#define CLKID_GCLK_VENCL_INT\t84\n#define CLKID_VCLK2_VENCLMCC\t85\n#define CLKID_VCLK2_VENCL\t86\n#define CLKID_VCLK2_OTHER\t87\n#define CLKID_EDP\t\t88\n#define CLKID_AO_MEDIA_CPU\t89\n#define CLKID_AO_AHB_SRAM\t90\n#define CLKID_AO_AHB_BUS\t91\n#define CLKID_AO_IFACE\t\t92\n#define CLKID_MPLL0\t\t93\n#define CLKID_MPLL1\t\t94\n#define CLKID_MPLL2\t\t95\n#define CLKID_MPLL0_DIV\t\t96\n#define CLKID_MPLL1_DIV\t\t97\n#define CLKID_MPLL2_DIV\t\t98\n#define CLKID_CPU_IN_SEL\t99\n#define CLKID_CPU_IN_DIV2\t100\n#define CLKID_CPU_IN_DIV3\t101\n#define CLKID_CPU_SCALE_DIV\t102\n#define CLKID_CPU_SCALE_OUT_SEL\t103\n#define CLKID_MPLL_PREDIV\t104\n#define CLKID_FCLK_DIV2_DIV\t105\n#define CLKID_FCLK_DIV3_DIV\t106\n#define CLKID_FCLK_DIV4_DIV\t107\n#define CLKID_FCLK_DIV5_DIV\t108\n#define CLKID_FCLK_DIV7_DIV\t109\n#define CLKID_NAND_SEL\t\t110\n#define CLKID_NAND_DIV\t\t111\n#define CLKID_NAND_CLK\t\t112\n#define CLKID_PLL_FIXED_DCO\t113\n#define CLKID_HDMI_PLL_DCO\t114\n#define CLKID_PLL_SYS_DCO\t115\n#define CLKID_CPU_CLK_DIV2\t116\n#define CLKID_CPU_CLK_DIV3\t117\n#define CLKID_CPU_CLK_DIV4\t118\n#define CLKID_CPU_CLK_DIV5\t119\n#define CLKID_CPU_CLK_DIV6\t120\n#define CLKID_CPU_CLK_DIV7\t121\n#define CLKID_CPU_CLK_DIV8\t122\n#define CLKID_APB_SEL\t\t123\n#define CLKID_APB\t\t124\n#define CLKID_PERIPH_SEL\t125\n#define CLKID_PERIPH\t\t126\n#define CLKID_AXI_SEL\t\t127\n#define CLKID_AXI\t\t128\n#define CLKID_L2_DRAM\t\t130\n#define CLKID_L2_DRAM_SEL\t129\n#define CLKID_HDMI_PLL_LVDS_OUT 131\n#define CLKID_HDMI_PLL_HDMI_OUT\t132\n#define CLKID_VID_PLL_IN_SEL\t133\n#define CLKID_VID_PLL_IN_EN\t134\n#define CLKID_VID_PLL_PRE_DIV\t135\n#define CLKID_VID_PLL_POST_DIV\t136\n#define CLKID_VID_PLL_FINAL_DIV\t137\n#define CLKID_VCLK_IN_SEL\t138\n#define CLKID_VCLK_IN_EN\t139\n#define CLKID_VCLK_DIV1\t\t140\n#define CLKID_VCLK_DIV2_DIV\t141\n#define CLKID_VCLK_DIV2\t\t142\n#define CLKID_VCLK_DIV4_DIV\t143\n#define CLKID_VCLK_DIV4\t\t144\n#define CLKID_VCLK_DIV6_DIV\t145\n#define CLKID_VCLK_DIV6\t\t146\n#define CLKID_VCLK_DIV12_DIV\t147\n#define CLKID_VCLK_DIV12\t148\n#define CLKID_VCLK2_IN_SEL\t149\n#define CLKID_VCLK2_IN_EN\t150\n#define CLKID_VCLK2_DIV1\t151\n#define CLKID_VCLK2_DIV2_DIV\t152\n#define CLKID_VCLK2_DIV2\t153\n#define CLKID_VCLK2_DIV4_DIV\t154\n#define CLKID_VCLK2_DIV4\t155\n#define CLKID_VCLK2_DIV6_DIV\t156\n#define CLKID_VCLK2_DIV6\t157\n#define CLKID_VCLK2_DIV12_DIV\t158\n#define CLKID_VCLK2_DIV12\t159\n#define CLKID_CTS_ENCT_SEL\t160\n#define CLKID_CTS_ENCT\t\t161\n#define CLKID_CTS_ENCP_SEL\t162\n#define CLKID_CTS_ENCP\t\t163\n#define CLKID_CTS_ENCI_SEL\t164\n#define CLKID_CTS_ENCI\t\t165\n#define CLKID_HDMI_TX_PIXEL_SEL\t166\n#define CLKID_HDMI_TX_PIXEL\t167\n#define CLKID_CTS_ENCL_SEL\t168\n#define CLKID_CTS_ENCL\t\t169\n#define CLKID_CTS_VDAC0_SEL\t170\n#define CLKID_CTS_VDAC0\t\t171\n#define CLKID_HDMI_SYS_SEL\t172\n#define CLKID_HDMI_SYS_DIV\t173\n#define CLKID_HDMI_SYS\t\t174\n#define CLKID_MALI_0_SEL\t175\n#define CLKID_MALI_0_DIV\t176\n#define CLKID_MALI_0\t\t177\n#define CLKID_MALI_1_SEL\t178\n#define CLKID_MALI_1_DIV\t179\n#define CLKID_MALI_1\t\t180\n#define CLKID_GP_PLL_DCO\t181\n#define CLKID_GP_PLL\t\t182\n#define CLKID_VPU_0_SEL\t\t183\n#define CLKID_VPU_0_DIV\t\t184\n#define CLKID_VPU_0\t\t185\n#define CLKID_VPU_1_SEL\t\t186\n#define CLKID_VPU_1_DIV\t\t187\n#define CLKID_VPU_1\t\t189\n#define CLKID_VPU\t\t190\n#define CLKID_VDEC_1_SEL\t191\n#define CLKID_VDEC_1_1_DIV\t192\n#define CLKID_VDEC_1_1\t\t193\n#define CLKID_VDEC_1_2_DIV\t194\n#define CLKID_VDEC_1_2\t\t195\n#define CLKID_VDEC_1\t\t196\n#define CLKID_VDEC_HCODEC_SEL\t197\n#define CLKID_VDEC_HCODEC_DIV\t198\n#define CLKID_VDEC_HCODEC\t199\n#define CLKID_VDEC_2_SEL\t200\n#define CLKID_VDEC_2_DIV\t201\n#define CLKID_VDEC_2\t\t202\n#define CLKID_VDEC_HEVC_SEL\t203\n#define CLKID_VDEC_HEVC_DIV\t204\n#define CLKID_VDEC_HEVC_EN\t205\n#define CLKID_VDEC_HEVC\t\t206\n#define CLKID_CTS_AMCLK_SEL\t207\n#define CLKID_CTS_AMCLK_DIV\t208\n#define CLKID_CTS_AMCLK\t\t209\n#define CLKID_CTS_MCLK_I958_SEL\t210\n#define CLKID_CTS_MCLK_I958_DIV\t211\n#define CLKID_CTS_MCLK_I958\t212\n#define CLKID_CTS_I958\t\t213\n#define CLKID_VCLK_EN\t\t214\n#define CLKID_VCLK2_EN\t\t215\n#define CLKID_VID_PLL_LVDS_EN\t216\n#define CLKID_HDMI_PLL_DCO_IN   217\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}