NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v1.sv","mvau_tb_v1.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v1.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[358,0,3,"Module","Module"],[359,0,5,"<span class=\"Qualifier\">mvau_tb_v1.</span>&#8203;sv (testbench)","mvau_tb_v1.sv"],[360,0,3,"Signals","Signals"],[361,0,6,"aresetn","aresetn"],[362,0,6,"out_v","out_v"],[363,0,6,"out","out"],[364,0,6,"out_packed","out_packed"],[365,0,6,"in_v","in_v"],[366,0,6,"weights","weights"],[367,0,6,"in_mat","in_mat"],[368,0,6,"in","in"],[369,0,6,"mvau_beh","mvau_beh"],[370,0,6,"test_count","test_count"],[371,0,6,"do_comp","do_comp"],[372,0,6,"latency","latency"],[373,0,6,"sim_start","sim_start"],[374,0,6,"rready","rready"],[375,0,6,"wready","wready"],[376,0,3,"Initial blocks","Initial_blocks"],[377,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[378,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[379,0,0,"CLK_GEN","CLK_GEN"],[380,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[381,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[382,0,0,"OUT_GEN_BEH","OUT_GEN_BEH"],[383,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[384,0,2,"CALC_LATENCY","CALC_LATENCY"],[385,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[386,0,1,"Input Ready","Input_Ready"],[387,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[388,0,0,"Counters","Counters"],[389,0,0,"INP_GEN","INP_GEN"]]);