arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
k4_n4_v7_bidir.xml	styr.blif	common	0.97	vpr	58.95 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	72	10	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	60368	10	10	253	263	1	171	92	11	11	121	clb	auto	19.7 MiB	0.03	1829	1341	4439	719	3525	195	59.0 MiB	0.03	0.00	8.75156	5.95188	-76.2362	-5.95188	5.95188	0.03	0.000362225	0.000326331	0.00992626	0.00907431	-1	-1	-1	-1	14	2179	38	2.43e+06	2.16e+06	-1	-1	0.45	0.0943506	0.081458	3402	27531	-1	1923	17	1033	3494	176707	22465	7.58177	7.58177	-95.383	-7.58177	0	0	-1	-1	0.00	0.04	0.01	-1	-1	0.00	0.0158882	0.0142757	
k4_n4_v7_longline_bidir.xml	styr.blif	common	0.91	vpr	59.05 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	72	10	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	60464	10	10	253	263	1	171	92	11	11	121	clb	auto	19.8 MiB	0.03	1829	1318	3611	426	3020	165	59.0 MiB	0.02	0.00	5.19817	4.47516	-54.2373	-4.47516	4.47516	0.04	0.000357538	0.00032632	0.00871064	0.00799197	-1	-1	-1	-1	17	2528	41	2.43e+06	2.16e+06	-1	-1	0.35	0.0835775	0.0724263	3202	31699	-1	2252	25	1472	4968	313575	40767	9.40236	9.40236	-107.704	-9.40236	0	0	-1	-1	0.01	0.06	0.01	-1	-1	0.01	0.0211626	0.0187929	
k4_n4_v7_l1_bidir.xml	styr.blif	common	1.04	vpr	59.02 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	72	10	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	60436	10	10	253	263	1	171	92	11	11	121	clb	auto	19.8 MiB	0.03	1829	1340	8579	1857	6361	361	59.0 MiB	0.04	0.00	11.3865	6.30908	-81.1511	-6.30908	6.30908	0.04	0.000371081	0.000335053	0.0176792	0.0161598	-1	-1	-1	-1	11	1565	28	2.43e+06	2.16e+06	-1	-1	0.44	0.0827522	0.0722935	4842	26035	-1	1365	23	1309	5061	314893	55846	8.55913	8.55913	-101.511	-8.55913	0	0	-1	-1	0.00	0.06	0.01	-1	-1	0.00	0.0191151	0.0170035	
k4_n4_v7_bidir_pass_gate.xml	styr.blif	common	1.24	vpr	59.62 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	72	10	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	61052	10	10	253	263	1	171	92	11	11	121	clb	auto	19.8 MiB	0.03	1829	1326	4025	528	3322	175	59.6 MiB	0.02	0.00	4.50889	3.47884	-44.786	-3.47884	3.47884	0.03	0.000371134	0.000327233	0.00920502	0.00841011	-1	-1	-1	-1	16	2193	28	2.43e+06	2.16e+06	-1	-1	0.64	0.0871949	0.0752766	3522	30407	-1	2061	19	1236	4213	766518	139225	14.4125	14.4125	-146.898	-14.4125	0	0	-1	-1	0.00	0.11	0.01	-1	-1	0.00	0.0176916	0.0159417	
