

================================================================
== Vitis HLS Report for 'max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6'
================================================================
* Date:           Fri Jan 24 15:13:12 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.107 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      793|      793|  7.930 us|  7.930 us|  793|  793|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pool_for_rows_pool_for_cols  |      791|      791|        12|          4|          1|   196|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    468|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    138|    -|
|Register         |        -|   -|    422|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    422|    606|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      1|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_104_p2                |         +|   0|  0|  15|           8|           1|
    |and_ln27_10_fu_281_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln27_11_fu_287_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln27_12_fu_342_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln27_7_fu_143_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln27_8_fu_220_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln27_9_fu_226_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln27_fu_348_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_00001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_00001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |grp_fu_80_p2                      |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln13_fu_98_p2                |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln27_15_fu_114_p2            |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln27_17_fu_133_p2            |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln27_18_fu_202_p2            |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln27_19_fu_208_p2            |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln27_21_fu_160_p2            |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln27_22_fu_263_p2            |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln27_23_fu_269_p2            |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln27_25_fu_175_p2            |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln27_26_fu_324_p2            |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln27_fu_330_p2               |      icmp|   0|  0|  30|          23|           1|
    |ap_block_pp0_stage3_00001         |        or|   0|  0|   2|           1|           1|
    |or_ln27_10_fu_259_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln27_11_fu_275_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln27_12_fu_320_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln27_7_fu_139_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln27_8_fu_198_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln27_9_fu_214_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln27_fu_336_p2                 |        or|   0|  0|   2|           1|           1|
    |pool_16_fu_149_p3                 |    select|   0|  0|  32|           1|          32|
    |pool_18_fu_232_p3                 |    select|   0|  0|  32|           1|          32|
    |pool_20_fu_293_p3                 |    select|   0|  0|  32|           1|          32|
    |pool_22_fu_354_p3                 |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 468|         233|         172|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  25|          5|    1|          5|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|    8|         16|
    |conv_to_pool_streams_1_blk_n           |   9|          2|    1|          2|
    |grp_fu_65_p0                           |  25|          5|   32|        160|
    |grp_fu_65_p1                           |  25|          5|   32|        160|
    |indvar_flatten6_fu_48                  |   9|          2|    8|         16|
    |pool_to_flat_streams_1_blk_n           |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 138|         29|   86|        367|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |add_ln13_reg_375                                     |   8|   0|    8|          0|
    |ap_CS_fsm                                            |   4|   0|    4|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                     |   1|   0|    1|          0|
    |conv_to_pool_streams_1_read_2_reg_413                |  32|   0|   32|          0|
    |conv_to_pool_streams_1_read_3_reg_434                |  32|   0|   32|          0|
    |conv_to_pool_streams_1_read_3_reg_434_pp0_iter2_reg  |  32|   0|   32|          0|
    |icmp_ln13_reg_371                                    |   1|   0|    1|          0|
    |icmp_ln27_14_reg_380                                 |   1|   0|    1|          0|
    |icmp_ln27_15_reg_385                                 |   1|   0|    1|          0|
    |icmp_ln27_16_reg_396                                 |   1|   0|    1|          0|
    |icmp_ln27_17_reg_401                                 |   1|   0|    1|          0|
    |icmp_ln27_20_reg_418                                 |   1|   0|    1|          0|
    |icmp_ln27_20_reg_418_pp0_iter1_reg                   |   1|   0|    1|          0|
    |icmp_ln27_21_reg_423                                 |   1|   0|    1|          0|
    |icmp_ln27_21_reg_423_pp0_iter1_reg                   |   1|   0|    1|          0|
    |icmp_ln27_24_reg_439                                 |   1|   0|    1|          0|
    |icmp_ln27_24_reg_439_pp0_iter2_reg                   |   1|   0|    1|          0|
    |icmp_ln27_25_reg_444                                 |   1|   0|    1|          0|
    |icmp_ln27_25_reg_444_pp0_iter2_reg                   |   1|   0|    1|          0|
    |indvar_flatten6_fu_48                                |   8|   0|    8|          0|
    |pool_16_reg_406                                      |  32|   0|   32|          0|
    |pool_18_reg_449                                      |  32|   0|   32|          0|
    |pool_20_reg_462                                      |  32|   0|   32|          0|
    |pool_22_reg_475                                      |  32|   0|   32|          0|
    |reg_86                                               |  32|   0|   32|          0|
    |value_7_reg_428                                      |  32|   0|   32|          0|
    |value_8_reg_456                                      |  32|   0|   32|          0|
    |value_9_reg_469                                      |  32|   0|   32|          0|
    |value_reg_390                                        |  32|   0|   32|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 422|   0|  422|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+---------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|  max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|  max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|  max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|  max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|  max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|  max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6|  return value|
|grp_fu_68_p_din0                       |  out|   32|  ap_ctrl_hs|  max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6|  return value|
|grp_fu_68_p_din1                       |  out|   32|  ap_ctrl_hs|  max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6|  return value|
|grp_fu_68_p_opcode                     |  out|    5|  ap_ctrl_hs|  max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6|  return value|
|grp_fu_68_p_dout0                      |   in|    1|  ap_ctrl_hs|  max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6|  return value|
|grp_fu_68_p_ce                         |  out|    1|  ap_ctrl_hs|  max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6|  return value|
|conv_to_pool_streams_1_dout            |   in|   32|     ap_fifo|                                   conv_to_pool_streams_1|       pointer|
|conv_to_pool_streams_1_num_data_valid  |   in|   11|     ap_fifo|                                   conv_to_pool_streams_1|       pointer|
|conv_to_pool_streams_1_fifo_cap        |   in|   11|     ap_fifo|                                   conv_to_pool_streams_1|       pointer|
|conv_to_pool_streams_1_empty_n         |   in|    1|     ap_fifo|                                   conv_to_pool_streams_1|       pointer|
|conv_to_pool_streams_1_read            |  out|    1|     ap_fifo|                                   conv_to_pool_streams_1|       pointer|
|pool_to_flat_streams_1_din             |  out|   32|     ap_fifo|                                   pool_to_flat_streams_1|       pointer|
|pool_to_flat_streams_1_num_data_valid  |   in|    9|     ap_fifo|                                   pool_to_flat_streams_1|       pointer|
|pool_to_flat_streams_1_fifo_cap        |   in|    9|     ap_fifo|                                   pool_to_flat_streams_1|       pointer|
|pool_to_flat_streams_1_full_n          |   in|    1|     ap_fifo|                                   pool_to_flat_streams_1|       pointer|
|pool_to_flat_streams_1_write           |  out|    1|     ap_fifo|                                   pool_to_flat_streams_1|       pointer|
+---------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

