
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/zeusmp_300B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2814860 heartbeat IPC: 3.55257 cumulative IPC: 3.55257 (Simulation time: 0 hr 0 min 32 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2814863 (Simulation time: 0 hr 0 min 32 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 8442278 heartbeat IPC: 1.77701 cumulative IPC: 1.77702 (Simulation time: 0 hr 1 min 17 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 14073764 heartbeat IPC: 1.77573 cumulative IPC: 1.77637 (Simulation time: 0 hr 2 min 3 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 19689265 heartbeat IPC: 1.78078 cumulative IPC: 1.77784 (Simulation time: 0 hr 2 min 48 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 25344321 heartbeat IPC: 1.76833 cumulative IPC: 1.77545 (Simulation time: 0 hr 3 min 33 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 30986205 heartbeat IPC: 1.77246 cumulative IPC: 1.77485 (Simulation time: 0 hr 4 min 19 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 36594091 heartbeat IPC: 1.7832 cumulative IPC: 1.77624 (Simulation time: 0 hr 5 min 5 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 42200768 heartbeat IPC: 1.78359 cumulative IPC: 1.77729 (Simulation time: 0 hr 5 min 50 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 47845672 heartbeat IPC: 1.77151 cumulative IPC: 1.77656 (Simulation time: 0 hr 6 min 33 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 53461638 heartbeat IPC: 1.78064 cumulative IPC: 1.77701 (Simulation time: 0 hr 7 min 16 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 59034949 heartbeat IPC: 1.79427 cumulative IPC: 1.77872 (Simulation time: 0 hr 7 min 59 sec) 
Finished CPU 0 instructions: 100000003 cycles: 56220087 cumulative IPC: 1.77872 (Simulation time: 0 hr 7 min 59 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.77872 instructions: 100000003 cycles: 56220087
cpu0_DTLB TOTAL     ACCESS:   16100040  HIT:   15016973  MISS:    1083067
cpu0_DTLB LOAD      ACCESS:   10872884  HIT:    9807569  MISS:    1065315
cpu0_DTLB RFO       ACCESS:    5227156  HIT:    5209404  MISS:      17752
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.4498 cycles
cpu0_ITLB TOTAL     ACCESS:    1808043  HIT:    1808043  MISS:          0
cpu0_ITLB LOAD      ACCESS:    1808043  HIT:    1808043  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:    2750387  HIT:    2750387  MISS:          0
cpu0_L1I LOAD      ACCESS:    2750387  HIT:    2750387  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1083067  HIT:    1076102  MISS:       6965
cpu0_STLB LOAD      ACCESS:    1065315  HIT:    1060403  MISS:       4912
cpu0_STLB RFO       ACCESS:      17752  HIT:      15699  MISS:       2053
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 200.653 cycles
cpu0_L1D TOTAL     ACCESS:   18600744  HIT:   17939944  MISS:     660800
cpu0_L1D LOAD      ACCESS:   10915165  HIT:   10434422  MISS:     480743
cpu0_L1D RFO       ACCESS:    7678931  HIT:    7503511  MISS:     175420
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       6648  HIT:       2011  MISS:       4637
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 137.24 cycles
cpu0_L2C TOTAL     ACCESS:     838870  HIT:     409953  MISS:     428917
cpu0_L2C LOAD      ACCESS:     480713  HIT:     197420  MISS:     283293
cpu0_L2C RFO       ACCESS:     175373  HIT:      34917  MISS:     140456
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     178147  HIT:     173213  MISS:       4934
cpu0_L2C TRANSLATION ACCESS:       4637  HIT:       4403  MISS:        234
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 194.472 cycles
LLC TOTAL     ACCESS:     580533  HIT:     242689  MISS:     337844
LLC LOAD      ACCESS:     283293  HIT:      91612  MISS:     191681
LLC RFO       ACCESS:     140456  HIT:      64251  MISS:      76205
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     156550  HIT:      86594  MISS:      69956
LLC TRANSLATION ACCESS:        234  HIT:        232  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 220.542 cycles
Insertion Distribution: 
	LOAD 26495 0 35537 151859 
	RFO 199 0 11605 74807 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 69983 
	 0 0 24 2 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      20849  ROW_BUFFER_MISS:     247038
 DBUS AVG_CONGESTED_CYCLE:    3.99559
 WQ ROW_BUFFER_HIT:       5698  ROW_BUFFER_MISS:      74257  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.8423% MPKI: 0.45019 Average ROB Occupancy at Mispredict: 205.583
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.45019
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

