Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct  8 18:14:32 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.585        0.000                      0                10159        0.016        0.000                      0                10159        0.264        0.000                       0                  3615  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
GCLK                        {0.000 5.000}        10.000          100.000         
  clk_200MHz_LCLK_MMCM      {0.000 2.500}        5.000           200.000         
  clk_250MHz_180_LCLK_MMCM  {2.000 4.000}        4.000           250.000         
  clk_250MHz_LCLK_MMCM      {0.000 2.000}        4.000           250.000         
  clkfbout_LCLK_MMCM        {0.000 5.000}        10.000          100.000         
dig0_clk                    {0.000 2.034}        4.069           245.761         
  clk_122_88_MHz_DIG0_MMCM  {0.000 4.069}        8.138           122.880         
  clk_245_76_MHz_DIG0_MMCM  {0.000 2.034}        4.069           245.761         
  clkfbout_DIG0_MMCM        {0.000 2.034}        4.069           245.761         
dig1_clk                    {0.000 2.034}        4.069           245.761         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_200MHz_LCLK_MMCM                                                                                                                                                        0.264        0.000                       0                     4  
  clk_250MHz_180_LCLK_MMCM                                                                                                                                                    1.845        0.000                       0                     3  
  clk_250MHz_LCLK_MMCM                                                                                                                                                        1.845        0.000                       0                     3  
  clkfbout_LCLK_MMCM                                                                                                                                                          7.845        0.000                       0                     3  
dig0_clk                                                                                                                                                                      0.634        0.000                       0                     2  
  clk_122_88_MHz_DIG0_MMCM        0.585        0.000                      0                 9587        0.016        0.000                      0                 9587        2.819        0.000                       0                  3570  
  clk_245_76_MHz_DIG0_MMCM                                                                                                                                                    1.914        0.000                       0                    26  
  clkfbout_DIG0_MMCM                                                                                                                                                          1.914        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**         clk_122_88_MHz_DIG0_MMCM  clk_122_88_MHz_DIG0_MMCM        1.460        0.000                      0                  572        0.813        0.000                      0                  572  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_200MHz_LCLK_MMCM
  To Clock:  clk_200MHz_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200MHz_LCLK_MMCM
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  delayctrl_REPLICATED_0/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    lclk_mmcm_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  delayctrl_REPLICATED_0/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_180_LCLK_MMCM
  To Clock:  clk_250MHz_180_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250MHz_180_LCLK_MMCM
Waveform(ns):       { 2.000 4.000 }
Period(ns):         4.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4    lclk_mmcm_0/inst/clkout4_buf/I
Min Period  n/a     ODDR/C               n/a            1.474         4.000       2.526      OLOGIC_X1Y72     clk_forward_1/C
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_LCLK_MMCM
  To Clock:  clk_250MHz_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250MHz_LCLK_MMCM
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3    lclk_mmcm_0/inst/clkout3_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X1Y122    clk_forward_0/C
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_LCLK_MMCM
  To Clock:  clkfbout_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_LCLK_MMCM
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    lclk_mmcm_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dig0_clk
  To Clock:  dig0_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dig0_clk
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { DIG0_CLKOUT_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.069       1.914      BUFGCTRL_X0Y16   dig0_mmcm_0/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         4.069       2.820      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.069       95.931     MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_122_88_MHz_DIG0_MMCM
  To Clock:  clk_122_88_MHz_DIG0_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.819ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 CUPPA_0/CRSM_0/y_adr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 1.689ns (22.507%)  route 5.815ns (77.493%))
  Logic Levels:           7  (LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 13.037 - 8.138 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.788     5.360    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X99Y55         FDRE                                         r  CUPPA_0/CRSM_0/y_adr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y55         FDRE (Prop_fdre_C_Q)         0.419     5.779 r  CUPPA_0/CRSM_0/y_adr_reg[3]/Q
                         net (fo=49, routed)          1.289     7.069    CUPPA_0/CRSM_0/Q[3]
    SLICE_X98Y56         LUT5 (Prop_lut5_I2_O)        0.322     7.391 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_35/O
                         net (fo=1, routed)           0.678     8.069    CUPPA_0/CRSM_0/i_rd_data[15]_i_35_n_0
    SLICE_X96Y56         LUT5 (Prop_lut5_I0_O)        0.328     8.397 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_28/O
                         net (fo=1, routed)           0.430     8.827    CUPPA_0/CRSM_0/i_rd_data[15]_i_28_n_0
    SLICE_X95Y56         LUT5 (Prop_lut5_I3_O)        0.124     8.951 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_17/O
                         net (fo=155, routed)         1.401    10.351    CUPPA_0/CRSM_0/y_adr_reg[6]_0
    SLICE_X106Y49        LUT4 (Prop_lut4_I2_O)        0.124    10.475 r  CUPPA_0/CRSM_0/i_rd_data[8]_i_13/O
                         net (fo=1, routed)           0.280    10.755    CUPPA_0/CRSM_0/i_rd_data[8]_i_13_n_0
    SLICE_X106Y49        LUT6 (Prop_lut6_I5_O)        0.124    10.879 r  CUPPA_0/CRSM_0/i_rd_data[8]_i_7/O
                         net (fo=1, routed)           1.150    12.029    CUPPA_0/CRSM_0/i_rd_data[8]_i_7_n_0
    SLICE_X96Y53         LUT6 (Prop_lut6_I5_O)        0.124    12.153 r  CUPPA_0/CRSM_0/i_rd_data[8]_i_3/O
                         net (fo=1, routed)           0.588    12.741    CUPPA_0/CRSM_0/i_rd_data[8]_i_3_n_0
    SLICE_X92Y53         LUT5 (Prop_lut5_I1_O)        0.124    12.865 r  CUPPA_0/CRSM_0/i_rd_data[8]_i_1/O
                         net (fo=1, routed)           0.000    12.865    CUPPA_0/CRSM_0/i_rd_data[8]_i_1_n_0
    SLICE_X92Y53         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.609    13.037    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X92Y53         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[8]/C
                         clock pessimism              0.397    13.433    
                         clock uncertainty           -0.063    13.371    
    SLICE_X92Y53         FDRE (Setup_fdre_C_D)        0.079    13.450    CUPPA_0/CRSM_0/i_rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         13.450    
                         arrival time                         -12.865    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 CUPPA_0/CRSM_0/y_adr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        7.442ns  (logic 1.565ns (21.028%)  route 5.877ns (78.972%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 13.037 - 8.138 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.788     5.360    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X99Y55         FDRE                                         r  CUPPA_0/CRSM_0/y_adr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y55         FDRE (Prop_fdre_C_Q)         0.419     5.779 r  CUPPA_0/CRSM_0/y_adr_reg[3]/Q
                         net (fo=49, routed)          1.289     7.069    CUPPA_0/CRSM_0/Q[3]
    SLICE_X98Y56         LUT5 (Prop_lut5_I2_O)        0.322     7.391 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_35/O
                         net (fo=1, routed)           0.678     8.069    CUPPA_0/CRSM_0/i_rd_data[15]_i_35_n_0
    SLICE_X96Y56         LUT5 (Prop_lut5_I0_O)        0.328     8.397 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_28/O
                         net (fo=1, routed)           0.430     8.827    CUPPA_0/CRSM_0/i_rd_data[15]_i_28_n_0
    SLICE_X95Y56         LUT5 (Prop_lut5_I3_O)        0.124     8.951 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_17/O
                         net (fo=155, routed)         1.670    10.621    CUPPA_0/CRSM_0/y_adr_reg[6]_0
    SLICE_X106Y67        LUT5 (Prop_lut5_I4_O)        0.124    10.745 r  CUPPA_0/CRSM_0/i_rd_data[12]_i_6/O
                         net (fo=1, routed)           1.229    11.974    CUPPA_0/CRSM_0/i_rd_data[12]_i_6_n_0
    SLICE_X94Y56         LUT6 (Prop_lut6_I3_O)        0.124    12.098 r  CUPPA_0/CRSM_0/i_rd_data[12]_i_3/O
                         net (fo=1, routed)           0.581    12.679    CUPPA_0/CRSM_0/i_rd_data[12]_i_3_n_0
    SLICE_X92Y55         LUT5 (Prop_lut5_I1_O)        0.124    12.803 r  CUPPA_0/CRSM_0/i_rd_data[12]_i_1/O
                         net (fo=1, routed)           0.000    12.803    CUPPA_0/CRSM_0/i_rd_data[12]_i_1_n_0
    SLICE_X92Y55         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.609    13.037    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X92Y55         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[12]/C
                         clock pessimism              0.397    13.433    
                         clock uncertainty           -0.063    13.371    
    SLICE_X92Y55         FDRE (Setup_fdre_C_D)        0.077    13.448    CUPPA_0/CRSM_0/i_rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         13.448    
                         arrival time                         -12.803    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 2.022ns (29.493%)  route 4.834ns (70.507%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 13.029 - 8.138 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.719     5.291    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X61Y32         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/Q
                         net (fo=3, routed)           1.109     6.856    WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep_n_0
    SLICE_X67Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.980 r  WFM_ACQ_1/WVB/WR_CTRL/overflow0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.980    WFM_ACQ_1/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X67Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.530 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.530    WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.801 f  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.620     8.421    WFM_ACQ_1/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X71Y37         LUT2 (Prop_lut2_I0_O)        0.373     8.794 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3__0/O
                         net (fo=1, routed)           0.263     9.057    WFM_ACQ_1/WVB/WR_CTRL/armed_reg_0
    SLICE_X71Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.181 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1__0/O
                         net (fo=14, routed)          1.097    10.278    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X54Y26         LUT4 (Prop_lut4_I1_O)        0.124    10.402 r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__1/O
                         net (fo=3, routed)           1.745    12.147    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y3          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.601    13.029    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.296    13.325    
                         clock uncertainty           -0.063    13.263    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.820    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.820    
                         arrival time                         -12.147    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 CUPPA_0/CRSM_0/y_adr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        7.386ns  (logic 1.565ns (21.188%)  route 5.821ns (78.812%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 13.039 - 8.138 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.788     5.360    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X99Y55         FDRE                                         r  CUPPA_0/CRSM_0/y_adr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y55         FDRE (Prop_fdre_C_Q)         0.419     5.779 r  CUPPA_0/CRSM_0/y_adr_reg[3]/Q
                         net (fo=49, routed)          1.289     7.069    CUPPA_0/CRSM_0/Q[3]
    SLICE_X98Y56         LUT5 (Prop_lut5_I2_O)        0.322     7.391 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_35/O
                         net (fo=1, routed)           0.678     8.069    CUPPA_0/CRSM_0/i_rd_data[15]_i_35_n_0
    SLICE_X96Y56         LUT5 (Prop_lut5_I0_O)        0.328     8.397 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_28/O
                         net (fo=1, routed)           0.430     8.827    CUPPA_0/CRSM_0/i_rd_data[15]_i_28_n_0
    SLICE_X95Y56         LUT5 (Prop_lut5_I3_O)        0.124     8.951 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_17/O
                         net (fo=155, routed)         1.779    10.729    CUPPA_0/CRSM_0/y_adr_reg[6]_0
    SLICE_X85Y49         LUT6 (Prop_lut6_I3_O)        0.124    10.853 r  CUPPA_0/CRSM_0/i_rd_data[3]_i_8/O
                         net (fo=1, routed)           0.879    11.732    CUPPA_0/CRSM_0/i_rd_data[3]_i_8_n_0
    SLICE_X91Y49         LUT6 (Prop_lut6_I0_O)        0.124    11.856 r  CUPPA_0/CRSM_0/i_rd_data[3]_i_4/O
                         net (fo=1, routed)           0.767    12.623    CUPPA_0/CRSM_0/i_rd_data[3]_i_4_n_0
    SLICE_X94Y54         LUT5 (Prop_lut5_I3_O)        0.124    12.747 r  CUPPA_0/CRSM_0/i_rd_data[3]_i_1/O
                         net (fo=1, routed)           0.000    12.747    CUPPA_0/CRSM_0/i_rd_data[3]_i_1_n_0
    SLICE_X94Y54         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.611    13.039    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X94Y54         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[3]/C
                         clock pessimism              0.397    13.435    
                         clock uncertainty           -0.063    13.373    
    SLICE_X94Y54         FDRE (Setup_fdre_C_D)        0.077    13.450    CUPPA_0/CRSM_0/i_rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         13.450    
                         arrival time                         -12.747    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 CUPPA_0/CRSM_0/y_adr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        7.386ns  (logic 1.957ns (26.495%)  route 5.429ns (73.505%))
  Logic Levels:           7  (LUT5=5 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 13.037 - 8.138 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.788     5.360    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X99Y55         FDRE                                         r  CUPPA_0/CRSM_0/y_adr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y55         FDRE (Prop_fdre_C_Q)         0.419     5.779 r  CUPPA_0/CRSM_0/y_adr_reg[3]/Q
                         net (fo=49, routed)          1.289     7.069    CUPPA_0/CRSM_0/Q[3]
    SLICE_X98Y56         LUT5 (Prop_lut5_I2_O)        0.322     7.391 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_35/O
                         net (fo=1, routed)           0.678     8.069    CUPPA_0/CRSM_0/i_rd_data[15]_i_35_n_0
    SLICE_X96Y56         LUT5 (Prop_lut5_I0_O)        0.328     8.397 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_28/O
                         net (fo=1, routed)           0.430     8.827    CUPPA_0/CRSM_0/i_rd_data[15]_i_28_n_0
    SLICE_X95Y56         LUT5 (Prop_lut5_I3_O)        0.124     8.951 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_17/O
                         net (fo=155, routed)         1.238    10.189    CUPPA_0/CRSM_0/y_adr_reg[6]_0
    SLICE_X106Y51        LUT5 (Prop_lut5_I3_O)        0.124    10.313 r  CUPPA_0/CRSM_0/i_rd_data[7]_i_14/O
                         net (fo=1, routed)           0.000    10.313    CUPPA_0/CRSM_0/i_rd_data[7]_i_14_n_0
    SLICE_X106Y51        MUXF7 (Prop_muxf7_I1_O)      0.217    10.530 r  CUPPA_0/CRSM_0/i_rd_data_reg[7]_i_7/O
                         net (fo=1, routed)           1.210    11.740    CUPPA_0/CRSM_0/i_rd_data_reg[7]_i_7_n_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I5_O)        0.299    12.039 r  CUPPA_0/CRSM_0/i_rd_data[7]_i_3/O
                         net (fo=1, routed)           0.584    12.623    CUPPA_0/CRSM_0/i_rd_data[7]_i_3_n_0
    SLICE_X92Y55         LUT5 (Prop_lut5_I1_O)        0.124    12.747 r  CUPPA_0/CRSM_0/i_rd_data[7]_i_1/O
                         net (fo=1, routed)           0.000    12.747    CUPPA_0/CRSM_0/i_rd_data[7]_i_1_n_0
    SLICE_X92Y55         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.609    13.037    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X92Y55         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[7]/C
                         clock pessimism              0.397    13.433    
                         clock uncertainty           -0.063    13.371    
    SLICE_X92Y55         FDRE (Setup_fdre_C_D)        0.079    13.450    CUPPA_0/CRSM_0/i_rd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         13.450    
                         arrival time                         -12.747    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.723ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        7.318ns  (logic 3.418ns (46.707%)  route 3.900ns (53.293%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 13.039 - 8.138 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.722     5.294    WFM_ACQ_1/WVB/OVERFLOW_CTRL/clk_122_88_MHz
    SLICE_X70Y33         FDSE                                         r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y33         FDSE (Prop_fdse_C_Q)         0.456     5.750 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[1]/Q
                         net (fo=2, routed)           0.599     6.350    WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[14]_0[1]
    SLICE_X70Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.006 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.006    WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry_i_5__0_n_0
    SLICE_X70Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.228 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.686     7.913    WFM_ACQ_1/WVB/WR_CTRL/wvb_wused_carry__1[0]
    SLICE_X71Y33         LUT2 (Prop_lut2_I1_O)        0.299     8.212 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wused_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.212    WFM_ACQ_1/WVB/OVERFLOW_CTRL/i_rd_data[4]_i_8[1]
    SLICE_X71Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.762 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.762    WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__0_n_0
    SLICE_X71Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.876 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.876    WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__1_n_0
    SLICE_X71Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.210 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__2/O[1]
                         net (fo=1, routed)           1.657    10.867    CUPPA_0/CRSM_0/i_rd_data_reg[15]_1[12]
    SLICE_X92Y53         LUT5 (Prop_lut5_I0_O)        0.332    11.199 r  CUPPA_0/CRSM_0/i_rd_data[13]_i_8/O
                         net (fo=1, routed)           0.299    11.498    CUPPA_0/CRSM_0/i_rd_data[13]_i_8_n_0
    SLICE_X93Y53         LUT6 (Prop_lut6_I0_O)        0.331    11.829 r  CUPPA_0/CRSM_0/i_rd_data[13]_i_4/O
                         net (fo=1, routed)           0.660    12.488    CUPPA_0/CRSM_0/i_rd_data[13]_i_4_n_0
    SLICE_X94Y55         LUT5 (Prop_lut5_I3_O)        0.124    12.612 r  CUPPA_0/CRSM_0/i_rd_data[13]_i_1/O
                         net (fo=1, routed)           0.000    12.612    CUPPA_0/CRSM_0/i_rd_data[13]_i_1_n_0
    SLICE_X94Y55         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.611    13.039    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X94Y55         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[13]/C
                         clock pessimism              0.282    13.321    
                         clock uncertainty           -0.063    13.259    
    SLICE_X94Y55         FDRE (Setup_fdre_C_D)        0.077    13.336    CUPPA_0/CRSM_0/i_rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         13.336    
                         arrival time                         -12.612    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 CUPPA_0/CRSM_0/y_adr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        7.335ns  (logic 1.689ns (23.026%)  route 5.646ns (76.974%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 13.037 - 8.138 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.788     5.360    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X99Y55         FDRE                                         r  CUPPA_0/CRSM_0/y_adr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y55         FDRE (Prop_fdre_C_Q)         0.419     5.779 r  CUPPA_0/CRSM_0/y_adr_reg[3]/Q
                         net (fo=49, routed)          1.289     7.069    CUPPA_0/CRSM_0/Q[3]
    SLICE_X98Y56         LUT5 (Prop_lut5_I2_O)        0.322     7.391 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_35/O
                         net (fo=1, routed)           0.678     8.069    CUPPA_0/CRSM_0/i_rd_data[15]_i_35_n_0
    SLICE_X96Y56         LUT5 (Prop_lut5_I0_O)        0.328     8.397 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_28/O
                         net (fo=1, routed)           0.430     8.827    CUPPA_0/CRSM_0/i_rd_data[15]_i_28_n_0
    SLICE_X95Y56         LUT5 (Prop_lut5_I3_O)        0.124     8.951 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_17/O
                         net (fo=155, routed)         1.185    10.136    CUPPA_0/CRSM_0/y_adr_reg[6]_0
    SLICE_X95Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.260 r  CUPPA_0/CRSM_0/i_rd_data[11]_i_14/O
                         net (fo=1, routed)           0.657    10.917    CUPPA_0/CRSM_0/i_rd_data[11]_i_14_n_0
    SLICE_X94Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.041 r  CUPPA_0/CRSM_0/i_rd_data[11]_i_9/O
                         net (fo=1, routed)           0.836    11.877    CUPPA_0/CRSM_0/i_rd_data[11]_i_9_n_0
    SLICE_X92Y50         LUT6 (Prop_lut6_I1_O)        0.124    12.001 r  CUPPA_0/CRSM_0/i_rd_data[11]_i_4/O
                         net (fo=1, routed)           0.571    12.572    CUPPA_0/CRSM_0/i_rd_data[11]_i_4_n_0
    SLICE_X92Y53         LUT5 (Prop_lut5_I3_O)        0.124    12.696 r  CUPPA_0/CRSM_0/i_rd_data[11]_i_1/O
                         net (fo=1, routed)           0.000    12.696    CUPPA_0/CRSM_0/i_rd_data[11]_i_1_n_0
    SLICE_X92Y53         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.609    13.037    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X92Y53         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[11]/C
                         clock pessimism              0.397    13.433    
                         clock uncertainty           -0.063    13.371    
    SLICE_X92Y53         FDRE (Setup_fdre_C_D)        0.081    13.452    CUPPA_0/CRSM_0/i_rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         13.452    
                         arrival time                         -12.696    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 CUPPA_0/CRSM_0/y_adr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        7.322ns  (logic 1.689ns (23.068%)  route 5.633ns (76.932%))
  Logic Levels:           7  (LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 13.039 - 8.138 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.788     5.360    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X99Y55         FDRE                                         r  CUPPA_0/CRSM_0/y_adr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y55         FDRE (Prop_fdre_C_Q)         0.419     5.779 r  CUPPA_0/CRSM_0/y_adr_reg[3]/Q
                         net (fo=49, routed)          1.289     7.069    CUPPA_0/CRSM_0/Q[3]
    SLICE_X98Y56         LUT5 (Prop_lut5_I2_O)        0.322     7.391 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_35/O
                         net (fo=1, routed)           0.678     8.069    CUPPA_0/CRSM_0/i_rd_data[15]_i_35_n_0
    SLICE_X96Y56         LUT5 (Prop_lut5_I0_O)        0.328     8.397 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_28/O
                         net (fo=1, routed)           0.430     8.827    CUPPA_0/CRSM_0/i_rd_data[15]_i_28_n_0
    SLICE_X95Y56         LUT5 (Prop_lut5_I3_O)        0.124     8.951 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_17/O
                         net (fo=155, routed)         1.368    10.319    CUPPA_0/CRSM_0/y_adr_reg[6]_0
    SLICE_X107Y50        LUT4 (Prop_lut4_I2_O)        0.124    10.443 r  CUPPA_0/CRSM_0/i_rd_data[10]_i_13/O
                         net (fo=1, routed)           0.541    10.984    CUPPA_0/CRSM_0/i_rd_data[10]_i_13_n_0
    SLICE_X104Y52        LUT6 (Prop_lut6_I5_O)        0.124    11.108 r  CUPPA_0/CRSM_0/i_rd_data[10]_i_7/O
                         net (fo=1, routed)           0.763    11.871    CUPPA_0/CRSM_0/i_rd_data[10]_i_7_n_0
    SLICE_X101Y53        LUT6 (Prop_lut6_I5_O)        0.124    11.995 r  CUPPA_0/CRSM_0/i_rd_data[10]_i_3/O
                         net (fo=1, routed)           0.563    12.558    CUPPA_0/CRSM_0/i_rd_data[10]_i_3_n_0
    SLICE_X99Y53         LUT5 (Prop_lut5_I1_O)        0.124    12.682 r  CUPPA_0/CRSM_0/i_rd_data[10]_i_1/O
                         net (fo=1, routed)           0.000    12.682    CUPPA_0/CRSM_0/i_rd_data[10]_i_1_n_0
    SLICE_X99Y53         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.611    13.039    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X99Y53         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[10]/C
                         clock pessimism              0.435    13.473    
                         clock uncertainty           -0.063    13.411    
    SLICE_X99Y53         FDRE (Setup_fdre_C_D)        0.031    13.442    CUPPA_0/CRSM_0/i_rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                         -12.682    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 CUPPA_0/CRSM_0/y_adr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        7.321ns  (logic 1.689ns (23.072%)  route 5.632ns (76.928%))
  Logic Levels:           7  (LUT5=5 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 13.037 - 8.138 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.788     5.360    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X99Y55         FDRE                                         r  CUPPA_0/CRSM_0/y_adr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y55         FDRE (Prop_fdre_C_Q)         0.419     5.779 r  CUPPA_0/CRSM_0/y_adr_reg[3]/Q
                         net (fo=49, routed)          1.289     7.069    CUPPA_0/CRSM_0/Q[3]
    SLICE_X98Y56         LUT5 (Prop_lut5_I2_O)        0.322     7.391 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_35/O
                         net (fo=1, routed)           0.678     8.069    CUPPA_0/CRSM_0/i_rd_data[15]_i_35_n_0
    SLICE_X96Y56         LUT5 (Prop_lut5_I0_O)        0.328     8.397 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_28/O
                         net (fo=1, routed)           0.430     8.827    CUPPA_0/CRSM_0/i_rd_data[15]_i_28_n_0
    SLICE_X95Y56         LUT5 (Prop_lut5_I3_O)        0.124     8.951 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_17/O
                         net (fo=155, routed)         1.266    10.217    CUPPA_0/CRSM_0/y_adr_reg[6]_0
    SLICE_X106Y56        LUT5 (Prop_lut5_I3_O)        0.124    10.341 r  CUPPA_0/CRSM_0/i_rd_data[2]_i_12/O
                         net (fo=1, routed)           0.885    11.225    CUPPA_0/CRSM_0/i_rd_data[2]_i_12_n_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I5_O)        0.124    11.349 r  CUPPA_0/CRSM_0/i_rd_data[2]_i_5/O
                         net (fo=1, routed)           0.452    11.801    CUPPA_0/CRSM_0/i_rd_data[2]_i_5_n_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I1_O)        0.124    11.925 r  CUPPA_0/CRSM_0/i_rd_data[2]_i_3/O
                         net (fo=1, routed)           0.632    12.557    CUPPA_0/CRSM_0/i_rd_data[2]_i_3_n_0
    SLICE_X92Y55         LUT5 (Prop_lut5_I1_O)        0.124    12.681 r  CUPPA_0/CRSM_0/i_rd_data[2]_i_1/O
                         net (fo=1, routed)           0.000    12.681    CUPPA_0/CRSM_0/i_rd_data[2]_i_1_n_0
    SLICE_X92Y55         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.609    13.037    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X92Y55         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[2]/C
                         clock pessimism              0.397    13.433    
                         clock uncertainty           -0.063    13.371    
    SLICE_X92Y55         FDRE (Setup_fdre_C_D)        0.081    13.452    CUPPA_0/CRSM_0/i_rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         13.452    
                         arrival time                         -12.681    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.638ns  (logic 2.022ns (30.461%)  route 4.616ns (69.539%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 12.952 - 8.138 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.719     5.291    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X61Y32         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep/Q
                         net (fo=3, routed)           1.109     6.856    WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[3]_rep_n_0
    SLICE_X67Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.980 r  WFM_ACQ_1/WVB/WR_CTRL/overflow0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.980    WFM_ACQ_1/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X67Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.530 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.530    WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.801 f  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.620     8.421    WFM_ACQ_1/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X71Y37         LUT2 (Prop_lut2_I0_O)        0.373     8.794 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3__0/O
                         net (fo=1, routed)           0.263     9.057    WFM_ACQ_1/WVB/WR_CTRL/armed_reg_0
    SLICE_X71Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.181 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1__0/O
                         net (fo=14, routed)          1.100    10.281    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X54Y26         LUT4 (Prop_lut4_I2_O)        0.124    10.405 r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=3, routed)           1.525    11.929    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y2          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.524    12.952    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.296    13.248    
                         clock uncertainty           -0.063    13.186    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.743    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                         -11.929    
  -------------------------------------------------------------------
                         slack                                  0.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 CUPPA_0/wvb_cnst_config_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/i_cuppa_wvb_config_bundle_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.878%)  route 0.213ns (60.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.588     1.832    CUPPA_0/clk_122_88_MHz
    SLICE_X85Y49         FDRE                                         r  CUPPA_0/wvb_cnst_config_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y49         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  CUPPA_0/wvb_cnst_config_0_reg[2]/Q
                         net (fo=2, routed)           0.213     2.185    WFM_ACQ_0/i_cuppa_wvb_config_bundle_reg[53]_0[2]
    SLICE_X85Y50         FDRE                                         r  WFM_ACQ_0/i_cuppa_wvb_config_bundle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.855     2.202    WFM_ACQ_0/clk_122_88_MHz
    SLICE_X85Y50         FDRE                                         r  WFM_ACQ_0/i_cuppa_wvb_config_bundle_reg[2]/C
                         clock pessimism             -0.103     2.099    
    SLICE_X85Y50         FDRE (Hold_fdre_C_D)         0.070     2.169    WFM_ACQ_0/i_cuppa_wvb_config_bundle_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 CUPPA_0/dac_spi_wr_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/SERIAL_TX_0/sr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.404%)  route 0.206ns (49.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.640     1.884    CUPPA_0/clk_122_88_MHz
    SLICE_X108Y49        FDRE                                         r  CUPPA_0/dac_spi_wr_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDRE (Prop_fdre_C_Q)         0.164     2.048 r  CUPPA_0/dac_spi_wr_data_reg[10]/Q
                         net (fo=2, routed)           0.206     2.253    CUPPA_0/dac_spi_wr_data[10]
    SLICE_X108Y50        LUT5 (Prop_lut5_I4_O)        0.045     2.298 r  CUPPA_0/sr[10]_i_1/O
                         net (fo=1, routed)           0.000     2.298    DAC_SPI/SERIAL_TX_0/D[10]
    SLICE_X108Y50        FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.908     2.255    DAC_SPI/SERIAL_TX_0/clk_122_88_MHz
    SLICE_X108Y50        FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[10]/C
                         clock pessimism             -0.103     2.152    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.121     2.273    DAC_SPI/SERIAL_TX_0/sr_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 CUPPA_0/dac_spi_wr_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/SERIAL_TX_0/sr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.246ns (59.180%)  route 0.170ns (40.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.640     1.884    CUPPA_0/clk_122_88_MHz
    SLICE_X108Y49        FDRE                                         r  CUPPA_0/dac_spi_wr_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDRE (Prop_fdre_C_Q)         0.148     2.032 r  CUPPA_0/dac_spi_wr_data_reg[9]/Q
                         net (fo=2, routed)           0.170     2.201    CUPPA_0/dac_spi_wr_data[9]
    SLICE_X108Y50        LUT5 (Prop_lut5_I4_O)        0.098     2.299 r  CUPPA_0/sr[9]_i_1/O
                         net (fo=1, routed)           0.000     2.299    DAC_SPI/SERIAL_TX_0/D[9]
    SLICE_X108Y50        FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.908     2.255    DAC_SPI/SERIAL_TX_0/clk_122_88_MHz
    SLICE_X108Y50        FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[9]/C
                         clock pessimism             -0.103     2.152    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.121     2.273    DAC_SPI/SERIAL_TX_0/sr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.582     1.826    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X83Y33         FDRE                                         r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y33         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[12]/Q
                         net (fo=1, routed)           0.056     2.023    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/DIA
    SLICE_X82Y33         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.849     2.196    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/WCLK
    SLICE_X82Y33         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA/CLK
                         clock pessimism             -0.358     1.839    
    SLICE_X82Y33         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.986    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 WVB_READER/hdr_data_reg_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WVB_READER/hdr_data_mux_out_reg_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.776%)  route 0.220ns (54.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.582     1.826    WVB_READER/clk_122_88_MHz
    SLICE_X60Y50         FDRE                                         r  WVB_READER/hdr_data_reg_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  WVB_READER/hdr_data_reg_reg[82]/Q
                         net (fo=1, routed)           0.220     2.187    WVB_READER/hdr_data_reg[82]
    SLICE_X63Y45         LUT3 (Prop_lut3_I2_O)        0.045     2.232 r  WVB_READER/hdr_data_mux_out_reg[82]_i_1/O
                         net (fo=1, routed)           0.000     2.232    WVB_READER/hdr_data_mux_out[82]
    SLICE_X63Y45         FDRE                                         r  WVB_READER/hdr_data_mux_out_reg_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.851     2.198    WVB_READER/clk_122_88_MHz
    SLICE_X63Y45         FDRE                                         r  WVB_READER/hdr_data_mux_out_reg_reg[82]/C
                         clock pessimism             -0.103     2.095    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.092     2.187    WVB_READER/hdr_data_mux_out_reg_reg[82]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.844%)  route 0.219ns (63.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.580     1.824    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X55Y43         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.128     1.952 r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[4]/Q
                         net (fo=1, routed)           0.219     2.171    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X3Y18         RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.891     2.239    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y18         RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.356     1.883    
    RAMB18_X3Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.242     2.125    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ltc_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.101%)  route 0.250ns (63.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.582     1.826    lclk
    SLICE_X57Y49         FDRE                                         r  ltc_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  ltc_reg[39]/Q
                         net (fo=3, routed)           0.250     2.216    WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[47]_0[39]
    SLICE_X56Y53         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.849     2.196    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X56Y53         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[39]/C
                         clock pessimism             -0.103     2.093    
    SLICE_X56Y53         FDRE (Hold_fdre_C_D)         0.066     2.159    WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/i_evt_ltc_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.948%)  route 0.287ns (67.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.582     1.826    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X56Y48         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/i_evt_ltc_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  WFM_ACQ_1/WVB/WR_CTRL/i_evt_ltc_reg[46]/Q
                         net (fo=1, routed)           0.287     2.254    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[28]
    RAMB36_X3Y7          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.888     2.236    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y7          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.337     1.899    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.296     2.195    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/i_evt_ltc_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.469%)  route 0.252ns (60.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.581     1.825    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X54Y48         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/i_evt_ltc_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.164     1.989 r  WFM_ACQ_1/WVB/WR_CTRL/i_evt_ltc_reg[34]/Q
                         net (fo=1, routed)           0.252     2.240    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[16]
    RAMB36_X3Y7          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.888     2.236    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y7          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.356     1.880    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.296     2.176    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 WVB_READER/hdr_data_reg_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WVB_READER/hdr_data_mux_out_reg_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.812%)  route 0.270ns (59.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.581     1.825    WVB_READER/clk_122_88_MHz
    SLICE_X65Y53         FDRE                                         r  WVB_READER/hdr_data_reg_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.141     1.966 r  WVB_READER/hdr_data_reg_reg[80]/Q
                         net (fo=1, routed)           0.270     2.235    WVB_READER/hdr_data_reg[80]
    SLICE_X66Y46         LUT3 (Prop_lut3_I2_O)        0.045     2.280 r  WVB_READER/hdr_data_mux_out_reg[80]_i_1/O
                         net (fo=1, routed)           0.000     2.280    WVB_READER/hdr_data_mux_out[80]
    SLICE_X66Y46         FDRE                                         r  WVB_READER/hdr_data_mux_out_reg_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.851     2.198    WVB_READER/clk_122_88_MHz
    SLICE_X66Y46         FDRE                                         r  WVB_READER/hdr_data_mux_out_reg_reg[80]/C
                         clock pessimism             -0.103     2.095    
    SLICE_X66Y46         FDRE (Hold_fdre_C_D)         0.121     2.216    WVB_READER/hdr_data_mux_out_reg_reg[80]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_122_88_MHz_DIG0_MMCM
Waveform(ns):       { 0.000 4.069 }
Period(ns):         8.138
Sources:            { dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.138       5.194      RAMB36_X5Y11     CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X3Y10     WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X3Y10     WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X1Y8      WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X1Y8      WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X2Y16     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X2Y16     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X3Y16     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X3Y16     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X3Y12     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.138       205.222    MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y36     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y36     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y36     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y36     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y35     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y35     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y35     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y35     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y36     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y36     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y77     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y77     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y77     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y77     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y75     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y75     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y75     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y75     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y81     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y81     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_245_76_MHz_DIG0_MMCM
  To Clock:  clk_245_76_MHz_DIG0_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_245_76_MHz_DIG0_MMCM
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.069       1.914      BUFGCTRL_X0Y1    dig0_mmcm_0/inst/clkout1_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y132    DIG0_LVDS/ADC_IO_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         4.069       2.402      ILOGIC_X1Y132    DIG0_LVDS/ADC_IO_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y128    DIG0_LVDS/ADC_IO_0/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         4.069       2.402      ILOGIC_X1Y128    DIG0_LVDS/ADC_IO_0/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y130    DIG0_LVDS/ADC_IO_0/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         4.069       2.402      ILOGIC_X1Y130    DIG0_LVDS/ADC_IO_0/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y118    DIG0_LVDS/ADC_IO_0/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         4.069       2.402      ILOGIC_X1Y118    DIG0_LVDS/ADC_IO_0/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y140    DIG0_LVDS/ADC_IO_0/inst/pins[4].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.069       209.291    MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DIG0_MMCM
  To Clock:  clkfbout_DIG0_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DIG0_MMCM
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         4.069       1.914      BUFGCTRL_X0Y5    dig0_mmcm_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.069       2.820      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.069       2.820      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.069       95.931     MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.069       209.291    MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_122_88_MHz_DIG0_MMCM
  To Clock:  clk_122_88_MHz_DIG0_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        1.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MISO_0/cnt_reg[28]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 0.642ns (10.455%)  route 5.498ns (89.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 13.032 - 8.138 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.788     5.360    CUPPA_0/clk_122_88_MHz
    SLICE_X98Y54         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDRE (Prop_fdre_C_Q)         0.518     5.878 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.605     6.484    CUPPA_0/spi_rst
    SLICE_X98Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.608 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.893    11.501    DAC_SPI/IILC_MISO_0/valid_reg_0
    SLICE_X103Y82        FDCE                                         f  DAC_SPI/IILC_MISO_0/cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.604    13.032    DAC_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X103Y82        FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[28]/C
                         clock pessimism              0.397    13.428    
                         clock uncertainty           -0.063    13.366    
    SLICE_X103Y82        FDCE (Recov_fdce_C_CLR)     -0.405    12.961    DAC_SPI/IILC_MISO_0/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         12.961    
                         arrival time                         -11.501    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MISO_0/cnt_reg[29]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 0.642ns (10.455%)  route 5.498ns (89.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 13.032 - 8.138 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.788     5.360    CUPPA_0/clk_122_88_MHz
    SLICE_X98Y54         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDRE (Prop_fdre_C_Q)         0.518     5.878 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.605     6.484    CUPPA_0/spi_rst
    SLICE_X98Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.608 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.893    11.501    DAC_SPI/IILC_MISO_0/valid_reg_0
    SLICE_X103Y82        FDCE                                         f  DAC_SPI/IILC_MISO_0/cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.604    13.032    DAC_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X103Y82        FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[29]/C
                         clock pessimism              0.397    13.428    
                         clock uncertainty           -0.063    13.366    
    SLICE_X103Y82        FDCE (Recov_fdce_C_CLR)     -0.405    12.961    DAC_SPI/IILC_MISO_0/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         12.961    
                         arrival time                         -11.501    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MISO_0/cnt_reg[30]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 0.642ns (10.455%)  route 5.498ns (89.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 13.032 - 8.138 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.788     5.360    CUPPA_0/clk_122_88_MHz
    SLICE_X98Y54         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDRE (Prop_fdre_C_Q)         0.518     5.878 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.605     6.484    CUPPA_0/spi_rst
    SLICE_X98Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.608 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.893    11.501    DAC_SPI/IILC_MISO_0/valid_reg_0
    SLICE_X103Y82        FDCE                                         f  DAC_SPI/IILC_MISO_0/cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.604    13.032    DAC_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X103Y82        FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[30]/C
                         clock pessimism              0.397    13.428    
                         clock uncertainty           -0.063    13.366    
    SLICE_X103Y82        FDCE (Recov_fdce_C_CLR)     -0.405    12.961    DAC_SPI/IILC_MISO_0/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         12.961    
                         arrival time                         -11.501    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MISO_0/cnt_reg[31]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 0.642ns (10.455%)  route 5.498ns (89.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 13.032 - 8.138 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.788     5.360    CUPPA_0/clk_122_88_MHz
    SLICE_X98Y54         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDRE (Prop_fdre_C_Q)         0.518     5.878 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.605     6.484    CUPPA_0/spi_rst
    SLICE_X98Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.608 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.893    11.501    DAC_SPI/IILC_MISO_0/valid_reg_0
    SLICE_X103Y82        FDCE                                         f  DAC_SPI/IILC_MISO_0/cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.604    13.032    DAC_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X103Y82        FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[31]/C
                         clock pessimism              0.397    13.428    
                         clock uncertainty           -0.063    13.366    
    SLICE_X103Y82        FDCE (Recov_fdce_C_CLR)     -0.405    12.961    DAC_SPI/IILC_MISO_0/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         12.961    
                         arrival time                         -11.501    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MISO_0/cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 0.642ns (10.697%)  route 5.360ns (89.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 13.030 - 8.138 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.788     5.360    CUPPA_0/clk_122_88_MHz
    SLICE_X98Y54         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDRE (Prop_fdre_C_Q)         0.518     5.878 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.605     6.484    CUPPA_0/spi_rst
    SLICE_X98Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.608 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.755    11.362    DAC_SPI/IILC_MISO_0/valid_reg_0
    SLICE_X103Y81        FDCE                                         f  DAC_SPI/IILC_MISO_0/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.602    13.030    DAC_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X103Y81        FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[24]/C
                         clock pessimism              0.397    13.426    
                         clock uncertainty           -0.063    13.364    
    SLICE_X103Y81        FDCE (Recov_fdce_C_CLR)     -0.405    12.959    DAC_SPI/IILC_MISO_0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MISO_0/cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 0.642ns (10.697%)  route 5.360ns (89.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 13.030 - 8.138 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.788     5.360    CUPPA_0/clk_122_88_MHz
    SLICE_X98Y54         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDRE (Prop_fdre_C_Q)         0.518     5.878 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.605     6.484    CUPPA_0/spi_rst
    SLICE_X98Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.608 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.755    11.362    DAC_SPI/IILC_MISO_0/valid_reg_0
    SLICE_X103Y81        FDCE                                         f  DAC_SPI/IILC_MISO_0/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.602    13.030    DAC_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X103Y81        FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[25]/C
                         clock pessimism              0.397    13.426    
                         clock uncertainty           -0.063    13.364    
    SLICE_X103Y81        FDCE (Recov_fdce_C_CLR)     -0.405    12.959    DAC_SPI/IILC_MISO_0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MISO_0/cnt_reg[26]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 0.642ns (10.697%)  route 5.360ns (89.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 13.030 - 8.138 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.788     5.360    CUPPA_0/clk_122_88_MHz
    SLICE_X98Y54         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDRE (Prop_fdre_C_Q)         0.518     5.878 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.605     6.484    CUPPA_0/spi_rst
    SLICE_X98Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.608 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.755    11.362    DAC_SPI/IILC_MISO_0/valid_reg_0
    SLICE_X103Y81        FDCE                                         f  DAC_SPI/IILC_MISO_0/cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.602    13.030    DAC_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X103Y81        FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[26]/C
                         clock pessimism              0.397    13.426    
                         clock uncertainty           -0.063    13.364    
    SLICE_X103Y81        FDCE (Recov_fdce_C_CLR)     -0.405    12.959    DAC_SPI/IILC_MISO_0/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MISO_0/cnt_reg[27]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 0.642ns (10.697%)  route 5.360ns (89.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 13.030 - 8.138 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.788     5.360    CUPPA_0/clk_122_88_MHz
    SLICE_X98Y54         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDRE (Prop_fdre_C_Q)         0.518     5.878 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.605     6.484    CUPPA_0/spi_rst
    SLICE_X98Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.608 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.755    11.362    DAC_SPI/IILC_MISO_0/valid_reg_0
    SLICE_X103Y81        FDCE                                         f  DAC_SPI/IILC_MISO_0/cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.602    13.030    DAC_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X103Y81        FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[27]/C
                         clock pessimism              0.397    13.426    
                         clock uncertainty           -0.063    13.364    
    SLICE_X103Y81        FDCE (Recov_fdce_C_CLR)     -0.405    12.959    DAC_SPI/IILC_MISO_0/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MISO_0/cnt_reg[20]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 0.642ns (10.968%)  route 5.212ns (89.032%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 13.029 - 8.138 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.788     5.360    CUPPA_0/clk_122_88_MHz
    SLICE_X98Y54         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDRE (Prop_fdre_C_Q)         0.518     5.878 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.605     6.484    CUPPA_0/spi_rst
    SLICE_X98Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.608 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.606    11.214    DAC_SPI/IILC_MISO_0/valid_reg_0
    SLICE_X103Y80        FDCE                                         f  DAC_SPI/IILC_MISO_0/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.601    13.029    DAC_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X103Y80        FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[20]/C
                         clock pessimism              0.397    13.425    
                         clock uncertainty           -0.063    13.363    
    SLICE_X103Y80        FDCE (Recov_fdce_C_CLR)     -0.405    12.958    DAC_SPI/IILC_MISO_0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MISO_0/cnt_reg[21]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 0.642ns (10.968%)  route 5.212ns (89.032%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 13.029 - 8.138 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.788     5.360    CUPPA_0/clk_122_88_MHz
    SLICE_X98Y54         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDRE (Prop_fdre_C_Q)         0.518     5.878 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.605     6.484    CUPPA_0/spi_rst
    SLICE_X98Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.608 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.606    11.214    DAC_SPI/IILC_MISO_0/valid_reg_0
    SLICE_X103Y80        FDCE                                         f  DAC_SPI/IILC_MISO_0/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        1.601    13.029    DAC_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X103Y80        FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[21]/C
                         clock pessimism              0.397    13.425    
                         clock uncertainty           -0.063    13.363    
    SLICE_X103Y80        FDCE (Recov_fdce_C_CLR)     -0.405    12.958    DAC_SPI/IILC_MISO_0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                  1.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.209ns (27.683%)  route 0.546ns (72.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.610     1.854    CUPPA_0/clk_122_88_MHz
    SLICE_X98Y54         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDRE (Prop_fdre_C_Q)         0.164     2.018 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.219     2.237    CUPPA_0/spi_rst
    SLICE_X98Y54         LUT2 (Prop_lut2_I0_O)        0.045     2.282 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.327     2.609    DIG_SPI/fsm_reg[0]_0
    SLICE_X95Y59         FDCE                                         f  DIG_SPI/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.878     2.225    DIG_SPI/clk_122_88_MHz
    SLICE_X95Y59         FDCE                                         r  DIG_SPI/cnt_reg[0]/C
                         clock pessimism             -0.337     1.888    
    SLICE_X95Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.796    DIG_SPI/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.209ns (27.683%)  route 0.546ns (72.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.610     1.854    CUPPA_0/clk_122_88_MHz
    SLICE_X98Y54         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDRE (Prop_fdre_C_Q)         0.164     2.018 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.219     2.237    CUPPA_0/spi_rst
    SLICE_X98Y54         LUT2 (Prop_lut2_I0_O)        0.045     2.282 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.327     2.609    DIG_SPI/fsm_reg[0]_0
    SLICE_X95Y59         FDCE                                         f  DIG_SPI/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.878     2.225    DIG_SPI/clk_122_88_MHz
    SLICE_X95Y59         FDCE                                         r  DIG_SPI/cnt_reg[1]/C
                         clock pessimism             -0.337     1.888    
    SLICE_X95Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.796    DIG_SPI/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.209ns (27.683%)  route 0.546ns (72.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.610     1.854    CUPPA_0/clk_122_88_MHz
    SLICE_X98Y54         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDRE (Prop_fdre_C_Q)         0.164     2.018 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.219     2.237    CUPPA_0/spi_rst
    SLICE_X98Y54         LUT2 (Prop_lut2_I0_O)        0.045     2.282 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.327     2.609    DIG_SPI/fsm_reg[0]_0
    SLICE_X95Y59         FDCE                                         f  DIG_SPI/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.878     2.225    DIG_SPI/clk_122_88_MHz
    SLICE_X95Y59         FDCE                                         r  DIG_SPI/cnt_reg[2]/C
                         clock pessimism             -0.337     1.888    
    SLICE_X95Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.796    DIG_SPI/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.209ns (27.683%)  route 0.546ns (72.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.610     1.854    CUPPA_0/clk_122_88_MHz
    SLICE_X98Y54         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDRE (Prop_fdre_C_Q)         0.164     2.018 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.219     2.237    CUPPA_0/spi_rst
    SLICE_X98Y54         LUT2 (Prop_lut2_I0_O)        0.045     2.282 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.327     2.609    DIG_SPI/fsm_reg[0]_0
    SLICE_X95Y59         FDCE                                         f  DIG_SPI/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.878     2.225    DIG_SPI/clk_122_88_MHz
    SLICE_X95Y59         FDCE                                         r  DIG_SPI/cnt_reg[3]/C
                         clock pessimism             -0.337     1.888    
    SLICE_X95Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.796    DIG_SPI/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/data_reg[2]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.209ns (24.271%)  route 0.652ns (75.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.610     1.854    CUPPA_0/clk_122_88_MHz
    SLICE_X98Y54         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDRE (Prop_fdre_C_Q)         0.164     2.018 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.219     2.237    CUPPA_0/spi_rst
    SLICE_X98Y54         LUT2 (Prop_lut2_I0_O)        0.045     2.282 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.433     2.715    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X104Y56        FDCE                                         f  DIG_SPI/SERIAL_RX_0/data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.881     2.228    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X104Y56        FDCE                                         r  DIG_SPI/SERIAL_RX_0/data_reg[2]/C
                         clock pessimism             -0.337     1.891    
    SLICE_X104Y56        FDCE (Remov_fdce_C_CLR)     -0.067     1.824    DIG_SPI/SERIAL_RX_0/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/data_reg[3]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.209ns (24.271%)  route 0.652ns (75.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.610     1.854    CUPPA_0/clk_122_88_MHz
    SLICE_X98Y54         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDRE (Prop_fdre_C_Q)         0.164     2.018 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.219     2.237    CUPPA_0/spi_rst
    SLICE_X98Y54         LUT2 (Prop_lut2_I0_O)        0.045     2.282 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.433     2.715    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X104Y56        FDCE                                         f  DIG_SPI/SERIAL_RX_0/data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.881     2.228    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X104Y56        FDCE                                         r  DIG_SPI/SERIAL_RX_0/data_reg[3]/C
                         clock pessimism             -0.337     1.891    
    SLICE_X104Y56        FDCE (Remov_fdce_C_CLR)     -0.067     1.824    DIG_SPI/SERIAL_RX_0/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/data_reg[4]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.209ns (24.271%)  route 0.652ns (75.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.610     1.854    CUPPA_0/clk_122_88_MHz
    SLICE_X98Y54         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDRE (Prop_fdre_C_Q)         0.164     2.018 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.219     2.237    CUPPA_0/spi_rst
    SLICE_X98Y54         LUT2 (Prop_lut2_I0_O)        0.045     2.282 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.433     2.715    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X104Y56        FDCE                                         f  DIG_SPI/SERIAL_RX_0/data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.881     2.228    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X104Y56        FDCE                                         r  DIG_SPI/SERIAL_RX_0/data_reg[4]/C
                         clock pessimism             -0.337     1.891    
    SLICE_X104Y56        FDCE (Remov_fdce_C_CLR)     -0.067     1.824    DIG_SPI/SERIAL_RX_0/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/data_reg[5]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.209ns (24.271%)  route 0.652ns (75.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.610     1.854    CUPPA_0/clk_122_88_MHz
    SLICE_X98Y54         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDRE (Prop_fdre_C_Q)         0.164     2.018 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.219     2.237    CUPPA_0/spi_rst
    SLICE_X98Y54         LUT2 (Prop_lut2_I0_O)        0.045     2.282 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.433     2.715    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X104Y56        FDCE                                         f  DIG_SPI/SERIAL_RX_0/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.881     2.228    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X104Y56        FDCE                                         r  DIG_SPI/SERIAL_RX_0/data_reg[5]/C
                         clock pessimism             -0.337     1.891    
    SLICE_X104Y56        FDCE (Remov_fdce_C_CLR)     -0.067     1.824    DIG_SPI/SERIAL_RX_0/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/data_reg[6]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.209ns (24.271%)  route 0.652ns (75.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.610     1.854    CUPPA_0/clk_122_88_MHz
    SLICE_X98Y54         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDRE (Prop_fdre_C_Q)         0.164     2.018 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.219     2.237    CUPPA_0/spi_rst
    SLICE_X98Y54         LUT2 (Prop_lut2_I0_O)        0.045     2.282 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.433     2.715    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X104Y56        FDCE                                         f  DIG_SPI/SERIAL_RX_0/data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.881     2.228    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X104Y56        FDCE                                         r  DIG_SPI/SERIAL_RX_0/data_reg[6]/C
                         clock pessimism             -0.337     1.891    
    SLICE_X104Y56        FDCE (Remov_fdce_C_CLR)     -0.067     1.824    DIG_SPI/SERIAL_RX_0/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/data_reg[7]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.209ns (24.271%)  route 0.652ns (75.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.610     1.854    CUPPA_0/clk_122_88_MHz
    SLICE_X98Y54         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDRE (Prop_fdre_C_Q)         0.164     2.018 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.219     2.237    CUPPA_0/spi_rst
    SLICE_X98Y54         LUT2 (Prop_lut2_I0_O)        0.045     2.282 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.433     2.715    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X104Y56        FDCE                                         f  DIG_SPI/SERIAL_RX_0/data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3568, routed)        0.881     2.228    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X104Y56        FDCE                                         r  DIG_SPI/SERIAL_RX_0/data_reg[7]/C
                         clock pessimism             -0.337     1.891    
    SLICE_X104Y56        FDCE (Remov_fdce_C_CLR)     -0.067     1.824    DIG_SPI/SERIAL_RX_0/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.891    





