#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat May 17 16:44:57 2025
# Process ID: 1183741
# Current directory: /home/deniz/HornetRISC-V/test/riscv-dv/out_2025-05-17
# Command line: vivado -mode batch -source run_sim.tcl -notrace
# Log file: /home/deniz/HornetRISC-V/test/riscv-dv/out_2025-05-17/vivado.log
# Journal file: /home/deniz/HornetRISC-V/test/riscv-dv/out_2025-05-17/vivado.jou
# Running On        :deniz-monster
# Platform          :Ubuntu
# Operating System  :Ubuntu 20.04.6 LTS
# Processor Detail  :Intel(R) Core(TM) i5-10300H CPU @ 2.50GHz
# CPU Frequency     :2500.000 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8152 MB
# Swap memory       :8192 MB
# Total Virtual     :16344 MB
# Available Virtual :8260 MB
#-----------------------------------------------------------
source run_sim.tcl -notrace
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/deniz/Hornet_Tracer/Hornet_Tracer.gen/sources_1'.
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1417.332 ; gain = 0.023 ; free physical = 267 ; free virtual = 7488
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/Hornet_Tracer/Hornet_Tracer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/deniz/Vivado/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'barebones_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/deniz/Hornet_Tracer/Hornet_Tracer.sim/sim_1/behav/xsim/instruction.data'
INFO: [SIM-utils-43] Exported '/home/deniz/Hornet_Tracer/Hornet_Tracer.sim/sim_1/behav/xsim/instruction.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/Hornet_Tracer/Hornet_Tracer.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/processor/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/peripherals/tracer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tracer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/processor/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/Hornet_Tracer/Hornet_Tracer.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetRISC-V/processor/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetRISC-V/core/core.v" Line 1. Module core(reset_vector=32'b010000000000000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetRISC-V/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetRISC-V/core/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetRISC-V/core/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetRISC-V/core/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetRISC-V/core/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetRISC-V/core/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetRISC-V/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetRISC-V/processor/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetRISC-V/core/core.v" Line 1. Module core(reset_vector=32'b010000000000000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetRISC-V/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetRISC-V/core/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetRISC-V/core/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetRISC-V/core/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetRISC-V/core/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetRISC-V/core/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetRISC-V/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit(reset_vector=32'b010000...
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core(reset_vector=32'b0100000000...
Compiling module xil_defaultlib.core_wb(reset_vector=32'b0100000...
Compiling module xil_defaultlib.tracer
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/deniz/Hornet_Tracer/Hornet_Tracer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "barebones_top_tb_behav -key {Behavioral:sim_1:Functional:barebones_top_tb} -tclbatch {barebones_top_tb.tcl} -view {/home/deniz/HornetRISC-V/HornetRISCV-vivado/barebones_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/deniz/HornetRISC-V/HornetRISCV-vivado/barebones_top_tb_behav.wcfg
WARNING: Simulation object /barebones_top_tb/uut/core0/core0/FWD_UNIT/fpu_alu_bank_ex1 was not found in the design.
WARNING: Simulation object /barebones_top_tb/uut/core0/core0/FWD_UNIT/fpu_alu_bank_ex2 was not found in the design.
WARNING: Simulation object /barebones_top_tb/uut/core0/core0/FWD_UNIT/fpu_alu_bank_exmem_rd was not found in the design.
WARNING: Simulation object /barebones_top_tb/uut/core0/core0/FWD_UNIT/fpu_alu_bank_memwb_rd was not found in the design.
source barebones_top_tb.tcl
INFO: [USF-XSim-96] XSim completed. Design snapshot 'barebones_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1478.684 ; gain = 61.352 ; free physical = 310 ; free virtual = 7479
INFO: [Common 17-206] Exiting Vivado at Sat May 17 16:45:16 2025...
