To implement a Metro Turnstile door logic using Finite State Machine (FSM) in Verilog.
