#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Tue Jul 28 18:29:28 2020
# Process ID: 6576
# Log file: E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vivado.log
# Journal file: E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave1_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/install/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 723.566 ; gain = 173.168
ipx::edit_ip_in_project -upgrade true -name axi_full_master_v1_0_v1_0_project -directory E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0/axi_full_master_v1_0_v1_0_project e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0/component.xml
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/uv/fpga/verify/vry_axi_dma/vry_axi_dma/ip_repo/axi_full_master_1.0/axi_full_master_v1_0_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/install/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave1_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 748.387 ; gain = 17.855
update_compile_order -fileset sim_1
current_project vry_AXI_DMA
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_design_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'AXI_FIFO' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-68] No files found in 'AXI_FIFO'
INFO: [USF-XSim-67] Inspecting fileset 'axi_full_slave1_0' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-68] No files found in 'axi_full_slave1_0'
INFO: [USF-XSim-67] Inspecting fileset 'AXI_FIFO_BRIDGE' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-68] No files found in 'AXI_FIFO_BRIDGE'
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'AXI_FIFO' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-67] Inspecting fileset 'axi_full_slave1_0' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-67] Inspecting fileset 'AXI_FIFO_BRIDGE' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.sim/sim_1/behav'
"xvlog -m64 -prj tb_design_1_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/hdl/axi_full_slave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_slave_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/hdl/axi_full_slave_v1_0_S00_AXI.v:585]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/hdl/axi_full_slave_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_slave_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/sim/AXI_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_full_slave1_0/hdl/axi_full_slave1_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_slave1_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_full_slave1_0/hdl/axi_full_slave1_v1_0_S00_AXI.v:585]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_full_slave1_0/hdl/axi_full_slave1_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_slave1_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_full_slave1_0/sim/axi_full_slave1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_slave1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/hdl/axi_full_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/hdl/axi_full_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/sim/AXI_FIFO_BRIDGE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FIFO_BRIDGE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_master_v1_0/b4fafc38/hdl/axi_full_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_master_v1_0_M00_AXI
WARNING: [VRFC 10-1195] overwriting previous definition of module axi_full_master_v1_0_M00_AXI [E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_master_v1_0/b4fafc38/hdl/axi_full_master_v1_0_M00_AXI.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_master_v1_0/b4fafc38/hdl/axi_full_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_master_v1_0
WARNING: [VRFC 10-1195] overwriting previous definition of module axi_full_master_v1_0 [E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_master_v1_0/b4fafc38/hdl/axi_full_master_v1_0.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/ip/design_1_axi_full_master_0_0/sim/design_1_axi_full_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_slave2_v1_0/a8660ffe/hdl/axi_full_slave2_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_slave2_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_slave2_v1_0/a8660ffe/hdl/axi_full_slave2_v1_0_S00_AXI.v:585]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_slave2_v1_0/a8660ffe/hdl/axi_full_slave2_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_slave2_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/ip/design_1_axi_full_slave2_0_0/sim/design_1_axi_full_slave2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_slave2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sim_1/new/tb_design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/install/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 8ad2ca299ca2422aa3e5fb899b3a631e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_design_1_behav xil_defaultlib.tb_design_1 xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.axi_full_master_v1_0_M00_AXI(C_M...
Compiling module xil_defaultlib.axi_full_master_v1_0(C_M00_AXI_A...
Compiling module xil_defaultlib.design_1_axi_full_master_0_0
Compiling module xil_defaultlib.axi_full_slave2_v1_0_S00_AXI(C_S...
Compiling module xil_defaultlib.axi_full_slave2_v1_0(C_S00_AXI_A...
Compiling module xil_defaultlib.design_1_axi_full_slave2_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb_design_1
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_design_1_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.sim/sim_1/behav/xsim.dir/tb_design_1_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 170350519 -regid "" -xml E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.sim/sim_1/behav/xsim.dir/tb_design_1_behav/w..."
    (file "E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.sim/sim_1/behav/xsim.dir/tb_design_1_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 28 18:32:05 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 749.816 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_design_1_behav -key {Behavioral:sim_1:Functional:tb_design_1} -tclbatch {tb_design_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA\tb_design_1_behav.wcfg}
source tb_design_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_design_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 749.816 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 816.848 ; gain = 0.000
close_project
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 28 19:32:32 2020...
