# RTL-Designs-and-Verification
Various RTL designs with full verification

Project 1 - FIFO\
Project 2 - D-FF\
Project 3 - SPI\
Project 4 - UART\
Project 5 - I2C\
Project 6 - APB RAM\
Project 7 - AXI Memory\
Project 8 - AHB Memory\
Project 9 - Whishbone Memory
