Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto f6c9cee1824b4344974c0d878738a488 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot seno_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.seno_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture acumulador_arq of entity xil_defaultlib.acumulador [acumulador_default]
Compiling architecture cfa_seno_arq of entity xil_defaultlib.cfa_seno [cfa_seno_default]
Compiling architecture seno_arq of entity xil_defaultlib.seno [seno_default]
Compiling architecture seno_tb_arq of entity xil_defaultlib.seno_tb
Built simulation snapshot seno_tb_time_synth
