

================================================================
== Vitis HLS Report for 'rx_fifo_Pipeline_rx_macfifo_data'
================================================================
* Date:           Thu Nov 10 17:24:43 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        maclogger
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rx_macfifo_data  |        ?|        ?|        25|         16|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 16, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 28 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln100_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln100"   --->   Operation 29 'read' 'sext_ln100_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln97_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sext_ln97"   --->   Operation 30 'read' 'sext_ln97_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln73_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln73"   --->   Operation 31 'read' 'sext_ln73_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln100_cast = sext i2 %sext_ln100_read"   --->   Operation 32 'sext' 'sext_ln100_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln97_cast = sext i6 %sext_ln97_read"   --->   Operation 33 'sext' 'sext_ln97_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln73_cast = sext i62 %sext_ln73_read"   --->   Operation 34 'sext' 'sext_ln73_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_axi_full, void @empty_18, i32 0, i32 0, void @empty_34, i32 0, i32 1028, void @empty_29, void @empty_38, void @empty_34, i32 16, i32 16, i32 16, i32 16, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i28 0, i28 %i"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body90"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i_6 = load i28 %i" [mac_logger.cpp:101]   --->   Operation 38 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%fifo_axi_full_addr = getelementptr i32 %fifo_axi_full, i64 %sext_ln73_cast" [mac_logger.cpp:73]   --->   Operation 39 'getelementptr' 'fifo_axi_full_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.01ns)   --->   "%icmp_ln100 = icmp_eq  i28 %i_6, i28 %sext_ln97_cast" [mac_logger.cpp:100]   --->   Operation 41 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.97ns)   --->   "%add_ln100 = add i28 %i_6, i28 1" [mac_logger.cpp:100]   --->   Operation 42 'add' 'add_ln100' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %for.body90.split, void %for.end98.loopexit.exitStub" [mac_logger.cpp:100]   --->   Operation 43 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i28 %i_6" [mac_logger.cpp:101]   --->   Operation 44 'trunc' 'trunc_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln100 = store i28 %add_ln100, i28 %i" [mac_logger.cpp:100]   --->   Operation 45 'store' 'store_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 46 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 16" [mac_logger.cpp:101]   --->   Operation 46 'readreq' 'empty' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 47 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 16" [mac_logger.cpp:101]   --->   Operation 47 'readreq' 'empty' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 48 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 16" [mac_logger.cpp:101]   --->   Operation 48 'readreq' 'empty' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 49 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 16" [mac_logger.cpp:101]   --->   Operation 49 'readreq' 'empty' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 50 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 16" [mac_logger.cpp:101]   --->   Operation 50 'readreq' 'empty' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 51 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 16" [mac_logger.cpp:101]   --->   Operation 51 'readreq' 'empty' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 52 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %fifo_axi_full_addr, i32 16" [mac_logger.cpp:101]   --->   Operation 52 'readreq' 'empty' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 53 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 53 'read' 'fifo_axi_full_addr_read' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 135 'ret' 'ret_ln0' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i1.i3, i5 %trunc_ln101, i1 0, i3 %sext_ln100_cast" [mac_logger.cpp:101]   --->   Operation 54 'bitconcatenate' 'or_ln4' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i9 %or_ln4" [mac_logger.cpp:101]   --->   Operation 55 'zext' 'tmp_1_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%data_buf_addr = getelementptr i32 %data_buf, i64 0, i64 %tmp_1_cast" [mac_logger.cpp:101]   --->   Operation 56 'getelementptr' 'data_buf_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read, i9 %data_buf_addr" [mac_logger.cpp:73]   --->   Operation 57 'store' 'store_ln73' <Predicate = (!icmp_ln100)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 58 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 58 'read' 'fifo_axi_full_addr_read_1' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 59 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_1 = add i9 %or_ln4, i9 1" [mac_logger.cpp:101]   --->   Operation 59 'add' 'arrayidx94_sum1_1' <Predicate = (!icmp_ln100)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_1_cast = zext i9 %arrayidx94_sum1_1" [mac_logger.cpp:101]   --->   Operation 60 'zext' 'arrayidx94_sum1_1_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%data_buf_addr_17 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_1_cast" [mac_logger.cpp:101]   --->   Operation 61 'getelementptr' 'data_buf_addr_17' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_1, i9 %data_buf_addr_17" [mac_logger.cpp:73]   --->   Operation 62 'store' 'store_ln73' <Predicate = (!icmp_ln100)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 63 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 63 'read' 'fifo_axi_full_addr_read_2' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 64 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_2 = add i9 %or_ln4, i9 2" [mac_logger.cpp:101]   --->   Operation 64 'add' 'arrayidx94_sum1_2' <Predicate = (!icmp_ln100)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_2_cast = zext i9 %arrayidx94_sum1_2" [mac_logger.cpp:101]   --->   Operation 65 'zext' 'arrayidx94_sum1_2_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%data_buf_addr_18 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_2_cast" [mac_logger.cpp:101]   --->   Operation 66 'getelementptr' 'data_buf_addr_18' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_2, i9 %data_buf_addr_18" [mac_logger.cpp:73]   --->   Operation 67 'store' 'store_ln73' <Predicate = (!icmp_ln100)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_12 : Operation 68 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 68 'read' 'fifo_axi_full_addr_read_3' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 69 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_3 = add i9 %or_ln4, i9 3" [mac_logger.cpp:101]   --->   Operation 69 'add' 'arrayidx94_sum1_3' <Predicate = (!icmp_ln100)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_3_cast = zext i9 %arrayidx94_sum1_3" [mac_logger.cpp:101]   --->   Operation 70 'zext' 'arrayidx94_sum1_3_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%data_buf_addr_19 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_3_cast" [mac_logger.cpp:101]   --->   Operation 71 'getelementptr' 'data_buf_addr_19' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_3, i9 %data_buf_addr_19" [mac_logger.cpp:73]   --->   Operation 72 'store' 'store_ln73' <Predicate = (!icmp_ln100)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_13 : Operation 73 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 73 'read' 'fifo_axi_full_addr_read_4' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 74 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_4 = add i9 %or_ln4, i9 4" [mac_logger.cpp:101]   --->   Operation 74 'add' 'arrayidx94_sum1_4' <Predicate = (!icmp_ln100)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_4_cast = zext i9 %arrayidx94_sum1_4" [mac_logger.cpp:101]   --->   Operation 75 'zext' 'arrayidx94_sum1_4_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%data_buf_addr_20 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_4_cast" [mac_logger.cpp:101]   --->   Operation 76 'getelementptr' 'data_buf_addr_20' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_4, i9 %data_buf_addr_20" [mac_logger.cpp:73]   --->   Operation 77 'store' 'store_ln73' <Predicate = (!icmp_ln100)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_14 : Operation 78 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 78 'read' 'fifo_axi_full_addr_read_5' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 79 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_5 = add i9 %or_ln4, i9 5" [mac_logger.cpp:101]   --->   Operation 79 'add' 'arrayidx94_sum1_5' <Predicate = (!icmp_ln100)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_5_cast = zext i9 %arrayidx94_sum1_5" [mac_logger.cpp:101]   --->   Operation 80 'zext' 'arrayidx94_sum1_5_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%data_buf_addr_21 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_5_cast" [mac_logger.cpp:101]   --->   Operation 81 'getelementptr' 'data_buf_addr_21' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_5, i9 %data_buf_addr_21" [mac_logger.cpp:73]   --->   Operation 82 'store' 'store_ln73' <Predicate = (!icmp_ln100)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_15 : Operation 83 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 83 'read' 'fifo_axi_full_addr_read_6' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 84 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_6 = add i9 %or_ln4, i9 6" [mac_logger.cpp:101]   --->   Operation 84 'add' 'arrayidx94_sum1_6' <Predicate = (!icmp_ln100)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_6_cast = zext i9 %arrayidx94_sum1_6" [mac_logger.cpp:101]   --->   Operation 85 'zext' 'arrayidx94_sum1_6_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%data_buf_addr_22 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_6_cast" [mac_logger.cpp:101]   --->   Operation 86 'getelementptr' 'data_buf_addr_22' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_6, i9 %data_buf_addr_22" [mac_logger.cpp:73]   --->   Operation 87 'store' 'store_ln73' <Predicate = (!icmp_ln100)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_16 : Operation 88 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 88 'read' 'fifo_axi_full_addr_read_7' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 89 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_7 = add i9 %or_ln4, i9 7" [mac_logger.cpp:101]   --->   Operation 89 'add' 'arrayidx94_sum1_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_7_cast = zext i9 %arrayidx94_sum1_7" [mac_logger.cpp:101]   --->   Operation 90 'zext' 'arrayidx94_sum1_7_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 91 [1/1] (0.00ns)   --->   "%data_buf_addr_23 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_7_cast" [mac_logger.cpp:101]   --->   Operation 91 'getelementptr' 'data_buf_addr_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 92 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_7, i9 %data_buf_addr_23" [mac_logger.cpp:73]   --->   Operation 92 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_17 : Operation 93 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 93 'read' 'fifo_axi_full_addr_read_8' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 94 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_85 = or i9 %or_ln4, i9 8" [mac_logger.cpp:101]   --->   Operation 94 'or' 'arrayidx94_sum1_85' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_85_cast = zext i9 %arrayidx94_sum1_85" [mac_logger.cpp:101]   --->   Operation 95 'zext' 'arrayidx94_sum1_85_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "%data_buf_addr_24 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_85_cast" [mac_logger.cpp:101]   --->   Operation 96 'getelementptr' 'data_buf_addr_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 97 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_8, i9 %data_buf_addr_24" [mac_logger.cpp:73]   --->   Operation 97 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_18 : Operation 98 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 98 'read' 'fifo_axi_full_addr_read_9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 99 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_9 = add i9 %or_ln4, i9 9" [mac_logger.cpp:101]   --->   Operation 99 'add' 'arrayidx94_sum1_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_9_cast = zext i9 %arrayidx94_sum1_9" [mac_logger.cpp:101]   --->   Operation 100 'zext' 'arrayidx94_sum1_9_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "%data_buf_addr_25 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_9_cast" [mac_logger.cpp:101]   --->   Operation 101 'getelementptr' 'data_buf_addr_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_9, i9 %data_buf_addr_25" [mac_logger.cpp:73]   --->   Operation 102 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_19 : Operation 103 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 103 'read' 'fifo_axi_full_addr_read_10' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 104 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_10 = add i9 %or_ln4, i9 10" [mac_logger.cpp:101]   --->   Operation 104 'add' 'arrayidx94_sum1_10' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_10_cast = zext i9 %arrayidx94_sum1_10" [mac_logger.cpp:101]   --->   Operation 105 'zext' 'arrayidx94_sum1_10_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%data_buf_addr_26 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_10_cast" [mac_logger.cpp:101]   --->   Operation 106 'getelementptr' 'data_buf_addr_26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_10, i9 %data_buf_addr_26" [mac_logger.cpp:73]   --->   Operation 107 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_20 : Operation 108 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 108 'read' 'fifo_axi_full_addr_read_11' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 109 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_11 = add i9 %or_ln4, i9 11" [mac_logger.cpp:101]   --->   Operation 109 'add' 'arrayidx94_sum1_11' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 110 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_11_cast = zext i9 %arrayidx94_sum1_11" [mac_logger.cpp:101]   --->   Operation 110 'zext' 'arrayidx94_sum1_11_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 111 [1/1] (0.00ns)   --->   "%data_buf_addr_27 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_11_cast" [mac_logger.cpp:101]   --->   Operation 111 'getelementptr' 'data_buf_addr_27' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 112 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_11, i9 %data_buf_addr_27" [mac_logger.cpp:73]   --->   Operation 112 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_21 : Operation 113 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 113 'read' 'fifo_axi_full_addr_read_12' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 114 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_12 = add i9 %or_ln4, i9 12" [mac_logger.cpp:101]   --->   Operation 114 'add' 'arrayidx94_sum1_12' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 115 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_12_cast = zext i9 %arrayidx94_sum1_12" [mac_logger.cpp:101]   --->   Operation 115 'zext' 'arrayidx94_sum1_12_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 116 [1/1] (0.00ns)   --->   "%data_buf_addr_28 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_12_cast" [mac_logger.cpp:101]   --->   Operation 116 'getelementptr' 'data_buf_addr_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 117 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_12, i9 %data_buf_addr_28" [mac_logger.cpp:73]   --->   Operation 117 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 118 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 118 'read' 'fifo_axi_full_addr_read_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 119 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_13 = add i9 %or_ln4, i9 13" [mac_logger.cpp:101]   --->   Operation 119 'add' 'arrayidx94_sum1_13' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 120 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_13_cast = zext i9 %arrayidx94_sum1_13" [mac_logger.cpp:101]   --->   Operation 120 'zext' 'arrayidx94_sum1_13_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 121 [1/1] (0.00ns)   --->   "%data_buf_addr_29 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_13_cast" [mac_logger.cpp:101]   --->   Operation 121 'getelementptr' 'data_buf_addr_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 122 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_13, i9 %data_buf_addr_29" [mac_logger.cpp:73]   --->   Operation 122 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_23 : Operation 123 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 123 'read' 'fifo_axi_full_addr_read_14' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 124 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_14 = add i9 %or_ln4, i9 14" [mac_logger.cpp:101]   --->   Operation 124 'add' 'arrayidx94_sum1_14' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 125 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_14_cast = zext i9 %arrayidx94_sum1_14" [mac_logger.cpp:101]   --->   Operation 125 'zext' 'arrayidx94_sum1_14_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 126 [1/1] (0.00ns)   --->   "%data_buf_addr_30 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_14_cast" [mac_logger.cpp:101]   --->   Operation 126 'getelementptr' 'data_buf_addr_30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 127 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_14, i9 %data_buf_addr_30" [mac_logger.cpp:73]   --->   Operation 127 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 128 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 128 'read' 'fifo_axi_full_addr_read_15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.01>
ST_25 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [mac_logger.cpp:100]   --->   Operation 129 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 130 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_15 = add i9 %or_ln4, i9 15" [mac_logger.cpp:101]   --->   Operation 130 'add' 'arrayidx94_sum1_15' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 131 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_15_cast = zext i9 %arrayidx94_sum1_15" [mac_logger.cpp:101]   --->   Operation 131 'zext' 'arrayidx94_sum1_15_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 132 [1/1] (0.00ns)   --->   "%data_buf_addr_31 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_15_cast" [mac_logger.cpp:101]   --->   Operation 132 'getelementptr' 'data_buf_addr_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 133 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_15, i9 %data_buf_addr_31" [mac_logger.cpp:73]   --->   Operation 133 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.body90" [mac_logger.cpp:100]   --->   Operation 134 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.45ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', mac_logger.cpp:101) on local variable 'i' [17]  (0 ns)
	'add' operation ('add_ln100', mac_logger.cpp:100) [21]  (0.975 ns)
	'store' operation ('store_ln100', mac_logger.cpp:100) of variable 'add_ln100', mac_logger.cpp:100 on local variable 'i' [107]  (0.427 ns)
	blocking operation 0.0435 ns on control path)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mac_logger.cpp:101) on port 'fifo_axi_full' (mac_logger.cpp:101) [27]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mac_logger.cpp:101) on port 'fifo_axi_full' (mac_logger.cpp:101) [27]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mac_logger.cpp:101) on port 'fifo_axi_full' (mac_logger.cpp:101) [27]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mac_logger.cpp:101) on port 'fifo_axi_full' (mac_logger.cpp:101) [27]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mac_logger.cpp:101) on port 'fifo_axi_full' (mac_logger.cpp:101) [27]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mac_logger.cpp:101) on port 'fifo_axi_full' (mac_logger.cpp:101) [27]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mac_logger.cpp:101) on port 'fifo_axi_full' (mac_logger.cpp:101) [27]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) [28]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read operation ('fifo_axi_full_addr_read_1', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) [32]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus read operation ('fifo_axi_full_addr_read_2', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) [37]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus read operation ('fifo_axi_full_addr_read_3', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) [42]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read operation ('fifo_axi_full_addr_read_4', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) [47]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus read operation ('fifo_axi_full_addr_read_5', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) [52]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus read operation ('fifo_axi_full_addr_read_6', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) [57]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus read operation ('fifo_axi_full_addr_read_7', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) [62]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus read operation ('fifo_axi_full_addr_read_8', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) [67]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus read operation ('fifo_axi_full_addr_read_9', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) [72]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus read operation ('fifo_axi_full_addr_read_10', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) [77]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus read operation ('fifo_axi_full_addr_read_11', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) [82]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus read operation ('fifo_axi_full_addr_read_12', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) [87]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus read operation ('fifo_axi_full_addr_read_13', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) [92]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus read operation ('fifo_axi_full_addr_read_14', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) [97]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) [102]  (7.3 ns)

 <State 25>: 2.01ns
The critical path consists of the following:
	'add' operation ('arrayidx94_sum1_15', mac_logger.cpp:101) [103]  (0.776 ns)
	'getelementptr' operation ('data_buf_addr_31', mac_logger.cpp:101) [105]  (0 ns)
	'store' operation ('store_ln73', mac_logger.cpp:73) of variable 'fifo_axi_full_addr_read_15', mac_logger.cpp:73 on array 'data_buf' [106]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
