Analysis & Synthesis report for MULTIPLICADORSECUENCIAL
Sat Jun 29 19:51:33 2019
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: REGISTRO32:inst12|BUSMUX:inst1
 10. Parameter Settings for User Entity Instance: REGISTRO32:inst5|BUSMUX:inst1
 11. Parameter Settings for User Entity Instance: SETZERO:inst99|BUSMUX:inst
 12. Parameter Settings for User Entity Instance: SETZERO:inst6|BUSMUX:inst
 13. Parameter Settings for User Entity Instance: REGISTRODESP32:inst7|BUSMUX:inst12
 14. Parameter Settings for User Entity Instance: REGISTRO32:inst2|BUSMUX:inst1
 15. Parameter Settings for User Entity Instance: REGISTRO32:inst13|BUSMUX:inst1
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jun 29 19:51:33 2019       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; MULTIPLICADORSECUENCIAL                     ;
; Top-level Entity Name              ; MULTIPLICADORSECUENCIAL                     ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 285                                         ;
;     Total combinational functions  ; 158                                         ;
;     Dedicated logic registers      ; 199                                         ;
; Total registers                    ; 199                                         ;
; Total pins                         ; 134                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                  ;
+----------------------------------------------------------------------------+-------------------------+-------------------------+
; Option                                                                     ; Setting                 ; Default Value           ;
+----------------------------------------------------------------------------+-------------------------+-------------------------+
; Top-level entity name                                                      ; MULTIPLICADORSECUENCIAL ; MULTIPLICADORSECUENCIAL ;
; Family name                                                                ; Cyclone IV GX           ; Cyclone V               ;
; Use smart compilation                                                      ; Off                     ; Off                     ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                      ; On                      ;
; Enable compact report table                                                ; Off                     ; Off                     ;
; Restructure Multiplexers                                                   ; Auto                    ; Auto                    ;
; Create Debugging Nodes for IP Cores                                        ; Off                     ; Off                     ;
; Preserve fewer node names                                                  ; On                      ; On                      ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                     ; Off                     ;
; Verilog Version                                                            ; Verilog_2001            ; Verilog_2001            ;
; VHDL Version                                                               ; VHDL_1993               ; VHDL_1993               ;
; State Machine Processing                                                   ; Auto                    ; Auto                    ;
; Safe State Machine                                                         ; Off                     ; Off                     ;
; Extract Verilog State Machines                                             ; On                      ; On                      ;
; Extract VHDL State Machines                                                ; On                      ; On                      ;
; Ignore Verilog initial constructs                                          ; Off                     ; Off                     ;
; Iteration limit for constant Verilog loops                                 ; 5000                    ; 5000                    ;
; Iteration limit for non-constant Verilog loops                             ; 250                     ; 250                     ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                      ; On                      ;
; Infer RAMs from Raw Logic                                                  ; On                      ; On                      ;
; Parallel Synthesis                                                         ; On                      ; On                      ;
; DSP Block Balancing                                                        ; Auto                    ; Auto                    ;
; NOT Gate Push-Back                                                         ; On                      ; On                      ;
; Power-Up Don't Care                                                        ; On                      ; On                      ;
; Remove Redundant Logic Cells                                               ; Off                     ; Off                     ;
; Remove Duplicate Registers                                                 ; On                      ; On                      ;
; Ignore CARRY Buffers                                                       ; Off                     ; Off                     ;
; Ignore CASCADE Buffers                                                     ; Off                     ; Off                     ;
; Ignore GLOBAL Buffers                                                      ; Off                     ; Off                     ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                     ; Off                     ;
; Ignore LCELL Buffers                                                       ; Off                     ; Off                     ;
; Ignore SOFT Buffers                                                        ; On                      ; On                      ;
; Limit AHDL Integers to 32 Bits                                             ; Off                     ; Off                     ;
; Optimization Technique                                                     ; Balanced                ; Balanced                ;
; Carry Chain Length                                                         ; 70                      ; 70                      ;
; Auto Carry Chains                                                          ; On                      ; On                      ;
; Auto Open-Drain Pins                                                       ; On                      ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                     ; Off                     ;
; Auto ROM Replacement                                                       ; On                      ; On                      ;
; Auto RAM Replacement                                                       ; On                      ; On                      ;
; Auto DSP Block Replacement                                                 ; On                      ; On                      ;
; Auto Shift Register Replacement                                            ; Auto                    ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                    ; Auto                    ;
; Auto Clock Enable Replacement                                              ; On                      ; On                      ;
; Strict RAM Replacement                                                     ; Off                     ; Off                     ;
; Allow Synchronous Control Signals                                          ; On                      ; On                      ;
; Force Use of Synchronous Clear Signals                                     ; Off                     ; Off                     ;
; Auto RAM Block Balancing                                                   ; On                      ; On                      ;
; Auto RAM to Logic Cell Conversion                                          ; Off                     ; Off                     ;
; Auto Resource Sharing                                                      ; Off                     ; Off                     ;
; Allow Any RAM Size For Recognition                                         ; Off                     ; Off                     ;
; Allow Any ROM Size For Recognition                                         ; Off                     ; Off                     ;
; Allow Any Shift Register Size For Recognition                              ; Off                     ; Off                     ;
; Use LogicLock Constraints during Resource Balancing                        ; On                      ; On                      ;
; Ignore translate_off and synthesis_off directives                          ; Off                     ; Off                     ;
; Timing-Driven Synthesis                                                    ; On                      ; On                      ;
; Report Parameter Settings                                                  ; On                      ; On                      ;
; Report Source Assignments                                                  ; On                      ; On                      ;
; Report Connectivity Checks                                                 ; On                      ; On                      ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                     ; Off                     ;
; Synchronization Register Chain Length                                      ; 2                       ; 2                       ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation      ; Normal compilation      ;
; HDL message level                                                          ; Level2                  ; Level2                  ;
; Suppress Register Optimization Related Messages                            ; Off                     ; Off                     ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                    ; 5000                    ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                    ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                     ; 100                     ;
; Clock MUX Protection                                                       ; On                      ; On                      ;
; Auto Gated Clock Conversion                                                ; Off                     ; Off                     ;
; Block Design Naming                                                        ; Auto                    ; Auto                    ;
; SDC constraint protection                                                  ; Off                     ; Off                     ;
; Synthesis Effort                                                           ; Auto                    ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                      ; On                      ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                     ; Off                     ;
; Analysis & Synthesis Message Level                                         ; Medium                  ; Medium                  ;
; Disable Register Merging Across Hierarchies                                ; Auto                    ; Auto                    ;
; Resource Aware Inference For Block RAM                                     ; On                      ; On                      ;
; Synthesis Seed                                                             ; 1                       ; 1                       ;
+----------------------------------------------------------------------------+-------------------------+-------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                       ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+---------+
; Block1.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/altera_lite/15.1/TF/MULTIPLICADOR/Block1.bdf                    ;         ;
; blocksumador8.bdf                ; yes             ; User Block Diagram/Schematic File  ; C:/altera_lite/15.1/TF/MULTIPLICADOR/blocksumador8.bdf             ;         ;
; Blocksumador16.bdf               ; yes             ; User Block Diagram/Schematic File  ; C:/altera_lite/15.1/TF/MULTIPLICADOR/Blocksumador16.bdf            ;         ;
; 32bits.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/altera_lite/15.1/TF/MULTIPLICADOR/32bits.bdf                    ;         ;
; CNT31.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/altera_lite/15.1/TF/MULTIPLICADOR/CNT31.bdf                     ;         ;
; SHIFTBOX.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/altera_lite/15.1/TF/MULTIPLICADOR/SHIFTBOX.bdf                  ;         ;
; SUMADOR32.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/altera_lite/15.1/TF/MULTIPLICADOR/SUMADOR32.bdf                 ;         ;
; REGISTRO32.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/altera_lite/15.1/TF/MULTIPLICADOR/REGISTRO32.bdf                ;         ;
; SETZERO.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/altera_lite/15.1/TF/MULTIPLICADOR/SETZERO.bdf                   ;         ;
; MULTIPLICADORSECUENCIAL.bdf      ; yes             ; User Block Diagram/Schematic File  ; C:/altera_lite/15.1/TF/MULTIPLICADOR/MULTIPLICADORSECUENCIAL.bdf   ;         ;
; REGISTRODESP32.bdf               ; yes             ; User Block Diagram/Schematic File  ; C:/altera_lite/15.1/TF/MULTIPLICADOR/REGISTRODESP32.bdf            ;         ;
; REGISTRODESP32SINCARGA.bdf       ; yes             ; User Block Diagram/Schematic File  ; C:/altera_lite/15.1/TF/MULTIPLICADOR/REGISTRODESP32SINCARGA.bdf    ;         ;
; SM.bdf                           ; yes             ; User Block Diagram/Schematic File  ; C:/altera_lite/15.1/TF/MULTIPLICADOR/SM.bdf                        ;         ;
; Block2.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/altera_lite/15.1/TF/MULTIPLICADOR/Block2.bdf                    ;         ;
; Block3.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/altera_lite/15.1/TF/MULTIPLICADOR/Block3.bdf                    ;         ;
; Contadorciclos.bdf               ; yes             ; User Block Diagram/Schematic File  ; C:/altera_lite/15.1/TF/MULTIPLICADOR/Contadorciclos.bdf            ;         ;
; sm3.bdf                          ; yes             ; User Block Diagram/Schematic File  ; C:/altera_lite/15.1/TF/MULTIPLICADOR/sm3.bdf                       ;         ;
; busmux.tdf                       ; yes             ; Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc    ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf    ;         ;
; aglobal151.inc                   ; yes             ; Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/muxlut.inc     ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc   ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc   ;         ;
; db/mux_l0d.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/altera_lite/15.1/TF/MULTIPLICADOR/db/mux_l0d.tdf                ;         ;
; 7483.bdf                         ; yes             ; Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/others/maxplus2/7483.bdf     ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 134              ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; CLK~input        ;
; Maximum fan-out          ; 199              ;
; Total fan-out            ; 1444             ;
; Average fan-out          ; 2.31             ;
+--------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                      ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Library Name ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; |MULTIPLICADORSECUENCIAL             ; 158 (0)           ; 199 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 134  ; 0            ; |MULTIPLICADORSECUENCIAL                                                                                   ; work         ;
;    |CNT31:inst14|                    ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|CNT31:inst14                                                                      ; work         ;
;       |Contadorciclos:inst|          ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|CNT31:inst14|Contadorciclos:inst                                                  ; work         ;
;    |REGISTRO32:inst12|               ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst12                                                                 ; work         ;
;       |32bits:inst7|                 ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst12|32bits:inst7                                                    ; work         ;
;          |Block3:inst3|              ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst12|32bits:inst7|Block3:inst3                                       ; work         ;
;             |Block2:inst3|           ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst12|32bits:inst7|Block3:inst3|Block2:inst3                          ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst12|32bits:inst7|Block3:inst3|Block2:inst3|Block1:inst2             ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst12|32bits:inst7|Block3:inst3|Block2:inst3|Block1:inst              ; work         ;
;             |Block2:inst|            ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst12|32bits:inst7|Block3:inst3|Block2:inst                           ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst12|32bits:inst7|Block3:inst3|Block2:inst|Block1:inst2              ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst12|32bits:inst7|Block3:inst3|Block2:inst|Block1:inst               ; work         ;
;          |Block3:inst|               ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst12|32bits:inst7|Block3:inst                                        ; work         ;
;             |Block2:inst3|           ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst12|32bits:inst7|Block3:inst|Block2:inst3                           ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst12|32bits:inst7|Block3:inst|Block2:inst3|Block1:inst2              ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst12|32bits:inst7|Block3:inst|Block2:inst3|Block1:inst               ; work         ;
;             |Block2:inst|            ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst12|32bits:inst7|Block3:inst|Block2:inst                            ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst12|32bits:inst7|Block3:inst|Block2:inst|Block1:inst2               ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst12|32bits:inst7|Block3:inst|Block2:inst|Block1:inst                ; work         ;
;    |REGISTRO32:inst13|               ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst13                                                                 ; work         ;
;       |32bits:inst7|                 ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst13|32bits:inst7                                                    ; work         ;
;          |Block3:inst3|              ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst13|32bits:inst7|Block3:inst3                                       ; work         ;
;             |Block2:inst3|           ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst13|32bits:inst7|Block3:inst3|Block2:inst3                          ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst13|32bits:inst7|Block3:inst3|Block2:inst3|Block1:inst2             ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst13|32bits:inst7|Block3:inst3|Block2:inst3|Block1:inst              ; work         ;
;             |Block2:inst|            ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst13|32bits:inst7|Block3:inst3|Block2:inst                           ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst13|32bits:inst7|Block3:inst3|Block2:inst|Block1:inst2              ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst13|32bits:inst7|Block3:inst3|Block2:inst|Block1:inst               ; work         ;
;          |Block3:inst|               ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst13|32bits:inst7|Block3:inst                                        ; work         ;
;             |Block2:inst3|           ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst13|32bits:inst7|Block3:inst|Block2:inst3                           ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst13|32bits:inst7|Block3:inst|Block2:inst3|Block1:inst2              ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst13|32bits:inst7|Block3:inst|Block2:inst3|Block1:inst               ; work         ;
;             |Block2:inst|            ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst13|32bits:inst7|Block3:inst|Block2:inst                            ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst13|32bits:inst7|Block3:inst|Block2:inst|Block1:inst2               ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst13|32bits:inst7|Block3:inst|Block2:inst|Block1:inst                ; work         ;
;    |REGISTRO32:inst2|                ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst2                                                                  ; work         ;
;       |32bits:inst7|                 ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst2|32bits:inst7                                                     ; work         ;
;          |Block3:inst3|              ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst2|32bits:inst7|Block3:inst3                                        ; work         ;
;             |Block2:inst3|           ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst2|32bits:inst7|Block3:inst3|Block2:inst3                           ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst2|32bits:inst7|Block3:inst3|Block2:inst3|Block1:inst2              ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst2|32bits:inst7|Block3:inst3|Block2:inst3|Block1:inst               ; work         ;
;             |Block2:inst|            ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst2|32bits:inst7|Block3:inst3|Block2:inst                            ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst2|32bits:inst7|Block3:inst3|Block2:inst|Block1:inst2               ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst2|32bits:inst7|Block3:inst3|Block2:inst|Block1:inst                ; work         ;
;          |Block3:inst|               ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst2|32bits:inst7|Block3:inst                                         ; work         ;
;             |Block2:inst3|           ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst2|32bits:inst7|Block3:inst|Block2:inst3                            ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst2|32bits:inst7|Block3:inst|Block2:inst3|Block1:inst2               ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst2|32bits:inst7|Block3:inst|Block2:inst3|Block1:inst                ; work         ;
;             |Block2:inst|            ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst2|32bits:inst7|Block3:inst|Block2:inst                             ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst2|32bits:inst7|Block3:inst|Block2:inst|Block1:inst2                ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst2|32bits:inst7|Block3:inst|Block2:inst|Block1:inst                 ; work         ;
;    |REGISTRO32:inst5|                ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst5                                                                  ; work         ;
;       |32bits:inst7|                 ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst5|32bits:inst7                                                     ; work         ;
;          |Block3:inst3|              ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst5|32bits:inst7|Block3:inst3                                        ; work         ;
;             |Block2:inst3|           ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst5|32bits:inst7|Block3:inst3|Block2:inst3                           ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst5|32bits:inst7|Block3:inst3|Block2:inst3|Block1:inst2              ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst5|32bits:inst7|Block3:inst3|Block2:inst3|Block1:inst               ; work         ;
;             |Block2:inst|            ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst5|32bits:inst7|Block3:inst3|Block2:inst                            ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst5|32bits:inst7|Block3:inst3|Block2:inst|Block1:inst2               ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst5|32bits:inst7|Block3:inst3|Block2:inst|Block1:inst                ; work         ;
;          |Block3:inst|               ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst5|32bits:inst7|Block3:inst                                         ; work         ;
;             |Block2:inst3|           ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst5|32bits:inst7|Block3:inst|Block2:inst3                            ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst5|32bits:inst7|Block3:inst|Block2:inst3|Block1:inst2               ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst5|32bits:inst7|Block3:inst|Block2:inst3|Block1:inst                ; work         ;
;             |Block2:inst|            ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst5|32bits:inst7|Block3:inst|Block2:inst                             ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst5|32bits:inst7|Block3:inst|Block2:inst|Block1:inst2                ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRO32:inst5|32bits:inst7|Block3:inst|Block2:inst|Block1:inst                 ; work         ;
;    |REGISTRODESP32:inst7|            ; 32 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32:inst7                                                              ; work         ;
;       |32bits:inst|                  ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32:inst7|32bits:inst                                                  ; work         ;
;          |Block3:inst3|              ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32:inst7|32bits:inst|Block3:inst3                                     ; work         ;
;             |Block2:inst3|           ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32:inst7|32bits:inst|Block3:inst3|Block2:inst3                        ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32:inst7|32bits:inst|Block3:inst3|Block2:inst3|Block1:inst2           ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32:inst7|32bits:inst|Block3:inst3|Block2:inst3|Block1:inst            ; work         ;
;             |Block2:inst|            ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32:inst7|32bits:inst|Block3:inst3|Block2:inst                         ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32:inst7|32bits:inst|Block3:inst3|Block2:inst|Block1:inst2            ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32:inst7|32bits:inst|Block3:inst3|Block2:inst|Block1:inst             ; work         ;
;          |Block3:inst|               ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32:inst7|32bits:inst|Block3:inst                                      ; work         ;
;             |Block2:inst3|           ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32:inst7|32bits:inst|Block3:inst|Block2:inst3                         ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32:inst7|32bits:inst|Block3:inst|Block2:inst3|Block1:inst2            ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32:inst7|32bits:inst|Block3:inst|Block2:inst3|Block1:inst             ; work         ;
;             |Block2:inst|            ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32:inst7|32bits:inst|Block3:inst|Block2:inst                          ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32:inst7|32bits:inst|Block3:inst|Block2:inst|Block1:inst2             ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32:inst7|32bits:inst|Block3:inst|Block2:inst|Block1:inst              ; work         ;
;       |busmux:inst12|                ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32:inst7|busmux:inst12                                                ; work         ;
;          |lpm_mux:$00000|            ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32:inst7|busmux:inst12|lpm_mux:$00000                                 ; work         ;
;             |mux_l0d:auto_generated| ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32:inst7|busmux:inst12|lpm_mux:$00000|mux_l0d:auto_generated          ; work         ;
;    |REGISTRODESP32SINCARGA:inst11|   ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32SINCARGA:inst11                                                     ; work         ;
;       |32bits:inst2|                 ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32SINCARGA:inst11|32bits:inst2                                        ; work         ;
;          |Block3:inst3|              ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32SINCARGA:inst11|32bits:inst2|Block3:inst3                           ; work         ;
;             |Block2:inst3|           ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32SINCARGA:inst11|32bits:inst2|Block3:inst3|Block2:inst3              ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32SINCARGA:inst11|32bits:inst2|Block3:inst3|Block2:inst3|Block1:inst2 ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32SINCARGA:inst11|32bits:inst2|Block3:inst3|Block2:inst3|Block1:inst  ; work         ;
;             |Block2:inst|            ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32SINCARGA:inst11|32bits:inst2|Block3:inst3|Block2:inst               ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32SINCARGA:inst11|32bits:inst2|Block3:inst3|Block2:inst|Block1:inst2  ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32SINCARGA:inst11|32bits:inst2|Block3:inst3|Block2:inst|Block1:inst   ; work         ;
;          |Block3:inst|               ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32SINCARGA:inst11|32bits:inst2|Block3:inst                            ; work         ;
;             |Block2:inst3|           ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32SINCARGA:inst11|32bits:inst2|Block3:inst|Block2:inst3               ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32SINCARGA:inst11|32bits:inst2|Block3:inst|Block2:inst3|Block1:inst2  ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32SINCARGA:inst11|32bits:inst2|Block3:inst|Block2:inst3|Block1:inst   ; work         ;
;             |Block2:inst|            ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32SINCARGA:inst11|32bits:inst2|Block3:inst|Block2:inst                ; work         ;
;                |Block1:inst2|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32SINCARGA:inst11|32bits:inst2|Block3:inst|Block2:inst|Block1:inst2   ; work         ;
;                |Block1:inst|         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|REGISTRODESP32SINCARGA:inst11|32bits:inst2|Block3:inst|Block2:inst|Block1:inst    ; work         ;
;    |SETZERO:inst6|                   ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SETZERO:inst6                                                                     ; work         ;
;       |busmux:inst|                  ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SETZERO:inst6|busmux:inst                                                         ; work         ;
;          |lpm_mux:$00000|            ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SETZERO:inst6|busmux:inst|lpm_mux:$00000                                          ; work         ;
;             |mux_l0d:auto_generated| ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SETZERO:inst6|busmux:inst|lpm_mux:$00000|mux_l0d:auto_generated                   ; work         ;
;    |SETZERO:inst99|                  ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SETZERO:inst99                                                                    ; work         ;
;       |busmux:inst|                  ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SETZERO:inst99|busmux:inst                                                        ; work         ;
;          |lpm_mux:$00000|            ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SETZERO:inst99|busmux:inst|lpm_mux:$00000                                         ; work         ;
;             |mux_l0d:auto_generated| ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SETZERO:inst99|busmux:inst|lpm_mux:$00000|mux_l0d:auto_generated                  ; work         ;
;    |SM:inst15|                       ; 5 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SM:inst15                                                                         ; work         ;
;       |sm3:inst|                     ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SM:inst15|sm3:inst                                                                ; work         ;
;    |SUMADOR32:inst|                  ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SUMADOR32:inst                                                                    ; work         ;
;       |Blocksumador16:inst1|         ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SUMADOR32:inst|Blocksumador16:inst1                                               ; work         ;
;          |blocksumador8:inst1|       ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SUMADOR32:inst|Blocksumador16:inst1|blocksumador8:inst1                           ; work         ;
;             |7483:inst1|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SUMADOR32:inst|Blocksumador16:inst1|blocksumador8:inst1|7483:inst1                ; work         ;
;             |7483:inst|              ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SUMADOR32:inst|Blocksumador16:inst1|blocksumador8:inst1|7483:inst                 ; work         ;
;          |blocksumador8:inst2|       ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SUMADOR32:inst|Blocksumador16:inst1|blocksumador8:inst2                           ; work         ;
;             |7483:inst1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SUMADOR32:inst|Blocksumador16:inst1|blocksumador8:inst2|7483:inst1                ; work         ;
;             |7483:inst|              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SUMADOR32:inst|Blocksumador16:inst1|blocksumador8:inst2|7483:inst                 ; work         ;
;       |Blocksumador16:inst|          ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SUMADOR32:inst|Blocksumador16:inst                                                ; work         ;
;          |blocksumador8:inst1|       ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SUMADOR32:inst|Blocksumador16:inst|blocksumador8:inst1                            ; work         ;
;             |7483:inst1|             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SUMADOR32:inst|Blocksumador16:inst|blocksumador8:inst1|7483:inst1                 ; work         ;
;             |7483:inst|              ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SUMADOR32:inst|Blocksumador16:inst|blocksumador8:inst1|7483:inst                  ; work         ;
;          |blocksumador8:inst2|       ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SUMADOR32:inst|Blocksumador16:inst|blocksumador8:inst2                            ; work         ;
;             |7483:inst1|             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SUMADOR32:inst|Blocksumador16:inst|blocksumador8:inst2|7483:inst1                 ; work         ;
;             |7483:inst|              ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MULTIPLICADORSECUENCIAL|SUMADOR32:inst|Blocksumador16:inst|blocksumador8:inst2|7483:inst                  ; work         ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 199   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 199   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 96    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REGISTRO32:inst12|BUSMUX:inst1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 32    ; Untyped                                            ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REGISTRO32:inst5|BUSMUX:inst1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 32    ; Untyped                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SETZERO:inst99|BUSMUX:inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 32    ; Untyped                                        ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SETZERO:inst6|BUSMUX:inst ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 32    ; Untyped                                       ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REGISTRODESP32:inst7|BUSMUX:inst12 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 32    ; Untyped                                                ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REGISTRO32:inst2|BUSMUX:inst1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 32    ; Untyped                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REGISTRO32:inst13|BUSMUX:inst1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 32    ; Untyped                                            ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 134                         ;
; cycloneiii_ff         ; 199                         ;
;     CLR               ; 103                         ;
;     ENA CLR           ; 96                          ;
; cycloneiii_lcell_comb ; 158                         ;
;     normal            ; 158                         ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 32                          ;
;         4 data inputs ; 101                         ;
;                       ;                             ;
; Max LUT depth         ; 23.00                       ;
; Average LUT depth     ; 5.86                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sat Jun 29 19:50:14 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MULTIPLICADORSECUENCIAL -c MULTIPLICADORSECUENCIAL
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (12018): Entity "Latch" will be ignored because it conflicts with Quartus Prime primitive name
Info (12021): Found 1 design units, including 1 entities, in source file latch.bdf
Info (12021): Found 1 design units, including 1 entities, in source file k1.bdf
    Info (12023): Found entity 1: K1
Info (12021): Found 1 design units, including 1 entities, in source file contadorciclosmodificado.bdf
    Info (12023): Found entity 1: ContadorciclosModificado
Info (12021): Found 1 design units, including 1 entities, in source file k0.bdf
    Info (12023): Found entity 1: K0
Info (12021): Found 1 design units, including 1 entities, in source file block4.bdf
    Info (12023): Found entity 1: Block4
Info (12021): Found 1 design units, including 1 entities, in source file block1.bdf
    Info (12023): Found entity 1: Block1
Info (12021): Found 1 design units, including 1 entities, in source file blocksumador8.bdf
    Info (12023): Found entity 1: blocksumador8
Info (12021): Found 1 design units, including 1 entities, in source file blocksumador32.bdf
    Info (12023): Found entity 1: Blocksumador32
Info (12021): Found 1 design units, including 1 entities, in source file blocksumador16.bdf
    Info (12023): Found entity 1: Blocksumador16
Info (12021): Found 1 design units, including 1 entities, in source file 32bits.bdf
    Info (12023): Found entity 1: 32bits
Info (12021): Found 1 design units, including 1 entities, in source file cnt31.bdf
    Info (12023): Found entity 1: CNT31
Info (12021): Found 1 design units, including 1 entities, in source file shiftbox.bdf
    Info (12023): Found entity 1: SHIFTBOX
Info (12021): Found 1 design units, including 1 entities, in source file sumador32.bdf
    Info (12023): Found entity 1: SUMADOR32
Info (12021): Found 1 design units, including 1 entities, in source file registro32.bdf
    Info (12023): Found entity 1: REGISTRO32
Info (12021): Found 1 design units, including 1 entities, in source file setzero.bdf
    Info (12023): Found entity 1: SETZERO
Info (12021): Found 1 design units, including 1 entities, in source file multiplicadorsecuencial.bdf
    Info (12023): Found entity 1: MULTIPLICADORSECUENCIAL
Info (12021): Found 1 design units, including 1 entities, in source file registrodesp32.bdf
    Info (12023): Found entity 1: REGISTRODESP32
Info (12021): Found 1 design units, including 1 entities, in source file registrodesp32sincarga.bdf
    Info (12023): Found entity 1: REGISTRODESP32SINCARGA
Info (12021): Found 1 design units, including 1 entities, in source file sm.bdf
    Info (12023): Found entity 1: SM
Info (12021): Found 1 design units, including 1 entities, in source file copia4bits.bdf
    Info (12023): Found entity 1: copia4bits
Info (12021): Found 1 design units, including 1 entities, in source file copia16bits.bdf
    Info (12023): Found entity 1: copia16bits
Info (12021): Found 1 design units, including 1 entities, in source file block2.bdf
    Info (12023): Found entity 1: Block2
Info (12021): Found 1 design units, including 1 entities, in source file block3.bdf
    Info (12023): Found entity 1: Block3
Info (12021): Found 1 design units, including 1 entities, in source file test.bdf
    Info (12023): Found entity 1: TEST
Info (12021): Found 1 design units, including 1 entities, in source file contadorciclos.bdf
    Info (12023): Found entity 1: Contadorciclos
Info (12021): Found 1 design units, including 1 entities, in source file contadorciclos4.bdf
    Info (12023): Found entity 1: ContadorCiclos4
Info (12021): Found 1 design units, including 1 entities, in source file contadorciclos7.bdf
    Info (12023): Found entity 1: ContadorCiclos7
Info (12021): Found 1 design units, including 1 entities, in source file sm2.bdf
    Info (12023): Found entity 1: sm2
Info (12021): Found 1 design units, including 1 entities, in source file victor.bdf
    Info (12023): Found entity 1: victor
Info (12021): Found 1 design units, including 1 entities, in source file latc.bdf
    Info (12023): Found entity 1: latc
Info (12021): Found 1 design units, including 1 entities, in source file test2.bdf
    Info (12023): Found entity 1: TEST2
Info (12021): Found 1 design units, including 1 entities, in source file test3.bdf
    Info (12023): Found entity 1: TEST3
Info (12021): Found 1 design units, including 1 entities, in source file test4.bdf
    Info (12023): Found entity 1: TEST4
Info (12021): Found 1 design units, including 1 entities, in source file test5.bdf
    Info (12023): Found entity 1: TEST5
Info (12021): Found 1 design units, including 1 entities, in source file sm3.bdf
    Info (12023): Found entity 1: sm3
Info (12021): Found 1 design units, including 1 entities, in source file test6.bdf
    Info (12023): Found entity 1: TEST6
Info (12127): Elaborating entity "MULTIPLICADORSECUENCIAL" for the top level hierarchy
Info (12128): Elaborating entity "SM" for hierarchy "SM:inst15"
Info (12128): Elaborating entity "sm3" for hierarchy "SM:inst15|sm3:inst"
Info (12128): Elaborating entity "CNT31" for hierarchy "CNT31:inst14"
Info (12128): Elaborating entity "Contadorciclos" for hierarchy "CNT31:inst14|Contadorciclos:inst"
Info (12128): Elaborating entity "REGISTRO32" for hierarchy "REGISTRO32:inst12"
Info (12128): Elaborating entity "32bits" for hierarchy "REGISTRO32:inst12|32bits:inst7"
Info (12128): Elaborating entity "Block3" for hierarchy "REGISTRO32:inst12|32bits:inst7|Block3:inst3"
Info (12128): Elaborating entity "Block2" for hierarchy "REGISTRO32:inst12|32bits:inst7|Block3:inst3|Block2:inst"
Info (12128): Elaborating entity "Block1" for hierarchy "REGISTRO32:inst12|32bits:inst7|Block3:inst3|Block2:inst|Block1:inst"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "REGISTRO32:inst12|BUSMUX:inst1"
Info (12130): Elaborated megafunction instantiation "REGISTRO32:inst12|BUSMUX:inst1"
Info (12133): Instantiated megafunction "REGISTRO32:inst12|BUSMUX:inst1" with the following parameter:
    Info (12134): Parameter "WIDTH" = "32"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "REGISTRO32:inst12|BUSMUX:inst1|lpm_mux:$00000" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12131): Elaborated megafunction instantiation "REGISTRO32:inst12|BUSMUX:inst1|lpm_mux:$00000", which is child of megafunction instantiation "REGISTRO32:inst12|BUSMUX:inst1" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_l0d.tdf
    Info (12023): Found entity 1: mux_l0d File: C:/altera_lite/15.1/TF/MULTIPLICADOR/db/mux_l0d.tdf Line: 23
Info (12128): Elaborating entity "mux_l0d" for hierarchy "REGISTRO32:inst12|BUSMUX:inst1|lpm_mux:$00000|mux_l0d:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "SETZERO" for hierarchy "SETZERO:inst99"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "SETZERO:inst99|BUSMUX:inst"
Info (12130): Elaborated megafunction instantiation "SETZERO:inst99|BUSMUX:inst"
Info (12133): Instantiated megafunction "SETZERO:inst99|BUSMUX:inst" with the following parameter:
    Info (12134): Parameter "WIDTH" = "32"
Info (12128): Elaborating entity "SHIFTBOX" for hierarchy "SHIFTBOX:inst4"
Info (12128): Elaborating entity "SUMADOR32" for hierarchy "SUMADOR32:inst"
Info (12128): Elaborating entity "Blocksumador16" for hierarchy "SUMADOR32:inst|Blocksumador16:inst1"
Info (12128): Elaborating entity "blocksumador8" for hierarchy "SUMADOR32:inst|Blocksumador16:inst1|blocksumador8:inst2"
Info (12128): Elaborating entity "7483" for hierarchy "SUMADOR32:inst|Blocksumador16:inst1|blocksumador8:inst2|7483:inst1"
Info (12130): Elaborated megafunction instantiation "SUMADOR32:inst|Blocksumador16:inst1|blocksumador8:inst2|7483:inst1"
Info (12128): Elaborating entity "REGISTRODESP32" for hierarchy "REGISTRODESP32:inst7"
Info (12128): Elaborating entity "REGISTRODESP32SINCARGA" for hierarchy "REGISTRODESP32SINCARGA:inst11"
Info (13014): Ignored 8 buffer(s)
    Info (13019): Ignored 8 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 419 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 67 output pins
    Info (21061): Implemented 285 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 835 megabytes
    Info: Processing ended: Sat Jun 29 19:51:33 2019
    Info: Elapsed time: 00:01:19
    Info: Total CPU time (on all processors): 00:01:49


