{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 14 14:58:49 2019 " "Info: Processing started: Sat Dec 14 14:58:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off whowins -c whowins --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off whowins -c whowins --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "P b1 14.388 ns Longest " "Info: Longest tpd from source pin \"P\" to destination pin \"b1\" is 14.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns P 1 PIN PIN_100 4 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_100; Fanout = 4; PIN Node = 'P'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/shortenedwhowins/whowins.bdf" { { 16 128 144 184 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.113 ns) + CELL(0.454 ns) 7.702 ns inst11~0 2 COMB LC_X21_Y11_N4 2 " "Info: 2: + IC(6.113 ns) + CELL(0.454 ns) = 7.702 ns; Loc. = LC_X21_Y11_N4; Fanout = 2; COMB Node = 'inst11~0'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.567 ns" { P inst11~0 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/shortenedwhowins/whowins.bdf" { { 296 744 808 344 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.454 ns) 9.100 ns inst17~0 3 COMB LC_X21_Y10_N6 2 " "Info: 3: + IC(0.944 ns) + CELL(0.454 ns) = 9.100 ns; Loc. = LC_X21_Y10_N6; Fanout = 2; COMB Node = 'inst17~0'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { inst11~0 inst17~0 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/shortenedwhowins/whowins.bdf" { { 800 744 808 848 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.340 ns) 10.374 ns inst20~0 4 COMB LC_X21_Y11_N5 1 " "Info: 4: + IC(0.934 ns) + CELL(0.340 ns) = 10.374 ns; Loc. = LC_X21_Y11_N5; Fanout = 1; COMB Node = 'inst20~0'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { inst17~0 inst20~0 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/shortenedwhowins/whowins.bdf" { { 344 920 1024 456 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.340 ns) 11.036 ns inst20~2 5 COMB LC_X21_Y11_N2 1 " "Info: 5: + IC(0.322 ns) + CELL(0.340 ns) = 11.036 ns; Loc. = LC_X21_Y11_N2; Fanout = 1; COMB Node = 'inst20~2'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { inst20~0 inst20~2 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/shortenedwhowins/whowins.bdf" { { 344 920 1024 456 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(1.622 ns) 14.388 ns b1 6 PIN PIN_48 0 " "Info: 6: + IC(1.730 ns) + CELL(1.622 ns) = 14.388 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'b1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.352 ns" { inst20~2 b1 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/shortenedwhowins/whowins.bdf" { { 392 1064 1240 408 "b1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.345 ns ( 30.20 % ) " "Info: Total cell delay = 4.345 ns ( 30.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.043 ns ( 69.80 % ) " "Info: Total interconnect delay = 10.043 ns ( 69.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.388 ns" { P inst11~0 inst17~0 inst20~0 inst20~2 b1 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "14.388 ns" { P {} P~out0 {} inst11~0 {} inst17~0 {} inst20~0 {} inst20~2 {} b1 {} } { 0.000ns 0.000ns 6.113ns 0.944ns 0.934ns 0.322ns 1.730ns } { 0.000ns 1.135ns 0.454ns 0.454ns 0.340ns 0.340ns 1.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 14 14:58:50 2019 " "Info: Processing ended: Sat Dec 14 14:58:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
