module XOR(A, B, Q);

input A, B;
output Q;
wire T1, T2, Abar, Bbar;

not (Abar, A), (Bbar, B);
and (T1, A, Bbar), (T2, Abar, B);
or (Q, T1, T2);

endmodule
