# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../hw.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../hw.srcs/sources_1/bd/system/ipshared/34f8/hdl" --include "D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../hw.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../../hw.ip_user_files/bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../../hw.ip_user_files/bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" \
"../../../../hw.ip_user_files/bd/system/ip/system_xbar_4/sim/system_xbar_4.v" \
"../../../../hw.ip_user_files/bd/system/ip/system_xbar_5/sim/system_xbar_5.v" \
"../../../../hw.ip_user_files/bd/system/sim/system.v" \
"../../../../hw.ip_user_files/bd/system/ip/system_blk_mem_gen_0_0/sim/system_blk_mem_gen_0_0.v" \

sv xil_defaultlib  --include "../../../../hw.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../hw.srcs/sources_1/bd/system/ipshared/34f8/hdl" --include "D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../hw.ip_user_files/bd/system/ip/system_i2s_receiver_0_0/sim/system_i2s_receiver_0_0.sv" \

verilog xil_defaultlib  --include "../../../../hw.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../hw.srcs/sources_1/bd/system/ipshared/34f8/hdl" --include "D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../hw.ip_user_files/bd/system/ip/system_xlslice_0_0/sim/system_xlslice_0_0.v" \
"../../../../hw.ip_user_files/bd/system/ip/system_auto_us_0/sim/system_auto_us_0.v" \
"../../../../hw.ip_user_files/bd/system/ip/system_auto_us_1/sim/system_auto_us_1.v" \
"../../../../hw.ip_user_files/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../../hw.ip_user_files/bd/system/ip/system_auto_pc_5/sim/system_auto_pc_5.v" \
"../../../../hw.ip_user_files/bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../../hw.ip_user_files/bd/system/ip/system_auto_pc_2/sim/system_auto_pc_2.v" \
"../../../../hw.ip_user_files/bd/system/ip/system_auto_pc_3/sim/system_auto_pc_3.v" \
"../../../../hw.ip_user_files/bd/system/ip/system_auto_pc_4/sim/system_auto_pc_4.v" \
"../../../../hw.srcs/sources_1/imports/hdl/system_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
