// Seed: 153766462
module module_0 ();
endmodule
module module_1 #(
    parameter id_1 = 32'd21
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output logic [7:0] id_3;
  output wire id_2;
  inout wire _id_1;
  module_0 modCall_1 ();
  assign id_3[id_1] = id_4;
endmodule
module module_2 (
    input  tri1  id_0,
    output uwire id_1,
    input  tri   id_2
);
  wire id_4 = id_4;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_14 = 32'd80
) (
    input wor id_0,
    output wand id_1,
    input tri1 id_2,
    output wand id_3,
    output supply0 id_4
    , id_16,
    output tri1 id_5,
    output uwire id_6,
    output wire id_7,
    output wire id_8,
    input tri0 id_9,
    input wor id_10,
    input wire id_11,
    input tri0 id_12,
    input uwire id_13,
    input tri _id_14
);
  wire [id_14 : -1] id_17, id_18;
  module_0 modCall_1 ();
  assign id_18 = id_14;
endmodule
