# 1 "arch/arm/boot/dts/artpec6-devboard.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/artpec6-devboard.dts"
# 9 "arch/arm/boot/dts/artpec6-devboard.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/artpec6.dtsi" 1
# 43 "arch/arm/boot/dts/artpec6.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 44 "arch/arm/boot/dts/artpec6.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/axis,artpec6-clkctrl.h" 1
# 45 "arch/arm/boot/dts/artpec6.dtsi" 2
# 1 "arch/arm/boot/dts/skeleton.dtsi" 1
# 12 "arch/arm/boot/dts/skeleton.dtsi"
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 46 "arch/arm/boot/dts/artpec6.dtsi" 2

/ {
 compatible = "axis,artpec6";
 interrupt-parent = <&intc>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a9";
   reg = <0>;
   next-level-cache = <&pl310>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a9";
   reg = <1>;
   next-level-cache = <&pl310>;
  };
 };

 syscon: syscon@f8000000 {
  compatible = "axis,artpec6-syscon", "syscon";
  reg = <0xf8000000 0x48>;
 };

 psci {
  compatible = "arm,psci-0.2", "arm,psci";
  method = "smc";
  psci_version = <0x84000000>;
  cpu_on = <0x84000003>;
  system_reset = <0x84000009>;
 };

 scu@faf00000 {
  compatible = "arm,cortex-a9-scu";
  reg = <0xfaf00000 0x58>;
 };


 ext_clk: ext_clk {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <50000000>;
 };

 eth_phy_ref_clk: eth_phy_ref_clk {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <125000000>;
 };

 clkctrl: clkctrl@0xf8000000 {
  #clock-cells = <1>;
  compatible = "axis,artpec6-clkctrl";
  reg = <0xf8000000 0x48>;
  clocks = <&ext_clk>;
  clock-names = "sys_refclk";
 };

 gtimer@faf00200 {
  compatible = "arm,cortex-a9-global-timer";
  reg = <0xfaf00200 0x20>;
  interrupts = <1 11 0xf01>;
  clocks = <&clkctrl 1>;
 };

 timer@faf00600 {
  compatible = "arm,cortex-a9-twd-timer";
  reg = <0xfaf00600 0x20>;
  interrupts = <1 13 0xf04>;
  clocks = <&clkctrl 1>;
  status = "disabled";
 };

 intc: interrupt-controller@faf01000 {
  interrupt-controller;
  compatible = "arm,cortex-a9-gic";
  #interrupt-cells = <3>;
  reg = < 0xfaf01000 0x1000 >, < 0xfaf00100 0x0100 >;
 };

 pl310: cache-controller@faf10000 {
  compatible = "arm,pl310-cache";
  cache-unified;
  cache-level = <2>;
  reg = <0xfaf10000 0x1000>;
  interrupts = <0 4 4>;
  arm,data-latency = <1 1 1>;
  arm,tag-latency = <1 1 1>;
  arm,filter-ranges = <0x0 0x80000000>;
  arm,double-linefill = <1>;
  arm,double-linefill-incr = <0>;
  arm,double-linefill-wrap = <0>;
  prefetch-data = <1>;
  prefetch-instr = <1>;
  arm,prefetch-offset = <0>;
  arm,prefetch-drop = <1>;
 };

 pmu {
  compatible = "arm,cortex-a9-pmu";
  interrupts = <0 0 4>,
   <0 1 4>;
  interrupt-affinity = <&cpu0>, <&cpu1>;
  interrupt-parent = <&intc>;
 };

 pcie: pcie@f8050000 {
  compatible = "axis,artpec6-pcie", "snps,dw-pcie";
  reg = <0xf8050000 0x2000
         0xf8040000 0x1000
         0xc0000000 0x2000>;
  reg-names = "dbi", "phy", "config";
  #address-cells = <3>;
  #size-cells = <2>;
  device_type = "pci";

  ranges = <0x81000000 0 0 0xc0002000 0 0x00010000

     0x82000000 0 0xc0012000 0xc0012000 0 0x1ffee000>;
  num-lanes = <2>;
  bus-range = <0x00 0xff>;
  interrupts = <0 148 4>;
  interrupt-names = "msi";
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0x7>;
  interrupt-map = <0 0 0 1 &intc 0 144 4>,
    <0 0 0 2 &intc 0 145 4>,
    <0 0 0 3 &intc 0 146 4>,
    <0 0 0 4 &intc 0 147 4>;
  axis,syscon-pcie = <&syscon>;
  status = "disabled";
 };

 amba@0 {
  compatible = "simple-bus";
  #address-cells = <0x1>;
  #size-cells = <0x1>;
  interrupt-parent = <&intc>;
  ranges;
  dma-ranges = <0x80000000 0x00000000 0x40000000>;
  dma-coherent;

  ethernet: ethernet@f8010000 {
   clock-names = "phy_ref_clk", "apb_pclk";
   clocks = <&eth_phy_ref_clk>,
    <&clkctrl 4>;
   compatible = "snps,dwc-qos-ethernet-4.10";
   interrupt-parent = <&intc>;
   interrupts = <0 98 4>;
   reg = <0xf8010000 0x4000>;

   snps,write-requests = <2>;
   snps,read-requests = <16>;
   snps,txpbl = <8>;
   snps,rxpbl = <2>;

   status = "disabled";
  };

  uart0: serial@f8036000 {
   compatible = "arm,pl011", "arm,primecell";
   reg = <0xf8036000 0x1000>;
   interrupts = <0 105 4>;
   clocks = <&clkctrl 13>,
    <&clkctrl 12>;
   clock-names = "uart_clk", "apb_pclk";
   status = "disabled";
  };
  uart1: serial@f8037000 {
   compatible = "arm,pl011", "arm,primecell";
   reg = <0xf8037000 0x1000>;
   interrupts = <0 113 4>;
   clocks = <&clkctrl 13>,
    <&clkctrl 12>;
   clock-names = "uart_clk", "apb_pclk";
   status = "disabled";
  };
  uart2: serial@f8038000 {
   compatible = "arm,pl011", "arm,primecell";
   reg = <0xf8038000 0x1000>;
   interrupts = <0 121 4>;
   clocks = <&clkctrl 13>,
    <&clkctrl 12>;
   clock-names = "uart_clk", "apb_pclk";
   status = "disabled";
  };
  uart3: serial@f8039000 {
   compatible = "arm,pl011", "arm,primecell";
   reg = <0xf8039000 0x1000>;
   interrupts = <0 129 4>;
   clocks = <&clkctrl 13>,
    <&clkctrl 12>;
   clock-names = "uart_clk", "apb_pclk";
   status = "disabled";
  };
 };
};
# 11 "arch/arm/boot/dts/artpec6-devboard.dts" 2

/ {
 model = "ARTPEC-6 development board";
 compatible = "axis,artpec6-dev-board", "axis,artpec6";

 aliases {
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  serial3 = &uart3;
 };

 chosen {
  stdout-path = "serial3:115200n8";
 };

 memory {
  device_type = "memory";
  reg = <0x0 0x10000000>;
 };
};

&uart0 {
 status = "okay";
};

&uart1 {
 status = "okay";
};

&uart2 {
 status = "okay";
};

&uart3 {
 status = "okay";
};

&pcie {
 status = "okay";
};

&ethernet {
 status = "okay";

 phy-handle = <&phy1>;
 phy-mode = "gmii";

 mdio {
  #address-cells = <0x1>;
  #size-cells = <0x0>;
  phy1: phy@0 {
   compatible = "ethernet-phy-ieee802.3-c22";
   device_type = "ethernet-phy";
   reg = <0x0>;
  };
 };
};
