

================================================================
== Vivado HLS Report for 'StreamingDataWidthCo_1'
================================================================
* Date:           Sat Jan 30 15:33:50 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_StreamingDataWidthConverter_Batch_0
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.025 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3074|     3074| 30.740 us | 30.740 us |  3074|  3074|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     3072|     3072|         2|          1|          1|  3072|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %out_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "store i32 0, i32* %i_1" [/workspace/finn-hlslib/streamtools.h:402]   --->   Operation 8 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [/workspace/finn-hlslib/streamtools.h:402]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%r_V = phi i16 [ 0, %0 ], [ %trunc_ln, %hls_label_2_end ]" [/workspace/finn-hlslib/streamtools.h:402]   --->   Operation 10 'phi' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%t_0 = phi i12 [ 0, %0 ], [ %t, %hls_label_2_end ]"   --->   Operation 11 'phi' 't_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.99ns)   --->   "%icmp_ln402 = icmp eq i12 %t_0, -1024" [/workspace/finn-hlslib/streamtools.h:402]   --->   Operation 12 'icmp' 'icmp_ln402' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.54ns)   --->   "%t = add i12 %t_0, 1" [/workspace/finn-hlslib/streamtools.h:402]   --->   Operation 14 'add' 't' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln402, label %3, label %hls_label_2_begin" [/workspace/finn-hlslib/streamtools.h:402]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_1_load = load i32* %i_1" [/workspace/finn-hlslib/streamtools.h:409]   --->   Operation 16 'load' 'i_1_load' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_V_V)" [/workspace/finn-hlslib/streamtools.h:405]   --->   Operation 17 'read' 'tmp_V' <Predicate = (!icmp_ln402)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %tmp_V, i16 %r_V)" [/workspace/finn-hlslib/streamtools.h:407]   --->   Operation 18 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.55ns)   --->   "%i = add i32 %i_1_load, 1" [/workspace/finn-hlslib/streamtools.h:409]   --->   Operation 19 'add' 'i' <Predicate = (!icmp_ln402)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.47ns)   --->   "%icmp_ln411 = icmp eq i32 %i, 3" [/workspace/finn-hlslib/streamtools.h:411]   --->   Operation 20 'icmp' 'icmp_ln411' <Predicate = (!icmp_ln402)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln411, label %2, label %hls_label_2_begin.hls_label_2_end_crit_edge" [/workspace/finn-hlslib/streamtools.h:411]   --->   Operation 21 'br' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "store i32 %i, i32* %i_1" [/workspace/finn-hlslib/streamtools.h:411]   --->   Operation 22 'store' <Predicate = (!icmp_ln402 & !icmp_ln411)> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "store i32 0, i32* %i_1" [/workspace/finn-hlslib/streamtools.h:414]   --->   Operation 23 'store' <Predicate = (!icmp_ln402 & icmp_ln411)> <Delay = 1.76>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_V, i32 8, i32 15)" [/workspace/finn-hlslib/streamtools.h:402]   --->   Operation 24 'partselect' 'tmp_1' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_V, i8 %tmp_1)" [/workspace/finn-hlslib/streamtools.h:402]   --->   Operation 25 'bitconcatenate' 'trunc_ln' <Predicate = (!icmp_ln402)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [/workspace/finn-hlslib/streamtools.h:402]   --->   Operation 26 'specregionbegin' 'tmp' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [/workspace/finn-hlslib/streamtools.h:403]   --->   Operation 27 'specpipeline' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [/workspace/finn-hlslib/streamtools.h:411]   --->   Operation 28 'br' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P(i24* %out_V_V, i24 %p_Result_s)" [/workspace/finn-hlslib/streamtools.h:413]   --->   Operation 29 'write' <Predicate = (icmp_ln411)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [/workspace/finn-hlslib/streamtools.h:414]   --->   Operation 30 'br' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)" [/workspace/finn-hlslib/streamtools.h:415]   --->   Operation 31 'specregionend' 'empty_12' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [/workspace/finn-hlslib/streamtools.h:402]   --->   Operation 32 'br' <Predicate = (!icmp_ln402)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [/workspace/finn-hlslib/streamtools.h:417]   --->   Operation 33 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'store' operation ('store_ln402', /workspace/finn-hlslib/streamtools.h:402) of constant 0 on local variable 'i' [6]  (1.77 ns)

 <State 2>: 5.03ns
The critical path consists of the following:
	'load' operation ('i_1_load', /workspace/finn-hlslib/streamtools.h:409) on local variable 'i' [16]  (0 ns)
	'add' operation ('i', /workspace/finn-hlslib/streamtools.h:409) [21]  (2.55 ns)
	'icmp' operation ('icmp_ln411', /workspace/finn-hlslib/streamtools.h:411) [22]  (2.47 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
