 
****************************************
Report : qor
Design : pe_tile_new_unq1
Version: L-2016.03-SP5-5
Date   : Tue Oct  1 03:16:08 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              25.00
  Critical Path Length:          1.69
  Critical Path Slack:          -0.09
  Critical Path Clk Period:      2.00
  Total Negative Slack:         -5.00
  No. of Violating Paths:      122.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         29
  Hierarchical Port Count:       2637
  Leaf Cell Count:               7886
  Buf/Inv Cell Count:             643
  Buf Cell Count:                 120
  Inv Cell Count:                 523
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      7446
  Sequential Cell Count:          440
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3946.950053
  Noncombinational Area:  7082.460056
  Buf/Inv Area:            497.095211
  Total Buffer Area:           133.89
  Total Inverter Area:         363.21
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :       31436.94
  Net YLength        :       30647.78
  -----------------------------------
  Cell Area:             11029.410109
  Design Area:           11029.410109
  Net Length        :        62084.72


  Design Rules
  -----------------------------------
  Total Number of Nets:          7247
  Nets With Violations:           344
  Max Trans Violations:           136
  Max Cap Violations:             344
  -----------------------------------


  Hostname: r6cad-tsmc40r.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               64.80
  -----------------------------------------
  Overall Compile Time:               83.26
  Overall Compile Wall Clock Time:    84.80

  --------------------------------------------------------------------

  Design  WNS: 0.09  TNS: 5.00  Number of Violating Paths: 122


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
