

================================================================
== Vitis HLS Report for 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'
================================================================
* Date:           Mon Sep  8 23:45:42 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lane_seg_hls
* Solution:       lane_seg (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   150532|   150532|  2.258 ms|  2.258 ms|  150532|  150532|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3  |   150530|   150530|         4|          1|          1|  150528|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     285|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|      76|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|      76|     366|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_8ns_8ns_16_4_1_U1  |mac_muladd_8ns_8ns_8ns_16_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_160_p2                   |         +|   0|  0|  25|          18|           1|
    |add_ln36_fu_210_p2                   |         +|   0|  0|  17|          10|           1|
    |add_ln37_fu_333_p2                   |         +|   0|  0|   9|           2|           1|
    |add_ln38_1_fu_368_p2                 |         +|   0|  0|  18|          18|          18|
    |indvars_iv_next11534_dup_fu_288_p2   |         +|   0|  0|  15|           8|           1|
    |indvars_iv_next11534_fu_248_p2       |         +|   0|  0|  15|           8|           1|
    |indvars_iv_next11534_mid1_fu_307_p2  |         +|   0|  0|  15|           8|           2|
    |indvars_iv_next11537250_fu_184_p2    |         +|   0|  0|  15|           8|           1|
    |indvars_iv_next11537_mid1_fu_178_p2  |         +|   0|  0|  15|           8|           2|
    |sub_ln38_fu_359_p2                   |         -|   0|  0|  18|          18|          18|
    |and_ln35_fu_282_p2                   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3     |       and|   0|  0|   2|           1|           1|
    |icmp_ln35_fu_154_p2                  |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln36_fu_172_p2                  |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln37_fu_276_p2                  |      icmp|   0|  0|   9|           2|           2|
    |or_ln36_fu_294_p2                    |        or|   0|  0|   2|           1|           1|
    |select_ln35_1_fu_190_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln35_2_fu_264_p3              |    select|   0|  0|   8|           1|           1|
    |select_ln35_3_fu_202_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln35_fu_257_p3                |    select|   0|  0|   8|           1|           1|
    |select_ln36_1_fu_313_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln36_2_fu_325_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln36_3_fu_216_p3              |    select|   0|  0|  10|           1|           1|
    |select_ln36_fu_299_p3                |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    |xor_ln35_fu_271_p2                   |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 285|         150|         120|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |c_fu_78                  |   9|          2|    2|          4|
    |gmem_in_blk_n_R          |   9|          2|    1|          2|
    |indvar_flatten14_fu_94   |   9|          2|   18|         36|
    |indvar_flatten_fu_86     |   9|          2|   10|         20|
    |x_fu_82                  |   9|          2|    8|         16|
    |y_fu_90                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|   50|        100|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |c_fu_78                           |   2|   0|    2|          0|
    |gmem_in_addr_read_reg_456         |  16|   0|   16|          0|
    |icmp_ln35_reg_429                 |   1|   0|    1|          0|
    |icmp_ln35_reg_429_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln36_reg_433                 |   1|   0|    1|          0|
    |icmp_ln36_reg_433_pp0_iter2_reg   |   1|   0|    1|          0|
    |indvar_flatten14_fu_94            |  18|   0|   18|          0|
    |indvar_flatten_fu_86              |  10|   0|   10|          0|
    |select_ln36_reg_446               |   2|   0|    2|          0|
    |x_fu_82                           |   8|   0|    8|          0|
    |y_fu_90                           |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  76|   0|   76|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3|  return value|
|m_axi_gmem_in_AWVALID   |  out|    1|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_AWREADY   |   in|    1|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_AWADDR    |  out|   64|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_AWID      |  out|    1|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_AWLEN     |  out|   32|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_AWSIZE    |  out|    3|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_AWBURST   |  out|    2|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_AWLOCK    |  out|    2|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_AWCACHE   |  out|    4|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_AWPROT    |  out|    3|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_AWQOS     |  out|    4|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_AWREGION  |  out|    4|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_AWUSER    |  out|    1|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_WVALID    |  out|    1|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_WREADY    |   in|    1|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_WDATA     |  out|   16|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_WSTRB     |  out|    2|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_WLAST     |  out|    1|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_WID       |  out|    1|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_WUSER     |  out|    1|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_ARVALID   |  out|    1|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_ARREADY   |   in|    1|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_ARADDR    |  out|   64|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_ARID      |  out|    1|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_ARLEN     |  out|   32|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_ARSIZE    |  out|    3|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_ARBURST   |  out|    2|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_ARLOCK    |  out|    2|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_ARCACHE   |  out|    4|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_ARPROT    |  out|    3|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_ARQOS     |  out|    4|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_ARREGION  |  out|    4|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_ARUSER    |  out|    1|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_RVALID    |   in|    1|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_RREADY    |  out|    1|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_RDATA     |   in|   16|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_RLAST     |   in|    1|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_RID       |   in|    1|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_RFIFONUM  |   in|   10|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_RUSER     |   in|    1|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_RRESP     |   in|    2|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_BVALID    |   in|    1|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_BREADY    |  out|    1|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_BRESP     |   in|    2|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_BID       |   in|    1|       m_axi|                                                               gmem_in|       pointer|
|m_axi_gmem_in_BUSER     |   in|    1|       m_axi|                                                               gmem_in|       pointer|
|sext_ln35               |   in|   63|     ap_none|                                                             sext_ln35|        scalar|
|padded_address0         |  out|   18|   ap_memory|                                                                padded|         array|
|padded_ce0              |  out|    1|   ap_memory|                                                                padded|         array|
|padded_we0              |  out|    1|   ap_memory|                                                                padded|         array|
|padded_d0               |  out|   16|   ap_memory|                                                                padded|         array|
+------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 7 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 8 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 10 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln35_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln35"   --->   Operation 12 'read' 'sext_ln35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln35_cast = sext i63 %sext_ln35_read"   --->   Operation 13 'sext' 'sext_ln35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 150528, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 0, i18 %indvar_flatten14"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %y"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %x"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %c"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.17>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i18 %indvar_flatten14" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 21 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.87ns)   --->   "%icmp_ln35 = icmp_eq  i18 %indvar_flatten14_load, i18 150528" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 22 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.87ns)   --->   "%add_ln35 = add i18 %indvar_flatten14_load, i18 1" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 23 'add' 'add_ln35' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc58, void %if.end57.i.i.exitStub" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 24 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%y_load = load i8 %y"   --->   Operation 26 'load' 'y_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.78ns)   --->   "%icmp_ln36 = icmp_eq  i10 %indvar_flatten_load, i10 672" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 27 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.76ns)   --->   "%indvars_iv_next11537_mid1 = add i8 %y_load, i8 2"   --->   Operation 28 'add' 'indvars_iv_next11537_mid1' <Predicate = (!icmp_ln35)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.76ns)   --->   "%indvars_iv_next11537250 = add i8 %y_load, i8 1"   --->   Operation 29 'add' 'indvars_iv_next11537250' <Predicate = (!icmp_ln35)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.39ns)   --->   "%select_ln35_1 = select i1 %icmp_ln36, i8 %indvars_iv_next11537_mid1, i8 %indvars_iv_next11537250" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 30 'select' 'select_ln35_1' <Predicate = (!icmp_ln35)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i8 %select_ln35_1" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 31 'zext' 'zext_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 32 [3/3] (0.99ns) (grouped into DSP with root node add_ln38)   --->   "%mul_ln38 = mul i16 %zext_ln38, i16 226" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 32 'mul' 'mul_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (0.39ns)   --->   "%select_ln35_3 = select i1 %icmp_ln36, i8 %indvars_iv_next11537250, i8 %y_load" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 33 'select' 'select_ln35_3' <Predicate = (!icmp_ln35)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.78ns)   --->   "%add_ln36 = add i10 %indvar_flatten_load, i10 1" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 34 'add' 'add_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.40ns)   --->   "%select_ln36_3 = select i1 %icmp_ln36, i10 1, i10 %add_ln36" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 35 'select' 'select_ln36_3' <Predicate = (!icmp_ln35)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln37 = store i18 %add_ln35, i18 %indvar_flatten14" [lane_seg_hls/lane_seg_support.cpp:37]   --->   Operation 36 'store' 'store_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.42>
ST_2 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln37 = store i8 %select_ln35_3, i8 %y" [lane_seg_hls/lane_seg_support.cpp:37]   --->   Operation 37 'store' 'store_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.42>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln37 = store i10 %select_ln36_3, i10 %indvar_flatten" [lane_seg_hls/lane_seg_support.cpp:37]   --->   Operation 38 'store' 'store_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 39 [2/3] (0.99ns) (grouped into DSP with root node add_ln38)   --->   "%mul_ln38 = mul i16 %zext_ln38, i16 226" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 39 'mul' 'mul_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 10.9>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%x_1 = load i8 %x"   --->   Operation 40 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%gmem_in_addr = getelementptr i16 %gmem_in, i64 %sext_ln35_cast" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 41 'getelementptr' 'gmem_in_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.76ns)   --->   "%indvars_iv_next11534 = add i8 %x_1, i8 1"   --->   Operation 42 'add' 'indvars_iv_next11534' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [lane_seg_hls/lane_seg_support.cpp:37]   --->   Operation 44 'load' 'c_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.39ns)   --->   "%select_ln35 = select i1 %icmp_ln36, i8 0, i8 %x_1" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 45 'select' 'select_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/3] (0.00ns) (grouped into DSP with root node add_ln38)   --->   "%mul_ln38 = mul i16 %zext_ln38, i16 226" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 46 'mul' 'mul_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_1)   --->   "%select_ln35_2 = select i1 %icmp_ln36, i8 1, i8 %indvars_iv_next11534" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 47 'select' 'select_ln35_2' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%xor_ln35 = xor i1 %icmp_ln36, i1 1" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 48 'xor' 'xor_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.54ns)   --->   "%icmp_ln37 = icmp_eq  i2 %c_load, i2 3" [lane_seg_hls/lane_seg_support.cpp:37]   --->   Operation 49 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %icmp_ln37, i1 %xor_ln35" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 50 'and' 'and_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.76ns)   --->   "%indvars_iv_next11534_dup = add i8 %select_ln35, i8 1" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 51 'add' 'indvars_iv_next11534_dup' <Predicate = (!icmp_ln35)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln36)   --->   "%or_ln36 = or i1 %and_ln35, i1 %icmp_ln36" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 52 'or' 'or_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln36 = select i1 %or_ln36, i2 0, i2 %c_load" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 53 'select' 'select_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.76ns)   --->   "%indvars_iv_next11534_mid1 = add i8 %select_ln35, i8 2" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 54 'add' 'indvars_iv_next11534_mid1' <Predicate = (!icmp_ln35)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln36_1 = select i1 %and_ln35, i8 %indvars_iv_next11534_mid1, i8 %select_ln35_2" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 55 'select' 'select_ln36_1' <Predicate = (!icmp_ln35)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i8 %select_ln36_1" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 56 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln38 = add i16 %mul_ln38, i16 %zext_ln38_1" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 57 'add' 'add_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (0.39ns)   --->   "%select_ln36_2 = select i1 %and_ln35, i8 %indvars_iv_next11534_dup, i8 %select_ln35" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 58 'select' 'select_ln36_2' <Predicate = (!icmp_ln35)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (10.9ns)   --->   "%gmem_in_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %gmem_in_addr" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 59 'read' 'gmem_in_addr_read' <Predicate = (!icmp_ln35)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 60 [1/1] (0.54ns)   --->   "%add_ln37 = add i2 %select_ln36, i2 1" [lane_seg_hls/lane_seg_support.cpp:37]   --->   Operation 60 'add' 'add_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln37 = store i8 %select_ln36_2, i8 %x" [lane_seg_hls/lane_seg_support.cpp:37]   --->   Operation 61 'store' 'store_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.42>
ST_4 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln37 = store i2 %add_ln37, i2 %c" [lane_seg_hls/lane_seg_support.cpp:37]   --->   Operation 62 'store' 'store_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.42>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.57>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3_str"   --->   Operation 63 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 150528, i64 150528, i64 150528"   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 65 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_36_2_VITIS_LOOP_37_3_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln38 = add i16 %mul_ln38, i16 %zext_ln38_1" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 67 'add' 'add_ln38' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i16 %add_ln38" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 68 'zext' 'zext_ln38_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln38, i2 0" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 69 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln38 = sub i18 %p_shl, i18 %zext_ln38_2" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 70 'sub' 'sub_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 71 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i2 %select_ln36" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 72 'zext' 'zext_ln38_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln38_1 = add i18 %sub_ln38, i18 %zext_ln38_3" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 73 'add' 'add_ln38_1' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln38_4 = zext i18 %add_ln38_1" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 74 'zext' 'zext_ln38_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%padded_addr = getelementptr i16 %padded, i64 0, i64 %zext_ln38_4" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 75 'getelementptr' 'padded_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [lane_seg_hls/lane_seg_support.cpp:37]   --->   Operation 76 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.23ns)   --->   "%store_ln38 = store i16 %gmem_in_addr_read, i18 %padded_addr" [lane_seg_hls/lane_seg_support.cpp:38]   --->   Operation 77 'store' 'store_ln38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.inc" [lane_seg_hls/lane_seg_support.cpp:37]   --->   Operation 78 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln35]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ padded]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                         (alloca           ) [ 011110]
x                         (alloca           ) [ 011110]
indvar_flatten            (alloca           ) [ 011000]
y                         (alloca           ) [ 011000]
indvar_flatten14          (alloca           ) [ 011000]
sext_ln35_read            (read             ) [ 000000]
sext_ln35_cast            (sext             ) [ 011110]
specinterface_ln0         (specinterface    ) [ 000000]
store_ln0                 (store            ) [ 000000]
store_ln0                 (store            ) [ 000000]
store_ln0                 (store            ) [ 000000]
store_ln0                 (store            ) [ 000000]
store_ln0                 (store            ) [ 000000]
br_ln0                    (br               ) [ 000000]
indvar_flatten14_load     (load             ) [ 000000]
icmp_ln35                 (icmp             ) [ 011110]
add_ln35                  (add              ) [ 000000]
br_ln35                   (br               ) [ 000000]
indvar_flatten_load       (load             ) [ 000000]
y_load                    (load             ) [ 000000]
icmp_ln36                 (icmp             ) [ 010110]
indvars_iv_next11537_mid1 (add              ) [ 000000]
indvars_iv_next11537250   (add              ) [ 000000]
select_ln35_1             (select           ) [ 000000]
zext_ln38                 (zext             ) [ 010110]
select_ln35_3             (select           ) [ 000000]
add_ln36                  (add              ) [ 000000]
select_ln36_3             (select           ) [ 000000]
store_ln37                (store            ) [ 000000]
store_ln37                (store            ) [ 000000]
store_ln37                (store            ) [ 000000]
x_1                       (load             ) [ 000000]
gmem_in_addr              (getelementptr    ) [ 000000]
indvars_iv_next11534      (add              ) [ 000000]
specpipeline_ln0          (specpipeline     ) [ 000000]
c_load                    (load             ) [ 000000]
select_ln35               (select           ) [ 000000]
mul_ln38                  (mul              ) [ 010001]
select_ln35_2             (select           ) [ 000000]
xor_ln35                  (xor              ) [ 000000]
icmp_ln37                 (icmp             ) [ 000000]
and_ln35                  (and              ) [ 000000]
indvars_iv_next11534_dup  (add              ) [ 000000]
or_ln36                   (or               ) [ 000000]
select_ln36               (select           ) [ 010001]
indvars_iv_next11534_mid1 (add              ) [ 000000]
select_ln36_1             (select           ) [ 000000]
zext_ln38_1               (zext             ) [ 010001]
select_ln36_2             (select           ) [ 000000]
gmem_in_addr_read         (read             ) [ 010001]
add_ln37                  (add              ) [ 000000]
store_ln37                (store            ) [ 000000]
store_ln37                (store            ) [ 000000]
specloopname_ln0          (specloopname     ) [ 000000]
speclooptripcount_ln0     (speclooptripcount) [ 000000]
specpipeline_ln0          (specpipeline     ) [ 000000]
specloopname_ln0          (specloopname     ) [ 000000]
add_ln38                  (add              ) [ 000000]
zext_ln38_2               (zext             ) [ 000000]
p_shl                     (bitconcatenate   ) [ 000000]
sub_ln38                  (sub              ) [ 000000]
specpipeline_ln0          (specpipeline     ) [ 000000]
zext_ln38_3               (zext             ) [ 000000]
add_ln38_1                (add              ) [ 000000]
zext_ln38_4               (zext             ) [ 000000]
padded_addr               (getelementptr    ) [ 000000]
specloopname_ln37         (specloopname     ) [ 000000]
store_ln38                (store            ) [ 000000]
br_ln37                   (br               ) [ 000000]
ret_ln0                   (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln35">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln35"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="padded">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padded"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_36_2_VITIS_LOOP_37_3_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="c_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="x_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="indvar_flatten_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="y_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten14_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten14/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sext_ln35_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="63" slack="0"/>
<pin id="100" dir="0" index="1" bw="63" slack="0"/>
<pin id="101" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln35_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="gmem_in_addr_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_in_addr_read/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="padded_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="18" slack="0"/>
<pin id="113" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="padded_addr/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln38_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="18" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="1"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sext_ln35_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="63" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_cast/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="18" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="10" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln0_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln0_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="2" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="indvar_flatten14_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="18" slack="1"/>
<pin id="153" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten14_load/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln35_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="18" slack="0"/>
<pin id="156" dir="0" index="1" bw="18" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln35_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="18" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="indvar_flatten_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="1"/>
<pin id="168" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="y_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="1"/>
<pin id="171" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln36_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="0" index="1" bw="10" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="indvars_iv_next11537_mid1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="3" slack="0"/>
<pin id="181" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next11537_mid1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="indvars_iv_next11537250_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next11537250/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="select_ln35_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="0"/>
<pin id="194" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln38_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="select_ln35_3_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_3/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln36_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="select_ln36_3_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="10" slack="0"/>
<pin id="219" dir="0" index="2" bw="10" slack="0"/>
<pin id="220" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_3/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln37_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="18" slack="0"/>
<pin id="226" dir="0" index="1" bw="18" slack="1"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln37_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="1"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln37_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="0"/>
<pin id="236" dir="0" index="1" bw="10" slack="1"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="x_1_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="3"/>
<pin id="241" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="gmem_in_addr_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="3"/>
<pin id="245" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_in_addr/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="indvars_iv_next11534_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next11534/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="c_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="3"/>
<pin id="256" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="select_ln35_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="2"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="0" index="2" bw="8" slack="0"/>
<pin id="261" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln35_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="2"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="0" index="2" bw="8" slack="0"/>
<pin id="268" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_2/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="xor_ln35_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="2"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln37_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="0" index="1" bw="2" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="and_ln35_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="indvars_iv_next11534_dup_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next11534_dup/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="or_ln36_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="2"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="select_ln36_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="2" slack="0"/>
<pin id="302" dir="0" index="2" bw="2" slack="0"/>
<pin id="303" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="indvars_iv_next11534_mid1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="3" slack="0"/>
<pin id="310" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next11534_mid1/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="select_ln36_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="0"/>
<pin id="316" dir="0" index="2" bw="8" slack="0"/>
<pin id="317" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln38_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_1/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="select_ln36_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="0" index="2" bw="8" slack="0"/>
<pin id="329" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_2/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln37_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln37_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="0" index="1" bw="8" slack="3"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln37_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="0" index="1" bw="2" slack="3"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln38_2_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_2/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_shl_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="18" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sub_ln38_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="18" slack="0"/>
<pin id="361" dir="0" index="1" bw="16" slack="0"/>
<pin id="362" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln38/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln38_3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="1"/>
<pin id="367" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_3/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln38_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="18" slack="0"/>
<pin id="370" dir="0" index="1" bw="2" slack="0"/>
<pin id="371" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_1/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln38_4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="18" slack="0"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_4/5 "/>
</bind>
</comp>

<comp id="379" class="1007" name="grp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="0"/>
<pin id="382" dir="0" index="2" bw="8" slack="0"/>
<pin id="383" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln38/2 add_ln38/4 "/>
</bind>
</comp>

<comp id="389" class="1005" name="c_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="396" class="1005" name="x_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="403" class="1005" name="indvar_flatten_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="0"/>
<pin id="405" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="410" class="1005" name="y_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="417" class="1005" name="indvar_flatten14_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="18" slack="0"/>
<pin id="419" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten14 "/>
</bind>
</comp>

<comp id="424" class="1005" name="sext_ln35_cast_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="3"/>
<pin id="426" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln35_cast "/>
</bind>
</comp>

<comp id="429" class="1005" name="icmp_ln35_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="433" class="1005" name="icmp_ln36_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="2"/>
<pin id="435" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="441" class="1005" name="zext_ln38_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="1"/>
<pin id="443" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln38 "/>
</bind>
</comp>

<comp id="446" class="1005" name="select_ln36_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="1"/>
<pin id="448" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36 "/>
</bind>
</comp>

<comp id="451" class="1005" name="zext_ln38_1_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="1"/>
<pin id="453" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln38_1 "/>
</bind>
</comp>

<comp id="456" class="1005" name="gmem_in_addr_read_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="1"/>
<pin id="458" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_in_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="58" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="74" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="98" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="151" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="169" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="169" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="44" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="172" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="178" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="184" pin="2"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="190" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="172" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="184" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="169" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="166" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="172" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="48" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="210" pin="2"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="160" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="202" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="216" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="246"><net_src comp="0" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="242" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="252"><net_src comp="239" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="44" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="263"><net_src comp="239" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="44" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="270"><net_src comp="248" pin="2"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="54" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="254" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="56" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="271" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="257" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="44" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="282" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="34" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="254" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="257" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="42" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="282" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="264" pin="3"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="313" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="282" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="288" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="257" pin="3"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="299" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="60" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="325" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="333" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="357"><net_src comp="72" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="34" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="352" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="349" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="372"><net_src comp="359" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="365" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="384"><net_src comp="198" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="46" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="321" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="387"><net_src comp="379" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="388"><net_src comp="379" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="392"><net_src comp="78" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="395"><net_src comp="389" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="399"><net_src comp="82" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="402"><net_src comp="396" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="406"><net_src comp="86" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="409"><net_src comp="403" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="413"><net_src comp="90" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="420"><net_src comp="94" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="427"><net_src comp="122" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="432"><net_src comp="154" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="172" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="440"><net_src comp="433" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="444"><net_src comp="198" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="449"><net_src comp="299" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="454"><net_src comp="321" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="459"><net_src comp="104" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="116" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_in | {}
	Port: padded | {5 }
 - Input state : 
	Port: encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 : gmem_in | {4 }
	Port: encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 : sext_ln35 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln35 : 1
		add_ln35 : 1
		br_ln35 : 2
		icmp_ln36 : 1
		indvars_iv_next11537_mid1 : 1
		indvars_iv_next11537250 : 1
		select_ln35_1 : 2
		zext_ln38 : 3
		mul_ln38 : 4
		select_ln35_3 : 2
		add_ln36 : 1
		select_ln36_3 : 2
		store_ln37 : 2
		store_ln37 : 3
		store_ln37 : 3
	State 3
	State 4
		indvars_iv_next11534 : 1
		select_ln35 : 1
		select_ln35_2 : 2
		icmp_ln37 : 1
		and_ln35 : 2
		indvars_iv_next11534_dup : 2
		or_ln36 : 2
		select_ln36 : 2
		indvars_iv_next11534_mid1 : 2
		select_ln36_1 : 2
		zext_ln38_1 : 3
		add_ln38 : 4
		select_ln36_2 : 2
		gmem_in_addr_read : 1
		add_ln37 : 3
		store_ln37 : 3
		store_ln37 : 4
	State 5
		zext_ln38_2 : 1
		p_shl : 1
		sub_ln38 : 2
		add_ln38_1 : 3
		zext_ln38_4 : 4
		padded_addr : 5
		store_ln38 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |          add_ln35_fu_160         |    0    |    0    |    25   |
|          | indvars_iv_next11537_mid1_fu_178 |    0    |    0    |    15   |
|          |  indvars_iv_next11537250_fu_184  |    0    |    0    |    15   |
|          |          add_ln36_fu_210         |    0    |    0    |    17   |
|    add   |    indvars_iv_next11534_fu_248   |    0    |    0    |    15   |
|          |  indvars_iv_next11534_dup_fu_288 |    0    |    0    |    15   |
|          | indvars_iv_next11534_mid1_fu_307 |    0    |    0    |    15   |
|          |          add_ln37_fu_333         |    0    |    0    |    9    |
|          |         add_ln38_1_fu_368        |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|
|          |       select_ln35_1_fu_190       |    0    |    0    |    8    |
|          |       select_ln35_3_fu_202       |    0    |    0    |    8    |
|          |       select_ln36_3_fu_216       |    0    |    0    |    10   |
|  select  |        select_ln35_fu_257        |    0    |    0    |    8    |
|          |       select_ln35_2_fu_264       |    0    |    0    |    8    |
|          |        select_ln36_fu_299        |    0    |    0    |    2    |
|          |       select_ln36_1_fu_313       |    0    |    0    |    8    |
|          |       select_ln36_2_fu_325       |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln35_fu_154         |    0    |    0    |    25   |
|   icmp   |         icmp_ln36_fu_172         |    0    |    0    |    17   |
|          |         icmp_ln37_fu_276         |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|    sub   |          sub_ln38_fu_359         |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|
|    xor   |          xor_ln35_fu_271         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|    and   |          and_ln35_fu_282         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|    or    |          or_ln36_fu_294          |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_379            |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   read   |     sext_ln35_read_read_fu_98    |    0    |    0    |    0    |
|          |   gmem_in_addr_read_read_fu_104  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |       sext_ln35_cast_fu_122      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln38_fu_198         |    0    |    0    |    0    |
|          |        zext_ln38_1_fu_321        |    0    |    0    |    0    |
|   zext   |        zext_ln38_2_fu_349        |    0    |    0    |    0    |
|          |        zext_ln38_3_fu_365        |    0    |    0    |    0    |
|          |        zext_ln38_4_fu_374        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|           p_shl_fu_352           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    1    |    0    |   279   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        c_reg_389        |    2   |
|gmem_in_addr_read_reg_456|   16   |
|    icmp_ln35_reg_429    |    1   |
|    icmp_ln36_reg_433    |    1   |
| indvar_flatten14_reg_417|   18   |
|  indvar_flatten_reg_403 |   10   |
|   select_ln36_reg_446   |    2   |
|  sext_ln35_cast_reg_424 |   64   |
|        x_reg_396        |    8   |
|        y_reg_410        |    8   |
|   zext_ln38_1_reg_451   |   16   |
|    zext_ln38_reg_441    |   16   |
+-------------------------+--------+
|          Total          |   162  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_379 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_379 |  p1  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   32   ||  0.854  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   279  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   162  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   162  |   297  |
+-----------+--------+--------+--------+--------+
