<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="1.3" title="trb3_central" device="LFE3-150EA-6FN1156C" default_implementation="trb3_central">
    <Options/>
    <Implementation title="trb3_central" dir="trb3_central" description="trb3_central" default_strategy="Area">
        <Options top="trb3_central"/>
        <Source name="trb3_central.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="ipcores/pll.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="ipcores/serdes.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../trbnet/trb_net_components.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../trbnet/trb_net_std.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../trbnet/special/trb_net_reset_handler.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="ipcores/sgmii33/rate_resolution.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="ipcores/sgmii33/register_interface_hb.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="ipcores/sgmii33/reset_controller_cdr.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="ipcores/sgmii33/reset_controller_pcs.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="ipcores/sgmii33/sgmii_channel_smi.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../base/trb3_components.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="trb3_central/trb3_central.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
</BaliProject>
