git clone --depth 1 --no-tags https://github.com/AliAkhgari/Pipelined-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693051550
git clone --depth 1 --no-tags https://github.com/TeOSobrino/DigitalSystems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695988539
git clone --depth 1 --no-tags https://github.com/akita11/tt05-verilog-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696115224
git clone --depth 1 --no-tags https://github.com/BigNixon/ula_test_openlane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695309684
git clone --depth 1 --no-tags https://github.com/usc-chips/ee599-hw2-fall2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696457218
git clone --depth 1 --no-tags https://github.com/koala34025/11110-logic-design-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696548219
git clone --depth 1 --no-tags https://github.com/suraj4840/Demux_1_4_005.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695621093
git clone --depth 1 --no-tags https://github.com/bassmawaleed/Linear-Feedback-Shift-Register-Implemented-for-CRC-purpose.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695716905
git clone --depth 1 --no-tags https://github.com/mshafique08/Binary_to_Decimal_convertor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693530737
git clone --depth 1 --no-tags https://github.com/fefaortiz/ep1verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693286900
git clone --depth 1 --no-tags https://github.com/SanjuctaChoudhury/Magic_Vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693178732
git clone --depth 1 --no-tags https://github.com/Graffitio/Harman_Project_MultiClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693387614
git clone --depth 1 --no-tags https://github.com/shmknrk/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695114462
git clone --depth 1 --no-tags https://github.com/bassmawaleed/Low-Power-Configurable-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695714755
git clone --depth 1 --no-tags https://github.com/suraj4840/Full_adder_002.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695566723
git clone --depth 1 --no-tags https://github.com/MostafaEssamAbdelhameed/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695690653
git clone --depth 1 --no-tags https://github.com/YarosLove91/MIEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696995977
git clone --depth 1 --no-tags https://github.com/snaketail/VivadoOpalKelly.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696622858
git clone --depth 1 --no-tags https://github.com/Pavan-Kendaganna-Swamy/3StagePipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700094170
git clone --depth 1 --no-tags https://github.com/Kowrisaan11/UART-Transmitter-and-Receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698709899
git clone --depth 1 --no-tags https://github.com/uae-1208/MIPS-32-bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698955474
git clone --depth 1 --no-tags https://github.com/HenryJuan325/IC_CONTEST_2020_String-Machine-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699260015
git clone --depth 1 --no-tags https://github.com/ChenChung107360206/SOC_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699197022
git clone --depth 1 --no-tags https://github.com/itsramazain/simple_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698994764
git clone --depth 1 --no-tags https://github.com/varmz120/Physical_Arcade_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698732156
git clone --depth 1 --no-tags https://github.com/cp024s/RS-232.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698839588
git clone --depth 1 --no-tags https://github.com/harsha-xilinx/Basic-Verilog-Practices.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699059685
git clone --depth 1 --no-tags https://github.com/wayneouow/ICC2017_DT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697952050
git clone --depth 1 --no-tags https://github.com/Fircube/ToyALU-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697247345
git clone --depth 1 --no-tags https://github.com/jeffdi/sep_26_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697101034
git clone --depth 1 --no-tags https://github.com/yassershokr/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697260603
git clone --depth 1 --no-tags https://github.com/whr-a/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697179533
git clone --depth 1 --no-tags https://github.com/Shahiraosama/DATA_SYNCRONIZER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697512748
git clone --depth 1 --no-tags https://github.com/bassantatef/RISC-V-Single-Cycle-processor-based-on-Harvard-architecture-using-Verilog-HDL.-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698623951
git clone --depth 1 --no-tags https://github.com/Songfung/SHA3_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698675690
git clone --depth 1 --no-tags https://github.com/yuwenwenwen/2006-IC-Design-Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699713499
git clone --depth 1 --no-tags https://github.com/TonyHo722/caravel_user_project_la_test1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692962825
git clone --depth 1 --no-tags https://github.com/fathimaruksana/Binary-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692787794
git clone --depth 1 --no-tags https://github.com/Ayazz11/car-parking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694617504
git clone --depth 1 --no-tags https://github.com/thoughtfulape/BlackboardSynth_MANTIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693834732
git clone --depth 1 --no-tags https://github.com/misaki-rx/caravel_tut_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693937414
git clone --depth 1 --no-tags https://github.com/kutaybulun/itch_protocol_parser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693757673
git clone --depth 1 --no-tags https://github.com/Steve-Asham/VeriRISC_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694720686
git clone --depth 1 --no-tags https://github.com/danglevm/verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697036382
git clone --depth 1 --no-tags https://github.com/Hemanth-0107/Universal-Shift-register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695488211
git clone --depth 1 --no-tags https://github.com/yzcccccccccc/2023-UCAS-CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695862983
git clone --depth 1 --no-tags https://github.com/jpppppppppppppppppppppppp/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697899078
git clone --depth 1 --no-tags https://github.com/Omarafifi1/32-BIT-SINGLE-CYCLE-MIPS-PROCESSOR-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697978813
git clone --depth 1 --no-tags https://github.com/jhpower901/SulHoe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695766864
git clone --depth 1 --no-tags https://github.com/BhanuPrakash4050/Frequency-divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692650139
git clone --depth 1 --no-tags https://github.com/DouerGan/junction_VeriSilicon_CNN_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692656763
git clone --depth 1 --no-tags https://github.com/Krishna-456/Basic-CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693383051
git clone --depth 1 --no-tags https://github.com/fathimaruksana/SRFF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693068692
git clone --depth 1 --no-tags https://github.com/MinaGeo/ATM-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693190334
git clone --depth 1 --no-tags https://github.com/fathimaruksana/Multiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693019137
git clone --depth 1 --no-tags https://github.com/vaishbv/pes_pd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693180158
git clone --depth 1 --no-tags https://github.com/McLucifer2646/Programmable_Shader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693582433
git clone --depth 1 --no-tags https://github.com/Fangtangtang/Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696785416
git clone --depth 1 --no-tags https://github.com/mamodo123/multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696959660
git clone --depth 1 --no-tags https://github.com/gbsha/tt05-fir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692689509
git clone --depth 1 --no-tags https://github.com/xiaoaxiang1/parallel_prefix_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692811802
git clone --depth 1 --no-tags https://github.com/WesleyRdS/PBL-CD-Lavanderia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692874453
git clone --depth 1 --no-tags https://github.com/twodragonH/ETRI-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692636377
git clone --depth 1 --no-tags https://github.com/leoooo226/AD7606.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695152518
git clone --depth 1 --no-tags https://github.com/Prabha1010/ADLDO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695030470
git clone --depth 1 --no-tags https://github.com/fleathlushby/tt05_boolean_pseudo_random_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698336895
git clone --depth 1 --no-tags https://github.com/baguioni/nandland-go-board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698352002
git clone --depth 1 --no-tags https://github.com/Ranjeeta170898/Day1_RTL_Half_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698281341
git clone --depth 1 --no-tags https://github.com/AhmedAyman2000128/Arithmetic-And-Logical-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698072453
git clone --depth 1 --no-tags https://github.com/mhdanasm/100rtlchallenge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696409401
git clone --depth 1 --no-tags https://github.com/eslamaoao/UP_DN_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697580309
git clone --depth 1 --no-tags https://github.com/Rishi-T/Misc_Verilog_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697817987
git clone --depth 1 --no-tags https://github.com/bassantatef/One-level-Cache-memory-system-integrated-with-RISC-V-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698693043
git clone --depth 1 --no-tags https://github.com/WesleyRdS/PBL-SD1.0.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695946677
git clone --depth 1 --no-tags https://github.com/Miguel-Oliveiraa/microwave-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696042529
git clone --depth 1 --no-tags https://github.com/kilowiski/verilog_hdlbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692996111
git clone --depth 1 --no-tags https://github.com/MayankP2003/Washing_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695111803
git clone --depth 1 --no-tags https://github.com/DOUGIE2111/taxi_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695234430
git clone --depth 1 --no-tags https://github.com/suraj4840/D_FF_009.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696277281
git clone --depth 1 --no-tags https://github.com/xxxuanruby/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696269055
git clone --depth 1 --no-tags https://github.com/gjk4all/ICE40UP5K_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699480420
git clone --depth 1 --no-tags https://github.com/Chenghuexin/FPGA-final-project_sidewalklight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698989142
git clone --depth 1 --no-tags https://github.com/cxliu0422/ECE241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694376919
git clone --depth 1 --no-tags https://github.com/zhagngr/VerilogHDLBitsWorkspace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694120875
git clone --depth 1 --no-tags https://github.com/Dakshpatel806/ANALOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699378583
git clone --depth 1 --no-tags https://github.com/Guisn25/LabCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699585260
git clone --depth 1 --no-tags https://github.com/anishasharma99/GCD-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699090248
git clone --depth 1 --no-tags https://github.com/goodkidali/BCD-DecoderFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699987341
git clone --depth 1 --no-tags https://github.com/huangyuhong1/vscode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699993449
git clone --depth 1 --no-tags https://github.com/mambahuang/IC_contest_2011.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700095384
git clone --depth 1 --no-tags https://github.com/VyoJ/DDCOLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692733743
git clone --depth 1 --no-tags https://github.com/Nedjabat/CPEN311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693414795
git clone --depth 1 --no-tags https://github.com/ErenT-1/verilog_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692688511
git clone --depth 1 --no-tags https://github.com/macaroonforu/16-Bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697887440
git clone --depth 1 --no-tags https://github.com/kaoyuhung/MIPS-Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695510967
git clone --depth 1 --no-tags https://github.com/baguioni/arm-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699400440
git clone --depth 1 --no-tags https://github.com/ax0080/Digital-Loop-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699140120
