# do exercise2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/intelFPGA_lite/17.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/netiin/AOC2/Quartus/Exercise4/exercise2 {/home/netiin/AOC2/Quartus/Exercise4/exercise2/exercise2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:46 on Oct 16,2017
# vlog -reportprogress 300 -sv -work work "+incdir+/home/netiin/AOC2/Quartus/Exercise4/exercise2" /home/netiin/AOC2/Quartus/Exercise4/exercise2/exercise2.sv 
# -- Compiling module exercise2
# 
# Top level modules:
# 	exercise2
# End time: 14:15:46 on Oct 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
