

================================================================
== Vitis HLS Report for 'load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI'
================================================================
* Date:           Wed Mar 22 12:24:26 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    14364|    14364|  0.144 ms|  0.144 ms|  14364|  14364|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                          Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH  |    14362|    14362|        13|          2|          1|  7176|       yes|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|  11474|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     24|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    164|    -|
|Register         |        -|    -|    2845|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    2845|  11822|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       2|     22|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_2ns_22ns_23_1_1_U1  |mul_2ns_22ns_23_1_1  |        0|   0|  0|  24|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|   0|  0|  24|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_2ns_6ns_6ns_8_1_1_U2  |mac_muladd_2ns_6ns_6ns_8_1_1  |  i0 * i1 + i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name           | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+------+------------+------------+
    |add_ln37_1_fu_600_p2               |         +|   0|  0|    71|          64|          64|
    |add_ln37_2_fu_286_p2               |         +|   0|  0|    14|          13|           1|
    |add_ln37_fu_298_p2                 |         +|   0|  0|    10|           2|           1|
    |add_ln40_1_fu_569_p2               |         +|   0|  0|    12|          12|           1|
    |add_ln40_fu_344_p2                 |         +|   0|  0|    14|           6|           1|
    |add_ln42_1_fu_380_p2               |         +|   0|  0|    12|          11|          11|
    |add_ln42_2_fu_438_p2               |         +|   0|  0|    12|          11|          11|
    |add_ln45_fu_564_p2                 |         +|   0|  0|    14|           6|           1|
    |add_ln49_1_fu_508_p2               |         +|   0|  0|    14|           7|           3|
    |add_ln49_fu_518_p2                 |         +|   0|  0|    12|          12|          12|
    |add_ln52_1_fu_535_p2               |         +|   0|  0|    12|          12|          12|
    |add_ln52_2_fu_608_p2               |         +|   0|  0|    71|          64|          64|
    |add_ln52_3_fu_552_p2               |         +|   0|  0|    23|          23|          23|
    |add_ln52_4_fu_558_p2               |         +|   0|  0|    23|          23|          23|
    |empty_fu_395_p2                    |         +|   0|  0|    12|          11|          11|
    |p_mid1_fu_453_p2                   |         +|   0|  0|    12|          11|          11|
    |tmp2_fu_385_p2                     |         +|   0|  0|    14|           7|           3|
    |tmp2_mid1_fu_443_p2                |         +|   0|  0|    14|           7|           3|
    |and_ln37_fu_338_p2                 |       and|   0|  0|     2|           1|           1|
    |and_ln50_fu_728_p2                 |       and|   0|  0|   736|         736|         736|
    |and_ln52_fu_691_p2                 |       and|   0|  0|   736|         736|         736|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|     2|           1|           1|
    |ap_block_state12_pp0_stage1_iter5  |       and|   0|  0|     2|           1|           1|
    |ap_block_state5_io                 |       and|   0|  0|     2|           1|           1|
    |ap_condition_317                   |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op113_readreq_state5  |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op133_read_state12    |       and|   0|  0|     2|           1|           1|
    |addr_cmp_fu_647_p2                 |      icmp|   0|  0|    29|          64|          64|
    |empty_54_fu_400_p2                 |      icmp|   0|  0|    11|          11|          10|
    |icmp_ln37_fu_280_p2                |      icmp|   0|  0|    12|          13|          11|
    |icmp_ln40_fu_304_p2                |      icmp|   0|  0|    12|          12|          12|
    |icmp_ln45_fu_332_p2                |      icmp|   0|  0|    10|           6|           6|
    |icmp_ln49_fu_523_p2                |      icmp|   0|  0|    12|          12|          11|
    |p_mid15_fu_458_p2                  |      icmp|   0|  0|    11|          11|          10|
    |or_ln40_fu_350_p2                  |        or|   0|  0|     2|           1|           1|
    |or_ln49_fu_529_p2                  |        or|   0|  0|     2|           1|           1|
    |or_ln52_fu_705_p2                  |        or|   0|  0|   736|         736|         736|
    |reuse_select_fu_661_p3             |    select|   0|  0|   736|           1|         736|
    |select_ln37_1_fu_318_p3            |    select|   0|  0|     2|           1|           2|
    |select_ln37_2_fu_415_p3            |    select|   0|  0|     2|           1|           1|
    |select_ln37_3_fu_421_p3            |    select|   0|  0|    11|           1|          11|
    |select_ln37_fu_310_p3              |    select|   0|  0|     6|           1|           1|
    |select_ln40_1_fu_427_p3            |    select|   0|  0|     6|           1|           6|
    |select_ln40_2_fu_464_p3            |    select|   0|  0|     2|           1|           1|
    |select_ln40_3_fu_471_p3            |    select|   0|  0|    11|           1|          11|
    |select_ln40_4_fu_575_p3            |    select|   0|  0|    12|           1|           1|
    |select_ln40_fu_356_p3              |    select|   0|  0|     6|           1|           1|
    |shl_ln50_fu_716_p2                 |       shl|   0|  0|  2171|          16|         736|
    |shl_ln52_1_fu_699_p2               |       shl|   0|  0|  2171|         736|         736|
    |shl_ln52_fu_679_p2                 |       shl|   0|  0|  2171|          16|         736|
    |ap_enable_pp0                      |       xor|   0|  0|     2|           1|           2|
    |xor_ln37_fu_326_p2                 |       xor|   0|  0|     2|           1|           2|
    |xor_ln50_fu_722_p2                 |       xor|   0|  0|   736|         736|           2|
    |xor_ln52_fu_685_p2                 |       xor|   0|  0|   736|         736|           2|
    +-----------------------------------+----------+----+---+------+------------+------------+
    |Total                              |          |   0|  0| 11474|        4901|        5585|
    +-----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  14|          3|    1|          3|
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_221_p4  |  14|          3|  736|       2208|
    |c_fu_148                             |   9|          2|    2|          4|
    |fm_blk_n_AR                          |   9|          2|    1|          2|
    |fm_blk_n_R                           |   9|          2|    1|          2|
    |i_fu_140                             |   9|          2|    6|         12|
    |in_fm_buf_address0                   |  14|          3|    8|         24|
    |indvar_flatten44_fu_152              |   9|          2|   13|         26|
    |indvar_flatten_fu_144                |   9|          2|   12|         24|
    |j_fu_136                             |   9|          2|    6|         12|
    |reuse_addr_reg_fu_128                |   9|          2|   64|        128|
    |reuse_reg_fu_132                     |   9|          2|  736|       1472|
    |storemerge_reg_217                   |  14|          3|  736|       2208|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 164|         36| 2325|       6131|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |add_ln40_reg_865                      |    6|   0|    6|          0|
    |add_ln52_4_reg_894                    |   22|   0|   23|          1|
    |addr_cmp_reg_910                      |    1|   0|    1|          0|
    |and_ln37_reg_858                      |    1|   0|    1|          0|
    |ap_CS_fsm                             |    2|   0|    2|          0|
    |ap_done_reg                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg      |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg      |    1|   0|    1|          0|
    |c_fu_148                              |    2|   0|    2|          0|
    |fm_addr_read_reg_921                  |   16|   0|   16|          0|
    |fm_addr_reg_899                       |   64|   0|   64|          0|
    |i_1_reg_830                           |    6|   0|    6|          0|
    |i_fu_140                              |    6|   0|    6|          0|
    |icmp_ln37_reg_836                     |    1|   0|    1|          0|
    |icmp_ln40_reg_840                     |    1|   0|    1|          0|
    |in_fm_buf_addr_reg_905                |    8|   0|    8|          0|
    |in_fm_buf_addr_reg_905_pp0_iter6_reg  |    8|   0|    8|          0|
    |indvar_flatten44_fu_152               |   13|   0|   13|          0|
    |indvar_flatten_fu_144                 |   12|   0|   12|          0|
    |j_fu_136                              |    6|   0|    6|          0|
    |mul_ln37_reg_880                      |   23|   0|   23|          0|
    |or_ln49_reg_890                       |    1|   0|    1|          0|
    |reuse_addr_reg_fu_128                 |   64|   0|   64|          0|
    |reuse_reg_fu_132                      |  736|   0|  736|          0|
    |reuse_select_reg_915                  |  736|   0|  736|          0|
    |select_ln37_1_reg_852                 |    2|   0|    2|          0|
    |select_ln37_reg_847                   |    6|   0|    6|          0|
    |select_ln40_1_reg_885                 |    6|   0|    6|          0|
    |select_ln40_reg_872                   |    6|   0|    6|          0|
    |storemerge_reg_217                    |  736|   0|  736|          0|
    |zext_ln30_cast_reg_824                |   10|   0|   11|          1|
    |zext_ln31_2_cast_reg_819              |   11|   0|   12|          1|
    |icmp_ln37_reg_836                     |   64|  32|    1|          0|
    |or_ln49_reg_890                       |   64|  32|    1|          0|
    |select_ln37_1_reg_852                 |   64|  32|    2|          0|
    |select_ln40_1_reg_885                 |   64|  32|    6|          0|
    |select_ln40_reg_872                   |   64|  32|    6|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 2845| 160| 2544|          3|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI|  return value|
|m_axi_fm_AWVALID    |  out|    1|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_AWREADY    |   in|    1|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_AWADDR     |  out|   64|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_AWID       |  out|    1|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_AWLEN      |  out|   32|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_AWSIZE     |  out|    3|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_AWBURST    |  out|    2|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_AWLOCK     |  out|    2|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_AWCACHE    |  out|    4|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_AWPROT     |  out|    3|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_AWQOS      |  out|    4|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_AWREGION   |  out|    4|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_AWUSER     |  out|    1|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_WVALID     |  out|    1|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_WREADY     |   in|    1|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_WDATA      |  out|   16|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_WSTRB      |  out|    2|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_WLAST      |  out|    1|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_WID        |  out|    1|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_WUSER      |  out|    1|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_ARVALID    |  out|    1|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_ARREADY    |   in|    1|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_ARADDR     |  out|   64|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_ARID       |  out|    1|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_ARLEN      |  out|   32|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_ARSIZE     |  out|    3|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_ARBURST    |  out|    2|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_ARLOCK     |  out|    2|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_ARCACHE    |  out|    4|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_ARPROT     |  out|    3|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_ARQOS      |  out|    4|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_ARREGION   |  out|    4|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_ARUSER     |  out|    1|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_RVALID     |   in|    1|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_RREADY     |  out|    1|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_RDATA      |   in|   16|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_RLAST      |   in|    1|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_RID        |   in|    1|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_RFIFONUM   |   in|   10|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_RUSER      |   in|    1|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_RRESP      |   in|    2|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_BVALID     |   in|    1|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_BREADY     |  out|    1|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_BRESP      |   in|    2|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_BID        |   in|    1|       m_axi|                                                                                fm|       pointer|
|m_axi_fm_BUSER      |   in|    1|       m_axi|                                                                                fm|       pointer|
|add_ln42            |   in|   11|     ap_none|                                                                          add_ln42|        scalar|
|zext_ln30           |   in|   10|     ap_none|                                                                         zext_ln30|        scalar|
|in_fm               |   in|   64|     ap_none|                                                                             in_fm|        scalar|
|p_mid132            |   in|    1|     ap_none|                                                                          p_mid132|        scalar|
|in_fm_buf_address0  |  out|    8|   ap_memory|                                                                         in_fm_buf|         array|
|in_fm_buf_ce0       |  out|    1|   ap_memory|                                                                         in_fm_buf|         array|
|in_fm_buf_we0       |  out|    1|   ap_memory|                                                                         in_fm_buf|         array|
|in_fm_buf_d0        |  out|  736|   ap_memory|                                                                         in_fm_buf|         array|
|in_fm_buf_q0        |   in|  736|   ap_memory|                                                                         in_fm_buf|         array|
|zext_ln31_2         |   in|   11|     ap_none|                                                                       zext_ln31_2|        scalar|
|add_ln52            |   in|   12|     ap_none|                                                                          add_ln52|        scalar|
+--------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 2, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 16 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 17 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 18 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 19 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 21 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten44 = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add_ln52_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %add_ln52"   --->   Operation 23 'read' 'add_ln52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln31_2_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln31_2"   --->   Operation 24 'read' 'zext_ln31_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_mid132_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_mid132"   --->   Operation 25 'read' 'p_mid132_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_fm_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_fm"   --->   Operation 26 'read' 'in_fm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln30_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln30"   --->   Operation 27 'read' 'zext_ln30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add_ln42_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln42"   --->   Operation 28 'read' 'add_ln42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln31_2_cast = zext i11 %zext_ln31_2_read"   --->   Operation 29 'zext' 'zext_ln31_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln30_cast = zext i10 %zext_ln30_read"   --->   Operation 30 'zext' 'zext_ln30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_15, i32 0, i32 0, void @empty_3, i32 0, i32 1, void @empty_16, void @empty_17, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten44"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %c"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i736 0, i736 %reuse_reg"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [utils.cpp:42]   --->   Operation 40 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten44_load = load i13 %indvar_flatten44" [utils.cpp:37]   --->   Operation 41 'load' 'indvar_flatten44_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.09ns)   --->   "%icmp_ln37 = icmp_eq  i13 %indvar_flatten44_load, i13 7176" [utils.cpp:37]   --->   Operation 42 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.67ns)   --->   "%add_ln37_2 = add i13 %indvar_flatten44_load, i13 1" [utils.cpp:37]   --->   Operation 43 'add' 'add_ln37_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.inc37, void %for.end39.exitStub" [utils.cpp:37]   --->   Operation 44 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [utils.cpp:45]   --->   Operation 45 'load' 'j_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i12 %indvar_flatten" [utils.cpp:40]   --->   Operation 46 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [utils.cpp:37]   --->   Operation 47 'load' 'c_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.56ns)   --->   "%add_ln37 = add i2 %c_load, i2 1" [utils.cpp:37]   --->   Operation 48 'add' 'add_ln37' <Predicate = (!icmp_ln37)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.99ns)   --->   "%icmp_ln40 = icmp_eq  i12 %indvar_flatten_load_1, i12 2392" [utils.cpp:40]   --->   Operation 49 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln37)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.18ns)   --->   "%select_ln37 = select i1 %icmp_ln40, i6 0, i6 %i_1" [utils.cpp:37]   --->   Operation 50 'select' 'select_ln37' <Predicate = (!icmp_ln37)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.99ns)   --->   "%select_ln37_1 = select i1 %icmp_ln40, i2 %add_ln37, i2 %c_load" [utils.cpp:37]   --->   Operation 51 'select' 'select_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln37)   --->   "%xor_ln37 = xor i1 %icmp_ln40, i1 1" [utils.cpp:37]   --->   Operation 52 'xor' 'xor_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.42ns)   --->   "%icmp_ln45 = icmp_eq  i6 %j_load, i6 46" [utils.cpp:45]   --->   Operation 53 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln37)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37 = and i1 %icmp_ln45, i1 %xor_ln37" [utils.cpp:37]   --->   Operation 54 'and' 'and_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.82ns)   --->   "%add_ln40 = add i6 %select_ln37, i6 1" [utils.cpp:40]   --->   Operation 55 'add' 'add_ln40' <Predicate = (!icmp_ln37)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln40)   --->   "%or_ln40 = or i1 %and_ln37, i1 %icmp_ln40" [utils.cpp:40]   --->   Operation 56 'or' 'or_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln40 = select i1 %or_ln40, i6 0, i6 %j_load" [utils.cpp:40]   --->   Operation 57 'select' 'select_ln40' <Predicate = (!icmp_ln37)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln45 = store i13 %add_ln37_2, i13 %indvar_flatten44" [utils.cpp:45]   --->   Operation 58 'store' 'store_ln45' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln45 = store i2 %select_ln37_1, i2 %c" [utils.cpp:45]   --->   Operation 59 'store' 'store_ln45' <Predicate = (!icmp_ln37)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.44>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i6 %i_1" [utils.cpp:40]   --->   Operation 60 'zext' 'zext_ln40' <Predicate = (!icmp_ln40 & !and_ln37)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i6 %i_1" [utils.cpp:42]   --->   Operation 61 'zext' 'zext_ln42' <Predicate = (!icmp_ln40 & !and_ln37)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.63ns)   --->   "%add_ln42_1 = add i11 %add_ln42_read, i11 %zext_ln40" [utils.cpp:42]   --->   Operation 62 'add' 'add_ln42_1' <Predicate = (!icmp_ln40 & !and_ln37)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.82ns)   --->   "%tmp2 = add i7 %zext_ln42, i7 125" [utils.cpp:42]   --->   Operation 63 'add' 'tmp2' <Predicate = (!icmp_ln40 & !and_ln37)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i7 %tmp2" [utils.cpp:42]   --->   Operation 64 'sext' 'tmp2_cast' <Predicate = (!icmp_ln40 & !and_ln37)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.73ns)   --->   "%empty = add i11 %tmp2_cast, i11 %zext_ln30_cast" [utils.cpp:42]   --->   Operation 65 'add' 'empty' <Predicate = (!icmp_ln40 & !and_ln37)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.88ns)   --->   "%empty_54 = icmp_ugt  i11 %empty, i11 735" [utils.cpp:42]   --->   Operation 66 'icmp' 'empty_54' <Predicate = (!icmp_ln40 & !and_ln37)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 67 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i2 %select_ln37_1" [utils.cpp:37]   --->   Operation 68 'zext' 'zext_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (6.32ns)   --->   "%mul_ln37 = mul i23 %zext_ln37, i23 1884160" [utils.cpp:37]   --->   Operation 69 'mul' 'mul_ln37' <Predicate = (!icmp_ln37)> <Delay = 6.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln49)   --->   "%select_ln37_2 = select i1 %icmp_ln40, i1 %p_mid132_read, i1 %empty_54" [utils.cpp:37]   --->   Operation 70 'select' 'select_ln37_2' <Predicate = (!icmp_ln37 & !and_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_3)   --->   "%select_ln37_3 = select i1 %icmp_ln40, i11 %add_ln42_read, i11 %add_ln42_1" [utils.cpp:37]   --->   Operation 71 'select' 'select_ln37_3' <Predicate = (!icmp_ln37 & !and_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.18ns)   --->   "%select_ln40_1 = select i1 %and_ln37, i6 %add_ln40, i6 %select_ln37" [utils.cpp:40]   --->   Operation 72 'select' 'select_ln40_1' <Predicate = (!icmp_ln37)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i6 %add_ln40" [utils.cpp:40]   --->   Operation 73 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln37 & and_ln37)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i6 %add_ln40" [utils.cpp:42]   --->   Operation 74 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln37 & and_ln37)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.63ns)   --->   "%add_ln42_2 = add i11 %add_ln42_read, i11 %zext_ln40_1" [utils.cpp:42]   --->   Operation 75 'add' 'add_ln42_2' <Predicate = (!icmp_ln37 & and_ln37)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.82ns)   --->   "%tmp2_mid1 = add i7 %zext_ln42_1, i7 125" [utils.cpp:42]   --->   Operation 76 'add' 'tmp2_mid1' <Predicate = (!icmp_ln37 & and_ln37)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp2_cast_mid1 = sext i7 %tmp2_mid1" [utils.cpp:42]   --->   Operation 77 'sext' 'tmp2_cast_mid1' <Predicate = (!icmp_ln37 & and_ln37)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.73ns)   --->   "%p_mid1 = add i11 %tmp2_cast_mid1, i11 %zext_ln30_cast" [utils.cpp:42]   --->   Operation 78 'add' 'p_mid1' <Predicate = (!icmp_ln37 & and_ln37)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.88ns)   --->   "%p_mid15 = icmp_ugt  i11 %p_mid1, i11 735" [utils.cpp:42]   --->   Operation 79 'icmp' 'p_mid15' <Predicate = (!icmp_ln37 & and_ln37)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln49)   --->   "%select_ln40_2 = select i1 %and_ln37, i1 %p_mid15, i1 %select_ln37_2" [utils.cpp:40]   --->   Operation 80 'select' 'select_ln40_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln40_3 = select i1 %and_ln37, i11 %add_ln42_2, i11 %select_ln37_3" [utils.cpp:40]   --->   Operation 81 'select' 'select_ln40_3' <Predicate = (!icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln52_1_mid2_v = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %select_ln40_3, i11 0" [utils.cpp:40]   --->   Operation 82 'bitconcatenate' 'sext_ln52_1_mid2_v' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i22 %sext_ln52_1_mid2_v" [utils.cpp:40]   --->   Operation 83 'sext' 'sext_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln45_mid2_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i11.i9, i11 %select_ln40_3, i9 0" [utils.cpp:40]   --->   Operation 84 'bitconcatenate' 'sext_ln45_mid2_v' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln45_mid2_v_cast = sext i20 %sext_ln45_mid2_v" [utils.cpp:40]   --->   Operation 85 'sext' 'sext_ln45_mid2_v_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i6 %select_ln40" [utils.cpp:47]   --->   Operation 86 'zext' 'zext_ln47' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i6 %select_ln40" [utils.cpp:49]   --->   Operation 87 'zext' 'zext_ln49' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.82ns)   --->   "%add_ln49_1 = add i7 %zext_ln47, i7 125" [utils.cpp:49]   --->   Operation 88 'add' 'add_ln49_1' <Predicate = (!icmp_ln37)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i7 %add_ln49_1" [utils.cpp:49]   --->   Operation 89 'sext' 'sext_ln49' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.63ns)   --->   "%add_ln49 = add i12 %sext_ln49, i12 %zext_ln31_2_cast" [utils.cpp:49]   --->   Operation 90 'add' 'add_ln49' <Predicate = (!icmp_ln37)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.99ns)   --->   "%icmp_ln49 = icmp_ugt  i12 %add_ln49, i12 1279" [utils.cpp:49]   --->   Operation 91 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln37)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln49 = or i1 %icmp_ln49, i1 %select_ln40_2" [utils.cpp:49]   --->   Operation 92 'or' 'or_ln49' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %or_ln49, void %if.else, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [utils.cpp:49]   --->   Operation 93 'br' 'br_ln49' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.54ns)   --->   "%add_ln52_1 = add i12 %add_ln52_read, i12 %zext_ln49" [utils.cpp:52]   --->   Operation 94 'add' 'add_ln52_1' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %add_ln52_1, i1 0" [utils.cpp:52]   --->   Operation 95 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln52_1 = sext i13 %tmp_s" [utils.cpp:52]   --->   Operation 96 'sext' 'sext_ln52_1' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_3 = add i23 %sext_ln40, i23 %sext_ln52_1" [utils.cpp:52]   --->   Operation 97 'add' 'add_ln52_3' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 98 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%add_ln52_4 = add i23 %add_ln52_3, i23 %sext_ln45_mid2_v_cast" [utils.cpp:52]   --->   Operation 98 'add' 'add_ln52_4' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 4.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [utils.cpp:40]   --->   Operation 99 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln37 & !icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.82ns)   --->   "%add_ln45 = add i6 %select_ln40, i6 1" [utils.cpp:45]   --->   Operation 100 'add' 'add_ln45' <Predicate = (!icmp_ln37)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.54ns)   --->   "%add_ln40_1 = add i12 %indvar_flatten_load, i12 1" [utils.cpp:40]   --->   Operation 101 'add' 'add_ln40_1' <Predicate = (!icmp_ln37 & !icmp_ln40)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.69ns)   --->   "%select_ln40_4 = select i1 %icmp_ln40, i12 1, i12 %add_ln40_1" [utils.cpp:40]   --->   Operation 102 'select' 'select_ln40_4' <Predicate = (!icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln45 = store i12 %select_ln40_4, i12 %indvar_flatten" [utils.cpp:45]   --->   Operation 103 'store' 'store_ln45' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_3 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln45 = store i6 %select_ln40_1, i6 %i" [utils.cpp:45]   --->   Operation 104 'store' 'store_ln45' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_3 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln45 = store i6 %add_ln45, i6 %j" [utils.cpp:45]   --->   Operation 105 'store' 'store_ln45' <Predicate = (!icmp_ln37)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.04>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i23 %mul_ln37" [utils.cpp:37]   --->   Operation 106 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (3.52ns)   --->   "%add_ln37_1 = add i64 %zext_ln37_1, i64 %in_fm_read" [utils.cpp:37]   --->   Operation 107 'add' 'add_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln52_2 = sext i23 %add_ln52_4" [utils.cpp:52]   --->   Operation 108 'sext' 'sext_ln52_2' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (3.52ns)   --->   "%add_ln52_2 = add i64 %sext_ln52_2, i64 %add_ln37_1" [utils.cpp:52]   --->   Operation 109 'add' 'add_ln52_2' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln52_2, i32 1, i32 63" [utils.cpp:52]   --->   Operation 110 'partselect' 'trunc_ln' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i63 %trunc_ln" [utils.cpp:52]   --->   Operation 111 'sext' 'sext_ln52' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln52" [utils.cpp:52]   --->   Operation 112 'getelementptr' 'fm_addr' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 113 [7/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:52]   --->   Operation 113 'readreq' 'fm_load_req' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 114 [6/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:52]   --->   Operation 114 'readreq' 'fm_load_req' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 115 [5/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:52]   --->   Operation 115 'readreq' 'fm_load_req' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 116 [4/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:52]   --->   Operation 116 'readreq' 'fm_load_req' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 117 [3/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:52]   --->   Operation 117 'readreq' 'fm_load_req' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 118 [2/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:52]   --->   Operation 118 'readreq' 'fm_load_req' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%select_ln37_1_cast = zext i2 %select_ln37_1" [utils.cpp:37]   --->   Operation 119 'zext' 'select_ln37_1_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (3.36ns) (grouped into DSP with root node empty_57)   --->   "%empty_56 = mul i8 %select_ln37_1_cast, i8 52" [utils.cpp:37]   --->   Operation 120 'mul' 'empty_56' <Predicate = (!icmp_ln37)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%select_ln40_1_cast = zext i6 %select_ln40_1" [utils.cpp:40]   --->   Operation 121 'zext' 'select_ln40_1_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns) (root node of the DSP)   --->   "%empty_57 = add i8 %empty_56, i8 %select_ln40_1_cast" [utils.cpp:37]   --->   Operation 122 'add' 'empty_57' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_57" [utils.cpp:37]   --->   Operation 123 'zext' 'p_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%in_fm_buf_addr = getelementptr i736 %in_fm_buf, i64 0, i64 %p_cast" [utils.cpp:37]   --->   Operation 124 'getelementptr' 'in_fm_buf_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 125 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 126 [2/2] (3.25ns)   --->   "%in_fm_buf_load = load i8 %in_fm_buf_addr" [utils.cpp:50]   --->   Operation 126 'load' 'in_fm_buf_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 736> <Depth = 156> <RAM>
ST_11 : Operation 127 [1/1] (2.77ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %p_cast" [utils.cpp:37]   --->   Operation 127 'icmp' 'addr_cmp' <Predicate = (!icmp_ln37)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:52]   --->   Operation 128 'readreq' 'fm_load_req' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 129 [1/1] (1.58ns)   --->   "%store_ln37 = store i64 %p_cast, i64 %reuse_addr_reg" [utils.cpp:37]   --->   Operation 129 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i736 %reuse_reg"   --->   Operation 130 'load' 'reuse_reg_load' <Predicate = (!icmp_ln37 & addr_cmp)> <Delay = 0.00>
ST_12 : Operation 131 [1/2] (3.25ns)   --->   "%in_fm_buf_load = load i8 %in_fm_buf_addr" [utils.cpp:50]   --->   Operation 131 'load' 'in_fm_buf_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 736> <Depth = 156> <RAM>
ST_12 : Operation 132 [1/1] (1.83ns)   --->   "%reuse_select = select i1 %addr_cmp, i736 %reuse_reg_load, i736 %in_fm_buf_load" [utils.cpp:37]   --->   Operation 132 'select' 'reuse_select' <Predicate = (!icmp_ln37)> <Delay = 1.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (7.30ns)   --->   "%fm_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %fm_addr" [utils.cpp:52]   --->   Operation 133 'read' 'fm_addr_read' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 158 'ret' 'ret_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.19>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 134 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7176, i64 7176, i64 7176"   --->   Operation 135 'speclooptripcount' 'empty_55' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 136 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 137 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 138 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [utils.cpp:45]   --->   Operation 139 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln40, i4 0" [utils.cpp:52]   --->   Operation 140 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i10 %shl_ln4" [utils.cpp:52]   --->   Operation 141 'zext' 'zext_ln52' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln52)   --->   "%shl_ln52 = shl i736 65535, i736 %zext_ln52" [utils.cpp:52]   --->   Operation 142 'shl' 'shl_ln52' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln52)   --->   "%xor_ln52 = xor i736 %shl_ln52, i736 361473786714651839609485931802192366508973300717001923159475447150424810286233407987951861887389439612274926783780351561999781998832434041296198795326329101623141899709787663433296905279066051548640942013290819886814068735" [utils.cpp:52]   --->   Operation 143 'xor' 'xor_ln52' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln52)   --->   "%and_ln52 = and i736 %reuse_select, i736 %xor_ln52" [utils.cpp:52]   --->   Operation 144 'and' 'and_ln52' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln52)   --->   "%zext_ln52_1 = zext i16 %fm_addr_read" [utils.cpp:52]   --->   Operation 145 'zext' 'zext_ln52_1' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln52)   --->   "%shl_ln52_1 = shl i736 %zext_ln52_1, i736 %zext_ln52" [utils.cpp:52]   --->   Operation 146 'shl' 'shl_ln52_1' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (4.01ns) (out node of the LUT)   --->   "%or_ln52 = or i736 %and_ln52, i736 %shl_ln52_1" [utils.cpp:52]   --->   Operation 147 'or' 'or_ln52' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 4.01> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 148 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !or_ln49)> <Delay = 1.58>
ST_13 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln50)   --->   "%zext_ln50 = zext i10 %shl_ln4" [utils.cpp:50]   --->   Operation 149 'zext' 'zext_ln50' <Predicate = (!icmp_ln37 & or_ln49)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln50)   --->   "%shl_ln50 = shl i736 65535, i736 %zext_ln50" [utils.cpp:50]   --->   Operation 150 'shl' 'shl_ln50' <Predicate = (!icmp_ln37 & or_ln49)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln50)   --->   "%xor_ln50 = xor i736 %shl_ln50, i736 361473786714651839609485931802192366508973300717001923159475447150424810286233407987951861887389439612274926783780351561999781998832434041296198795326329101623141899709787663433296905279066051548640942013290819886814068735" [utils.cpp:50]   --->   Operation 151 'xor' 'xor_ln50' <Predicate = (!icmp_ln37 & or_ln49)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (4.01ns) (out node of the LUT)   --->   "%and_ln50 = and i736 %reuse_select, i736 %xor_ln50" [utils.cpp:50]   --->   Operation 152 'and' 'and_ln50' <Predicate = (!icmp_ln37 & or_ln49)> <Delay = 4.01> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (1.58ns)   --->   "%br_ln51 = br void %for.inc" [utils.cpp:51]   --->   Operation 153 'br' 'br_ln51' <Predicate = (!icmp_ln37 & or_ln49)> <Delay = 1.58>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%storemerge = phi i736 %or_ln52, void %if.else, i736 %and_ln50, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [utils.cpp:52]   --->   Operation 154 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (1.58ns)   --->   "%store_ln52 = store i736 %storemerge, i736 %reuse_reg" [utils.cpp:52]   --->   Operation 155 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 156 [1/1] (3.25ns)   --->   "%store_ln50 = store i736 %storemerge, i8 %in_fm_buf_addr" [utils.cpp:50]   --->   Operation 156 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 736> <Depth = 156> <RAM>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.body9" [utils.cpp:45]   --->   Operation 157 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln42]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_fm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_mid132]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_fm_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ zext_ln31_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln52]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg        (alloca           ) [ 011111111111000]
reuse_reg             (alloca           ) [ 011111111111110]
j                     (alloca           ) [ 011100000000000]
i                     (alloca           ) [ 011100000000000]
indvar_flatten        (alloca           ) [ 011100000000000]
c                     (alloca           ) [ 011000000000000]
indvar_flatten44      (alloca           ) [ 011000000000000]
add_ln52_read         (read             ) [ 011100000000000]
zext_ln31_2_read      (read             ) [ 000000000000000]
p_mid132_read         (read             ) [ 011100000000000]
in_fm_read            (read             ) [ 011110000000000]
zext_ln30_read        (read             ) [ 000000000000000]
add_ln42_read         (read             ) [ 011100000000000]
zext_ln31_2_cast      (zext             ) [ 011100000000000]
zext_ln30_cast        (zext             ) [ 011100000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
i_1                   (load             ) [ 010100000000000]
indvar_flatten44_load (load             ) [ 000000000000000]
icmp_ln37             (icmp             ) [ 011111111111111]
add_ln37_2            (add              ) [ 000000000000000]
br_ln37               (br               ) [ 000000000000000]
j_load                (load             ) [ 000000000000000]
indvar_flatten_load_1 (load             ) [ 000000000000000]
c_load                (load             ) [ 000000000000000]
add_ln37              (add              ) [ 000000000000000]
icmp_ln40             (icmp             ) [ 010100000000000]
select_ln37           (select           ) [ 010100000000000]
select_ln37_1         (select           ) [ 011111111111000]
xor_ln37              (xor              ) [ 000000000000000]
icmp_ln45             (icmp             ) [ 000000000000000]
and_ln37              (and              ) [ 010100000000000]
add_ln40              (add              ) [ 010100000000000]
or_ln40               (or               ) [ 000000000000000]
select_ln40           (select           ) [ 011111111111110]
store_ln45            (store            ) [ 000000000000000]
store_ln45            (store            ) [ 000000000000000]
zext_ln40             (zext             ) [ 000000000000000]
zext_ln42             (zext             ) [ 000000000000000]
add_ln42_1            (add              ) [ 000000000000000]
tmp2                  (add              ) [ 000000000000000]
tmp2_cast             (sext             ) [ 000000000000000]
empty                 (add              ) [ 000000000000000]
empty_54              (icmp             ) [ 000000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000000]
zext_ln37             (zext             ) [ 000000000000000]
mul_ln37              (mul              ) [ 001010000000000]
select_ln37_2         (select           ) [ 000000000000000]
select_ln37_3         (select           ) [ 000000000000000]
select_ln40_1         (select           ) [ 011011111111000]
zext_ln40_1           (zext             ) [ 000000000000000]
zext_ln42_1           (zext             ) [ 000000000000000]
add_ln42_2            (add              ) [ 000000000000000]
tmp2_mid1             (add              ) [ 000000000000000]
tmp2_cast_mid1        (sext             ) [ 000000000000000]
p_mid1                (add              ) [ 000000000000000]
p_mid15               (icmp             ) [ 000000000000000]
select_ln40_2         (select           ) [ 000000000000000]
select_ln40_3         (select           ) [ 000000000000000]
sext_ln52_1_mid2_v    (bitconcatenate   ) [ 000000000000000]
sext_ln40             (sext             ) [ 000000000000000]
sext_ln45_mid2_v      (bitconcatenate   ) [ 000000000000000]
sext_ln45_mid2_v_cast (sext             ) [ 000000000000000]
zext_ln47             (zext             ) [ 000000000000000]
zext_ln49             (zext             ) [ 000000000000000]
add_ln49_1            (add              ) [ 000000000000000]
sext_ln49             (sext             ) [ 000000000000000]
add_ln49              (add              ) [ 000000000000000]
icmp_ln49             (icmp             ) [ 000000000000000]
or_ln49               (or               ) [ 011111111111111]
br_ln49               (br               ) [ 000000000000000]
add_ln52_1            (add              ) [ 000000000000000]
tmp_s                 (bitconcatenate   ) [ 000000000000000]
sext_ln52_1           (sext             ) [ 000000000000000]
add_ln52_3            (add              ) [ 000000000000000]
add_ln52_4            (add              ) [ 001010000000000]
indvar_flatten_load   (load             ) [ 000000000000000]
add_ln45              (add              ) [ 000000000000000]
add_ln40_1            (add              ) [ 000000000000000]
select_ln40_4         (select           ) [ 000000000000000]
store_ln45            (store            ) [ 000000000000000]
store_ln45            (store            ) [ 000000000000000]
store_ln45            (store            ) [ 000000000000000]
zext_ln37_1           (zext             ) [ 000000000000000]
add_ln37_1            (add              ) [ 000000000000000]
sext_ln52_2           (sext             ) [ 000000000000000]
add_ln52_2            (add              ) [ 000000000000000]
trunc_ln              (partselect       ) [ 000000000000000]
sext_ln52             (sext             ) [ 000000000000000]
fm_addr               (getelementptr    ) [ 011001111111100]
select_ln37_1_cast    (zext             ) [ 000000000000000]
empty_56              (mul              ) [ 000000000000000]
select_ln40_1_cast    (zext             ) [ 000000000000000]
empty_57              (add              ) [ 000000000000000]
p_cast                (zext             ) [ 000000000000000]
in_fm_buf_addr        (getelementptr    ) [ 011000000000111]
reuse_addr_reg_load   (load             ) [ 000000000000000]
addr_cmp              (icmp             ) [ 001000000000100]
fm_load_req           (readreq          ) [ 000000000000000]
store_ln37            (store            ) [ 000000000000000]
reuse_reg_load        (load             ) [ 000000000000000]
in_fm_buf_load        (load             ) [ 000000000000000]
reuse_select          (select           ) [ 010000000000010]
fm_addr_read          (read             ) [ 010000000000010]
specloopname_ln0      (specloopname     ) [ 000000000000000]
empty_55              (speclooptripcount) [ 000000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000000]
specloopname_ln45     (specloopname     ) [ 000000000000000]
shl_ln4               (bitconcatenate   ) [ 000000000000000]
zext_ln52             (zext             ) [ 000000000000000]
shl_ln52              (shl              ) [ 000000000000000]
xor_ln52              (xor              ) [ 000000000000000]
and_ln52              (and              ) [ 000000000000000]
zext_ln52_1           (zext             ) [ 000000000000000]
shl_ln52_1            (shl              ) [ 000000000000000]
or_ln52               (or               ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
zext_ln50             (zext             ) [ 000000000000000]
shl_ln50              (shl              ) [ 000000000000000]
xor_ln50              (xor              ) [ 000000000000000]
and_ln50              (and              ) [ 000000000000000]
br_ln51               (br               ) [ 000000000000000]
storemerge            (phi              ) [ 001000000000001]
store_ln52            (store            ) [ 000000000000000]
store_ln50            (store            ) [ 000000000000000]
br_ln45               (br               ) [ 000000000000000]
ret_ln0               (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln42">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln42"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln30">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_fm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_mid132">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_mid132"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_fm_buf">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln31_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln31_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="add_ln52">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln52"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fm">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i11.i11"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i11.i9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="reuse_addr_reg_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="reuse_reg_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="j_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="indvar_flatten_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="c_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="indvar_flatten44_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten44/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln52_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="0"/>
<pin id="158" dir="0" index="1" bw="12" slack="0"/>
<pin id="159" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln52_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln31_2_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="0" index="1" bw="11" slack="0"/>
<pin id="165" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln31_2_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_mid132_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_mid132_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="in_fm_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_fm_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln30_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="0" index="1" bw="10" slack="0"/>
<pin id="183" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln30_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln42_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="0" index="1" bw="11" slack="0"/>
<pin id="189" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln42_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_readreq_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="1"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="fm_load_req/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="fm_addr_read_read_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="8"/>
<pin id="202" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fm_addr_read/12 "/>
</bind>
</comp>

<comp id="204" class="1004" name="in_fm_buf_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="736" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_fm_buf_addr/11 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="736" slack="1"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="in_fm_buf_load/11 store_ln50/14 "/>
</bind>
</comp>

<comp id="217" class="1005" name="storemerge_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="736" slack="1"/>
<pin id="219" dir="1" index="1" bw="736" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="storemerge_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="736" slack="0"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="736" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/13 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="12" slack="1"/>
<pin id="230" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load_1/2 indvar_flatten_load/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln31_2_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2_cast/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln30_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="0"/>
<pin id="237" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_cast/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln0_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="13" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln0_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="2" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln0_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="12" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln0_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="6" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln0_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="6" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln0_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="736" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln0_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_1_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="1"/>
<pin id="276" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="indvar_flatten44_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="13" slack="1"/>
<pin id="279" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten44_load/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln37_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="13" slack="0"/>
<pin id="282" dir="0" index="1" bw="13" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln37_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="13" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_2/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="j_load_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="1"/>
<pin id="294" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="c_load_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="2" slack="1"/>
<pin id="297" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln37_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln40_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="12" slack="0"/>
<pin id="306" dir="0" index="1" bw="12" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln37_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="6" slack="0"/>
<pin id="313" dir="0" index="2" bw="6" slack="0"/>
<pin id="314" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="select_ln37_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="2" slack="0"/>
<pin id="321" dir="0" index="2" bw="2" slack="0"/>
<pin id="322" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_1/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="xor_ln37_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln45_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="0" index="1" bw="6" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="and_ln37_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln37/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln40_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="or_ln40_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="select_ln40_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="6" slack="0"/>
<pin id="359" dir="0" index="2" bw="6" slack="0"/>
<pin id="360" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln45_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="13" slack="0"/>
<pin id="366" dir="0" index="1" bw="13" slack="1"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln45_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="0" index="1" bw="2" slack="1"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln40_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="1"/>
<pin id="376" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln42_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="1"/>
<pin id="379" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="add_ln42_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="11" slack="2"/>
<pin id="382" dir="0" index="1" bw="6" slack="0"/>
<pin id="383" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="0"/>
<pin id="387" dir="0" index="1" bw="3" slack="0"/>
<pin id="388" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp2_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="0"/>
<pin id="393" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="empty_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="0"/>
<pin id="397" dir="0" index="1" bw="10" slack="2"/>
<pin id="398" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="empty_54_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="11" slack="0"/>
<pin id="402" dir="0" index="1" bw="11" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_54/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln37_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="1"/>
<pin id="408" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="mul_ln37_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="2" slack="0"/>
<pin id="411" dir="0" index="1" bw="22" slack="0"/>
<pin id="412" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="select_ln37_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="0" index="1" bw="1" slack="2"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_2/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="select_ln37_3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="0" index="1" bw="11" slack="2"/>
<pin id="424" dir="0" index="2" bw="11" slack="0"/>
<pin id="425" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_3/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="select_ln40_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="6" slack="1"/>
<pin id="430" dir="0" index="2" bw="6" slack="1"/>
<pin id="431" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_1/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln40_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="6" slack="1"/>
<pin id="434" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln42_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="6" slack="1"/>
<pin id="437" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln42_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="11" slack="2"/>
<pin id="440" dir="0" index="1" bw="6" slack="0"/>
<pin id="441" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_2/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp2_mid1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="6" slack="0"/>
<pin id="445" dir="0" index="1" bw="3" slack="0"/>
<pin id="446" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2_mid1/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp2_cast_mid1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="0"/>
<pin id="451" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast_mid1/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_mid1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="7" slack="0"/>
<pin id="455" dir="0" index="1" bw="10" slack="2"/>
<pin id="456" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_mid15_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="11" slack="0"/>
<pin id="460" dir="0" index="1" bw="11" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_mid15/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="select_ln40_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_2/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="select_ln40_3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="0" index="1" bw="11" slack="0"/>
<pin id="474" dir="0" index="2" bw="11" slack="0"/>
<pin id="475" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_3/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sext_ln52_1_mid2_v_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="22" slack="0"/>
<pin id="480" dir="0" index="1" bw="11" slack="0"/>
<pin id="481" dir="0" index="2" bw="1" slack="0"/>
<pin id="482" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln52_1_mid2_v/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sext_ln40_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="22" slack="0"/>
<pin id="488" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sext_ln45_mid2_v_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="20" slack="0"/>
<pin id="492" dir="0" index="1" bw="11" slack="0"/>
<pin id="493" dir="0" index="2" bw="1" slack="0"/>
<pin id="494" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln45_mid2_v/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sext_ln45_mid2_v_cast_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="20" slack="0"/>
<pin id="500" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_mid2_v_cast/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln47_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="1"/>
<pin id="504" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln49_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="1"/>
<pin id="507" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln49_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="6" slack="0"/>
<pin id="510" dir="0" index="1" bw="3" slack="0"/>
<pin id="511" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sext_ln49_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="7" slack="0"/>
<pin id="516" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln49_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="0"/>
<pin id="520" dir="0" index="1" bw="11" slack="2"/>
<pin id="521" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="icmp_ln49_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="12" slack="0"/>
<pin id="525" dir="0" index="1" bw="12" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="or_ln49_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_ln52_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="12" slack="2"/>
<pin id="537" dir="0" index="1" bw="6" slack="0"/>
<pin id="538" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_s_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="13" slack="0"/>
<pin id="542" dir="0" index="1" bw="12" slack="0"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="sext_ln52_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="13" slack="0"/>
<pin id="550" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52_1/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln52_3_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="22" slack="0"/>
<pin id="554" dir="0" index="1" bw="13" slack="0"/>
<pin id="555" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_3/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln52_4_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="23" slack="0"/>
<pin id="560" dir="0" index="1" bw="20" slack="0"/>
<pin id="561" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_4/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln45_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="6" slack="1"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="add_ln40_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="12" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="select_ln40_4_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="1"/>
<pin id="577" dir="0" index="1" bw="12" slack="0"/>
<pin id="578" dir="0" index="2" bw="12" slack="0"/>
<pin id="579" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_4/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="store_ln45_store_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="12" slack="0"/>
<pin id="584" dir="0" index="1" bw="12" slack="2"/>
<pin id="585" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="store_ln45_store_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="6" slack="0"/>
<pin id="589" dir="0" index="1" bw="6" slack="2"/>
<pin id="590" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="store_ln45_store_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="6" slack="0"/>
<pin id="594" dir="0" index="1" bw="6" slack="2"/>
<pin id="595" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln37_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="23" slack="1"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln37_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="23" slack="0"/>
<pin id="602" dir="0" index="1" bw="64" slack="3"/>
<pin id="603" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="sext_ln52_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="23" slack="1"/>
<pin id="607" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52_2/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln52_2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="23" slack="0"/>
<pin id="610" dir="0" index="1" bw="64" slack="0"/>
<pin id="611" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_2/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="trunc_ln_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="63" slack="0"/>
<pin id="616" dir="0" index="1" bw="64" slack="0"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="0" index="3" bw="7" slack="0"/>
<pin id="619" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="sext_ln52_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="63" slack="0"/>
<pin id="626" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="fm_addr_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="64" slack="0"/>
<pin id="630" dir="0" index="1" bw="64" slack="0"/>
<pin id="631" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fm_addr/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="select_ln37_1_cast_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="2" slack="9"/>
<pin id="636" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln37_1_cast/11 "/>
</bind>
</comp>

<comp id="637" class="1004" name="select_ln40_1_cast_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="6" slack="8"/>
<pin id="639" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln40_1_cast/11 "/>
</bind>
</comp>

<comp id="640" class="1004" name="p_cast_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/11 "/>
</bind>
</comp>

<comp id="644" class="1004" name="reuse_addr_reg_load_load_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="10"/>
<pin id="646" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/11 "/>
</bind>
</comp>

<comp id="647" class="1004" name="addr_cmp_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="64" slack="0"/>
<pin id="649" dir="0" index="1" bw="64" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/11 "/>
</bind>
</comp>

<comp id="653" class="1004" name="store_ln37_store_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="0"/>
<pin id="655" dir="0" index="1" bw="64" slack="10"/>
<pin id="656" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/11 "/>
</bind>
</comp>

<comp id="658" class="1004" name="reuse_reg_load_load_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="736" slack="11"/>
<pin id="660" dir="1" index="1" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/12 "/>
</bind>
</comp>

<comp id="661" class="1004" name="reuse_select_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="1"/>
<pin id="663" dir="0" index="1" bw="736" slack="0"/>
<pin id="664" dir="0" index="2" bw="736" slack="0"/>
<pin id="665" dir="1" index="3" bw="736" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/12 "/>
</bind>
</comp>

<comp id="668" class="1004" name="shl_ln4_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="10" slack="0"/>
<pin id="670" dir="0" index="1" bw="6" slack="11"/>
<pin id="671" dir="0" index="2" bw="1" slack="0"/>
<pin id="672" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/13 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln52_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="10" slack="0"/>
<pin id="677" dir="1" index="1" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/13 "/>
</bind>
</comp>

<comp id="679" class="1004" name="shl_ln52_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="17" slack="0"/>
<pin id="681" dir="0" index="1" bw="10" slack="0"/>
<pin id="682" dir="1" index="2" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln52/13 "/>
</bind>
</comp>

<comp id="685" class="1004" name="xor_ln52_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="736" slack="0"/>
<pin id="687" dir="0" index="1" bw="736" slack="0"/>
<pin id="688" dir="1" index="2" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52/13 "/>
</bind>
</comp>

<comp id="691" class="1004" name="and_ln52_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="736" slack="1"/>
<pin id="693" dir="0" index="1" bw="736" slack="0"/>
<pin id="694" dir="1" index="2" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52/13 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln52_1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="16" slack="1"/>
<pin id="698" dir="1" index="1" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_1/13 "/>
</bind>
</comp>

<comp id="699" class="1004" name="shl_ln52_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="16" slack="0"/>
<pin id="701" dir="0" index="1" bw="10" slack="0"/>
<pin id="702" dir="1" index="2" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln52_1/13 "/>
</bind>
</comp>

<comp id="705" class="1004" name="or_ln52_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="736" slack="0"/>
<pin id="707" dir="0" index="1" bw="736" slack="0"/>
<pin id="708" dir="1" index="2" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52/13 "/>
</bind>
</comp>

<comp id="712" class="1004" name="zext_ln50_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="10" slack="0"/>
<pin id="714" dir="1" index="1" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/13 "/>
</bind>
</comp>

<comp id="716" class="1004" name="shl_ln50_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="17" slack="0"/>
<pin id="718" dir="0" index="1" bw="10" slack="0"/>
<pin id="719" dir="1" index="2" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln50/13 "/>
</bind>
</comp>

<comp id="722" class="1004" name="xor_ln50_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="736" slack="0"/>
<pin id="724" dir="0" index="1" bw="736" slack="0"/>
<pin id="725" dir="1" index="2" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50/13 "/>
</bind>
</comp>

<comp id="728" class="1004" name="and_ln50_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="736" slack="1"/>
<pin id="730" dir="0" index="1" bw="736" slack="0"/>
<pin id="731" dir="1" index="2" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50/13 "/>
</bind>
</comp>

<comp id="734" class="1004" name="store_ln52_store_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="736" slack="0"/>
<pin id="736" dir="0" index="1" bw="736" slack="12"/>
<pin id="737" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/13 "/>
</bind>
</comp>

<comp id="739" class="1007" name="grp_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="2" slack="0"/>
<pin id="741" dir="0" index="1" bw="6" slack="0"/>
<pin id="742" dir="0" index="2" bw="6" slack="0"/>
<pin id="743" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="empty_56/11 empty_57/11 "/>
</bind>
</comp>

<comp id="748" class="1005" name="reuse_addr_reg_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="64" slack="0"/>
<pin id="750" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="755" class="1005" name="reuse_reg_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="736" slack="0"/>
<pin id="757" dir="1" index="1" bw="736" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="762" class="1005" name="j_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="6" slack="0"/>
<pin id="764" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="769" class="1005" name="i_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="6" slack="0"/>
<pin id="771" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="776" class="1005" name="indvar_flatten_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="12" slack="0"/>
<pin id="778" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="783" class="1005" name="c_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="2" slack="0"/>
<pin id="785" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="790" class="1005" name="indvar_flatten44_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="13" slack="0"/>
<pin id="792" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten44 "/>
</bind>
</comp>

<comp id="797" class="1005" name="add_ln52_read_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="12" slack="2"/>
<pin id="799" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="add_ln52_read "/>
</bind>
</comp>

<comp id="802" class="1005" name="p_mid132_read_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="2"/>
<pin id="804" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_mid132_read "/>
</bind>
</comp>

<comp id="807" class="1005" name="in_fm_read_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="64" slack="3"/>
<pin id="809" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="in_fm_read "/>
</bind>
</comp>

<comp id="812" class="1005" name="add_ln42_read_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="11" slack="2"/>
<pin id="814" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln42_read "/>
</bind>
</comp>

<comp id="819" class="1005" name="zext_ln31_2_cast_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="12" slack="2"/>
<pin id="821" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln31_2_cast "/>
</bind>
</comp>

<comp id="824" class="1005" name="zext_ln30_cast_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="11" slack="2"/>
<pin id="826" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln30_cast "/>
</bind>
</comp>

<comp id="830" class="1005" name="i_1_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="6" slack="1"/>
<pin id="832" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="836" class="1005" name="icmp_ln37_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="1"/>
<pin id="838" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="840" class="1005" name="icmp_ln40_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="1"/>
<pin id="842" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="847" class="1005" name="select_ln37_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="6" slack="1"/>
<pin id="849" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln37 "/>
</bind>
</comp>

<comp id="852" class="1005" name="select_ln37_1_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="2" slack="1"/>
<pin id="854" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln37_1 "/>
</bind>
</comp>

<comp id="858" class="1005" name="and_ln37_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="1"/>
<pin id="860" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln37 "/>
</bind>
</comp>

<comp id="865" class="1005" name="add_ln40_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="6" slack="1"/>
<pin id="867" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="872" class="1005" name="select_ln40_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="6" slack="1"/>
<pin id="874" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln40 "/>
</bind>
</comp>

<comp id="880" class="1005" name="mul_ln37_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="23" slack="1"/>
<pin id="882" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37 "/>
</bind>
</comp>

<comp id="885" class="1005" name="select_ln40_1_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="6" slack="8"/>
<pin id="887" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="select_ln40_1 "/>
</bind>
</comp>

<comp id="890" class="1005" name="or_ln49_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="1"/>
<pin id="892" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln49 "/>
</bind>
</comp>

<comp id="894" class="1005" name="add_ln52_4_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="23" slack="1"/>
<pin id="896" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="add_ln52_4 "/>
</bind>
</comp>

<comp id="899" class="1005" name="fm_addr_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="16" slack="1"/>
<pin id="901" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr "/>
</bind>
</comp>

<comp id="905" class="1005" name="in_fm_buf_addr_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="1"/>
<pin id="907" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_fm_buf_addr "/>
</bind>
</comp>

<comp id="910" class="1005" name="addr_cmp_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="1"/>
<pin id="912" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="915" class="1005" name="reuse_select_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="736" slack="1"/>
<pin id="917" dir="1" index="1" bw="736" slack="1"/>
</pin_list>
<bind>
<opset="reuse_select "/>
</bind>
</comp>

<comp id="921" class="1005" name="fm_addr_read_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="16" slack="1"/>
<pin id="923" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="100" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="106" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="104" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="217" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="227"><net_src comp="221" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="234"><net_src comp="162" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="180" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="46" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="48" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="50" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="50" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="52" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="54" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="284"><net_src comp="277" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="56" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="277" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="58" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="302"><net_src comp="295" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="60" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="228" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="62" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="50" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="274" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="323"><net_src comp="304" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="298" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="295" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="304" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="64" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="292" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="66" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="326" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="310" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="68" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="338" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="304" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="50" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="292" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="368"><net_src comp="286" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="318" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="377" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="70" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="395" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="72" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="413"><net_src comp="406" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="78" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="400" pin="2"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="380" pin="2"/><net_sink comp="421" pin=2"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="435" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="70" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="453" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="72" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="458" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="470"><net_src comp="415" pin="3"/><net_sink comp="464" pin=2"/></net>

<net id="476"><net_src comp="438" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="477"><net_src comp="421" pin="3"/><net_sink comp="471" pin=2"/></net>

<net id="483"><net_src comp="80" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="471" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="82" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="489"><net_src comp="478" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="84" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="471" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="86" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="490" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="512"><net_src comp="502" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="70" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="518" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="88" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="464" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="505" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="90" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="535" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="92" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="551"><net_src comp="540" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="486" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="548" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="498" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="68" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="228" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="94" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="580"><net_src comp="94" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="581"><net_src comp="569" pin="2"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="575" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="427" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="596"><net_src comp="564" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="604"><net_src comp="597" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="612"><net_src comp="605" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="600" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="620"><net_src comp="96" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="608" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="16" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="98" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="627"><net_src comp="614" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="14" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="624" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="643"><net_src comp="640" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="651"><net_src comp="644" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="640" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="640" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="666"><net_src comp="658" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="667"><net_src comp="211" pin="3"/><net_sink comp="661" pin=2"/></net>

<net id="673"><net_src comp="120" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="122" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="678"><net_src comp="668" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="124" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="675" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="679" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="126" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="685" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="703"><net_src comp="696" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="675" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="691" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="699" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="711"><net_src comp="705" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="715"><net_src comp="668" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="124" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="712" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="716" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="126" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="722" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="733"><net_src comp="728" pin="2"/><net_sink comp="221" pin=2"/></net>

<net id="738"><net_src comp="221" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="744"><net_src comp="634" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="102" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="637" pin="1"/><net_sink comp="739" pin=2"/></net>

<net id="747"><net_src comp="739" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="751"><net_src comp="128" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="754"><net_src comp="748" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="758"><net_src comp="132" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="761"><net_src comp="755" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="765"><net_src comp="136" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="768"><net_src comp="762" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="772"><net_src comp="140" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="775"><net_src comp="769" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="779"><net_src comp="144" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="782"><net_src comp="776" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="786"><net_src comp="148" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="789"><net_src comp="783" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="793"><net_src comp="152" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="796"><net_src comp="790" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="800"><net_src comp="156" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="805"><net_src comp="168" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="810"><net_src comp="174" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="815"><net_src comp="186" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="818"><net_src comp="812" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="822"><net_src comp="231" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="827"><net_src comp="235" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="833"><net_src comp="274" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="839"><net_src comp="280" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="304" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="846"><net_src comp="840" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="850"><net_src comp="310" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="855"><net_src comp="318" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="861"><net_src comp="338" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="864"><net_src comp="858" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="868"><net_src comp="344" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="871"><net_src comp="865" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="875"><net_src comp="356" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="878"><net_src comp="872" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="879"><net_src comp="872" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="883"><net_src comp="409" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="888"><net_src comp="427" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="893"><net_src comp="529" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="558" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="902"><net_src comp="628" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="908"><net_src comp="204" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="913"><net_src comp="647" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="918"><net_src comp="661" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="924"><net_src comp="199" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="696" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_fm_buf | {14 }
	Port: fm | {}
 - Input state : 
	Port: load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI : add_ln42 | {1 }
	Port: load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI : zext_ln30 | {1 }
	Port: load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI : in_fm | {1 }
	Port: load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI : p_mid132 | {1 }
	Port: load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI : in_fm_buf | {11 12 }
	Port: load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI : zext_ln31_2 | {1 }
	Port: load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI : add_ln52 | {1 }
	Port: load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI : fm | {5 6 7 8 9 10 11 12 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln37 : 1
		add_ln37_2 : 1
		br_ln37 : 2
		add_ln37 : 1
		icmp_ln40 : 1
		select_ln37 : 2
		select_ln37_1 : 2
		xor_ln37 : 2
		icmp_ln45 : 1
		and_ln37 : 2
		add_ln40 : 3
		or_ln40 : 2
		select_ln40 : 2
		store_ln45 : 2
		store_ln45 : 3
	State 3
		add_ln42_1 : 1
		tmp2 : 1
		tmp2_cast : 2
		empty : 3
		empty_54 : 4
		mul_ln37 : 1
		select_ln37_2 : 5
		select_ln37_3 : 2
		add_ln42_2 : 1
		tmp2_mid1 : 1
		tmp2_cast_mid1 : 2
		p_mid1 : 3
		p_mid15 : 4
		select_ln40_2 : 6
		select_ln40_3 : 3
		sext_ln52_1_mid2_v : 4
		sext_ln40 : 5
		sext_ln45_mid2_v : 4
		sext_ln45_mid2_v_cast : 5
		add_ln49_1 : 1
		sext_ln49 : 2
		add_ln49 : 3
		icmp_ln49 : 4
		or_ln49 : 7
		br_ln49 : 7
		add_ln52_1 : 1
		tmp_s : 2
		sext_ln52_1 : 3
		add_ln52_3 : 6
		add_ln52_4 : 7
		add_ln40_1 : 1
		select_ln40_4 : 2
		store_ln45 : 3
		store_ln45 : 1
		store_ln45 : 1
	State 4
		add_ln37_1 : 1
		add_ln52_2 : 2
		trunc_ln : 3
		sext_ln52 : 4
		fm_addr : 5
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		empty_56 : 1
		empty_57 : 2
		p_cast : 3
		in_fm_buf_addr : 4
		in_fm_buf_load : 5
		addr_cmp : 4
		store_ln37 : 4
	State 12
		reuse_select : 1
	State 13
		zext_ln52 : 1
		shl_ln52 : 2
		xor_ln52 : 3
		and_ln52 : 3
		shl_ln52_1 : 2
		or_ln52 : 3
		zext_ln50 : 1
		shl_ln50 : 2
		xor_ln50 : 3
		and_ln50 : 3
		storemerge : 3
		store_ln52 : 4
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        xor_ln37_fu_326       |    0    |    0    |    2    |
|    xor   |        xor_ln52_fu_685       |    0    |    0    |   736   |
|          |        xor_ln50_fu_722       |    0    |    0    |   736   |
|----------|------------------------------|---------|---------|---------|
|          |        and_ln37_fu_338       |    0    |    0    |    2    |
|    and   |        and_ln52_fu_691       |    0    |    0    |   736   |
|          |        and_ln50_fu_728       |    0    |    0    |   736   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln37_fu_310      |    0    |    0    |    6    |
|          |     select_ln37_1_fu_318     |    0    |    0    |    2    |
|          |      select_ln40_fu_356      |    0    |    0    |    6    |
|          |     select_ln37_2_fu_415     |    0    |    0    |    2    |
|  select  |     select_ln37_3_fu_421     |    0    |    0    |    11   |
|          |     select_ln40_1_fu_427     |    0    |    0    |    6    |
|          |     select_ln40_2_fu_464     |    0    |    0    |    2    |
|          |     select_ln40_3_fu_471     |    0    |    0    |    11   |
|          |     select_ln40_4_fu_575     |    0    |    0    |    12   |
|          |      reuse_select_fu_661     |    0    |    0    |   736   |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln40_fu_350        |    0    |    0    |    2    |
|    or    |        or_ln49_fu_529        |    0    |    0    |    2    |
|          |        or_ln52_fu_705        |    0    |    0    |   736   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln37_2_fu_286      |    0    |    0    |    14   |
|          |        add_ln37_fu_298       |    0    |    0    |    10   |
|          |        add_ln40_fu_344       |    0    |    0    |    14   |
|          |       add_ln42_1_fu_380      |    0    |    0    |    12   |
|          |          tmp2_fu_385         |    0    |    0    |    14   |
|          |         empty_fu_395         |    0    |    0    |    13   |
|          |       add_ln42_2_fu_438      |    0    |    0    |    12   |
|          |       tmp2_mid1_fu_443       |    0    |    0    |    14   |
|    add   |         p_mid1_fu_453        |    0    |    0    |    13   |
|          |       add_ln49_1_fu_508      |    0    |    0    |    14   |
|          |        add_ln49_fu_518       |    0    |    0    |    12   |
|          |       add_ln52_1_fu_535      |    0    |    0    |    12   |
|          |       add_ln52_3_fu_552      |    0    |    0    |    22   |
|          |       add_ln52_4_fu_558      |    0    |    0    |    23   |
|          |        add_ln45_fu_564       |    0    |    0    |    14   |
|          |       add_ln40_1_fu_569      |    0    |    0    |    12   |
|          |       add_ln37_1_fu_600      |    0    |    0    |    71   |
|          |       add_ln52_2_fu_608      |    0    |    0    |    71   |
|----------|------------------------------|---------|---------|---------|
|          |        shl_ln52_fu_679       |    0    |    0    |    39   |
|    shl   |       shl_ln52_1_fu_699      |    0    |    0    |    35   |
|          |        shl_ln50_fu_716       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln37_fu_280       |    0    |    0    |    12   |
|          |       icmp_ln40_fu_304       |    0    |    0    |    12   |
|          |       icmp_ln45_fu_332       |    0    |    0    |    10   |
|   icmp   |        empty_54_fu_400       |    0    |    0    |    11   |
|          |        p_mid15_fu_458        |    0    |    0    |    11   |
|          |       icmp_ln49_fu_523       |    0    |    0    |    12   |
|          |        addr_cmp_fu_647       |    0    |    0    |    29   |
|----------|------------------------------|---------|---------|---------|
|    mul   |        mul_ln37_fu_409       |    0    |    0    |    24   |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_739          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |   add_ln52_read_read_fu_156  |    0    |    0    |    0    |
|          | zext_ln31_2_read_read_fu_162 |    0    |    0    |    0    |
|          |   p_mid132_read_read_fu_168  |    0    |    0    |    0    |
|   read   |    in_fm_read_read_fu_174    |    0    |    0    |    0    |
|          |  zext_ln30_read_read_fu_180  |    0    |    0    |    0    |
|          |   add_ln42_read_read_fu_186  |    0    |    0    |    0    |
|          |   fm_addr_read_read_fu_199   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_192      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    zext_ln31_2_cast_fu_231   |    0    |    0    |    0    |
|          |     zext_ln30_cast_fu_235    |    0    |    0    |    0    |
|          |       zext_ln40_fu_374       |    0    |    0    |    0    |
|          |       zext_ln42_fu_377       |    0    |    0    |    0    |
|          |       zext_ln37_fu_406       |    0    |    0    |    0    |
|          |      zext_ln40_1_fu_432      |    0    |    0    |    0    |
|          |      zext_ln42_1_fu_435      |    0    |    0    |    0    |
|   zext   |       zext_ln47_fu_502       |    0    |    0    |    0    |
|          |       zext_ln49_fu_505       |    0    |    0    |    0    |
|          |      zext_ln37_1_fu_597      |    0    |    0    |    0    |
|          |   select_ln37_1_cast_fu_634  |    0    |    0    |    0    |
|          |   select_ln40_1_cast_fu_637  |    0    |    0    |    0    |
|          |         p_cast_fu_640        |    0    |    0    |    0    |
|          |       zext_ln52_fu_675       |    0    |    0    |    0    |
|          |      zext_ln52_1_fu_696      |    0    |    0    |    0    |
|          |       zext_ln50_fu_712       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       tmp2_cast_fu_391       |    0    |    0    |    0    |
|          |     tmp2_cast_mid1_fu_449    |    0    |    0    |    0    |
|          |       sext_ln40_fu_486       |    0    |    0    |    0    |
|   sext   | sext_ln45_mid2_v_cast_fu_498 |    0    |    0    |    0    |
|          |       sext_ln49_fu_514       |    0    |    0    |    0    |
|          |      sext_ln52_1_fu_548      |    0    |    0    |    0    |
|          |      sext_ln52_2_fu_605      |    0    |    0    |    0    |
|          |       sext_ln52_fu_624       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |   sext_ln52_1_mid2_v_fu_478  |    0    |    0    |    0    |
|bitconcatenate|    sext_ln45_mid2_v_fu_490   |    0    |    0    |    0    |
|          |         tmp_s_fu_540         |    0    |    0    |    0    |
|          |        shl_ln4_fu_668        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|        trunc_ln_fu_614       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |    0    |   5083  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln40_reg_865    |    6   |
|  add_ln42_read_reg_812 |   11   |
|   add_ln52_4_reg_894   |   23   |
|  add_ln52_read_reg_797 |   12   |
|    addr_cmp_reg_910    |    1   |
|    and_ln37_reg_858    |    1   |
|        c_reg_783       |    2   |
|  fm_addr_read_reg_921  |   16   |
|     fm_addr_reg_899    |   16   |
|       i_1_reg_830      |    6   |
|        i_reg_769       |    6   |
|    icmp_ln37_reg_836   |    1   |
|    icmp_ln40_reg_840   |    1   |
| in_fm_buf_addr_reg_905 |    8   |
|   in_fm_read_reg_807   |   64   |
|indvar_flatten44_reg_790|   13   |
| indvar_flatten_reg_776 |   12   |
|        j_reg_762       |    6   |
|    mul_ln37_reg_880    |   23   |
|     or_ln49_reg_890    |    1   |
|  p_mid132_read_reg_802 |    1   |
| reuse_addr_reg_reg_748 |   64   |
|    reuse_reg_reg_755   |   736  |
|  reuse_select_reg_915  |   736  |
|  select_ln37_1_reg_852 |    2   |
|   select_ln37_reg_847  |    6   |
|  select_ln40_1_reg_885 |    6   |
|   select_ln40_reg_872  |    6   |
|   storemerge_reg_217   |   736  |
| zext_ln30_cast_reg_824 |   11   |
|zext_ln31_2_cast_reg_819|   12   |
+------------------------+--------+
|          Total         |  2545  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_211 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |  5083  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |  2545  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |  2545  |  5092  |
+-----------+--------+--------+--------+--------+
