Info: constrained 'clkin' to bel 'X0/Y16/io1'
Info: constrained 'rstin' to bel 'X26/Y33/io1'
Info: constrained 'ledout[0]' to bel 'X7/Y33/io1'
Info: constrained 'ledout[1]' to bel 'X6/Y33/io1'
Info: constrained 'ledout[2]' to bel 'X5/Y33/io1'
Info: constrained 'ledout[3]' to bel 'X4/Y33/io1'
Info: constrained 'ledout[4]' to bel 'X4/Y33/io0'
Info: constrained 'ledout[5]' to bel 'X3/Y33/io1'
Info: constrained 'ledout[6]' to bel 'X3/Y33/io0'
Info: constrained 'ledout[7]' to bel 'X1/Y33/io0'
Info: constrained 'uart_rxin' to bel 'X24/Y33/io0'
Info: constrained 'uart_txout' to bel 'X24/Y33/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     6049 LCs used as LUT4 only
Info:      551 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      126 LCs used as DFF only
Info: Packing carries..
Info:      101 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll_60mhz.uut' to X16/Y0/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:   PLL 'pll_60mhz.uut' has LOCK output, need to pass all outputs via LUT
Info:   LUT strategy for LOCK: move all users to new LUT
Info:   constrained 'pll_60mhz.uut_PLL$nextpnr_LOCK_lut_through' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting clk60mhz (fanout 677)
Info: promoting aes_rst [reset] (fanout 143)
Info: promoting aes_inst.fsm_state_SB_DFFR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0] [reset] (fanout 128)
Info: promoting rstin_SB_LUT4_I2_O [reset] (fanout 32)
Info: promoting inject_SB_LUT4_I3_2_O_SB_LUT4_I2_O[0] [reset] (fanout 32)
Info: promoting aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_5_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O [cen] (fanout 128)
Info: promoting aes_inst.subbytes_inst.wait_sub_SB_LUT4_I3_O [cen] (fanout 128)
Info: promoting aes_inst.done_SB_DFFER_Q_D_SB_LUT4_I3_O [cen] (fanout 96)
Info: Constraining chains...
Info:       14 LCs used to legalise carry chains.
Info: Checksum: 0x7da5390c

Info: Annotating ports with timing budgets for target frequency 60.00 MHz
Info: Checksum: 0x5a5de3fb

Info: Device utilisation:
Info: 	         ICESTORM_LC:  6844/ 7680    89%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:    12/  256     4%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 14 cells based on constraints.
Info: Creating initial analytic placement for 6646 cells, random placement wirelen = 58354.
Info:     at initial placer iter 0, wirelen = 381
Info:     at initial placer iter 1, wirelen = 365
Info:     at initial placer iter 2, wirelen = 368
Info:     at initial placer iter 3, wirelen = 375
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 356, spread = 15901, legal = 16355; time = 0.15s
Info:     at iteration #2, type ALL: wirelen solved = 1316, spread = 11154, legal = 12078; time = 0.17s
Info:     at iteration #3, type ALL: wirelen solved = 1587, spread = 9372, legal = 10155; time = 0.18s
Info:     at iteration #4, type ALL: wirelen solved = 1711, spread = 8900, legal = 9821; time = 0.19s
Info:     at iteration #5, type ALL: wirelen solved = 2132, spread = 7920, legal = 8770; time = 0.18s
Info:     at iteration #6, type ALL: wirelen solved = 2595, spread = 7433, legal = 8415; time = 0.15s
Info:     at iteration #7, type ALL: wirelen solved = 3182, spread = 7236, legal = 8377; time = 0.17s
Info:     at iteration #8, type ALL: wirelen solved = 3586, spread = 7082, legal = 8172; time = 0.15s
Info:     at iteration #9, type ALL: wirelen solved = 3880, spread = 6956, legal = 8004; time = 0.16s
Info:     at iteration #10, type ALL: wirelen solved = 4132, spread = 6828, legal = 7923; time = 0.16s
Info:     at iteration #11, type ALL: wirelen solved = 4382, spread = 6814, legal = 7925; time = 0.17s
Info:     at iteration #12, type ALL: wirelen solved = 4459, spread = 6840, legal = 9143; time = 0.19s
Info:     at iteration #13, type ALL: wirelen solved = 4521, spread = 6795, legal = 7908; time = 0.16s
Info:     at iteration #14, type ALL: wirelen solved = 4710, spread = 6701, legal = 7875; time = 0.17s
Info:     at iteration #15, type ALL: wirelen solved = 4775, spread = 6770, legal = 7909; time = 0.15s
Info:     at iteration #16, type ALL: wirelen solved = 4783, spread = 6736, legal = 7894; time = 0.14s
Info:     at iteration #17, type ALL: wirelen solved = 4922, spread = 6751, legal = 7868; time = 0.17s
Info:     at iteration #18, type ALL: wirelen solved = 5029, spread = 6759, legal = 7830; time = 0.17s
Info:     at iteration #19, type ALL: wirelen solved = 5043, spread = 6825, legal = 7974; time = 0.14s
Info:     at iteration #20, type ALL: wirelen solved = 5083, spread = 6759, legal = 7728; time = 0.14s
Info:     at iteration #21, type ALL: wirelen solved = 5128, spread = 6793, legal = 7830; time = 0.15s
Info:     at iteration #22, type ALL: wirelen solved = 5175, spread = 6770, legal = 7644; time = 0.16s
Info:     at iteration #23, type ALL: wirelen solved = 5188, spread = 6743, legal = 7727; time = 0.14s
Info:     at iteration #24, type ALL: wirelen solved = 5263, spread = 6705, legal = 9119; time = 2.27s
Info:     at iteration #25, type ALL: wirelen solved = 5304, spread = 6725, legal = 7805; time = 0.14s
Info:     at iteration #26, type ALL: wirelen solved = 5332, spread = 6788, legal = 7801; time = 0.15s
Info:     at iteration #27, type ALL: wirelen solved = 5377, spread = 6771, legal = 7713; time = 0.14s
Info: HeAP Placer Time: 7.73s
Info:   of which solving equations: 3.11s
Info:   of which spreading cells: 0.81s
Info:   of which strict legalisation: 2.77s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 334, wirelen = 7644
Info:   at iteration #5: temp = 0.000000, timing cost = 335, wirelen = 6974
Info:   at iteration #10: temp = 0.000000, timing cost = 464, wirelen = 6637
Info:   at iteration #11: temp = 0.000000, timing cost = 469, wirelen = 6590 
Info: SA placement time 5.66s

Info: Max frequency for clock 'clk60mhz_$glb_clk': 59.25 MHz (FAIL at 60.00 MHz)

Info: Max delay <async>                   -> posedge clk60mhz_$glb_clk: 9.67 ns
Info: Max delay posedge clk60mhz_$glb_clk -> <async>                  : 3.71 ns

Info: Slack histogram:
Info:  legend: * represents 9 endpoint(s)
Info:          + represents [1,9) endpoint(s)
Info: [  -211,    560) |***+
Info: [   560,   1331) |*******+
Info: [  1331,   2102) |************+
Info: [  2102,   2873) |**********+
Info: [  2873,   3644) |****+
Info: [  3644,   4415) |*******+
Info: [  4415,   5186) |**+
Info: [  5186,   5957) |***+
Info: [  5957,   6728) |************+
Info: [  6728,   7499) |***********+
Info: [  7499,   8270) |******+
Info: [  8270,   9041) |************+
Info: [  9041,   9812) |***********************+
Info: [  9812,  10583) |************************+
Info: [ 10583,  11354) |************************+
Info: [ 11354,  12125) |*****************************+
Info: [ 12125,  12896) |*******************+
Info: [ 12896,  13667) |*********************+
Info: [ 13667,  14438) |************************+
Info: [ 14438,  15209) |************************************************************ 
Info: Checksum: 0x32306c4a

Info: Routing..
Info: Setting up routing queue.
Info: Routing 16534 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |        1        998 |    1   998 |     15536|       0.45       0.45|
Info:       2000 |        2       1997 |    1   999 |     14538|       0.42       0.86|
Info:       3000 |        2       2997 |    0  1000 |     13538|       0.42       1.29|
Info:       4000 |        2       3997 |    0  1000 |     12538|       0.26       1.54|
Info:       5000 |        3       4982 |    1   985 |     11596|       0.22       1.76|
Info:       6000 |       40       5785 |   37   803 |     10640|       0.16       1.92|
Info:       7000 |       77       6748 |   37   963 |      9683|       0.11       2.03|
Info:       8000 |      169       7656 |   92   908 |      8813|       0.37       2.40|
Info:       9000 |      268       8557 |   99   901 |      8024|       0.24       2.64|
Info:      10000 |      414       9411 |  146   854 |      7197|       0.25       2.89|
Info:      11000 |      653      10172 |  239   761 |      6626|       0.47       3.36|
Info:      12000 |      941      10884 |  288   712 |      6016|       0.24       3.60|
Info:      13000 |     1226      11599 |  285   715 |      5445|       0.34       3.94|
Info:      14000 |     1394      12431 |  168   832 |      4636|       0.28       4.22|
Info:      15000 |     1399      13426 |    5   995 |      3641|       0.07       4.29|
Info:      16000 |     1407      14418 |    8   992 |      2649|       0.07       4.37|
Info:      17000 |     1410      15415 |    3   997 |      1652|       0.07       4.44|
Info:      18000 |     1420      16405 |   10   990 |       662|       0.08       4.52|
Info:      18661 |     1420      17067 |    0   662 |         0|       0.06       4.58|
Info: Routing complete.
Info: Router1 time 4.58s
Info: Checksum: 0x69642769

Info: Critical path report for clock 'clk60mhz_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source aes_inst.subword_sel_SB_DFFER_Q_DFFLC.O
Info:  1.6  2.2    Net aes_inst.subword_sel budget 0.926000 ns (26,9) -> (29,3)
Info:                Sink aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  top_level.v:73.6-73.155
Info:                  aes/aes.v:35.6-35.17
Info:  0.3  2.5  Source aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.6  4.1    Net aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3] budget 0.925000 ns (29,3) -> (24,4)
Info:                Sink aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_LC.I3
Info:                Defined in:
Info:                  /home/dennis/software/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  4.5  Source aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_LC.O
Info:  0.6  5.0    Net aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0] budget 0.925000 ns (24,4) -> (24,4)
Info:                Sink aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/dennis/software/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  5.4  Source aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_LC.O
Info:  0.6  6.0    Net aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3[0] budget 0.925000 ns (24,4) -> (24,3)
Info:                Sink aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_LC.I0
Info:                Defined in:
Info:                  /home/dennis/software/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  6.5  Source aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_LC.O
Info:  1.0  7.4    Net aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1] budget 0.925000 ns (24,3) -> (24,2)
Info:                Sink aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  /home/dennis/software/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  7.8  Source aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_LC.O
Info:  1.3  9.1    Net aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_I2[1] budget 0.925000 ns (24,2) -> (26,1)
Info:                Sink aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_LC.I2
Info:                Defined in:
Info:                  /home/dennis/software/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  9.5  Source aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_LC.O
Info:  0.6 10.1    Net aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3] budget 0.925000 ns (26,1) -> (26,1)
Info:                Sink aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/dennis/software/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 10.4  Source aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_LC.O
Info:  1.3 11.7    Net aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0] budget 0.925000 ns (26,1) -> (24,2)
Info:                Sink aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/dennis/software/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 12.2  Source aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_LC.O
Info:  1.3 13.4    Net aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1] budget 0.929000 ns (24,2) -> (27,1)
Info:                Sink aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_15_I0_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/dennis/software/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 13.8  Source aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_15_I0_SB_LUT4_O_LC.O
Info:  1.0 14.8    Net aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_15_I0[2] budget 0.929000 ns (27,1) -> (28,1)
Info:                Sink aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_15_LC.I2
Info:                Defined in:
Info:                  /home/dennis/software/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 15.1  Source aes_inst.keysched_inst.next_key_tmp[0]_SB_LUT4_O_15_LC.O
Info:  1.3 16.4    Net aes_inst.keysched_out[17] budget 0.933000 ns (28,1) -> (29,4)
Info:                Sink aes_inst.keysched_inst.next_key_tmp[2]_SB_LUT4_O_14_LC.I1
Info:                Defined in:
Info:                  top_level.v:73.6-73.155
Info:                  aes/aes.v:28.15-28.27
Info:  0.4 16.8  Source aes_inst.keysched_inst.next_key_tmp[2]_SB_LUT4_O_14_LC.O
Info:  0.6 17.4    Net aes_inst.keysched_out[81] budget 0.933000 ns (29,4) -> (28,4)
Info:                Sink aes_inst.key_SB_DFFESR_Q_25_DFFLC.I0
Info:                Defined in:
Info:                  top_level.v:73.6-73.155
Info:                  aes/aes.v:28.15-28.27
Info:  0.5 17.9  Setup aes_inst.key_SB_DFFESR_Q_25_DFFLC.I0
Info: 5.2 ns logic, 12.7 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk60mhz_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source rstin$sb_io.D_IN_0
Info:  3.1  3.1    Net rstin$SB_IO_IN budget 5.291000 ns (26,33) -> (17,17)
Info:                Sink aes_inst.done_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/dennis/software/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  3.4  Source aes_inst.done_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_O_LC.O
Info:  1.0  4.4    Net aes_inst.done_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[2] budget 3.723000 ns (17,17) -> (17,15)
Info:                Sink aes_inst.done_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I2_1_LC.I2
Info:                Defined in:
Info:                  /home/dennis/software/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  4.8  Source aes_inst.done_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I2_1_LC.O
Info:  3.4  8.1    Net aes_inst.done_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I2_1_O budget 3.723000 ns (17,15) -> (30,5)
Info:                Sink aes_din_SB_DFFE_Q_14_D_SB_LUT4_O_LC.CEN
Info:  0.1  8.2  Setup aes_din_SB_DFFE_Q_14_D_SB_LUT4_O_LC.CEN
Info: 0.8 ns logic, 7.4 ns routing

Info: Critical path report for cross-domain path 'posedge clk60mhz_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source enc_state_SB_DFFSR_Q_D_SB_LUT4_O_1_LC.O
Info:  3.2  3.8    Net enc_state[1] budget 16.125999 ns (16,13) -> (6,33)
Info:                Sink ledout[1]$sb_io.D_OUT_0
Info:                Defined in:
Info:                  /home/dennis/software/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info: 0.5 ns logic, 3.2 ns routing

Warning: Max frequency for clock 'clk60mhz_$glb_clk': 55.93 MHz (FAIL at 60.00 MHz)

Info: Max delay <async>                   -> posedge clk60mhz_$glb_clk: 8.23 ns
Info: Max delay posedge clk60mhz_$glb_clk -> <async>                  : 3.77 ns

Info: Slack histogram:
Info:  legend: * represents 9 endpoint(s)
Info:          + represents [1,9) endpoint(s)
Info: [ -1212,   -391) |+
Info: [  -391,    430) |*****+
Info: [   430,   1251) |************+
Info: [  1251,   2072) |**********+
Info: [  2072,   2893) |*****+
Info: [  2893,   3714) |***+
Info: [  3714,   4535) |*******+
Info: [  4535,   5356) |+
Info: [  5356,   6177) |+
Info: [  6177,   6998) |***+
Info: [  6998,   7819) | 
Info: [  7819,   8640) |+
Info: [  8640,   9461) |**************************+
Info: [  9461,  10282) |***************************************************+
Info: [ 10282,  11103) |***************************+
Info: [ 11103,  11924) |**************************+
Info: [ 11924,  12745) |*****************+
Info: [ 12745,  13566) |************************************+
Info: [ 13566,  14387) |*************************+
Info: [ 14387,  15208) |************************************************************ 
1 warning, 0 errors

Info: Program finished normally.
