$date
	Sun Oct 25 04:53:01 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Ejercicio1_tb $end
$var wire 12 ! Q [11:0] $end
$var reg 12 " Load [11:0] $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$var reg 1 % reset $end
$var reg 1 & set $end
$scope module C1 $end
$var wire 12 ' Load [11:0] $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var wire 1 & set $end
$var reg 12 ( Q [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
x&
x%
x$
1#
bx "
bx !
$end
#3
b0 !
b0 (
b0 "
b0 '
0&
0$
1%
#5
0#
#8
0%
#10
1#
#15
0#
#20
1#
#25
0#
#30
1#
#35
0#
#40
1#
#45
0#
#50
1#
#55
0#
#60
1#
#65
0#
#70
1#
#75
0#
#78
1$
#80
b1 !
b1 (
1#
#85
0#
#90
b10 !
b10 (
1#
#95
0#
#100
b11 !
b11 (
1#
#105
0#
#110
b100 !
b100 (
1#
#115
0#
#120
b101 !
b101 (
1#
#125
0#
#130
b110 !
b110 (
1#
#135
0#
#138
0$
#140
1#
#145
0#
#150
1#
#155
0#
#160
1#
#165
0#
#170
1#
#175
0#
#180
1#
#185
0#
#188
1$
#190
b111 !
b111 (
1#
#195
0#
#200
b1000 !
b1000 (
1#
#205
0#
#210
b1001 !
b1001 (
1#
#215
0#
#218
b10010100110 "
b10010100110 '
0$
#220
1#
#225
0#
#228
b10010100110 !
b10010100110 (
1&
#230
1#
#235
0#
#238
1$
#240
1#
#245
0#
#248
0&
#250
b10010100111 !
b10010100111 (
1#
#255
0#
#260
b10010101000 !
b10010101000 (
1#
#265
0#
#268
b0 "
b0 '
#270
b10010101001 !
b10010101001 (
1#
#275
0#
#280
b10010101010 !
b10010101010 (
1#
#285
0#
#290
b10010101011 !
b10010101011 (
1#
#295
0#
#300
b10010101100 !
b10010101100 (
1#
#305
0#
#310
b10010101101 !
b10010101101 (
1#
#315
0#
#318
0$
#320
1#
#325
0#
#330
1#
#335
0#
#338
b111111111100 "
b111111111100 '
#340
1#
#345
0#
#348
b111111111100 !
b111111111100 (
1&
1$
#350
1#
#355
0#
#358
b0 "
b0 '
0&
#360
b111111111101 !
b111111111101 (
1#
#365
0#
#370
b111111111110 !
b111111111110 (
1#
#375
0#
#380
b111111111111 !
b111111111111 (
1#
#385
0#
#390
b0 !
b0 (
1#
#395
0#
#400
b1 !
b1 (
1#
#405
0#
#410
b10 !
b10 (
1#
