# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../fir_coe20.gen/sources_1/bd/design_1/ip/design_1_fir_ip_0_0/src/clk_wiz_0_1" --include "../../../../fir_coe20.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../fir_coe20.gen/sources_1/bd/design_1/ipshared/34f8/hdl" --include "../../../../fir_coe20.srcs/sources_1/ip/clk_wiz_0" --include "D:/XILINX_IDE/Vivado/2020.2/data/xilinx_vip/include" \
"c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../fir_coe20.srcs/sources_1/new/fir.v" \
"../../../../fir_coe20.srcs/sources_1/new/fir_ctrl.v" \
"../../../../fir_coe20.srcs/sources_1/new/fir_top.v" \
"../../../../fir_coe20.srcs/sim_1/new/tb_fir.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
