

================================================================
== Vitis HLS Report for 'dft_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_25_2'
================================================================
* Date:           Sat Dec 14 18:45:09 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dft_opt2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   524312|   524312|  5.243 ms|  5.243 ms|  524312|  524312|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_20_1_VITIS_LOOP_25_2  |   524310|   524310|        31|          8|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 8, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add3224 = alloca i32 1"   --->   Operation 34 'alloca' 'add3224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add15 = alloca i32 1"   --->   Operation 35 'alloca' 'add15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%time_idx = alloca i32 1"   --->   Operation 36 'alloca' 'time_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%freq_idx = alloca i32 1"   --->   Operation 37 'alloca' 'freq_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 38 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_input, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_input, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %freq_idx"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %time_idx"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %add15"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %add3224"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.96>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [dft.cpp:20]   --->   Operation 47 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 48 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.43ns)   --->   "%icmp_ln20 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [dft.cpp:20]   --->   Operation 49 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (2.10ns)   --->   "%add_ln20 = add i17 %indvar_flatten_load, i17 1" [dft.cpp:20]   --->   Operation 50 'add' 'add_ln20' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc33, void %for.inc49.preheader.exitStub" [dft.cpp:20]   --->   Operation 51 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%time_idx_load = load i9 %time_idx" [dft.cpp:25]   --->   Operation 52 'load' 'time_idx_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%freq_idx_load = load i9 %freq_idx" [dft.cpp:20]   --->   Operation 53 'load' 'freq_idx_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.66ns)   --->   "%icmp_ln25 = icmp_eq  i9 %time_idx_load, i9 256" [dft.cpp:25]   --->   Operation 54 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln20)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.96ns)   --->   "%select_ln20 = select i1 %icmp_ln25, i9 0, i9 %time_idx_load" [dft.cpp:20]   --->   Operation 55 'select' 'select_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.82ns)   --->   "%add_ln20_1 = add i9 %freq_idx_load, i9 1" [dft.cpp:20]   --->   Operation 56 'add' 'add_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.96ns)   --->   "%select_ln20_3 = select i1 %icmp_ln25, i9 %add_ln20_1, i9 %freq_idx_load" [dft.cpp:20]   --->   Operation 57 'select' 'select_ln20_3' <Predicate = (!icmp_ln20)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i9 %select_ln20_3" [dft.cpp:20]   --->   Operation 58 'trunc' 'trunc_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%time_idx_cast2 = zext i9 %select_ln20" [dft.cpp:20]   --->   Operation 59 'zext' 'time_idx_cast2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i9 %select_ln20" [dft.cpp:27]   --->   Operation 60 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (4.17ns)   --->   "%table_idx = mul i8 %trunc_ln27, i8 %trunc_ln20" [dft.cpp:27]   --->   Operation 61 'mul' 'table_idx' <Predicate = (!icmp_ln20)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%real_input_addr = getelementptr i32 %real_input, i64 0, i64 %time_idx_cast2" [dft.cpp:32]   --->   Operation 62 'getelementptr' 'real_input_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (3.25ns)   --->   "%real_input_load = load i8 %real_input_addr" [dft.cpp:32]   --->   Operation 63 'load' 'real_input_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%imag_input_addr = getelementptr i32 %imag_input, i64 0, i64 %time_idx_cast2" [dft.cpp:33]   --->   Operation 64 'getelementptr' 'imag_input_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (3.25ns)   --->   "%imag_input_load = load i8 %imag_input_addr" [dft.cpp:33]   --->   Operation 65 'load' 'imag_input_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i8 %table_idx" [dft.cpp:28]   --->   Operation 66 'zext' 'zext_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%cos_coefficients_table_addr = getelementptr i32 %cos_coefficients_table, i64 0, i64 %zext_ln28" [dft.cpp:28]   --->   Operation 67 'getelementptr' 'cos_coefficients_table_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (3.25ns)   --->   "%cos_coefficients_table_load = load i8 %cos_coefficients_table_addr" [dft.cpp:28]   --->   Operation 68 'load' 'cos_coefficients_table_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sin_coefficients_table_addr = getelementptr i32 %sin_coefficients_table, i64 0, i64 %zext_ln28" [dft.cpp:29]   --->   Operation 69 'getelementptr' 'sin_coefficients_table_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (3.25ns)   --->   "%sin_coefficients_table_load = load i8 %sin_coefficients_table_addr" [dft.cpp:29]   --->   Operation 70 'load' 'sin_coefficients_table_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_3 : Operation 71 [1/2] (3.25ns)   --->   "%real_input_load = load i8 %real_input_addr" [dft.cpp:32]   --->   Operation 71 'load' 'real_input_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 72 [1/2] (3.25ns)   --->   "%imag_input_load = load i8 %imag_input_addr" [dft.cpp:33]   --->   Operation 72 'load' 'imag_input_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 4.43>
ST_4 : Operation 73 [1/2] (3.25ns)   --->   "%cos_coefficients_table_load = load i8 %cos_coefficients_table_addr" [dft.cpp:28]   --->   Operation 73 'load' 'cos_coefficients_table_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_4 : Operation 74 [1/2] (3.25ns)   --->   "%sin_coefficients_table_load = load i8 %sin_coefficients_table_addr" [dft.cpp:29]   --->   Operation 74 'load' 'sin_coefficients_table_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %real_input_load" [dft.cpp:32]   --->   Operation 75 'bitcast' 'bitcast_ln32' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (4.43ns)   --->   "%conv = fpext i32 %bitcast_ln32" [dft.cpp:32]   --->   Operation 76 'fpext' 'conv' <Predicate = (!icmp_ln20)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.43>
ST_5 : Operation 77 [1/2] (4.43ns)   --->   "%conv = fpext i32 %bitcast_ln32" [dft.cpp:32]   --->   Operation 77 'fpext' 'conv' <Predicate = (!icmp_ln20)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %imag_input_load" [dft.cpp:33]   --->   Operation 78 'bitcast' 'bitcast_ln33' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 79 [2/2] (4.43ns)   --->   "%conv3 = fpext i32 %bitcast_ln33" [dft.cpp:33]   --->   Operation 79 'fpext' 'conv3' <Predicate = (!icmp_ln20)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.43>
ST_6 : Operation 80 [2/2] (4.43ns)   --->   "%cos_val = fpext i32 %cos_coefficients_table_load" [dft.cpp:28]   --->   Operation 80 'fpext' 'cos_val' <Predicate = (!icmp_ln20)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 81 [1/2] (4.43ns)   --->   "%conv3 = fpext i32 %bitcast_ln33" [dft.cpp:33]   --->   Operation 81 'fpext' 'conv3' <Predicate = (!icmp_ln20)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.43>
ST_7 : Operation 82 [1/2] (4.43ns)   --->   "%cos_val = fpext i32 %cos_coefficients_table_load" [dft.cpp:28]   --->   Operation 82 'fpext' 'cos_val' <Predicate = (!icmp_ln20)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 83 [2/2] (4.43ns)   --->   "%sin_val = fpext i32 %sin_coefficients_table_load" [dft.cpp:29]   --->   Operation 83 'fpext' 'sin_val' <Predicate = (!icmp_ln20)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.71>
ST_8 : Operation 84 [1/2] (4.43ns)   --->   "%sin_val = fpext i32 %sin_coefficients_table_load" [dft.cpp:29]   --->   Operation 84 'fpext' 'sin_val' <Predicate = (!icmp_ln20)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 85 [7/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %cos_val" [dft.cpp:32]   --->   Operation 85 'dmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.71>
ST_9 : Operation 86 [6/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %cos_val" [dft.cpp:32]   --->   Operation 86 'dmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [7/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv3, i64 %sin_val" [dft.cpp:33]   --->   Operation 87 'dmul' 'mul1' <Predicate = (!icmp_ln20)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (1.82ns)   --->   "%add_ln25 = add i9 %select_ln20, i9 1" [dft.cpp:25]   --->   Operation 88 'add' 'add_ln25' <Predicate = (!icmp_ln20)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (1.66ns)   --->   "%ifzero = icmp_eq  i9 %add_ln25, i9 256" [dft.cpp:25]   --->   Operation 89 'icmp' 'ifzero' <Predicate = (!icmp_ln20)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %ifzero, void %ifFalse, void %ifTrue" [dft.cpp:25]   --->   Operation 90 'br' 'br_ln25' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln20 = store i17 %add_ln20, i17 %indvar_flatten" [dft.cpp:20]   --->   Operation 91 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.58>
ST_9 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln20 = store i9 %select_ln20_3, i9 %freq_idx" [dft.cpp:20]   --->   Operation 92 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.58>
ST_9 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln25 = store i9 %add_ln25, i9 %time_idx" [dft.cpp:25]   --->   Operation 93 'store' 'store_ln25' <Predicate = (!icmp_ln20)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.71>
ST_10 : Operation 94 [5/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %cos_val" [dft.cpp:32]   --->   Operation 94 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [6/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv3, i64 %sin_val" [dft.cpp:33]   --->   Operation 95 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [7/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv, i64 %sin_val" [dft.cpp:34]   --->   Operation 96 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.71>
ST_11 : Operation 97 [4/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %cos_val" [dft.cpp:32]   --->   Operation 97 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [5/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv3, i64 %sin_val" [dft.cpp:33]   --->   Operation 98 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [6/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv, i64 %sin_val" [dft.cpp:34]   --->   Operation 99 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [7/7] (6.71ns)   --->   "%mul3 = dmul i64 %conv3, i64 %cos_val" [dft.cpp:35]   --->   Operation 100 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.71>
ST_12 : Operation 101 [3/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %cos_val" [dft.cpp:32]   --->   Operation 101 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [4/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv3, i64 %sin_val" [dft.cpp:33]   --->   Operation 102 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [5/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv, i64 %sin_val" [dft.cpp:34]   --->   Operation 103 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [6/7] (6.71ns)   --->   "%mul3 = dmul i64 %conv3, i64 %cos_val" [dft.cpp:35]   --->   Operation 104 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.71>
ST_13 : Operation 105 [2/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %cos_val" [dft.cpp:32]   --->   Operation 105 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [3/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv3, i64 %sin_val" [dft.cpp:33]   --->   Operation 106 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [4/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv, i64 %sin_val" [dft.cpp:34]   --->   Operation 107 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [5/7] (6.71ns)   --->   "%mul3 = dmul i64 %conv3, i64 %cos_val" [dft.cpp:35]   --->   Operation 108 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.71>
ST_14 : Operation 109 [1/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %cos_val" [dft.cpp:32]   --->   Operation 109 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [2/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv3, i64 %sin_val" [dft.cpp:33]   --->   Operation 110 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 111 [3/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv, i64 %sin_val" [dft.cpp:34]   --->   Operation 111 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [4/7] (6.71ns)   --->   "%mul3 = dmul i64 %conv3, i64 %cos_val" [dft.cpp:35]   --->   Operation 112 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.71>
ST_15 : Operation 113 [1/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv3, i64 %sin_val" [dft.cpp:33]   --->   Operation 113 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 114 [2/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv, i64 %sin_val" [dft.cpp:34]   --->   Operation 114 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 115 [3/7] (6.71ns)   --->   "%mul3 = dmul i64 %conv3, i64 %cos_val" [dft.cpp:35]   --->   Operation 115 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 116 [7/7] (7.29ns)   --->   "%sub = dsub i64 %mul, i64 %mul1" [dft.cpp:32]   --->   Operation 116 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [1/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv, i64 %sin_val" [dft.cpp:34]   --->   Operation 117 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [2/7] (6.71ns)   --->   "%mul3 = dmul i64 %conv3, i64 %cos_val" [dft.cpp:35]   --->   Operation 118 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 119 [6/7] (7.29ns)   --->   "%sub = dsub i64 %mul, i64 %mul1" [dft.cpp:32]   --->   Operation 119 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [1/7] (6.71ns)   --->   "%mul3 = dmul i64 %conv3, i64 %cos_val" [dft.cpp:35]   --->   Operation 120 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 121 [5/7] (7.29ns)   --->   "%sub = dsub i64 %mul, i64 %mul1" [dft.cpp:32]   --->   Operation 121 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 122 [7/7] (7.29ns)   --->   "%add1 = dadd i64 %mul2, i64 %mul3" [dft.cpp:34]   --->   Operation 122 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 123 [4/7] (7.29ns)   --->   "%sub = dsub i64 %mul, i64 %mul1" [dft.cpp:32]   --->   Operation 123 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 124 [6/7] (7.29ns)   --->   "%add1 = dadd i64 %mul2, i64 %mul3" [dft.cpp:34]   --->   Operation 124 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 125 [3/7] (7.29ns)   --->   "%sub = dsub i64 %mul, i64 %mul1" [dft.cpp:32]   --->   Operation 125 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 126 [5/7] (7.29ns)   --->   "%add1 = dadd i64 %mul2, i64 %mul3" [dft.cpp:34]   --->   Operation 126 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.29>
ST_21 : Operation 127 [2/7] (7.29ns)   --->   "%sub = dsub i64 %mul, i64 %mul1" [dft.cpp:32]   --->   Operation 127 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 128 [4/7] (7.29ns)   --->   "%add1 = dadd i64 %mul2, i64 %mul3" [dft.cpp:34]   --->   Operation 128 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.29>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%add15_load = load i64 %add15" [dft.cpp:20]   --->   Operation 129 'load' 'add15_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 130 [1/1] (1.48ns)   --->   "%select_ln20_1 = select i1 %icmp_ln25, i64 0, i64 %add15_load" [dft.cpp:20]   --->   Operation 130 'select' 'select_ln20_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 131 [1/7] (7.29ns)   --->   "%sub = dsub i64 %mul, i64 %mul1" [dft.cpp:32]   --->   Operation 131 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 132 [3/7] (7.29ns)   --->   "%add1 = dadd i64 %mul2, i64 %mul3" [dft.cpp:34]   --->   Operation 132 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.29>
ST_23 : Operation 133 [7/7] (7.29ns)   --->   "%add = dadd i64 %select_ln20_1, i64 %sub" [dft.cpp:32]   --->   Operation 133 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 134 [2/7] (7.29ns)   --->   "%add1 = dadd i64 %mul2, i64 %mul3" [dft.cpp:34]   --->   Operation 134 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.29>
ST_24 : Operation 135 [1/1] (0.00ns)   --->   "%add3224_load = load i64 %add3224" [dft.cpp:20]   --->   Operation 135 'load' 'add3224_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_24 : Operation 136 [1/1] (1.48ns)   --->   "%select_ln20_2 = select i1 %icmp_ln25, i64 0, i64 %add3224_load" [dft.cpp:20]   --->   Operation 136 'select' 'select_ln20_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 137 [6/7] (7.29ns)   --->   "%add = dadd i64 %select_ln20_1, i64 %sub" [dft.cpp:32]   --->   Operation 137 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 138 [1/7] (7.29ns)   --->   "%add1 = dadd i64 %mul2, i64 %mul3" [dft.cpp:34]   --->   Operation 138 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 164 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.29>
ST_25 : Operation 139 [5/7] (7.29ns)   --->   "%add = dadd i64 %select_ln20_1, i64 %sub" [dft.cpp:32]   --->   Operation 139 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 140 [7/7] (7.29ns)   --->   "%add2 = dadd i64 %select_ln20_2, i64 %add1" [dft.cpp:34]   --->   Operation 140 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.29>
ST_26 : Operation 141 [4/7] (7.29ns)   --->   "%add = dadd i64 %select_ln20_1, i64 %sub" [dft.cpp:32]   --->   Operation 141 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 142 [6/7] (7.29ns)   --->   "%add2 = dadd i64 %select_ln20_2, i64 %add1" [dft.cpp:34]   --->   Operation 142 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.29>
ST_27 : Operation 143 [3/7] (7.29ns)   --->   "%add = dadd i64 %select_ln20_1, i64 %sub" [dft.cpp:32]   --->   Operation 143 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 144 [5/7] (7.29ns)   --->   "%add2 = dadd i64 %select_ln20_2, i64 %add1" [dft.cpp:34]   --->   Operation 144 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.29>
ST_28 : Operation 145 [2/7] (7.29ns)   --->   "%add = dadd i64 %select_ln20_1, i64 %sub" [dft.cpp:32]   --->   Operation 145 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 146 [4/7] (7.29ns)   --->   "%add2 = dadd i64 %select_ln20_2, i64 %add1" [dft.cpp:34]   --->   Operation 146 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.29>
ST_29 : Operation 147 [1/7] (7.29ns)   --->   "%add = dadd i64 %select_ln20_1, i64 %sub" [dft.cpp:32]   --->   Operation 147 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 148 [3/7] (7.29ns)   --->   "%add2 = dadd i64 %select_ln20_2, i64 %add1" [dft.cpp:34]   --->   Operation 148 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.29>
ST_30 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i9 %select_ln20_3" [dft.cpp:20]   --->   Operation 149 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 150 [2/7] (7.29ns)   --->   "%add2 = dadd i64 %select_ln20_2, i64 %add1" [dft.cpp:34]   --->   Operation 150 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 151 [1/1] (0.00ns)   --->   "%freq_real_addr = getelementptr i64 %freq_real, i64 0, i64 %zext_ln20" [dft.cpp:22]   --->   Operation 151 'getelementptr' 'freq_real_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_30 : Operation 152 [1/1] (3.25ns)   --->   "%store_ln32 = store i64 %add, i8 %freq_real_addr" [dft.cpp:32]   --->   Operation 152 'store' 'store_ln32' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_30 : Operation 153 [1/1] (1.58ns)   --->   "%store_ln32 = store i64 %add, i64 %add15" [dft.cpp:32]   --->   Operation 153 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>

State 31 <SV = 30> <Delay = 7.29>
ST_31 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_20_1_VITIS_LOOP_25_2_str"   --->   Operation 154 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 155 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 155 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 156 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [dft.cpp:10]   --->   Operation 157 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 158 [1/7] (7.29ns)   --->   "%add2 = dadd i64 %select_ln20_2, i64 %add1" [dft.cpp:34]   --->   Operation 158 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.25>
ST_32 : Operation 159 [1/1] (0.00ns)   --->   "%freq_imag_addr = getelementptr i64 %freq_imag, i64 0, i64 %zext_ln20" [dft.cpp:23]   --->   Operation 159 'getelementptr' 'freq_imag_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_32 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln34 = store i64 %add2, i8 %freq_imag_addr" [dft.cpp:34]   --->   Operation 160 'store' 'store_ln34' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_32 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 161 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>
ST_32 : Operation 162 [1/1] (1.58ns)   --->   "%store_ln34 = store i64 %add2, i64 %add3224" [dft.cpp:34]   --->   Operation 162 'store' 'store_ln34' <Predicate = true> <Delay = 1.58>
ST_32 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 163 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [11]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [14]  (1.59 ns)

 <State 2>: 6.96ns
The critical path consists of the following:
	'load' operation ('freq_idx_load', dft.cpp:20) on local variable 'freq_idx' [30]  (0 ns)
	'add' operation ('add_ln20_1', dft.cpp:20) [37]  (1.82 ns)
	'select' operation ('select_ln20_3', dft.cpp:20) [38]  (0.968 ns)
	'mul' operation ('table_idx', dft.cpp:27) [45]  (4.17 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('cos_coefficients_table_addr', dft.cpp:28) [47]  (0 ns)
	'load' operation ('cos_coefficients_table_load', dft.cpp:28) on array 'cos_coefficients_table' [48]  (3.25 ns)

 <State 4>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('conv', dft.cpp:32) [56]  (4.44 ns)

 <State 5>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('conv', dft.cpp:32) [56]  (4.44 ns)

 <State 6>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('cos_val', dft.cpp:28) [49]  (4.44 ns)

 <State 7>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('cos_val', dft.cpp:28) [49]  (4.44 ns)

 <State 8>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dft.cpp:32) [57]  (6.72 ns)

 <State 9>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dft.cpp:32) [57]  (6.72 ns)

 <State 10>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dft.cpp:32) [57]  (6.72 ns)

 <State 11>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dft.cpp:32) [57]  (6.72 ns)

 <State 12>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dft.cpp:32) [57]  (6.72 ns)

 <State 13>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dft.cpp:32) [57]  (6.72 ns)

 <State 14>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dft.cpp:32) [57]  (6.72 ns)

 <State 15>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1', dft.cpp:33) [62]  (6.72 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', dft.cpp:32) [63]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', dft.cpp:32) [63]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', dft.cpp:32) [63]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', dft.cpp:32) [63]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', dft.cpp:32) [63]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', dft.cpp:32) [63]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', dft.cpp:32) [63]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dft.cpp:32) [64]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dft.cpp:32) [64]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dft.cpp:32) [64]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dft.cpp:32) [64]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dft.cpp:32) [64]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dft.cpp:32) [64]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dft.cpp:32) [64]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add2', dft.cpp:34) [68]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add2', dft.cpp:34) [68]  (7.3 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('freq_imag_addr', dft.cpp:23) [75]  (0 ns)
	'store' operation ('store_ln34', dft.cpp:34) of variable 'add2', dft.cpp:34 on array 'freq_imag' [76]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
