# KV260 LED ê¸°ë³¸ ì œì–´ í”„ë¡œì íŠ¸

## ğŸ“‹ í”„ë¡œì íŠ¸ ê°œìš”

KRIA KV260 ë³´ë“œì—ì„œ PL(Programmable Logic)ì„ ì´ìš©í•œ ê°€ì¥ ê¸°ë³¸ì ì¸ LED ì œì–´ í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.
FPGA ì…ë¬¸ìë¥¼ ìœ„í•œ ì²« ë²ˆì§¸ í”„ë¡œì íŠ¸ë¡œ, Vivado 2022.2 í™˜ê²½ì—ì„œ ì§„í–‰í•©ë‹ˆë‹¤.

### í•™ìŠµ ëª©í‘œ

1. **ê¸°ë³¸ ë¡œì§ ì„¤ê³„**: Verilog/VHDLì„ ì´ìš©í•œ LED ì œì–´ ë¡œì§ ì‘ì„±
2. **ILA ë””ë²„ê¹…**: ë‚´ë¶€ ì‹ í˜¸ë¥¼ ILA(Integrated Logic Analyzer)ë¡œ ëª¨ë‹ˆí„°ë§
3. **Vivado ì›Œí¬í”Œë¡œìš°**: TCL ìŠ¤í¬ë¦½íŠ¸ ê¸°ë°˜ ìë™í™” ë¹Œë“œ

---

## ğŸ¯ í”„ë¡œì íŠ¸ êµ¬ì„±

```
00.LED_Basic/
â”œâ”€â”€ README.md                    # ì´ ë¬¸ì„œ
â”œâ”€â”€ vivado/
â”‚   â”œâ”€â”€ create_project.tcl       # Vivado í”„ë¡œì íŠ¸ ìƒì„± ìŠ¤í¬ë¦½íŠ¸
â”‚   â”œâ”€â”€ build_all.tcl            # í•©ì„±/êµ¬í˜„/ë¹„íŠ¸ìŠ¤íŠ¸ë¦¼ ìë™í™”
â”‚   â”œâ”€â”€ build.bat                # Windows ë¹Œë“œ ë°°ì¹˜ íŒŒì¼
â”‚   â””â”€â”€ constraints/
â”‚       â””â”€â”€ kv260_led.xdc        # í•€ ì œì•½ ì¡°ê±´ íŒŒì¼
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ verilog/
â”‚   â”‚   â”œâ”€â”€ led_top.v            # ìµœìƒìœ„ Verilog ëª¨ë“ˆ
â”‚   â”‚   â”œâ”€â”€ led_blink.v          # LED ë¸”ë§í¬ ëª¨ë“ˆ
â”‚   â”‚   â””â”€â”€ led_counter.v        # ì¹´ìš´í„° ê¸°ë°˜ LED ì œì–´
â”‚   â””â”€â”€ vhdl/
â”‚       â”œâ”€â”€ led_top.vhd          # ìµœìƒìœ„ VHDL ì—”í‹°í‹°
â”‚       â”œâ”€â”€ led_blink.vhd        # LED ë¸”ë§í¬ ì»´í¬ë„ŒíŠ¸
â”‚       â””â”€â”€ led_counter.vhd      # ì¹´ìš´í„° ê¸°ë°˜ LED ì œì–´
â”œâ”€â”€ vitis/
â”‚   â”œâ”€â”€ create_vitis_project.tcl # Vitis í”„ë¡œì íŠ¸ ìƒì„± ìŠ¤í¬ë¦½íŠ¸
â”‚   â””â”€â”€ src/
â”‚       â””â”€â”€ main.c               # LED ì œì–´ ì• í”Œë¦¬ì¼€ì´ì…˜
â””â”€â”€ docs/
    â”œâ”€â”€ hardware_guide.md        # í•˜ë“œì›¨ì–´ ì—°ê²° ê°€ì´ë“œ
    â”œâ”€â”€ ila_debug_guide.md       # ILA ë””ë²„ê¹… ê°€ì´ë“œ
    â””â”€â”€ vitis_workflow_guide.md  # Vitis ì›Œí¬í”Œë¡œìš° ê°€ì´ë“œ
```

---

## ğŸ”§ ê°œë°œ í™˜ê²½

| í•­ëª© | ê°’ |
|------|-----|
| **Vivado ë²„ì „** | 2022.2 |
| **Target Board** | Xilinx KRIA KV260 Vision AI Starter Kit |
| **Part Number** | xck26-sfvc784-2LV-c |
| **PL í´ëŸ­** | 100 MHz (pl_clk0) |
| **OS** | Windows 11 |

---

## ğŸ“ í•˜ë“œì›¨ì–´ ì‚¬ì–‘

### KV260 LED ë° GPIO ì •ë³´

KV260 ìºë¦¬ì–´ ë³´ë“œì—ëŠ” ì‚¬ìš©ì LEDê°€ ì œí•œì ì´ë¯€ë¡œ, PMOD ì»¤ë„¥í„°ë¥¼ í†µí•´ ì™¸ë¶€ LEDë¥¼ ì—°ê²°í•©ë‹ˆë‹¤.

| ì‹ í˜¸ëª… | PMOD í•€ | FPGA í•€ | ìš©ë„ |
|--------|---------|---------|------|
| PMOD1_0 | J2.1 | H12 | LED[0] |
| PMOD1_1 | J2.2 | E10 | LED[1] |
| PMOD1_2 | J2.3 | D10 | LED[2] |
| PMOD1_3 | J2.4 | C11 | LED[3] |
| PMOD1_4 | J2.7 | B10 | LED[4] |
| PMOD1_5 | J2.8 | E12 | LED[5] |
| PMOD1_6 | J2.9 | D11 | LED[6] |
| PMOD1_7 | J2.10 | B11 | LED[7] |

### ê¶Œì¥ PMOD LED ëª¨ë“ˆ

- **Digilent PMOD LED**: 8ê°œ LED (ì €í•­ ë‚´ì¥)
- ì§ì ‘ ì œì‘: LED + 330Î© ì €í•­

---

## ğŸš€ ë¹ ë¥¸ ì‹œì‘

### 1. Vivado TCL Consoleì—ì„œ ì‹¤í–‰

```tcl
# Vivado TCL Console ì—´ê¸°
cd C:/work/kv260_projects/00.LED_Basic/vivado
source create_project.tcl
```

### 2. Windows ë°°ì¹˜ íŒŒì¼ ì‹¤í–‰

```batch
cd C:\work\kv260_projects\00.LED_Basic\vivado
build.bat
```

### 3. Vitisì—ì„œ LED ì œì–´ ì• í”Œë¦¬ì¼€ì´ì…˜ ì‹¤í–‰

```tcl
# Vitis XSCT Console
cd C:/work/kv260_projects/00.LED_Basic/vitis
source create_vitis_project.tcl
```

ë˜ëŠ” Vitis GUIì—ì„œ:
1. `File` â†’ `New` â†’ `Platform Project` (XSA íŒŒì¼ ì„ íƒ)
2. `File` â†’ `New` â†’ `Application Project`
3. `vitis/src/main.c` ì†ŒìŠ¤ ì¶”ê°€
4. `Run` â†’ `Run Configurations`

### 4. ë¹„íŠ¸ìŠ¤íŠ¸ë¦¼ ë¡œë“œ

1. Vivado Hardware Manager ì‹¤í–‰
2. KV260 JTAG ì—°ê²° (USB ì¼€ì´ë¸”)
3. Program Device â†’ ë¹„íŠ¸ìŠ¤íŠ¸ë¦¼ ì„ íƒ
4. LED ë™ì‘ í™•ì¸

---

## ğŸ’» Vitis LED ì œì–´ ë©”ë‰´

UART í„°ë¯¸ë„ (115200 baud)ì—ì„œ ë‹¤ìŒ ë©”ë‰´ë¥¼ ì‚¬ìš©í•©ë‹ˆë‹¤:

```
============================================================
                    LED CONTROL MENU
------------------------------------------------------------
  [PL Mode Control]
    0. Mode OFF         - All LEDs off
    1. Mode BLINK       - 1Hz blinking
    2. Mode COUNTER     - Binary counter
    3. Mode KNIGHT      - Knight Rider effect

  [PS Direct Control]
    4. All LEDs ON      - 0xFF
    5. All LEDs OFF     - 0x00
    6. Alternate 1      - 0xAA
    7. Alternate 2      - 0x55
    8. Custom Pattern   - Enter hex value

  [Demo & Test]
    D. Run Demo         - All patterns demo
    T. Sequential Test  - Test each LED
    S. Show Status      - Current settings

    Q. Quit
------------------------------------------------------------
```

### ì œì–´ ë°©ì‹

| ë°©ì‹ | ì„¤ëª… | ë©”ë‰´ |
|------|------|------|
| **PL Mode** | PSê°€ ëª¨ë“œë§Œ ì„¤ì •, íŒ¨í„´ì€ PL ë¡œì§ì—ì„œ ìƒì„± | 0-3 |
| **PS Direct** | PSê°€ LED íŒ¨í„´ì„ ì§ì ‘ ì¶œë ¥ | 4-8 |

---

## ğŸ“º ê¸°ëŠ¥ ì„¤ëª…

### 1. LED Blink (led_blink.v / led_blink.vhd)

ê°€ì¥ ê¸°ë³¸ì ì¸ LED ì ë©¸ ë¡œì§ì…ë‹ˆë‹¤.

```
ë™ì‘:
- 1ì´ˆ ê°„ê²©ìœ¼ë¡œ LED ON/OFF ë°˜ë³µ
- 100MHz í´ëŸ­ ê¸°ì¤€ 50,000,000 ì¹´ìš´íŠ¸
```

### 2. LED Counter (led_counter.v / led_counter.vhd)

8ë¹„íŠ¸ ë°”ì´ë„ˆë¦¬ ì¹´ìš´í„°ë¡œ LED íŒ¨í„´ í‘œì‹œ

```
ë™ì‘:
- 0.1ì´ˆ ê°„ê²©ìœ¼ë¡œ ì¹´ìš´í„° ì¦ê°€
- LED[7:0]ì— ì¹´ìš´í„° ê°’ ì¶œë ¥
- 0x00 â†’ 0x01 â†’ 0x02 â†’ ... â†’ 0xFF â†’ 0x00 ë°˜ë³µ
```

### 3. LED Top (led_top.v / led_top.vhd)

ëª¨ë“œ ì„ íƒ ê¸°ëŠ¥ í¬í•¨ ìµœìƒìœ„ ëª¨ë“ˆ

```
ëª¨ë“œ (sw[1:0]):
- 00: LED ì „ì²´ OFF
- 01: LED Blink (1Hz)
- 10: LED Counter (ë°”ì´ë„ˆë¦¬ íŒ¨í„´)
- 11: Knight Rider íš¨ê³¼
```

---

## ğŸ” ILA ë””ë²„ê¹…

### ILA ëª¨ë‹ˆí„°ë§ ì‹ í˜¸

| ì‹ í˜¸ëª… | í­ | ì„¤ëª… |
|--------|-----|------|
| counter | 32-bit | ë©”ì¸ ì¹´ìš´í„° ê°’ |
| led_reg | 8-bit | LED ì¶œë ¥ ë ˆì§€ìŠ¤í„° |
| state | 4-bit | FSM ìƒíƒœ |
| clk_div | 1-bit | ë¶„ì£¼ í´ëŸ­ |

### ILA íŠ¸ë¦¬ê±° ì„¤ì • ì˜ˆì‹œ

```
# íŠ¹ì • LED íŒ¨í„´ ìº¡ì²˜
led_reg == 8'hAA

# ì¹´ìš´í„° íŠ¹ì • ê°’ ë„ë‹¬
counter == 32'd50_000_000

# ìƒíƒœ ì „ì´ ìº¡ì²˜
state != state_prev
```

---

## ğŸ“ Verilog vs VHDL ì„ íƒ

| íŠ¹ì„± | Verilog | VHDL |
|------|---------|------|
| **ë¬¸ë²•** | C ìŠ¤íƒ€ì¼, ê°„ê²° | Ada ìŠ¤íƒ€ì¼, ëª…ì‹œì  |
| **íƒ€ì´í•‘** | ì•½í•œ íƒ€ì… | ê°•í•œ íƒ€ì… |
| **ì‹œë®¬ë ˆì´ì…˜** | ë¹ ë¥¸ ì‘ì„± | ì—„ê²©í•œ ê²€ì¦ |
| **ì‚°ì—… ë¶„ì•¼** | ASIC, ë¯¸êµ­/ì•„ì‹œì•„ | ìœ ëŸ½, ë°©ì‚°/í•­ê³µ |
| **ì¶”ì²œ** | ì…ë¬¸ì, ë¹ ë¥¸ í”„ë¡œí† íƒ€ì… | ëŒ€ê·œëª¨ ì„¤ê³„, ì‹ ë¢°ì„± |

**ì´ í”„ë¡œì íŠ¸ì—ì„œëŠ” Verilogì™€ VHDL ëª¨ë‘ ì œê³µí•©ë‹ˆë‹¤.**
TCL ìŠ¤í¬ë¦½íŠ¸ì—ì„œ `USE_VHDL` ë³€ìˆ˜ë¡œ ì„ íƒ ê°€ëŠ¥í•©ë‹ˆë‹¤.

---

## ğŸ“š ì°¸ê³  ìë£Œ

### Xilinx ê³µì‹ ë¬¸ì„œ

- [Kria KV260 Vision AI Starter Kit User Guide (UG1089)](https://docs.xilinx.com/r/en-US/ug1089-kv260-starter-kit)
- [Vivado Design Suite User Guide: Programming and Debugging (UG908)](https://docs.xilinx.com/r/en-US/ug908-vivado-programming-debugging)
- [Vivado Design Suite Tcl Command Reference Guide (UG835)](https://docs.xilinx.com/r/en-US/ug835-vivado-tcl-commands)

### ê´€ë ¨ í”„ë¡œì íŠ¸

- [01.KRIA_BRAM_ILA](../01.KRIA_BRAM_ILA) - AXI BRAM + ILA ë””ë²„ê¹…
- [02.Smart_Camera](../02.Smart_Camera) - ì¹´ë©”ë¼ ì˜ìƒ ì²˜ë¦¬
- [03.AI_Box_ReID](../03.AI_Box_ReID) - ê°ì²´ ì¬ì‹ë³„

---

## ğŸ“ ë²„ì „ ì´ë ¥

| ë²„ì „ | ë‚ ì§œ | ë³€ê²½ì‚¬í•­ |
|------|------|----------|
| 1.0 | 2025-02 | ì´ˆê¸° ë¦´ë¦¬ìŠ¤ |

---

*Made with Claude AI for KV260 FPGA Development*
