library ieee;
use ieee.std_logic_1164.all;

entity fourBitDownCounter
	port(i_value : in std_logic_vector(3 downto 0);
		i_resetBar, i_enable, i_load, i_clock : in std_logic;
		o_Z : out std_logic_vector(3 downto 0);
end entity;

architecture rtl of fourBitDownCounter is
	component enardFF_2
		port(i_resetBar	: IN	STD_LOGIC;
		i_d		: IN	STD_LOGIC;
		i_enable	: IN	STD_LOGIC;
		i_clock		: IN	STD_LOGIC;
		o_q, o_qBar	: OUT	STD_LOGIC);
	end component;
	
	component mux2to1_1bit
		port(i_0  : IN  STD_LOGIC;
        i_1  : IN  STD_LOGIC;
        i_sel : IN  STD_LOGIC;
        o_y  : OUT STD_LOGIC);
	 end component;
begin

end rtl;