-- generated by newgenasym Mon Aug 25 11:38:13 2014

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity k5559in28u is
    port (    
	AY:        INOUT  STD_LOGIC;    
	BZ:        INOUT  STD_LOGIC;    
	DE:        INOUT  STD_LOGIC;    
	DI:        INOUT  STD_LOGIC;    
	RNE:       INOUT  STD_LOGIC;    
	RO:        INOUT  STD_LOGIC);
end k5559in28u;
