[INFO]: Run Directory: /openlane/designs/project2/runs/RUN_2025.05.10_13.50.20
[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[WARNING]: PNR_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
[WARNING]: SIGNOFF_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
[INFO]: Running linter (Verilator) (log: designs/project2/runs/RUN_2025.05.10_13.50.20/logs/synthesis/linter.log)...
[INFO]: 0 errors found by linter
[WARNING]: 437 warnings found by linter
[INFO]: Running Synthesis (log: designs/project2/runs/RUN_2025.05.10_13.50.20/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/project2/runs/RUN_2025.05.10_13.50.20/logs/synthesis/2-sta.log)...
[INFO]: Running Initial Floorplanning (log: designs/project2/runs/RUN_2025.05.10_13.50.20/logs/floorplan/3-initial_fp.log)...
[INFO]: Floorplanned with width 88.78 and height 76.16.
[INFO]: Running IO Placement (log: designs/project2/runs/RUN_2025.05.10_13.50.20/logs/floorplan/4-place_io.log)...
[INFO]: Running Tap/Decap Insertion (log: designs/project2/runs/RUN_2025.05.10_13.50.20/logs/floorplan/5-tap.log)...
[INFO]: Power planning with power {VPWR} and ground {VGND}...
[INFO]: Generating PDN (log: designs/project2/runs/RUN_2025.05.10_13.50.20/logs/floorplan/6-pdn.log)...
[INFO]: Performing Random Global Placement (log: designs/project2/runs/RUN_2025.05.10_13.50.20/logs/placement/7-global.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: designs/project2/runs/RUN_2025.05.10_13.50.20/logs/placement/8-resizer.log)...
[INFO]: Running Detailed Placement (log: designs/project2/runs/RUN_2025.05.10_13.50.20/logs/placement/9-detailed.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/project2/runs/RUN_2025.05.10_13.50.20/logs/placement/10-dpl_sta.log)...
[INFO]: Running Clock Tree Synthesis (log: designs/project2/runs/RUN_2025.05.10_13.50.20/logs/cts/11-cts.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/project2/runs/RUN_2025.05.10_13.50.20/logs/cts/12-cts_sta.log)...
[INFO]: Running Placement Resizer Timing Optimizations (log: designs/project2/runs/RUN_2025.05.10_13.50.20/logs/cts/13-resizer.log)...
[INFO]: Running Global Routing Resizer Design Optimizations (log: designs/project2/runs/RUN_2025.05.10_13.50.20/logs/routing/14-resizer_design.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/project2/runs/RUN_2025.05.10_13.50.20/logs/routing/15-rsz_design_sta.log)...
[INFO]: Running Global Routing Resizer Timing Optimizations (log: designs/project2/runs/RUN_2025.05.10_13.50.20/logs/routing/16-resizer_timing.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/project2/runs/RUN_2025.05.10_13.50.20/logs/routing/17-rsz_timing_sta.log)...
[INFO]: Running Global Routing (log: designs/project2/runs/RUN_2025.05.10_13.50.20/logs/routing/18-global.log)...
[INFO]: Writing Verilog (log: designs/project2/runs/RUN_2025.05.10_13.50.20/logs/routing/18-global_write_netlist.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/project2/runs/RUN_2025.05.10_13.50.20/logs/routing/20-grt_sta.log)...
[INFO]: Running Fill Insertion (log: designs/project2/runs/RUN_2025.05.10_13.50.20/logs/routing/21-fill.log)...
[INFO]: Running Detailed Routing (log: designs/project2/runs/RUN_2025.05.10_13.50.20/logs/routing/22-detailed.log)...
