// Seed: 4020668136
module module_0 (
    output uwire id_0,
    output uwire id_1
);
  assign id_1 = -1;
endmodule
module module_0 (
    input  wire  id_0,
    output tri   id_1,
    input  tri1  id_2,
    output logic module_1,
    input  wire  id_4,
    output uwire id_5,
    input  uwire id_6
);
  wire id_8;
  wire id_9;
  parameter id_10 = 1;
  wire id_11;
  ;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_1,
      id_5
  );
  assign modCall_1.type_3 = 0;
  always @(posedge -1) begin : LABEL_0
    id_3 = id_10;
  end
endmodule
