# system info proj_qsys on 2017.02.20.20:43:54
system_info:
name,value
DEVICE,5CGXFC7C7F23C8
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1487652200
#
#
# Files generated for proj_qsys on 2017.02.20.20:43:54
files:
filepath,kind,attributes,module,is_top
simulation/proj_qsys.v,VERILOG,,proj_qsys,true
simulation/submodules/proj_qsys_cpu.ocp,OTHER,,proj_qsys_cpu,false
simulation/submodules/proj_qsys_cpu.sdc,SDC,,proj_qsys_cpu,false
simulation/submodules/proj_qsys_cpu.vo,VERILOG,,proj_qsys_cpu,false
simulation/submodules/proj_qsys_cpu_ic_tag_ram.dat,DAT,,proj_qsys_cpu,false
simulation/submodules/proj_qsys_cpu_ic_tag_ram.hex,HEX,,proj_qsys_cpu,false
simulation/submodules/proj_qsys_cpu_ic_tag_ram.mif,MIF,,proj_qsys_cpu,false
simulation/submodules/proj_qsys_cpu_jtag_debug_module_sysclk.v,VERILOG,,proj_qsys_cpu,false
simulation/submodules/proj_qsys_cpu_jtag_debug_module_tck.v,VERILOG,,proj_qsys_cpu,false
simulation/submodules/proj_qsys_cpu_jtag_debug_module_wrapper.v,VERILOG,,proj_qsys_cpu,false
simulation/submodules/proj_qsys_cpu_nios2_waves.do,OTHER,,proj_qsys_cpu,false
simulation/submodules/proj_qsys_cpu_ociram_default_contents.dat,DAT,,proj_qsys_cpu,false
simulation/submodules/proj_qsys_cpu_ociram_default_contents.hex,HEX,,proj_qsys_cpu,false
simulation/submodules/proj_qsys_cpu_ociram_default_contents.mif,MIF,,proj_qsys_cpu,false
simulation/submodules/proj_qsys_cpu_oci_test_bench.v,VERILOG,,proj_qsys_cpu,false
simulation/submodules/proj_qsys_cpu_rf_ram_a.dat,DAT,,proj_qsys_cpu,false
simulation/submodules/proj_qsys_cpu_rf_ram_a.hex,HEX,,proj_qsys_cpu,false
simulation/submodules/proj_qsys_cpu_rf_ram_a.mif,MIF,,proj_qsys_cpu,false
simulation/submodules/proj_qsys_cpu_rf_ram_b.dat,DAT,,proj_qsys_cpu,false
simulation/submodules/proj_qsys_cpu_rf_ram_b.hex,HEX,,proj_qsys_cpu,false
simulation/submodules/proj_qsys_cpu_rf_ram_b.mif,MIF,,proj_qsys_cpu,false
simulation/submodules/proj_qsys_cpu_test_bench.v,VERILOG,,proj_qsys_cpu,false
simulation/submodules/proj_qsys_onchip_mem.hex,HEX,,proj_qsys_onchip_mem,false
simulation/submodules/proj_qsys_onchip_mem.v,VERILOG,,proj_qsys_onchip_mem,false
simulation/submodules/proj_qsys_jtag_uart.v,VERILOG,,proj_qsys_jtag_uart,false
simulation/submodules/proj_qsys_sys_clk_timer.v,VERILOG,,proj_qsys_sys_clk_timer,false
simulation/submodules/proj_qsys_sysid.vo,VERILOG,,proj_qsys_sysid,false
simulation/submodules/proj_qsys_led_pio.v,VERILOG,,proj_qsys_led_pio,false
simulation/submodules/proj_qsys_mm_interconnect_0.v,VERILOG,,proj_qsys_mm_interconnect_0,false
simulation/submodules/proj_qsys_irq_mapper.sv,SYSTEM_VERILOG,,proj_qsys_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/proj_qsys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,proj_qsys_mm_interconnect_0_router,false
simulation/submodules/proj_qsys_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,proj_qsys_mm_interconnect_0_router_001,false
simulation/submodules/proj_qsys_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,proj_qsys_mm_interconnect_0_router_002,false
simulation/submodules/proj_qsys_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,proj_qsys_mm_interconnect_0_router_003,false
simulation/submodules/proj_qsys_mm_interconnect_0_router_007.sv,SYSTEM_VERILOG,,proj_qsys_mm_interconnect_0_router_007,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/proj_qsys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,proj_qsys_mm_interconnect_0_cmd_demux,false
simulation/submodules/proj_qsys_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,proj_qsys_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,proj_qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/proj_qsys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,proj_qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,proj_qsys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/proj_qsys_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,proj_qsys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/proj_qsys_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,proj_qsys_mm_interconnect_0_rsp_demux,false
simulation/submodules/proj_qsys_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,proj_qsys_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,proj_qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/proj_qsys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,proj_qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,proj_qsys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/proj_qsys_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,proj_qsys_mm_interconnect_0_rsp_mux_001,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
proj_qsys.cpu,proj_qsys_cpu
proj_qsys.onchip_mem,proj_qsys_onchip_mem
proj_qsys.jtag_uart,proj_qsys_jtag_uart
proj_qsys.sys_clk_timer,proj_qsys_sys_clk_timer
proj_qsys.sysid,proj_qsys_sysid
proj_qsys.led_pio,proj_qsys_led_pio
proj_qsys.mm_interconnect_0,proj_qsys_mm_interconnect_0
proj_qsys.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
proj_qsys.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
proj_qsys.mm_interconnect_0.onchip_mem_s1_translator,altera_merlin_slave_translator
proj_qsys.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
proj_qsys.mm_interconnect_0.sys_clk_timer_s1_translator,altera_merlin_slave_translator
proj_qsys.mm_interconnect_0.sysid_control_slave_translator,altera_merlin_slave_translator
proj_qsys.mm_interconnect_0.led_pio_s1_translator,altera_merlin_slave_translator
proj_qsys.mm_interconnect_0.cpu_jtag_debug_module_translator,altera_merlin_slave_translator
proj_qsys.mm_interconnect_0.cpu_data_master_agent,altera_merlin_master_agent
proj_qsys.mm_interconnect_0.cpu_instruction_master_agent,altera_merlin_master_agent
proj_qsys.mm_interconnect_0.onchip_mem_s1_agent,altera_merlin_slave_agent
proj_qsys.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
proj_qsys.mm_interconnect_0.sys_clk_timer_s1_agent,altera_merlin_slave_agent
proj_qsys.mm_interconnect_0.sysid_control_slave_agent,altera_merlin_slave_agent
proj_qsys.mm_interconnect_0.led_pio_s1_agent,altera_merlin_slave_agent
proj_qsys.mm_interconnect_0.cpu_jtag_debug_module_agent,altera_merlin_slave_agent
proj_qsys.mm_interconnect_0.onchip_mem_s1_agent_rsp_fifo,altera_avalon_sc_fifo
proj_qsys.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
proj_qsys.mm_interconnect_0.sys_clk_timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
proj_qsys.mm_interconnect_0.sysid_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
proj_qsys.mm_interconnect_0.led_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
proj_qsys.mm_interconnect_0.cpu_jtag_debug_module_agent_rsp_fifo,altera_avalon_sc_fifo
proj_qsys.mm_interconnect_0.router,proj_qsys_mm_interconnect_0_router
proj_qsys.mm_interconnect_0.router_001,proj_qsys_mm_interconnect_0_router_001
proj_qsys.mm_interconnect_0.router_002,proj_qsys_mm_interconnect_0_router_002
proj_qsys.mm_interconnect_0.router_003,proj_qsys_mm_interconnect_0_router_003
proj_qsys.mm_interconnect_0.router_004,proj_qsys_mm_interconnect_0_router_003
proj_qsys.mm_interconnect_0.router_005,proj_qsys_mm_interconnect_0_router_003
proj_qsys.mm_interconnect_0.router_006,proj_qsys_mm_interconnect_0_router_003
proj_qsys.mm_interconnect_0.router_007,proj_qsys_mm_interconnect_0_router_007
proj_qsys.mm_interconnect_0.cpu_instruction_master_limiter,altera_merlin_traffic_limiter
proj_qsys.mm_interconnect_0.cmd_demux,proj_qsys_mm_interconnect_0_cmd_demux
proj_qsys.mm_interconnect_0.cmd_demux_001,proj_qsys_mm_interconnect_0_cmd_demux_001
proj_qsys.mm_interconnect_0.cmd_mux,proj_qsys_mm_interconnect_0_cmd_mux
proj_qsys.mm_interconnect_0.cmd_mux_001,proj_qsys_mm_interconnect_0_cmd_mux_001
proj_qsys.mm_interconnect_0.cmd_mux_002,proj_qsys_mm_interconnect_0_cmd_mux_001
proj_qsys.mm_interconnect_0.cmd_mux_003,proj_qsys_mm_interconnect_0_cmd_mux_001
proj_qsys.mm_interconnect_0.cmd_mux_004,proj_qsys_mm_interconnect_0_cmd_mux_001
proj_qsys.mm_interconnect_0.cmd_mux_005,proj_qsys_mm_interconnect_0_cmd_mux_001
proj_qsys.mm_interconnect_0.rsp_demux,proj_qsys_mm_interconnect_0_rsp_demux
proj_qsys.mm_interconnect_0.rsp_demux_001,proj_qsys_mm_interconnect_0_rsp_demux_001
proj_qsys.mm_interconnect_0.rsp_demux_002,proj_qsys_mm_interconnect_0_rsp_demux_001
proj_qsys.mm_interconnect_0.rsp_demux_003,proj_qsys_mm_interconnect_0_rsp_demux_001
proj_qsys.mm_interconnect_0.rsp_demux_004,proj_qsys_mm_interconnect_0_rsp_demux_001
proj_qsys.mm_interconnect_0.rsp_demux_005,proj_qsys_mm_interconnect_0_rsp_demux_001
proj_qsys.mm_interconnect_0.rsp_mux,proj_qsys_mm_interconnect_0_rsp_mux
proj_qsys.mm_interconnect_0.rsp_mux_001,proj_qsys_mm_interconnect_0_rsp_mux_001
proj_qsys.irq_mapper,proj_qsys_irq_mapper
proj_qsys.rst_controller,altera_reset_controller
