
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.746531    7.746531 ^ rst_n (in)
                                                         rst_n (net)
                      6.474731    0.000000    7.746531 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.746531   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092225   20.092226 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000   20.092226 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842226   clock uncertainty
                                  0.000000   19.842226   clock reconvergence pessimism
                                 -2.147721   17.694504   library recovery time
                                             17.694504   data required time
---------------------------------------------------------------------------------------------
                                             17.694504   data required time
                                             -7.746531   data arrival time
---------------------------------------------------------------------------------------------
                                              9.947973   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.746489    7.746489 ^ rst_n (in)
                                                         rst_n (net)
                      6.474731    0.000000    7.746489 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.746489   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092225   20.092226 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000   20.092226 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842226   clock uncertainty
                                  0.000000   19.842226   clock reconvergence pessimism
                                 -2.147721   17.694504   library recovery time
                                             17.694504   data required time
---------------------------------------------------------------------------------------------
                                             17.694504   data required time
                                             -7.746489   data arrival time
---------------------------------------------------------------------------------------------
                                              9.948015   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.745881    7.745881 ^ rst_n (in)
                                                         rst_n (net)
                      6.474726    0.000000    7.745881 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.745881   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092186   20.092186 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000   20.092186 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842188   clock uncertainty
                                  0.000000   19.842188   clock reconvergence pessimism
                                 -2.147719   17.694469   library recovery time
                                             17.694469   data required time
---------------------------------------------------------------------------------------------
                                             17.694469   data required time
                                             -7.745881   data arrival time
---------------------------------------------------------------------------------------------
                                              9.948588   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.745616    7.745616 ^ rst_n (in)
                                                         rst_n (net)
                      6.474724    0.000000    7.745616 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.745616   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092264   20.092264 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000   20.092264 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842266   clock uncertainty
                                  0.000000   19.842266   clock reconvergence pessimism
                                 -2.147718   17.694548   library recovery time
                                             17.694548   data required time
---------------------------------------------------------------------------------------------
                                             17.694548   data required time
                                             -7.745616   data arrival time
---------------------------------------------------------------------------------------------
                                              9.948931   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.745609    7.745609 ^ rst_n (in)
                                                         rst_n (net)
                      6.474724    0.000000    7.745609 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.745609   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092260   20.092260 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000   20.092260 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842262   clock uncertainty
                                  0.000000   19.842262   clock reconvergence pessimism
                                 -2.147718   17.694544   library recovery time
                                             17.694544   data required time
---------------------------------------------------------------------------------------------
                                             17.694544   data required time
                                             -7.745609   data arrival time
---------------------------------------------------------------------------------------------
                                              9.948935   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.745580    7.745580 ^ rst_n (in)
                                                         rst_n (net)
                      6.474724    0.000000    7.745580 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.745580   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092246   20.092247 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000   20.092247 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842247   clock uncertainty
                                  0.000000   19.842247   clock reconvergence pessimism
                                 -2.147718   17.694529   library recovery time
                                             17.694529   data required time
---------------------------------------------------------------------------------------------
                                             17.694529   data required time
                                             -7.745580   data arrival time
---------------------------------------------------------------------------------------------
                                              9.948949   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.745487    7.745487 ^ rst_n (in)
                                                         rst_n (net)
                      6.474723    0.000000    7.745487 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.745487   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092200   20.092201 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000   20.092201 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842201   clock uncertainty
                                  0.000000   19.842201   clock reconvergence pessimism
                                 -2.147718   17.694483   library recovery time
                                             17.694483   data required time
---------------------------------------------------------------------------------------------
                                             17.694483   data required time
                                             -7.745487   data arrival time
---------------------------------------------------------------------------------------------
                                              9.948996   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.745361    7.745361 ^ rst_n (in)
                                                         rst_n (net)
                      6.474722    0.000000    7.745361 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.745361   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092134   20.092134 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000   20.092134 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842136   clock uncertainty
                                  0.000000   19.842136   clock reconvergence pessimism
                                 -2.147717   17.694418   library recovery time
                                             17.694418   data required time
---------------------------------------------------------------------------------------------
                                             17.694418   data required time
                                             -7.745361   data arrival time
---------------------------------------------------------------------------------------------
                                              9.949058   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.744942    7.744942 ^ rst_n (in)
                                                         rst_n (net)
                      6.474719    0.000000    7.744942 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.744942   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092145   20.092146 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000   20.092146 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842146   clock uncertainty
                                  0.000000   19.842146   clock reconvergence pessimism
                                 -2.147716   17.694429   library recovery time
                                             17.694429   data required time
---------------------------------------------------------------------------------------------
                                             17.694429   data required time
                                             -7.744942   data arrival time
---------------------------------------------------------------------------------------------
                                              9.949488   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     3    0.012125    0.250489    0.116884    4.116884 ^ ena (in)
                                                         ena (net)
                      0.250489    0.000000    4.116884 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.019824    0.356713    0.263101    4.379984 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.356713    0.000013    4.379998 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003307    0.364964    0.275544    4.655541 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.364964    0.000004    4.655545 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.655545   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092200   20.092201 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000   20.092201 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842201   clock uncertainty
                                  0.000000   19.842201   clock reconvergence pessimism
                                 -0.331772   19.510429   library setup time
                                             19.510429   data required time
---------------------------------------------------------------------------------------------
                                             19.510429   data required time
                                             -4.655545   data arrival time
---------------------------------------------------------------------------------------------
                                             14.854884   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     3    0.012125    0.250489    0.116884    4.116884 ^ ena (in)
                                                         ena (net)
                      0.250489    0.000000    4.116884 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.019824    0.356713    0.263101    4.379984 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.356713    0.000051    4.380035 v _367_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003460    0.246921    0.221957    4.601993 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.246921    0.000006    4.601999 ^ _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.601999   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092186   20.092186 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000   20.092186 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842188   clock uncertainty
                                  0.000000   19.842188   clock reconvergence pessimism
                                 -0.309244   19.532944   library setup time
                                             19.532944   data required time
---------------------------------------------------------------------------------------------
                                             19.532944   data required time
                                             -4.601999   data arrival time
---------------------------------------------------------------------------------------------
                                             14.930944   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     3    0.012125    0.250489    0.116884    4.116884 ^ ena (in)
                                                         ena (net)
                      0.250489    0.000000    4.116884 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.019824    0.356713    0.263101    4.379984 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.356713    0.000072    4.380056 v _359_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003394    0.245185    0.220769    4.600826 ^ _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.245185    0.000006    4.600832 ^ _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.600832   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092225   20.092226 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000   20.092226 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842226   clock uncertainty
                                  0.000000   19.842226   clock reconvergence pessimism
                                 -0.308876   19.533352   library setup time
                                             19.533352   data required time
---------------------------------------------------------------------------------------------
                                             19.533352   data required time
                                             -4.600832   data arrival time
---------------------------------------------------------------------------------------------
                                             14.932520   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     3    0.012125    0.250489    0.116884    4.116884 ^ ena (in)
                                                         ena (net)
                      0.250489    0.000000    4.116884 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.019824    0.356713    0.263101    4.379984 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.356713    0.000073    4.380057 v _357_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003433    0.249725    0.213127    4.593184 ^ _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.249725    0.000007    4.593191 ^ _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.593191   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092225   20.092226 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000   20.092226 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842226   clock uncertainty
                                  0.000000   19.842226   clock reconvergence pessimism
                                 -0.309840   19.532387   library setup time
                                             19.532387   data required time
---------------------------------------------------------------------------------------------
                                             19.532387   data required time
                                             -4.593191   data arrival time
---------------------------------------------------------------------------------------------
                                             14.939197   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     3    0.012125    0.250489    0.116885    4.116885 ^ ena (in)
                                                         ena (net)
                      0.250489    0.000000    4.116885 ^ _365_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003195    0.176087    0.446073    4.562958 ^ _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.176087    0.000003    4.562961 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.562961   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092134   20.092134 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000   20.092134 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842136   clock uncertainty
                                  0.000000   19.842136   clock reconvergence pessimism
                                 -0.294204   19.547932   library setup time
                                             19.547932   data required time
---------------------------------------------------------------------------------------------
                                             19.547932   data required time
                                             -4.562961   data arrival time
---------------------------------------------------------------------------------------------
                                             14.984970   slack (MET)


Startpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037483    0.185715    0.092146    0.092146 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000    0.092146 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    81    0.337874    5.475235    4.000439    4.092584 ^ _648_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaled (net)
                      5.475235    0.000851    4.093435 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003008    0.658175    0.119190    4.212626 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.658175    0.000003    4.212628 ^ _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003568    0.143797    0.310369    4.522997 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.143797    0.000008    4.523005 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.523005   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092145   20.092146 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000   20.092146 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842146   clock uncertainty
                                  0.000000   19.842146   clock reconvergence pessimism
                                 -0.287352   19.554794   library setup time
                                             19.554794   data required time
---------------------------------------------------------------------------------------------
                                             19.554794   data required time
                                             -4.523005   data arrival time
---------------------------------------------------------------------------------------------
                                             15.031788   slack (MET)



