/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [14:0] _00_;
  wire [7:0] _01_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [21:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [18:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire [16:0] celloutsig_0_38z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = in_data[133] ? celloutsig_1_2z[0] : celloutsig_1_2z[11];
  assign celloutsig_0_6z = celloutsig_0_4z ? in_data[26] : in_data[15];
  assign celloutsig_0_7z = celloutsig_0_2z ? celloutsig_0_6z : celloutsig_0_3z[4];
  assign celloutsig_0_12z = celloutsig_0_11z[10] ? in_data[17] : celloutsig_0_2z;
  assign celloutsig_1_15z = ~(celloutsig_1_5z[2] | celloutsig_1_10z[1]);
  assign celloutsig_1_13z = ~((celloutsig_1_7z | celloutsig_1_8z) & celloutsig_1_1z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z | celloutsig_0_1z) & in_data[88]);
  assign celloutsig_1_19z = ~((celloutsig_1_11z[2] | celloutsig_1_8z) & (celloutsig_1_9z[1] | celloutsig_1_13z));
  assign celloutsig_0_15z = ~((celloutsig_0_13z[4] | celloutsig_0_7z) & (celloutsig_0_3z[2] | celloutsig_0_2z));
  assign celloutsig_0_34z = celloutsig_0_0z[2] ^ celloutsig_0_24z[1];
  assign celloutsig_0_4z = celloutsig_0_3z[2] ^ celloutsig_0_0z[2];
  assign celloutsig_0_16z = celloutsig_0_2z ^ celloutsig_0_14z[13];
  assign celloutsig_0_20z = celloutsig_0_13z[1] ^ celloutsig_0_18z;
  assign celloutsig_0_29z = celloutsig_0_19z[3] ^ celloutsig_0_24z[4];
  assign celloutsig_0_38z = { celloutsig_0_25z[15:1], celloutsig_0_16z, celloutsig_0_37z } + { celloutsig_0_25z[18:15], celloutsig_0_0z, celloutsig_0_29z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_34z, celloutsig_0_22z };
  assign celloutsig_1_11z = celloutsig_1_10z + { in_data[156:152], celloutsig_1_9z };
  assign celloutsig_0_8z = { in_data[11:0], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z } + { _00_[14:9], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z };
  reg [6:0] _19_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _19_ <= 7'h00;
    else _19_ <= { celloutsig_0_0z[3:0], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z };
  assign { _01_[7], _00_[14:9] } = _19_;
  assign celloutsig_0_24z = celloutsig_0_11z[16:11] & celloutsig_0_8z[6:1];
  assign celloutsig_1_6z = ! { celloutsig_1_2z[6:2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_0z = in_data[185:168] !== in_data[133:116];
  assign celloutsig_0_1z = in_data[20:18] !== celloutsig_0_0z[4:2];
  assign celloutsig_0_22z = { in_data[70:55], celloutsig_0_20z } !== { celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_9z, _01_[7], _00_[14:9] };
  assign celloutsig_0_26z = celloutsig_0_13z[4:1] !== { celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_12z };
  assign celloutsig_0_9z = ~ celloutsig_0_8z[8:1];
  assign celloutsig_0_23z = ~ { _01_[7], _00_[14:13], celloutsig_0_16z };
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z } | { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_19z = celloutsig_0_0z[4:1] | { celloutsig_0_8z[11:10], celloutsig_0_16z, celloutsig_0_12z };
  assign celloutsig_1_7z = | in_data[173:163];
  assign celloutsig_1_14z = | { celloutsig_1_3z, in_data[100:98] };
  assign celloutsig_1_18z = ~^ { celloutsig_1_11z[7:3], celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_15z };
  assign celloutsig_0_10z = ~^ { in_data[70:58], celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_0z = in_data[35:30] <<< in_data[29:24];
  assign celloutsig_0_14z = { celloutsig_0_8z[10:5], celloutsig_0_9z } <<< { celloutsig_0_8z[11:7], celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_25z = { celloutsig_0_3z[3:1], celloutsig_0_3z[1], celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_16z } <<< { celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_13z = { celloutsig_0_8z[5:2], celloutsig_0_12z } - { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_2z = { in_data[136:126], celloutsig_1_1z } ^ in_data[113:102];
  assign celloutsig_1_10z = celloutsig_1_2z[11:4] ^ { in_data[138], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_11z = { in_data[73:53], celloutsig_0_6z } ^ { celloutsig_0_0z[4:0], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_37z = ~((celloutsig_0_24z[0] & celloutsig_0_13z[2]) | celloutsig_0_14z[12]);
  assign celloutsig_1_1z = ~((in_data[145] & celloutsig_1_0z) | in_data[114]);
  assign celloutsig_1_8z = ~((celloutsig_1_5z[5] & celloutsig_1_6z) | in_data[158]);
  assign celloutsig_0_18z = ~((celloutsig_0_6z & celloutsig_0_12z) | celloutsig_0_4z);
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_1z) | (celloutsig_1_2z[0] & celloutsig_1_1z));
  assign { celloutsig_0_3z[1], celloutsig_0_3z[4:2] } = ~ { celloutsig_0_2z, in_data[82:80] };
  assign { celloutsig_1_5z[2], celloutsig_1_5z[0], celloutsig_1_5z[5:3] } = ~ { celloutsig_1_4z, celloutsig_1_1z, in_data[182:180] };
  assign _00_[8:0] = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z };
  assign _01_[6:0] = { _00_[14:9], celloutsig_0_2z };
  assign celloutsig_0_3z[0] = celloutsig_0_3z[1];
  assign celloutsig_1_5z[1] = celloutsig_1_5z[2];
  assign { out_data[128], out_data[96], out_data[32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
