# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VGA_scherm.srcs/sources_1/new/RGB.vhd" \
"../../../../VGA_scherm.srcs/sources_1/new/VGATiming.vhd" \
"../../../../VGA_scherm.srcs/sim_1/new/tb_VGA.vhd" \

# Do not sort compile order
nosort
