{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1483450005879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483450005891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 03 21:26:45 2017 " "Processing started: Tue Jan 03 21:26:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483450005891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1483450005891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off AudioPlayer -c AudioPlayer " "Command: quartus_fit --read_settings_files=on --write_settings_files=off AudioPlayer -c AudioPlayer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1483450005892 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1483450006030 ""}
{ "Info" "0" "" "Project  = AudioPlayer" {  } {  } 0 0 "Project  = AudioPlayer" 0 0 "Fitter" 0 0 1483450006031 ""}
{ "Info" "0" "" "Revision = AudioPlayer" {  } {  } 0 0 "Revision = AudioPlayer" 0 0 "Fitter" 0 0 1483450006032 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1483450006255 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AudioPlayer EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"AudioPlayer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1483450006263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483450006381 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483450006382 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_225792_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_225792_altpll.v" 51 -1 0 } } { "" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1483450006476 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|wire_pll1_clk\[1\] 3 8 0 0 " "Implementing clock multiplication of 3, clock division of 8, and phase shift of 0 degrees (0 ps) for PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_225792_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_225792_altpll.v" 51 -1 0 } } { "" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1483450006476 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|wire_pll1_clk\[2\] 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_225792_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_225792_altpll.v" 51 -1 0 } } { "" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1483450006476 ""}  } { { "db/pll_225792_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_225792_altpll.v" 51 -1 0 } } { "" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1483450006476 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[0\] 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_24576_2_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_24576_2_altpll.v" 51 -1 0 } } { "" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 50 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1483450006477 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[1\] 1 3 0 0 " "Implementing clock multiplication of 1, clock division of 3, and phase shift of 0 degrees (0 ps) for PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_24576_2_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_24576_2_altpll.v" 51 -1 0 } } { "" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 51 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1483450006477 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[2\] 3 8 0 0 " "Implementing clock multiplication of 3, clock division of 8, and phase shift of 0 degrees (0 ps) for PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_24576_2_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_24576_2_altpll.v" 51 -1 0 } } { "" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1483450006477 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[3\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_24576_2_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_24576_2_altpll.v" 51 -1 0 } } { "" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 53 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1483450006477 ""}  } { { "db/pll_24576_2_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_24576_2_altpll.v" 51 -1 0 } } { "" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 50 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1483450006477 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1483450006576 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1483450006580 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1483450006611 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1483450006611 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1483450006611 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1483450006611 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 318 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1483450006616 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 320 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1483450006616 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 322 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1483450006616 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 324 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1483450006616 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 326 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1483450006616 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1483450006616 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1483450006618 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AudioPlayer.sdc " "Synopsys Design Constraints File file not found: 'AudioPlayer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1483450007250 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1483450007251 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1483450007253 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1483450007256 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1483450007258 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1483450007259 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_225792~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK_225792~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1483450007272 ""}  } { { "AudioPlayer.bdf" "" { Schematic "J:/Project/Audio Player/FPGA/AudioPlayer.bdf" { { 136 96 280 152 "CLK_225792" "" } } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 295 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1483450007272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1483450007272 ""}  } { { "db/pll_24576_2_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_24576_2_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 50 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1483450007272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1483450007272 ""}  } { { "db/pll_24576_2_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_24576_2_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 50 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1483450007272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1483450007272 ""}  } { { "db/pll_24576_2_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_24576_2_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 50 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1483450007272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node PLL_24576_2:inst7\|altpll:altpll_component\|PLL_24576_2_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1483450007272 ""}  } { { "db/pll_24576_2_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_24576_2_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 50 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1483450007272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1483450007272 ""}  } { { "db/pll_225792_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_225792_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1483450007272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_2) " "Automatically promoted node PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1483450007273 ""}  } { { "db/pll_225792_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_225792_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1483450007273 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2) " "Automatically promoted node PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1483450007273 ""}  } { { "db/pll_225792_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_225792_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1483450007273 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_switch_out:inst5\|clk_out  " "Automatically promoted node clock_switch_out:inst5\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1483450007273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_OUT~output " "Destination node CLK_OUT~output" {  } { { "AudioPlayer.bdf" "" { Schematic "J:/Project/Audio Player/FPGA/AudioPlayer.bdf" { { -344 1376 1552 -328 "CLK_OUT" "" } } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 289 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483450007273 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1483450007273 ""}  } { { "clock_switch_out.v" "" { Text "J:/Project/Audio Player/FPGA/clock_switch_out.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 95 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1483450007273 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1483450007602 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1483450007602 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1483450007602 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1483450007604 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1483450007604 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1483450007606 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1483450007606 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1483450007607 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1483450007701 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1483450007702 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1483450007702 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|pll1 0 " "PLL \"PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|pll1 driven by CLK_225792~inputclkctrl which is OUTCLK output port of Clock control block type node CLK_225792~inputclkctrl " "Input port INCLK\[0\] of node \"PLL_225792:inst\|altpll:altpll_component\|PLL_225792_altpll:auto_generated\|pll1\" is driven by CLK_225792~inputclkctrl which is OUTCLK output port of Clock control block type node CLK_225792~inputclkctrl" {  } { { "db/pll_225792_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_225792_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "d:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_225792.v" "" { Text "J:/Project/Audio Player/FPGA/PLL_225792.v" 112 0 0 } } { "AudioPlayer.bdf" "" { Schematic "J:/Project/Audio Player/FPGA/AudioPlayer.bdf" { { 96 384 536 208 "inst" "" } } } } { "AudioPlayer.bdf" "" { Schematic "J:/Project/Audio Player/FPGA/AudioPlayer.bdf" { { 136 96 280 152 "CLK_225792" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1483450007723 ""}  } { { "db/pll_225792_altpll.v" "" { Text "J:/Project/Audio Player/FPGA/db/pll_225792_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "d:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_225792.v" "" { Text "J:/Project/Audio Player/FPGA/PLL_225792.v" 112 0 0 } } { "AudioPlayer.bdf" "" { Schematic "J:/Project/Audio Player/FPGA/AudioPlayer.bdf" { { 96 384 536 208 "inst" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1483450007723 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483450007732 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1483450007739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1483450008552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483450008726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1483450008742 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1483450010280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483450010281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1483450010589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 12 { 0 ""} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1483450012003 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1483450012003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1483450013755 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1483450013755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483450013759 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.07 " "Total time spent on timing analysis during the Fitter is 2.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1483450013780 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1483450013905 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1483450014153 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1483450014285 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1483450014536 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483450014896 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 Cyclone IV E " "14 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "next 3.3-V LVCMOS 33 " "Pin next uses I/O standard 3.3-V LVCMOS at 33" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { next } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "next" } } } } { "AudioPlayer.bdf" "" { Schematic "J:/Project/Audio Player/FPGA/AudioPlayer.bdf" { { -112 600 768 -96 "next" "" } } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 33 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1483450015269 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 3.3-V LVCMOS 28 " "Pin RESET uses I/O standard 3.3-V LVCMOS at 28" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { RESET } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "AudioPlayer.bdf" "" { Schematic "J:/Project/Audio Player/FPGA/AudioPlayer.bdf" { { 24 104 272 40 "RESET" "" } } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 30 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1483450015269 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[0\] 3.3-V LVCMOS 44 " "Pin data\[0\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { data[0] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[0\]" } } } } { "AudioPlayer.bdf" "" { Schematic "J:/Project/Audio Player/FPGA/AudioPlayer.bdf" { { -128 96 272 -112 "data" "" } } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 28 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1483450015269 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock 3.3-V LVCMOS 51 " "Pin clock uses I/O standard 3.3-V LVCMOS at 51" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { clock } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "AudioPlayer.bdf" "" { Schematic "J:/Project/Audio Player/FPGA/AudioPlayer.bdf" { { -112 104 272 -96 "clock" "" } } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1483450015269 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reg_add 3.3-V LVCMOS 32 " "Pin reg_add uses I/O standard 3.3-V LVCMOS at 32" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { reg_add } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reg_add" } } } } { "AudioPlayer.bdf" "" { Schematic "J:/Project/Audio Player/FPGA/AudioPlayer.bdf" { { -96 104 272 -80 "reg_add" "" } } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1483450015269 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[1\] 3.3-V LVCMOS 46 " "Pin data\[1\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { data[1] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[1\]" } } } } { "AudioPlayer.bdf" "" { Schematic "J:/Project/Audio Player/FPGA/AudioPlayer.bdf" { { -128 96 272 -112 "data" "" } } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 27 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1483450015269 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_225792 3.3-V LVCMOS 23 " "Pin CLK_225792 uses I/O standard 3.3-V LVCMOS at 23" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLK_225792 } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_225792" } } } } { "AudioPlayer.bdf" "" { Schematic "J:/Project/Audio Player/FPGA/AudioPlayer.bdf" { { 136 96 280 152 "CLK_225792" "" } } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 31 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1483450015269 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_24576 3.3-V LVCMOS 24 " "Pin CLK_24576 uses I/O standard 3.3-V LVCMOS at 24" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLK_24576 } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_24576" } } } } { "AudioPlayer.bdf" "" { Schematic "J:/Project/Audio Player/FPGA/AudioPlayer.bdf" { { 936 96 272 952 "CLK_24576" "" } } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 32 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1483450015269 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[2\] 3.3-V LVCMOS 54 " "Pin data\[2\] uses I/O standard 3.3-V LVCMOS at 54" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { data[2] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[2\]" } } } } { "AudioPlayer.bdf" "" { Schematic "J:/Project/Audio Player/FPGA/AudioPlayer.bdf" { { -128 96 272 -112 "data" "" } } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 26 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1483450015269 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[4\] 3.3-V LVCMOS 38 " "Pin data\[4\] uses I/O standard 3.3-V LVCMOS at 38" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { data[4] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[4\]" } } } } { "AudioPlayer.bdf" "" { Schematic "J:/Project/Audio Player/FPGA/AudioPlayer.bdf" { { -128 96 272 -112 "data" "" } } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 24 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1483450015269 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[3\] 3.3-V LVCMOS 53 " "Pin data\[3\] uses I/O standard 3.3-V LVCMOS at 53" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { data[3] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[3\]" } } } } { "AudioPlayer.bdf" "" { Schematic "J:/Project/Audio Player/FPGA/AudioPlayer.bdf" { { -128 96 272 -112 "data" "" } } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 25 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1483450015269 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[5\] 3.3-V LVCMOS 39 " "Pin data\[5\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { data[5] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[5\]" } } } } { "AudioPlayer.bdf" "" { Schematic "J:/Project/Audio Player/FPGA/AudioPlayer.bdf" { { -128 96 272 -112 "data" "" } } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 23 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1483450015269 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[6\] 3.3-V LVCMOS 42 " "Pin data\[6\] uses I/O standard 3.3-V LVCMOS at 42" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { data[6] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[6\]" } } } } { "AudioPlayer.bdf" "" { Schematic "J:/Project/Audio Player/FPGA/AudioPlayer.bdf" { { -128 96 272 -112 "data" "" } } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 22 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1483450015269 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[7\] 3.3-V LVCMOS 43 " "Pin data\[7\] uses I/O standard 3.3-V LVCMOS at 43" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { data[7] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[7\]" } } } } { "AudioPlayer.bdf" "" { Schematic "J:/Project/Audio Player/FPGA/AudioPlayer.bdf" { { -128 96 272 -112 "data" "" } } } } { "temporary_test_loc" "" { Generic "J:/Project/Audio Player/FPGA/" { { 0 { 0 ""} 0 21 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1483450015269 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1483450015269 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "J:/Project/Audio Player/FPGA/output_files/AudioPlayer.fit.smsg " "Generated suppressed messages file J:/Project/Audio Player/FPGA/output_files/AudioPlayer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1483450015300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1159 " "Peak virtual memory: 1159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483450015624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 03 21:26:55 2017 " "Processing ended: Tue Jan 03 21:26:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483450015624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483450015624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483450015624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1483450015624 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus Prime Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1483450016332 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1483450024022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483450024034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 03 21:27:03 2017 " "Processing started: Tue Jan 03 21:27:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483450024034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AudioPlayer -c AudioPlayer " "Command: quartus_sta AudioPlayer -c AudioPlayer" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024034 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1483450024157 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024305 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024397 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024397 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AudioPlayer.sdc " "Synopsys Design Constraints File file not found: 'AudioPlayer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024505 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024506 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.690 -waveform \{0.000 20.345\} -name CLK_24576 CLK_24576 " "create_clock -period 40.690 -waveform \{0.000 20.345\} -name CLK_24576 CLK_24576" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1483450024508 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 44.288 -waveform \{0.000 22.144\} -name CLK_225792 CLK_225792 " "create_clock -period 44.288 -waveform \{0.000 22.144\} -name CLK_225792 CLK_225792" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1483450024508 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1483450024508 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 3 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 3 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1483450024508 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1483450024508 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1483450024508 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1483450024508 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 3 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 3 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1483450024508 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1483450024508 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024508 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024508 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483450024509 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024509 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024569 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024573 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1483450024574 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1483450024581 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024607 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024608 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024609 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024609 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024612 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024612 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024612 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024615 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024617 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024618 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024620 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024622 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024622 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024623 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024628 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024629 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024629 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024629 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024630 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024631 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024631 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024631 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024632 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024633 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024633 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024634 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024635 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024636 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1483450024638 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.254 " "Worst-case setup slack is -12.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.254            -401.592 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -12.254            -401.592 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.155            -398.028 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -12.155            -398.028 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.488            -374.016 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  -11.488            -374.016 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.036            -357.744 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  -11.036            -357.744 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.503            -338.556 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  -10.503            -338.556 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.355            -333.228 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.355            -333.228 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.819            -313.932 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -9.819            -313.932 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.527 " "Worst-case hold slack is -2.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.527             -10.108 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.527             -10.108 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.083              -8.332 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.083              -8.332 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.804              -7.216 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.804              -7.216 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.772              -7.088 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.772              -7.088 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.438              -5.752 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.438              -5.752 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.149              -4.596 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -1.149              -4.596 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106              -0.424 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.106              -0.424 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024655 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.896 clock  " "   -3.000             -14.896 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.203               0.000 CLK_24576  " "   20.203               0.000 CLK_24576 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.976               0.000 CLK_225792  " "   21.976               0.000 CLK_225792 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.232               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   40.232               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.789               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   43.789               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   53.666               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   53.666               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   58.480               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   58.480               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.679               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   60.679               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.273               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   79.273               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   88.180               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   88.180               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450024660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024660 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024809 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024810 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024810 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024811 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024812 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024812 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024812 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024813 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024813 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024814 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024814 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024816 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024816 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024817 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1483450024841 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450024883 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025128 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025216 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025230 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025231 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025232 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025232 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025234 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025234 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025234 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025236 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025236 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025237 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025237 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025239 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025239 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025241 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1483450025243 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.517 " "Worst-case setup slack is -11.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.517            -378.611 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -11.517            -378.611 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.422            -375.191 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -11.422            -375.191 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.701            -349.235 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  -10.701            -349.235 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.283            -334.187 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  -10.283            -334.187 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.866            -319.175 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -9.866            -319.175 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.677            -312.371 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.677            -312.371 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.183            -294.587 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -9.183            -294.587 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.390 " "Worst-case hold slack is -2.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.390              -9.560 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.390              -9.560 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.973              -7.892 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.973              -7.892 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.660              -6.640 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.660              -6.640 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.634              -6.536 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.634              -6.536 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.470              -5.880 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.470              -5.880 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.194              -4.776 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -1.194              -4.776 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102              -0.408 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.102              -0.408 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025270 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.896 clock  " "   -3.000             -14.896 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.200               0.000 CLK_24576  " "   20.200               0.000 CLK_24576 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.979               0.000 CLK_225792  " "   21.979               0.000 CLK_225792 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.894               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   39.894               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.463               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   43.463               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   53.370               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   53.370               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   58.173               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   58.173               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.561               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   60.561               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.288               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   79.288               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   87.951               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   87.951               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025295 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025555 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025558 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025558 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025559 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025562 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025563 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025563 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025565 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025565 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025568 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025569 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025572 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025573 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025575 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1483450025606 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025745 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025747 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025748 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025748 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025749 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025750 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025750 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025751 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025751 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025752 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025753 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025753 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025755 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025756 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025759 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1483450025763 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.681 " "Worst-case setup slack is -5.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.681            -186.288 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.681            -186.288 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.637            -184.704 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.637            -184.704 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.451            -178.008 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -5.451            -178.008 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.273            -171.600 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -5.273            -171.600 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.890            -157.812 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -4.890            -157.812 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.870            -157.092 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.870            -157.092 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.660            -149.532 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -4.660            -149.532 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.199 " "Worst-case hold slack is -1.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.199              -4.795 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.199              -4.795 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.036              -4.143 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.036              -4.143 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.949              -3.795 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.949              -3.795 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.814              -3.255 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.814              -3.255 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.526              -2.103 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.526              -2.103 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.432              -1.727 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.432              -1.727 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -0.371 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.093              -0.371 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025821 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.763 clock  " "   -3.000             -14.763 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.768               0.000 CLK_24576  " "   19.768               0.000 CLK_24576 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.583               0.000 CLK_225792  " "   21.583               0.000 CLK_225792 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.143               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   40.143               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.770               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   43.770               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   53.773               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   53.773               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   58.588               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   58.588               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.683               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   60.683               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   80.337               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   80.337               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   88.126               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   88.126               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450025850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450025850 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450026113 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450026114 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450026114 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450026115 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450026116 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450026116 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450026116 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450026117 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450026117 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450026118 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450026118 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450026119 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450026120 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450026121 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450026572 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450026572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 103 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "791 " "Peak virtual memory: 791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483450026690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 03 21:27:06 2017 " "Processing ended: Tue Jan 03 21:27:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483450026690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483450026690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483450026690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450026690 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 109 s " "Quartus Prime Flow was successful. 0 errors, 109 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450027512 ""}
