{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600905147824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600905147834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 23 18:52:27 2020 " "Processing started: Wed Sep 23 18:52:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600905147834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1600905147834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sum4b -c sum4b --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off sum4b -c sum4b --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1600905147834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1600905148914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1600905148914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum1b.v 1 1 " "Found 1 design units, including 1 entities, in source file sum1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum1b " "Found entity 1: sum1b" {  } { { "sum1b.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/lab00-jomolinam/quartus/sum4b/sum1b.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600905162992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1600905162992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4b.v 1 1 " "Found 1 design units, including 1 entities, in source file sum4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum4b " "Found entity 1: sum4b" {  } { { "sum4b.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/lab00-jomolinam/quartus/sum4b/sum4b.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600905162992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1600905162992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4b_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sum4b_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum4b_TB " "Found entity 1: sum4b_TB" {  } { { "sum4b_TB.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/lab00-jomolinam/quartus/sum4b/sum4b_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600905163002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1600905163002 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout sum4b.v(15) " "Verilog HDL Implicit Net warning at sum4b.v(15): created implicit net for \"cout\"" {  } { { "sum4b.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/lab00-jomolinam/quartus/sum4b/sum4b.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1600905163032 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sum4b " "Elaborating entity \"sum4b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1600905163252 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Cout sum4b.v(8) " "Output port \"Cout\" at sum4b.v(8) has no driver" {  } { { "sum4b.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/lab00-jomolinam/quartus/sum4b/sum4b.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1600905163282 "|sum4b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum1b sum1b:s0 " "Elaborating entity \"sum1b\" for hierarchy \"sum1b:s0\"" {  } { { "sum4b.v" "s0" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/lab00-jomolinam/quartus/sum4b/sum4b.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1600905163282 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1600905163452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600905163552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 23 18:52:43 2020 " "Processing ended: Wed Sep 23 18:52:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600905163552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600905163552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600905163552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1600905163552 ""}
