// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Top module auto-generated by `reggen`


`include "common_cells/assertions.svh"

module mage_reg_top #(
    parameter type reg_req_t = logic,
    parameter type reg_rsp_t = logic,
    parameter int AW = 9
) (
    input logic clk_i,
    input logic rst_ni,
    input reg_req_t reg_req_i,
    output reg_rsp_t reg_rsp_o,
    // To HW
    output mage_reg_pkg::mage_reg2hw_t reg2hw,  // Write
    input mage_reg_pkg::mage_hw2reg_t hw2reg,  // Read


    // Config
    input devmode_i  // If 1, explicit error return for unmapped register access
);

  import mage_reg_pkg::*;

  localparam int DW = 32;
  localparam int DBW = DW / 8;  // Byte Width

  // register signals
  logic               reg_we;
  logic               reg_re;
  logic [BlockAw-1:0] reg_addr;
  logic [     DW-1:0] reg_wdata;
  logic [    DBW-1:0] reg_be;
  logic [     DW-1:0] reg_rdata;
  logic               reg_error;

  logic addrmiss, wr_err;

  logic [DW-1:0] reg_rdata_next;

  // Below register interface can be changed
  reg_req_t reg_intf_req;
  reg_rsp_t reg_intf_rsp;


  assign reg_intf_req = reg_req_i;
  assign reg_rsp_o = reg_intf_rsp;


  assign reg_we = reg_intf_req.valid & reg_intf_req.write;
  assign reg_re = reg_intf_req.valid & ~reg_intf_req.write;
  assign reg_addr = reg_intf_req.addr[BlockAw-1:0];
  assign reg_wdata = reg_intf_req.wdata;
  assign reg_be = reg_intf_req.wstrb;
  assign reg_intf_rsp.rdata = reg_rdata;
  assign reg_intf_rsp.error = reg_error;
  assign reg_intf_rsp.ready = 1'b1;

  assign reg_rdata = reg_rdata_next;
  assign reg_error = (devmode_i & addrmiss) | wr_err;


  // Define SW related signals
  // Format: <reg>_<field>_{wd|we|qs}
  //        or <reg>_{wd|we|qs} if field == 1 or 0
  logic status_start_qs;
  logic status_start_wd;
  logic status_start_we;
  logic status_done_qs;
  logic status_done_wd;
  logic status_done_we;
  logic [3:0] gen_cfg_ii_qs;
  logic [3:0] gen_cfg_ii_wd;
  logic gen_cfg_ii_we;
  logic gen_cfg_s_n_t_mage_qs;
  logic gen_cfg_s_n_t_mage_wd;
  logic gen_cfg_s_n_t_mage_we;
  logic gen_cfg_s_n_t_mage_pea_qs;
  logic gen_cfg_s_n_t_mage_pea_wd;
  logic gen_cfg_s_n_t_mage_pea_we;
  logic gen_cfg_s_n_t_mage_pea_out_regs_qs;
  logic gen_cfg_s_n_t_mage_pea_out_regs_wd;
  logic gen_cfg_s_n_t_mage_pea_out_regs_we;
  logic gen_cfg_s_n_t_mage_xbar_qs;
  logic gen_cfg_s_n_t_mage_xbar_wd;
  logic gen_cfg_s_n_t_mage_xbar_we;
  logic [3:0] gen_cfg_acc_vec_mode_qs;
  logic [3:0] gen_cfg_acc_vec_mode_wd;
  logic gen_cfg_acc_vec_mode_we;
  logic [3:0] gen_cfg_blocksize_qs;
  logic [3:0] gen_cfg_blocksize_wd;
  logic gen_cfg_blocksize_we;
  logic [7:0] ilb_hwl_ilb_0_qs;
  logic [7:0] ilb_hwl_ilb_0_wd;
  logic ilb_hwl_ilb_0_we;
  logic [7:0] ilb_hwl_ilb_1_qs;
  logic [7:0] ilb_hwl_ilb_1_wd;
  logic ilb_hwl_ilb_1_we;
  logic [7:0] ilb_hwl_ilb_2_qs;
  logic [7:0] ilb_hwl_ilb_2_wd;
  logic ilb_hwl_ilb_2_we;
  logic [7:0] ilb_hwl_ilb_3_qs;
  logic [7:0] ilb_hwl_ilb_3_wd;
  logic ilb_hwl_ilb_3_we;
  logic [7:0] flb_hwl_flb_0_qs;
  logic [7:0] flb_hwl_flb_0_wd;
  logic flb_hwl_flb_0_we;
  logic [7:0] flb_hwl_flb_1_qs;
  logic [7:0] flb_hwl_flb_1_wd;
  logic flb_hwl_flb_1_we;
  logic [7:0] flb_hwl_flb_2_qs;
  logic [7:0] flb_hwl_flb_2_wd;
  logic flb_hwl_flb_2_we;
  logic [7:0] flb_hwl_flb_3_qs;
  logic [7:0] flb_hwl_flb_3_wd;
  logic flb_hwl_flb_3_we;
  logic [7:0] inc_hwl_inc_0_qs;
  logic [7:0] inc_hwl_inc_0_wd;
  logic inc_hwl_inc_0_we;
  logic [7:0] inc_hwl_inc_1_qs;
  logic [7:0] inc_hwl_inc_1_wd;
  logic inc_hwl_inc_1_we;
  logic [7:0] inc_hwl_inc_2_qs;
  logic [7:0] inc_hwl_inc_2_wd;
  logic inc_hwl_inc_2_we;
  logic [7:0] inc_hwl_inc_3_qs;
  logic [7:0] inc_hwl_inc_3_wd;
  logic inc_hwl_inc_3_we;
  logic [7:0] strides_0_s0_0_qs;
  logic [7:0] strides_0_s0_0_wd;
  logic strides_0_s0_0_we;
  logic [7:0] strides_0_s1_0_qs;
  logic [7:0] strides_0_s1_0_wd;
  logic strides_0_s1_0_we;
  logic [7:0] strides_0_s2_0_qs;
  logic [7:0] strides_0_s2_0_wd;
  logic strides_0_s2_0_we;
  logic [7:0] strides_0_s3_0_qs;
  logic [7:0] strides_0_s3_0_wd;
  logic strides_0_s3_0_we;
  logic [7:0] strides_1_s0_1_qs;
  logic [7:0] strides_1_s0_1_wd;
  logic strides_1_s0_1_we;
  logic [7:0] strides_1_s1_1_qs;
  logic [7:0] strides_1_s1_1_wd;
  logic strides_1_s1_1_we;
  logic [7:0] strides_1_s2_1_qs;
  logic [7:0] strides_1_s2_1_wd;
  logic strides_1_s2_1_we;
  logic [7:0] strides_1_s3_1_qs;
  logic [7:0] strides_1_s3_1_wd;
  logic strides_1_s3_1_we;
  logic [7:0] strides_2_s0_2_qs;
  logic [7:0] strides_2_s0_2_wd;
  logic strides_2_s0_2_we;
  logic [7:0] strides_2_s1_2_qs;
  logic [7:0] strides_2_s1_2_wd;
  logic strides_2_s1_2_we;
  logic [7:0] strides_2_s2_2_qs;
  logic [7:0] strides_2_s2_2_wd;
  logic strides_2_s2_2_we;
  logic [7:0] strides_2_s3_2_qs;
  logic [7:0] strides_2_s3_2_wd;
  logic strides_2_s3_2_we;
  logic [7:0] strides_3_s0_3_qs;
  logic [7:0] strides_3_s0_3_wd;
  logic strides_3_s0_3_we;
  logic [7:0] strides_3_s1_3_qs;
  logic [7:0] strides_3_s1_3_wd;
  logic strides_3_s1_3_we;
  logic [7:0] strides_3_s2_3_qs;
  logic [7:0] strides_3_s2_3_wd;
  logic strides_3_s2_3_we;
  logic [7:0] strides_3_s3_3_qs;
  logic [7:0] strides_3_s3_3_wd;
  logic strides_3_s3_3_we;
  logic [7:0] strides_4_s0_4_qs;
  logic [7:0] strides_4_s0_4_wd;
  logic strides_4_s0_4_we;
  logic [7:0] strides_4_s1_4_qs;
  logic [7:0] strides_4_s1_4_wd;
  logic strides_4_s1_4_we;
  logic [7:0] strides_4_s2_4_qs;
  logic [7:0] strides_4_s2_4_wd;
  logic strides_4_s2_4_we;
  logic [7:0] strides_4_s3_4_qs;
  logic [7:0] strides_4_s3_4_wd;
  logic strides_4_s3_4_we;
  logic [7:0] strides_5_s0_5_qs;
  logic [7:0] strides_5_s0_5_wd;
  logic strides_5_s0_5_we;
  logic [7:0] strides_5_s1_5_qs;
  logic [7:0] strides_5_s1_5_wd;
  logic strides_5_s1_5_we;
  logic [7:0] strides_5_s2_5_qs;
  logic [7:0] strides_5_s2_5_wd;
  logic strides_5_s2_5_we;
  logic [7:0] strides_5_s3_5_qs;
  logic [7:0] strides_5_s3_5_wd;
  logic strides_5_s3_5_we;
  logic [7:0] strides_6_s0_6_qs;
  logic [7:0] strides_6_s0_6_wd;
  logic strides_6_s0_6_we;
  logic [7:0] strides_6_s1_6_qs;
  logic [7:0] strides_6_s1_6_wd;
  logic strides_6_s1_6_we;
  logic [7:0] strides_6_s2_6_qs;
  logic [7:0] strides_6_s2_6_wd;
  logic strides_6_s2_6_we;
  logic [7:0] strides_6_s3_6_qs;
  logic [7:0] strides_6_s3_6_wd;
  logic strides_6_s3_6_we;
  logic [7:0] strides_7_s0_7_qs;
  logic [7:0] strides_7_s0_7_wd;
  logic strides_7_s0_7_we;
  logic [7:0] strides_7_s1_7_qs;
  logic [7:0] strides_7_s1_7_wd;
  logic strides_7_s1_7_we;
  logic [7:0] strides_7_s2_7_qs;
  logic [7:0] strides_7_s2_7_wd;
  logic strides_7_s2_7_we;
  logic [7:0] strides_7_s3_7_qs;
  logic [7:0] strides_7_s3_7_wd;
  logic strides_7_s3_7_we;
  logic [31:0] cfg_pe_00_qs;
  logic [31:0] cfg_pe_00_wd;
  logic cfg_pe_00_we;
  logic [31:0] cfg_pe_01_qs;
  logic [31:0] cfg_pe_01_wd;
  logic cfg_pe_01_we;
  logic [31:0] cfg_pe_02_qs;
  logic [31:0] cfg_pe_02_wd;
  logic cfg_pe_02_we;
  logic [31:0] cfg_pe_03_qs;
  logic [31:0] cfg_pe_03_wd;
  logic cfg_pe_03_we;
  logic [31:0] cfg_pe_10_qs;
  logic [31:0] cfg_pe_10_wd;
  logic cfg_pe_10_we;
  logic [31:0] cfg_pe_11_qs;
  logic [31:0] cfg_pe_11_wd;
  logic cfg_pe_11_we;
  logic [31:0] cfg_pe_12_qs;
  logic [31:0] cfg_pe_12_wd;
  logic cfg_pe_12_we;
  logic [31:0] cfg_pe_13_qs;
  logic [31:0] cfg_pe_13_wd;
  logic cfg_pe_13_we;
  logic [31:0] cfg_pe_20_qs;
  logic [31:0] cfg_pe_20_wd;
  logic cfg_pe_20_we;
  logic [31:0] cfg_pe_21_qs;
  logic [31:0] cfg_pe_21_wd;
  logic cfg_pe_21_we;
  logic [31:0] cfg_pe_22_qs;
  logic [31:0] cfg_pe_22_wd;
  logic cfg_pe_22_we;
  logic [31:0] cfg_pe_23_qs;
  logic [31:0] cfg_pe_23_wd;
  logic cfg_pe_23_we;
  logic [31:0] cfg_pe_30_qs;
  logic [31:0] cfg_pe_30_wd;
  logic cfg_pe_30_we;
  logic [31:0] cfg_pe_31_qs;
  logic [31:0] cfg_pe_31_wd;
  logic cfg_pe_31_we;
  logic [31:0] cfg_pe_32_qs;
  logic [31:0] cfg_pe_32_wd;
  logic cfg_pe_32_we;
  logic [31:0] cfg_pe_33_qs;
  logic [31:0] cfg_pe_33_wd;
  logic cfg_pe_33_we;
  logic [1:0] sel_out_pea_row_0_0_qs;
  logic [1:0] sel_out_pea_row_0_0_wd;
  logic sel_out_pea_row_0_0_we;
  logic [1:0] sel_out_pea_row_0_1_qs;
  logic [1:0] sel_out_pea_row_0_1_wd;
  logic sel_out_pea_row_0_1_we;
  logic [1:0] sel_out_pea_row_1_0_qs;
  logic [1:0] sel_out_pea_row_1_0_wd;
  logic sel_out_pea_row_1_0_we;
  logic [1:0] sel_out_pea_row_1_1_qs;
  logic [1:0] sel_out_pea_row_1_1_wd;
  logic sel_out_pea_row_1_1_we;
  logic [1:0] sel_out_pea_row_2_0_qs;
  logic [1:0] sel_out_pea_row_2_0_wd;
  logic sel_out_pea_row_2_0_we;
  logic [1:0] sel_out_pea_row_2_1_qs;
  logic [1:0] sel_out_pea_row_2_1_wd;
  logic sel_out_pea_row_2_1_we;
  logic [1:0] sel_out_pea_row_3_0_qs;
  logic [1:0] sel_out_pea_row_3_0_wd;
  logic sel_out_pea_row_3_0_we;
  logic [1:0] sel_out_pea_row_3_1_qs;
  logic [1:0] sel_out_pea_row_3_1_wd;
  logic sel_out_pea_row_3_1_we;
  logic sel_load_stream_age_0_0_qs;
  logic sel_load_stream_age_0_0_wd;
  logic sel_load_stream_age_0_0_we;
  logic sel_load_stream_age_0_1_qs;
  logic sel_load_stream_age_0_1_wd;
  logic sel_load_stream_age_0_1_we;
  logic sel_load_stream_age_1_0_qs;
  logic sel_load_stream_age_1_0_wd;
  logic sel_load_stream_age_1_0_we;
  logic sel_load_stream_age_1_1_qs;
  logic sel_load_stream_age_1_1_wd;
  logic sel_load_stream_age_1_1_we;
  logic sel_load_stream_age_2_0_qs;
  logic sel_load_stream_age_2_0_wd;
  logic sel_load_stream_age_2_0_we;
  logic sel_load_stream_age_2_1_qs;
  logic sel_load_stream_age_2_1_wd;
  logic sel_load_stream_age_2_1_we;
  logic sel_load_stream_age_3_0_qs;
  logic sel_load_stream_age_3_0_wd;
  logic sel_load_stream_age_3_0_we;
  logic sel_load_stream_age_3_1_qs;
  logic sel_load_stream_age_3_1_wd;
  logic sel_load_stream_age_3_1_we;
  logic sel_store_stream_age_0_0_qs;
  logic sel_store_stream_age_0_0_wd;
  logic sel_store_stream_age_0_0_we;
  logic sel_store_stream_age_0_1_qs;
  logic sel_store_stream_age_0_1_wd;
  logic sel_store_stream_age_0_1_we;
  logic sel_store_stream_age_1_0_qs;
  logic sel_store_stream_age_1_0_wd;
  logic sel_store_stream_age_1_0_we;
  logic sel_store_stream_age_1_1_qs;
  logic sel_store_stream_age_1_1_wd;
  logic sel_store_stream_age_1_1_we;
  logic sel_store_stream_age_2_0_qs;
  logic sel_store_stream_age_2_0_wd;
  logic sel_store_stream_age_2_0_we;
  logic sel_store_stream_age_2_1_qs;
  logic sel_store_stream_age_2_1_wd;
  logic sel_store_stream_age_2_1_we;
  logic sel_store_stream_age_3_0_qs;
  logic sel_store_stream_age_3_0_wd;
  logic sel_store_stream_age_3_0_we;
  logic sel_store_stream_age_3_1_qs;
  logic sel_store_stream_age_3_1_wd;
  logic sel_store_stream_age_3_1_we;
  logic [31:0] cfg_mage_s0_age0_qs;
  logic [31:0] cfg_mage_s0_age0_wd;
  logic cfg_mage_s0_age0_we;
  logic [31:0] cfg_mage_s0_age1_qs;
  logic [31:0] cfg_mage_s0_age1_wd;
  logic cfg_mage_s0_age1_we;
  logic [31:0] cfg_mage_s1_age0_qs;
  logic [31:0] cfg_mage_s1_age0_wd;
  logic cfg_mage_s1_age0_we;
  logic [31:0] cfg_mage_s1_age1_qs;
  logic [31:0] cfg_mage_s1_age1_wd;
  logic cfg_mage_s1_age1_we;
  logic [31:0] cfg_mage_s2_age0_qs;
  logic [31:0] cfg_mage_s2_age0_wd;
  logic cfg_mage_s2_age0_we;
  logic [31:0] cfg_mage_s2_age1_qs;
  logic [31:0] cfg_mage_s2_age1_wd;
  logic cfg_mage_s2_age1_we;
  logic [31:0] cfg_mage_s3_age0_qs;
  logic [31:0] cfg_mage_s3_age0_wd;
  logic cfg_mage_s3_age0_we;
  logic [31:0] cfg_mage_s3_age1_qs;
  logic [31:0] cfg_mage_s3_age1_wd;
  logic cfg_mage_s3_age1_we;
  logic [31:0] pea_constants_0_qs;
  logic [31:0] pea_constants_0_wd;
  logic pea_constants_0_we;
  logic [31:0] pea_constants_1_qs;
  logic [31:0] pea_constants_1_wd;
  logic pea_constants_1_we;
  logic [31:0] pea_constants_2_qs;
  logic [31:0] pea_constants_2_wd;
  logic pea_constants_2_we;
  logic [31:0] pea_constants_3_qs;
  logic [31:0] pea_constants_3_wd;
  logic pea_constants_3_we;
  logic [31:0] pea_constants_4_qs;
  logic [31:0] pea_constants_4_wd;
  logic pea_constants_4_we;
  logic [31:0] pea_constants_5_qs;
  logic [31:0] pea_constants_5_wd;
  logic pea_constants_5_we;
  logic [31:0] pea_constants_6_qs;
  logic [31:0] pea_constants_6_wd;
  logic pea_constants_6_we;
  logic [31:0] pea_constants_7_qs;
  logic [31:0] pea_constants_7_wd;
  logic pea_constants_7_we;
  logic [31:0] pea_constants_8_qs;
  logic [31:0] pea_constants_8_wd;
  logic pea_constants_8_we;
  logic [31:0] pea_constants_9_qs;
  logic [31:0] pea_constants_9_wd;
  logic pea_constants_9_we;
  logic [31:0] pea_constants_10_qs;
  logic [31:0] pea_constants_10_wd;
  logic pea_constants_10_we;
  logic [31:0] pea_constants_11_qs;
  logic [31:0] pea_constants_11_wd;
  logic pea_constants_11_we;
  logic [31:0] pea_constants_12_qs;
  logic [31:0] pea_constants_12_wd;
  logic pea_constants_12_we;
  logic [31:0] pea_constants_13_qs;
  logic [31:0] pea_constants_13_wd;
  logic pea_constants_13_we;
  logic [31:0] pea_constants_14_qs;
  logic [31:0] pea_constants_14_wd;
  logic pea_constants_14_we;
  logic [31:0] pea_constants_15_qs;
  logic [31:0] pea_constants_15_wd;
  logic pea_constants_15_we;
  logic [31:0] pea_rf_0_qs;
  logic [31:0] pea_rf_0_wd;
  logic pea_rf_0_we;
  logic [31:0] pea_rf_1_qs;
  logic [31:0] pea_rf_1_wd;
  logic pea_rf_1_we;
  logic [31:0] pea_rf_2_qs;
  logic [31:0] pea_rf_2_wd;
  logic pea_rf_2_we;
  logic [31:0] pea_rf_3_qs;
  logic [31:0] pea_rf_3_wd;
  logic pea_rf_3_we;
  logic [31:0] pea_rf_4_qs;
  logic [31:0] pea_rf_4_wd;
  logic pea_rf_4_we;
  logic [31:0] pea_rf_5_qs;
  logic [31:0] pea_rf_5_wd;
  logic pea_rf_5_we;
  logic [31:0] pea_rf_6_qs;
  logic [31:0] pea_rf_6_wd;
  logic pea_rf_6_we;
  logic [31:0] pea_rf_7_qs;
  logic [31:0] pea_rf_7_wd;
  logic pea_rf_7_we;
  logic [31:0] pea_rf_8_qs;
  logic [31:0] pea_rf_8_wd;
  logic pea_rf_8_we;
  logic [31:0] pea_rf_9_qs;
  logic [31:0] pea_rf_9_wd;
  logic pea_rf_9_we;
  logic [31:0] pea_rf_10_qs;
  logic [31:0] pea_rf_10_wd;
  logic pea_rf_10_we;
  logic [31:0] pea_rf_11_qs;
  logic [31:0] pea_rf_11_wd;
  logic pea_rf_11_we;
  logic [31:0] pea_rf_12_qs;
  logic [31:0] pea_rf_12_wd;
  logic pea_rf_12_we;
  logic [31:0] pea_rf_13_qs;
  logic [31:0] pea_rf_13_wd;
  logic pea_rf_13_we;
  logic [31:0] pea_rf_14_qs;
  logic [31:0] pea_rf_14_wd;
  logic pea_rf_14_we;
  logic [31:0] pea_rf_15_qs;
  logic [31:0] pea_rf_15_wd;
  logic pea_rf_15_we;
  logic [7:0] age_iv_constraints_0_c0_0_qs;
  logic [7:0] age_iv_constraints_0_c0_0_wd;
  logic age_iv_constraints_0_c0_0_we;
  logic [7:0] age_iv_constraints_0_c1_0_qs;
  logic [7:0] age_iv_constraints_0_c1_0_wd;
  logic age_iv_constraints_0_c1_0_we;
  logic [7:0] age_iv_constraints_0_c2_0_qs;
  logic [7:0] age_iv_constraints_0_c2_0_wd;
  logic age_iv_constraints_0_c2_0_we;
  logic [7:0] age_iv_constraints_0_c3_0_qs;
  logic [7:0] age_iv_constraints_0_c3_0_wd;
  logic age_iv_constraints_0_c3_0_we;
  logic [7:0] age_iv_constraints_1_c0_1_qs;
  logic [7:0] age_iv_constraints_1_c0_1_wd;
  logic age_iv_constraints_1_c0_1_we;
  logic [7:0] age_iv_constraints_1_c1_1_qs;
  logic [7:0] age_iv_constraints_1_c1_1_wd;
  logic age_iv_constraints_1_c1_1_we;
  logic [7:0] age_iv_constraints_1_c2_1_qs;
  logic [7:0] age_iv_constraints_1_c2_1_wd;
  logic age_iv_constraints_1_c2_1_we;
  logic [7:0] age_iv_constraints_1_c3_1_qs;
  logic [7:0] age_iv_constraints_1_c3_1_wd;
  logic age_iv_constraints_1_c3_1_we;

  // Register instances
  // R[status]: V(False)

  //   F[start]: 0:0
  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_status_start (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(status_start_we),
      .wd(status_start_wd),

      // from internal hardware
      .de(hw2reg.status.start.de),
      .d (hw2reg.status.start.d),

      // to internal hardware
      .qe(),
      .q (reg2hw.status.start.q),

      // to register interface (read)
      .qs(status_start_qs)
  );


  //   F[done]: 1:1
  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_status_done (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(status_done_we),
      .wd(status_done_wd),

      // from internal hardware
      .de(hw2reg.status.done.de),
      .d (hw2reg.status.done.d),

      // to internal hardware
      .qe(),
      .q (reg2hw.status.done.q),

      // to register interface (read)
      .qs(status_done_qs)
  );


  // R[gen_cfg]: V(False)

  //   F[ii]: 3:0
  prim_subreg #(
      .DW      (4),
      .SWACCESS("RW"),
      .RESVAL  (4'h0)
  ) u_gen_cfg_ii (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(gen_cfg_ii_we),
      .wd(gen_cfg_ii_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.gen_cfg.ii.q),

      // to register interface (read)
      .qs(gen_cfg_ii_qs)
  );


  //   F[s_n_t_mage]: 4:4
  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_gen_cfg_s_n_t_mage (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(gen_cfg_s_n_t_mage_we),
      .wd(gen_cfg_s_n_t_mage_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.gen_cfg.s_n_t_mage.q),

      // to register interface (read)
      .qs(gen_cfg_s_n_t_mage_qs)
  );


  //   F[s_n_t_mage_pea]: 5:5
  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_gen_cfg_s_n_t_mage_pea (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(gen_cfg_s_n_t_mage_pea_we),
      .wd(gen_cfg_s_n_t_mage_pea_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.gen_cfg.s_n_t_mage_pea.q),

      // to register interface (read)
      .qs(gen_cfg_s_n_t_mage_pea_qs)
  );


  //   F[s_n_t_mage_pea_out_regs]: 6:6
  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_gen_cfg_s_n_t_mage_pea_out_regs (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(gen_cfg_s_n_t_mage_pea_out_regs_we),
      .wd(gen_cfg_s_n_t_mage_pea_out_regs_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.gen_cfg.s_n_t_mage_pea_out_regs.q),

      // to register interface (read)
      .qs(gen_cfg_s_n_t_mage_pea_out_regs_qs)
  );


  //   F[s_n_t_mage_xbar]: 7:7
  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_gen_cfg_s_n_t_mage_xbar (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(gen_cfg_s_n_t_mage_xbar_we),
      .wd(gen_cfg_s_n_t_mage_xbar_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.gen_cfg.s_n_t_mage_xbar.q),

      // to register interface (read)
      .qs(gen_cfg_s_n_t_mage_xbar_qs)
  );


  //   F[acc_vec_mode]: 11:8
  prim_subreg #(
      .DW      (4),
      .SWACCESS("RW"),
      .RESVAL  (4'h0)
  ) u_gen_cfg_acc_vec_mode (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(gen_cfg_acc_vec_mode_we),
      .wd(gen_cfg_acc_vec_mode_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.gen_cfg.acc_vec_mode.q),

      // to register interface (read)
      .qs(gen_cfg_acc_vec_mode_qs)
  );


  //   F[blocksize]: 15:12
  prim_subreg #(
      .DW      (4),
      .SWACCESS("RW"),
      .RESVAL  (4'h0)
  ) u_gen_cfg_blocksize (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(gen_cfg_blocksize_we),
      .wd(gen_cfg_blocksize_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.gen_cfg.blocksize.q),

      // to register interface (read)
      .qs(gen_cfg_blocksize_qs)
  );


  // R[ilb_hwl]: V(False)

  //   F[ilb_0]: 7:0
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_ilb_hwl_ilb_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(ilb_hwl_ilb_0_we),
      .wd(ilb_hwl_ilb_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.ilb_hwl.ilb_0.q),

      // to register interface (read)
      .qs(ilb_hwl_ilb_0_qs)
  );


  //   F[ilb_1]: 15:8
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_ilb_hwl_ilb_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(ilb_hwl_ilb_1_we),
      .wd(ilb_hwl_ilb_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.ilb_hwl.ilb_1.q),

      // to register interface (read)
      .qs(ilb_hwl_ilb_1_qs)
  );


  //   F[ilb_2]: 23:16
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_ilb_hwl_ilb_2 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(ilb_hwl_ilb_2_we),
      .wd(ilb_hwl_ilb_2_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.ilb_hwl.ilb_2.q),

      // to register interface (read)
      .qs(ilb_hwl_ilb_2_qs)
  );


  //   F[ilb_3]: 31:24
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_ilb_hwl_ilb_3 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(ilb_hwl_ilb_3_we),
      .wd(ilb_hwl_ilb_3_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.ilb_hwl.ilb_3.q),

      // to register interface (read)
      .qs(ilb_hwl_ilb_3_qs)
  );


  // R[flb_hwl]: V(False)

  //   F[flb_0]: 7:0
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_flb_hwl_flb_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(flb_hwl_flb_0_we),
      .wd(flb_hwl_flb_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.flb_hwl.flb_0.q),

      // to register interface (read)
      .qs(flb_hwl_flb_0_qs)
  );


  //   F[flb_1]: 15:8
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_flb_hwl_flb_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(flb_hwl_flb_1_we),
      .wd(flb_hwl_flb_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.flb_hwl.flb_1.q),

      // to register interface (read)
      .qs(flb_hwl_flb_1_qs)
  );


  //   F[flb_2]: 23:16
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_flb_hwl_flb_2 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(flb_hwl_flb_2_we),
      .wd(flb_hwl_flb_2_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.flb_hwl.flb_2.q),

      // to register interface (read)
      .qs(flb_hwl_flb_2_qs)
  );


  //   F[flb_3]: 31:24
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_flb_hwl_flb_3 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(flb_hwl_flb_3_we),
      .wd(flb_hwl_flb_3_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.flb_hwl.flb_3.q),

      // to register interface (read)
      .qs(flb_hwl_flb_3_qs)
  );


  // R[inc_hwl]: V(False)

  //   F[inc_0]: 7:0
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_inc_hwl_inc_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(inc_hwl_inc_0_we),
      .wd(inc_hwl_inc_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.inc_hwl.inc_0.q),

      // to register interface (read)
      .qs(inc_hwl_inc_0_qs)
  );


  //   F[inc_1]: 15:8
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_inc_hwl_inc_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(inc_hwl_inc_1_we),
      .wd(inc_hwl_inc_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.inc_hwl.inc_1.q),

      // to register interface (read)
      .qs(inc_hwl_inc_1_qs)
  );


  //   F[inc_2]: 23:16
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_inc_hwl_inc_2 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(inc_hwl_inc_2_we),
      .wd(inc_hwl_inc_2_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.inc_hwl.inc_2.q),

      // to register interface (read)
      .qs(inc_hwl_inc_2_qs)
  );


  //   F[inc_3]: 31:24
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_inc_hwl_inc_3 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(inc_hwl_inc_3_we),
      .wd(inc_hwl_inc_3_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.inc_hwl.inc_3.q),

      // to register interface (read)
      .qs(inc_hwl_inc_3_qs)
  );



  // Subregister 0 of Multireg strides
  // R[strides_0]: V(False)

  // F[s0_0]: 7:0
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_0_s0_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_0_s0_0_we),
      .wd(strides_0_s0_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[0].s0.q),

      // to register interface (read)
      .qs(strides_0_s0_0_qs)
  );


  // F[s1_0]: 15:8
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_0_s1_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_0_s1_0_we),
      .wd(strides_0_s1_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[0].s1.q),

      // to register interface (read)
      .qs(strides_0_s1_0_qs)
  );


  // F[s2_0]: 23:16
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_0_s2_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_0_s2_0_we),
      .wd(strides_0_s2_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[0].s2.q),

      // to register interface (read)
      .qs(strides_0_s2_0_qs)
  );


  // F[s3_0]: 31:24
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_0_s3_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_0_s3_0_we),
      .wd(strides_0_s3_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[0].s3.q),

      // to register interface (read)
      .qs(strides_0_s3_0_qs)
  );


  // Subregister 1 of Multireg strides
  // R[strides_1]: V(False)

  // F[s0_1]: 7:0
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_1_s0_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_1_s0_1_we),
      .wd(strides_1_s0_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[1].s0.q),

      // to register interface (read)
      .qs(strides_1_s0_1_qs)
  );


  // F[s1_1]: 15:8
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_1_s1_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_1_s1_1_we),
      .wd(strides_1_s1_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[1].s1.q),

      // to register interface (read)
      .qs(strides_1_s1_1_qs)
  );


  // F[s2_1]: 23:16
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_1_s2_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_1_s2_1_we),
      .wd(strides_1_s2_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[1].s2.q),

      // to register interface (read)
      .qs(strides_1_s2_1_qs)
  );


  // F[s3_1]: 31:24
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_1_s3_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_1_s3_1_we),
      .wd(strides_1_s3_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[1].s3.q),

      // to register interface (read)
      .qs(strides_1_s3_1_qs)
  );


  // Subregister 2 of Multireg strides
  // R[strides_2]: V(False)

  // F[s0_2]: 7:0
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_2_s0_2 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_2_s0_2_we),
      .wd(strides_2_s0_2_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[2].s0.q),

      // to register interface (read)
      .qs(strides_2_s0_2_qs)
  );


  // F[s1_2]: 15:8
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_2_s1_2 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_2_s1_2_we),
      .wd(strides_2_s1_2_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[2].s1.q),

      // to register interface (read)
      .qs(strides_2_s1_2_qs)
  );


  // F[s2_2]: 23:16
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_2_s2_2 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_2_s2_2_we),
      .wd(strides_2_s2_2_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[2].s2.q),

      // to register interface (read)
      .qs(strides_2_s2_2_qs)
  );


  // F[s3_2]: 31:24
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_2_s3_2 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_2_s3_2_we),
      .wd(strides_2_s3_2_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[2].s3.q),

      // to register interface (read)
      .qs(strides_2_s3_2_qs)
  );


  // Subregister 3 of Multireg strides
  // R[strides_3]: V(False)

  // F[s0_3]: 7:0
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_3_s0_3 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_3_s0_3_we),
      .wd(strides_3_s0_3_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[3].s0.q),

      // to register interface (read)
      .qs(strides_3_s0_3_qs)
  );


  // F[s1_3]: 15:8
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_3_s1_3 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_3_s1_3_we),
      .wd(strides_3_s1_3_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[3].s1.q),

      // to register interface (read)
      .qs(strides_3_s1_3_qs)
  );


  // F[s2_3]: 23:16
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_3_s2_3 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_3_s2_3_we),
      .wd(strides_3_s2_3_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[3].s2.q),

      // to register interface (read)
      .qs(strides_3_s2_3_qs)
  );


  // F[s3_3]: 31:24
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_3_s3_3 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_3_s3_3_we),
      .wd(strides_3_s3_3_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[3].s3.q),

      // to register interface (read)
      .qs(strides_3_s3_3_qs)
  );


  // Subregister 4 of Multireg strides
  // R[strides_4]: V(False)

  // F[s0_4]: 7:0
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_4_s0_4 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_4_s0_4_we),
      .wd(strides_4_s0_4_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[4].s0.q),

      // to register interface (read)
      .qs(strides_4_s0_4_qs)
  );


  // F[s1_4]: 15:8
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_4_s1_4 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_4_s1_4_we),
      .wd(strides_4_s1_4_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[4].s1.q),

      // to register interface (read)
      .qs(strides_4_s1_4_qs)
  );


  // F[s2_4]: 23:16
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_4_s2_4 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_4_s2_4_we),
      .wd(strides_4_s2_4_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[4].s2.q),

      // to register interface (read)
      .qs(strides_4_s2_4_qs)
  );


  // F[s3_4]: 31:24
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_4_s3_4 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_4_s3_4_we),
      .wd(strides_4_s3_4_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[4].s3.q),

      // to register interface (read)
      .qs(strides_4_s3_4_qs)
  );


  // Subregister 5 of Multireg strides
  // R[strides_5]: V(False)

  // F[s0_5]: 7:0
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_5_s0_5 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_5_s0_5_we),
      .wd(strides_5_s0_5_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[5].s0.q),

      // to register interface (read)
      .qs(strides_5_s0_5_qs)
  );


  // F[s1_5]: 15:8
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_5_s1_5 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_5_s1_5_we),
      .wd(strides_5_s1_5_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[5].s1.q),

      // to register interface (read)
      .qs(strides_5_s1_5_qs)
  );


  // F[s2_5]: 23:16
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_5_s2_5 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_5_s2_5_we),
      .wd(strides_5_s2_5_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[5].s2.q),

      // to register interface (read)
      .qs(strides_5_s2_5_qs)
  );


  // F[s3_5]: 31:24
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_5_s3_5 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_5_s3_5_we),
      .wd(strides_5_s3_5_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[5].s3.q),

      // to register interface (read)
      .qs(strides_5_s3_5_qs)
  );


  // Subregister 6 of Multireg strides
  // R[strides_6]: V(False)

  // F[s0_6]: 7:0
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_6_s0_6 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_6_s0_6_we),
      .wd(strides_6_s0_6_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[6].s0.q),

      // to register interface (read)
      .qs(strides_6_s0_6_qs)
  );


  // F[s1_6]: 15:8
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_6_s1_6 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_6_s1_6_we),
      .wd(strides_6_s1_6_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[6].s1.q),

      // to register interface (read)
      .qs(strides_6_s1_6_qs)
  );


  // F[s2_6]: 23:16
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_6_s2_6 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_6_s2_6_we),
      .wd(strides_6_s2_6_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[6].s2.q),

      // to register interface (read)
      .qs(strides_6_s2_6_qs)
  );


  // F[s3_6]: 31:24
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_6_s3_6 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_6_s3_6_we),
      .wd(strides_6_s3_6_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[6].s3.q),

      // to register interface (read)
      .qs(strides_6_s3_6_qs)
  );


  // Subregister 7 of Multireg strides
  // R[strides_7]: V(False)

  // F[s0_7]: 7:0
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_7_s0_7 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_7_s0_7_we),
      .wd(strides_7_s0_7_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[7].s0.q),

      // to register interface (read)
      .qs(strides_7_s0_7_qs)
  );


  // F[s1_7]: 15:8
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_7_s1_7 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_7_s1_7_we),
      .wd(strides_7_s1_7_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[7].s1.q),

      // to register interface (read)
      .qs(strides_7_s1_7_qs)
  );


  // F[s2_7]: 23:16
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_7_s2_7 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_7_s2_7_we),
      .wd(strides_7_s2_7_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[7].s2.q),

      // to register interface (read)
      .qs(strides_7_s2_7_qs)
  );


  // F[s3_7]: 31:24
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_strides_7_s3_7 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(strides_7_s3_7_we),
      .wd(strides_7_s3_7_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.strides[7].s3.q),

      // to register interface (read)
      .qs(strides_7_s3_7_qs)
  );




  // Subregister 0 of Multireg cfg_pe_00
  // R[cfg_pe_00]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_pe_00 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_pe_00_we),
      .wd(cfg_pe_00_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_pe_00[0].q),

      // to register interface (read)
      .qs(cfg_pe_00_qs)
  );



  // Subregister 0 of Multireg cfg_pe_01
  // R[cfg_pe_01]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_pe_01 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_pe_01_we),
      .wd(cfg_pe_01_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_pe_01[0].q),

      // to register interface (read)
      .qs(cfg_pe_01_qs)
  );



  // Subregister 0 of Multireg cfg_pe_02
  // R[cfg_pe_02]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_pe_02 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_pe_02_we),
      .wd(cfg_pe_02_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_pe_02[0].q),

      // to register interface (read)
      .qs(cfg_pe_02_qs)
  );



  // Subregister 0 of Multireg cfg_pe_03
  // R[cfg_pe_03]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_pe_03 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_pe_03_we),
      .wd(cfg_pe_03_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_pe_03[0].q),

      // to register interface (read)
      .qs(cfg_pe_03_qs)
  );



  // Subregister 0 of Multireg cfg_pe_10
  // R[cfg_pe_10]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_pe_10 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_pe_10_we),
      .wd(cfg_pe_10_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_pe_10[0].q),

      // to register interface (read)
      .qs(cfg_pe_10_qs)
  );



  // Subregister 0 of Multireg cfg_pe_11
  // R[cfg_pe_11]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_pe_11 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_pe_11_we),
      .wd(cfg_pe_11_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_pe_11[0].q),

      // to register interface (read)
      .qs(cfg_pe_11_qs)
  );



  // Subregister 0 of Multireg cfg_pe_12
  // R[cfg_pe_12]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_pe_12 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_pe_12_we),
      .wd(cfg_pe_12_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_pe_12[0].q),

      // to register interface (read)
      .qs(cfg_pe_12_qs)
  );



  // Subregister 0 of Multireg cfg_pe_13
  // R[cfg_pe_13]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_pe_13 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_pe_13_we),
      .wd(cfg_pe_13_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_pe_13[0].q),

      // to register interface (read)
      .qs(cfg_pe_13_qs)
  );



  // Subregister 0 of Multireg cfg_pe_20
  // R[cfg_pe_20]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_pe_20 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_pe_20_we),
      .wd(cfg_pe_20_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_pe_20[0].q),

      // to register interface (read)
      .qs(cfg_pe_20_qs)
  );



  // Subregister 0 of Multireg cfg_pe_21
  // R[cfg_pe_21]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_pe_21 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_pe_21_we),
      .wd(cfg_pe_21_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_pe_21[0].q),

      // to register interface (read)
      .qs(cfg_pe_21_qs)
  );



  // Subregister 0 of Multireg cfg_pe_22
  // R[cfg_pe_22]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_pe_22 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_pe_22_we),
      .wd(cfg_pe_22_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_pe_22[0].q),

      // to register interface (read)
      .qs(cfg_pe_22_qs)
  );



  // Subregister 0 of Multireg cfg_pe_23
  // R[cfg_pe_23]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_pe_23 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_pe_23_we),
      .wd(cfg_pe_23_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_pe_23[0].q),

      // to register interface (read)
      .qs(cfg_pe_23_qs)
  );



  // Subregister 0 of Multireg cfg_pe_30
  // R[cfg_pe_30]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_pe_30 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_pe_30_we),
      .wd(cfg_pe_30_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_pe_30[0].q),

      // to register interface (read)
      .qs(cfg_pe_30_qs)
  );



  // Subregister 0 of Multireg cfg_pe_31
  // R[cfg_pe_31]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_pe_31 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_pe_31_we),
      .wd(cfg_pe_31_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_pe_31[0].q),

      // to register interface (read)
      .qs(cfg_pe_31_qs)
  );



  // Subregister 0 of Multireg cfg_pe_32
  // R[cfg_pe_32]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_pe_32 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_pe_32_we),
      .wd(cfg_pe_32_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_pe_32[0].q),

      // to register interface (read)
      .qs(cfg_pe_32_qs)
  );



  // Subregister 0 of Multireg cfg_pe_33
  // R[cfg_pe_33]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_pe_33 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_pe_33_we),
      .wd(cfg_pe_33_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_pe_33[0].q),

      // to register interface (read)
      .qs(cfg_pe_33_qs)
  );



  // Subregister 0 of Multireg sel_out_pea_row_0_0
  // R[sel_out_pea_row_0_0]: V(False)

  prim_subreg #(
      .DW      (2),
      .SWACCESS("RW"),
      .RESVAL  (2'h0)
  ) u_sel_out_pea_row_0_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_out_pea_row_0_0_we),
      .wd(sel_out_pea_row_0_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_out_pea_row_0_0[0].q),

      // to register interface (read)
      .qs(sel_out_pea_row_0_0_qs)
  );



  // Subregister 0 of Multireg sel_out_pea_row_0_1
  // R[sel_out_pea_row_0_1]: V(False)

  prim_subreg #(
      .DW      (2),
      .SWACCESS("RW"),
      .RESVAL  (2'h0)
  ) u_sel_out_pea_row_0_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_out_pea_row_0_1_we),
      .wd(sel_out_pea_row_0_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_out_pea_row_0_1[0].q),

      // to register interface (read)
      .qs(sel_out_pea_row_0_1_qs)
  );



  // Subregister 0 of Multireg sel_out_pea_row_1_0
  // R[sel_out_pea_row_1_0]: V(False)

  prim_subreg #(
      .DW      (2),
      .SWACCESS("RW"),
      .RESVAL  (2'h0)
  ) u_sel_out_pea_row_1_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_out_pea_row_1_0_we),
      .wd(sel_out_pea_row_1_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_out_pea_row_1_0[0].q),

      // to register interface (read)
      .qs(sel_out_pea_row_1_0_qs)
  );



  // Subregister 0 of Multireg sel_out_pea_row_1_1
  // R[sel_out_pea_row_1_1]: V(False)

  prim_subreg #(
      .DW      (2),
      .SWACCESS("RW"),
      .RESVAL  (2'h0)
  ) u_sel_out_pea_row_1_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_out_pea_row_1_1_we),
      .wd(sel_out_pea_row_1_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_out_pea_row_1_1[0].q),

      // to register interface (read)
      .qs(sel_out_pea_row_1_1_qs)
  );



  // Subregister 0 of Multireg sel_out_pea_row_2_0
  // R[sel_out_pea_row_2_0]: V(False)

  prim_subreg #(
      .DW      (2),
      .SWACCESS("RW"),
      .RESVAL  (2'h0)
  ) u_sel_out_pea_row_2_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_out_pea_row_2_0_we),
      .wd(sel_out_pea_row_2_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_out_pea_row_2_0[0].q),

      // to register interface (read)
      .qs(sel_out_pea_row_2_0_qs)
  );



  // Subregister 0 of Multireg sel_out_pea_row_2_1
  // R[sel_out_pea_row_2_1]: V(False)

  prim_subreg #(
      .DW      (2),
      .SWACCESS("RW"),
      .RESVAL  (2'h0)
  ) u_sel_out_pea_row_2_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_out_pea_row_2_1_we),
      .wd(sel_out_pea_row_2_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_out_pea_row_2_1[0].q),

      // to register interface (read)
      .qs(sel_out_pea_row_2_1_qs)
  );



  // Subregister 0 of Multireg sel_out_pea_row_3_0
  // R[sel_out_pea_row_3_0]: V(False)

  prim_subreg #(
      .DW      (2),
      .SWACCESS("RW"),
      .RESVAL  (2'h0)
  ) u_sel_out_pea_row_3_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_out_pea_row_3_0_we),
      .wd(sel_out_pea_row_3_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_out_pea_row_3_0[0].q),

      // to register interface (read)
      .qs(sel_out_pea_row_3_0_qs)
  );



  // Subregister 0 of Multireg sel_out_pea_row_3_1
  // R[sel_out_pea_row_3_1]: V(False)

  prim_subreg #(
      .DW      (2),
      .SWACCESS("RW"),
      .RESVAL  (2'h0)
  ) u_sel_out_pea_row_3_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_out_pea_row_3_1_we),
      .wd(sel_out_pea_row_3_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_out_pea_row_3_1[0].q),

      // to register interface (read)
      .qs(sel_out_pea_row_3_1_qs)
  );



  // Subregister 0 of Multireg sel_load_stream_age_0_0
  // R[sel_load_stream_age_0_0]: V(False)

  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_sel_load_stream_age_0_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_load_stream_age_0_0_we),
      .wd(sel_load_stream_age_0_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_load_stream_age_0_0[0].q),

      // to register interface (read)
      .qs(sel_load_stream_age_0_0_qs)
  );



  // Subregister 0 of Multireg sel_load_stream_age_0_1
  // R[sel_load_stream_age_0_1]: V(False)

  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_sel_load_stream_age_0_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_load_stream_age_0_1_we),
      .wd(sel_load_stream_age_0_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_load_stream_age_0_1[0].q),

      // to register interface (read)
      .qs(sel_load_stream_age_0_1_qs)
  );



  // Subregister 0 of Multireg sel_load_stream_age_1_0
  // R[sel_load_stream_age_1_0]: V(False)

  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_sel_load_stream_age_1_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_load_stream_age_1_0_we),
      .wd(sel_load_stream_age_1_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_load_stream_age_1_0[0].q),

      // to register interface (read)
      .qs(sel_load_stream_age_1_0_qs)
  );



  // Subregister 0 of Multireg sel_load_stream_age_1_1
  // R[sel_load_stream_age_1_1]: V(False)

  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_sel_load_stream_age_1_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_load_stream_age_1_1_we),
      .wd(sel_load_stream_age_1_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_load_stream_age_1_1[0].q),

      // to register interface (read)
      .qs(sel_load_stream_age_1_1_qs)
  );



  // Subregister 0 of Multireg sel_load_stream_age_2_0
  // R[sel_load_stream_age_2_0]: V(False)

  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_sel_load_stream_age_2_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_load_stream_age_2_0_we),
      .wd(sel_load_stream_age_2_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_load_stream_age_2_0[0].q),

      // to register interface (read)
      .qs(sel_load_stream_age_2_0_qs)
  );



  // Subregister 0 of Multireg sel_load_stream_age_2_1
  // R[sel_load_stream_age_2_1]: V(False)

  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_sel_load_stream_age_2_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_load_stream_age_2_1_we),
      .wd(sel_load_stream_age_2_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_load_stream_age_2_1[0].q),

      // to register interface (read)
      .qs(sel_load_stream_age_2_1_qs)
  );



  // Subregister 0 of Multireg sel_load_stream_age_3_0
  // R[sel_load_stream_age_3_0]: V(False)

  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_sel_load_stream_age_3_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_load_stream_age_3_0_we),
      .wd(sel_load_stream_age_3_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_load_stream_age_3_0[0].q),

      // to register interface (read)
      .qs(sel_load_stream_age_3_0_qs)
  );



  // Subregister 0 of Multireg sel_load_stream_age_3_1
  // R[sel_load_stream_age_3_1]: V(False)

  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_sel_load_stream_age_3_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_load_stream_age_3_1_we),
      .wd(sel_load_stream_age_3_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_load_stream_age_3_1[0].q),

      // to register interface (read)
      .qs(sel_load_stream_age_3_1_qs)
  );



  // Subregister 0 of Multireg sel_store_stream_age_0_0
  // R[sel_store_stream_age_0_0]: V(False)

  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_sel_store_stream_age_0_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_store_stream_age_0_0_we),
      .wd(sel_store_stream_age_0_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_store_stream_age_0_0[0].q),

      // to register interface (read)
      .qs(sel_store_stream_age_0_0_qs)
  );



  // Subregister 0 of Multireg sel_store_stream_age_0_1
  // R[sel_store_stream_age_0_1]: V(False)

  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_sel_store_stream_age_0_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_store_stream_age_0_1_we),
      .wd(sel_store_stream_age_0_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_store_stream_age_0_1[0].q),

      // to register interface (read)
      .qs(sel_store_stream_age_0_1_qs)
  );



  // Subregister 0 of Multireg sel_store_stream_age_1_0
  // R[sel_store_stream_age_1_0]: V(False)

  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_sel_store_stream_age_1_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_store_stream_age_1_0_we),
      .wd(sel_store_stream_age_1_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_store_stream_age_1_0[0].q),

      // to register interface (read)
      .qs(sel_store_stream_age_1_0_qs)
  );



  // Subregister 0 of Multireg sel_store_stream_age_1_1
  // R[sel_store_stream_age_1_1]: V(False)

  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_sel_store_stream_age_1_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_store_stream_age_1_1_we),
      .wd(sel_store_stream_age_1_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_store_stream_age_1_1[0].q),

      // to register interface (read)
      .qs(sel_store_stream_age_1_1_qs)
  );



  // Subregister 0 of Multireg sel_store_stream_age_2_0
  // R[sel_store_stream_age_2_0]: V(False)

  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_sel_store_stream_age_2_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_store_stream_age_2_0_we),
      .wd(sel_store_stream_age_2_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_store_stream_age_2_0[0].q),

      // to register interface (read)
      .qs(sel_store_stream_age_2_0_qs)
  );



  // Subregister 0 of Multireg sel_store_stream_age_2_1
  // R[sel_store_stream_age_2_1]: V(False)

  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_sel_store_stream_age_2_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_store_stream_age_2_1_we),
      .wd(sel_store_stream_age_2_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_store_stream_age_2_1[0].q),

      // to register interface (read)
      .qs(sel_store_stream_age_2_1_qs)
  );



  // Subregister 0 of Multireg sel_store_stream_age_3_0
  // R[sel_store_stream_age_3_0]: V(False)

  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_sel_store_stream_age_3_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_store_stream_age_3_0_we),
      .wd(sel_store_stream_age_3_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_store_stream_age_3_0[0].q),

      // to register interface (read)
      .qs(sel_store_stream_age_3_0_qs)
  );



  // Subregister 0 of Multireg sel_store_stream_age_3_1
  // R[sel_store_stream_age_3_1]: V(False)

  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_sel_store_stream_age_3_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(sel_store_stream_age_3_1_we),
      .wd(sel_store_stream_age_3_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.sel_store_stream_age_3_1[0].q),

      // to register interface (read)
      .qs(sel_store_stream_age_3_1_qs)
  );



  // Subregister 0 of Multireg cfg_mage_s0_age0
  // R[cfg_mage_s0_age0]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_mage_s0_age0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_mage_s0_age0_we),
      .wd(cfg_mage_s0_age0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_mage_s0_age0[0].q),

      // to register interface (read)
      .qs(cfg_mage_s0_age0_qs)
  );



  // Subregister 0 of Multireg cfg_mage_s0_age1
  // R[cfg_mage_s0_age1]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_mage_s0_age1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_mage_s0_age1_we),
      .wd(cfg_mage_s0_age1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_mage_s0_age1[0].q),

      // to register interface (read)
      .qs(cfg_mage_s0_age1_qs)
  );



  // Subregister 0 of Multireg cfg_mage_s1_age0
  // R[cfg_mage_s1_age0]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_mage_s1_age0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_mage_s1_age0_we),
      .wd(cfg_mage_s1_age0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_mage_s1_age0[0].q),

      // to register interface (read)
      .qs(cfg_mage_s1_age0_qs)
  );



  // Subregister 0 of Multireg cfg_mage_s1_age1
  // R[cfg_mage_s1_age1]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_mage_s1_age1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_mage_s1_age1_we),
      .wd(cfg_mage_s1_age1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_mage_s1_age1[0].q),

      // to register interface (read)
      .qs(cfg_mage_s1_age1_qs)
  );



  // Subregister 0 of Multireg cfg_mage_s2_age0
  // R[cfg_mage_s2_age0]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_mage_s2_age0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_mage_s2_age0_we),
      .wd(cfg_mage_s2_age0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_mage_s2_age0[0].q),

      // to register interface (read)
      .qs(cfg_mage_s2_age0_qs)
  );



  // Subregister 0 of Multireg cfg_mage_s2_age1
  // R[cfg_mage_s2_age1]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_mage_s2_age1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_mage_s2_age1_we),
      .wd(cfg_mage_s2_age1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_mage_s2_age1[0].q),

      // to register interface (read)
      .qs(cfg_mage_s2_age1_qs)
  );



  // Subregister 0 of Multireg cfg_mage_s3_age0
  // R[cfg_mage_s3_age0]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_mage_s3_age0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_mage_s3_age0_we),
      .wd(cfg_mage_s3_age0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_mage_s3_age0[0].q),

      // to register interface (read)
      .qs(cfg_mage_s3_age0_qs)
  );



  // Subregister 0 of Multireg cfg_mage_s3_age1
  // R[cfg_mage_s3_age1]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cfg_mage_s3_age1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cfg_mage_s3_age1_we),
      .wd(cfg_mage_s3_age1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cfg_mage_s3_age1[0].q),

      // to register interface (read)
      .qs(cfg_mage_s3_age1_qs)
  );



  // Subregister 0 of Multireg pea_constants
  // R[pea_constants_0]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_constants_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_constants_0_we),
      .wd(pea_constants_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_constants[0].q),

      // to register interface (read)
      .qs(pea_constants_0_qs)
  );

  // Subregister 1 of Multireg pea_constants
  // R[pea_constants_1]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_constants_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_constants_1_we),
      .wd(pea_constants_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_constants[1].q),

      // to register interface (read)
      .qs(pea_constants_1_qs)
  );

  // Subregister 2 of Multireg pea_constants
  // R[pea_constants_2]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_constants_2 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_constants_2_we),
      .wd(pea_constants_2_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_constants[2].q),

      // to register interface (read)
      .qs(pea_constants_2_qs)
  );

  // Subregister 3 of Multireg pea_constants
  // R[pea_constants_3]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_constants_3 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_constants_3_we),
      .wd(pea_constants_3_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_constants[3].q),

      // to register interface (read)
      .qs(pea_constants_3_qs)
  );

  // Subregister 4 of Multireg pea_constants
  // R[pea_constants_4]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_constants_4 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_constants_4_we),
      .wd(pea_constants_4_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_constants[4].q),

      // to register interface (read)
      .qs(pea_constants_4_qs)
  );

  // Subregister 5 of Multireg pea_constants
  // R[pea_constants_5]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_constants_5 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_constants_5_we),
      .wd(pea_constants_5_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_constants[5].q),

      // to register interface (read)
      .qs(pea_constants_5_qs)
  );

  // Subregister 6 of Multireg pea_constants
  // R[pea_constants_6]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_constants_6 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_constants_6_we),
      .wd(pea_constants_6_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_constants[6].q),

      // to register interface (read)
      .qs(pea_constants_6_qs)
  );

  // Subregister 7 of Multireg pea_constants
  // R[pea_constants_7]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_constants_7 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_constants_7_we),
      .wd(pea_constants_7_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_constants[7].q),

      // to register interface (read)
      .qs(pea_constants_7_qs)
  );

  // Subregister 8 of Multireg pea_constants
  // R[pea_constants_8]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_constants_8 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_constants_8_we),
      .wd(pea_constants_8_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_constants[8].q),

      // to register interface (read)
      .qs(pea_constants_8_qs)
  );

  // Subregister 9 of Multireg pea_constants
  // R[pea_constants_9]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_constants_9 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_constants_9_we),
      .wd(pea_constants_9_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_constants[9].q),

      // to register interface (read)
      .qs(pea_constants_9_qs)
  );

  // Subregister 10 of Multireg pea_constants
  // R[pea_constants_10]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_constants_10 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_constants_10_we),
      .wd(pea_constants_10_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_constants[10].q),

      // to register interface (read)
      .qs(pea_constants_10_qs)
  );

  // Subregister 11 of Multireg pea_constants
  // R[pea_constants_11]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_constants_11 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_constants_11_we),
      .wd(pea_constants_11_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_constants[11].q),

      // to register interface (read)
      .qs(pea_constants_11_qs)
  );

  // Subregister 12 of Multireg pea_constants
  // R[pea_constants_12]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_constants_12 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_constants_12_we),
      .wd(pea_constants_12_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_constants[12].q),

      // to register interface (read)
      .qs(pea_constants_12_qs)
  );

  // Subregister 13 of Multireg pea_constants
  // R[pea_constants_13]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_constants_13 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_constants_13_we),
      .wd(pea_constants_13_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_constants[13].q),

      // to register interface (read)
      .qs(pea_constants_13_qs)
  );

  // Subregister 14 of Multireg pea_constants
  // R[pea_constants_14]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_constants_14 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_constants_14_we),
      .wd(pea_constants_14_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_constants[14].q),

      // to register interface (read)
      .qs(pea_constants_14_qs)
  );

  // Subregister 15 of Multireg pea_constants
  // R[pea_constants_15]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_constants_15 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_constants_15_we),
      .wd(pea_constants_15_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_constants[15].q),

      // to register interface (read)
      .qs(pea_constants_15_qs)
  );



  // Subregister 0 of Multireg pea_rf
  // R[pea_rf_0]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_rf_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_rf_0_we),
      .wd(pea_rf_0_wd),

      // from internal hardware
      .de(hw2reg.pea_rf[0].de),
      .d (hw2reg.pea_rf[0].d),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_rf[0].q),

      // to register interface (read)
      .qs(pea_rf_0_qs)
  );

  // Subregister 1 of Multireg pea_rf
  // R[pea_rf_1]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_rf_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_rf_1_we),
      .wd(pea_rf_1_wd),

      // from internal hardware
      .de(hw2reg.pea_rf[1].de),
      .d (hw2reg.pea_rf[1].d),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_rf[1].q),

      // to register interface (read)
      .qs(pea_rf_1_qs)
  );

  // Subregister 2 of Multireg pea_rf
  // R[pea_rf_2]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_rf_2 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_rf_2_we),
      .wd(pea_rf_2_wd),

      // from internal hardware
      .de(hw2reg.pea_rf[2].de),
      .d (hw2reg.pea_rf[2].d),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_rf[2].q),

      // to register interface (read)
      .qs(pea_rf_2_qs)
  );

  // Subregister 3 of Multireg pea_rf
  // R[pea_rf_3]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_rf_3 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_rf_3_we),
      .wd(pea_rf_3_wd),

      // from internal hardware
      .de(hw2reg.pea_rf[3].de),
      .d (hw2reg.pea_rf[3].d),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_rf[3].q),

      // to register interface (read)
      .qs(pea_rf_3_qs)
  );

  // Subregister 4 of Multireg pea_rf
  // R[pea_rf_4]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_rf_4 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_rf_4_we),
      .wd(pea_rf_4_wd),

      // from internal hardware
      .de(hw2reg.pea_rf[4].de),
      .d (hw2reg.pea_rf[4].d),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_rf[4].q),

      // to register interface (read)
      .qs(pea_rf_4_qs)
  );

  // Subregister 5 of Multireg pea_rf
  // R[pea_rf_5]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_rf_5 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_rf_5_we),
      .wd(pea_rf_5_wd),

      // from internal hardware
      .de(hw2reg.pea_rf[5].de),
      .d (hw2reg.pea_rf[5].d),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_rf[5].q),

      // to register interface (read)
      .qs(pea_rf_5_qs)
  );

  // Subregister 6 of Multireg pea_rf
  // R[pea_rf_6]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_rf_6 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_rf_6_we),
      .wd(pea_rf_6_wd),

      // from internal hardware
      .de(hw2reg.pea_rf[6].de),
      .d (hw2reg.pea_rf[6].d),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_rf[6].q),

      // to register interface (read)
      .qs(pea_rf_6_qs)
  );

  // Subregister 7 of Multireg pea_rf
  // R[pea_rf_7]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_rf_7 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_rf_7_we),
      .wd(pea_rf_7_wd),

      // from internal hardware
      .de(hw2reg.pea_rf[7].de),
      .d (hw2reg.pea_rf[7].d),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_rf[7].q),

      // to register interface (read)
      .qs(pea_rf_7_qs)
  );

  // Subregister 8 of Multireg pea_rf
  // R[pea_rf_8]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_rf_8 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_rf_8_we),
      .wd(pea_rf_8_wd),

      // from internal hardware
      .de(hw2reg.pea_rf[8].de),
      .d (hw2reg.pea_rf[8].d),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_rf[8].q),

      // to register interface (read)
      .qs(pea_rf_8_qs)
  );

  // Subregister 9 of Multireg pea_rf
  // R[pea_rf_9]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_rf_9 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_rf_9_we),
      .wd(pea_rf_9_wd),

      // from internal hardware
      .de(hw2reg.pea_rf[9].de),
      .d (hw2reg.pea_rf[9].d),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_rf[9].q),

      // to register interface (read)
      .qs(pea_rf_9_qs)
  );

  // Subregister 10 of Multireg pea_rf
  // R[pea_rf_10]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_rf_10 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_rf_10_we),
      .wd(pea_rf_10_wd),

      // from internal hardware
      .de(hw2reg.pea_rf[10].de),
      .d (hw2reg.pea_rf[10].d),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_rf[10].q),

      // to register interface (read)
      .qs(pea_rf_10_qs)
  );

  // Subregister 11 of Multireg pea_rf
  // R[pea_rf_11]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_rf_11 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_rf_11_we),
      .wd(pea_rf_11_wd),

      // from internal hardware
      .de(hw2reg.pea_rf[11].de),
      .d (hw2reg.pea_rf[11].d),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_rf[11].q),

      // to register interface (read)
      .qs(pea_rf_11_qs)
  );

  // Subregister 12 of Multireg pea_rf
  // R[pea_rf_12]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_rf_12 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_rf_12_we),
      .wd(pea_rf_12_wd),

      // from internal hardware
      .de(hw2reg.pea_rf[12].de),
      .d (hw2reg.pea_rf[12].d),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_rf[12].q),

      // to register interface (read)
      .qs(pea_rf_12_qs)
  );

  // Subregister 13 of Multireg pea_rf
  // R[pea_rf_13]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_rf_13 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_rf_13_we),
      .wd(pea_rf_13_wd),

      // from internal hardware
      .de(hw2reg.pea_rf[13].de),
      .d (hw2reg.pea_rf[13].d),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_rf[13].q),

      // to register interface (read)
      .qs(pea_rf_13_qs)
  );

  // Subregister 14 of Multireg pea_rf
  // R[pea_rf_14]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_rf_14 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_rf_14_we),
      .wd(pea_rf_14_wd),

      // from internal hardware
      .de(hw2reg.pea_rf[14].de),
      .d (hw2reg.pea_rf[14].d),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_rf[14].q),

      // to register interface (read)
      .qs(pea_rf_14_qs)
  );

  // Subregister 15 of Multireg pea_rf
  // R[pea_rf_15]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_pea_rf_15 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(pea_rf_15_we),
      .wd(pea_rf_15_wd),

      // from internal hardware
      .de(hw2reg.pea_rf[15].de),
      .d (hw2reg.pea_rf[15].d),

      // to internal hardware
      .qe(),
      .q (reg2hw.pea_rf[15].q),

      // to register interface (read)
      .qs(pea_rf_15_qs)
  );



  // Subregister 0 of Multireg age_iv_constraints
  // R[age_iv_constraints_0]: V(False)

  // F[c0_0]: 7:0
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_age_iv_constraints_0_c0_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(age_iv_constraints_0_c0_0_we),
      .wd(age_iv_constraints_0_c0_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.age_iv_constraints[0].c0.q),

      // to register interface (read)
      .qs(age_iv_constraints_0_c0_0_qs)
  );


  // F[c1_0]: 15:8
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_age_iv_constraints_0_c1_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(age_iv_constraints_0_c1_0_we),
      .wd(age_iv_constraints_0_c1_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.age_iv_constraints[0].c1.q),

      // to register interface (read)
      .qs(age_iv_constraints_0_c1_0_qs)
  );


  // F[c2_0]: 23:16
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_age_iv_constraints_0_c2_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(age_iv_constraints_0_c2_0_we),
      .wd(age_iv_constraints_0_c2_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.age_iv_constraints[0].c2.q),

      // to register interface (read)
      .qs(age_iv_constraints_0_c2_0_qs)
  );


  // F[c3_0]: 31:24
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_age_iv_constraints_0_c3_0 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(age_iv_constraints_0_c3_0_we),
      .wd(age_iv_constraints_0_c3_0_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.age_iv_constraints[0].c3.q),

      // to register interface (read)
      .qs(age_iv_constraints_0_c3_0_qs)
  );


  // Subregister 1 of Multireg age_iv_constraints
  // R[age_iv_constraints_1]: V(False)

  // F[c0_1]: 7:0
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_age_iv_constraints_1_c0_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(age_iv_constraints_1_c0_1_we),
      .wd(age_iv_constraints_1_c0_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.age_iv_constraints[1].c0.q),

      // to register interface (read)
      .qs(age_iv_constraints_1_c0_1_qs)
  );


  // F[c1_1]: 15:8
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_age_iv_constraints_1_c1_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(age_iv_constraints_1_c1_1_we),
      .wd(age_iv_constraints_1_c1_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.age_iv_constraints[1].c1.q),

      // to register interface (read)
      .qs(age_iv_constraints_1_c1_1_qs)
  );


  // F[c2_1]: 23:16
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_age_iv_constraints_1_c2_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(age_iv_constraints_1_c2_1_we),
      .wd(age_iv_constraints_1_c2_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.age_iv_constraints[1].c2.q),

      // to register interface (read)
      .qs(age_iv_constraints_1_c2_1_qs)
  );


  // F[c3_1]: 31:24
  prim_subreg #(
      .DW      (8),
      .SWACCESS("RW"),
      .RESVAL  (8'h0)
  ) u_age_iv_constraints_1_c3_1 (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(age_iv_constraints_1_c3_1_we),
      .wd(age_iv_constraints_1_c3_1_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.age_iv_constraints[1].c3.q),

      // to register interface (read)
      .qs(age_iv_constraints_1_c3_1_qs)
  );





  logic [94:0] addr_hit;
  always_comb begin
    addr_hit = '0;
    addr_hit[0] = (reg_addr == MAGE_STATUS_OFFSET);
    addr_hit[1] = (reg_addr == MAGE_GEN_CFG_OFFSET);
    addr_hit[2] = (reg_addr == MAGE_ILB_HWL_OFFSET);
    addr_hit[3] = (reg_addr == MAGE_FLB_HWL_OFFSET);
    addr_hit[4] = (reg_addr == MAGE_INC_HWL_OFFSET);
    addr_hit[5] = (reg_addr == MAGE_STRIDES_0_OFFSET);
    addr_hit[6] = (reg_addr == MAGE_STRIDES_1_OFFSET);
    addr_hit[7] = (reg_addr == MAGE_STRIDES_2_OFFSET);
    addr_hit[8] = (reg_addr == MAGE_STRIDES_3_OFFSET);
    addr_hit[9] = (reg_addr == MAGE_STRIDES_4_OFFSET);
    addr_hit[10] = (reg_addr == MAGE_STRIDES_5_OFFSET);
    addr_hit[11] = (reg_addr == MAGE_STRIDES_6_OFFSET);
    addr_hit[12] = (reg_addr == MAGE_STRIDES_7_OFFSET);
    addr_hit[13] = (reg_addr == MAGE_CFG_PE_00_OFFSET);
    addr_hit[14] = (reg_addr == MAGE_CFG_PE_01_OFFSET);
    addr_hit[15] = (reg_addr == MAGE_CFG_PE_02_OFFSET);
    addr_hit[16] = (reg_addr == MAGE_CFG_PE_03_OFFSET);
    addr_hit[17] = (reg_addr == MAGE_CFG_PE_10_OFFSET);
    addr_hit[18] = (reg_addr == MAGE_CFG_PE_11_OFFSET);
    addr_hit[19] = (reg_addr == MAGE_CFG_PE_12_OFFSET);
    addr_hit[20] = (reg_addr == MAGE_CFG_PE_13_OFFSET);
    addr_hit[21] = (reg_addr == MAGE_CFG_PE_20_OFFSET);
    addr_hit[22] = (reg_addr == MAGE_CFG_PE_21_OFFSET);
    addr_hit[23] = (reg_addr == MAGE_CFG_PE_22_OFFSET);
    addr_hit[24] = (reg_addr == MAGE_CFG_PE_23_OFFSET);
    addr_hit[25] = (reg_addr == MAGE_CFG_PE_30_OFFSET);
    addr_hit[26] = (reg_addr == MAGE_CFG_PE_31_OFFSET);
    addr_hit[27] = (reg_addr == MAGE_CFG_PE_32_OFFSET);
    addr_hit[28] = (reg_addr == MAGE_CFG_PE_33_OFFSET);
    addr_hit[29] = (reg_addr == MAGE_SEL_OUT_PEA_ROW_0_0_OFFSET);
    addr_hit[30] = (reg_addr == MAGE_SEL_OUT_PEA_ROW_0_1_OFFSET);
    addr_hit[31] = (reg_addr == MAGE_SEL_OUT_PEA_ROW_1_0_OFFSET);
    addr_hit[32] = (reg_addr == MAGE_SEL_OUT_PEA_ROW_1_1_OFFSET);
    addr_hit[33] = (reg_addr == MAGE_SEL_OUT_PEA_ROW_2_0_OFFSET);
    addr_hit[34] = (reg_addr == MAGE_SEL_OUT_PEA_ROW_2_1_OFFSET);
    addr_hit[35] = (reg_addr == MAGE_SEL_OUT_PEA_ROW_3_0_OFFSET);
    addr_hit[36] = (reg_addr == MAGE_SEL_OUT_PEA_ROW_3_1_OFFSET);
    addr_hit[37] = (reg_addr == MAGE_SEL_LOAD_STREAM_AGE_0_0_OFFSET);
    addr_hit[38] = (reg_addr == MAGE_SEL_LOAD_STREAM_AGE_0_1_OFFSET);
    addr_hit[39] = (reg_addr == MAGE_SEL_LOAD_STREAM_AGE_1_0_OFFSET);
    addr_hit[40] = (reg_addr == MAGE_SEL_LOAD_STREAM_AGE_1_1_OFFSET);
    addr_hit[41] = (reg_addr == MAGE_SEL_LOAD_STREAM_AGE_2_0_OFFSET);
    addr_hit[42] = (reg_addr == MAGE_SEL_LOAD_STREAM_AGE_2_1_OFFSET);
    addr_hit[43] = (reg_addr == MAGE_SEL_LOAD_STREAM_AGE_3_0_OFFSET);
    addr_hit[44] = (reg_addr == MAGE_SEL_LOAD_STREAM_AGE_3_1_OFFSET);
    addr_hit[45] = (reg_addr == MAGE_SEL_STORE_STREAM_AGE_0_0_OFFSET);
    addr_hit[46] = (reg_addr == MAGE_SEL_STORE_STREAM_AGE_0_1_OFFSET);
    addr_hit[47] = (reg_addr == MAGE_SEL_STORE_STREAM_AGE_1_0_OFFSET);
    addr_hit[48] = (reg_addr == MAGE_SEL_STORE_STREAM_AGE_1_1_OFFSET);
    addr_hit[49] = (reg_addr == MAGE_SEL_STORE_STREAM_AGE_2_0_OFFSET);
    addr_hit[50] = (reg_addr == MAGE_SEL_STORE_STREAM_AGE_2_1_OFFSET);
    addr_hit[51] = (reg_addr == MAGE_SEL_STORE_STREAM_AGE_3_0_OFFSET);
    addr_hit[52] = (reg_addr == MAGE_SEL_STORE_STREAM_AGE_3_1_OFFSET);
    addr_hit[53] = (reg_addr == MAGE_CFG_MAGE_S0_AGE0_OFFSET);
    addr_hit[54] = (reg_addr == MAGE_CFG_MAGE_S0_AGE1_OFFSET);
    addr_hit[55] = (reg_addr == MAGE_CFG_MAGE_S1_AGE0_OFFSET);
    addr_hit[56] = (reg_addr == MAGE_CFG_MAGE_S1_AGE1_OFFSET);
    addr_hit[57] = (reg_addr == MAGE_CFG_MAGE_S2_AGE0_OFFSET);
    addr_hit[58] = (reg_addr == MAGE_CFG_MAGE_S2_AGE1_OFFSET);
    addr_hit[59] = (reg_addr == MAGE_CFG_MAGE_S3_AGE0_OFFSET);
    addr_hit[60] = (reg_addr == MAGE_CFG_MAGE_S3_AGE1_OFFSET);
    addr_hit[61] = (reg_addr == MAGE_PEA_CONSTANTS_0_OFFSET);
    addr_hit[62] = (reg_addr == MAGE_PEA_CONSTANTS_1_OFFSET);
    addr_hit[63] = (reg_addr == MAGE_PEA_CONSTANTS_2_OFFSET);
    addr_hit[64] = (reg_addr == MAGE_PEA_CONSTANTS_3_OFFSET);
    addr_hit[65] = (reg_addr == MAGE_PEA_CONSTANTS_4_OFFSET);
    addr_hit[66] = (reg_addr == MAGE_PEA_CONSTANTS_5_OFFSET);
    addr_hit[67] = (reg_addr == MAGE_PEA_CONSTANTS_6_OFFSET);
    addr_hit[68] = (reg_addr == MAGE_PEA_CONSTANTS_7_OFFSET);
    addr_hit[69] = (reg_addr == MAGE_PEA_CONSTANTS_8_OFFSET);
    addr_hit[70] = (reg_addr == MAGE_PEA_CONSTANTS_9_OFFSET);
    addr_hit[71] = (reg_addr == MAGE_PEA_CONSTANTS_10_OFFSET);
    addr_hit[72] = (reg_addr == MAGE_PEA_CONSTANTS_11_OFFSET);
    addr_hit[73] = (reg_addr == MAGE_PEA_CONSTANTS_12_OFFSET);
    addr_hit[74] = (reg_addr == MAGE_PEA_CONSTANTS_13_OFFSET);
    addr_hit[75] = (reg_addr == MAGE_PEA_CONSTANTS_14_OFFSET);
    addr_hit[76] = (reg_addr == MAGE_PEA_CONSTANTS_15_OFFSET);
    addr_hit[77] = (reg_addr == MAGE_PEA_RF_0_OFFSET);
    addr_hit[78] = (reg_addr == MAGE_PEA_RF_1_OFFSET);
    addr_hit[79] = (reg_addr == MAGE_PEA_RF_2_OFFSET);
    addr_hit[80] = (reg_addr == MAGE_PEA_RF_3_OFFSET);
    addr_hit[81] = (reg_addr == MAGE_PEA_RF_4_OFFSET);
    addr_hit[82] = (reg_addr == MAGE_PEA_RF_5_OFFSET);
    addr_hit[83] = (reg_addr == MAGE_PEA_RF_6_OFFSET);
    addr_hit[84] = (reg_addr == MAGE_PEA_RF_7_OFFSET);
    addr_hit[85] = (reg_addr == MAGE_PEA_RF_8_OFFSET);
    addr_hit[86] = (reg_addr == MAGE_PEA_RF_9_OFFSET);
    addr_hit[87] = (reg_addr == MAGE_PEA_RF_10_OFFSET);
    addr_hit[88] = (reg_addr == MAGE_PEA_RF_11_OFFSET);
    addr_hit[89] = (reg_addr == MAGE_PEA_RF_12_OFFSET);
    addr_hit[90] = (reg_addr == MAGE_PEA_RF_13_OFFSET);
    addr_hit[91] = (reg_addr == MAGE_PEA_RF_14_OFFSET);
    addr_hit[92] = (reg_addr == MAGE_PEA_RF_15_OFFSET);
    addr_hit[93] = (reg_addr == MAGE_AGE_IV_CONSTRAINTS_0_OFFSET);
    addr_hit[94] = (reg_addr == MAGE_AGE_IV_CONSTRAINTS_1_OFFSET);
  end

  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0;

  // Check sub-word write is permitted
  always_comb begin
    wr_err = (reg_we &
              ((addr_hit[ 0] & (|(MAGE_PERMIT[ 0] & ~reg_be))) |
               (addr_hit[ 1] & (|(MAGE_PERMIT[ 1] & ~reg_be))) |
               (addr_hit[ 2] & (|(MAGE_PERMIT[ 2] & ~reg_be))) |
               (addr_hit[ 3] & (|(MAGE_PERMIT[ 3] & ~reg_be))) |
               (addr_hit[ 4] & (|(MAGE_PERMIT[ 4] & ~reg_be))) |
               (addr_hit[ 5] & (|(MAGE_PERMIT[ 5] & ~reg_be))) |
               (addr_hit[ 6] & (|(MAGE_PERMIT[ 6] & ~reg_be))) |
               (addr_hit[ 7] & (|(MAGE_PERMIT[ 7] & ~reg_be))) |
               (addr_hit[ 8] & (|(MAGE_PERMIT[ 8] & ~reg_be))) |
               (addr_hit[ 9] & (|(MAGE_PERMIT[ 9] & ~reg_be))) |
               (addr_hit[10] & (|(MAGE_PERMIT[10] & ~reg_be))) |
               (addr_hit[11] & (|(MAGE_PERMIT[11] & ~reg_be))) |
               (addr_hit[12] & (|(MAGE_PERMIT[12] & ~reg_be))) |
               (addr_hit[13] & (|(MAGE_PERMIT[13] & ~reg_be))) |
               (addr_hit[14] & (|(MAGE_PERMIT[14] & ~reg_be))) |
               (addr_hit[15] & (|(MAGE_PERMIT[15] & ~reg_be))) |
               (addr_hit[16] & (|(MAGE_PERMIT[16] & ~reg_be))) |
               (addr_hit[17] & (|(MAGE_PERMIT[17] & ~reg_be))) |
               (addr_hit[18] & (|(MAGE_PERMIT[18] & ~reg_be))) |
               (addr_hit[19] & (|(MAGE_PERMIT[19] & ~reg_be))) |
               (addr_hit[20] & (|(MAGE_PERMIT[20] & ~reg_be))) |
               (addr_hit[21] & (|(MAGE_PERMIT[21] & ~reg_be))) |
               (addr_hit[22] & (|(MAGE_PERMIT[22] & ~reg_be))) |
               (addr_hit[23] & (|(MAGE_PERMIT[23] & ~reg_be))) |
               (addr_hit[24] & (|(MAGE_PERMIT[24] & ~reg_be))) |
               (addr_hit[25] & (|(MAGE_PERMIT[25] & ~reg_be))) |
               (addr_hit[26] & (|(MAGE_PERMIT[26] & ~reg_be))) |
               (addr_hit[27] & (|(MAGE_PERMIT[27] & ~reg_be))) |
               (addr_hit[28] & (|(MAGE_PERMIT[28] & ~reg_be))) |
               (addr_hit[29] & (|(MAGE_PERMIT[29] & ~reg_be))) |
               (addr_hit[30] & (|(MAGE_PERMIT[30] & ~reg_be))) |
               (addr_hit[31] & (|(MAGE_PERMIT[31] & ~reg_be))) |
               (addr_hit[32] & (|(MAGE_PERMIT[32] & ~reg_be))) |
               (addr_hit[33] & (|(MAGE_PERMIT[33] & ~reg_be))) |
               (addr_hit[34] & (|(MAGE_PERMIT[34] & ~reg_be))) |
               (addr_hit[35] & (|(MAGE_PERMIT[35] & ~reg_be))) |
               (addr_hit[36] & (|(MAGE_PERMIT[36] & ~reg_be))) |
               (addr_hit[37] & (|(MAGE_PERMIT[37] & ~reg_be))) |
               (addr_hit[38] & (|(MAGE_PERMIT[38] & ~reg_be))) |
               (addr_hit[39] & (|(MAGE_PERMIT[39] & ~reg_be))) |
               (addr_hit[40] & (|(MAGE_PERMIT[40] & ~reg_be))) |
               (addr_hit[41] & (|(MAGE_PERMIT[41] & ~reg_be))) |
               (addr_hit[42] & (|(MAGE_PERMIT[42] & ~reg_be))) |
               (addr_hit[43] & (|(MAGE_PERMIT[43] & ~reg_be))) |
               (addr_hit[44] & (|(MAGE_PERMIT[44] & ~reg_be))) |
               (addr_hit[45] & (|(MAGE_PERMIT[45] & ~reg_be))) |
               (addr_hit[46] & (|(MAGE_PERMIT[46] & ~reg_be))) |
               (addr_hit[47] & (|(MAGE_PERMIT[47] & ~reg_be))) |
               (addr_hit[48] & (|(MAGE_PERMIT[48] & ~reg_be))) |
               (addr_hit[49] & (|(MAGE_PERMIT[49] & ~reg_be))) |
               (addr_hit[50] & (|(MAGE_PERMIT[50] & ~reg_be))) |
               (addr_hit[51] & (|(MAGE_PERMIT[51] & ~reg_be))) |
               (addr_hit[52] & (|(MAGE_PERMIT[52] & ~reg_be))) |
               (addr_hit[53] & (|(MAGE_PERMIT[53] & ~reg_be))) |
               (addr_hit[54] & (|(MAGE_PERMIT[54] & ~reg_be))) |
               (addr_hit[55] & (|(MAGE_PERMIT[55] & ~reg_be))) |
               (addr_hit[56] & (|(MAGE_PERMIT[56] & ~reg_be))) |
               (addr_hit[57] & (|(MAGE_PERMIT[57] & ~reg_be))) |
               (addr_hit[58] & (|(MAGE_PERMIT[58] & ~reg_be))) |
               (addr_hit[59] & (|(MAGE_PERMIT[59] & ~reg_be))) |
               (addr_hit[60] & (|(MAGE_PERMIT[60] & ~reg_be))) |
               (addr_hit[61] & (|(MAGE_PERMIT[61] & ~reg_be))) |
               (addr_hit[62] & (|(MAGE_PERMIT[62] & ~reg_be))) |
               (addr_hit[63] & (|(MAGE_PERMIT[63] & ~reg_be))) |
               (addr_hit[64] & (|(MAGE_PERMIT[64] & ~reg_be))) |
               (addr_hit[65] & (|(MAGE_PERMIT[65] & ~reg_be))) |
               (addr_hit[66] & (|(MAGE_PERMIT[66] & ~reg_be))) |
               (addr_hit[67] & (|(MAGE_PERMIT[67] & ~reg_be))) |
               (addr_hit[68] & (|(MAGE_PERMIT[68] & ~reg_be))) |
               (addr_hit[69] & (|(MAGE_PERMIT[69] & ~reg_be))) |
               (addr_hit[70] & (|(MAGE_PERMIT[70] & ~reg_be))) |
               (addr_hit[71] & (|(MAGE_PERMIT[71] & ~reg_be))) |
               (addr_hit[72] & (|(MAGE_PERMIT[72] & ~reg_be))) |
               (addr_hit[73] & (|(MAGE_PERMIT[73] & ~reg_be))) |
               (addr_hit[74] & (|(MAGE_PERMIT[74] & ~reg_be))) |
               (addr_hit[75] & (|(MAGE_PERMIT[75] & ~reg_be))) |
               (addr_hit[76] & (|(MAGE_PERMIT[76] & ~reg_be))) |
               (addr_hit[77] & (|(MAGE_PERMIT[77] & ~reg_be))) |
               (addr_hit[78] & (|(MAGE_PERMIT[78] & ~reg_be))) |
               (addr_hit[79] & (|(MAGE_PERMIT[79] & ~reg_be))) |
               (addr_hit[80] & (|(MAGE_PERMIT[80] & ~reg_be))) |
               (addr_hit[81] & (|(MAGE_PERMIT[81] & ~reg_be))) |
               (addr_hit[82] & (|(MAGE_PERMIT[82] & ~reg_be))) |
               (addr_hit[83] & (|(MAGE_PERMIT[83] & ~reg_be))) |
               (addr_hit[84] & (|(MAGE_PERMIT[84] & ~reg_be))) |
               (addr_hit[85] & (|(MAGE_PERMIT[85] & ~reg_be))) |
               (addr_hit[86] & (|(MAGE_PERMIT[86] & ~reg_be))) |
               (addr_hit[87] & (|(MAGE_PERMIT[87] & ~reg_be))) |
               (addr_hit[88] & (|(MAGE_PERMIT[88] & ~reg_be))) |
               (addr_hit[89] & (|(MAGE_PERMIT[89] & ~reg_be))) |
               (addr_hit[90] & (|(MAGE_PERMIT[90] & ~reg_be))) |
               (addr_hit[91] & (|(MAGE_PERMIT[91] & ~reg_be))) |
               (addr_hit[92] & (|(MAGE_PERMIT[92] & ~reg_be))) |
               (addr_hit[93] & (|(MAGE_PERMIT[93] & ~reg_be))) |
               (addr_hit[94] & (|(MAGE_PERMIT[94] & ~reg_be)))));
  end

  assign status_start_we = addr_hit[0] & reg_we & !reg_error;
  assign status_start_wd = reg_wdata[0];

  assign status_done_we = addr_hit[0] & reg_we & !reg_error;
  assign status_done_wd = reg_wdata[1];

  assign gen_cfg_ii_we = addr_hit[1] & reg_we & !reg_error;
  assign gen_cfg_ii_wd = reg_wdata[3:0];

  assign gen_cfg_s_n_t_mage_we = addr_hit[1] & reg_we & !reg_error;
  assign gen_cfg_s_n_t_mage_wd = reg_wdata[4];

  assign gen_cfg_s_n_t_mage_pea_we = addr_hit[1] & reg_we & !reg_error;
  assign gen_cfg_s_n_t_mage_pea_wd = reg_wdata[5];

  assign gen_cfg_s_n_t_mage_pea_out_regs_we = addr_hit[1] & reg_we & !reg_error;
  assign gen_cfg_s_n_t_mage_pea_out_regs_wd = reg_wdata[6];

  assign gen_cfg_s_n_t_mage_xbar_we = addr_hit[1] & reg_we & !reg_error;
  assign gen_cfg_s_n_t_mage_xbar_wd = reg_wdata[7];

  assign gen_cfg_acc_vec_mode_we = addr_hit[1] & reg_we & !reg_error;
  assign gen_cfg_acc_vec_mode_wd = reg_wdata[11:8];

  assign gen_cfg_blocksize_we = addr_hit[1] & reg_we & !reg_error;
  assign gen_cfg_blocksize_wd = reg_wdata[15:12];

  assign ilb_hwl_ilb_0_we = addr_hit[2] & reg_we & !reg_error;
  assign ilb_hwl_ilb_0_wd = reg_wdata[7:0];

  assign ilb_hwl_ilb_1_we = addr_hit[2] & reg_we & !reg_error;
  assign ilb_hwl_ilb_1_wd = reg_wdata[15:8];

  assign ilb_hwl_ilb_2_we = addr_hit[2] & reg_we & !reg_error;
  assign ilb_hwl_ilb_2_wd = reg_wdata[23:16];

  assign ilb_hwl_ilb_3_we = addr_hit[2] & reg_we & !reg_error;
  assign ilb_hwl_ilb_3_wd = reg_wdata[31:24];

  assign flb_hwl_flb_0_we = addr_hit[3] & reg_we & !reg_error;
  assign flb_hwl_flb_0_wd = reg_wdata[7:0];

  assign flb_hwl_flb_1_we = addr_hit[3] & reg_we & !reg_error;
  assign flb_hwl_flb_1_wd = reg_wdata[15:8];

  assign flb_hwl_flb_2_we = addr_hit[3] & reg_we & !reg_error;
  assign flb_hwl_flb_2_wd = reg_wdata[23:16];

  assign flb_hwl_flb_3_we = addr_hit[3] & reg_we & !reg_error;
  assign flb_hwl_flb_3_wd = reg_wdata[31:24];

  assign inc_hwl_inc_0_we = addr_hit[4] & reg_we & !reg_error;
  assign inc_hwl_inc_0_wd = reg_wdata[7:0];

  assign inc_hwl_inc_1_we = addr_hit[4] & reg_we & !reg_error;
  assign inc_hwl_inc_1_wd = reg_wdata[15:8];

  assign inc_hwl_inc_2_we = addr_hit[4] & reg_we & !reg_error;
  assign inc_hwl_inc_2_wd = reg_wdata[23:16];

  assign inc_hwl_inc_3_we = addr_hit[4] & reg_we & !reg_error;
  assign inc_hwl_inc_3_wd = reg_wdata[31:24];

  assign strides_0_s0_0_we = addr_hit[5] & reg_we & !reg_error;
  assign strides_0_s0_0_wd = reg_wdata[7:0];

  assign strides_0_s1_0_we = addr_hit[5] & reg_we & !reg_error;
  assign strides_0_s1_0_wd = reg_wdata[15:8];

  assign strides_0_s2_0_we = addr_hit[5] & reg_we & !reg_error;
  assign strides_0_s2_0_wd = reg_wdata[23:16];

  assign strides_0_s3_0_we = addr_hit[5] & reg_we & !reg_error;
  assign strides_0_s3_0_wd = reg_wdata[31:24];

  assign strides_1_s0_1_we = addr_hit[6] & reg_we & !reg_error;
  assign strides_1_s0_1_wd = reg_wdata[7:0];

  assign strides_1_s1_1_we = addr_hit[6] & reg_we & !reg_error;
  assign strides_1_s1_1_wd = reg_wdata[15:8];

  assign strides_1_s2_1_we = addr_hit[6] & reg_we & !reg_error;
  assign strides_1_s2_1_wd = reg_wdata[23:16];

  assign strides_1_s3_1_we = addr_hit[6] & reg_we & !reg_error;
  assign strides_1_s3_1_wd = reg_wdata[31:24];

  assign strides_2_s0_2_we = addr_hit[7] & reg_we & !reg_error;
  assign strides_2_s0_2_wd = reg_wdata[7:0];

  assign strides_2_s1_2_we = addr_hit[7] & reg_we & !reg_error;
  assign strides_2_s1_2_wd = reg_wdata[15:8];

  assign strides_2_s2_2_we = addr_hit[7] & reg_we & !reg_error;
  assign strides_2_s2_2_wd = reg_wdata[23:16];

  assign strides_2_s3_2_we = addr_hit[7] & reg_we & !reg_error;
  assign strides_2_s3_2_wd = reg_wdata[31:24];

  assign strides_3_s0_3_we = addr_hit[8] & reg_we & !reg_error;
  assign strides_3_s0_3_wd = reg_wdata[7:0];

  assign strides_3_s1_3_we = addr_hit[8] & reg_we & !reg_error;
  assign strides_3_s1_3_wd = reg_wdata[15:8];

  assign strides_3_s2_3_we = addr_hit[8] & reg_we & !reg_error;
  assign strides_3_s2_3_wd = reg_wdata[23:16];

  assign strides_3_s3_3_we = addr_hit[8] & reg_we & !reg_error;
  assign strides_3_s3_3_wd = reg_wdata[31:24];

  assign strides_4_s0_4_we = addr_hit[9] & reg_we & !reg_error;
  assign strides_4_s0_4_wd = reg_wdata[7:0];

  assign strides_4_s1_4_we = addr_hit[9] & reg_we & !reg_error;
  assign strides_4_s1_4_wd = reg_wdata[15:8];

  assign strides_4_s2_4_we = addr_hit[9] & reg_we & !reg_error;
  assign strides_4_s2_4_wd = reg_wdata[23:16];

  assign strides_4_s3_4_we = addr_hit[9] & reg_we & !reg_error;
  assign strides_4_s3_4_wd = reg_wdata[31:24];

  assign strides_5_s0_5_we = addr_hit[10] & reg_we & !reg_error;
  assign strides_5_s0_5_wd = reg_wdata[7:0];

  assign strides_5_s1_5_we = addr_hit[10] & reg_we & !reg_error;
  assign strides_5_s1_5_wd = reg_wdata[15:8];

  assign strides_5_s2_5_we = addr_hit[10] & reg_we & !reg_error;
  assign strides_5_s2_5_wd = reg_wdata[23:16];

  assign strides_5_s3_5_we = addr_hit[10] & reg_we & !reg_error;
  assign strides_5_s3_5_wd = reg_wdata[31:24];

  assign strides_6_s0_6_we = addr_hit[11] & reg_we & !reg_error;
  assign strides_6_s0_6_wd = reg_wdata[7:0];

  assign strides_6_s1_6_we = addr_hit[11] & reg_we & !reg_error;
  assign strides_6_s1_6_wd = reg_wdata[15:8];

  assign strides_6_s2_6_we = addr_hit[11] & reg_we & !reg_error;
  assign strides_6_s2_6_wd = reg_wdata[23:16];

  assign strides_6_s3_6_we = addr_hit[11] & reg_we & !reg_error;
  assign strides_6_s3_6_wd = reg_wdata[31:24];

  assign strides_7_s0_7_we = addr_hit[12] & reg_we & !reg_error;
  assign strides_7_s0_7_wd = reg_wdata[7:0];

  assign strides_7_s1_7_we = addr_hit[12] & reg_we & !reg_error;
  assign strides_7_s1_7_wd = reg_wdata[15:8];

  assign strides_7_s2_7_we = addr_hit[12] & reg_we & !reg_error;
  assign strides_7_s2_7_wd = reg_wdata[23:16];

  assign strides_7_s3_7_we = addr_hit[12] & reg_we & !reg_error;
  assign strides_7_s3_7_wd = reg_wdata[31:24];

  assign cfg_pe_00_we = addr_hit[13] & reg_we & !reg_error;
  assign cfg_pe_00_wd = reg_wdata[31:0];

  assign cfg_pe_01_we = addr_hit[14] & reg_we & !reg_error;
  assign cfg_pe_01_wd = reg_wdata[31:0];

  assign cfg_pe_02_we = addr_hit[15] & reg_we & !reg_error;
  assign cfg_pe_02_wd = reg_wdata[31:0];

  assign cfg_pe_03_we = addr_hit[16] & reg_we & !reg_error;
  assign cfg_pe_03_wd = reg_wdata[31:0];

  assign cfg_pe_10_we = addr_hit[17] & reg_we & !reg_error;
  assign cfg_pe_10_wd = reg_wdata[31:0];

  assign cfg_pe_11_we = addr_hit[18] & reg_we & !reg_error;
  assign cfg_pe_11_wd = reg_wdata[31:0];

  assign cfg_pe_12_we = addr_hit[19] & reg_we & !reg_error;
  assign cfg_pe_12_wd = reg_wdata[31:0];

  assign cfg_pe_13_we = addr_hit[20] & reg_we & !reg_error;
  assign cfg_pe_13_wd = reg_wdata[31:0];

  assign cfg_pe_20_we = addr_hit[21] & reg_we & !reg_error;
  assign cfg_pe_20_wd = reg_wdata[31:0];

  assign cfg_pe_21_we = addr_hit[22] & reg_we & !reg_error;
  assign cfg_pe_21_wd = reg_wdata[31:0];

  assign cfg_pe_22_we = addr_hit[23] & reg_we & !reg_error;
  assign cfg_pe_22_wd = reg_wdata[31:0];

  assign cfg_pe_23_we = addr_hit[24] & reg_we & !reg_error;
  assign cfg_pe_23_wd = reg_wdata[31:0];

  assign cfg_pe_30_we = addr_hit[25] & reg_we & !reg_error;
  assign cfg_pe_30_wd = reg_wdata[31:0];

  assign cfg_pe_31_we = addr_hit[26] & reg_we & !reg_error;
  assign cfg_pe_31_wd = reg_wdata[31:0];

  assign cfg_pe_32_we = addr_hit[27] & reg_we & !reg_error;
  assign cfg_pe_32_wd = reg_wdata[31:0];

  assign cfg_pe_33_we = addr_hit[28] & reg_we & !reg_error;
  assign cfg_pe_33_wd = reg_wdata[31:0];

  assign sel_out_pea_row_0_0_we = addr_hit[29] & reg_we & !reg_error;
  assign sel_out_pea_row_0_0_wd = reg_wdata[1:0];

  assign sel_out_pea_row_0_1_we = addr_hit[30] & reg_we & !reg_error;
  assign sel_out_pea_row_0_1_wd = reg_wdata[1:0];

  assign sel_out_pea_row_1_0_we = addr_hit[31] & reg_we & !reg_error;
  assign sel_out_pea_row_1_0_wd = reg_wdata[1:0];

  assign sel_out_pea_row_1_1_we = addr_hit[32] & reg_we & !reg_error;
  assign sel_out_pea_row_1_1_wd = reg_wdata[1:0];

  assign sel_out_pea_row_2_0_we = addr_hit[33] & reg_we & !reg_error;
  assign sel_out_pea_row_2_0_wd = reg_wdata[1:0];

  assign sel_out_pea_row_2_1_we = addr_hit[34] & reg_we & !reg_error;
  assign sel_out_pea_row_2_1_wd = reg_wdata[1:0];

  assign sel_out_pea_row_3_0_we = addr_hit[35] & reg_we & !reg_error;
  assign sel_out_pea_row_3_0_wd = reg_wdata[1:0];

  assign sel_out_pea_row_3_1_we = addr_hit[36] & reg_we & !reg_error;
  assign sel_out_pea_row_3_1_wd = reg_wdata[1:0];

  assign sel_load_stream_age_0_0_we = addr_hit[37] & reg_we & !reg_error;
  assign sel_load_stream_age_0_0_wd = reg_wdata[0];

  assign sel_load_stream_age_0_1_we = addr_hit[38] & reg_we & !reg_error;
  assign sel_load_stream_age_0_1_wd = reg_wdata[0];

  assign sel_load_stream_age_1_0_we = addr_hit[39] & reg_we & !reg_error;
  assign sel_load_stream_age_1_0_wd = reg_wdata[0];

  assign sel_load_stream_age_1_1_we = addr_hit[40] & reg_we & !reg_error;
  assign sel_load_stream_age_1_1_wd = reg_wdata[0];

  assign sel_load_stream_age_2_0_we = addr_hit[41] & reg_we & !reg_error;
  assign sel_load_stream_age_2_0_wd = reg_wdata[0];

  assign sel_load_stream_age_2_1_we = addr_hit[42] & reg_we & !reg_error;
  assign sel_load_stream_age_2_1_wd = reg_wdata[0];

  assign sel_load_stream_age_3_0_we = addr_hit[43] & reg_we & !reg_error;
  assign sel_load_stream_age_3_0_wd = reg_wdata[0];

  assign sel_load_stream_age_3_1_we = addr_hit[44] & reg_we & !reg_error;
  assign sel_load_stream_age_3_1_wd = reg_wdata[0];

  assign sel_store_stream_age_0_0_we = addr_hit[45] & reg_we & !reg_error;
  assign sel_store_stream_age_0_0_wd = reg_wdata[0];

  assign sel_store_stream_age_0_1_we = addr_hit[46] & reg_we & !reg_error;
  assign sel_store_stream_age_0_1_wd = reg_wdata[0];

  assign sel_store_stream_age_1_0_we = addr_hit[47] & reg_we & !reg_error;
  assign sel_store_stream_age_1_0_wd = reg_wdata[0];

  assign sel_store_stream_age_1_1_we = addr_hit[48] & reg_we & !reg_error;
  assign sel_store_stream_age_1_1_wd = reg_wdata[0];

  assign sel_store_stream_age_2_0_we = addr_hit[49] & reg_we & !reg_error;
  assign sel_store_stream_age_2_0_wd = reg_wdata[0];

  assign sel_store_stream_age_2_1_we = addr_hit[50] & reg_we & !reg_error;
  assign sel_store_stream_age_2_1_wd = reg_wdata[0];

  assign sel_store_stream_age_3_0_we = addr_hit[51] & reg_we & !reg_error;
  assign sel_store_stream_age_3_0_wd = reg_wdata[0];

  assign sel_store_stream_age_3_1_we = addr_hit[52] & reg_we & !reg_error;
  assign sel_store_stream_age_3_1_wd = reg_wdata[0];

  assign cfg_mage_s0_age0_we = addr_hit[53] & reg_we & !reg_error;
  assign cfg_mage_s0_age0_wd = reg_wdata[31:0];

  assign cfg_mage_s0_age1_we = addr_hit[54] & reg_we & !reg_error;
  assign cfg_mage_s0_age1_wd = reg_wdata[31:0];

  assign cfg_mage_s1_age0_we = addr_hit[55] & reg_we & !reg_error;
  assign cfg_mage_s1_age0_wd = reg_wdata[31:0];

  assign cfg_mage_s1_age1_we = addr_hit[56] & reg_we & !reg_error;
  assign cfg_mage_s1_age1_wd = reg_wdata[31:0];

  assign cfg_mage_s2_age0_we = addr_hit[57] & reg_we & !reg_error;
  assign cfg_mage_s2_age0_wd = reg_wdata[31:0];

  assign cfg_mage_s2_age1_we = addr_hit[58] & reg_we & !reg_error;
  assign cfg_mage_s2_age1_wd = reg_wdata[31:0];

  assign cfg_mage_s3_age0_we = addr_hit[59] & reg_we & !reg_error;
  assign cfg_mage_s3_age0_wd = reg_wdata[31:0];

  assign cfg_mage_s3_age1_we = addr_hit[60] & reg_we & !reg_error;
  assign cfg_mage_s3_age1_wd = reg_wdata[31:0];

  assign pea_constants_0_we = addr_hit[61] & reg_we & !reg_error;
  assign pea_constants_0_wd = reg_wdata[31:0];

  assign pea_constants_1_we = addr_hit[62] & reg_we & !reg_error;
  assign pea_constants_1_wd = reg_wdata[31:0];

  assign pea_constants_2_we = addr_hit[63] & reg_we & !reg_error;
  assign pea_constants_2_wd = reg_wdata[31:0];

  assign pea_constants_3_we = addr_hit[64] & reg_we & !reg_error;
  assign pea_constants_3_wd = reg_wdata[31:0];

  assign pea_constants_4_we = addr_hit[65] & reg_we & !reg_error;
  assign pea_constants_4_wd = reg_wdata[31:0];

  assign pea_constants_5_we = addr_hit[66] & reg_we & !reg_error;
  assign pea_constants_5_wd = reg_wdata[31:0];

  assign pea_constants_6_we = addr_hit[67] & reg_we & !reg_error;
  assign pea_constants_6_wd = reg_wdata[31:0];

  assign pea_constants_7_we = addr_hit[68] & reg_we & !reg_error;
  assign pea_constants_7_wd = reg_wdata[31:0];

  assign pea_constants_8_we = addr_hit[69] & reg_we & !reg_error;
  assign pea_constants_8_wd = reg_wdata[31:0];

  assign pea_constants_9_we = addr_hit[70] & reg_we & !reg_error;
  assign pea_constants_9_wd = reg_wdata[31:0];

  assign pea_constants_10_we = addr_hit[71] & reg_we & !reg_error;
  assign pea_constants_10_wd = reg_wdata[31:0];

  assign pea_constants_11_we = addr_hit[72] & reg_we & !reg_error;
  assign pea_constants_11_wd = reg_wdata[31:0];

  assign pea_constants_12_we = addr_hit[73] & reg_we & !reg_error;
  assign pea_constants_12_wd = reg_wdata[31:0];

  assign pea_constants_13_we = addr_hit[74] & reg_we & !reg_error;
  assign pea_constants_13_wd = reg_wdata[31:0];

  assign pea_constants_14_we = addr_hit[75] & reg_we & !reg_error;
  assign pea_constants_14_wd = reg_wdata[31:0];

  assign pea_constants_15_we = addr_hit[76] & reg_we & !reg_error;
  assign pea_constants_15_wd = reg_wdata[31:0];

  assign pea_rf_0_we = addr_hit[77] & reg_we & !reg_error;
  assign pea_rf_0_wd = reg_wdata[31:0];

  assign pea_rf_1_we = addr_hit[78] & reg_we & !reg_error;
  assign pea_rf_1_wd = reg_wdata[31:0];

  assign pea_rf_2_we = addr_hit[79] & reg_we & !reg_error;
  assign pea_rf_2_wd = reg_wdata[31:0];

  assign pea_rf_3_we = addr_hit[80] & reg_we & !reg_error;
  assign pea_rf_3_wd = reg_wdata[31:0];

  assign pea_rf_4_we = addr_hit[81] & reg_we & !reg_error;
  assign pea_rf_4_wd = reg_wdata[31:0];

  assign pea_rf_5_we = addr_hit[82] & reg_we & !reg_error;
  assign pea_rf_5_wd = reg_wdata[31:0];

  assign pea_rf_6_we = addr_hit[83] & reg_we & !reg_error;
  assign pea_rf_6_wd = reg_wdata[31:0];

  assign pea_rf_7_we = addr_hit[84] & reg_we & !reg_error;
  assign pea_rf_7_wd = reg_wdata[31:0];

  assign pea_rf_8_we = addr_hit[85] & reg_we & !reg_error;
  assign pea_rf_8_wd = reg_wdata[31:0];

  assign pea_rf_9_we = addr_hit[86] & reg_we & !reg_error;
  assign pea_rf_9_wd = reg_wdata[31:0];

  assign pea_rf_10_we = addr_hit[87] & reg_we & !reg_error;
  assign pea_rf_10_wd = reg_wdata[31:0];

  assign pea_rf_11_we = addr_hit[88] & reg_we & !reg_error;
  assign pea_rf_11_wd = reg_wdata[31:0];

  assign pea_rf_12_we = addr_hit[89] & reg_we & !reg_error;
  assign pea_rf_12_wd = reg_wdata[31:0];

  assign pea_rf_13_we = addr_hit[90] & reg_we & !reg_error;
  assign pea_rf_13_wd = reg_wdata[31:0];

  assign pea_rf_14_we = addr_hit[91] & reg_we & !reg_error;
  assign pea_rf_14_wd = reg_wdata[31:0];

  assign pea_rf_15_we = addr_hit[92] & reg_we & !reg_error;
  assign pea_rf_15_wd = reg_wdata[31:0];

  assign age_iv_constraints_0_c0_0_we = addr_hit[93] & reg_we & !reg_error;
  assign age_iv_constraints_0_c0_0_wd = reg_wdata[7:0];

  assign age_iv_constraints_0_c1_0_we = addr_hit[93] & reg_we & !reg_error;
  assign age_iv_constraints_0_c1_0_wd = reg_wdata[15:8];

  assign age_iv_constraints_0_c2_0_we = addr_hit[93] & reg_we & !reg_error;
  assign age_iv_constraints_0_c2_0_wd = reg_wdata[23:16];

  assign age_iv_constraints_0_c3_0_we = addr_hit[93] & reg_we & !reg_error;
  assign age_iv_constraints_0_c3_0_wd = reg_wdata[31:24];

  assign age_iv_constraints_1_c0_1_we = addr_hit[94] & reg_we & !reg_error;
  assign age_iv_constraints_1_c0_1_wd = reg_wdata[7:0];

  assign age_iv_constraints_1_c1_1_we = addr_hit[94] & reg_we & !reg_error;
  assign age_iv_constraints_1_c1_1_wd = reg_wdata[15:8];

  assign age_iv_constraints_1_c2_1_we = addr_hit[94] & reg_we & !reg_error;
  assign age_iv_constraints_1_c2_1_wd = reg_wdata[23:16];

  assign age_iv_constraints_1_c3_1_we = addr_hit[94] & reg_we & !reg_error;
  assign age_iv_constraints_1_c3_1_wd = reg_wdata[31:24];

  // Read data return
  always_comb begin
    reg_rdata_next = '0;
    unique case (1'b1)
      addr_hit[0]: begin
        reg_rdata_next[0] = status_start_qs;
        reg_rdata_next[1] = status_done_qs;
      end

      addr_hit[1]: begin
        reg_rdata_next[3:0] = gen_cfg_ii_qs;
        reg_rdata_next[4] = gen_cfg_s_n_t_mage_qs;
        reg_rdata_next[5] = gen_cfg_s_n_t_mage_pea_qs;
        reg_rdata_next[6] = gen_cfg_s_n_t_mage_pea_out_regs_qs;
        reg_rdata_next[7] = gen_cfg_s_n_t_mage_xbar_qs;
        reg_rdata_next[11:8] = gen_cfg_acc_vec_mode_qs;
        reg_rdata_next[15:12] = gen_cfg_blocksize_qs;
      end

      addr_hit[2]: begin
        reg_rdata_next[7:0]   = ilb_hwl_ilb_0_qs;
        reg_rdata_next[15:8]  = ilb_hwl_ilb_1_qs;
        reg_rdata_next[23:16] = ilb_hwl_ilb_2_qs;
        reg_rdata_next[31:24] = ilb_hwl_ilb_3_qs;
      end

      addr_hit[3]: begin
        reg_rdata_next[7:0]   = flb_hwl_flb_0_qs;
        reg_rdata_next[15:8]  = flb_hwl_flb_1_qs;
        reg_rdata_next[23:16] = flb_hwl_flb_2_qs;
        reg_rdata_next[31:24] = flb_hwl_flb_3_qs;
      end

      addr_hit[4]: begin
        reg_rdata_next[7:0]   = inc_hwl_inc_0_qs;
        reg_rdata_next[15:8]  = inc_hwl_inc_1_qs;
        reg_rdata_next[23:16] = inc_hwl_inc_2_qs;
        reg_rdata_next[31:24] = inc_hwl_inc_3_qs;
      end

      addr_hit[5]: begin
        reg_rdata_next[7:0]   = strides_0_s0_0_qs;
        reg_rdata_next[15:8]  = strides_0_s1_0_qs;
        reg_rdata_next[23:16] = strides_0_s2_0_qs;
        reg_rdata_next[31:24] = strides_0_s3_0_qs;
      end

      addr_hit[6]: begin
        reg_rdata_next[7:0]   = strides_1_s0_1_qs;
        reg_rdata_next[15:8]  = strides_1_s1_1_qs;
        reg_rdata_next[23:16] = strides_1_s2_1_qs;
        reg_rdata_next[31:24] = strides_1_s3_1_qs;
      end

      addr_hit[7]: begin
        reg_rdata_next[7:0]   = strides_2_s0_2_qs;
        reg_rdata_next[15:8]  = strides_2_s1_2_qs;
        reg_rdata_next[23:16] = strides_2_s2_2_qs;
        reg_rdata_next[31:24] = strides_2_s3_2_qs;
      end

      addr_hit[8]: begin
        reg_rdata_next[7:0]   = strides_3_s0_3_qs;
        reg_rdata_next[15:8]  = strides_3_s1_3_qs;
        reg_rdata_next[23:16] = strides_3_s2_3_qs;
        reg_rdata_next[31:24] = strides_3_s3_3_qs;
      end

      addr_hit[9]: begin
        reg_rdata_next[7:0]   = strides_4_s0_4_qs;
        reg_rdata_next[15:8]  = strides_4_s1_4_qs;
        reg_rdata_next[23:16] = strides_4_s2_4_qs;
        reg_rdata_next[31:24] = strides_4_s3_4_qs;
      end

      addr_hit[10]: begin
        reg_rdata_next[7:0]   = strides_5_s0_5_qs;
        reg_rdata_next[15:8]  = strides_5_s1_5_qs;
        reg_rdata_next[23:16] = strides_5_s2_5_qs;
        reg_rdata_next[31:24] = strides_5_s3_5_qs;
      end

      addr_hit[11]: begin
        reg_rdata_next[7:0]   = strides_6_s0_6_qs;
        reg_rdata_next[15:8]  = strides_6_s1_6_qs;
        reg_rdata_next[23:16] = strides_6_s2_6_qs;
        reg_rdata_next[31:24] = strides_6_s3_6_qs;
      end

      addr_hit[12]: begin
        reg_rdata_next[7:0]   = strides_7_s0_7_qs;
        reg_rdata_next[15:8]  = strides_7_s1_7_qs;
        reg_rdata_next[23:16] = strides_7_s2_7_qs;
        reg_rdata_next[31:24] = strides_7_s3_7_qs;
      end

      addr_hit[13]: begin
        reg_rdata_next[31:0] = cfg_pe_00_qs;
      end

      addr_hit[14]: begin
        reg_rdata_next[31:0] = cfg_pe_01_qs;
      end

      addr_hit[15]: begin
        reg_rdata_next[31:0] = cfg_pe_02_qs;
      end

      addr_hit[16]: begin
        reg_rdata_next[31:0] = cfg_pe_03_qs;
      end

      addr_hit[17]: begin
        reg_rdata_next[31:0] = cfg_pe_10_qs;
      end

      addr_hit[18]: begin
        reg_rdata_next[31:0] = cfg_pe_11_qs;
      end

      addr_hit[19]: begin
        reg_rdata_next[31:0] = cfg_pe_12_qs;
      end

      addr_hit[20]: begin
        reg_rdata_next[31:0] = cfg_pe_13_qs;
      end

      addr_hit[21]: begin
        reg_rdata_next[31:0] = cfg_pe_20_qs;
      end

      addr_hit[22]: begin
        reg_rdata_next[31:0] = cfg_pe_21_qs;
      end

      addr_hit[23]: begin
        reg_rdata_next[31:0] = cfg_pe_22_qs;
      end

      addr_hit[24]: begin
        reg_rdata_next[31:0] = cfg_pe_23_qs;
      end

      addr_hit[25]: begin
        reg_rdata_next[31:0] = cfg_pe_30_qs;
      end

      addr_hit[26]: begin
        reg_rdata_next[31:0] = cfg_pe_31_qs;
      end

      addr_hit[27]: begin
        reg_rdata_next[31:0] = cfg_pe_32_qs;
      end

      addr_hit[28]: begin
        reg_rdata_next[31:0] = cfg_pe_33_qs;
      end

      addr_hit[29]: begin
        reg_rdata_next[1:0] = sel_out_pea_row_0_0_qs;
      end

      addr_hit[30]: begin
        reg_rdata_next[1:0] = sel_out_pea_row_0_1_qs;
      end

      addr_hit[31]: begin
        reg_rdata_next[1:0] = sel_out_pea_row_1_0_qs;
      end

      addr_hit[32]: begin
        reg_rdata_next[1:0] = sel_out_pea_row_1_1_qs;
      end

      addr_hit[33]: begin
        reg_rdata_next[1:0] = sel_out_pea_row_2_0_qs;
      end

      addr_hit[34]: begin
        reg_rdata_next[1:0] = sel_out_pea_row_2_1_qs;
      end

      addr_hit[35]: begin
        reg_rdata_next[1:0] = sel_out_pea_row_3_0_qs;
      end

      addr_hit[36]: begin
        reg_rdata_next[1:0] = sel_out_pea_row_3_1_qs;
      end

      addr_hit[37]: begin
        reg_rdata_next[0] = sel_load_stream_age_0_0_qs;
      end

      addr_hit[38]: begin
        reg_rdata_next[0] = sel_load_stream_age_0_1_qs;
      end

      addr_hit[39]: begin
        reg_rdata_next[0] = sel_load_stream_age_1_0_qs;
      end

      addr_hit[40]: begin
        reg_rdata_next[0] = sel_load_stream_age_1_1_qs;
      end

      addr_hit[41]: begin
        reg_rdata_next[0] = sel_load_stream_age_2_0_qs;
      end

      addr_hit[42]: begin
        reg_rdata_next[0] = sel_load_stream_age_2_1_qs;
      end

      addr_hit[43]: begin
        reg_rdata_next[0] = sel_load_stream_age_3_0_qs;
      end

      addr_hit[44]: begin
        reg_rdata_next[0] = sel_load_stream_age_3_1_qs;
      end

      addr_hit[45]: begin
        reg_rdata_next[0] = sel_store_stream_age_0_0_qs;
      end

      addr_hit[46]: begin
        reg_rdata_next[0] = sel_store_stream_age_0_1_qs;
      end

      addr_hit[47]: begin
        reg_rdata_next[0] = sel_store_stream_age_1_0_qs;
      end

      addr_hit[48]: begin
        reg_rdata_next[0] = sel_store_stream_age_1_1_qs;
      end

      addr_hit[49]: begin
        reg_rdata_next[0] = sel_store_stream_age_2_0_qs;
      end

      addr_hit[50]: begin
        reg_rdata_next[0] = sel_store_stream_age_2_1_qs;
      end

      addr_hit[51]: begin
        reg_rdata_next[0] = sel_store_stream_age_3_0_qs;
      end

      addr_hit[52]: begin
        reg_rdata_next[0] = sel_store_stream_age_3_1_qs;
      end

      addr_hit[53]: begin
        reg_rdata_next[31:0] = cfg_mage_s0_age0_qs;
      end

      addr_hit[54]: begin
        reg_rdata_next[31:0] = cfg_mage_s0_age1_qs;
      end

      addr_hit[55]: begin
        reg_rdata_next[31:0] = cfg_mage_s1_age0_qs;
      end

      addr_hit[56]: begin
        reg_rdata_next[31:0] = cfg_mage_s1_age1_qs;
      end

      addr_hit[57]: begin
        reg_rdata_next[31:0] = cfg_mage_s2_age0_qs;
      end

      addr_hit[58]: begin
        reg_rdata_next[31:0] = cfg_mage_s2_age1_qs;
      end

      addr_hit[59]: begin
        reg_rdata_next[31:0] = cfg_mage_s3_age0_qs;
      end

      addr_hit[60]: begin
        reg_rdata_next[31:0] = cfg_mage_s3_age1_qs;
      end

      addr_hit[61]: begin
        reg_rdata_next[31:0] = pea_constants_0_qs;
      end

      addr_hit[62]: begin
        reg_rdata_next[31:0] = pea_constants_1_qs;
      end

      addr_hit[63]: begin
        reg_rdata_next[31:0] = pea_constants_2_qs;
      end

      addr_hit[64]: begin
        reg_rdata_next[31:0] = pea_constants_3_qs;
      end

      addr_hit[65]: begin
        reg_rdata_next[31:0] = pea_constants_4_qs;
      end

      addr_hit[66]: begin
        reg_rdata_next[31:0] = pea_constants_5_qs;
      end

      addr_hit[67]: begin
        reg_rdata_next[31:0] = pea_constants_6_qs;
      end

      addr_hit[68]: begin
        reg_rdata_next[31:0] = pea_constants_7_qs;
      end

      addr_hit[69]: begin
        reg_rdata_next[31:0] = pea_constants_8_qs;
      end

      addr_hit[70]: begin
        reg_rdata_next[31:0] = pea_constants_9_qs;
      end

      addr_hit[71]: begin
        reg_rdata_next[31:0] = pea_constants_10_qs;
      end

      addr_hit[72]: begin
        reg_rdata_next[31:0] = pea_constants_11_qs;
      end

      addr_hit[73]: begin
        reg_rdata_next[31:0] = pea_constants_12_qs;
      end

      addr_hit[74]: begin
        reg_rdata_next[31:0] = pea_constants_13_qs;
      end

      addr_hit[75]: begin
        reg_rdata_next[31:0] = pea_constants_14_qs;
      end

      addr_hit[76]: begin
        reg_rdata_next[31:0] = pea_constants_15_qs;
      end

      addr_hit[77]: begin
        reg_rdata_next[31:0] = pea_rf_0_qs;
      end

      addr_hit[78]: begin
        reg_rdata_next[31:0] = pea_rf_1_qs;
      end

      addr_hit[79]: begin
        reg_rdata_next[31:0] = pea_rf_2_qs;
      end

      addr_hit[80]: begin
        reg_rdata_next[31:0] = pea_rf_3_qs;
      end

      addr_hit[81]: begin
        reg_rdata_next[31:0] = pea_rf_4_qs;
      end

      addr_hit[82]: begin
        reg_rdata_next[31:0] = pea_rf_5_qs;
      end

      addr_hit[83]: begin
        reg_rdata_next[31:0] = pea_rf_6_qs;
      end

      addr_hit[84]: begin
        reg_rdata_next[31:0] = pea_rf_7_qs;
      end

      addr_hit[85]: begin
        reg_rdata_next[31:0] = pea_rf_8_qs;
      end

      addr_hit[86]: begin
        reg_rdata_next[31:0] = pea_rf_9_qs;
      end

      addr_hit[87]: begin
        reg_rdata_next[31:0] = pea_rf_10_qs;
      end

      addr_hit[88]: begin
        reg_rdata_next[31:0] = pea_rf_11_qs;
      end

      addr_hit[89]: begin
        reg_rdata_next[31:0] = pea_rf_12_qs;
      end

      addr_hit[90]: begin
        reg_rdata_next[31:0] = pea_rf_13_qs;
      end

      addr_hit[91]: begin
        reg_rdata_next[31:0] = pea_rf_14_qs;
      end

      addr_hit[92]: begin
        reg_rdata_next[31:0] = pea_rf_15_qs;
      end

      addr_hit[93]: begin
        reg_rdata_next[7:0]   = age_iv_constraints_0_c0_0_qs;
        reg_rdata_next[15:8]  = age_iv_constraints_0_c1_0_qs;
        reg_rdata_next[23:16] = age_iv_constraints_0_c2_0_qs;
        reg_rdata_next[31:24] = age_iv_constraints_0_c3_0_qs;
      end

      addr_hit[94]: begin
        reg_rdata_next[7:0]   = age_iv_constraints_1_c0_1_qs;
        reg_rdata_next[15:8]  = age_iv_constraints_1_c1_1_qs;
        reg_rdata_next[23:16] = age_iv_constraints_1_c2_1_qs;
        reg_rdata_next[31:24] = age_iv_constraints_1_c3_1_qs;
      end

      default: begin
        reg_rdata_next = '1;
      end
    endcase
  end

  // Unused signal tieoff

  // wdata / byte enable are not always fully used
  // add a blanket unused statement to handle lint waivers
  logic unused_wdata;
  logic unused_be;
  assign unused_wdata = ^reg_wdata;
  assign unused_be = ^reg_be;

  // Assertions for Register Interface
  `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit))

endmodule

module mage_reg_top_intf #(
    parameter  int AW = 9,
    localparam int DW = 32
) (
    input logic clk_i,
    input logic rst_ni,
    REG_BUS.in regbus_slave,
    // To HW
    output mage_reg_pkg::mage_reg2hw_t reg2hw,  // Write
    input mage_reg_pkg::mage_hw2reg_t hw2reg,  // Read
    // Config
    input devmode_i  // If 1, explicit error return for unmapped register access
);
  localparam int unsigned STRB_WIDTH = DW / 8;

  `include "register_interface/typedef.svh"
  `include "register_interface/assign.svh"

  // Define structs for reg_bus
  typedef logic [AW-1:0] addr_t;
  typedef logic [DW-1:0] data_t;
  typedef logic [STRB_WIDTH-1:0] strb_t;
  `REG_BUS_TYPEDEF_ALL(reg_bus, addr_t, data_t, strb_t)

  reg_bus_req_t s_reg_req;
  reg_bus_rsp_t s_reg_rsp;

  // Assign SV interface to structs
  `REG_BUS_ASSIGN_TO_REQ(s_reg_req, regbus_slave)
  `REG_BUS_ASSIGN_FROM_RSP(regbus_slave, s_reg_rsp)



  mage_reg_top #(
      .reg_req_t(reg_bus_req_t),
      .reg_rsp_t(reg_bus_rsp_t),
      .AW(AW)
  ) i_regs (
      .clk_i,
      .rst_ni,
      .reg_req_i(s_reg_req),
      .reg_rsp_o(s_reg_rsp),
      .reg2hw,  // Write
      .hw2reg,  // Read
      .devmode_i
  );

endmodule


