G_REG_BUF = "e05bfn000a[getvar G_VT_TYPE_PREFIX]1n06x5 "
G_GRID_FOR_RF_X = "3.240"
G_POWER_SWITCH_CELL = "[getvar G_TECH_TYPE]psbf10a[getvar G_VT_TYPE_PREFIX]1d13x5"
G_CONF_COMPARE_TYPE = "WRITE_HIER"
G_REF_LP_TYPE = "logical"
G_FC_RPTR_INV_PATTERN = "e05inv"
G_CONF_NAME_MAP_TYPE = "NAME_FIRST"
G_PRESERVE_ADDITIONAL_LINK_LIBRARIES = "1"
G_NON_CTS_MUX = "e05mbn02????????? e05mbni2????????? e05mdn02????????? e05mtnb2????????? e05mtni2?????????"
G_TECH_TYPE = "e05"
G_PS_HALO_HEIGHT = "0.272"
G_STD_CELL_LIBS = "/p/hdk/cad/stdcells/e05/15ww07.3_e05_d.0.p3_cnlgt/lib/ln/e05_ln_p1274d0_tttt_v065_t100_max.lib /p/hdk/cad/stdcells/e05/15ww07.3_e05_d.0.p3_cnlgt/lib/ln/e05_ln_p1274d0_tttt_v065_to_v065_t100_max.lib /p/hdk/cad/stdcells/e05/15ww07.3_e05_d.0.p3_cnlgt/lib/nn/e05_nn_p1274d0_tttt_v065_t100_max.lib /p/hdk/cad/stdcells/e05/15ww07.3_e05_d.0.p3_cnlgt/lib/nn/e05_nn_p1274d0_tttt_v065_to_v065_t100_max.lib"
G_TAR_LP_TYPE = "logical"
G_INIT = "1"
G_FLOW_TOTAL_DURATION = "242"
G_FLOW = "fev"
G_VT_TYPE_PREFIX = "l"
G_CONF_HIER_PREPEND_STR = " dofile /nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/target/stap/ICL/aceroot/results/DC/stap/fev/outputs/hier_fev_prepend.do;"
G_FLOW_START_TIME = "1468211814"
G_START_TIME = "07_11_10_02"
G_MIN_TLUPLUS_EMUL_FILE = "/p/hdk/pu_tu/prd/extractRC_util/p1274.0x1r0_dts15ww06.2/p1274_0x1r0.tttt.mfill_8dg.tluPlus"
G_VERBOSE = "0"
G_REF_VERILOG_FILE_LIST = " /nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/subIP/DFx_Secure_Plugin_PIC3_2016WW27_RTL1P0_V1/source/rtl/dfxsecure_plugin/stap_dfxsecure_plugin.sv /nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/source/rtl/stap/stap.sv /nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/source/rtl/stap/stap_fsm.sv /nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/source/rtl/stap/stap_irreg.sv /nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/source/rtl/stap/stap_irdecoder.sv /nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/source/rtl/stap/stap_drreg.sv /nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/source/rtl/stap/stap_tdomux.sv /nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/source/rtl/stap/stap_decoder.sv /nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/source/rtl/stap/stap_glue.sv /nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/source/rtl/ctech_lib/stap_ctech_map.sv /nfs/site/disks/hdk_cad_3/cad/ctech/v15ww50e/source/v/ctech_lib_clk_buf.sv /nfs/site/disks/hdk_cad_3/cad/ctech/v15ww50e/source/v/ctech_lib_dq.sv /nfs/site/disks/hdk_cad_3/cad/ctech/v15ww50e/source/v/ctech_lib_mux_2to1.sv"
G_MULTI_DIM_TO_1DIM = "1"
G_FC_RPTR_DEF_DRV = "e05bfn000al1d05x5"
G_STAGE_MEM = "0.0"
G_CLOCK_MUX_PATTERN = "*cmbn22*"
G_PS_OFFSET_ROW12_XY_NONORIG_VA = "[getvar G_PS_OFFSET_ROW12_XY]"
G_DONT_USE_LIST = "[getvar G_TECH_TYPE]fso [getvar G_CLOCK_CELL_LIST] e05tihi "
G_RLSTECH = "/p/hdk/pu_tu/prd/rlstech_10nm/15.2.1.1"
G_CONF_MIN_COMMAND_SECONDS = "30"
G_FAIL_LOGSCAN_ON = "error"
G_AON_INVERTER_PATTERN = "*psin00*"
G_TEXT_LINE_MAX_LENGTH = "1000"
G_DESIGN_NAME = "stap"
G_MAX_TLUPLUS_FILE = "/p/hdk/pu_tu/prd/extractRC_util/p1274.0x1r0_dts15ww06.2/p1274_0x1r0.tttt.tluPlus"
G_STDCELL_TILE_WIDTH = "0.054"
G_LOG_DIR = "./logs"
G_CONF_ANALYZE_ABORT = "1"
G_FLIP_FIRST_ROW = "1"
G_TAR_UPF_1801 = "1"
G_STDCELL_DIRS = "/p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10 /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE /p/hdk/cad/stdcells/d04alphaFC/15ww01.5_d04alphaFC_prj_hdk73_SD1.9.8_alphaFC /p/hdk/cad/stdcells/d04alphaFIDUCIAL/15ww04.4_d04alphaFIDUCIAL_prj_hdk73_SD1.3.3_alphaFIDUCIAL /p/hdk/cad/stdcells/d04alphaTG/15ww07.5_d04alphaTG_prj_hdk73_SD1.2.5_alphaTG /p/hdk/cad/stdcells/e05/15ww07.3_e05_d.0.p3_cnlgt /p/hdk/cad/stdcells/e3modules/15ww10.3_e3modules_prj.v1 /p/hdk/cad/stdcells/ec0/15ww07.5_ec0_e.0.p3.cnl.sdg.mig /p/hdk/cad/stdcells/ec7/15ww06.4_ec7_d.0.cnl.sdg /p/hdk/cad/stdcells/ex0b/15ww10.3_ex0b_2.2.x74 /p/hdk/cad/stdcells/ex5/15ww10.3_ex5_prj_ihdk_2.1.0.x74 /p/hdk/cad/stdcells/f05/14ww47.5_f05_b.0_dmdsoc /p/hdk/cad/stdcells/fa0/14ww38.5_fa0_b.0.plm /p/hdk/cad/stdcells/fc0/14ww22.4_fc0_m.1.p1 /p/hdk/cad/stdcells/e6rfmodules/14ww47.5_e6rfmodules_prj.v2 /p/hdk/cad/stdcells/ip10xadtshr/15ww11.1_ip10xadtshr_r.7 /p/hdk/cad/stdcells/df0/15ww11.5_df0_i.0.sdg"
G_REPORTS_DIR = "./reports"
G_REF_DESIGN_NAME = "stap"
G_POWER_FLOW_PATH = "/p/hdk/pu_tu/prd/power/15.2.0"
G_LR_UBM_POINTER = "[getvar G_STDCELL_DIR]/rumba_ubm/e05_p1274_ln_nn_0x1r0v0_tttt_v065_t100.ubm"
G_POWER_SWITCH_Y_INCREMENT = "26.112"
G_RESET_EBB_LIBS = "0"
G_POWER_SWITCH_PWR_PORTS_UNSWITCHED = "vcc_in"
G_MIN_OPCON = "typical_1.00"
G_REF_READ_OPTIONS = "-systemverilog -noelaborate -gol"
G_CONF_DP = "1"
G_AON_BUFFER_PATTERN = "*psbf00*"
G_PS_CONNECT_USE_CONFIG = "1"
G_FEV_PHASE_MAP = "0"
G_READ_LIB_BOTH = "1"
G_CONF_MAP_UNREACH = "0"
G_LATCH_PATTERN = "e05l?????????????"
G_DEFAULT_WIRE_LOAD = "10X10"
G_DEFAULT_LOAD_CELL = "[getvar G_TECH_TYPE]bfn000a[getvar G_VT_TYPE_PREFIX]1n08x5"
G_KIT_PATH = "/p/hdk/pu_tu/prd/kits_10nm/15.2.1.5"
G_LIBRARY_TYPE = "e05"
G_MIN_ROUTING_LAYER = "m1"
G_PS_DELAY_CELL = "[getvar G_TECH_TYPE]bfn001a[getvar G_VT_TYPE_PREFIX]1n33x5"
G_CONF_NO_BBOX_NAME_MATCH = "0"
G_PS_OFFSET_ROW12_XY = "0.0 [expr 4*[getvar G_STDCELL_TILE_HEIGHT]] [expr [getvar G_POWER_SWITCH_X_INCREMENT]/2.0]  [expr 4*[getvar G_STDCELL_TILE_HEIGHT] + [getvar G_POWER_SWITCH_Y_INCREMENT]/2.0]"
G_CONF_MAP = "1"
G_TAP_CELL = "e05ztpn00an1d00x5"
G_CONF_CASE_SENSE = "0"
G_BUFFER_PATTERN = "*bfn*"
G_STDCELL_DIR = "/p/hdk/cad/stdcells/e05/15ww07.3_e05_d.0.p3_cnlgt"
G_AON_CONNECT_CELL_PATTERN = "e05cps* e05fyi*"
G_FEV_SIG_GEN = "0"
G_CONF_ANALYZE_OPTION = "AUTO"
G_CONF_PHASE_MAP = "0"
G_DEFAULT_NAND_CELL = "[getvar G_TECH_TYPE]nand02a[getvar G_VT_TYPE_PREFIX]1n02x5"
G_FLOW_VARIANT = "fev"
G_CONF_MANUAL_MAP_POINTS = "0"
G_DEFAULT_BIG_DRIVING_CELL_PIN = "o"
G_FT_FLOW_PATH = "/p/hdk/cad/ft_rdt/15.6.0"
G_VT_LEAKAGE_ORDER = "ln nn"
G_FC_RPTR_PATTERNS = "e05bfn* e05inv*"
G_CONF_STOP_CHECKPOINT = " read_lib read_golden read_revised map verify report power_check audit"
G_REF_UPF_LIST = "/nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/target/stap/ICL/aceroot/results/DC/stap/collateral/rtl/stap.upf"
G_CONF_GATE_UNDRIVEN_SIGNAL_0 = "0"
G_FV_LP = "0"
G_MAX_TLUPLUS_EMUL_FILE = "/p/hdk/pu_tu/prd/extractRC_util/p1274.0x1r0_dts15ww06.2/p1274_0x1r0.tttt.mfill_8dg.tluPlus"
G_TAR_DESIGN_NAME = "stap"
G_STDCELL_TILE = "core"
G_MAX_ROUTING_LAYER = "m10"
G_FP_PUSHDOWN_DONTUSE_MERGE_FP = "1"
G_CONF_DC_RESOURCE_FILE = "/nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/target/stap/ICL/aceroot/results/DC/stap/syn/reports/stap.syn_final.resources"
G_STDCELL_CORE2H_TILE = "core2h"
G_STDCELL_BONUS_GATEARRAY_TILE = "bonuscore"
G_CONF_DYNAMIC_HIER = "1"
G_NWELL_TAP_CELL = "e05ztpnw0an2n00x5"
G_PARALLEL = "0"
G_POLARIS_CONFIG = "/p/hdk/pu_tu/prd/rdt/15.2.1.4/polaris/config/rdt.yaml"
G_CONF_CREATE_PROJECT = "0"
G_PV_FLOW_PATH = "/p/hdk/pu_tu/prd/pv/15.2.1.1"
G_CONF_VALID_MODEL = "nodff_to_dlat_zero nodff_to_dlat_feedback latch_fold seq_constant GATED_clock seq_constant_feedback balanced_modeling {seq_constant_x_to 0} LATCH_Transparent nodff_to_dlat_zero nodff_to_dlat_feedback"
G_DEFAULT_DRIVING_CELL = "[getvar G_TECH_TYPE]bfn000a[getvar G_VT_TYPE_PREFIX]1n04x5 "
G_POWER_SWITCH_PWR_PORTS_SWITCHED = "gtdout"
G_LOAD_LIBRARY_LIST = "e05"
G_LIB_SEARCH_PATH = "/p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/lib/ln /p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/lib/nn /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/lib/ln /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/lib/nn /p/hdk/cad/stdcells/d04alphaFC/15ww01.5_d04alphaFC_prj_hdk73_SD1.9.8_alphaFC/lib/ln /p/hdk/cad/stdcells/d04alphaFC/15ww01.5_d04alphaFC_prj_hdk73_SD1.9.8_alphaFC/lib/nn /p/hdk/cad/stdcells/e05/15ww07.3_e05_d.0.p3_cnlgt/lib/ln /p/hdk/cad/stdcells/e05/15ww07.3_e05_d.0.p3_cnlgt/lib/nn /p/hdk/cad/stdcells/ec0/15ww07.5_ec0_e.0.p3.cnl.sdg.mig/lib/ln /p/hdk/cad/stdcells/ec0/15ww07.5_ec0_e.0.p3.cnl.sdg.mig/lib/nn /p/hdk/cad/stdcells/f05/14ww47.5_f05_b.0_dmdsoc/lib/ln /p/hdk/cad/stdcells/f05/14ww47.5_f05_b.0_dmdsoc/lib/nn /p/hdk/cad/stdcells/fa0/14ww38.5_fa0_b.0.plm/lib/ln /p/hdk/cad/stdcells/fa0/14ww38.5_fa0_b.0.plm/lib/nn /p/hdk/cad/stdcells/fc0/14ww22.4_fc0_m.1.p1/v_b/ln /p/hdk/cad/stdcells/fc0/14ww22.4_fc0_m.1.p1/lib/ln /p/hdk/cad/stdcells/fc0/14ww22.4_fc0_m.1.p1/v_b/nn /p/hdk/cad/stdcells/fc0/14ww22.4_fc0_m.1.p1/lib/nn /p/hdk/cad/stdcells/df0/15ww11.5_df0_i.0.sdg/lib/ln /p/hdk/cad/stdcells/df0/15ww11.5_df0_i.0.sdg/lib/nn"
G_CONF_GATE_UNDEFINED_BBOX = "1"
G_CORNER_NAME_TYPE = "vcclow+MAX"
G_PROJECT_LIB_DIR = "default"
G_MIN_TLUPLUS_FILE = "/p/hdk/pu_tu/prd/extractRC_util/p1274.0x1r0_dts15ww06.2/p1274_0x1r0.tttt.tluPlus"
G_PARTIAL_HIER_FEV = "0"
G_REF_SEARCH_PATH = " /nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/target/stap/ICL/aceroot/results/DC/stap/collateral/rtl /nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/subIP/DFx_Secure_Plugin_PIC3_2016WW27_RTL1P0_V1/source/rtl/include /nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/source/rtl/include /nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/target/stap/ICL/aceroot/results/DC/stap/collateral/rtl"
G_STOP_AFTER = "audit"
G_DEFAULT_BIG_DRIVING_CELL = "[getvar G_TECH_TYPE]bfn000a[getvar G_VT_TYPE_PREFIX]1n15x5"
G_PS_INSERT_MORE_NEAR_VABOUNDARY = "1"
G_TRACK_TAG = "e05"
G_TAR_GATE_LIST = "/nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/target/stap/ICL/aceroot/results/DC/stap/syn/outputs/stap.syn_final.vg"
G_PS_HALO_WIDTH = "0.270"
G_TLUPLUS_MAP_FILE = "/p/hdk/pu_tu/prd/extractRC_util/p1274.0x1r0_dts15ww06.2/mw_star.layMap"
G_MW_TECH_FILE = "/p/hdk/pu_tu/prd/rlstech_10nm/15.2.1.1/techfile/synopsys/p1274.0_cnl_8dg.tf"
G_TIE_HIGH_CELL = "e05tihi00al1n02x5"
G_POWER_SWITCH_X_INCREMENT = "9.72"
G_DEFAULT_LOAD_CELL_PIN = "a"
G_CONF_GATE_CLOCK = "1"
G_NAND_GATE_AREA = "0.088128"
G_CONF_HIER_APPEND_STR = " dofile /nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/target/stap/ICL/aceroot/results/DC/stap/fev/outputs/hier_fev_append.do; analyze abort -compare;"
G_CTL_SEARCH_PATH = "[getvar G_STDCELL_DIR]/lib/ln
                                      [getvar G_STDCELL_DIR]/lib/nn "
G_CONF_REMODEL = " "
G_PS_INSERT_MORE_NEAR_EBB = "1"
G_HORIZONTAL_ROUTING_TRACKS = "m0 m2 m4 m6 m8 m10 tm1 c4"
G_INVERTER_PATTERN = "*inv*"
G_LOCAL_FIDUCIAL_PREPLACE_CELL = "e05qfd2x2an2dnpx5"
G_DELAY_CELL_LIST = "[getvar G_TECH_TYPE]inm301a[getvar G_VT_TYPE_PREFIX]?????? [getvar G_TECH_TYPE]bfm201a[getvar G_VT_TYPE_PREFIX]?????? [getvar G_TECH_TYPE]bfm402a[getvar G_VT_TYPE_PREFIX]?????? [getvar G_TECH_TYPE]bfm602a[getvar G_VT_TYPE_PREFIX]??????"
G_LOGSCAN_RULES = "lec"
G_CONF_ANALYZE_SETUP = "1"
G_CLOCK_GATE_NAME = "[getvar G_TECH_TYPE]cilb05a[getvar G_VT_TYPE_PREFIX]1n14x5"
G_POWER_SWITCH_GND_PORTS = "vss"
G_RDT_COMMON_PATH = "/p/hdk/pu_tu/prd/rdt/15.2.1.4"
G_STAGE_DURATION = "0"
G_SCRIPTS_SEARCH_PATH = "/nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/target/stap/ICL/aceroot/results/DC/stap/fev/inputs /nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/target/stap/ICL/aceroot/results/DC/stap/fev/scripts /nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/target/stap/ICL/aceroot/results/DC/stap/collateral/rtl ./scripts ./inputs /nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/target/stap/ICL/aceroot/results/DC/stap/collateral/rtl /nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/target/stap/ICL/aceroot/results/DC/stap/collateral/upf /nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/target/stap/ICL/aceroot/results/DC/stap/collateral/timing_common /nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/target/stap/ICL/aceroot/results/DC/stap/collateral/dft /nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/target/stap/ICL/aceroot/results/DC/stap/collateral/floorplan /p/sip/syn/scripts/FEV/p1274/flows/rdt/fev/scripts/soc/ /p/sip/syn/scripts/FEV/p1274/flows/rdt/fev/scripts /p/sip/syn/scripts/FEV/p1274/flows/rdt/common/scripts /p/hdk/cad/rdt_fev/15.11.0/scripts/soc/ /p/hdk/cad/rdt_fev/15.11.0/scripts /p/hdk/pu_tu/prd/kits_10nm/15.2.1.5/flows/rdt/common/scripts /p/hdk/pu_tu/prd/sd_build/15.2.1.6/fev/scripts/soc /p/hdk/pu_tu/prd/sd_build/15.2.1.6/fev/scripts /p/hdk/pu_tu/prd/sd_build/15.2.1.6/build_utils/scripts /p/hdk/pu_tu/prd/rdt/15.2.1.4/scripts"
G_RDT_TYPE = "rdt"
G_PS_SPLITCHAIN_MAXNUM_OF_PS_PER_CHAIN = "2000"
G_POLARIS_TAG = "stap"
G_NACFIX_DIODE = "e05ydpd00an1n00x5"
G_AON_REG_BUF = "e05psbf00a[getvar G_VT_TYPE_PREFIX]1d06x5 "
G_REG_CLK_BUF = "e05cbf000a[getvar G_VT_TYPE_PREFIX]1d04x5 "
G_AON_CLK_BUF = "e05cpsbf0a[getvar G_VT_TYPE_PREFIX]1d06x5 "
G_DEFAULT_DRIVING_CELL_PIN = "o"
G_ANALYSIS_TYPE = "[if {[getvar -quiet G_MCMM] == 1} { return on_chip_variation} else {return "bc_wc"}]"
G_CLOCK_CELL_LIST = "e05cbf??????????? e05cin???????????  e05clb??????????? e05cilb??????????  e05crb??????????? e05cnan??????????  e05cpsbf????????? e05cpsin?????????  e05cmbn22???????? e05cdiar?????????  e05cpsan????????? e05cpsor?????????"
G_FUNC_DEFAULT = "-functiondefault z"
G_AON_CONNECT_LAYER = "m5"
G_START_MEM = "848392"
G_TAR_UPF_LIST = "/nfs/iind/disks/iind_infraba_00004/pnm/STAP_FINAL_ww29/dteg-stap/target/stap/ICL/aceroot/results/DC/stap/syn/outputs/stap.syn_final.upf"
G_FEV_MODE = "UNIT"
G_CONF_COMPARE_THREADS = "4"
G_PROCESS_NAME = "p1274"
G_REF_UPF_1801 = "1"
G_VERTICAL_ROUTING_TRACKS = "m1 m3 m5 m7 m9 tm0"
G_STD_CELL_VERILOG = "/p/hdk/cad/stdcells/e05/15ww07.3_e05_d.0.p3_cnlgt/v/ln/e05_ln_core.v /p/hdk/cad/stdcells/e05/15ww07.3_e05_d.0.p3_cnlgt/v/nn/e05_nn_core.v /p/hdk/cad/stdcells/e05/15ww07.3_e05_d.0.p3_cnlgt/v/primitives/e05_primitive_verilog.v"
G_STDCELL_MW_REFERENCE_LIBS = "/p/hdk/cad/stdcells/e05/15ww07.3_e05_d.0.p3_cnlgt/fram/ln/e05_ln_bonuscore /p/hdk/cad/stdcells/e05/15ww07.3_e05_d.0.p3_cnlgt/fram/ln/e05_ln_core /p/hdk/cad/stdcells/e05/15ww07.3_e05_d.0.p3_cnlgt/fram/nn/e05_nn_bonuscore /p/hdk/cad/stdcells/e05/15ww07.3_e05_d.0.p3_cnlgt/fram/nn/e05_nn_core /p/hdk/cad/stdcells/e05/15ww07.3_e05_d.0.p3_cnlgt/fram/nn/e05_nn_tapcore2h"
G_REF_DEFINES_LIST = " EMULATION SVA_OFF"
G_STDCELL_TILE_HEIGHT = "0.272"
G_MAX_OPCON = "typical_1.00"
G_STDCELL_BONUS_GATEARRAY_TILE_WIDTH = "0.216"
G_SD_BUILD = "/p/hdk/pu_tu/prd/sd_build/15.2.1.6"
G_ECO_FLOW_PATH = "/p/hdk/cad/rdt_eco/14.2.2"
G_MD_GRID_X = "3.240"
G_CONF_RTL_UNDRIVEN_SIGNAL_0 = "0"
G_DOT_PROCESS = "0"
G_MD_GRID_Y = "9.792"
G_CONF_RTL_UNDEFINED_BBOX = "1"
G_FEV_FLOW_PATH = "/p/hdk/cad/rdt_fev/15.11.0"
G_SKIP_REPORTS = "0"
G_CURRENT_STAGE = "report"
G_LOCAL_FIDUCIAL_POSTROUTE_CELLS = "e05qfd2x2an2dnpx5 e05qfd2x1an1dnpx5"
G_FLOW_TYPE = "fev"
G_RDT_PROJECT_TYPE = "soc"
G_CONF_COMPARE_EFFORT = "low"
G_FC_RPTR_BUF_PATTERN = "e05bfn"
