###############################################################################
# Copyright (c) 2006-2018 Qualcomm Technologies, Inc.
# All Rights Reserved.
# Confidential and Proprietary - Qualcomm Technologies, Inc.
###############################################################################

# 0: PCM master, 1: PCM slave 
PCM = 0

# 0: Normal bit clock, 1: Invert bit clock (Tx data in falling edge; Rx data in rising edge) 
INVERT_BCLK = 0 

# NBS bit clock in hex: 256K = 256000 = 0x3E800
NBS_BCLK = 3E800

# WBS bit clock in hex: 4.096MHz = 4096KHz = 4096000 = 0x3E8000 
#WBS_BCLK = 3E8000 

# NBS sync clock in hex: 8KHz = 8000 = 0x1F40 
NBS_SCLK = 1F40 

# WBS sync clock in hex: 16KHz = 16000 = 0x3E80 
# WBS_SCLK = 3E80 

# 0: Disable S/W IBS, 1: Enable 
IBS = 0 

# 0: Disable deep sleep, 1: Enable 
DEEP_SLEEP = 0 

# 0: Disable pcm loopback, 1: Enable
PCM_LOOPBACK = 0

# 0: Disable FW LOG, 1: Enable 
# FW_LOG = 0  

# Tag 36 - Power Configuration: Tx output power step control (12 bytes)
# POWER_CONFIGURATION = FF,03,08,09,09,09,00,00,09,07,01,00 

# Tag 83 - LE Tx Power Control: LE Tx output power configuration (8 bytes)
# LE_TX_POWER_CONTROL = 07,07,07,00,01,03,05,07 

# Tag 28 - Xtal Fine Tuning for v3.1: offset CDACIN/CDACOUT from OTP (bytes 0x03 and 0x05) up to ¡À15 values away (20 bytes)
# XTAL_FINE_TUNING = 00,10,00,00,2C,01,02,08,14,F4,00,00,33,F4,00,00,00,00,00,00 

# Tag 82 - Xtal Fine Tuning for v3.2: offset CDACIN/CDACOUT from OTP (bytes 0x03 and 0x05) up to ¡À15 values away (16 bytes)
# XTAL_FINE_TUNING2 = 12,12,00,80,00,00,00,00,00,00,00,00,00,00,00,00 
