{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494499599813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494499599813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 18:46:39 2017 " "Processing started: Thu May 11 18:46:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494499599813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494499599813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off responder -c responder " "Command: quartus_map --read_settings_files=on --write_settings_files=off responder -c responder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494499599813 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1494499600084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "responder.v 1 1 " "Found 1 design units, including 1 entities, in source file responder.v" { { "Info" "ISGN_ENTITY_NAME" "1 responder " "Found entity 1: responder" {  } { { "responder.v" "" { Text "F:/LQbishe/shiyan/6 responder/responder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494499600129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494499600129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_module.v 1 1 " "Found 1 design units, including 1 entities, in source file sel_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sel_module " "Found entity 1: Sel_module" {  } { { "Sel_module.v" "" { Text "F:/LQbishe/shiyan/6 responder/Sel_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494499600131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494499600131 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "module Buzzer_module.v " "Can't analyze file -- file module Buzzer_module.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1494499600133 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Digitron_NumDisplay_module.v(22) " "Verilog HDL information at Digitron_NumDisplay_module.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "Digitron_NumDisplay_module.v" "" { Text "F:/LQbishe/shiyan/6 responder/Digitron_NumDisplay_module.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494499600135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitron_numdisplay_module.v 1 1 " "Found 1 design units, including 1 entities, in source file digitron_numdisplay_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digitron_NumDisplay_module " "Found entity 1: Digitron_NumDisplay_module" {  } { { "Digitron_NumDisplay_module.v" "" { Text "F:/LQbishe/shiyan/6 responder/Digitron_NumDisplay_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494499600135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494499600135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_module.v 1 1 " "Found 1 design units, including 1 entities, in source file timer_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer_module " "Found entity 1: Timer_module" {  } { { "Timer_module.v" "" { Text "F:/LQbishe/shiyan/6 responder/Timer_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494499600137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494499600137 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "responder " "Elaborating entity \"responder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494499600167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sel_module Sel_module:U1 " "Elaborating entity \"Sel_module\" for hierarchy \"Sel_module:U1\"" {  } { { "responder.v" "U1" { Text "F:/LQbishe/shiyan/6 responder/responder.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494499600169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer_module Timer_module:U2 " "Elaborating entity \"Timer_module\" for hierarchy \"Timer_module:U2\"" {  } { { "responder.v" "U2" { Text "F:/LQbishe/shiyan/6 responder/responder.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494499600171 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Timer_module.v(29) " "Verilog HDL assignment warning at Timer_module.v(29): truncated value with size 32 to match size of target (25)" {  } { { "Timer_module.v" "" { Text "F:/LQbishe/shiyan/6 responder/Timer_module.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494499600172 "|responder|Timer_module:U2"}
{ "Warning" "WSGN_SEARCH_FILE" "buzzer_module.v 1 1 " "Using design file buzzer_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Buzzer_module " "Found entity 1: Buzzer_module" {  } { { "buzzer_module.v" "" { Text "F:/LQbishe/shiyan/6 responder/buzzer_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494499600185 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1494499600185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buzzer_module Buzzer_module:U3 " "Elaborating entity \"Buzzer_module\" for hierarchy \"Buzzer_module:U3\"" {  } { { "responder.v" "U3" { Text "F:/LQbishe/shiyan/6 responder/responder.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494499600186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digitron_NumDisplay_module Digitron_NumDisplay_module:U4 " "Elaborating entity \"Digitron_NumDisplay_module\" for hierarchy \"Digitron_NumDisplay_module:U4\"" {  } { { "responder.v" "U4" { Text "F:/LQbishe/shiyan/6 responder/responder.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494499600189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 Digitron_NumDisplay_module.v(56) " "Verilog HDL assignment warning at Digitron_NumDisplay_module.v(56): truncated value with size 8 to match size of target (6)" {  } { { "Digitron_NumDisplay_module.v" "" { Text "F:/LQbishe/shiyan/6 responder/Digitron_NumDisplay_module.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494499600191 "|responder|Digitron_NumDisplay_module:U4"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Timer_module.v" "" { Text "F:/LQbishe/shiyan/6 responder/Timer_module.v" 39 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1494499600727 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1494499600727 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Digitron_Out\[7\] GND " "Pin \"Digitron_Out\[7\]\" is stuck at GND" {  } { { "responder.v" "" { Text "F:/LQbishe/shiyan/6 responder/responder.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494499600811 "|responder|Digitron_Out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DigitronCS_Out\[3\] VCC " "Pin \"DigitronCS_Out\[3\]\" is stuck at VCC" {  } { { "responder.v" "" { Text "F:/LQbishe/shiyan/6 responder/responder.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494499600811 "|responder|DigitronCS_Out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DigitronCS_Out\[4\] VCC " "Pin \"DigitronCS_Out\[4\]\" is stuck at VCC" {  } { { "responder.v" "" { Text "F:/LQbishe/shiyan/6 responder/responder.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494499600811 "|responder|DigitronCS_Out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DigitronCS_Out\[5\] VCC " "Pin \"DigitronCS_Out\[5\]\" is stuck at VCC" {  } { { "responder.v" "" { Text "F:/LQbishe/shiyan/6 responder/responder.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494499600811 "|responder|DigitronCS_Out[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1494499600811 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1494499600934 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/LQbishe/shiyan/6 responder/output_files/responder.map.smsg " "Generated suppressed messages file F:/LQbishe/shiyan/6 responder/output_files/responder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1494499601152 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1494499601357 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494499601357 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "222 " "Implemented 222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1494499601473 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1494499601473 ""} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Implemented 195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1494499601473 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1494499601473 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494499601506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 18:46:41 2017 " "Processing ended: Thu May 11 18:46:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494499601506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494499601506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494499601506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494499601506 ""}
