// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.4
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="combiner_top,hls_ip_2013_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *)

module combiner_top (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        master_portA_req_din,
        master_portA_req_full_n,
        master_portA_req_write,
        master_portA_rsp_empty_n,
        master_portA_rsp_read,
        master_portA_address,
        master_portA_datain,
        master_portA_dataout,
        master_portA_size,
        master_portB_req_din,
        master_portB_req_full_n,
        master_portB_req_write,
        master_portB_rsp_empty_n,
        master_portB_rsp_read,
        master_portB_address,
        master_portB_datain,
        master_portB_dataout,
        master_portB_size,
        data_points_in_addr,
        kernel_info_in_addr,
        centres_out_addr,
        distortion_out,
        n,
        k
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   master_portA_req_din;
input   master_portA_req_full_n;
output   master_portA_req_write;
input   master_portA_rsp_empty_n;
output   master_portA_rsp_read;
output  [31:0] master_portA_address;
input  [31:0] master_portA_datain;
output  [31:0] master_portA_dataout;
output  [31:0] master_portA_size;
output   master_portB_req_din;
input   master_portB_req_full_n;
output   master_portB_req_write;
input   master_portB_rsp_empty_n;
output   master_portB_rsp_read;
output  [31:0] master_portB_address;
input  [31:0] master_portB_datain;
output  [31:0] master_portB_dataout;
output  [31:0] master_portB_size;
input  [31:0] data_points_in_addr;
input  [31:0] kernel_info_in_addr;
input  [31:0] centres_out_addr;
output  [31:0] distortion_out;
input  [31:0] n;
input  [31:0] k;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg master_portA_req_din;
reg master_portA_req_write;
reg master_portA_rsp_read;
reg[31:0] master_portA_address;
reg[31:0] master_portA_size;
reg master_portB_req_write;
reg master_portB_rsp_read;
reg   [4:0] ap_CS_fsm = 5'b00000;
reg   [31:0] data_points_in_addr0data_reg = 32'b00000000000000000000000000000000;
reg    data_points_in_addr0vld_reg = 1'b0;
reg    data_points_in_addr0ack_out;
reg   [31:0] kernel_info_in_addr0data_reg = 32'b00000000000000000000000000000000;
reg    kernel_info_in_addr0vld_reg = 1'b0;
reg    kernel_info_in_addr0ack_out;
reg   [31:0] centres_out_addr0data_reg = 32'b00000000000000000000000000000000;
reg    centres_out_addr0vld_reg = 1'b0;
reg    centres_out_addr0ack_out;
reg   [31:0] distortion_out1data_reg = 32'b00000000000000000000000000000000;
reg    distortion_out1vld_reg = 1'b0;
reg    distortion_out1vld_in;
reg    distortion_out1ack_in;
reg   [31:0] n0data_reg = 32'b00000000000000000000000000000000;
reg    n0vld_reg = 1'b0;
reg    n0ack_out;
reg   [31:0] k0data_reg = 32'b00000000000000000000000000000000;
reg    k0vld_reg = 1'b0;
reg    k0ack_out;
reg   [3:0] indvar_reg_526;
reg   [3:0] ap_reg_ppstg_indvar_reg_526_pp1_it1;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
reg    ap_reg_ppiten_pp1_it2 = 1'b0;
reg    ap_reg_ppiten_pp1_it3 = 1'b0;
reg    ap_reg_ppiten_pp1_it4 = 1'b0;
reg    ap_reg_ppiten_pp1_it5 = 1'b0;
reg   [0:0] exitcond_reg_1115;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1115_pp1_it5;
reg    ap_sig_bdd_230;
reg    ap_reg_ppiten_pp1_it6 = 1'b0;
reg    ap_reg_ppiten_pp1_it7 = 1'b0;
reg   [3:0] ap_reg_ppstg_indvar_reg_526_pp1_it2;
reg   [3:0] ap_reg_ppstg_indvar_reg_526_pp1_it3;
reg   [3:0] ap_reg_ppstg_indvar_reg_526_pp1_it4;
reg   [3:0] ap_reg_ppstg_indvar_reg_526_pp1_it5;
reg   [3:0] ap_reg_ppstg_indvar_reg_526_pp1_it6;
reg   [3:0] indvar2_reg_538;
reg   [3:0] ap_reg_ppstg_indvar2_reg_538_pp2_it1;
reg    ap_reg_ppiten_pp2_it0 = 1'b0;
reg    ap_reg_ppiten_pp2_it1 = 1'b0;
reg    ap_reg_ppiten_pp2_it2 = 1'b0;
reg    ap_reg_ppiten_pp2_it3 = 1'b0;
reg    ap_reg_ppiten_pp2_it4 = 1'b0;
reg    ap_reg_ppiten_pp2_it5 = 1'b0;
reg   [0:0] exitcond2_reg_1144;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_1144_pp2_it5;
reg    ap_sig_bdd_264;
reg    ap_reg_ppiten_pp2_it6 = 1'b0;
reg    ap_reg_ppiten_pp2_it7 = 1'b0;
reg   [3:0] ap_reg_ppstg_indvar2_reg_538_pp2_it2;
reg   [3:0] ap_reg_ppstg_indvar2_reg_538_pp2_it3;
reg   [3:0] ap_reg_ppstg_indvar2_reg_538_pp2_it4;
reg   [3:0] ap_reg_ppstg_indvar2_reg_538_pp2_it5;
reg   [3:0] ap_reg_ppstg_indvar2_reg_538_pp2_it6;
reg   [31:0] total_distortion_reg_561;
reg   [31:0] i5_reg_574;
reg   [29:0] indvar1_reg_585;
wire   [31:0] centre_buffer_2_wgtCent_value_q0;
reg   [31:0] reg_597;
reg   [0:0] exitcond4_reg_1162;
reg    ap_reg_ppiten_pp4_it0 = 1'b0;
reg    ap_reg_ppiten_pp4_it1 = 1'b0;
reg    ap_reg_ppiten_pp4_it2 = 1'b0;
reg    ap_reg_ppiten_pp4_it3 = 1'b0;
reg    ap_reg_ppiten_pp4_it4 = 1'b0;
reg    ap_reg_ppiten_pp4_it5 = 1'b0;
reg    ap_reg_ppiten_pp4_it6 = 1'b0;
reg    ap_reg_ppiten_pp4_it7 = 1'b0;
reg    ap_reg_ppiten_pp4_it8 = 1'b0;
reg    ap_reg_ppiten_pp4_it9 = 1'b0;
reg    ap_reg_ppiten_pp4_it10 = 1'b0;
reg    ap_reg_ppiten_pp4_it11 = 1'b0;
reg    ap_reg_ppiten_pp4_it12 = 1'b0;
reg    ap_reg_ppiten_pp4_it13 = 1'b0;
reg    ap_reg_ppiten_pp4_it14 = 1'b0;
reg    ap_reg_ppiten_pp4_it15 = 1'b0;
reg    ap_reg_ppiten_pp4_it16 = 1'b0;
reg    ap_reg_ppiten_pp4_it17 = 1'b0;
reg    ap_reg_ppiten_pp4_it18 = 1'b0;
reg   [0:0] exitcond7_reg_1241;
wire   [8:0] i_1_fu_607_p2;
wire   [31:0] lim_fu_622_p2;
reg   [31:0] lim_reg_1096;
reg   [31:0] master_portA_addr_reg_1104;
wire   [0:0] tmp_3_fu_627_p2;
wire   [31:0] tmp_1_fu_657_p2;
reg   [31:0] tmp_1_reg_1110;
wire   [0:0] exitcond_fu_662_p2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1115_pp1_it1;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1115_pp1_it2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1115_pp1_it3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1115_pp1_it4;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1115_pp1_it6;
wire   [3:0] indvar_next_fu_668_p2;
reg   [3:0] indvar_next_reg_1119;
wire   [0:0] isIter0_fu_674_p2;
reg   [0:0] isIter0_reg_1124;
reg   [31:0] master_portA_addr_read_reg_1128;
wire   [31:0] b2_1_fu_685_p2;
reg   [31:0] b2_1_reg_1133;
reg   [31:0] master_portB_addr_reg_1138;
wire   [0:0] exitcond2_fu_716_p2;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_1144_pp2_it1;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_1144_pp2_it2;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_1144_pp2_it3;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_1144_pp2_it4;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_1144_pp2_it6;
wire   [3:0] indvar_next2_fu_722_p2;
reg   [3:0] indvar_next2_reg_1148;
wire   [0:0] isIter1_fu_728_p2;
reg   [0:0] isIter1_reg_1153;
reg   [31:0] master_portB_addr_read_reg_1157;
wire   [0:0] exitcond4_fu_739_p2;
wire   [2:0] i_3_fu_745_p2;
reg   [2:0] i_3_reg_1166;
wire   [1:0] tmp_38_fu_755_p1;
reg   [1:0] tmp_38_reg_1171;
wire   [4:0] tmp_27_fu_782_p2;
reg   [4:0] tmp_27_reg_1181;
wire   [63:0] tmp_32_fu_845_p1;
reg   [63:0] tmp_32_reg_1221;
reg   [7:0] centre_buffer_count_addr_2_reg_1226;
reg   [7:0] centre_buffer_sum_sq_addr_2_reg_1231;
wire   [31:0] b_1_fu_888_p2;
wire   [0:0] exitcond7_fu_894_p2;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_1241_pp4_it1;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_1241_pp4_it2;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_1241_pp4_it3;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_1241_pp4_it4;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_1241_pp4_it5;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_1241_pp4_it6;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_1241_pp4_it7;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_1241_pp4_it8;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_1241_pp4_it9;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_1241_pp4_it10;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_1241_pp4_it11;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_1241_pp4_it12;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_1241_pp4_it13;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_1241_pp4_it14;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_1241_pp4_it15;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_1241_pp4_it16;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_1241_pp4_it17;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_1241_pp4_it18;
wire   [31:0] i_2_fu_899_p2;
reg   [31:0] i_2_reg_1245;
wire   [63:0] tmp_18_fu_905_p1;
reg   [63:0] tmp_18_reg_1250;
wire   [31:0] tmp_19_fu_916_p2;
reg   [31:0] tmp_19_reg_1263;
reg   [31:0] ap_reg_ppstg_tmp_19_reg_1263_pp4_it1;
reg   [31:0] ap_reg_ppstg_tmp_19_reg_1263_pp4_it2;
reg   [31:0] ap_reg_ppstg_tmp_19_reg_1263_pp4_it3;
reg   [31:0] ap_reg_ppstg_tmp_19_reg_1263_pp4_it4;
reg   [31:0] ap_reg_ppstg_tmp_19_reg_1263_pp4_it5;
reg   [31:0] ap_reg_ppstg_tmp_19_reg_1263_pp4_it6;
reg   [31:0] ap_reg_ppstg_tmp_19_reg_1263_pp4_it7;
reg   [31:0] ap_reg_ppstg_tmp_19_reg_1263_pp4_it8;
reg   [31:0] ap_reg_ppstg_tmp_19_reg_1263_pp4_it9;
reg   [31:0] ap_reg_ppstg_tmp_19_reg_1263_pp4_it10;
reg   [31:0] ap_reg_ppstg_tmp_19_reg_1263_pp4_it11;
reg   [31:0] ap_reg_ppstg_tmp_19_reg_1263_pp4_it12;
reg   [31:0] ap_reg_ppstg_tmp_19_reg_1263_pp4_it13;
reg   [31:0] ap_reg_ppstg_tmp_19_reg_1263_pp4_it14;
reg   [31:0] ap_reg_ppstg_tmp_19_reg_1263_pp4_it15;
reg   [31:0] ap_reg_ppstg_tmp_19_reg_1263_pp4_it16;
reg   [31:0] ap_reg_ppstg_tmp_19_reg_1263_pp4_it17;
reg   [31:0] ap_reg_ppstg_tmp_19_reg_1263_pp4_it18;
wire   [31:0] centre_buffer_count_q0;
reg   [31:0] centre_buffer_count_load_reg_1275;
wire   [31:0] centre_buffer_0_wgtCent_value_q0;
wire   [31:0] p_s_fu_927_p3;
reg   [31:0] p_s_reg_1301;
wire   [31:0] centre_buffer_1_wgtCent_value_q0;
wire   [31:0] total_distortion_1_fu_948_p2;
reg   [31:0] total_distortion_1_reg_1313;
reg   [31:0] master_portA_addr_1_reg_1318;
wire   [29:0] tmp_20_add_i32_shr_fu_1025_p4;
reg   [29:0] tmp_20_add_i32_shr_reg_1323;
wire   [31:0] tmp_16_fu_1035_p1;
reg   [31:0] tmp_16_reg_1328;
wire   [0:0] exitcond1_fu_1039_p2;
reg   [0:0] exitcond1_reg_1333;
reg    ap_reg_ppiten_pp5_it0 = 1'b0;
reg    ap_reg_ppiten_pp5_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_1333_pp5_it1;
reg    ap_sig_bdd_610;
reg    ap_reg_ppiten_pp5_it2 = 1'b0;
wire   [29:0] indvar_next1_fu_1044_p2;
wire   [0:0] isIter_fu_1055_p2;
reg   [0:0] isIter_reg_1347;
reg   [0:0] ap_reg_ppstg_isIter_reg_1347_pp5_it1;
wire   [31:0] c_buffer_q1;
reg   [31:0] c_buffer_load_reg_1351;
reg   [7:0] centre_buffer_0_wgtCent_value_address0;
reg    centre_buffer_0_wgtCent_value_ce0;
reg    centre_buffer_0_wgtCent_value_we0;
reg   [31:0] centre_buffer_0_wgtCent_value_d0;
reg   [7:0] centre_buffer_1_wgtCent_value_address0;
reg    centre_buffer_1_wgtCent_value_ce0;
reg    centre_buffer_1_wgtCent_value_we0;
reg   [31:0] centre_buffer_1_wgtCent_value_d0;
reg   [7:0] centre_buffer_2_wgtCent_value_address0;
reg    centre_buffer_2_wgtCent_value_ce0;
reg    centre_buffer_2_wgtCent_value_we0;
reg   [31:0] centre_buffer_2_wgtCent_value_d0;
reg   [7:0] centre_buffer_sum_sq_address0;
reg    centre_buffer_sum_sq_ce0;
reg    centre_buffer_sum_sq_we0;
reg   [31:0] centre_buffer_sum_sq_d0;
wire   [31:0] centre_buffer_sum_sq_q0;
reg   [7:0] centre_buffer_count_address0;
reg    centre_buffer_count_ce0;
reg    centre_buffer_count_we0;
reg   [31:0] centre_buffer_count_d0;
reg   [2:0] i_buffer_address0;
reg    i_buffer_ce0;
reg    i_buffer_we0;
wire   [31:0] i_buffer_d0;
wire   [31:0] i_buffer_q0;
reg   [3:0] p_buffer_address0;
reg    p_buffer_ce0;
reg    p_buffer_we0;
wire   [31:0] p_buffer_d0;
wire   [31:0] p_buffer_q0;
reg   [3:0] p_buffer_address1;
reg    p_buffer_ce1;
wire   [31:0] p_buffer_q1;
reg   [9:0] c_buffer_address0;
reg    c_buffer_ce0;
reg    c_buffer_we0;
reg   [31:0] c_buffer_d0;
reg   [9:0] c_buffer_address1;
reg    c_buffer_ce1;
reg    c_buffer_we1;
wire   [31:0] c_buffer_d1;
reg   [8:0] i_reg_491;
wire   [0:0] exitcond6_fu_601_p2;
reg   [31:0] b_reg_502;
reg   [31:0] b2_reg_514;
reg   [3:0] indvar_phi_fu_530_p4;
reg   [3:0] indvar2_phi_fu_542_p4;
reg   [2:0] i1_reg_550;
reg   [31:0] total_distortion_phi_fu_566_p4;
reg   [31:0] i5_phi_fu_578_p4;
wire   [63:0] tmp_2_fu_613_p1;
wire   [63:0] tmp_28_fu_680_p1;
wire   [63:0] tmp_37_fu_734_p1;
wire   [63:0] tmp_24_fu_765_p1;
wire   [63:0] tmp_31_fu_792_p1;
wire   [63:0] tmp_36_1_fu_807_p1;
wire   [63:0] tmp_33_fu_812_p1;
wire   [63:0] tmp_26_fu_826_p1;
wire   [63:0] tmp_36_2_fu_840_p1;
wire   [63:0] tmp_22_fu_960_p1;
wire   [63:0] tmp_32_1_fu_969_p1;
wire   [63:0] tmp_32_2_fu_979_p1;
wire   [63:0] tmp_29_fu_1050_p1;
wire   [63:0] tmp_6_fu_647_p1;
wire   [63:0] tmp_8_fu_706_p1;
wire   [63:0] tmp_11_fu_993_p1;
wire   [31:0] tmp_34_fu_867_p2;
wire   [31:0] tmp_35_fu_874_p2;
wire   [31:0] tmp_36_fu_853_p2;
wire   [31:0] tmp_42_1_fu_860_p2;
wire   [31:0] tmp_42_2_fu_881_p2;
wire   [31:0] grp_fu_934_p2;
wire   [31:0] grp_fu_954_p2;
wire   [31:0] grp_fu_941_p2;
wire   [31:0] tmp_4_fu_632_p2;
wire   [29:0] tmp_5_fu_637_p4;
wire   [31:0] tmp_9_fu_691_p2;
wire   [29:0] tmp_s_fu_696_p4;
wire   [2:0] tmp_39_fu_759_p2;
wire   [3:0] p_shl_fu_770_p3;
wire   [4:0] p_shl_cast_fu_778_p1;
wire   [4:0] i1_cast2_fu_751_p1;
wire   [31:0] tmp_31_fu_792_p0;
wire   [4:0] tmp_35_1_fu_797_p2;
wire   [31:0] tmp_36_1_fu_807_p0;
wire   [2:0] tmp_25_fu_819_p3;
wire   [4:0] tmp_35_2_fu_831_p2;
wire   [31:0] tmp_36_2_fu_840_p0;
wire   [31:0] tmp_23_fu_910_p2;
wire   [0:0] tmp_20_fu_922_p2;
wire   [31:0] grp_fu_934_p0;
wire   [31:0] grp_fu_934_p1;
wire   [31:0] grp_fu_941_p0;
wire   [31:0] grp_fu_941_p1;
wire   [31:0] grp_fu_954_p0;
wire   [31:0] grp_fu_954_p1;
wire   [31:0] tmp_31_1_fu_964_p2;
wire   [31:0] tmp_31_2_fu_974_p2;
wire   [29:0] tmp_10_fu_984_p4;
wire   [31:0] tmp_14_fu_1003_p2;
wire   [31:0] tmp_12_fu_1008_p2;
wire   [31:0] tmp_15_fu_1013_p2;
wire   [31:0] tmp_13_fu_1019_p2;
wire    grp_fu_934_ce;
wire    grp_fu_941_ce;
wire    grp_fu_954_ce;
reg   [4:0] ap_NS_fsm;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 5'b00000;
parameter    ap_ST_st2_fsm_1 = 5'b1;
parameter    ap_ST_st3_fsm_2 = 5'b10;
parameter    ap_ST_st4_fsm_3 = 5'b11;
parameter    ap_ST_st5_fsm_4 = 5'b100;
parameter    ap_ST_pp1_stg0_fsm_5 = 5'b101;
parameter    ap_ST_st14_fsm_6 = 5'b110;
parameter    ap_ST_pp2_stg0_fsm_7 = 5'b111;
parameter    ap_ST_st23_fsm_8 = 5'b1000;
parameter    ap_ST_st24_fsm_9 = 5'b1001;
parameter    ap_ST_st25_fsm_10 = 5'b1010;
parameter    ap_ST_st26_fsm_11 = 5'b1011;
parameter    ap_ST_pp4_stg0_fsm_12 = 5'b1100;
parameter    ap_ST_pp4_stg1_fsm_13 = 5'b1101;
parameter    ap_ST_st65_fsm_14 = 5'b1110;
parameter    ap_ST_pp5_stg0_fsm_15 = 5'b1111;
parameter    ap_ST_st69_fsm_16 = 5'b10000;
parameter    ap_ST_st70_fsm_17 = 5'b10001;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv30_0 = 30'b000000000000000000000000000000;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv9_100 = 9'b100000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv4_C = 4'b1100;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv30_1 = 30'b1;
parameter    ap_true = 1'b1;


combiner_top_centre_buffer_0_wgtCent_value #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
centre_buffer_0_wgtCent_value_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( centre_buffer_0_wgtCent_value_address0 ),
    .ce0( centre_buffer_0_wgtCent_value_ce0 ),
    .we0( centre_buffer_0_wgtCent_value_we0 ),
    .d0( centre_buffer_0_wgtCent_value_d0 ),
    .q0( centre_buffer_0_wgtCent_value_q0 )
);

combiner_top_centre_buffer_0_wgtCent_value #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
centre_buffer_1_wgtCent_value_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( centre_buffer_1_wgtCent_value_address0 ),
    .ce0( centre_buffer_1_wgtCent_value_ce0 ),
    .we0( centre_buffer_1_wgtCent_value_we0 ),
    .d0( centre_buffer_1_wgtCent_value_d0 ),
    .q0( centre_buffer_1_wgtCent_value_q0 )
);

combiner_top_centre_buffer_0_wgtCent_value #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
centre_buffer_2_wgtCent_value_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( centre_buffer_2_wgtCent_value_address0 ),
    .ce0( centre_buffer_2_wgtCent_value_ce0 ),
    .we0( centre_buffer_2_wgtCent_value_we0 ),
    .d0( centre_buffer_2_wgtCent_value_d0 ),
    .q0( centre_buffer_2_wgtCent_value_q0 )
);

combiner_top_centre_buffer_0_wgtCent_value #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
centre_buffer_sum_sq_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( centre_buffer_sum_sq_address0 ),
    .ce0( centre_buffer_sum_sq_ce0 ),
    .we0( centre_buffer_sum_sq_we0 ),
    .d0( centre_buffer_sum_sq_d0 ),
    .q0( centre_buffer_sum_sq_q0 )
);

combiner_top_centre_buffer_0_wgtCent_value #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
centre_buffer_count_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( centre_buffer_count_address0 ),
    .ce0( centre_buffer_count_ce0 ),
    .we0( centre_buffer_count_we0 ),
    .d0( centre_buffer_count_d0 ),
    .q0( centre_buffer_count_q0 )
);

combiner_top_i_buffer #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
i_buffer_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( i_buffer_address0 ),
    .ce0( i_buffer_ce0 ),
    .we0( i_buffer_we0 ),
    .d0( i_buffer_d0 ),
    .q0( i_buffer_q0 )
);

combiner_top_p_buffer #(
    .DataWidth( 32 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
p_buffer_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( p_buffer_address0 ),
    .ce0( p_buffer_ce0 ),
    .we0( p_buffer_we0 ),
    .d0( p_buffer_d0 ),
    .q0( p_buffer_q0 ),
    .address1( p_buffer_address1 ),
    .ce1( p_buffer_ce1 ),
    .q1( p_buffer_q1 )
);

combiner_top_c_buffer #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
c_buffer_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( c_buffer_address0 ),
    .ce0( c_buffer_ce0 ),
    .we0( c_buffer_we0 ),
    .d0( c_buffer_d0 ),
    .address1( c_buffer_address1 ),
    .ce1( c_buffer_ce1 ),
    .we1( c_buffer_we1 ),
    .d1( c_buffer_d1 ),
    .q1( c_buffer_q1 )
);

combiner_top_udiv_32ns_32ns_32_35 #(
    .ID( 1 ),
    .NUM_STAGE( 35 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
combiner_top_udiv_32ns_32ns_32_35_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_934_p0 ),
    .din1( grp_fu_934_p1 ),
    .ce( grp_fu_934_ce ),
    .dout( grp_fu_934_p2 )
);

combiner_top_udiv_32ns_32ns_32_35 #(
    .ID( 2 ),
    .NUM_STAGE( 35 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
combiner_top_udiv_32ns_32ns_32_35_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_941_p0 ),
    .din1( grp_fu_941_p1 ),
    .ce( grp_fu_941_ce ),
    .dout( grp_fu_941_p2 )
);

combiner_top_udiv_32ns_32ns_32_35 #(
    .ID( 3 ),
    .NUM_STAGE( 35 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
combiner_top_udiv_32ns_32ns_32_35_U3(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_954_p0 ),
    .din1( grp_fu_954_p1 ),
    .ce( grp_fu_954_ce ),
    .dout( grp_fu_954_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp1_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~(ap_const_lv1_0 == exitcond_fu_662_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_fu_627_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp1_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (ap_const_lv1_0 == exitcond_fu_662_p2))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if ((((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_fu_627_p2)) | ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~(ap_const_lv1_0 == exitcond_fu_662_p2)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
        end
    end
end

/// ap_reg_ppiten_pp1_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it3 <= ap_reg_ppiten_pp1_it2;
        end
    end
end

/// ap_reg_ppiten_pp1_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it4 <= ap_reg_ppiten_pp1_it3;
        end
    end
end

/// ap_reg_ppiten_pp1_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it5 <= ap_reg_ppiten_pp1_it4;
        end
    end
end

/// ap_reg_ppiten_pp1_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it6 <= ap_reg_ppiten_pp1_it5;
        end
    end
end

/// ap_reg_ppiten_pp1_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it7 <= ap_reg_ppiten_pp1_it6;
        end else if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_fu_627_p2))) begin
            ap_reg_ppiten_pp1_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_lv1_0 == exitcond2_fu_716_p2))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st14_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp2_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & (ap_const_lv1_0 == exitcond2_fu_716_p2))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_1;
        end else if (((ap_ST_st14_fsm_6 == ap_CS_fsm) | ((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_lv1_0 == exitcond2_fu_716_p2)))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it2 <= ap_reg_ppiten_pp2_it1;
        end
    end
end

/// ap_reg_ppiten_pp2_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it3 <= ap_reg_ppiten_pp2_it2;
        end
    end
end

/// ap_reg_ppiten_pp2_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it4 <= ap_reg_ppiten_pp2_it3;
        end
    end
end

/// ap_reg_ppiten_pp2_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it5 <= ap_reg_ppiten_pp2_it4;
        end
    end
end

/// ap_reg_ppiten_pp2_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it6 <= ap_reg_ppiten_pp2_it5;
        end
    end
end

/// ap_reg_ppiten_pp2_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it7 <= ap_reg_ppiten_pp2_it6;
        end else if ((ap_ST_st14_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp4_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_894_p2))) begin
            ap_reg_ppiten_pp4_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_627_p2))) begin
            ap_reg_ppiten_pp4_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp4_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_lv1_0 == exitcond7_reg_1241) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm))) begin
            ap_reg_ppiten_pp4_it1 <= ap_const_logic_1;
        end else if ((((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_627_p2)) | ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_reg_1241)))) begin
            ap_reg_ppiten_pp4_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp4_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it10 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it10 <= ap_reg_ppiten_pp4_it9;
        end
    end
end

/// ap_reg_ppiten_pp4_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it11 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it11 <= ap_reg_ppiten_pp4_it10;
        end
    end
end

/// ap_reg_ppiten_pp4_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it12 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it12 <= ap_reg_ppiten_pp4_it11;
        end
    end
end

/// ap_reg_ppiten_pp4_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it13 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it13 <= ap_reg_ppiten_pp4_it12;
        end
    end
end

/// ap_reg_ppiten_pp4_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it14 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it14 <= ap_reg_ppiten_pp4_it13;
        end
    end
end

/// ap_reg_ppiten_pp4_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it15 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it15 <= ap_reg_ppiten_pp4_it14;
        end
    end
end

/// ap_reg_ppiten_pp4_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it16 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it16 <= ap_reg_ppiten_pp4_it15;
        end
    end
end

/// ap_reg_ppiten_pp4_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it17 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it17 <= ap_reg_ppiten_pp4_it16;
        end
    end
end

/// ap_reg_ppiten_pp4_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it18 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it18 <= ap_reg_ppiten_pp4_it17;
        end else if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_627_p2))) begin
            ap_reg_ppiten_pp4_it18 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp4_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it2 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it2 <= ap_reg_ppiten_pp4_it1;
        end
    end
end

/// ap_reg_ppiten_pp4_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it3 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it3 <= ap_reg_ppiten_pp4_it2;
        end
    end
end

/// ap_reg_ppiten_pp4_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it4 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it4 <= ap_reg_ppiten_pp4_it3;
        end
    end
end

/// ap_reg_ppiten_pp4_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it5 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it5 <= ap_reg_ppiten_pp4_it4;
        end
    end
end

/// ap_reg_ppiten_pp4_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it6 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it6 <= ap_reg_ppiten_pp4_it5;
        end
    end
end

/// ap_reg_ppiten_pp4_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it7 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it7 <= ap_reg_ppiten_pp4_it6;
        end
    end
end

/// ap_reg_ppiten_pp4_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it8 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it8 <= ap_reg_ppiten_pp4_it7;
        end
    end
end

/// ap_reg_ppiten_pp4_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it9 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it9 <= ap_reg_ppiten_pp4_it8;
        end
    end
end

/// ap_reg_ppiten_pp5_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp5_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp5_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & ~(ap_sig_bdd_610 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == exitcond1_fu_1039_p2))) begin
            ap_reg_ppiten_pp5_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st65_fsm_14 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp5_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp5_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp5_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp5_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & ~(ap_sig_bdd_610 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & (ap_const_lv1_0 == exitcond1_fu_1039_p2))) begin
            ap_reg_ppiten_pp5_it1 <= ap_const_logic_1;
        end else if (((ap_ST_st65_fsm_14 == ap_CS_fsm) | ((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & ~(ap_sig_bdd_610 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == exitcond1_fu_1039_p2)))) begin
            ap_reg_ppiten_pp5_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp5_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp5_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp5_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & ~(ap_sig_bdd_610 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)))) begin
            ap_reg_ppiten_pp5_it2 <= ap_reg_ppiten_pp5_it1;
        end else if ((ap_ST_st65_fsm_14 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp5_it2 <= ap_const_logic_0;
        end
    end
end

/// centres_out_addr0data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_centres_out_addr0data_reg
    if (ap_rst == 1'b1) begin
        centres_out_addr0data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_0 == centres_out_addr0vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == centres_out_addr0vld_reg) & (ap_const_logic_1 == centres_out_addr0ack_out)))) begin
            centres_out_addr0data_reg <= centres_out_addr;
        end
    end
end

/// data_points_in_addr0data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_data_points_in_addr0data_reg
    if (ap_rst == 1'b1) begin
        data_points_in_addr0data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_0 == data_points_in_addr0vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == data_points_in_addr0vld_reg) & (ap_const_logic_1 == data_points_in_addr0ack_out)))) begin
            data_points_in_addr0data_reg <= data_points_in_addr;
        end
    end
end

/// distortion_out1data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_distortion_out1data_reg
    if (ap_rst == 1'b1) begin
        distortion_out1data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == distortion_out1vld_in) & (ap_const_logic_0 == distortion_out1vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == distortion_out1vld_in) & (ap_const_logic_1 == distortion_out1vld_reg) & (ap_const_logic_1 == ap_const_logic_1)))) begin
            distortion_out1data_reg <= total_distortion_reg_561;
        end
    end
end

/// k0data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_k0data_reg
    if (ap_rst == 1'b1) begin
        k0data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_0 == k0vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == k0vld_reg) & (ap_const_logic_1 == k0ack_out)))) begin
            k0data_reg <= k;
        end
    end
end

/// kernel_info_in_addr0data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_kernel_info_in_addr0data_reg
    if (ap_rst == 1'b1) begin
        kernel_info_in_addr0data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_0 == kernel_info_in_addr0vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == kernel_info_in_addr0vld_reg) & (ap_const_logic_1 == kernel_info_in_addr0ack_out)))) begin
            kernel_info_in_addr0data_reg <= kernel_info_in_addr;
        end
    end
end

/// n0data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_n0data_reg
    if (ap_rst == 1'b1) begin
        n0data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_0 == n0vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == n0vld_reg) & (ap_const_logic_1 == n0ack_out)))) begin
            n0data_reg <= n;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st26_fsm_11 == ap_CS_fsm)) begin
        b2_reg_514 <= b2_1_reg_1133;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        b2_reg_514 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st26_fsm_11 == ap_CS_fsm)) begin
        b_reg_502 <= b_1_fu_888_p2;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        b_reg_502 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_lv1_0 == exitcond2_fu_716_p2))) begin
        i1_reg_550 <= ap_const_lv3_0;
    end else if (((ap_const_lv1_0 == exitcond4_reg_1162) & (ap_ST_st25_fsm_10 == ap_CS_fsm))) begin
        i1_reg_550 <= i_3_reg_1166;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_627_p2))) begin
        i5_reg_574 <= ap_const_lv32_0;
    end else if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1) & (ap_const_lv1_0 == exitcond7_reg_1241))) begin
        i5_reg_574 <= i_2_reg_1245;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond6_fu_601_p2))) begin
        i_reg_491 <= i_1_fu_607_p2;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        i_reg_491 <= ap_const_lv9_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st65_fsm_14 == ap_CS_fsm)) begin
        indvar1_reg_585 <= ap_const_lv30_0;
    end else if (((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_610 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & (ap_const_lv1_0 == exitcond1_fu_1039_p2))) begin
        indvar1_reg_585 <= indvar_next1_fu_1044_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st14_fsm_6 == ap_CS_fsm)) begin
        indvar2_reg_538 <= ap_const_lv4_0;
    end else if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & (ap_const_lv1_0 == exitcond2_reg_1144))) begin
        indvar2_reg_538 <= indvar_next2_reg_1148;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_fu_627_p2))) begin
        indvar_reg_526 <= ap_const_lv4_0;
    end else if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (exitcond_reg_1115 == ap_const_lv1_0))) begin
        indvar_reg_526 <= indvar_next_reg_1119;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_627_p2))) begin
        total_distortion_reg_561 <= ap_const_lv32_0;
    end else if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it2) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1241_pp4_it1))) begin
        total_distortion_reg_561 <= total_distortion_1_reg_1313;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & ~(ap_sig_bdd_610 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)))) begin
        ap_reg_ppstg_exitcond1_reg_1333_pp5_it1 <= exitcond1_reg_1333;
        ap_reg_ppstg_isIter_reg_1347_pp5_it1 <= isIter_reg_1347;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
        ap_reg_ppstg_exitcond2_reg_1144_pp2_it1 <= exitcond2_reg_1144;
        ap_reg_ppstg_exitcond2_reg_1144_pp2_it2 <= ap_reg_ppstg_exitcond2_reg_1144_pp2_it1;
        ap_reg_ppstg_exitcond2_reg_1144_pp2_it3 <= ap_reg_ppstg_exitcond2_reg_1144_pp2_it2;
        ap_reg_ppstg_exitcond2_reg_1144_pp2_it4 <= ap_reg_ppstg_exitcond2_reg_1144_pp2_it3;
        ap_reg_ppstg_exitcond2_reg_1144_pp2_it5 <= ap_reg_ppstg_exitcond2_reg_1144_pp2_it4;
        ap_reg_ppstg_exitcond2_reg_1144_pp2_it6 <= ap_reg_ppstg_exitcond2_reg_1144_pp2_it5;
        ap_reg_ppstg_indvar2_reg_538_pp2_it1 <= indvar2_reg_538;
        ap_reg_ppstg_indvar2_reg_538_pp2_it2 <= ap_reg_ppstg_indvar2_reg_538_pp2_it1;
        ap_reg_ppstg_indvar2_reg_538_pp2_it3 <= ap_reg_ppstg_indvar2_reg_538_pp2_it2;
        ap_reg_ppstg_indvar2_reg_538_pp2_it4 <= ap_reg_ppstg_indvar2_reg_538_pp2_it3;
        ap_reg_ppstg_indvar2_reg_538_pp2_it5 <= ap_reg_ppstg_indvar2_reg_538_pp2_it4;
        ap_reg_ppstg_indvar2_reg_538_pp2_it6 <= ap_reg_ppstg_indvar2_reg_538_pp2_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond7_reg_1241_pp4_it1 <= exitcond7_reg_1241;
        ap_reg_ppstg_exitcond7_reg_1241_pp4_it10 <= ap_reg_ppstg_exitcond7_reg_1241_pp4_it9;
        ap_reg_ppstg_exitcond7_reg_1241_pp4_it11 <= ap_reg_ppstg_exitcond7_reg_1241_pp4_it10;
        ap_reg_ppstg_exitcond7_reg_1241_pp4_it12 <= ap_reg_ppstg_exitcond7_reg_1241_pp4_it11;
        ap_reg_ppstg_exitcond7_reg_1241_pp4_it13 <= ap_reg_ppstg_exitcond7_reg_1241_pp4_it12;
        ap_reg_ppstg_exitcond7_reg_1241_pp4_it14 <= ap_reg_ppstg_exitcond7_reg_1241_pp4_it13;
        ap_reg_ppstg_exitcond7_reg_1241_pp4_it15 <= ap_reg_ppstg_exitcond7_reg_1241_pp4_it14;
        ap_reg_ppstg_exitcond7_reg_1241_pp4_it16 <= ap_reg_ppstg_exitcond7_reg_1241_pp4_it15;
        ap_reg_ppstg_exitcond7_reg_1241_pp4_it17 <= ap_reg_ppstg_exitcond7_reg_1241_pp4_it16;
        ap_reg_ppstg_exitcond7_reg_1241_pp4_it18 <= ap_reg_ppstg_exitcond7_reg_1241_pp4_it17;
        ap_reg_ppstg_exitcond7_reg_1241_pp4_it2 <= ap_reg_ppstg_exitcond7_reg_1241_pp4_it1;
        ap_reg_ppstg_exitcond7_reg_1241_pp4_it3 <= ap_reg_ppstg_exitcond7_reg_1241_pp4_it2;
        ap_reg_ppstg_exitcond7_reg_1241_pp4_it4 <= ap_reg_ppstg_exitcond7_reg_1241_pp4_it3;
        ap_reg_ppstg_exitcond7_reg_1241_pp4_it5 <= ap_reg_ppstg_exitcond7_reg_1241_pp4_it4;
        ap_reg_ppstg_exitcond7_reg_1241_pp4_it6 <= ap_reg_ppstg_exitcond7_reg_1241_pp4_it5;
        ap_reg_ppstg_exitcond7_reg_1241_pp4_it7 <= ap_reg_ppstg_exitcond7_reg_1241_pp4_it6;
        ap_reg_ppstg_exitcond7_reg_1241_pp4_it8 <= ap_reg_ppstg_exitcond7_reg_1241_pp4_it7;
        ap_reg_ppstg_exitcond7_reg_1241_pp4_it9 <= ap_reg_ppstg_exitcond7_reg_1241_pp4_it8;
        ap_reg_ppstg_tmp_19_reg_1263_pp4_it1 <= tmp_19_reg_1263;
        ap_reg_ppstg_tmp_19_reg_1263_pp4_it10 <= ap_reg_ppstg_tmp_19_reg_1263_pp4_it9;
        ap_reg_ppstg_tmp_19_reg_1263_pp4_it11 <= ap_reg_ppstg_tmp_19_reg_1263_pp4_it10;
        ap_reg_ppstg_tmp_19_reg_1263_pp4_it12 <= ap_reg_ppstg_tmp_19_reg_1263_pp4_it11;
        ap_reg_ppstg_tmp_19_reg_1263_pp4_it13 <= ap_reg_ppstg_tmp_19_reg_1263_pp4_it12;
        ap_reg_ppstg_tmp_19_reg_1263_pp4_it14 <= ap_reg_ppstg_tmp_19_reg_1263_pp4_it13;
        ap_reg_ppstg_tmp_19_reg_1263_pp4_it15 <= ap_reg_ppstg_tmp_19_reg_1263_pp4_it14;
        ap_reg_ppstg_tmp_19_reg_1263_pp4_it16 <= ap_reg_ppstg_tmp_19_reg_1263_pp4_it15;
        ap_reg_ppstg_tmp_19_reg_1263_pp4_it17 <= ap_reg_ppstg_tmp_19_reg_1263_pp4_it16;
        ap_reg_ppstg_tmp_19_reg_1263_pp4_it18 <= ap_reg_ppstg_tmp_19_reg_1263_pp4_it17;
        ap_reg_ppstg_tmp_19_reg_1263_pp4_it2 <= ap_reg_ppstg_tmp_19_reg_1263_pp4_it1;
        ap_reg_ppstg_tmp_19_reg_1263_pp4_it3 <= ap_reg_ppstg_tmp_19_reg_1263_pp4_it2;
        ap_reg_ppstg_tmp_19_reg_1263_pp4_it4 <= ap_reg_ppstg_tmp_19_reg_1263_pp4_it3;
        ap_reg_ppstg_tmp_19_reg_1263_pp4_it5 <= ap_reg_ppstg_tmp_19_reg_1263_pp4_it4;
        ap_reg_ppstg_tmp_19_reg_1263_pp4_it6 <= ap_reg_ppstg_tmp_19_reg_1263_pp4_it5;
        ap_reg_ppstg_tmp_19_reg_1263_pp4_it7 <= ap_reg_ppstg_tmp_19_reg_1263_pp4_it6;
        ap_reg_ppstg_tmp_19_reg_1263_pp4_it8 <= ap_reg_ppstg_tmp_19_reg_1263_pp4_it7;
        ap_reg_ppstg_tmp_19_reg_1263_pp4_it9 <= ap_reg_ppstg_tmp_19_reg_1263_pp4_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
        ap_reg_ppstg_exitcond_reg_1115_pp1_it1 <= exitcond_reg_1115;
        ap_reg_ppstg_exitcond_reg_1115_pp1_it2 <= ap_reg_ppstg_exitcond_reg_1115_pp1_it1;
        ap_reg_ppstg_exitcond_reg_1115_pp1_it3 <= ap_reg_ppstg_exitcond_reg_1115_pp1_it2;
        ap_reg_ppstg_exitcond_reg_1115_pp1_it4 <= ap_reg_ppstg_exitcond_reg_1115_pp1_it3;
        ap_reg_ppstg_exitcond_reg_1115_pp1_it5 <= ap_reg_ppstg_exitcond_reg_1115_pp1_it4;
        ap_reg_ppstg_exitcond_reg_1115_pp1_it6 <= ap_reg_ppstg_exitcond_reg_1115_pp1_it5;
        ap_reg_ppstg_indvar_reg_526_pp1_it1 <= indvar_reg_526;
        ap_reg_ppstg_indvar_reg_526_pp1_it2 <= ap_reg_ppstg_indvar_reg_526_pp1_it1;
        ap_reg_ppstg_indvar_reg_526_pp1_it3 <= ap_reg_ppstg_indvar_reg_526_pp1_it2;
        ap_reg_ppstg_indvar_reg_526_pp1_it4 <= ap_reg_ppstg_indvar_reg_526_pp1_it3;
        ap_reg_ppstg_indvar_reg_526_pp1_it5 <= ap_reg_ppstg_indvar_reg_526_pp1_it4;
        ap_reg_ppstg_indvar_reg_526_pp1_it6 <= ap_reg_ppstg_indvar_reg_526_pp1_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st14_fsm_6 == ap_CS_fsm)) begin
        b2_1_reg_1133 <= b2_1_fu_685_p2;
        master_portB_addr_reg_1138[0] <= tmp_8_fu_706_p1[0];
master_portB_addr_reg_1138[1] <= tmp_8_fu_706_p1[1];
master_portB_addr_reg_1138[2] <= tmp_8_fu_706_p1[2];
master_portB_addr_reg_1138[3] <= tmp_8_fu_706_p1[3];
master_portB_addr_reg_1138[4] <= tmp_8_fu_706_p1[4];
master_portB_addr_reg_1138[5] <= tmp_8_fu_706_p1[5];
master_portB_addr_reg_1138[6] <= tmp_8_fu_706_p1[6];
master_portB_addr_reg_1138[7] <= tmp_8_fu_706_p1[7];
master_portB_addr_reg_1138[8] <= tmp_8_fu_706_p1[8];
master_portB_addr_reg_1138[9] <= tmp_8_fu_706_p1[9];
master_portB_addr_reg_1138[10] <= tmp_8_fu_706_p1[10];
master_portB_addr_reg_1138[11] <= tmp_8_fu_706_p1[11];
master_portB_addr_reg_1138[12] <= tmp_8_fu_706_p1[12];
master_portB_addr_reg_1138[13] <= tmp_8_fu_706_p1[13];
master_portB_addr_reg_1138[14] <= tmp_8_fu_706_p1[14];
master_portB_addr_reg_1138[15] <= tmp_8_fu_706_p1[15];
master_portB_addr_reg_1138[16] <= tmp_8_fu_706_p1[16];
master_portB_addr_reg_1138[17] <= tmp_8_fu_706_p1[17];
master_portB_addr_reg_1138[18] <= tmp_8_fu_706_p1[18];
master_portB_addr_reg_1138[19] <= tmp_8_fu_706_p1[19];
master_portB_addr_reg_1138[20] <= tmp_8_fu_706_p1[20];
master_portB_addr_reg_1138[21] <= tmp_8_fu_706_p1[21];
master_portB_addr_reg_1138[22] <= tmp_8_fu_706_p1[22];
master_portB_addr_reg_1138[23] <= tmp_8_fu_706_p1[23];
master_portB_addr_reg_1138[24] <= tmp_8_fu_706_p1[24];
master_portB_addr_reg_1138[25] <= tmp_8_fu_706_p1[25];
master_portB_addr_reg_1138[26] <= tmp_8_fu_706_p1[26];
master_portB_addr_reg_1138[27] <= tmp_8_fu_706_p1[27];
master_portB_addr_reg_1138[28] <= tmp_8_fu_706_p1[28];
master_portB_addr_reg_1138[29] <= tmp_8_fu_706_p1[29];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1) & ~(ap_sig_bdd_610 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & (ap_const_lv1_0 == exitcond1_reg_1333))) begin
        c_buffer_load_reg_1351 <= c_buffer_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st24_fsm_9 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_reg_1162))) begin
        centre_buffer_count_addr_2_reg_1226 <= tmp_32_fu_845_p1;
        centre_buffer_sum_sq_addr_2_reg_1231 <= tmp_32_fu_845_p1;
        tmp_32_reg_1221[0] <= tmp_32_fu_845_p1[0];
tmp_32_reg_1221[1] <= tmp_32_fu_845_p1[1];
tmp_32_reg_1221[2] <= tmp_32_fu_845_p1[2];
tmp_32_reg_1221[3] <= tmp_32_fu_845_p1[3];
tmp_32_reg_1221[4] <= tmp_32_fu_845_p1[4];
tmp_32_reg_1221[5] <= tmp_32_fu_845_p1[5];
tmp_32_reg_1221[6] <= tmp_32_fu_845_p1[6];
tmp_32_reg_1221[7] <= tmp_32_fu_845_p1[7];
tmp_32_reg_1221[8] <= tmp_32_fu_845_p1[8];
tmp_32_reg_1221[9] <= tmp_32_fu_845_p1[9];
tmp_32_reg_1221[10] <= tmp_32_fu_845_p1[10];
tmp_32_reg_1221[11] <= tmp_32_fu_845_p1[11];
tmp_32_reg_1221[12] <= tmp_32_fu_845_p1[12];
tmp_32_reg_1221[13] <= tmp_32_fu_845_p1[13];
tmp_32_reg_1221[14] <= tmp_32_fu_845_p1[14];
tmp_32_reg_1221[15] <= tmp_32_fu_845_p1[15];
tmp_32_reg_1221[16] <= tmp_32_fu_845_p1[16];
tmp_32_reg_1221[17] <= tmp_32_fu_845_p1[17];
tmp_32_reg_1221[18] <= tmp_32_fu_845_p1[18];
tmp_32_reg_1221[19] <= tmp_32_fu_845_p1[19];
tmp_32_reg_1221[20] <= tmp_32_fu_845_p1[20];
tmp_32_reg_1221[21] <= tmp_32_fu_845_p1[21];
tmp_32_reg_1221[22] <= tmp_32_fu_845_p1[22];
tmp_32_reg_1221[23] <= tmp_32_fu_845_p1[23];
tmp_32_reg_1221[24] <= tmp_32_fu_845_p1[24];
tmp_32_reg_1221[25] <= tmp_32_fu_845_p1[25];
tmp_32_reg_1221[26] <= tmp_32_fu_845_p1[26];
tmp_32_reg_1221[27] <= tmp_32_fu_845_p1[27];
tmp_32_reg_1221[28] <= tmp_32_fu_845_p1[28];
tmp_32_reg_1221[29] <= tmp_32_fu_845_p1[29];
tmp_32_reg_1221[30] <= tmp_32_fu_845_p1[30];
tmp_32_reg_1221[31] <= tmp_32_fu_845_p1[31];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_const_lv1_0 == exitcond7_reg_1241) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm))) begin
        centre_buffer_count_load_reg_1275 <= centre_buffer_count_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_610 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)))) begin
        exitcond1_reg_1333 <= exitcond1_fu_1039_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
        exitcond2_reg_1144 <= exitcond2_fu_716_p2;
        indvar_next2_reg_1148 <= indvar_next2_fu_722_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st23_fsm_8 == ap_CS_fsm)) begin
        exitcond4_reg_1162 <= exitcond4_fu_739_p2;
        i_3_reg_1166 <= i_3_fu_745_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0))) begin
        exitcond7_reg_1241 <= exitcond7_fu_894_p2;
        i_2_reg_1245 <= i_2_fu_899_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
        exitcond_reg_1115 <= exitcond_fu_662_p2;
        indvar_next_reg_1119 <= indvar_next_fu_668_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (ap_const_lv1_0 == exitcond_fu_662_p2))) begin
        isIter0_reg_1124 <= isIter0_fu_674_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & (ap_const_lv1_0 == exitcond2_fu_716_p2))) begin
        isIter1_reg_1153 <= isIter1_fu_728_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_610 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & (ap_const_lv1_0 == exitcond1_fu_1039_p2))) begin
        isIter_reg_1347 <= isIter_fu_1055_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        lim_reg_1096[1] <= lim_fu_622_p2[1];
lim_reg_1096[2] <= lim_fu_622_p2[2];
lim_reg_1096[3] <= lim_fu_622_p2[3];
lim_reg_1096[4] <= lim_fu_622_p2[4];
lim_reg_1096[5] <= lim_fu_622_p2[5];
lim_reg_1096[6] <= lim_fu_622_p2[6];
lim_reg_1096[7] <= lim_fu_622_p2[7];
lim_reg_1096[8] <= lim_fu_622_p2[8];
lim_reg_1096[9] <= lim_fu_622_p2[9];
lim_reg_1096[10] <= lim_fu_622_p2[10];
lim_reg_1096[11] <= lim_fu_622_p2[11];
lim_reg_1096[12] <= lim_fu_622_p2[12];
lim_reg_1096[13] <= lim_fu_622_p2[13];
lim_reg_1096[14] <= lim_fu_622_p2[14];
lim_reg_1096[15] <= lim_fu_622_p2[15];
lim_reg_1096[16] <= lim_fu_622_p2[16];
lim_reg_1096[17] <= lim_fu_622_p2[17];
lim_reg_1096[18] <= lim_fu_622_p2[18];
lim_reg_1096[19] <= lim_fu_622_p2[19];
lim_reg_1096[20] <= lim_fu_622_p2[20];
lim_reg_1096[21] <= lim_fu_622_p2[21];
lim_reg_1096[22] <= lim_fu_622_p2[22];
lim_reg_1096[23] <= lim_fu_622_p2[23];
lim_reg_1096[24] <= lim_fu_622_p2[24];
lim_reg_1096[25] <= lim_fu_622_p2[25];
lim_reg_1096[26] <= lim_fu_622_p2[26];
lim_reg_1096[27] <= lim_fu_622_p2[27];
lim_reg_1096[28] <= lim_fu_622_p2[28];
lim_reg_1096[29] <= lim_fu_622_p2[29];
lim_reg_1096[30] <= lim_fu_622_p2[30];
lim_reg_1096[31] <= lim_fu_622_p2[31];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st65_fsm_14 == ap_CS_fsm)) begin
        master_portA_addr_1_reg_1318[0] <= tmp_11_fu_993_p1[0];
master_portA_addr_1_reg_1318[1] <= tmp_11_fu_993_p1[1];
master_portA_addr_1_reg_1318[2] <= tmp_11_fu_993_p1[2];
master_portA_addr_1_reg_1318[3] <= tmp_11_fu_993_p1[3];
master_portA_addr_1_reg_1318[4] <= tmp_11_fu_993_p1[4];
master_portA_addr_1_reg_1318[5] <= tmp_11_fu_993_p1[5];
master_portA_addr_1_reg_1318[6] <= tmp_11_fu_993_p1[6];
master_portA_addr_1_reg_1318[7] <= tmp_11_fu_993_p1[7];
master_portA_addr_1_reg_1318[8] <= tmp_11_fu_993_p1[8];
master_portA_addr_1_reg_1318[9] <= tmp_11_fu_993_p1[9];
master_portA_addr_1_reg_1318[10] <= tmp_11_fu_993_p1[10];
master_portA_addr_1_reg_1318[11] <= tmp_11_fu_993_p1[11];
master_portA_addr_1_reg_1318[12] <= tmp_11_fu_993_p1[12];
master_portA_addr_1_reg_1318[13] <= tmp_11_fu_993_p1[13];
master_portA_addr_1_reg_1318[14] <= tmp_11_fu_993_p1[14];
master_portA_addr_1_reg_1318[15] <= tmp_11_fu_993_p1[15];
master_portA_addr_1_reg_1318[16] <= tmp_11_fu_993_p1[16];
master_portA_addr_1_reg_1318[17] <= tmp_11_fu_993_p1[17];
master_portA_addr_1_reg_1318[18] <= tmp_11_fu_993_p1[18];
master_portA_addr_1_reg_1318[19] <= tmp_11_fu_993_p1[19];
master_portA_addr_1_reg_1318[20] <= tmp_11_fu_993_p1[20];
master_portA_addr_1_reg_1318[21] <= tmp_11_fu_993_p1[21];
master_portA_addr_1_reg_1318[22] <= tmp_11_fu_993_p1[22];
master_portA_addr_1_reg_1318[23] <= tmp_11_fu_993_p1[23];
master_portA_addr_1_reg_1318[24] <= tmp_11_fu_993_p1[24];
master_portA_addr_1_reg_1318[25] <= tmp_11_fu_993_p1[25];
master_portA_addr_1_reg_1318[26] <= tmp_11_fu_993_p1[26];
master_portA_addr_1_reg_1318[27] <= tmp_11_fu_993_p1[27];
master_portA_addr_1_reg_1318[28] <= tmp_11_fu_993_p1[28];
master_portA_addr_1_reg_1318[29] <= tmp_11_fu_993_p1[29];
        tmp_16_reg_1328[0] <= tmp_16_fu_1035_p1[0];
tmp_16_reg_1328[1] <= tmp_16_fu_1035_p1[1];
tmp_16_reg_1328[2] <= tmp_16_fu_1035_p1[2];
tmp_16_reg_1328[3] <= tmp_16_fu_1035_p1[3];
tmp_16_reg_1328[4] <= tmp_16_fu_1035_p1[4];
tmp_16_reg_1328[5] <= tmp_16_fu_1035_p1[5];
tmp_16_reg_1328[6] <= tmp_16_fu_1035_p1[6];
tmp_16_reg_1328[7] <= tmp_16_fu_1035_p1[7];
tmp_16_reg_1328[8] <= tmp_16_fu_1035_p1[8];
tmp_16_reg_1328[9] <= tmp_16_fu_1035_p1[9];
tmp_16_reg_1328[10] <= tmp_16_fu_1035_p1[10];
tmp_16_reg_1328[11] <= tmp_16_fu_1035_p1[11];
tmp_16_reg_1328[12] <= tmp_16_fu_1035_p1[12];
tmp_16_reg_1328[13] <= tmp_16_fu_1035_p1[13];
tmp_16_reg_1328[14] <= tmp_16_fu_1035_p1[14];
tmp_16_reg_1328[15] <= tmp_16_fu_1035_p1[15];
tmp_16_reg_1328[16] <= tmp_16_fu_1035_p1[16];
tmp_16_reg_1328[17] <= tmp_16_fu_1035_p1[17];
tmp_16_reg_1328[18] <= tmp_16_fu_1035_p1[18];
tmp_16_reg_1328[19] <= tmp_16_fu_1035_p1[19];
tmp_16_reg_1328[20] <= tmp_16_fu_1035_p1[20];
tmp_16_reg_1328[21] <= tmp_16_fu_1035_p1[21];
tmp_16_reg_1328[22] <= tmp_16_fu_1035_p1[22];
tmp_16_reg_1328[23] <= tmp_16_fu_1035_p1[23];
tmp_16_reg_1328[24] <= tmp_16_fu_1035_p1[24];
tmp_16_reg_1328[25] <= tmp_16_fu_1035_p1[25];
tmp_16_reg_1328[26] <= tmp_16_fu_1035_p1[26];
tmp_16_reg_1328[27] <= tmp_16_fu_1035_p1[27];
tmp_16_reg_1328[28] <= tmp_16_fu_1035_p1[28];
tmp_16_reg_1328[29] <= tmp_16_fu_1035_p1[29];
        tmp_20_add_i32_shr_reg_1323 <= {{tmp_13_fu_1019_p2[ap_const_lv32_1F : ap_const_lv32_2]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_reg_ppstg_exitcond_reg_1115_pp1_it5 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
        master_portA_addr_read_reg_1128 <= master_portA_datain;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_fu_627_p2))) begin
        master_portA_addr_reg_1104[0] <= tmp_6_fu_647_p1[0];
master_portA_addr_reg_1104[1] <= tmp_6_fu_647_p1[1];
master_portA_addr_reg_1104[2] <= tmp_6_fu_647_p1[2];
master_portA_addr_reg_1104[3] <= tmp_6_fu_647_p1[3];
master_portA_addr_reg_1104[4] <= tmp_6_fu_647_p1[4];
master_portA_addr_reg_1104[5] <= tmp_6_fu_647_p1[5];
master_portA_addr_reg_1104[6] <= tmp_6_fu_647_p1[6];
master_portA_addr_reg_1104[7] <= tmp_6_fu_647_p1[7];
master_portA_addr_reg_1104[8] <= tmp_6_fu_647_p1[8];
master_portA_addr_reg_1104[9] <= tmp_6_fu_647_p1[9];
master_portA_addr_reg_1104[10] <= tmp_6_fu_647_p1[10];
master_portA_addr_reg_1104[11] <= tmp_6_fu_647_p1[11];
master_portA_addr_reg_1104[12] <= tmp_6_fu_647_p1[12];
master_portA_addr_reg_1104[13] <= tmp_6_fu_647_p1[13];
master_portA_addr_reg_1104[14] <= tmp_6_fu_647_p1[14];
master_portA_addr_reg_1104[15] <= tmp_6_fu_647_p1[15];
master_portA_addr_reg_1104[16] <= tmp_6_fu_647_p1[16];
master_portA_addr_reg_1104[17] <= tmp_6_fu_647_p1[17];
master_portA_addr_reg_1104[18] <= tmp_6_fu_647_p1[18];
master_portA_addr_reg_1104[19] <= tmp_6_fu_647_p1[19];
master_portA_addr_reg_1104[20] <= tmp_6_fu_647_p1[20];
master_portA_addr_reg_1104[21] <= tmp_6_fu_647_p1[21];
master_portA_addr_reg_1104[22] <= tmp_6_fu_647_p1[22];
master_portA_addr_reg_1104[23] <= tmp_6_fu_647_p1[23];
master_portA_addr_reg_1104[24] <= tmp_6_fu_647_p1[24];
master_portA_addr_reg_1104[25] <= tmp_6_fu_647_p1[25];
master_portA_addr_reg_1104[26] <= tmp_6_fu_647_p1[26];
master_portA_addr_reg_1104[27] <= tmp_6_fu_647_p1[27];
master_portA_addr_reg_1104[28] <= tmp_6_fu_647_p1[28];
master_portA_addr_reg_1104[29] <= tmp_6_fu_647_p1[29];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1144_pp2_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
        master_portB_addr_read_reg_1157 <= master_portB_datain;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1) & (ap_const_lv1_0 == exitcond7_reg_1241))) begin
        p_s_reg_1301 <= p_s_fu_927_p3;
        total_distortion_1_reg_1313 <= total_distortion_1_fu_948_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_st24_fsm_9 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_reg_1162)) | ((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1) & (ap_const_lv1_0 == exitcond7_reg_1241)))) begin
        reg_597 <= centre_buffer_2_wgtCent_value_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_const_lv1_0 == exitcond7_fu_894_p2))) begin
        tmp_18_reg_1250[0] <= tmp_18_fu_905_p1[0];
tmp_18_reg_1250[1] <= tmp_18_fu_905_p1[1];
tmp_18_reg_1250[2] <= tmp_18_fu_905_p1[2];
tmp_18_reg_1250[3] <= tmp_18_fu_905_p1[3];
tmp_18_reg_1250[4] <= tmp_18_fu_905_p1[4];
tmp_18_reg_1250[5] <= tmp_18_fu_905_p1[5];
tmp_18_reg_1250[6] <= tmp_18_fu_905_p1[6];
tmp_18_reg_1250[7] <= tmp_18_fu_905_p1[7];
tmp_18_reg_1250[8] <= tmp_18_fu_905_p1[8];
tmp_18_reg_1250[9] <= tmp_18_fu_905_p1[9];
tmp_18_reg_1250[10] <= tmp_18_fu_905_p1[10];
tmp_18_reg_1250[11] <= tmp_18_fu_905_p1[11];
tmp_18_reg_1250[12] <= tmp_18_fu_905_p1[12];
tmp_18_reg_1250[13] <= tmp_18_fu_905_p1[13];
tmp_18_reg_1250[14] <= tmp_18_fu_905_p1[14];
tmp_18_reg_1250[15] <= tmp_18_fu_905_p1[15];
tmp_18_reg_1250[16] <= tmp_18_fu_905_p1[16];
tmp_18_reg_1250[17] <= tmp_18_fu_905_p1[17];
tmp_18_reg_1250[18] <= tmp_18_fu_905_p1[18];
tmp_18_reg_1250[19] <= tmp_18_fu_905_p1[19];
tmp_18_reg_1250[20] <= tmp_18_fu_905_p1[20];
tmp_18_reg_1250[21] <= tmp_18_fu_905_p1[21];
tmp_18_reg_1250[22] <= tmp_18_fu_905_p1[22];
tmp_18_reg_1250[23] <= tmp_18_fu_905_p1[23];
tmp_18_reg_1250[24] <= tmp_18_fu_905_p1[24];
tmp_18_reg_1250[25] <= tmp_18_fu_905_p1[25];
tmp_18_reg_1250[26] <= tmp_18_fu_905_p1[26];
tmp_18_reg_1250[27] <= tmp_18_fu_905_p1[27];
tmp_18_reg_1250[28] <= tmp_18_fu_905_p1[28];
tmp_18_reg_1250[29] <= tmp_18_fu_905_p1[29];
tmp_18_reg_1250[30] <= tmp_18_fu_905_p1[30];
tmp_18_reg_1250[31] <= tmp_18_fu_905_p1[31];
        tmp_19_reg_1263 <= tmp_19_fu_916_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_627_p2))) begin
        tmp_1_reg_1110 <= tmp_1_fu_657_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st23_fsm_8 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_739_p2))) begin
        tmp_27_reg_1181 <= tmp_27_fu_782_p2;
        tmp_38_reg_1171 <= tmp_38_fu_755_p1;
    end
end

/// ap_done assign process. ///
always @ (ap_CS_fsm or distortion_out1ack_in)
begin
    if (((ap_ST_st70_fsm_17 == ap_CS_fsm) & ~(distortion_out1ack_in == ap_const_logic_0))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or distortion_out1ack_in)
begin
    if (((ap_ST_st70_fsm_17 == ap_CS_fsm) & ~(distortion_out1ack_in == ap_const_logic_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// c_buffer_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it18 or tmp_22_fu_960_p1 or tmp_32_2_fu_979_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp4_it18)) begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            c_buffer_address0 = tmp_32_2_fu_979_p1;
        end else if ((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm)) begin
            c_buffer_address0 = tmp_22_fu_960_p1;
        end else begin
            c_buffer_address0 = 'bx;
        end
    end else begin
        c_buffer_address0 = 'bx;
    end
end

/// c_buffer_address1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it18 or ap_reg_ppiten_pp5_it0 or tmp_32_1_fu_969_p1 or tmp_29_fu_1050_p1)
begin
    if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it18))) begin
        c_buffer_address1 = tmp_32_1_fu_969_p1;
    end else if (((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0))) begin
        c_buffer_address1 = tmp_29_fu_1050_p1;
    end else begin
        c_buffer_address1 = 'bx;
    end
end

/// c_buffer_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it18)
begin
    if ((((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it18) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)))) begin
        c_buffer_ce0 = ap_const_logic_1;
    end else begin
        c_buffer_ce0 = ap_const_logic_0;
    end
end

/// c_buffer_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it18 or ap_reg_ppiten_pp5_it0 or ap_sig_bdd_610 or ap_reg_ppiten_pp5_it2)
begin
    if ((((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_610 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2))) | ((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it18)))) begin
        c_buffer_ce1 = ap_const_logic_1;
    end else begin
        c_buffer_ce1 = ap_const_logic_0;
    end
end

/// c_buffer_d0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it18 or grp_fu_934_p2 or grp_fu_954_p2)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp4_it18)) begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            c_buffer_d0 = grp_fu_954_p2;
        end else if ((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm)) begin
            c_buffer_d0 = grp_fu_934_p2;
        end else begin
            c_buffer_d0 = 'bx;
        end
    end else begin
        c_buffer_d0 = 'bx;
    end
end

/// c_buffer_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it18 or ap_reg_ppstg_exitcond7_reg_1241_pp4_it17 or ap_reg_ppstg_exitcond7_reg_1241_pp4_it18)
begin
    if ((((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it18) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1241_pp4_it17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it18) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1241_pp4_it18)))) begin
        c_buffer_we0 = ap_const_logic_1;
    end else begin
        c_buffer_we0 = ap_const_logic_0;
    end
end

/// c_buffer_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it18 or ap_reg_ppstg_exitcond7_reg_1241_pp4_it17)
begin
    if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it18) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1241_pp4_it17))) begin
        c_buffer_we1 = ap_const_logic_1;
    end else begin
        c_buffer_we1 = ap_const_logic_0;
    end
end

/// centre_buffer_0_wgtCent_value_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it0 or tmp_32_fu_845_p1 or tmp_18_reg_1250 or tmp_2_fu_613_p1 or tmp_33_fu_812_p1)
begin
    if ((ap_ST_st24_fsm_9 == ap_CS_fsm)) begin
        centre_buffer_0_wgtCent_value_address0 = tmp_32_fu_845_p1;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        centre_buffer_0_wgtCent_value_address0 = tmp_2_fu_613_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm))) begin
        centre_buffer_0_wgtCent_value_address0 = tmp_18_reg_1250;
    end else if ((ap_ST_st23_fsm_8 == ap_CS_fsm)) begin
        centre_buffer_0_wgtCent_value_address0 = tmp_33_fu_812_p1;
    end else begin
        centre_buffer_0_wgtCent_value_address0 = 'bx;
    end
end

/// centre_buffer_0_wgtCent_value_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it0)
begin
    if (((ap_ST_st24_fsm_9 == ap_CS_fsm) | (ap_ST_st3_fsm_2 == ap_CS_fsm) | (ap_ST_st23_fsm_8 == ap_CS_fsm) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)))) begin
        centre_buffer_0_wgtCent_value_ce0 = ap_const_logic_1;
    end else begin
        centre_buffer_0_wgtCent_value_ce0 = ap_const_logic_0;
    end
end

/// centre_buffer_0_wgtCent_value_d0 assign process. ///
always @ (ap_CS_fsm or tmp_36_fu_853_p2)
begin
    if ((ap_ST_st24_fsm_9 == ap_CS_fsm)) begin
        centre_buffer_0_wgtCent_value_d0 = tmp_36_fu_853_p2;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        centre_buffer_0_wgtCent_value_d0 = ap_const_lv32_0;
    end else begin
        centre_buffer_0_wgtCent_value_d0 = 'bx;
    end
end

/// centre_buffer_0_wgtCent_value_we0 assign process. ///
always @ (ap_CS_fsm or exitcond4_reg_1162 or exitcond6_fu_601_p2)
begin
    if ((((ap_ST_st24_fsm_9 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_reg_1162)) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond6_fu_601_p2)))) begin
        centre_buffer_0_wgtCent_value_we0 = ap_const_logic_1;
    end else begin
        centre_buffer_0_wgtCent_value_we0 = ap_const_logic_0;
    end
end

/// centre_buffer_1_wgtCent_value_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it0 or tmp_32_fu_845_p1 or tmp_18_reg_1250 or tmp_2_fu_613_p1 or tmp_33_fu_812_p1)
begin
    if ((ap_ST_st24_fsm_9 == ap_CS_fsm)) begin
        centre_buffer_1_wgtCent_value_address0 = tmp_32_fu_845_p1;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        centre_buffer_1_wgtCent_value_address0 = tmp_2_fu_613_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm))) begin
        centre_buffer_1_wgtCent_value_address0 = tmp_18_reg_1250;
    end else if ((ap_ST_st23_fsm_8 == ap_CS_fsm)) begin
        centre_buffer_1_wgtCent_value_address0 = tmp_33_fu_812_p1;
    end else begin
        centre_buffer_1_wgtCent_value_address0 = 'bx;
    end
end

/// centre_buffer_1_wgtCent_value_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it0)
begin
    if (((ap_ST_st24_fsm_9 == ap_CS_fsm) | (ap_ST_st3_fsm_2 == ap_CS_fsm) | (ap_ST_st23_fsm_8 == ap_CS_fsm) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)))) begin
        centre_buffer_1_wgtCent_value_ce0 = ap_const_logic_1;
    end else begin
        centre_buffer_1_wgtCent_value_ce0 = ap_const_logic_0;
    end
end

/// centre_buffer_1_wgtCent_value_d0 assign process. ///
always @ (ap_CS_fsm or tmp_42_1_fu_860_p2)
begin
    if ((ap_ST_st24_fsm_9 == ap_CS_fsm)) begin
        centre_buffer_1_wgtCent_value_d0 = tmp_42_1_fu_860_p2;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        centre_buffer_1_wgtCent_value_d0 = ap_const_lv32_0;
    end else begin
        centre_buffer_1_wgtCent_value_d0 = 'bx;
    end
end

/// centre_buffer_1_wgtCent_value_we0 assign process. ///
always @ (ap_CS_fsm or exitcond4_reg_1162 or exitcond6_fu_601_p2)
begin
    if ((((ap_ST_st24_fsm_9 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_reg_1162)) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond6_fu_601_p2)))) begin
        centre_buffer_1_wgtCent_value_we0 = ap_const_logic_1;
    end else begin
        centre_buffer_1_wgtCent_value_we0 = ap_const_logic_0;
    end
end

/// centre_buffer_2_wgtCent_value_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it0 or tmp_32_reg_1221 or tmp_18_reg_1250 or tmp_2_fu_613_p1 or tmp_33_fu_812_p1)
begin
    if ((ap_ST_st25_fsm_10 == ap_CS_fsm)) begin
        centre_buffer_2_wgtCent_value_address0 = tmp_32_reg_1221;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        centre_buffer_2_wgtCent_value_address0 = tmp_2_fu_613_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm))) begin
        centre_buffer_2_wgtCent_value_address0 = tmp_18_reg_1250;
    end else if ((ap_ST_st23_fsm_8 == ap_CS_fsm)) begin
        centre_buffer_2_wgtCent_value_address0 = tmp_33_fu_812_p1;
    end else begin
        centre_buffer_2_wgtCent_value_address0 = 'bx;
    end
end

/// centre_buffer_2_wgtCent_value_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it0)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) | (ap_ST_st23_fsm_8 == ap_CS_fsm) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) | (ap_ST_st25_fsm_10 == ap_CS_fsm))) begin
        centre_buffer_2_wgtCent_value_ce0 = ap_const_logic_1;
    end else begin
        centre_buffer_2_wgtCent_value_ce0 = ap_const_logic_0;
    end
end

/// centre_buffer_2_wgtCent_value_d0 assign process. ///
always @ (ap_CS_fsm or tmp_42_2_fu_881_p2)
begin
    if ((ap_ST_st25_fsm_10 == ap_CS_fsm)) begin
        centre_buffer_2_wgtCent_value_d0 = tmp_42_2_fu_881_p2;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        centre_buffer_2_wgtCent_value_d0 = ap_const_lv32_0;
    end else begin
        centre_buffer_2_wgtCent_value_d0 = 'bx;
    end
end

/// centre_buffer_2_wgtCent_value_we0 assign process. ///
always @ (ap_CS_fsm or exitcond4_reg_1162 or exitcond6_fu_601_p2)
begin
    if ((((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond6_fu_601_p2)) | ((ap_const_lv1_0 == exitcond4_reg_1162) & (ap_ST_st25_fsm_10 == ap_CS_fsm)))) begin
        centre_buffer_2_wgtCent_value_we0 = ap_const_logic_1;
    end else begin
        centre_buffer_2_wgtCent_value_we0 = ap_const_logic_0;
    end
end

/// centre_buffer_count_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it0 or tmp_32_fu_845_p1 or centre_buffer_count_addr_2_reg_1226 or tmp_18_fu_905_p1 or tmp_2_fu_613_p1)
begin
    if ((ap_ST_st25_fsm_10 == ap_CS_fsm)) begin
        centre_buffer_count_address0 = centre_buffer_count_addr_2_reg_1226;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        centre_buffer_count_address0 = tmp_2_fu_613_p1;
    end else if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0))) begin
        centre_buffer_count_address0 = tmp_18_fu_905_p1;
    end else if ((ap_ST_st24_fsm_9 == ap_CS_fsm)) begin
        centre_buffer_count_address0 = tmp_32_fu_845_p1;
    end else begin
        centre_buffer_count_address0 = 'bx;
    end
end

/// centre_buffer_count_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it0)
begin
    if (((ap_ST_st24_fsm_9 == ap_CS_fsm) | (ap_ST_st3_fsm_2 == ap_CS_fsm) | ((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0)) | (ap_ST_st25_fsm_10 == ap_CS_fsm))) begin
        centre_buffer_count_ce0 = ap_const_logic_1;
    end else begin
        centre_buffer_count_ce0 = ap_const_logic_0;
    end
end

/// centre_buffer_count_d0 assign process. ///
always @ (ap_CS_fsm or tmp_34_fu_867_p2)
begin
    if ((ap_ST_st25_fsm_10 == ap_CS_fsm)) begin
        centre_buffer_count_d0 = tmp_34_fu_867_p2;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        centre_buffer_count_d0 = ap_const_lv32_0;
    end else begin
        centre_buffer_count_d0 = 'bx;
    end
end

/// centre_buffer_count_we0 assign process. ///
always @ (ap_CS_fsm or exitcond4_reg_1162 or exitcond6_fu_601_p2)
begin
    if ((((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond6_fu_601_p2)) | ((ap_const_lv1_0 == exitcond4_reg_1162) & (ap_ST_st25_fsm_10 == ap_CS_fsm)))) begin
        centre_buffer_count_we0 = ap_const_logic_1;
    end else begin
        centre_buffer_count_we0 = ap_const_logic_0;
    end
end

/// centre_buffer_sum_sq_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it0 or tmp_32_fu_845_p1 or centre_buffer_sum_sq_addr_2_reg_1231 or tmp_18_reg_1250 or tmp_2_fu_613_p1)
begin
    if ((ap_ST_st25_fsm_10 == ap_CS_fsm)) begin
        centre_buffer_sum_sq_address0 = centre_buffer_sum_sq_addr_2_reg_1231;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        centre_buffer_sum_sq_address0 = tmp_2_fu_613_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm))) begin
        centre_buffer_sum_sq_address0 = tmp_18_reg_1250;
    end else if ((ap_ST_st24_fsm_9 == ap_CS_fsm)) begin
        centre_buffer_sum_sq_address0 = tmp_32_fu_845_p1;
    end else begin
        centre_buffer_sum_sq_address0 = 'bx;
    end
end

/// centre_buffer_sum_sq_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it0)
begin
    if (((ap_ST_st24_fsm_9 == ap_CS_fsm) | (ap_ST_st3_fsm_2 == ap_CS_fsm) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) | (ap_ST_st25_fsm_10 == ap_CS_fsm))) begin
        centre_buffer_sum_sq_ce0 = ap_const_logic_1;
    end else begin
        centre_buffer_sum_sq_ce0 = ap_const_logic_0;
    end
end

/// centre_buffer_sum_sq_d0 assign process. ///
always @ (ap_CS_fsm or tmp_35_fu_874_p2)
begin
    if ((ap_ST_st25_fsm_10 == ap_CS_fsm)) begin
        centre_buffer_sum_sq_d0 = tmp_35_fu_874_p2;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        centre_buffer_sum_sq_d0 = ap_const_lv32_0;
    end else begin
        centre_buffer_sum_sq_d0 = 'bx;
    end
end

/// centre_buffer_sum_sq_we0 assign process. ///
always @ (ap_CS_fsm or exitcond4_reg_1162 or exitcond6_fu_601_p2)
begin
    if ((((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond6_fu_601_p2)) | ((ap_const_lv1_0 == exitcond4_reg_1162) & (ap_ST_st25_fsm_10 == ap_CS_fsm)))) begin
        centre_buffer_sum_sq_we0 = ap_const_logic_1;
    end else begin
        centre_buffer_sum_sq_we0 = ap_const_logic_0;
    end
end

/// centres_out_addr0ack_out assign process. ///
always @ (ap_CS_fsm or distortion_out1ack_in)
begin
    if (((ap_ST_st70_fsm_17 == ap_CS_fsm) & ~(distortion_out1ack_in == ap_const_logic_0))) begin
        centres_out_addr0ack_out = ap_const_logic_1;
    end else begin
        centres_out_addr0ack_out = ap_const_logic_0;
    end
end

/// data_points_in_addr0ack_out assign process. ///
always @ (ap_CS_fsm or distortion_out1ack_in)
begin
    if (((ap_ST_st70_fsm_17 == ap_CS_fsm) & ~(distortion_out1ack_in == ap_const_logic_0))) begin
        data_points_in_addr0ack_out = ap_const_logic_1;
    end else begin
        data_points_in_addr0ack_out = ap_const_logic_0;
    end
end

/// distortion_out1ack_in assign process. ///
always @ (distortion_out1vld_reg)
begin
    if (((ap_const_logic_0 == distortion_out1vld_reg) | ((ap_const_logic_1 == distortion_out1vld_reg) & (ap_const_logic_1 == ap_const_logic_1)))) begin
        distortion_out1ack_in = ap_const_logic_1;
    end else begin
        distortion_out1ack_in = ap_const_logic_0;
    end
end

/// distortion_out1vld_in assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st69_fsm_16 == ap_CS_fsm)) begin
        distortion_out1vld_in = ap_const_logic_1;
    end else begin
        distortion_out1vld_in = ap_const_logic_0;
    end
end

/// i5_phi_fu_578_p4 assign process. ///
always @ (ap_CS_fsm or i5_reg_574 or ap_reg_ppiten_pp4_it1 or exitcond7_reg_1241 or i_2_reg_1245)
begin
    if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1) & (ap_const_lv1_0 == exitcond7_reg_1241))) begin
        i5_phi_fu_578_p4 = i_2_reg_1245;
    end else begin
        i5_phi_fu_578_p4 = i5_reg_574;
    end
end

/// i_buffer_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp2_it7 or tmp_37_fu_734_p1 or tmp_24_fu_765_p1 or tmp_26_fu_826_p1)
begin
    if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7))) begin
        i_buffer_address0 = tmp_37_fu_734_p1;
    end else if ((ap_ST_st24_fsm_9 == ap_CS_fsm)) begin
        i_buffer_address0 = tmp_26_fu_826_p1;
    end else if ((ap_ST_st23_fsm_8 == ap_CS_fsm)) begin
        i_buffer_address0 = tmp_24_fu_765_p1;
    end else begin
        i_buffer_address0 = 'bx;
    end
end

/// i_buffer_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_264 or ap_reg_ppiten_pp2_it6 or ap_reg_ppiten_pp2_it7)
begin
    if (((ap_ST_st24_fsm_9 == ap_CS_fsm) | (ap_ST_st23_fsm_8 == ap_CS_fsm) | ((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6))))) begin
        i_buffer_ce0 = ap_const_logic_1;
    end else begin
        i_buffer_ce0 = ap_const_logic_0;
    end
end

/// i_buffer_we0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_264 or ap_reg_ppiten_pp2_it6 or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_exitcond2_reg_1144_pp2_it6)
begin
    if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1144_pp2_it6))) begin
        i_buffer_we0 = ap_const_logic_1;
    end else begin
        i_buffer_we0 = ap_const_logic_0;
    end
end

/// indvar2_phi_fu_542_p4 assign process. ///
always @ (ap_CS_fsm or indvar2_reg_538 or ap_reg_ppiten_pp2_it1 or exitcond2_reg_1144 or indvar_next2_reg_1148)
begin
    if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_lv1_0 == exitcond2_reg_1144))) begin
        indvar2_phi_fu_542_p4 = indvar_next2_reg_1148;
    end else begin
        indvar2_phi_fu_542_p4 = indvar2_reg_538;
    end
end

/// indvar_phi_fu_530_p4 assign process. ///
always @ (ap_CS_fsm or indvar_reg_526 or ap_reg_ppiten_pp1_it1 or exitcond_reg_1115 or indvar_next_reg_1119)
begin
    if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (exitcond_reg_1115 == ap_const_lv1_0))) begin
        indvar_phi_fu_530_p4 = indvar_next_reg_1119;
    end else begin
        indvar_phi_fu_530_p4 = indvar_reg_526;
    end
end

/// k0ack_out assign process. ///
always @ (ap_CS_fsm or distortion_out1ack_in)
begin
    if (((ap_ST_st70_fsm_17 == ap_CS_fsm) & ~(distortion_out1ack_in == ap_const_logic_0))) begin
        k0ack_out = ap_const_logic_1;
    end else begin
        k0ack_out = ap_const_logic_0;
    end
end

/// kernel_info_in_addr0ack_out assign process. ///
always @ (ap_CS_fsm or distortion_out1ack_in)
begin
    if (((ap_ST_st70_fsm_17 == ap_CS_fsm) & ~(distortion_out1ack_in == ap_const_logic_0))) begin
        kernel_info_in_addr0ack_out = ap_const_logic_1;
    end else begin
        kernel_info_in_addr0ack_out = ap_const_logic_0;
    end
end

/// master_portA_address assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or exitcond_reg_1115 or ap_sig_bdd_230 or ap_reg_ppiten_pp1_it6 or master_portA_addr_reg_1104 or isIter0_reg_1124 or master_portA_addr_1_reg_1318 or ap_reg_ppstg_exitcond1_reg_1333_pp5_it1 or ap_sig_bdd_610 or ap_reg_ppiten_pp5_it2 or ap_reg_ppstg_isIter_reg_1347_pp5_it1)
begin
    if (((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1333_pp5_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_610 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == ap_reg_ppstg_isIter_reg_1347_pp5_it1))) begin
        master_portA_address = master_portA_addr_1_reg_1318;
    end else if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (exitcond_reg_1115 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_1124))) begin
        master_portA_address = master_portA_addr_reg_1104;
    end else begin
        master_portA_address = 'bx;
    end
end

/// master_portA_req_din assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or exitcond_reg_1115 or ap_sig_bdd_230 or ap_reg_ppiten_pp1_it6 or isIter0_reg_1124 or ap_reg_ppstg_exitcond1_reg_1333_pp5_it1 or ap_sig_bdd_610 or ap_reg_ppiten_pp5_it2 or ap_reg_ppstg_isIter_reg_1347_pp5_it1)
begin
    if ((((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1333_pp5_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_610 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == ap_reg_ppstg_isIter_reg_1347_pp5_it1)) | ((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1333_pp5_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_610 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2))))) begin
        master_portA_req_din = ap_const_logic_1;
    end else if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (exitcond_reg_1115 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_1124))) begin
        master_portA_req_din = ap_const_logic_0;
    end else begin
        master_portA_req_din = ap_const_logic_0;
    end
end

/// master_portA_req_write assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or exitcond_reg_1115 or ap_sig_bdd_230 or ap_reg_ppiten_pp1_it6 or isIter0_reg_1124 or ap_reg_ppstg_exitcond1_reg_1333_pp5_it1 or ap_sig_bdd_610 or ap_reg_ppiten_pp5_it2 or ap_reg_ppstg_isIter_reg_1347_pp5_it1)
begin
    if ((((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (exitcond_reg_1115 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_1124)) | ((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1333_pp5_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_610 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == ap_reg_ppstg_isIter_reg_1347_pp5_it1)) | ((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1333_pp5_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_610 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2))))) begin
        master_portA_req_write = ap_const_logic_1;
    end else begin
        master_portA_req_write = ap_const_logic_0;
    end
end

/// master_portA_rsp_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond_reg_1115_pp1_it5 or ap_sig_bdd_230 or ap_reg_ppiten_pp1_it6)
begin
    if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_reg_ppstg_exitcond_reg_1115_pp1_it5 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
        master_portA_rsp_read = ap_const_logic_1;
    end else begin
        master_portA_rsp_read = ap_const_logic_0;
    end
end

/// master_portA_size assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or exitcond_reg_1115 or ap_sig_bdd_230 or ap_reg_ppiten_pp1_it6 or isIter0_reg_1124 or tmp_16_reg_1328 or ap_reg_ppstg_exitcond1_reg_1333_pp5_it1 or ap_sig_bdd_610 or ap_reg_ppiten_pp5_it2 or ap_reg_ppstg_isIter_reg_1347_pp5_it1)
begin
    if (((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1333_pp5_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_610 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == ap_reg_ppstg_isIter_reg_1347_pp5_it1))) begin
        master_portA_size = tmp_16_reg_1328;
    end else if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (exitcond_reg_1115 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_1124))) begin
        master_portA_size = ap_const_lv32_C;
    end else begin
        master_portA_size = 'bx;
    end
end

/// master_portB_req_write assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp2_it1 or exitcond2_reg_1144 or ap_sig_bdd_264 or ap_reg_ppiten_pp2_it6 or isIter1_reg_1153)
begin
    if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & (ap_const_lv1_0 == exitcond2_reg_1144) & ~(ap_const_lv1_0 == isIter1_reg_1153))) begin
        master_portB_req_write = ap_const_logic_1;
    end else begin
        master_portB_req_write = ap_const_logic_0;
    end
end

/// master_portB_rsp_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond2_reg_1144_pp2_it5 or ap_sig_bdd_264 or ap_reg_ppiten_pp2_it6)
begin
    if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1144_pp2_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
        master_portB_rsp_read = ap_const_logic_1;
    end else begin
        master_portB_rsp_read = ap_const_logic_0;
    end
end

/// n0ack_out assign process. ///
always @ (ap_CS_fsm or distortion_out1ack_in)
begin
    if (((ap_ST_st70_fsm_17 == ap_CS_fsm) & ~(distortion_out1ack_in == ap_const_logic_0))) begin
        n0ack_out = ap_const_logic_1;
    end else begin
        n0ack_out = ap_const_logic_0;
    end
end

/// p_buffer_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it7 or tmp_28_fu_680_p1 or tmp_31_fu_792_p1)
begin
    if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7))) begin
        p_buffer_address0 = tmp_28_fu_680_p1;
    end else if ((ap_ST_st23_fsm_8 == ap_CS_fsm)) begin
        p_buffer_address0 = tmp_31_fu_792_p1;
    end else begin
        p_buffer_address0 = 'bx;
    end
end

/// p_buffer_address1 assign process. ///
always @ (ap_CS_fsm or tmp_36_1_fu_807_p1 or tmp_36_2_fu_840_p1)
begin
    if ((ap_ST_st24_fsm_9 == ap_CS_fsm)) begin
        p_buffer_address1 = tmp_36_2_fu_840_p1;
    end else if ((ap_ST_st23_fsm_8 == ap_CS_fsm)) begin
        p_buffer_address1 = tmp_36_1_fu_807_p1;
    end else begin
        p_buffer_address1 = 'bx;
    end
end

/// p_buffer_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_230 or ap_reg_ppiten_pp1_it6 or ap_reg_ppiten_pp1_it7)
begin
    if (((ap_ST_st23_fsm_8 == ap_CS_fsm) | ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))))) begin
        p_buffer_ce0 = ap_const_logic_1;
    end else begin
        p_buffer_ce0 = ap_const_logic_0;
    end
end

/// p_buffer_ce1 assign process. ///
always @ (ap_CS_fsm)
begin
    if (((ap_ST_st24_fsm_9 == ap_CS_fsm) | (ap_ST_st23_fsm_8 == ap_CS_fsm))) begin
        p_buffer_ce1 = ap_const_logic_1;
    end else begin
        p_buffer_ce1 = ap_const_logic_0;
    end
end

/// p_buffer_we0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_230 or ap_reg_ppiten_pp1_it6 or ap_reg_ppiten_pp1_it7 or ap_reg_ppstg_exitcond_reg_1115_pp1_it6)
begin
    if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1115_pp1_it6))) begin
        p_buffer_we0 = ap_const_logic_1;
    end else begin
        p_buffer_we0 = ap_const_logic_0;
    end
end

/// total_distortion_phi_fu_566_p4 assign process. ///
always @ (ap_CS_fsm or total_distortion_reg_561 or ap_reg_ppiten_pp4_it2 or ap_reg_ppstg_exitcond7_reg_1241_pp4_it1 or total_distortion_1_reg_1313)
begin
    if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it2) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1241_pp4_it1))) begin
        total_distortion_phi_fu_566_p4 = total_distortion_1_reg_1313;
    end else begin
        total_distortion_phi_fu_566_p4 = total_distortion_reg_561;
    end
end
always @ (ap_start or ap_CS_fsm or distortion_out1ack_in or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_sig_bdd_230 or ap_reg_ppiten_pp1_it6 or ap_reg_ppiten_pp1_it7 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it1 or ap_sig_bdd_264 or ap_reg_ppiten_pp2_it6 or ap_reg_ppiten_pp2_it7 or ap_reg_ppiten_pp4_it0 or ap_reg_ppiten_pp4_it1 or ap_reg_ppiten_pp4_it17 or ap_reg_ppiten_pp4_it18 or tmp_3_fu_627_p2 or exitcond_fu_662_p2 or exitcond2_fu_716_p2 or exitcond4_fu_739_p2 or exitcond7_fu_894_p2 or exitcond1_fu_1039_p2 or ap_reg_ppiten_pp5_it0 or ap_reg_ppiten_pp5_it1 or ap_sig_bdd_610 or ap_reg_ppiten_pp5_it2 or exitcond6_fu_601_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            ap_NS_fsm = ap_ST_st3_fsm_2;
        ap_ST_st3_fsm_2 : 
            if ((ap_const_lv1_0 == exitcond6_fu_601_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st4_fsm_3 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        ap_ST_st5_fsm_4 : 
            if (~(ap_const_lv1_0 == tmp_3_fu_627_p2)) begin
                ap_NS_fsm = ap_ST_pp4_stg0_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_5;
            end
        ap_ST_pp1_stg0_fsm_5 : 
            if ((~((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~(ap_const_lv1_0 == exitcond_fu_662_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_5;
            end else if ((((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_230 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~(ap_const_lv1_0 == exitcond_fu_662_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_st14_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_5;
            end
        ap_ST_st14_fsm_6 : 
            ap_NS_fsm = ap_ST_pp2_stg0_fsm_7;
        ap_ST_pp2_stg0_fsm_7 : 
            if ((~((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_lv1_0 == exitcond2_fu_716_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_7;
            end else if ((((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_264 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_lv1_0 == exitcond2_fu_716_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
                ap_NS_fsm = ap_ST_st23_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_7;
            end
        ap_ST_st23_fsm_8 : 
            if ((ap_const_lv1_0 == exitcond4_fu_739_p2)) begin
                ap_NS_fsm = ap_ST_st24_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st26_fsm_11;
            end
        ap_ST_st24_fsm_9 : 
            ap_NS_fsm = ap_ST_st25_fsm_10;
        ap_ST_st25_fsm_10 : 
            ap_NS_fsm = ap_ST_st23_fsm_8;
        ap_ST_st26_fsm_11 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        ap_ST_pp4_stg0_fsm_12 : 
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & ~(ap_const_lv1_0 == exitcond7_fu_894_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp4_it1))) begin
                ap_NS_fsm = ap_ST_pp4_stg1_fsm_13;
            end else begin
                ap_NS_fsm = ap_ST_st65_fsm_14;
            end
        ap_ST_pp4_stg1_fsm_13 : 
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp4_it18) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm) & ~(ap_const_logic_1 == ap_reg_ppiten_pp4_it17))) begin
                ap_NS_fsm = ap_ST_pp4_stg0_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_st65_fsm_14;
            end
        ap_ST_st65_fsm_14 : 
            ap_NS_fsm = ap_ST_pp5_stg0_fsm_15;
        ap_ST_pp5_stg0_fsm_15 : 
            if ((~((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_610 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_610 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == exitcond1_fu_1039_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)))) begin
                ap_NS_fsm = ap_ST_pp5_stg0_fsm_15;
            end else if ((((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_610 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_610 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == exitcond1_fu_1039_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)))) begin
                ap_NS_fsm = ap_ST_st69_fsm_16;
            end else begin
                ap_NS_fsm = ap_ST_pp5_stg0_fsm_15;
            end
        ap_ST_st69_fsm_16 : 
            ap_NS_fsm = ap_ST_st70_fsm_17;
        ap_ST_st70_fsm_17 : 
            if (~(distortion_out1ack_in == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st70_fsm_17;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end

/// ap_sig_bdd_230 assign process. ///
always @ (master_portA_rsp_empty_n or ap_reg_ppstg_exitcond_reg_1115_pp1_it5)
begin
    ap_sig_bdd_230 = ((master_portA_rsp_empty_n == ap_const_logic_0) & (ap_reg_ppstg_exitcond_reg_1115_pp1_it5 == ap_const_lv1_0));
end

/// ap_sig_bdd_264 assign process. ///
always @ (master_portB_rsp_empty_n or ap_reg_ppstg_exitcond2_reg_1144_pp2_it5)
begin
    ap_sig_bdd_264 = ((master_portB_rsp_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1144_pp2_it5));
end

/// ap_sig_bdd_610 assign process. ///
always @ (master_portA_req_full_n or ap_reg_ppstg_exitcond1_reg_1333_pp5_it1)
begin
    ap_sig_bdd_610 = ((master_portA_req_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1333_pp5_it1));
end
assign b2_1_fu_685_p2 = (b2_reg_514 + ap_const_lv32_C);
assign b_1_fu_888_p2 = (b_reg_502 + ap_const_lv32_8);
assign c_buffer_d1 = grp_fu_941_p2;
assign distortion_out = distortion_out1data_reg;
assign exitcond1_fu_1039_p2 = (indvar1_reg_585 == tmp_20_add_i32_shr_reg_1323? 1'b1: 1'b0);
assign exitcond2_fu_716_p2 = (indvar2_phi_fu_542_p4 == ap_const_lv4_8? 1'b1: 1'b0);
assign exitcond4_fu_739_p2 = (i1_reg_550 == ap_const_lv3_4? 1'b1: 1'b0);
assign exitcond6_fu_601_p2 = (i_reg_491 == ap_const_lv9_100? 1'b1: 1'b0);
assign exitcond7_fu_894_p2 = (i5_phi_fu_578_p4 == tmp_1_reg_1110? 1'b1: 1'b0);
assign exitcond_fu_662_p2 = (indvar_phi_fu_530_p4 == ap_const_lv4_C? 1'b1: 1'b0);
assign grp_fu_934_ce = ap_const_logic_1;
assign grp_fu_934_p0 = centre_buffer_0_wgtCent_value_q0;
assign grp_fu_934_p1 = p_s_fu_927_p3;
assign grp_fu_941_ce = ap_const_logic_1;
assign grp_fu_941_p0 = centre_buffer_1_wgtCent_value_q0;
assign grp_fu_941_p1 = p_s_fu_927_p3;
assign grp_fu_954_ce = ap_const_logic_1;
assign grp_fu_954_p0 = reg_597;
assign grp_fu_954_p1 = p_s_reg_1301;
assign i1_cast2_fu_751_p1 = $unsigned(i1_reg_550);
assign i_1_fu_607_p2 = (i_reg_491 + ap_const_lv9_1);
assign i_2_fu_899_p2 = (i5_phi_fu_578_p4 + ap_const_lv32_1);
assign i_3_fu_745_p2 = (i1_reg_550 + ap_const_lv3_1);
assign i_buffer_d0 = master_portB_addr_read_reg_1157;
assign indvar_next1_fu_1044_p2 = (indvar1_reg_585 + ap_const_lv30_1);
assign indvar_next2_fu_722_p2 = (indvar2_phi_fu_542_p4 + ap_const_lv4_1);
assign indvar_next_fu_668_p2 = (indvar_phi_fu_530_p4 + ap_const_lv4_1);
assign isIter0_fu_674_p2 = (indvar_phi_fu_530_p4 == ap_const_lv4_0? 1'b1: 1'b0);
assign isIter1_fu_728_p2 = (indvar2_phi_fu_542_p4 == ap_const_lv4_0? 1'b1: 1'b0);
assign isIter_fu_1055_p2 = (indvar1_reg_585 == ap_const_lv30_0? 1'b1: 1'b0);
assign lim_fu_622_p2 = n0data_reg << ap_const_lv32_1;
assign master_portA_dataout = c_buffer_load_reg_1351;
assign master_portB_address = master_portB_addr_reg_1138;
assign master_portB_dataout = ap_const_lv32_0;
assign master_portB_req_din = ap_const_logic_0;
assign master_portB_size = ap_const_lv32_8;
assign p_buffer_d0 = master_portA_addr_read_reg_1128;
assign p_s_fu_927_p3 = ((tmp_20_fu_922_p2)? ap_const_lv32_1: centre_buffer_count_load_reg_1275);
assign p_shl_cast_fu_778_p1 = $unsigned(p_shl_fu_770_p3);
assign p_shl_fu_770_p3 = {{tmp_38_fu_755_p1}, {ap_const_lv2_0}};
assign tmp_10_fu_984_p4 = {{centres_out_addr0data_reg[ap_const_lv32_1F : ap_const_lv32_2]}};
assign tmp_11_fu_993_p1 = $unsigned(tmp_10_fu_984_p4);
assign tmp_12_fu_1008_p2 = (tmp_14_fu_1003_p2 - k0data_reg);
assign tmp_13_fu_1019_p2 = (tmp_15_fu_1013_p2 + ap_const_lv32_C);
assign tmp_14_fu_1003_p2 = k0data_reg << ap_const_lv32_2;
assign tmp_15_fu_1013_p2 = tmp_12_fu_1008_p2 << ap_const_lv32_2;
assign tmp_16_fu_1035_p1 = $unsigned(tmp_20_add_i32_shr_fu_1025_p4);
assign tmp_18_fu_905_p1 = $unsigned(i5_phi_fu_578_p4);
assign tmp_19_fu_916_p2 = (tmp_23_fu_910_p2 - i5_phi_fu_578_p4);
assign tmp_1_fu_657_p2 = (k0data_reg + ap_const_lv32_1);
assign tmp_20_add_i32_shr_fu_1025_p4 = {{tmp_13_fu_1019_p2[ap_const_lv32_1F : ap_const_lv32_2]}};
assign tmp_20_fu_922_p2 = (centre_buffer_count_load_reg_1275 == ap_const_lv32_0? 1'b1: 1'b0);
assign tmp_22_fu_960_p1 = $unsigned(ap_reg_ppstg_tmp_19_reg_1263_pp4_it17);
assign tmp_23_fu_910_p2 = i5_phi_fu_578_p4 << ap_const_lv32_2;
assign tmp_24_fu_765_p1 = $unsigned(tmp_39_fu_759_p2);
assign tmp_25_fu_819_p3 = {{tmp_38_reg_1171}, {ap_const_lv1_1}};
assign tmp_26_fu_826_p1 = $unsigned(tmp_25_fu_819_p3);
assign tmp_27_fu_782_p2 = (p_shl_cast_fu_778_p1 - i1_cast2_fu_751_p1);
assign tmp_28_fu_680_p1 = $unsigned(ap_reg_ppstg_indvar_reg_526_pp1_it6);
assign tmp_29_fu_1050_p1 = $unsigned(indvar1_reg_585);
assign tmp_2_fu_613_p1 = $unsigned(i_reg_491);
assign tmp_31_1_fu_964_p2 = (ap_reg_ppstg_tmp_19_reg_1263_pp4_it17 + ap_const_lv32_1);
assign tmp_31_2_fu_974_p2 = (ap_reg_ppstg_tmp_19_reg_1263_pp4_it18 + ap_const_lv32_2);
assign tmp_31_fu_792_p0 = $signed(tmp_27_fu_782_p2);
assign tmp_31_fu_792_p1 = $unsigned(tmp_31_fu_792_p0);
assign tmp_32_1_fu_969_p1 = $unsigned(tmp_31_1_fu_964_p2);
assign tmp_32_2_fu_979_p1 = $unsigned(tmp_31_2_fu_974_p2);
assign tmp_32_fu_845_p1 = $unsigned(i_buffer_q0);
assign tmp_33_fu_812_p1 = $unsigned(i1_reg_550);
assign tmp_34_fu_867_p2 = (centre_buffer_count_q0 + ap_const_lv32_1);
assign tmp_35_1_fu_797_p2 = (tmp_27_fu_782_p2 + ap_const_lv5_1);
assign tmp_35_2_fu_831_p2 = (tmp_27_reg_1181 + ap_const_lv5_2);
assign tmp_35_fu_874_p2 = (centre_buffer_sum_sq_q0 + i_buffer_q0);
assign tmp_36_1_fu_807_p0 = $signed(tmp_35_1_fu_797_p2);
assign tmp_36_1_fu_807_p1 = $unsigned(tmp_36_1_fu_807_p0);
assign tmp_36_2_fu_840_p0 = $signed(tmp_35_2_fu_831_p2);
assign tmp_36_2_fu_840_p1 = $unsigned(tmp_36_2_fu_840_p0);
assign tmp_36_fu_853_p2 = (p_buffer_q0 + centre_buffer_0_wgtCent_value_q0);
assign tmp_37_fu_734_p1 = $unsigned(ap_reg_ppstg_indvar2_reg_538_pp2_it6);
assign tmp_38_fu_755_p1 = i1_reg_550[1:0];
assign tmp_39_fu_759_p2 = i1_reg_550 << ap_const_lv3_1;
assign tmp_3_fu_627_p2 = (b_reg_502 > lim_reg_1096? 1'b1: 1'b0);
assign tmp_42_1_fu_860_p2 = (p_buffer_q1 + centre_buffer_1_wgtCent_value_q0);
assign tmp_42_2_fu_881_p2 = (p_buffer_q1 + reg_597);
assign tmp_4_fu_632_p2 = (b2_reg_514 + data_points_in_addr0data_reg);
assign tmp_5_fu_637_p4 = {{tmp_4_fu_632_p2[ap_const_lv32_1F : ap_const_lv32_2]}};
assign tmp_6_fu_647_p1 = $unsigned(tmp_5_fu_637_p4);
assign tmp_8_fu_706_p1 = $unsigned(tmp_s_fu_696_p4);
assign tmp_9_fu_691_p2 = (b_reg_502 + kernel_info_in_addr0data_reg);
assign tmp_s_fu_696_p4 = {{tmp_9_fu_691_p2[ap_const_lv32_1F : ap_const_lv32_2]}};
assign total_distortion_1_fu_948_p2 = (centre_buffer_sum_sq_q0 + total_distortion_phi_fu_566_p4);
always @ (posedge ap_clk)
begin
    data_points_in_addr0vld_reg <= 1'b0;
    kernel_info_in_addr0vld_reg <= 1'b0;
    centres_out_addr0vld_reg <= 1'b0;
    distortion_out1vld_reg <= 1'b0;
    n0vld_reg <= 1'b0;
    k0vld_reg <= 1'b0;
    lim_reg_1096[0] <= 1'b0;
    master_portA_addr_reg_1104[31:30] <= 2'b00;
    master_portB_addr_reg_1138[31:30] <= 2'b00;
    tmp_32_reg_1221[63:32] <= 32'b00000000000000000000000000000000;
    tmp_18_reg_1250[63:32] <= 32'b00000000000000000000000000000000;
    master_portA_addr_1_reg_1318[31:30] <= 2'b00;
    tmp_16_reg_1328[31:30] <= 2'b00;
end



endmodule //combiner_top

