
UserApp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000400  08020400  08020400  000000d4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c48  08020800  08020800  000004e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e10  08024448  08024448  00004128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08025258  08025258  00004fe0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08025258  08025258  00004f38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08025260  08025260  00004fe0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08025260  08025260  00004f40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  08025268  08025268  00004f48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20001000  08025270  00004f50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .align32      00000010  080252f0  080252f0  00004fd0  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 10 .bss          00000254  20001080  20001080  00004fe0  2**2
                  ALLOC
 11 ._user_heap_stack 00000a04  200012d4  200012d4  00004fe0  2**0
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  00004fe0  2**0
                  CONTENTS, READONLY
 13 .debug_line   000193a8  00000000  00000000  0000500e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 000000d1  00000000  00000000  0001e3b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   00017c27  00000000  00000000  0001e487  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 000038f8  00000000  00000000  000360ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00000d98  00000000  00000000  000399a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001616bf  00000000  00000000  0003a740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00000cd9  00000000  00000000  0019bdff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loclists 00007ba0  00000000  00000000  0019cad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_macro  00038e4c  00000000  00000000  001a4678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  001dd4c4  2**0
                  CONTENTS, READONLY
 23 .debug_frame  000029a4  00000000  00000000  001dd508  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08020800 <__do_global_dtors_aux>:
 8020800:	b510      	push	{r4, lr}
 8020802:	4c05      	ldr	r4, [pc, #20]	@ (8020818 <__do_global_dtors_aux+0x18>)
 8020804:	7823      	ldrb	r3, [r4, #0]
 8020806:	b933      	cbnz	r3, 8020816 <__do_global_dtors_aux+0x16>
 8020808:	4b04      	ldr	r3, [pc, #16]	@ (802081c <__do_global_dtors_aux+0x1c>)
 802080a:	b113      	cbz	r3, 8020812 <__do_global_dtors_aux+0x12>
 802080c:	4804      	ldr	r0, [pc, #16]	@ (8020820 <__do_global_dtors_aux+0x20>)
 802080e:	f3af 8000 	nop.w
 8020812:	2301      	movs	r3, #1
 8020814:	7023      	strb	r3, [r4, #0]
 8020816:	bd10      	pop	{r4, pc}
 8020818:	20001080 	.word	0x20001080
 802081c:	00000000 	.word	0x00000000
 8020820:	0802442c 	.word	0x0802442c

08020824 <frame_dummy>:
 8020824:	b508      	push	{r3, lr}
 8020826:	4b03      	ldr	r3, [pc, #12]	@ (8020834 <frame_dummy+0x10>)
 8020828:	b11b      	cbz	r3, 8020832 <frame_dummy+0xe>
 802082a:	4903      	ldr	r1, [pc, #12]	@ (8020838 <frame_dummy+0x14>)
 802082c:	4803      	ldr	r0, [pc, #12]	@ (802083c <frame_dummy+0x18>)
 802082e:	f3af 8000 	nop.w
 8020832:	bd08      	pop	{r3, pc}
 8020834:	00000000 	.word	0x00000000
 8020838:	20001084 	.word	0x20001084
 802083c:	0802442c 	.word	0x0802442c

08020840 <memchr>:
 8020840:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8020844:	2a10      	cmp	r2, #16
 8020846:	db2b      	blt.n	80208a0 <memchr+0x60>
 8020848:	f010 0f07 	tst.w	r0, #7
 802084c:	d008      	beq.n	8020860 <memchr+0x20>
 802084e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8020852:	3a01      	subs	r2, #1
 8020854:	428b      	cmp	r3, r1
 8020856:	d02d      	beq.n	80208b4 <memchr+0x74>
 8020858:	f010 0f07 	tst.w	r0, #7
 802085c:	b342      	cbz	r2, 80208b0 <memchr+0x70>
 802085e:	d1f6      	bne.n	802084e <memchr+0xe>
 8020860:	b4f0      	push	{r4, r5, r6, r7}
 8020862:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8020866:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 802086a:	f022 0407 	bic.w	r4, r2, #7
 802086e:	f07f 0700 	mvns.w	r7, #0
 8020872:	2300      	movs	r3, #0
 8020874:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8020878:	3c08      	subs	r4, #8
 802087a:	ea85 0501 	eor.w	r5, r5, r1
 802087e:	ea86 0601 	eor.w	r6, r6, r1
 8020882:	fa85 f547 	uadd8	r5, r5, r7
 8020886:	faa3 f587 	sel	r5, r3, r7
 802088a:	fa86 f647 	uadd8	r6, r6, r7
 802088e:	faa5 f687 	sel	r6, r5, r7
 8020892:	b98e      	cbnz	r6, 80208b8 <memchr+0x78>
 8020894:	d1ee      	bne.n	8020874 <memchr+0x34>
 8020896:	bcf0      	pop	{r4, r5, r6, r7}
 8020898:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 802089c:	f002 0207 	and.w	r2, r2, #7
 80208a0:	b132      	cbz	r2, 80208b0 <memchr+0x70>
 80208a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80208a6:	3a01      	subs	r2, #1
 80208a8:	ea83 0301 	eor.w	r3, r3, r1
 80208ac:	b113      	cbz	r3, 80208b4 <memchr+0x74>
 80208ae:	d1f8      	bne.n	80208a2 <memchr+0x62>
 80208b0:	2000      	movs	r0, #0
 80208b2:	4770      	bx	lr
 80208b4:	3801      	subs	r0, #1
 80208b6:	4770      	bx	lr
 80208b8:	2d00      	cmp	r5, #0
 80208ba:	bf06      	itte	eq
 80208bc:	4635      	moveq	r5, r6
 80208be:	3803      	subeq	r0, #3
 80208c0:	3807      	subne	r0, #7
 80208c2:	f015 0f01 	tst.w	r5, #1
 80208c6:	d107      	bne.n	80208d8 <memchr+0x98>
 80208c8:	3001      	adds	r0, #1
 80208ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80208ce:	bf02      	ittt	eq
 80208d0:	3001      	addeq	r0, #1
 80208d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80208d6:	3001      	addeq	r0, #1
 80208d8:	bcf0      	pop	{r4, r5, r6, r7}
 80208da:	3801      	subs	r0, #1
 80208dc:	4770      	bx	lr
 80208de:	bf00      	nop

080208e0 <__aeabi_uldivmod>:
 80208e0:	b953      	cbnz	r3, 80208f8 <__aeabi_uldivmod+0x18>
 80208e2:	b94a      	cbnz	r2, 80208f8 <__aeabi_uldivmod+0x18>
 80208e4:	2900      	cmp	r1, #0
 80208e6:	bf08      	it	eq
 80208e8:	2800      	cmpeq	r0, #0
 80208ea:	bf1c      	itt	ne
 80208ec:	f04f 31ff 	movne.w	r1, #4294967295
 80208f0:	f04f 30ff 	movne.w	r0, #4294967295
 80208f4:	f000 b988 	b.w	8020c08 <__aeabi_idiv0>
 80208f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80208fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8020900:	f000 f806 	bl	8020910 <__udivmoddi4>
 8020904:	f8dd e004 	ldr.w	lr, [sp, #4]
 8020908:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 802090c:	b004      	add	sp, #16
 802090e:	4770      	bx	lr

08020910 <__udivmoddi4>:
 8020910:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020914:	9d08      	ldr	r5, [sp, #32]
 8020916:	468e      	mov	lr, r1
 8020918:	4604      	mov	r4, r0
 802091a:	4688      	mov	r8, r1
 802091c:	2b00      	cmp	r3, #0
 802091e:	d14a      	bne.n	80209b6 <__udivmoddi4+0xa6>
 8020920:	428a      	cmp	r2, r1
 8020922:	4617      	mov	r7, r2
 8020924:	d962      	bls.n	80209ec <__udivmoddi4+0xdc>
 8020926:	fab2 f682 	clz	r6, r2
 802092a:	b14e      	cbz	r6, 8020940 <__udivmoddi4+0x30>
 802092c:	f1c6 0320 	rsb	r3, r6, #32
 8020930:	fa01 f806 	lsl.w	r8, r1, r6
 8020934:	fa20 f303 	lsr.w	r3, r0, r3
 8020938:	40b7      	lsls	r7, r6
 802093a:	ea43 0808 	orr.w	r8, r3, r8
 802093e:	40b4      	lsls	r4, r6
 8020940:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8020944:	fa1f fc87 	uxth.w	ip, r7
 8020948:	fbb8 f1fe 	udiv	r1, r8, lr
 802094c:	0c23      	lsrs	r3, r4, #16
 802094e:	fb0e 8811 	mls	r8, lr, r1, r8
 8020952:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8020956:	fb01 f20c 	mul.w	r2, r1, ip
 802095a:	429a      	cmp	r2, r3
 802095c:	d909      	bls.n	8020972 <__udivmoddi4+0x62>
 802095e:	18fb      	adds	r3, r7, r3
 8020960:	f101 30ff 	add.w	r0, r1, #4294967295
 8020964:	f080 80ea 	bcs.w	8020b3c <__udivmoddi4+0x22c>
 8020968:	429a      	cmp	r2, r3
 802096a:	f240 80e7 	bls.w	8020b3c <__udivmoddi4+0x22c>
 802096e:	3902      	subs	r1, #2
 8020970:	443b      	add	r3, r7
 8020972:	1a9a      	subs	r2, r3, r2
 8020974:	b2a3      	uxth	r3, r4
 8020976:	fbb2 f0fe 	udiv	r0, r2, lr
 802097a:	fb0e 2210 	mls	r2, lr, r0, r2
 802097e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8020982:	fb00 fc0c 	mul.w	ip, r0, ip
 8020986:	459c      	cmp	ip, r3
 8020988:	d909      	bls.n	802099e <__udivmoddi4+0x8e>
 802098a:	18fb      	adds	r3, r7, r3
 802098c:	f100 32ff 	add.w	r2, r0, #4294967295
 8020990:	f080 80d6 	bcs.w	8020b40 <__udivmoddi4+0x230>
 8020994:	459c      	cmp	ip, r3
 8020996:	f240 80d3 	bls.w	8020b40 <__udivmoddi4+0x230>
 802099a:	443b      	add	r3, r7
 802099c:	3802      	subs	r0, #2
 802099e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80209a2:	eba3 030c 	sub.w	r3, r3, ip
 80209a6:	2100      	movs	r1, #0
 80209a8:	b11d      	cbz	r5, 80209b2 <__udivmoddi4+0xa2>
 80209aa:	40f3      	lsrs	r3, r6
 80209ac:	2200      	movs	r2, #0
 80209ae:	e9c5 3200 	strd	r3, r2, [r5]
 80209b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80209b6:	428b      	cmp	r3, r1
 80209b8:	d905      	bls.n	80209c6 <__udivmoddi4+0xb6>
 80209ba:	b10d      	cbz	r5, 80209c0 <__udivmoddi4+0xb0>
 80209bc:	e9c5 0100 	strd	r0, r1, [r5]
 80209c0:	2100      	movs	r1, #0
 80209c2:	4608      	mov	r0, r1
 80209c4:	e7f5      	b.n	80209b2 <__udivmoddi4+0xa2>
 80209c6:	fab3 f183 	clz	r1, r3
 80209ca:	2900      	cmp	r1, #0
 80209cc:	d146      	bne.n	8020a5c <__udivmoddi4+0x14c>
 80209ce:	4573      	cmp	r3, lr
 80209d0:	d302      	bcc.n	80209d8 <__udivmoddi4+0xc8>
 80209d2:	4282      	cmp	r2, r0
 80209d4:	f200 8105 	bhi.w	8020be2 <__udivmoddi4+0x2d2>
 80209d8:	1a84      	subs	r4, r0, r2
 80209da:	eb6e 0203 	sbc.w	r2, lr, r3
 80209de:	2001      	movs	r0, #1
 80209e0:	4690      	mov	r8, r2
 80209e2:	2d00      	cmp	r5, #0
 80209e4:	d0e5      	beq.n	80209b2 <__udivmoddi4+0xa2>
 80209e6:	e9c5 4800 	strd	r4, r8, [r5]
 80209ea:	e7e2      	b.n	80209b2 <__udivmoddi4+0xa2>
 80209ec:	2a00      	cmp	r2, #0
 80209ee:	f000 8090 	beq.w	8020b12 <__udivmoddi4+0x202>
 80209f2:	fab2 f682 	clz	r6, r2
 80209f6:	2e00      	cmp	r6, #0
 80209f8:	f040 80a4 	bne.w	8020b44 <__udivmoddi4+0x234>
 80209fc:	1a8a      	subs	r2, r1, r2
 80209fe:	0c03      	lsrs	r3, r0, #16
 8020a00:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8020a04:	b280      	uxth	r0, r0
 8020a06:	b2bc      	uxth	r4, r7
 8020a08:	2101      	movs	r1, #1
 8020a0a:	fbb2 fcfe 	udiv	ip, r2, lr
 8020a0e:	fb0e 221c 	mls	r2, lr, ip, r2
 8020a12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8020a16:	fb04 f20c 	mul.w	r2, r4, ip
 8020a1a:	429a      	cmp	r2, r3
 8020a1c:	d907      	bls.n	8020a2e <__udivmoddi4+0x11e>
 8020a1e:	18fb      	adds	r3, r7, r3
 8020a20:	f10c 38ff 	add.w	r8, ip, #4294967295
 8020a24:	d202      	bcs.n	8020a2c <__udivmoddi4+0x11c>
 8020a26:	429a      	cmp	r2, r3
 8020a28:	f200 80e0 	bhi.w	8020bec <__udivmoddi4+0x2dc>
 8020a2c:	46c4      	mov	ip, r8
 8020a2e:	1a9b      	subs	r3, r3, r2
 8020a30:	fbb3 f2fe 	udiv	r2, r3, lr
 8020a34:	fb0e 3312 	mls	r3, lr, r2, r3
 8020a38:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8020a3c:	fb02 f404 	mul.w	r4, r2, r4
 8020a40:	429c      	cmp	r4, r3
 8020a42:	d907      	bls.n	8020a54 <__udivmoddi4+0x144>
 8020a44:	18fb      	adds	r3, r7, r3
 8020a46:	f102 30ff 	add.w	r0, r2, #4294967295
 8020a4a:	d202      	bcs.n	8020a52 <__udivmoddi4+0x142>
 8020a4c:	429c      	cmp	r4, r3
 8020a4e:	f200 80ca 	bhi.w	8020be6 <__udivmoddi4+0x2d6>
 8020a52:	4602      	mov	r2, r0
 8020a54:	1b1b      	subs	r3, r3, r4
 8020a56:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8020a5a:	e7a5      	b.n	80209a8 <__udivmoddi4+0x98>
 8020a5c:	f1c1 0620 	rsb	r6, r1, #32
 8020a60:	408b      	lsls	r3, r1
 8020a62:	fa22 f706 	lsr.w	r7, r2, r6
 8020a66:	431f      	orrs	r7, r3
 8020a68:	fa0e f401 	lsl.w	r4, lr, r1
 8020a6c:	fa20 f306 	lsr.w	r3, r0, r6
 8020a70:	fa2e fe06 	lsr.w	lr, lr, r6
 8020a74:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8020a78:	4323      	orrs	r3, r4
 8020a7a:	fa00 f801 	lsl.w	r8, r0, r1
 8020a7e:	fa1f fc87 	uxth.w	ip, r7
 8020a82:	fbbe f0f9 	udiv	r0, lr, r9
 8020a86:	0c1c      	lsrs	r4, r3, #16
 8020a88:	fb09 ee10 	mls	lr, r9, r0, lr
 8020a8c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8020a90:	fb00 fe0c 	mul.w	lr, r0, ip
 8020a94:	45a6      	cmp	lr, r4
 8020a96:	fa02 f201 	lsl.w	r2, r2, r1
 8020a9a:	d909      	bls.n	8020ab0 <__udivmoddi4+0x1a0>
 8020a9c:	193c      	adds	r4, r7, r4
 8020a9e:	f100 3aff 	add.w	sl, r0, #4294967295
 8020aa2:	f080 809c 	bcs.w	8020bde <__udivmoddi4+0x2ce>
 8020aa6:	45a6      	cmp	lr, r4
 8020aa8:	f240 8099 	bls.w	8020bde <__udivmoddi4+0x2ce>
 8020aac:	3802      	subs	r0, #2
 8020aae:	443c      	add	r4, r7
 8020ab0:	eba4 040e 	sub.w	r4, r4, lr
 8020ab4:	fa1f fe83 	uxth.w	lr, r3
 8020ab8:	fbb4 f3f9 	udiv	r3, r4, r9
 8020abc:	fb09 4413 	mls	r4, r9, r3, r4
 8020ac0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8020ac4:	fb03 fc0c 	mul.w	ip, r3, ip
 8020ac8:	45a4      	cmp	ip, r4
 8020aca:	d908      	bls.n	8020ade <__udivmoddi4+0x1ce>
 8020acc:	193c      	adds	r4, r7, r4
 8020ace:	f103 3eff 	add.w	lr, r3, #4294967295
 8020ad2:	f080 8082 	bcs.w	8020bda <__udivmoddi4+0x2ca>
 8020ad6:	45a4      	cmp	ip, r4
 8020ad8:	d97f      	bls.n	8020bda <__udivmoddi4+0x2ca>
 8020ada:	3b02      	subs	r3, #2
 8020adc:	443c      	add	r4, r7
 8020ade:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8020ae2:	eba4 040c 	sub.w	r4, r4, ip
 8020ae6:	fba0 ec02 	umull	lr, ip, r0, r2
 8020aea:	4564      	cmp	r4, ip
 8020aec:	4673      	mov	r3, lr
 8020aee:	46e1      	mov	r9, ip
 8020af0:	d362      	bcc.n	8020bb8 <__udivmoddi4+0x2a8>
 8020af2:	d05f      	beq.n	8020bb4 <__udivmoddi4+0x2a4>
 8020af4:	b15d      	cbz	r5, 8020b0e <__udivmoddi4+0x1fe>
 8020af6:	ebb8 0203 	subs.w	r2, r8, r3
 8020afa:	eb64 0409 	sbc.w	r4, r4, r9
 8020afe:	fa04 f606 	lsl.w	r6, r4, r6
 8020b02:	fa22 f301 	lsr.w	r3, r2, r1
 8020b06:	431e      	orrs	r6, r3
 8020b08:	40cc      	lsrs	r4, r1
 8020b0a:	e9c5 6400 	strd	r6, r4, [r5]
 8020b0e:	2100      	movs	r1, #0
 8020b10:	e74f      	b.n	80209b2 <__udivmoddi4+0xa2>
 8020b12:	fbb1 fcf2 	udiv	ip, r1, r2
 8020b16:	0c01      	lsrs	r1, r0, #16
 8020b18:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8020b1c:	b280      	uxth	r0, r0
 8020b1e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8020b22:	463b      	mov	r3, r7
 8020b24:	4638      	mov	r0, r7
 8020b26:	463c      	mov	r4, r7
 8020b28:	46b8      	mov	r8, r7
 8020b2a:	46be      	mov	lr, r7
 8020b2c:	2620      	movs	r6, #32
 8020b2e:	fbb1 f1f7 	udiv	r1, r1, r7
 8020b32:	eba2 0208 	sub.w	r2, r2, r8
 8020b36:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8020b3a:	e766      	b.n	8020a0a <__udivmoddi4+0xfa>
 8020b3c:	4601      	mov	r1, r0
 8020b3e:	e718      	b.n	8020972 <__udivmoddi4+0x62>
 8020b40:	4610      	mov	r0, r2
 8020b42:	e72c      	b.n	802099e <__udivmoddi4+0x8e>
 8020b44:	f1c6 0220 	rsb	r2, r6, #32
 8020b48:	fa2e f302 	lsr.w	r3, lr, r2
 8020b4c:	40b7      	lsls	r7, r6
 8020b4e:	40b1      	lsls	r1, r6
 8020b50:	fa20 f202 	lsr.w	r2, r0, r2
 8020b54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8020b58:	430a      	orrs	r2, r1
 8020b5a:	fbb3 f8fe 	udiv	r8, r3, lr
 8020b5e:	b2bc      	uxth	r4, r7
 8020b60:	fb0e 3318 	mls	r3, lr, r8, r3
 8020b64:	0c11      	lsrs	r1, r2, #16
 8020b66:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8020b6a:	fb08 f904 	mul.w	r9, r8, r4
 8020b6e:	40b0      	lsls	r0, r6
 8020b70:	4589      	cmp	r9, r1
 8020b72:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8020b76:	b280      	uxth	r0, r0
 8020b78:	d93e      	bls.n	8020bf8 <__udivmoddi4+0x2e8>
 8020b7a:	1879      	adds	r1, r7, r1
 8020b7c:	f108 3cff 	add.w	ip, r8, #4294967295
 8020b80:	d201      	bcs.n	8020b86 <__udivmoddi4+0x276>
 8020b82:	4589      	cmp	r9, r1
 8020b84:	d81f      	bhi.n	8020bc6 <__udivmoddi4+0x2b6>
 8020b86:	eba1 0109 	sub.w	r1, r1, r9
 8020b8a:	fbb1 f9fe 	udiv	r9, r1, lr
 8020b8e:	fb09 f804 	mul.w	r8, r9, r4
 8020b92:	fb0e 1119 	mls	r1, lr, r9, r1
 8020b96:	b292      	uxth	r2, r2
 8020b98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8020b9c:	4542      	cmp	r2, r8
 8020b9e:	d229      	bcs.n	8020bf4 <__udivmoddi4+0x2e4>
 8020ba0:	18ba      	adds	r2, r7, r2
 8020ba2:	f109 31ff 	add.w	r1, r9, #4294967295
 8020ba6:	d2c4      	bcs.n	8020b32 <__udivmoddi4+0x222>
 8020ba8:	4542      	cmp	r2, r8
 8020baa:	d2c2      	bcs.n	8020b32 <__udivmoddi4+0x222>
 8020bac:	f1a9 0102 	sub.w	r1, r9, #2
 8020bb0:	443a      	add	r2, r7
 8020bb2:	e7be      	b.n	8020b32 <__udivmoddi4+0x222>
 8020bb4:	45f0      	cmp	r8, lr
 8020bb6:	d29d      	bcs.n	8020af4 <__udivmoddi4+0x1e4>
 8020bb8:	ebbe 0302 	subs.w	r3, lr, r2
 8020bbc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8020bc0:	3801      	subs	r0, #1
 8020bc2:	46e1      	mov	r9, ip
 8020bc4:	e796      	b.n	8020af4 <__udivmoddi4+0x1e4>
 8020bc6:	eba7 0909 	sub.w	r9, r7, r9
 8020bca:	4449      	add	r1, r9
 8020bcc:	f1a8 0c02 	sub.w	ip, r8, #2
 8020bd0:	fbb1 f9fe 	udiv	r9, r1, lr
 8020bd4:	fb09 f804 	mul.w	r8, r9, r4
 8020bd8:	e7db      	b.n	8020b92 <__udivmoddi4+0x282>
 8020bda:	4673      	mov	r3, lr
 8020bdc:	e77f      	b.n	8020ade <__udivmoddi4+0x1ce>
 8020bde:	4650      	mov	r0, sl
 8020be0:	e766      	b.n	8020ab0 <__udivmoddi4+0x1a0>
 8020be2:	4608      	mov	r0, r1
 8020be4:	e6fd      	b.n	80209e2 <__udivmoddi4+0xd2>
 8020be6:	443b      	add	r3, r7
 8020be8:	3a02      	subs	r2, #2
 8020bea:	e733      	b.n	8020a54 <__udivmoddi4+0x144>
 8020bec:	f1ac 0c02 	sub.w	ip, ip, #2
 8020bf0:	443b      	add	r3, r7
 8020bf2:	e71c      	b.n	8020a2e <__udivmoddi4+0x11e>
 8020bf4:	4649      	mov	r1, r9
 8020bf6:	e79c      	b.n	8020b32 <__udivmoddi4+0x222>
 8020bf8:	eba1 0109 	sub.w	r1, r1, r9
 8020bfc:	46c4      	mov	ip, r8
 8020bfe:	fbb1 f9fe 	udiv	r9, r1, lr
 8020c02:	fb09 f804 	mul.w	r8, r9, r4
 8020c06:	e7c4      	b.n	8020b92 <__udivmoddi4+0x282>

08020c08 <__aeabi_idiv0>:
 8020c08:	4770      	bx	lr
 8020c0a:	bf00      	nop

08020c0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8020c0c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8020c44 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8020c10:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8020c12:	e003      	b.n	8020c1c <LoopCopyDataInit>

08020c14 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8020c14:	4b0c      	ldr	r3, [pc, #48]	@ (8020c48 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8020c16:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8020c18:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8020c1a:	3104      	adds	r1, #4

08020c1c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8020c1c:	480b      	ldr	r0, [pc, #44]	@ (8020c4c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8020c1e:	4b0c      	ldr	r3, [pc, #48]	@ (8020c50 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8020c20:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8020c22:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8020c24:	d3f6      	bcc.n	8020c14 <CopyDataInit>
  ldr  r2, =_sbss
 8020c26:	4a0b      	ldr	r2, [pc, #44]	@ (8020c54 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8020c28:	e002      	b.n	8020c30 <LoopFillZerobss>

08020c2a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8020c2a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8020c2c:	f842 3b04 	str.w	r3, [r2], #4

08020c30 <LoopFillZerobss>:

LoopFillZerobss:
  ldr  r3, = _ebss
 8020c30:	4b09      	ldr	r3, [pc, #36]	@ (8020c58 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8020c32:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8020c34:	d3f9      	bcc.n	8020c2a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8020c36:	f000 fd75 	bl	8021724 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8020c3a:	f002 fec1 	bl	80239c0 <__libc_init_array>
/* Call the application entry point.*/
  bl  main
 8020c3e:	f000 f96d 	bl	8020f1c <main>
  bx  lr
 8020c42:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8020c44:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8020c48:	08025270 	.word	0x08025270
  ldr  r0, =_sdata
 8020c4c:	20001000 	.word	0x20001000
  ldr  r3, =_edata
 8020c50:	20001080 	.word	0x20001080
  ldr  r2, =_sbss
 8020c54:	20001080 	.word	0x20001080
  ldr  r3, = _ebss
 8020c58:	200012d4 	.word	0x200012d4

08020c5c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8020c5c:	e7fe      	b.n	8020c5c <ADC3_IRQHandler>
	...

08020c60 <COM_Init>:
  * @brief  Initialize COM module.
  * @param  None.
  * @retval HAL Status.
  */
HAL_StatusTypeDef  COM_Init(void)
{
 8020c60:	b508      	push	{r3, lr}
#if defined(__GNUC__)
  setvbuf(stdout, NULL, _IONBF, 0);
 8020c62:	4b0f      	ldr	r3, [pc, #60]	@ (8020ca0 <COM_Init+0x40>)
 8020c64:	2202      	movs	r2, #2
 8020c66:	6818      	ldr	r0, [r3, #0]
 8020c68:	2300      	movs	r3, #0
 8020c6a:	6880      	ldr	r0, [r0, #8]
 8020c6c:	4619      	mov	r1, r3
 8020c6e:	f002 fcb7 	bl	80235e0 <setvbuf>
  - One Stop Bit
  - No parity
  - Hardware flow control disabled (RTS and CTS signals)
  - Receive and transmit enabled
  */
  UartHandle.Instance = COM_UART;
 8020c72:	480c      	ldr	r0, [pc, #48]	@ (8020ca4 <COM_Init+0x44>)
  UartHandle.Init.BaudRate = 115200U;
 8020c74:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8020c78:	4a0b      	ldr	r2, [pc, #44]	@ (8020ca8 <COM_Init+0x48>)
 8020c7a:	e9c0 2300 	strd	r2, r3, [r0]
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8020c7e:	2300      	movs	r3, #0
  UartHandle.Init.StopBits = UART_STOPBITS_1;
 8020c80:	e9c0 3302 	strd	r3, r3, [r0, #8]
  UartHandle.Init.Parity = UART_PARITY_NONE;
 8020c84:	6103      	str	r3, [r0, #16]
  UartHandle.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8020c86:	6183      	str	r3, [r0, #24]
  UartHandle.Init.Mode = UART_MODE_RX | UART_MODE_TX;
 8020c88:	230c      	movs	r3, #12
 8020c8a:	6143      	str	r3, [r0, #20]
  UartHandle.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8020c8c:	2310      	movs	r3, #16
 8020c8e:	6283      	str	r3, [r0, #40]	@ 0x28
  UartHandle.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8020c90:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8020c94:	63c3      	str	r3, [r0, #60]	@ 0x3c

  return HAL_UART_Init(&UartHandle);
}
 8020c96:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return HAL_UART_Init(&UartHandle);
 8020c9a:	f002 bb3f 	b.w	802331c <HAL_UART_Init>
 8020c9e:	bf00      	nop
 8020ca0:	2000102c 	.word	0x2000102c
 8020ca4:	2000109c 	.word	0x2000109c
 8020ca8:	40004800 	.word	0x40004800

08020cac <HAL_UART_MspInit>:
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if (huart->Instance == COM_UART)
 8020cac:	6802      	ldr	r2, [r0, #0]
 8020cae:	4b23      	ldr	r3, [pc, #140]	@ (8020d3c <HAL_UART_MspInit+0x90>)
 8020cb0:	429a      	cmp	r2, r3
{
 8020cb2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8020cb4:	b089      	sub	sp, #36	@ 0x24
  if (huart->Instance == COM_UART)
 8020cb6:	d13e      	bne.n	8020d36 <HAL_UART_MspInit+0x8a>
  {
    /* Peripheral Clock Enable */
    COM_UART_CLK_ENABLE();
 8020cb8:	4b21      	ldr	r3, [pc, #132]	@ (8020d40 <HAL_UART_MspInit+0x94>)
    COM_UART_TX_GPIO_CLK_ENABLE();
    COM_UART_RX_GPIO_CLK_ENABLE();

    /*Configure GPIO pins : COM_UART_TX_Pin  */
    GPIO_InitStruct.Pin = COM_UART_TX_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8020cba:	2702      	movs	r7, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8020cbc:	2600      	movs	r6, #0
 8020cbe:	2503      	movs	r5, #3
    COM_UART_CLK_ENABLE();
 8020cc0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = COM_UART_TX_AF;
 8020cc4:	2407      	movs	r4, #7
    HAL_GPIO_Init(COM_UART_TX_GPIO_PORT, &GPIO_InitStruct);
 8020cc6:	a903      	add	r1, sp, #12
 8020cc8:	481e      	ldr	r0, [pc, #120]	@ (8020d44 <HAL_UART_MspInit+0x98>)
    COM_UART_CLK_ENABLE();
 8020cca:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8020cce:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8020cd2:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8020cd6:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 8020cda:	9200      	str	r2, [sp, #0]
 8020cdc:	9a00      	ldr	r2, [sp, #0]
    COM_UART_TX_GPIO_CLK_ENABLE();
 8020cde:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8020ce2:	f042 0208 	orr.w	r2, r2, #8
 8020ce6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8020cea:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8020cee:	f002 0208 	and.w	r2, r2, #8
 8020cf2:	9201      	str	r2, [sp, #4]
 8020cf4:	9a01      	ldr	r2, [sp, #4]
    COM_UART_RX_GPIO_CLK_ENABLE();
 8020cf6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8020cfa:	f042 0208 	orr.w	r2, r2, #8
 8020cfe:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8020d02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = COM_UART_TX_AF;
 8020d06:	9407      	str	r4, [sp, #28]
    COM_UART_RX_GPIO_CLK_ENABLE();
 8020d08:	f003 0308 	and.w	r3, r3, #8
 8020d0c:	9302      	str	r3, [sp, #8]
 8020d0e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8020d10:	f44f 7380 	mov.w	r3, #256	@ 0x100
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8020d14:	e9cd 6505 	strd	r6, r5, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8020d18:	e9cd 3703 	strd	r3, r7, [sp, #12]
    HAL_GPIO_Init(COM_UART_TX_GPIO_PORT, &GPIO_InitStruct);
 8020d1c:	f001 f80a 	bl	8021d34 <HAL_GPIO_Init>

    /*Configure GPIO pins : COM_UART_RX_Pin  */
    GPIO_InitStruct.Pin = COM_UART_RX_PIN;
 8020d20:	f44f 7300 	mov.w	r3, #512	@ 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = COM_UART_RX_AF;
    HAL_GPIO_Init(COM_UART_RX_GPIO_PORT, &GPIO_InitStruct);
 8020d24:	a903      	add	r1, sp, #12
 8020d26:	4807      	ldr	r0, [pc, #28]	@ (8020d44 <HAL_UART_MspInit+0x98>)
    GPIO_InitStruct.Alternate = COM_UART_RX_AF;
 8020d28:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8020d2a:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8020d2e:	e9cd 6505 	strd	r6, r5, [sp, #20]
    HAL_GPIO_Init(COM_UART_RX_GPIO_PORT, &GPIO_InitStruct);
 8020d32:	f000 ffff 	bl	8021d34 <HAL_GPIO_Init>

  }

}
 8020d36:	b009      	add	sp, #36	@ 0x24
 8020d38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020d3a:	bf00      	nop
 8020d3c:	40004800 	.word	0x40004800
 8020d40:	58024400 	.word	0x58024400
 8020d44:	58020c00 	.word	0x58020c00

08020d48 <COM_Receive>:
  * @param uDataLength: Data pointer to the Data to receive.
  * @param uTimeout: Timeout duration.
  * @retval Status of the Receive operation.
  */
HAL_StatusTypeDef COM_Receive(uint8_t *Data, uint16_t uDataLength, uint32_t uTimeout)
{
 8020d48:	4613      	mov	r3, r2
  return HAL_UART_Receive(&UartHandle, (uint8_t *)Data, uDataLength, uTimeout);
 8020d4a:	460a      	mov	r2, r1
 8020d4c:	4601      	mov	r1, r0
 8020d4e:	4801      	ldr	r0, [pc, #4]	@ (8020d54 <COM_Receive+0xc>)
 8020d50:	f002 ba1e 	b.w	8023190 <HAL_UART_Receive>
 8020d54:	2000109c 	.word	0x2000109c

08020d58 <COM_Flush>:
  * @retval HAL_Status.
  */
HAL_StatusTypeDef COM_Flush(void)
{
  /* Clean the input path */
  __HAL_UART_FLUSH_DRREGISTER(&UartHandle);
 8020d58:	4b05      	ldr	r3, [pc, #20]	@ (8020d70 <COM_Flush+0x18>)
  return HAL_OK;
}
 8020d5a:	2000      	movs	r0, #0
  __HAL_UART_FLUSH_DRREGISTER(&UartHandle);
 8020d5c:	681b      	ldr	r3, [r3, #0]
 8020d5e:	699a      	ldr	r2, [r3, #24]
 8020d60:	f042 0208 	orr.w	r2, r2, #8
 8020d64:	619a      	str	r2, [r3, #24]
 8020d66:	699a      	ldr	r2, [r3, #24]
 8020d68:	f042 0210 	orr.w	r2, r2, #16
 8020d6c:	619a      	str	r2, [r3, #24]
}
 8020d6e:	4770      	bx	lr
 8020d70:	2000109c 	.word	0x2000109c

08020d74 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval ch
  */
PUTCHAR_PROTOTYPE
{
 8020d74:	b507      	push	{r0, r1, r2, lr}
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&UartHandle, (uint8_t *)&ch, 1U, 0xFFFFU);
 8020d76:	f64f 73ff 	movw	r3, #65535	@ 0xffff
{
 8020d7a:	9001      	str	r0, [sp, #4]
  HAL_UART_Transmit(&UartHandle, (uint8_t *)&ch, 1U, 0xFFFFU);
 8020d7c:	2201      	movs	r2, #1
 8020d7e:	a901      	add	r1, sp, #4
 8020d80:	4803      	ldr	r0, [pc, #12]	@ (8020d90 <__io_putchar+0x1c>)
 8020d82:	f002 f9b0 	bl	80230e6 <HAL_UART_Transmit>

  return ch;
}
 8020d86:	9801      	ldr	r0, [sp, #4]
 8020d88:	b003      	add	sp, #12
 8020d8a:	f85d fb04 	ldr.w	pc, [sp], #4
 8020d8e:	bf00      	nop
 8020d90:	2000109c 	.word	0x2000109c

08020d94 <FLASH_INT_If_Clear_Error>:
  * @brief  Clear error flags raised during previous operation
  * @param  None
  * @retval HAL Status.
  */
HAL_StatusTypeDef FLASH_INT_If_Clear_Error(void)
{
 8020d94:	b508      	push	{r3, lr}
  HAL_StatusTypeDef ret = HAL_ERROR;

  /* Unlock the Program memory */
  if (HAL_FLASH_Unlock() == HAL_OK)
 8020d96:	f000 feb9 	bl	8021b0c <HAL_FLASH_Unlock>
 8020d9a:	b960      	cbnz	r0, 8020db6 <FLASH_INT_If_Clear_Error+0x22>
  {

    /* Clear all FLASH flags */
    /* Clear all FLASH flags */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS_BANK1);
 8020d9c:	4b07      	ldr	r3, [pc, #28]	@ (8020dbc <FLASH_INT_If_Clear_Error+0x28>)
 8020d9e:	4a08      	ldr	r2, [pc, #32]	@ (8020dc0 <FLASH_INT_If_Clear_Error+0x2c>)
 8020da0:	615a      	str	r2, [r3, #20]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS_BANK2);
 8020da2:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    /* Unlock the Program memory */
    if (HAL_FLASH_Lock() == HAL_OK)
 8020da6:	f000 fed7 	bl	8021b58 <HAL_FLASH_Lock>
 8020daa:	b118      	cbz	r0, 8020db4 <FLASH_INT_If_Clear_Error+0x20>
      ret = HAL_OK;
    }
#ifdef FLASH_IF_DBG
    else
    {
      FLASH_IF_TRACE("[FLASH_IF] Lock failure\r\n");
 8020dac:	4805      	ldr	r0, [pc, #20]	@ (8020dc4 <FLASH_INT_If_Clear_Error+0x30>)
#endif /* FLASH_IF_DBG */
  }
#ifdef FLASH_IF_DBG
  else
  {
    FLASH_IF_TRACE("[FLASH_IF] Unlock failure\r\n");
 8020dae:	f002 fc0f 	bl	80235d0 <puts>
  HAL_StatusTypeDef ret = HAL_ERROR;
 8020db2:	2001      	movs	r0, #1
  }
#endif /* FLASH_IF_DBG */
  return ret;
}
 8020db4:	bd08      	pop	{r3, pc}
    FLASH_IF_TRACE("[FLASH_IF] Unlock failure\r\n");
 8020db6:	4804      	ldr	r0, [pc, #16]	@ (8020dc8 <FLASH_INT_If_Clear_Error+0x34>)
 8020db8:	e7f9      	b.n	8020dae <FLASH_INT_If_Clear_Error+0x1a>
 8020dba:	bf00      	nop
 8020dbc:	52002000 	.word	0x52002000
 8020dc0:	17ee0000 	.word	0x17ee0000
 8020dc4:	080244de 	.word	0x080244de
 8020dc8:	080244f7 	.word	0x080244f7

08020dcc <FLASH_If_Init>:
}
 8020dcc:	2000      	movs	r0, #0
 8020dce:	4770      	bx	lr

08020dd0 <FLASH_INT_If_Write>:
{
 8020dd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020dd4:	4607      	mov	r7, r0
 8020dd6:	4688      	mov	r8, r1
 8020dd8:	4616      	mov	r6, r2
  e_ret_status = FLASH_INT_If_Clear_Error();
 8020dda:	f7ff ffdb 	bl	8020d94 <FLASH_INT_If_Clear_Error>
  if (e_ret_status == HAL_OK)
 8020dde:	4604      	mov	r4, r0
 8020de0:	b9e0      	cbnz	r0, 8020e1c <FLASH_INT_If_Write+0x4c>
    if (HAL_FLASH_Unlock() != HAL_OK)
 8020de2:	f000 fe93 	bl	8021b0c <HAL_FLASH_Unlock>
 8020de6:	4604      	mov	r4, r0
 8020de8:	b9f8      	cbnz	r0, 8020e2a <FLASH_INT_If_Write+0x5a>
      for (uint32_t i = 0U; i < uLength; i += 32U)
 8020dea:	4605      	mov	r5, r0
 8020dec:	42b5      	cmp	r5, r6
 8020dee:	eb07 0905 	add.w	r9, r7, r5
 8020df2:	d211      	bcs.n	8020e18 <FLASH_INT_If_Write+0x48>
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, (uint32_t)pDestination, (uint32_t)(pdata + i)) == HAL_OK)
 8020df4:	eb08 0a05 	add.w	sl, r8, r5
 8020df8:	4649      	mov	r1, r9
 8020dfa:	2001      	movs	r0, #1
 8020dfc:	4652      	mov	r2, sl
 8020dfe:	f000 ff1f 	bl	8021c40 <HAL_FLASH_Program>
 8020e02:	b980      	cbnz	r0, 8020e26 <FLASH_INT_If_Write+0x56>
          if (memcmp(pDestination, (void *)(pdata + i), 32U) != 0)
 8020e04:	2220      	movs	r2, #32
 8020e06:	4651      	mov	r1, sl
 8020e08:	4648      	mov	r0, r9
 8020e0a:	f002 fd75 	bl	80238f8 <memcmp>
 8020e0e:	b140      	cbz	r0, 8020e22 <FLASH_INT_If_Write+0x52>
            FLASH_IF_TRACE("[FLASH_IF] Written value check failure\r\n");
 8020e10:	4807      	ldr	r0, [pc, #28]	@ (8020e30 <FLASH_INT_If_Write+0x60>)
            e_ret_status = HAL_ERROR;
 8020e12:	2401      	movs	r4, #1
          FLASH_IF_TRACE("[FLASH_IF] HAL_FLASH_Program failure\r\n");
 8020e14:	f002 fbdc 	bl	80235d0 <puts>
      HAL_FLASH_Lock();
 8020e18:	f000 fe9e 	bl	8021b58 <HAL_FLASH_Lock>
}
 8020e1c:	4620      	mov	r0, r4
 8020e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      for (uint32_t i = 0U; i < uLength; i += 32U)
 8020e22:	3520      	adds	r5, #32
 8020e24:	e7e2      	b.n	8020dec <FLASH_INT_If_Write+0x1c>
          FLASH_IF_TRACE("[FLASH_IF] HAL_FLASH_Program failure\r\n");
 8020e26:	4803      	ldr	r0, [pc, #12]	@ (8020e34 <FLASH_INT_If_Write+0x64>)
 8020e28:	e7f3      	b.n	8020e12 <FLASH_INT_If_Write+0x42>
      return HAL_ERROR;
 8020e2a:	2401      	movs	r4, #1
 8020e2c:	e7f6      	b.n	8020e1c <FLASH_INT_If_Write+0x4c>
 8020e2e:	bf00      	nop
 8020e30:	08024512 	.word	0x08024512
 8020e34:	0802453a 	.word	0x0802453a

08020e38 <FLASH_If_Write>:
  if ((uint32_t) pDestination < EXTERNAL_FLASH_ADDRESS)
 8020e38:	f1b0 4f10 	cmp.w	r0, #2415919104	@ 0x90000000
 8020e3c:	d201      	bcs.n	8020e42 <FLASH_If_Write+0xa>
    return FLASH_INT_If_Write(pDestination, pSource, uLength);
 8020e3e:	f7ff bfc7 	b.w	8020dd0 <FLASH_INT_If_Write>
}
 8020e42:	2001      	movs	r0, #1
 8020e44:	4770      	bx	lr
	...

08020e48 <FW_UPDATE_Run>:
}

#else
void FW_UPDATE_Run(void)
{
  printf("  Feature not supported ! \r\n");
 8020e48:	4801      	ldr	r0, [pc, #4]	@ (8020e50 <FW_UPDATE_Run+0x8>)
 8020e4a:	f002 bbc1 	b.w	80235d0 <puts>
 8020e4e:	bf00      	nop
 8020e50:	08024560 	.word	0x08024560

08020e54 <FW_UPDATE_MULTIPLE_RunMenu>:
/**
  * @brief  Run Multiple FW Update process.
  * @param  None
  * @retval None.
  */
void FW_UPDATE_MULTIPLE_RunMenu(void)
 8020e54:	f7ff bff8 	b.w	8020e48 <FW_UPDATE_Run>

08020e58 <FW_VALIDATE_RunMenu>:
/**
  * @brief  Run validation of a FW image menu.
  * @param  None
  * @retval None.
  */
void FW_VALIDATE_RunMenu(void)
 8020e58:	f7ff bff6 	b.w	8020e48 <FW_UPDATE_Run>

08020e5c <FW_APP_PrintMainMenu>:
  * @brief  Display the TEST Main Menu choices on HyperTerminal
  * @param  None.
  * @retval None.
  */
void FW_APP_PrintMainMenu(void)
{
 8020e5c:	b508      	push	{r3, lr}
  printf("\r\n=================== Main Menu ============================\r\n\n");
 8020e5e:	480b      	ldr	r0, [pc, #44]	@ (8020e8c <FW_APP_PrintMainMenu+0x30>)
 8020e60:	f002 fbb6 	bl	80235d0 <puts>
  printf("  Download a new Fw Image ------------------------------- 1\r\n\n");
 8020e64:	480a      	ldr	r0, [pc, #40]	@ (8020e90 <FW_APP_PrintMainMenu+0x34>)
 8020e66:	f002 fbb3 	bl	80235d0 <puts>
  printf("  Test Protections -------------------------------------- 2\r\n\n");
 8020e6a:	480a      	ldr	r0, [pc, #40]	@ (8020e94 <FW_APP_PrintMainMenu+0x38>)
 8020e6c:	f002 fbb0 	bl	80235d0 <puts>
  printf("  Test SE User Code ------------------------------------- 3\r\n\n");
 8020e70:	4809      	ldr	r0, [pc, #36]	@ (8020e98 <FW_APP_PrintMainMenu+0x3c>)
 8020e72:	f002 fbad 	bl	80235d0 <puts>
  printf("  Multiple download ------------------------------------- 4\r\n\n");
 8020e76:	4809      	ldr	r0, [pc, #36]	@ (8020e9c <FW_APP_PrintMainMenu+0x40>)
 8020e78:	f002 fbaa 	bl	80235d0 <puts>
  printf("  Validate a FW Image------------------------------------ 5\r\n\n");
 8020e7c:	4808      	ldr	r0, [pc, #32]	@ (8020ea0 <FW_APP_PrintMainMenu+0x44>)
 8020e7e:	f002 fba7 	bl	80235d0 <puts>
  printf("  Selection :\r\n\n");
 8020e82:	4808      	ldr	r0, [pc, #32]	@ (8020ea4 <FW_APP_PrintMainMenu+0x48>)
}
 8020e84:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  printf("  Selection :\r\n\n");
 8020e88:	f002 bba2 	b.w	80235d0 <puts>
 8020e8c:	0802457c 	.word	0x0802457c
 8020e90:	080245bb 	.word	0x080245bb
 8020e94:	080245f9 	.word	0x080245f9
 8020e98:	08024637 	.word	0x08024637
 8020e9c:	08024675 	.word	0x08024675
 8020ea0:	080246b3 	.word	0x080246b3
 8020ea4:	080246f1 	.word	0x080246f1

08020ea8 <FW_APP_Run>:
  * @param  None.
  * @retval None.
  */
void FW_APP_Run(void)
{
  uint8_t key = 0U;
 8020ea8:	2300      	movs	r3, #0

  while (1U)
  {
    /* If the SecureBoot configured the IWDG, UserApp must reload IWDG counter with value defined in the reload
       register */
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 8020eaa:	4c1a      	ldr	r4, [pc, #104]	@ (8020f14 <FW_APP_Run+0x6c>)
 8020eac:	f64a 25aa 	movw	r5, #43690	@ 0xaaaa
{
 8020eb0:	b507      	push	{r0, r1, r2, lr}
  uint8_t key = 0U;
 8020eb2:	f88d 3007 	strb.w	r3, [sp, #7]
  FW_APP_PrintMainMenu();
 8020eb6:	f7ff ffd1 	bl	8020e5c <FW_APP_PrintMainMenu>
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 8020eba:	6025      	str	r5, [r4, #0]

    /* Clean the input path */
    COM_Flush();
 8020ebc:	f7ff ff4c 	bl	8020d58 <COM_Flush>

    /* Receive key */
    if (COM_Receive(&key, 1U, RX_TIMEOUT) == HAL_OK)
 8020ec0:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8020ec4:	2101      	movs	r1, #1
 8020ec6:	f10d 0007 	add.w	r0, sp, #7
 8020eca:	f7ff ff3d 	bl	8020d48 <COM_Receive>
 8020ece:	b968      	cbnz	r0, 8020eec <FW_APP_Run+0x44>
    {
      switch (key)
 8020ed0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8020ed4:	3b31      	subs	r3, #49	@ 0x31
 8020ed6:	2b04      	cmp	r3, #4
 8020ed8:	d818      	bhi.n	8020f0c <FW_APP_Run+0x64>
 8020eda:	e8df f003 	tbb	[pc, r3]
 8020ede:	0b03      	.short	0x0b03
 8020ee0:	110e      	.short	0x110e
 8020ee2:	14          	.byte	0x14
 8020ee3:	00          	.byte	0x00
      {
        case '1' :
          FW_UPDATE_Run();
 8020ee4:	f7ff ffb0 	bl	8020e48 <FW_UPDATE_Run>
          printf("Invalid Number !\r");
          break;
      }

      /*Print Main Menu message*/
      FW_APP_PrintMainMenu();
 8020ee8:	f7ff ffb8 	bl	8020e5c <FW_APP_PrintMainMenu>
    }

    BSP_LED_Toggle(LED_GREEN);
 8020eec:	2000      	movs	r0, #0
 8020eee:	f000 fbcd 	bl	802168c <BSP_LED_Toggle>
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 8020ef2:	e7e2      	b.n	8020eba <FW_APP_Run+0x12>
          TEST_PROTECTIONS_RunMenu();
 8020ef4:	f000 fa52 	bl	802139c <TEST_PROTECTIONS_RunMenu>
          break;
 8020ef8:	e7f6      	b.n	8020ee8 <FW_APP_Run+0x40>
          SE_USER_CODE_RunMenu();
 8020efa:	f000 f90f 	bl	802111c <SE_USER_CODE_RunMenu>
          break;
 8020efe:	e7f3      	b.n	8020ee8 <FW_APP_Run+0x40>
          FW_UPDATE_MULTIPLE_RunMenu();
 8020f00:	f7ff ffa8 	bl	8020e54 <FW_UPDATE_MULTIPLE_RunMenu>
          break;
 8020f04:	e7f0      	b.n	8020ee8 <FW_APP_Run+0x40>
          FW_VALIDATE_RunMenu();
 8020f06:	f7ff ffa7 	bl	8020e58 <FW_VALIDATE_RunMenu>
          break;
 8020f0a:	e7ed      	b.n	8020ee8 <FW_APP_Run+0x40>
          printf("Invalid Number !\r");
 8020f0c:	4802      	ldr	r0, [pc, #8]	@ (8020f18 <FW_APP_Run+0x70>)
 8020f0e:	f002 faf7 	bl	8023500 <iprintf>
          break;
 8020f12:	e7e9      	b.n	8020ee8 <FW_APP_Run+0x40>
 8020f14:	58004800 	.word	0x58004800
 8020f18:	08024701 	.word	0x08024701

08020f1c <main>:
{
 8020f1c:	b5f0      	push	{r4, r5, r6, r7, lr}
  pUserAppId = (uint8_t *)&UserAppId;
 8020f1e:	4b63      	ldr	r3, [pc, #396]	@ (80210ac <main+0x190>)
{
 8020f20:	b09d      	sub	sp, #116	@ 0x74
  pUserAppId = (uint8_t *)&UserAppId;
 8020f22:	4d63      	ldr	r5, [pc, #396]	@ (80210b0 <main+0x194>)
 8020f24:	602b      	str	r3, [r5, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8020f26:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8020f2a:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8020f2e:	4a61      	ldr	r2, [pc, #388]	@ (80210b4 <main+0x198>)
 8020f30:	2100      	movs	r1, #0
 8020f32:	f8c2 1250 	str.w	r1, [r2, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8020f36:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8020f3a:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8020f3e:	6953      	ldr	r3, [r2, #20]
 8020f40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8020f44:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8020f46:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8020f4a:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8020f4e:	f8c2 1084 	str.w	r1, [r2, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8020f52:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8020f56:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8020f5a:	f643 74e0 	movw	r4, #16352	@ 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8020f5e:	f3c3 00c9 	ubfx	r0, r3, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8020f62:	f3c3 334e 	ubfx	r3, r3, #13, #15
 8020f66:	015b      	lsls	r3, r3, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8020f68:	ea03 0704 	and.w	r7, r3, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8020f6c:	4601      	mov	r1, r0
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8020f6e:	ea47 7681 	orr.w	r6, r7, r1, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8020f72:	3901      	subs	r1, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8020f74:	f8c2 6260 	str.w	r6, [r2, #608]	@ 0x260
      } while (ways-- != 0U);
 8020f78:	d2f9      	bcs.n	8020f6e <main+0x52>
    } while(sets-- != 0U);
 8020f7a:	3b20      	subs	r3, #32
 8020f7c:	f113 0f20 	cmn.w	r3, #32
 8020f80:	d1f2      	bne.n	8020f68 <main+0x4c>
 8020f82:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8020f86:	6953      	ldr	r3, [r2, #20]
 8020f88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8020f8c:	6153      	str	r3, [r2, #20]
 8020f8e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8020f92:	f3bf 8f6f 	isb	sy
  HAL_Init();
 8020f96:	f000 fc1f 	bl	80217d8 <HAL_Init>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8020f9a:	2002      	movs	r0, #2
 8020f9c:	f000 ffc0 	bl	8021f20 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8020fa0:	2300      	movs	r3, #0
 8020fa2:	9300      	str	r3, [sp, #0]
 8020fa4:	4b44      	ldr	r3, [pc, #272]	@ (80210b8 <main+0x19c>)
 8020fa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8020fa8:	f022 0201 	bic.w	r2, r2, #1
 8020fac:	62da      	str	r2, [r3, #44]	@ 0x2c
 8020fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8020fb0:	f003 0301 	and.w	r3, r3, #1
 8020fb4:	9300      	str	r3, [sp, #0]
 8020fb6:	4b41      	ldr	r3, [pc, #260]	@ (80210bc <main+0x1a0>)
 8020fb8:	699a      	ldr	r2, [r3, #24]
 8020fba:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8020fbe:	619a      	str	r2, [r3, #24]
 8020fc0:	699a      	ldr	r2, [r3, #24]
 8020fc2:	f402 4240 	and.w	r2, r2, #49152	@ 0xc000
 8020fc6:	9200      	str	r2, [sp, #0]
 8020fc8:	9a00      	ldr	r2, [sp, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8020fca:	699a      	ldr	r2, [r3, #24]
 8020fcc:	0490      	lsls	r0, r2, #18
 8020fce:	d5fc      	bpl.n	8020fca <main+0xae>
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8020fd0:	2101      	movs	r1, #1
 8020fd2:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8020fd6:	2202      	movs	r2, #2
  RCC_OscInitStruct.PLL.PLLN = 400;
 8020fd8:	2404      	movs	r4, #4
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8020fda:	2608      	movs	r6, #8
  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8020fdc:	a809      	add	r0, sp, #36	@ 0x24
  RCC_OscInitStruct.PLL.PLLP = 2;
 8020fde:	9216      	str	r2, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8020fe0:	9619      	str	r6, [sp, #100]	@ 0x64
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8020fe2:	e9cd 1309 	strd	r1, r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
 8020fe6:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL.PLLN = 400;
 8020fe8:	f44f 71c8 	mov.w	r1, #400	@ 0x190
  RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
 8020fec:	930c      	str	r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.CSIState = RCC_CSI_OFF;
 8020fee:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8020ff0:	931b      	str	r3, [sp, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8020ff2:	931a      	str	r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8020ff4:	e9cd 2212 	strd	r2, r2, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLN = 400;
 8020ff8:	e9cd 4114 	strd	r4, r1, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8020ffc:	e9cd 4217 	strd	r4, r2, [sp, #92]	@ 0x5c
  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8021000:	f000 ffb2 	bl	8021f68 <HAL_RCC_OscConfig>
  if(ret != HAL_OK)
 8021004:	b100      	cbz	r0, 8021008 <main+0xec>
 8021006:	e7fe      	b.n	8021006 <main+0xea>
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8021008:	223f      	movs	r2, #63	@ 0x3f
 802100a:	2303      	movs	r3, #3
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 802100c:	4621      	mov	r1, r4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 802100e:	e9cd 2301 	strd	r2, r3, [sp, #4]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;  
 8021012:	2340      	movs	r3, #64	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2; 
 8021014:	f44f 6280 	mov.w	r2, #1024	@ 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8021018:	e9cd 0603 	strd	r0, r6, [sp, #12]
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 802101c:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2; 
 802101e:	e9cd 3305 	strd	r3, r3, [sp, #20]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2; 
 8021022:	e9cd 2307 	strd	r2, r3, [sp, #28]
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 8021026:	f001 fae9 	bl	80225fc <HAL_RCC_ClockConfig>
  if(ret != HAL_OK)
 802102a:	4604      	mov	r4, r0
 802102c:	b100      	cbz	r0, 8021030 <main+0x114>
 802102e:	e7fe      	b.n	802102e <main+0x112>
  FLASH_If_Init();
 8021030:	f7ff fecc 	bl	8020dcc <FLASH_If_Init>
  BSP_LED_Init(LED_GREEN);
 8021034:	4620      	mov	r0, r4
 8021036:	f000 faf7 	bl	8021628 <BSP_LED_Init>
    BSP_LED_Toggle(LED_GREEN);
 802103a:	4620      	mov	r0, r4
 802103c:	f000 fb26 	bl	802168c <BSP_LED_Toggle>
    HAL_Delay(100U);
 8021040:	2064      	movs	r0, #100	@ 0x64
 8021042:	f000 fc09 	bl	8021858 <HAL_Delay>
    BSP_LED_Toggle(LED_GREEN);
 8021046:	4620      	mov	r0, r4
 8021048:	f000 fb20 	bl	802168c <BSP_LED_Toggle>
    HAL_Delay(100U);
 802104c:	2064      	movs	r0, #100	@ 0x64
 802104e:	f000 fc03 	bl	8021858 <HAL_Delay>
    BSP_LED_Toggle(LED_GREEN);
 8021052:	4620      	mov	r0, r4
 8021054:	f000 fb1a 	bl	802168c <BSP_LED_Toggle>
    HAL_Delay(100U);
 8021058:	2064      	movs	r0, #100	@ 0x64
 802105a:	f000 fbfd 	bl	8021858 <HAL_Delay>
    BSP_LED_Toggle(LED_GREEN);
 802105e:	4620      	mov	r0, r4
 8021060:	f000 fb14 	bl	802168c <BSP_LED_Toggle>
    HAL_Delay(100U);
 8021064:	2064      	movs	r0, #100	@ 0x64
 8021066:	f000 fbf7 	bl	8021858 <HAL_Delay>
  WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 802106a:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 802106e:	4b14      	ldr	r3, [pc, #80]	@ (80210c0 <main+0x1a4>)
 8021070:	601a      	str	r2, [r3, #0]
  COM_Init();
 8021072:	f7ff fdf5 	bl	8020c60 <COM_Init>
  BUTTON_INIT();
 8021076:	4621      	mov	r1, r4
 8021078:	4620      	mov	r0, r4
 802107a:	f000 fb13 	bl	80216a4 <BSP_PB_Init>
  printf("\r\n======================================================================");
 802107e:	4811      	ldr	r0, [pc, #68]	@ (80210c4 <main+0x1a8>)
 8021080:	f002 fa3e 	bl	8023500 <iprintf>
  printf("\r\n=              (C) COPYRIGHT 2017 STMicroelectronics                 =");
 8021084:	4810      	ldr	r0, [pc, #64]	@ (80210c8 <main+0x1ac>)
 8021086:	f002 fa3b 	bl	8023500 <iprintf>
  printf("\r\n=                                                                    =");
 802108a:	4810      	ldr	r0, [pc, #64]	@ (80210cc <main+0x1b0>)
 802108c:	f002 fa38 	bl	8023500 <iprintf>
  printf("\r\n=                          User App #%c                               =", *pUserAppId);
 8021090:	682b      	ldr	r3, [r5, #0]
 8021092:	480f      	ldr	r0, [pc, #60]	@ (80210d0 <main+0x1b4>)
 8021094:	7819      	ldrb	r1, [r3, #0]
 8021096:	f002 fa33 	bl	8023500 <iprintf>
  printf("\r\n======================================================================");
 802109a:	480a      	ldr	r0, [pc, #40]	@ (80210c4 <main+0x1a8>)
 802109c:	f002 fa30 	bl	8023500 <iprintf>
  printf("\r\n\r\n");
 80210a0:	480c      	ldr	r0, [pc, #48]	@ (80210d4 <main+0x1b8>)
 80210a2:	f002 fa95 	bl	80235d0 <puts>
  FW_APP_Run();
 80210a6:	f7ff feff 	bl	8020ea8 <FW_APP_Run>
 80210aa:	bf00      	nop
 80210ac:	08024448 	.word	0x08024448
 80210b0:	20001130 	.word	0x20001130
 80210b4:	e000ed00 	.word	0xe000ed00
 80210b8:	58000400 	.word	0x58000400
 80210bc:	58024800 	.word	0x58024800
 80210c0:	58004800 	.word	0x58004800
 80210c4:	08024713 	.word	0x08024713
 80210c8:	0802475c 	.word	0x0802475c
 80210cc:	080247a5 	.word	0x080247a5
 80210d0:	080247ee 	.word	0x080247ee
 80210d4:	08024838 	.word	0x08024838

080210d8 <SE_USER_CODE_PrintMenu>:
  * @brief  Display the SE_USER_CODE Menu choices on hyperterminal
  * @param  None.
  * @retval None.
  */
static void SE_USER_CODE_PrintMenu(void)
{
 80210d8:	b508      	push	{r3, lr}
  printf("\r\n=== Call User Defined Code running in Secure Engine ===\r\n\n");
 80210da:	480a      	ldr	r0, [pc, #40]	@ (8021104 <SE_USER_CODE_PrintMenu+0x2c>)
 80210dc:	f002 fa78 	bl	80235d0 <puts>
  printf("  Get firmware information of SLOT_ACTIVE_1 ------------- 1\r\n\n");
 80210e0:	4809      	ldr	r0, [pc, #36]	@ (8021108 <SE_USER_CODE_PrintMenu+0x30>)
 80210e2:	f002 fa75 	bl	80235d0 <puts>
  printf("  Get firmware information of SLOT_ACTIVE_2 ------------- 2\r\n\n");
 80210e6:	4809      	ldr	r0, [pc, #36]	@ (802110c <SE_USER_CODE_PrintMenu+0x34>)
 80210e8:	f002 fa72 	bl	80235d0 <puts>
  printf("  Get firmware information of SLOT_ACTIVE_3 ------------- 3\r\n\n");
 80210ec:	4808      	ldr	r0, [pc, #32]	@ (8021110 <SE_USER_CODE_PrintMenu+0x38>)
 80210ee:	f002 fa6f 	bl	80235d0 <puts>
  printf("  Previous Menu ----------------------------------------- x\r\n\n");
 80210f2:	4808      	ldr	r0, [pc, #32]	@ (8021114 <SE_USER_CODE_PrintMenu+0x3c>)
 80210f4:	f002 fa6c 	bl	80235d0 <puts>
  printf("  Selection :\r\n\n");
 80210f8:	4807      	ldr	r0, [pc, #28]	@ (8021118 <SE_USER_CODE_PrintMenu+0x40>)
}
 80210fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  printf("  Selection :\r\n\n");
 80210fe:	f002 ba67 	b.w	80235d0 <puts>
 8021102:	bf00      	nop
 8021104:	0802483c 	.word	0x0802483c
 8021108:	08024878 	.word	0x08024878
 802110c:	080248b6 	.word	0x080248b6
 8021110:	080248f4 	.word	0x080248f4
 8021114:	08024932 	.word	0x08024932
 8021118:	080246f1 	.word	0x080246f1

0802111c <SE_USER_CODE_RunMenu>:
  * @brief  Run get firmware info menu.
  * @param  None
  * @retval HAL Status.
  */
void SE_USER_CODE_RunMenu(void)
{
 802111c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t key = 0U;
 802111e:	2300      	movs	r3, #0
{
 8021120:	b085      	sub	sp, #20
    key = 0U;
    slot_number = 0U;

    /* If the SecureBoot configured the IWDG, UserApp must reload IWDG counter with value defined in the reload
       register */
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 8021122:	4d33      	ldr	r5, [pc, #204]	@ (80211f0 <SE_USER_CODE_RunMenu+0xd4>)
 8021124:	f64a 26aa 	movw	r6, #43690	@ 0xaaaa
  if ((SE_SUCCESS == se_retCode) && (SE_OK == se_Status))
 8021128:	4f32      	ldr	r7, [pc, #200]	@ (80211f4 <SE_USER_CODE_RunMenu+0xd8>)
  uint8_t key = 0U;
 802112a:	f88d 3003 	strb.w	r3, [sp, #3]
  SE_USER_CODE_PrintMenu();
 802112e:	f7ff ffd3 	bl	80210d8 <SE_USER_CODE_PrintMenu>
    key = 0U;
 8021132:	2400      	movs	r4, #0
 8021134:	f88d 4003 	strb.w	r4, [sp, #3]
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 8021138:	602e      	str	r6, [r5, #0]

    /* Clean the input path */
    COM_Flush();
 802113a:	f7ff fe0d 	bl	8020d58 <COM_Flush>

    /* Receive key */
    if (COM_Receive(&key, 1U, RX_TIMEOUT) == HAL_OK)
 802113e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8021142:	2101      	movs	r1, #1
 8021144:	f10d 0003 	add.w	r0, sp, #3
 8021148:	f7ff fdfe 	bl	8020d48 <COM_Receive>
 802114c:	2800      	cmp	r0, #0
 802114e:	d1f1      	bne.n	8021134 <SE_USER_CODE_RunMenu+0x18>
    {
      switch (key)
 8021150:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8021154:	2b33      	cmp	r3, #51	@ 0x33
 8021156:	d017      	beq.n	8021188 <SE_USER_CODE_RunMenu+0x6c>
 8021158:	d812      	bhi.n	8021180 <SE_USER_CODE_RunMenu+0x64>
 802115a:	2b31      	cmp	r3, #49	@ 0x31
 802115c:	d016      	beq.n	802118c <SE_USER_CODE_RunMenu+0x70>
 802115e:	2b32      	cmp	r3, #50	@ 0x32
 8021160:	d016      	beq.n	8021190 <SE_USER_CODE_RunMenu+0x74>
    slot_number = 0U;
 8021162:	2400      	movs	r4, #0
          break;
        case 'x' :
          exit = 1U;
          break;
        default:
          printf("Invalid Number !\r");
 8021164:	4824      	ldr	r0, [pc, #144]	@ (80211f8 <SE_USER_CODE_RunMenu+0xdc>)
 8021166:	f002 f9cb 	bl	8023500 <iprintf>
          break;
      }

      if (exit != 1U)
      {
        if (SlotStartAdd[slot_number] == 0U)
 802116a:	4b24      	ldr	r3, [pc, #144]	@ (80211fc <SE_USER_CODE_RunMenu+0xe0>)
 802116c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8021170:	b983      	cbnz	r3, 8021194 <SE_USER_CODE_RunMenu+0x78>
        {
          printf("SLOT_ACTIVE_%d is not configured !\r", slot_number);
 8021172:	4621      	mov	r1, r4
 8021174:	4822      	ldr	r0, [pc, #136]	@ (8021200 <SE_USER_CODE_RunMenu+0xe4>)
 8021176:	f002 f9c3 	bl	8023500 <iprintf>
        {
          SE_USER_CODE_GetFwInfo(slot_number);
        }

        /*Print Main Menu message*/
        SE_USER_CODE_PrintMenu();
 802117a:	f7ff ffad 	bl	80210d8 <SE_USER_CODE_PrintMenu>
 802117e:	e7d8      	b.n	8021132 <SE_USER_CODE_RunMenu+0x16>
      switch (key)
 8021180:	2b78      	cmp	r3, #120	@ 0x78
 8021182:	d1ee      	bne.n	8021162 <SE_USER_CODE_RunMenu+0x46>
      }
    }
  }
}
 8021184:	b005      	add	sp, #20
 8021186:	bdf0      	pop	{r4, r5, r6, r7, pc}
      switch (key)
 8021188:	2403      	movs	r4, #3
 802118a:	e7ee      	b.n	802116a <SE_USER_CODE_RunMenu+0x4e>
          slot_number = SLOT_ACTIVE_1;
 802118c:	2401      	movs	r4, #1
 802118e:	e7ec      	b.n	802116a <SE_USER_CODE_RunMenu+0x4e>
          slot_number = SLOT_ACTIVE_2;
 8021190:	2402      	movs	r4, #2
 8021192:	e7ea      	b.n	802116a <SE_USER_CODE_RunMenu+0x4e>
  memset(&sl_FwInfo, 0xFF, sizeof(SE_APP_ActiveFwInfo_t));
 8021194:	f04f 33ff 	mov.w	r3, #4294967295
 8021198:	4a1a      	ldr	r2, [pc, #104]	@ (8021204 <SE_USER_CODE_RunMenu+0xe8>)
  printf("If the Secure User Memory is enabled you should not be able to call a SE service and get stuck.\r\n\n");
 802119a:	481b      	ldr	r0, [pc, #108]	@ (8021208 <SE_USER_CODE_RunMenu+0xec>)
  memset(&sl_FwInfo, 0xFF, sizeof(SE_APP_ActiveFwInfo_t));
 802119c:	9303      	str	r3, [sp, #12]
 802119e:	e9cd 2301 	strd	r2, r3, [sp, #4]
  printf("If the Secure User Memory is enabled you should not be able to call a SE service and get stuck.\r\n\n");
 80211a2:	f002 fa15 	bl	80235d0 <puts>
  printf("  -- Calling FwInfo service.\r\n\n");
 80211a6:	4819      	ldr	r0, [pc, #100]	@ (802120c <SE_USER_CODE_RunMenu+0xf0>)
 80211a8:	f002 fa12 	bl	80235d0 <puts>
  printf("Press the RESET button to restart the device (or wait until IWDG expires if enabled).\r\n\n");
 80211ac:	4818      	ldr	r0, [pc, #96]	@ (8021210 <SE_USER_CODE_RunMenu+0xf4>)
 80211ae:	f002 fa0f 	bl	80235d0 <puts>
  se_retCode = SE_APP_GetActiveFwInfo(&se_Status, SlotNumber, &sl_FwInfo);
 80211b2:	aa02      	add	r2, sp, #8
 80211b4:	4621      	mov	r1, r4
 80211b6:	a801      	add	r0, sp, #4
 80211b8:	f7e6 ff22 	bl	8008000 <SE_APP_GetActiveFwInfo>
  if ((SE_SUCCESS == se_retCode) && (SE_OK == se_Status))
 80211bc:	42b8      	cmp	r0, r7
 80211be:	d113      	bne.n	80211e8 <SE_USER_CODE_RunMenu+0xcc>
 80211c0:	4b14      	ldr	r3, [pc, #80]	@ (8021214 <SE_USER_CODE_RunMenu+0xf8>)
 80211c2:	9a01      	ldr	r2, [sp, #4]
 80211c4:	429a      	cmp	r2, r3
 80211c6:	d10f      	bne.n	80211e8 <SE_USER_CODE_RunMenu+0xcc>
    printf("Firmware Info:\r\n");
 80211c8:	4813      	ldr	r0, [pc, #76]	@ (8021218 <SE_USER_CODE_RunMenu+0xfc>)
 80211ca:	f002 fa01 	bl	80235d0 <puts>
    printf("\tActiveFwVersion: %d\r\n", sl_FwInfo.ActiveFwVersion);
 80211ce:	f8bd 1008 	ldrh.w	r1, [sp, #8]
 80211d2:	4812      	ldr	r0, [pc, #72]	@ (802121c <SE_USER_CODE_RunMenu+0x100>)
 80211d4:	f002 f994 	bl	8023500 <iprintf>
    printf("\tActiveFwSize: %d bytes\r\n", sl_FwInfo.ActiveFwSize);
 80211d8:	9903      	ldr	r1, [sp, #12]
 80211da:	4811      	ldr	r0, [pc, #68]	@ (8021220 <SE_USER_CODE_RunMenu+0x104>)
 80211dc:	f002 f990 	bl	8023500 <iprintf>
  printf("  -- !! Secure User Memory protection is NOT ENABLED !!\r\n\n");
 80211e0:	4810      	ldr	r0, [pc, #64]	@ (8021224 <SE_USER_CODE_RunMenu+0x108>)
 80211e2:	f002 f9f5 	bl	80235d0 <puts>
}
 80211e6:	e7c8      	b.n	802117a <SE_USER_CODE_RunMenu+0x5e>
    printf("  -- !!Operation failed!! \r\n\n");
 80211e8:	480f      	ldr	r0, [pc, #60]	@ (8021228 <SE_USER_CODE_RunMenu+0x10c>)
 80211ea:	f002 f9f1 	bl	80235d0 <puts>
 80211ee:	e7f7      	b.n	80211e0 <SE_USER_CODE_RunMenu+0xc4>
 80211f0:	58004800 	.word	0x58004800
 80211f4:	0012310f 	.word	0x0012310f
 80211f8:	08024701 	.word	0x08024701
 80211fc:	0802444c 	.word	0x0802444c
 8021200:	08024970 	.word	0x08024970
 8021204:	0013023d 	.word	0x0013023d
 8021208:	08024994 	.word	0x08024994
 802120c:	080249f6 	.word	0x080249f6
 8021210:	08024a15 	.word	0x08024a15
 8021214:	0012e223 	.word	0x0012e223
 8021218:	08024a6d 	.word	0x08024a6d
 802121c:	08024a7d 	.word	0x08024a7d
 8021220:	08024a94 	.word	0x08024a94
 8021224:	08024acb 	.word	0x08024acb
 8021228:	08024aae 	.word	0x08024aae

0802122c <NMI_Handler>:
  * @retval None
  */
void NMI_Handler(void)
{
  /* Go to infinite loop when NMI exception occurs */
  while (1)
 802122c:	e7fe      	b.n	802122c <NMI_Handler>

0802122e <HardFault_Handler>:
  * @retval None
  */
void HardFault_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 802122e:	e7fe      	b.n	802122e <HardFault_Handler>

08021230 <MemManage_Handler>:
  * @retval None
  */
void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8021230:	e7fe      	b.n	8021230 <MemManage_Handler>

08021232 <BusFault_Handler>:
  * @retval None
  */
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8021232:	e7fe      	b.n	8021232 <BusFault_Handler>

08021234 <UsageFault_Handler>:
  * @retval None
  */
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8021234:	e7fe      	b.n	8021234 <UsageFault_Handler>

08021236 <SVC_Handler>:
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
}
 8021236:	4770      	bx	lr

08021238 <DebugMon_Handler>:
/**
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
 8021238:	4770      	bx	lr

0802123a <PendSV_Handler>:
/**
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
 802123a:	4770      	bx	lr

0802123c <SysTick_Handler>:
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
  HAL_IncTick();
 802123c:	f000 bafa 	b.w	8021834 <HAL_IncTick>

08021240 <FLASH_IRQHandler>:
  * @param  None
  * @retval None
  */
void FLASH_IRQHandler(void)
{
  HAL_FLASH_IRQHandler();
 8021240:	f000 bb8a 	b.w	8021958 <HAL_FLASH_IRQHandler>

08021244 <TAMP_STAMP_IRQHandler>:
  * @param  None
  * @retval None
  */
void TAMP_STAMP_IRQHandler(void)
{
  RtcHandle.Instance = RTC;
 8021244:	4802      	ldr	r0, [pc, #8]	@ (8021250 <TAMP_STAMP_IRQHandler+0xc>)
 8021246:	4b03      	ldr	r3, [pc, #12]	@ (8021254 <TAMP_STAMP_IRQHandler+0x10>)
 8021248:	6003      	str	r3, [r0, #0]
  HAL_RTCEx_TamperTimeStampIRQHandler(&RtcHandle);
 802124a:	f001 bcad 	b.w	8022ba8 <HAL_RTCEx_TamperTimeStampIRQHandler>
 802124e:	bf00      	nop
 8021250:	20001138 	.word	0x20001138
 8021254:	58004000 	.word	0x58004000

08021258 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 8021258:	b570      	push	{r4, r5, r6, lr}
 802125a:	460d      	mov	r5, r1
 802125c:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 802125e:	460e      	mov	r6, r1
 8021260:	1b73      	subs	r3, r6, r5
 8021262:	429c      	cmp	r4, r3
 8021264:	dc01      	bgt.n	802126a <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8021266:	4620      	mov	r0, r4
 8021268:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 802126a:	f3af 8000 	nop.w
 802126e:	f806 0b01 	strb.w	r0, [r6], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8021272:	e7f5      	b.n	8021260 <_read+0x8>

08021274 <_write>:

int _write(int file, char *ptr, int len)
{
 8021274:	b570      	push	{r4, r5, r6, lr}
 8021276:	460d      	mov	r5, r1
 8021278:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 802127a:	460e      	mov	r6, r1
 802127c:	1b73      	subs	r3, r6, r5
 802127e:	429c      	cmp	r4, r3
 8021280:	dc01      	bgt.n	8021286 <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 8021282:	4620      	mov	r0, r4
 8021284:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 8021286:	f816 0b01 	ldrb.w	r0, [r6], #1
 802128a:	f7ff fd73 	bl	8020d74 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 802128e:	e7f5      	b.n	802127c <_write+0x8>

08021290 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8021290:	4a0a      	ldr	r2, [pc, #40]	@ (80212bc <_sbrk+0x2c>)
 8021292:	6811      	ldr	r1, [r2, #0]
{
 8021294:	b508      	push	{r3, lr}
 8021296:	4603      	mov	r3, r0
	if (heap_end == 0)
 8021298:	b909      	cbnz	r1, 802129e <_sbrk+0xe>
		heap_end = &end;
 802129a:	4909      	ldr	r1, [pc, #36]	@ (80212c0 <_sbrk+0x30>)
 802129c:	6011      	str	r1, [r2, #0]

	prev_heap_end = heap_end;
 802129e:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 80212a0:	4669      	mov	r1, sp
 80212a2:	4403      	add	r3, r0
 80212a4:	428b      	cmp	r3, r1
 80212a6:	d906      	bls.n	80212b6 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80212a8:	f002 fb84 	bl	80239b4 <__errno>
 80212ac:	230c      	movs	r3, #12
 80212ae:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80212b0:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 80212b4:	bd08      	pop	{r3, pc}
	heap_end += incr;
 80212b6:	6013      	str	r3, [r2, #0]
	return (caddr_t) prev_heap_end;
 80212b8:	e7fc      	b.n	80212b4 <_sbrk+0x24>
 80212ba:	bf00      	nop
 80212bc:	2000115c 	.word	0x2000115c
 80212c0:	200012d8 	.word	0x200012d8

080212c4 <_close>:

int _close(int file)
{
	return -1;
}
 80212c4:	f04f 30ff 	mov.w	r0, #4294967295
 80212c8:	4770      	bx	lr

080212ca <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80212ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
	return 0;
}
 80212ce:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 80212d0:	604b      	str	r3, [r1, #4]
}
 80212d2:	4770      	bx	lr

080212d4 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80212d4:	2001      	movs	r0, #1
 80212d6:	4770      	bx	lr

080212d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80212d8:	2000      	movs	r0, #0
 80212da:	4770      	bx	lr

080212dc <__NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 80212dc:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80212e0:	4905      	ldr	r1, [pc, #20]	@ (80212f8 <__NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80212e2:	4b06      	ldr	r3, [pc, #24]	@ (80212fc <__NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80212e4:	68ca      	ldr	r2, [r1, #12]
 80212e6:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80212ea:	4313      	orrs	r3, r2
 80212ec:	60cb      	str	r3, [r1, #12]
 80212ee:	f3bf 8f4f 	dsb	sy
    __NOP();
 80212f2:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 80212f4:	e7fd      	b.n	80212f2 <__NVIC_SystemReset+0x16>
 80212f6:	bf00      	nop
 80212f8:	e000ed00 	.word	0xe000ed00
 80212fc:	05fa0004 	.word	0x05fa0004

08021300 <TEST_PROTECTIONS_CORRUPT_PrintMenu>:
  * @brief  Display the corruption menu
  * @param  None.
  * @retval None.
  */
static void TEST_PROTECTIONS_CORRUPT_PrintMenu(void)
{
 8021300:	b508      	push	{r3, lr}
  printf("\r\n============  Test: CORRUPT ACTIVE IMAGE ============\r\n\n");
 8021302:	480a      	ldr	r0, [pc, #40]	@ (802132c <TEST_PROTECTIONS_CORRUPT_PrintMenu+0x2c>)
 8021304:	f002 f964 	bl	80235d0 <puts>
  printf("  Corrupt image from SLOT_ACTIVE_1 ---------------------- 1\r\n\n");
 8021308:	4809      	ldr	r0, [pc, #36]	@ (8021330 <TEST_PROTECTIONS_CORRUPT_PrintMenu+0x30>)
 802130a:	f002 f961 	bl	80235d0 <puts>
  printf("  Corrupt image from SLOT_ACTIVE_2 ---------------------- 2\r\n\n");
 802130e:	4809      	ldr	r0, [pc, #36]	@ (8021334 <TEST_PROTECTIONS_CORRUPT_PrintMenu+0x34>)
 8021310:	f002 f95e 	bl	80235d0 <puts>
  printf("  Corrupt image from SLOT_ACTIVE_3 ---------------------- 3\r\n\n");
 8021314:	4808      	ldr	r0, [pc, #32]	@ (8021338 <TEST_PROTECTIONS_CORRUPT_PrintMenu+0x38>)
 8021316:	f002 f95b 	bl	80235d0 <puts>
  printf("  Previous Menu ----------------------------------------- x\r\n\n");
 802131a:	4808      	ldr	r0, [pc, #32]	@ (802133c <TEST_PROTECTIONS_CORRUPT_PrintMenu+0x3c>)
 802131c:	f002 f958 	bl	80235d0 <puts>
  printf("  Selection :\r\n\n");
 8021320:	4807      	ldr	r0, [pc, #28]	@ (8021340 <TEST_PROTECTIONS_CORRUPT_PrintMenu+0x40>)
}
 8021322:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  printf("  Selection :\r\n\n");
 8021326:	f002 b953 	b.w	80235d0 <puts>
 802132a:	bf00      	nop
 802132c:	08024b05 	.word	0x08024b05
 8021330:	08024b3f 	.word	0x08024b3f
 8021334:	08024b7d 	.word	0x08024b7d
 8021338:	08024bbb 	.word	0x08024bbb
 802133c:	08024932 	.word	0x08024932
 8021340:	080246f1 	.word	0x080246f1

08021344 <TEST_PROTECTIONS_PrintTestingMenu>:
{
 8021344:	b508      	push	{r3, lr}
  printf("\r\n=================== Test Menu ============================\r\n\n");
 8021346:	480d      	ldr	r0, [pc, #52]	@ (802137c <TEST_PROTECTIONS_PrintTestingMenu+0x38>)
 8021348:	f002 f942 	bl	80235d0 <puts>
  printf("  Test : CORRUPT ACTIVE IMAGE --------------------------- 1\r\n\n");
 802134c:	480c      	ldr	r0, [pc, #48]	@ (8021380 <TEST_PROTECTIONS_PrintTestingMenu+0x3c>)
 802134e:	f002 f93f 	bl	80235d0 <puts>
  printf("  Test Protection: Secure User memory ------------------- 2\r\n\n");
 8021352:	480c      	ldr	r0, [pc, #48]	@ (8021384 <TEST_PROTECTIONS_PrintTestingMenu+0x40>)
 8021354:	f002 f93c 	bl	80235d0 <puts>
  printf("  Test Protection: IWDG --------------------------------- 3\r\n\n");
 8021358:	480b      	ldr	r0, [pc, #44]	@ (8021388 <TEST_PROTECTIONS_PrintTestingMenu+0x44>)
 802135a:	f002 f939 	bl	80235d0 <puts>
  printf("  Test Protection: TAMPER ------------------------------- 4\r\n\n");
 802135e:	480b      	ldr	r0, [pc, #44]	@ (802138c <TEST_PROTECTIONS_PrintTestingMenu+0x48>)
 8021360:	f002 f936 	bl	80235d0 <puts>
  printf("  Test Protection: Secure Header ------------------------ 5\r\n\n");
 8021364:	480a      	ldr	r0, [pc, #40]	@ (8021390 <TEST_PROTECTIONS_PrintTestingMenu+0x4c>)
 8021366:	f002 f933 	bl	80235d0 <puts>
  printf("  Previous Menu ----------------------------------------- x\r\n\n");
 802136a:	480a      	ldr	r0, [pc, #40]	@ (8021394 <TEST_PROTECTIONS_PrintTestingMenu+0x50>)
 802136c:	f002 f930 	bl	80235d0 <puts>
  printf("  Selection :\r\n\n");
 8021370:	4809      	ldr	r0, [pc, #36]	@ (8021398 <TEST_PROTECTIONS_PrintTestingMenu+0x54>)
}
 8021372:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  printf("  Selection :\r\n\n");
 8021376:	f002 b92b 	b.w	80235d0 <puts>
 802137a:	bf00      	nop
 802137c:	08024bf9 	.word	0x08024bf9
 8021380:	08024c38 	.word	0x08024c38
 8021384:	08024c76 	.word	0x08024c76
 8021388:	08024cb4 	.word	0x08024cb4
 802138c:	08024cf2 	.word	0x08024cf2
 8021390:	08024d30 	.word	0x08024d30
 8021394:	08024932 	.word	0x08024932
 8021398:	080246f1 	.word	0x080246f1

0802139c <TEST_PROTECTIONS_RunMenu>:
{
 802139c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  uint8_t key = 0U;
 80213a0:	2500      	movs	r5, #0
{
 80213a2:	b08e      	sub	sp, #56	@ 0x38
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 80213a4:	4e7e      	ldr	r6, [pc, #504]	@ (80215a0 <TEST_PROTECTIONS_RunMenu+0x204>)
 80213a6:	f64a 27aa 	movw	r7, #43690	@ 0xaaaa
  uint8_t key = 0U;
 80213aa:	f88d 5003 	strb.w	r5, [sp, #3]
  TEST_PROTECTIONS_PrintTestingMenu();
 80213ae:	f7ff ffc9 	bl	8021344 <TEST_PROTECTIONS_PrintTestingMenu>
    key = 0U;
 80213b2:	f88d 5003 	strb.w	r5, [sp, #3]
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 80213b6:	6037      	str	r7, [r6, #0]
    COM_Flush();
 80213b8:	f7ff fcce 	bl	8020d58 <COM_Flush>
    if (COM_Receive(&key, 1U, RX_TIMEOUT) == HAL_OK)
 80213bc:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80213c0:	2101      	movs	r1, #1
 80213c2:	f10d 0003 	add.w	r0, sp, #3
 80213c6:	f7ff fcbf 	bl	8020d48 <COM_Receive>
 80213ca:	2800      	cmp	r0, #0
 80213cc:	d1f1      	bne.n	80213b2 <TEST_PROTECTIONS_RunMenu+0x16>
      switch (key)
 80213ce:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80213d2:	2b35      	cmp	r3, #53	@ 0x35
 80213d4:	d809      	bhi.n	80213ea <TEST_PROTECTIONS_RunMenu+0x4e>
 80213d6:	2b30      	cmp	r3, #48	@ 0x30
 80213d8:	f240 80dd 	bls.w	8021596 <TEST_PROTECTIONS_RunMenu+0x1fa>
 80213dc:	3b32      	subs	r3, #50	@ 0x32
 80213de:	2b03      	cmp	r3, #3
 80213e0:	d80b      	bhi.n	80213fa <TEST_PROTECTIONS_RunMenu+0x5e>
 80213e2:	e8df f003 	tbb	[pc, r3]
 80213e6:	8c61      	.short	0x8c61
 80213e8:	c89a      	.short	0xc89a
 80213ea:	2b78      	cmp	r3, #120	@ 0x78
 80213ec:	f040 80d3 	bne.w	8021596 <TEST_PROTECTIONS_RunMenu+0x1fa>
      TEST_PROTECTIONS_PrintTestingMenu();
 80213f0:	f7ff ffa8 	bl	8021344 <TEST_PROTECTIONS_PrintTestingMenu>
}
 80213f4:	b00e      	add	sp, #56	@ 0x38
 80213f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  * @param  None
  * @retval HAL Status.
  */
static void TEST_PROTECTIONS_CORRUPT_RunMenu(void)
{
  uint8_t key = 0U;
 80213fa:	2300      	movs	r3, #0
    key = 0U;
    slot_number = 0U;

    /* If the SecureBoot configured the IWDG, UserApp must reload IWDG counter with value defined in the reload
       register */
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 80213fc:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 80215a0 <TEST_PROTECTIONS_RunMenu+0x204>
 8021400:	f64a 29aa 	movw	r9, #43690	@ 0xaaaa
          break;
        case 'x' :
          exit = 1U;
          break;
        default:
          printf("Invalid Number !\r");
 8021404:	f8df a210 	ldr.w	sl, [pc, #528]	@ 8021618 <TEST_PROTECTIONS_RunMenu+0x27c>
  uint8_t key = 0U;
 8021408:	f88d 3004 	strb.w	r3, [sp, #4]
  TEST_PROTECTIONS_CORRUPT_PrintMenu();
 802140c:	f7ff ff78 	bl	8021300 <TEST_PROTECTIONS_CORRUPT_PrintMenu>
    key = 0U;
 8021410:	2400      	movs	r4, #0
 8021412:	f88d 4004 	strb.w	r4, [sp, #4]
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 8021416:	f8c8 9000 	str.w	r9, [r8]
    COM_Flush();
 802141a:	f7ff fc9d 	bl	8020d58 <COM_Flush>
    if (COM_Receive(&key, 1U, RX_TIMEOUT) == HAL_OK)
 802141e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8021422:	2101      	movs	r1, #1
 8021424:	a801      	add	r0, sp, #4
 8021426:	f7ff fc8f 	bl	8020d48 <COM_Receive>
 802142a:	2800      	cmp	r0, #0
 802142c:	d1f1      	bne.n	8021412 <TEST_PROTECTIONS_RunMenu+0x76>
      switch (key)
 802142e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8021432:	2b33      	cmp	r3, #51	@ 0x33
 8021434:	d017      	beq.n	8021466 <TEST_PROTECTIONS_RunMenu+0xca>
 8021436:	d811      	bhi.n	802145c <TEST_PROTECTIONS_RunMenu+0xc0>
 8021438:	2b31      	cmp	r3, #49	@ 0x31
 802143a:	d016      	beq.n	802146a <TEST_PROTECTIONS_RunMenu+0xce>
 802143c:	2b32      	cmp	r3, #50	@ 0x32
 802143e:	d016      	beq.n	802146e <TEST_PROTECTIONS_RunMenu+0xd2>
          printf("Invalid Number !\r");
 8021440:	4650      	mov	r0, sl
 8021442:	f002 f85d 	bl	8023500 <iprintf>
    slot_number = 0U;
 8021446:	2100      	movs	r1, #0
          break;
      }

      if (exit != 1U)
      {
        if (SlotStartAdd[slot_number] == 0U)
 8021448:	4b56      	ldr	r3, [pc, #344]	@ (80215a4 <TEST_PROTECTIONS_RunMenu+0x208>)
 802144a:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
 802144e:	b984      	cbnz	r4, 8021472 <TEST_PROTECTIONS_RunMenu+0xd6>
        {
          printf("SLOT_ACTIVE_%d is not configured !\r", slot_number);
 8021450:	4855      	ldr	r0, [pc, #340]	@ (80215a8 <TEST_PROTECTIONS_RunMenu+0x20c>)
 8021452:	f002 f855 	bl	8023500 <iprintf>
        {
          TEST_PROTECTIONS_RunCORRUPT(slot_number);
        }

        /*Print Main Menu message*/
        TEST_PROTECTIONS_CORRUPT_PrintMenu();
 8021456:	f7ff ff53 	bl	8021300 <TEST_PROTECTIONS_CORRUPT_PrintMenu>
 802145a:	e7d9      	b.n	8021410 <TEST_PROTECTIONS_RunMenu+0x74>
      switch (key)
 802145c:	2b78      	cmp	r3, #120	@ 0x78
 802145e:	d1ef      	bne.n	8021440 <TEST_PROTECTIONS_RunMenu+0xa4>
      TEST_PROTECTIONS_PrintTestingMenu();
 8021460:	f7ff ff70 	bl	8021344 <TEST_PROTECTIONS_PrintTestingMenu>
 8021464:	e7a5      	b.n	80213b2 <TEST_PROTECTIONS_RunMenu+0x16>
      switch (key)
 8021466:	2103      	movs	r1, #3
 8021468:	e7ee      	b.n	8021448 <TEST_PROTECTIONS_RunMenu+0xac>
          slot_number = SLOT_ACTIVE_1;
 802146a:	2101      	movs	r1, #1
 802146c:	e7ec      	b.n	8021448 <TEST_PROTECTIONS_RunMenu+0xac>
          slot_number = SLOT_ACTIVE_2;
 802146e:	2102      	movs	r1, #2
 8021470:	e7ea      	b.n	8021448 <TEST_PROTECTIONS_RunMenu+0xac>
  printf("  -- Erasing 0x%x bytes at address: 0x%x\r\n", TEST_PROTECTIONS_CORRUPT_IMAGE_FLASH_SIZE,
 8021472:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
  uint8_t pattern[TEST_PROTECTIONS_CORRUPT_IMAGE_FLASH_SIZE] = {0};
 8021476:	2220      	movs	r2, #32
 8021478:	2100      	movs	r1, #0
 802147a:	a806      	add	r0, sp, #24
 802147c:	f002 fa4c 	bl	8023918 <memset>
  printf("  -- Erasing 0x%x bytes at address: 0x%x\r\n", TEST_PROTECTIONS_CORRUPT_IMAGE_FLASH_SIZE,
 8021480:	4622      	mov	r2, r4
 8021482:	2120      	movs	r1, #32
 8021484:	4849      	ldr	r0, [pc, #292]	@ (80215ac <TEST_PROTECTIONS_RunMenu+0x210>)
 8021486:	f002 f83b 	bl	8023500 <iprintf>
  printf("  -- At next boot Signature Verification will fail. Download a new FW to restore FW image !!\r\n\n");
 802148a:	4849      	ldr	r0, [pc, #292]	@ (80215b0 <TEST_PROTECTIONS_RunMenu+0x214>)
 802148c:	f002 f8a0 	bl	80235d0 <puts>
  ret = FLASH_If_Write((void *)(TEST_PROTECTIONS_CORRUPT_IMAGE_FLASH_ADDRESS(slot_number)), (void *) &pattern,
 8021490:	2220      	movs	r2, #32
 8021492:	a906      	add	r1, sp, #24
 8021494:	4620      	mov	r0, r4
 8021496:	f7ff fccf 	bl	8020e38 <FLASH_If_Write>
  if (ret == HAL_OK)
 802149a:	b908      	cbnz	r0, 80214a0 <TEST_PROTECTIONS_RunMenu+0x104>
    printf("is NOT ENABLED !! \r\n\n");
  }
  else
  {
    printf("\r\n\n  -- TAMPER Event detected!!\r\n\n  -- System reset requested!!!\r\n\n");
    NVIC_SystemReset();
 802149c:	f7ff ff1e 	bl	80212dc <__NVIC_SystemReset>
    printf("-- !! HAL_FLASH_ERROR_CORRUPT_IMAGE: erasing failure ...\r\n\n");
 80214a0:	4844      	ldr	r0, [pc, #272]	@ (80215b4 <TEST_PROTECTIONS_RunMenu+0x218>)
 80214a2:	f002 f895 	bl	80235d0 <puts>
}
 80214a6:	e7d6      	b.n	8021456 <TEST_PROTECTIONS_RunMenu+0xba>
  printf("\r\n====== Test Protection: Secure User Memory =================\r\n\n");
 80214a8:	4843      	ldr	r0, [pc, #268]	@ (80215b8 <TEST_PROTECTIONS_RunMenu+0x21c>)
 80214aa:	f002 f891 	bl	80235d0 <puts>
  printf("If the Secure User Memory is enabled you should not be able to read the key and get stuck.\r\n\n");
 80214ae:	4843      	ldr	r0, [pc, #268]	@ (80215bc <TEST_PROTECTIONS_RunMenu+0x220>)
 80214b0:	f002 f88e 	bl	80235d0 <puts>
  printf("  -- Reading Key\r\n\n");
 80214b4:	4842      	ldr	r0, [pc, #264]	@ (80215c0 <TEST_PROTECTIONS_RunMenu+0x224>)
 80214b6:	f002 f88b 	bl	80235d0 <puts>
  printf("Press the RESET button to restart the device (or wait until IWDG expires if enabled).\r\n\n");
 80214ba:	4842      	ldr	r0, [pc, #264]	@ (80215c4 <TEST_PROTECTIONS_RunMenu+0x228>)
 80214bc:	f002 f888 	bl	80235d0 <puts>
  memset(key, 0xFF, 16);
 80214c0:	2210      	movs	r2, #16
 80214c2:	21ff      	movs	r1, #255	@ 0xff
 80214c4:	a801      	add	r0, sp, #4
 80214c6:	f002 fa27 	bl	8023918 <memset>
  memset(pattern, 0xFF, 16);
 80214ca:	2210      	movs	r2, #16
 80214cc:	21ff      	movs	r1, #255	@ 0xff
 80214ce:	a806      	add	r0, sp, #24
 80214d0:	f002 fa22 	bl	8023918 <memset>
  SE_ReadKey(&(key[0U]));
 80214d4:	a801      	add	r0, sp, #4
 80214d6:	4b3c      	ldr	r3, [pc, #240]	@ (80215c8 <TEST_PROTECTIONS_RunMenu+0x22c>)
 80214d8:	4798      	blx	r3
  if (memcmp(key, pattern, 16) != 0U)
 80214da:	2210      	movs	r2, #16
 80214dc:	a906      	add	r1, sp, #24
 80214de:	a801      	add	r0, sp, #4
 80214e0:	f002 fa0a 	bl	80238f8 <memcmp>
 80214e4:	b150      	cbz	r0, 80214fc <TEST_PROTECTIONS_RunMenu+0x160>
    key[16] = '\0';
 80214e6:	2300      	movs	r3, #0
    printf("  -- Key: %s \r\n\n", key);
 80214e8:	a901      	add	r1, sp, #4
 80214ea:	4838      	ldr	r0, [pc, #224]	@ (80215cc <TEST_PROTECTIONS_RunMenu+0x230>)
    key[16] = '\0';
 80214ec:	f88d 3014 	strb.w	r3, [sp, #20]
    printf("  -- Key: %s \r\n\n", key);
 80214f0:	f002 f806 	bl	8023500 <iprintf>
    printf("  -- !! Secure User Memory protection is NOT ENABLED !!\r\n\n");
 80214f4:	4836      	ldr	r0, [pc, #216]	@ (80215d0 <TEST_PROTECTIONS_RunMenu+0x234>)
  printf("  -- Waiting %d (ms). Should reset if IWDG is enabled. \r\n\n", TEST_PROTECTIONS_IWDG_DELAY);

  HAL_Delay(TEST_PROTECTIONS_IWDG_DELAY);

  /* No Reset means IWDG was not enabled*/
  printf("  -- !! IWDG protection is NOT ENABLED !!\r\n\n");
 80214f6:	f002 f86b 	bl	80235d0 <puts>
}
 80214fa:	e7b1      	b.n	8021460 <TEST_PROTECTIONS_RunMenu+0xc4>
    while (1)
 80214fc:	e7fe      	b.n	80214fc <TEST_PROTECTIONS_RunMenu+0x160>
  printf("\r\n====== Test Protection: IWDG ===========================\r\n\n");
 80214fe:	4835      	ldr	r0, [pc, #212]	@ (80215d4 <TEST_PROTECTIONS_RunMenu+0x238>)
 8021500:	f002 f866 	bl	80235d0 <puts>
  printf("  -- Waiting %d (ms). Should reset if IWDG is enabled. \r\n\n", TEST_PROTECTIONS_IWDG_DELAY);
 8021504:	f641 3158 	movw	r1, #7000	@ 0x1b58
 8021508:	4833      	ldr	r0, [pc, #204]	@ (80215d8 <TEST_PROTECTIONS_RunMenu+0x23c>)
 802150a:	f001 fff9 	bl	8023500 <iprintf>
  HAL_Delay(TEST_PROTECTIONS_IWDG_DELAY);
 802150e:	f641 3058 	movw	r0, #7000	@ 0x1b58
 8021512:	f000 f9a1 	bl	8021858 <HAL_Delay>
  printf("  -- !! IWDG protection is NOT ENABLED !!\r\n\n");
 8021516:	4831      	ldr	r0, [pc, #196]	@ (80215dc <TEST_PROTECTIONS_RunMenu+0x240>)
 8021518:	e7ed      	b.n	80214f6 <TEST_PROTECTIONS_RunMenu+0x15a>
  m_uTamperEvent = 0U;
 802151a:	2300      	movs	r3, #0
 802151c:	4c30      	ldr	r4, [pc, #192]	@ (80215e0 <TEST_PROTECTIONS_RunMenu+0x244>)
  printf("\r\n====== Test Protection: TAMPER ========================\r\n\n");
 802151e:	4831      	ldr	r0, [pc, #196]	@ (80215e4 <TEST_PROTECTIONS_RunMenu+0x248>)
  printf("  Waiting for 10 seconds...\r\n\n")  ;
 8021520:	f04f 080a 	mov.w	r8, #10
  m_uTamperEvent = 0U;
 8021524:	6023      	str	r3, [r4, #0]
  printf("\r\n====== Test Protection: TAMPER ========================\r\n\n");
 8021526:	f002 f853 	bl	80235d0 <puts>
  printf("  -- Pull PC1 (CN11.36) to GND \r\n\n");
 802152a:	482f      	ldr	r0, [pc, #188]	@ (80215e8 <TEST_PROTECTIONS_RunMenu+0x24c>)
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 802152c:	f64a 2aaa 	movw	sl, #43690	@ 0xaaaa
  printf("  -- Pull PC1 (CN11.36) to GND \r\n\n");
 8021530:	f002 f84e 	bl	80235d0 <puts>
  printf("  -- -- Note: sometimes it may be enough to put your finger close to PC1 (CN11.36)\r\n\n");
 8021534:	482d      	ldr	r0, [pc, #180]	@ (80215ec <TEST_PROTECTIONS_RunMenu+0x250>)
 8021536:	f002 f84b 	bl	80235d0 <puts>
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 802153a:	f8df 9064 	ldr.w	r9, [pc, #100]	@ 80215a0 <TEST_PROTECTIONS_RunMenu+0x204>
  printf("  -- Should reset if TAMPER is enabled. \r\n\n");
 802153e:	482c      	ldr	r0, [pc, #176]	@ (80215f0 <TEST_PROTECTIONS_RunMenu+0x254>)
 8021540:	f002 f846 	bl	80235d0 <puts>
  printf("  Waiting for 10 seconds...\r\n\n")  ;
 8021544:	482b      	ldr	r0, [pc, #172]	@ (80215f4 <TEST_PROTECTIONS_RunMenu+0x258>)
 8021546:	f002 f843 	bl	80235d0 <puts>
  while ((i < TEST_PROTECTIONS_TAMPER_DELAY) && (m_uTamperEvent == 0U))
 802154a:	6823      	ldr	r3, [r4, #0]
 802154c:	b943      	cbnz	r3, 8021560 <TEST_PROTECTIONS_RunMenu+0x1c4>
    HAL_Delay(1000U);
 802154e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 8021552:	f8c9 a000 	str.w	sl, [r9]
    HAL_Delay(1000U);
 8021556:	f000 f97f 	bl	8021858 <HAL_Delay>
  while ((i < TEST_PROTECTIONS_TAMPER_DELAY) && (m_uTamperEvent == 0U))
 802155a:	f1b8 0801 	subs.w	r8, r8, #1
 802155e:	d1f4      	bne.n	802154a <TEST_PROTECTIONS_RunMenu+0x1ae>
  if (m_uTamperEvent == 0U)
 8021560:	6823      	ldr	r3, [r4, #0]
 8021562:	b11b      	cbz	r3, 802156c <TEST_PROTECTIONS_RunMenu+0x1d0>
    printf("\r\n\n  -- TAMPER Event detected!!\r\n\n  -- System reset requested!!!\r\n\n");
 8021564:	4824      	ldr	r0, [pc, #144]	@ (80215f8 <TEST_PROTECTIONS_RunMenu+0x25c>)
 8021566:	f002 f833 	bl	80235d0 <puts>
 802156a:	e797      	b.n	802149c <TEST_PROTECTIONS_RunMenu+0x100>
    printf("\r\n\n  -- Waited 10 seconds, if you have connected TAMPER pin to GND it means TAMPER protection ");
 802156c:	4823      	ldr	r0, [pc, #140]	@ (80215fc <TEST_PROTECTIONS_RunMenu+0x260>)
 802156e:	f001 ffc7 	bl	8023500 <iprintf>
    printf("is NOT ENABLED !! \r\n\n");
 8021572:	4823      	ldr	r0, [pc, #140]	@ (8021600 <TEST_PROTECTIONS_RunMenu+0x264>)
 8021574:	e7bf      	b.n	80214f6 <TEST_PROTECTIONS_RunMenu+0x15a>
  printf("\r\n====== Test Protection: Secure Header =================\r\n\n");
 8021576:	4823      	ldr	r0, [pc, #140]	@ (8021604 <TEST_PROTECTIONS_RunMenu+0x268>)
 8021578:	f002 f82a 	bl	80235d0 <puts>
  printf("If the Secure Header is enabled you should not be able to read the address.\r\n\n");
 802157c:	4822      	ldr	r0, [pc, #136]	@ (8021608 <TEST_PROTECTIONS_RunMenu+0x26c>)
 802157e:	f002 f827 	bl	80235d0 <puts>
  printf("  -- Reading Key\r\n\n");
 8021582:	480f      	ldr	r0, [pc, #60]	@ (80215c0 <TEST_PROTECTIONS_RunMenu+0x224>)
 8021584:	f002 f824 	bl	80235d0 <puts>
  u_read_header = *((uint32_t *)SLOT_ACTIVE_1_HEADER);
 8021588:	4b20      	ldr	r3, [pc, #128]	@ (802160c <TEST_PROTECTIONS_RunMenu+0x270>)
  printf("  -- Dump : %x \r\n\n", u_read_header);
 802158a:	4821      	ldr	r0, [pc, #132]	@ (8021610 <TEST_PROTECTIONS_RunMenu+0x274>)
 802158c:	6819      	ldr	r1, [r3, #0]
 802158e:	f001 ffb7 	bl	8023500 <iprintf>
  printf("  -- !! Secure Header protection is NOT ENABLED !!\r\n\n");
 8021592:	4820      	ldr	r0, [pc, #128]	@ (8021614 <TEST_PROTECTIONS_RunMenu+0x278>)
 8021594:	e7af      	b.n	80214f6 <TEST_PROTECTIONS_RunMenu+0x15a>
          printf("Invalid Number !\r");
 8021596:	4820      	ldr	r0, [pc, #128]	@ (8021618 <TEST_PROTECTIONS_RunMenu+0x27c>)
 8021598:	f001 ffb2 	bl	8023500 <iprintf>
          break;
 802159c:	e760      	b.n	8021460 <TEST_PROTECTIONS_RunMenu+0xc4>
 802159e:	bf00      	nop
 80215a0:	58004800 	.word	0x58004800
 80215a4:	0802444c 	.word	0x0802444c
 80215a8:	08024970 	.word	0x08024970
 80215ac:	08024d6e 	.word	0x08024d6e
 80215b0:	08024d99 	.word	0x08024d99
 80215b4:	08024df8 	.word	0x08024df8
 80215b8:	08024e33 	.word	0x08024e33
 80215bc:	08024e74 	.word	0x08024e74
 80215c0:	08024ed1 	.word	0x08024ed1
 80215c4:	08024a15 	.word	0x08024a15
 80215c8:	08000601 	.word	0x08000601
 80215cc:	08024ee4 	.word	0x08024ee4
 80215d0:	08024acb 	.word	0x08024acb
 80215d4:	08024ef5 	.word	0x08024ef5
 80215d8:	08024f32 	.word	0x08024f32
 80215dc:	08024f6d 	.word	0x08024f6d
 80215e0:	20001164 	.word	0x20001164
 80215e4:	08024f99 	.word	0x08024f99
 80215e8:	08024fd5 	.word	0x08024fd5
 80215ec:	08024ff7 	.word	0x08024ff7
 80215f0:	0802504c 	.word	0x0802504c
 80215f4:	08025077 	.word	0x08025077
 80215f8:	08025109 	.word	0x08025109
 80215fc:	08025095 	.word	0x08025095
 8021600:	080250f4 	.word	0x080250f4
 8021604:	0802514c 	.word	0x0802514c
 8021608:	08025188 	.word	0x08025188
 802160c:	08020000 	.word	0x08020000
 8021610:	080251d6 	.word	0x080251d6
 8021614:	080251e9 	.word	0x080251e9
 8021618:	08024701 	.word	0x08024701

0802161c <HAL_RTCEx_Tamper3EventCallback>:
  * @retval None
  */
void CALLBACK_Antitamper(void)
{
  /*Set tamper event variable*/
  m_uTamperEvent = 1U;
 802161c:	4b01      	ldr	r3, [pc, #4]	@ (8021624 <HAL_RTCEx_Tamper3EventCallback+0x8>)
 802161e:	2201      	movs	r2, #1
 8021620:	601a      	str	r2, [r3, #0]
}
 8021622:	4770      	bx	lr
 8021624:	20001164 	.word	0x20001164

08021628 <BSP_LED_Init>:
void BSP_LED_Init(Led_TypeDef Led)
{
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8021628:	4b15      	ldr	r3, [pc, #84]	@ (8021680 <BSP_LED_Init+0x58>)
 802162a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 802162e:	f042 0202 	orr.w	r2, r2, #2
{
 8021632:	b5f0      	push	{r4, r5, r6, r7, lr}
 8021634:	b089      	sub	sp, #36	@ 0x24
  LEDx_GPIO_CLK_ENABLE(Led);
 8021636:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 802163a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 802163e:	4604      	mov	r4, r0
 8021640:	f003 0302 	and.w	r3, r3, #2
 8021644:	b9c8      	cbnz	r0, 802167a <BSP_LED_Init+0x52>
 8021646:	9301      	str	r3, [sp, #4]
 8021648:	9b01      	ldr	r3, [sp, #4]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 802164a:	4b0e      	ldr	r3, [pc, #56]	@ (8021684 <BSP_LED_Init+0x5c>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802164c:	2700      	movs	r7, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;

  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 802164e:	4d0e      	ldr	r5, [pc, #56]	@ (8021688 <BSP_LED_Init+0x60>)
 8021650:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8021652:	f833 6014 	ldrh.w	r6, [r3, r4, lsl #1]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021656:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8021658:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 802165c:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802165e:	e9cd 3704 	strd	r3, r7, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021662:	2303      	movs	r3, #3
 8021664:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8021666:	f000 fb65 	bl	8021d34 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 802166a:	463a      	mov	r2, r7
 802166c:	4631      	mov	r1, r6
 802166e:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 8021672:	f000 fc47 	bl	8021f04 <HAL_GPIO_WritePin>
}
 8021676:	b009      	add	sp, #36	@ 0x24
 8021678:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LEDx_GPIO_CLK_ENABLE(Led);
 802167a:	9302      	str	r3, [sp, #8]
 802167c:	9b02      	ldr	r3, [sp, #8]
 802167e:	e7e4      	b.n	802164a <BSP_LED_Init+0x22>
 8021680:	58024400 	.word	0x58024400
 8021684:	080244ac 	.word	0x080244ac
 8021688:	20001000 	.word	0x20001000

0802168c <BSP_LED_Toggle>:
  *     @arg  LED3
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 802168c:	4b03      	ldr	r3, [pc, #12]	@ (802169c <BSP_LED_Toggle+0x10>)
 802168e:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
 8021692:	4b03      	ldr	r3, [pc, #12]	@ (80216a0 <BSP_LED_Toggle+0x14>)
 8021694:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8021698:	f000 bc39 	b.w	8021f0e <HAL_GPIO_TogglePin>
 802169c:	080244ac 	.word	0x080244ac
 80216a0:	20001000 	.word	0x20001000

080216a4 <BSP_PB_Init>:
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 80216a4:	4b1d      	ldr	r3, [pc, #116]	@ (802171c <BSP_PB_Init+0x78>)
 80216a6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80216aa:	f042 0204 	orr.w	r2, r2, #4
{
 80216ae:	b510      	push	{r4, lr}
 80216b0:	b086      	sub	sp, #24
  BUTTONx_GPIO_CLK_ENABLE(Button);
 80216b2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80216b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80216ba:	f003 0304 	and.w	r3, r3, #4
 80216be:	9300      	str	r3, [sp, #0]
 80216c0:	9b00      	ldr	r3, [sp, #0]

  if(ButtonMode == BUTTON_MODE_GPIO)
 80216c2:	b981      	cbnz	r1, 80216e6 <BSP_PB_Init+0x42>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 80216c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80216c8:	2202      	movs	r2, #2
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80216ca:	e9cd 3101 	strd	r3, r1, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80216ce:	2303      	movs	r3, #3
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80216d0:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80216d2:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80216d6:	4b12      	ldr	r3, [pc, #72]	@ (8021720 <BSP_PB_Init+0x7c>)
 80216d8:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80216dc:	68d8      	ldr	r0, [r3, #12]
 80216de:	f000 fb29 	bl	8021d34 <HAL_GPIO_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
  }
}
 80216e2:	b006      	add	sp, #24
 80216e4:	bd10      	pop	{r4, pc}
  if(ButtonMode == BUTTON_MODE_EXTI)
 80216e6:	2901      	cmp	r1, #1
 80216e8:	d1fb      	bne.n	80216e2 <BSP_PB_Init+0x3e>
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 80216ea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80216ee:	2400      	movs	r4, #0
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80216f0:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 80216f2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80216f4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80216f8:	e9cd 3402 	strd	r3, r4, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80216fc:	4b08      	ldr	r3, [pc, #32]	@ (8021720 <BSP_PB_Init+0x7c>)
 80216fe:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8021702:	68d8      	ldr	r0, [r3, #12]
 8021704:	f000 fb16 	bl	8021d34 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8021708:	4622      	mov	r2, r4
 802170a:	210f      	movs	r1, #15
 802170c:	2028      	movs	r0, #40	@ 0x28
 802170e:	f000 f8cd 	bl	80218ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8021712:	2028      	movs	r0, #40	@ 0x28
 8021714:	f000 f8fc 	bl	8021910 <HAL_NVIC_EnableIRQ>
}
 8021718:	e7e3      	b.n	80216e2 <BSP_PB_Init+0x3e>
 802171a:	bf00      	nop
 802171c:	58024400 	.word	0x58024400
 8021720:	20001000 	.word	0x20001000

08021724 <SystemInit>:
  */
void SystemInit (void)
{    
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8021724:	4914      	ldr	r1, [pc, #80]	@ (8021778 <SystemInit+0x54>)
  
  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= (uint32_t)0xEAF6ED7F;
 8021726:	4815      	ldr	r0, [pc, #84]	@ (802177c <SystemInit+0x58>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8021728:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 802172c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
{    
 8021730:	b510      	push	{r4, lr}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8021732:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  RCC->CR |= RCC_CR_HSION;
 8021736:	4b12      	ldr	r3, [pc, #72]	@ (8021780 <SystemInit+0x5c>)
 8021738:	681a      	ldr	r2, [r3, #0]
 802173a:	f042 0201 	orr.w	r2, r2, #1
 802173e:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8021740:	2200      	movs	r2, #0
 8021742:	611a      	str	r2, [r3, #16]
  RCC->CR &= (uint32_t)0xEAF6ED7F;
 8021744:	681c      	ldr	r4, [r3, #0]
 8021746:	4020      	ands	r0, r4
 8021748:	6018      	str	r0, [r3, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 802174a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 802174c:	61da      	str	r2, [r3, #28]
  
  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 802174e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 8021750:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 8021752:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 8021754:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8021756:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 8021758:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */
  
  RCC->PLL2FRACR = 0x00000000;
 802175a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 802175c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 802175e:	645a      	str	r2, [r3, #68]	@ 0x44
  
  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8021760:	6818      	ldr	r0, [r3, #0]
 8021762:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
 8021766:	6018      	str	r0, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8021768:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
  *((__IO uint32_t*)0x51008108) = 0x000000001;
 802176a:	2201      	movs	r2, #1
 802176c:	4b05      	ldr	r3, [pc, #20]	@ (8021784 <SystemInit+0x60>)
 802176e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location  ------------------*/
  /* Reuse information from map file */ 
  SCB->VTOR = INTVECT_START;
 8021772:	4b05      	ldr	r3, [pc, #20]	@ (8021788 <SystemInit+0x64>)
 8021774:	608b      	str	r3, [r1, #8]
  
}
 8021776:	bd10      	pop	{r4, pc}
 8021778:	e000ed00 	.word	0xe000ed00
 802177c:	eaf6ed7f 	.word	0xeaf6ed7f
 8021780:	58024400 	.word	0x58024400
 8021784:	51008000 	.word	0x51008000
 8021788:	08020400 	.word	0x08020400

0802178c <HAL_MspInit>:
__weak void HAL_MspInit(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 802178c:	4770      	bx	lr
	...

08021790 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8021790:	b570      	push	{r4, r5, r6, lr}
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8021792:	4e0f      	ldr	r6, [pc, #60]	@ (80217d0 <HAL_InitTick+0x40>)
{
 8021794:	4605      	mov	r5, r0
  if((uint32_t)uwTickFreq == 0UL)
 8021796:	7832      	ldrb	r2, [r6, #0]
 8021798:	b90a      	cbnz	r2, 802179e <HAL_InitTick+0xe>
  {
    return HAL_ERROR;
 802179a:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 802179c:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 802179e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80217a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80217a6:	4a0b      	ldr	r2, [pc, #44]	@ (80217d4 <HAL_InitTick+0x44>)
 80217a8:	6810      	ldr	r0, [r2, #0]
 80217aa:	fbb0 f0f3 	udiv	r0, r0, r3
 80217ae:	f000 f8bd 	bl	802192c <HAL_SYSTICK_Config>
 80217b2:	4604      	mov	r4, r0
 80217b4:	2800      	cmp	r0, #0
 80217b6:	d1f0      	bne.n	802179a <HAL_InitTick+0xa>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80217b8:	2d0f      	cmp	r5, #15
 80217ba:	d8ee      	bhi.n	802179a <HAL_InitTick+0xa>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80217bc:	4602      	mov	r2, r0
 80217be:	4629      	mov	r1, r5
 80217c0:	f04f 30ff 	mov.w	r0, #4294967295
 80217c4:	f000 f872 	bl	80218ac <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80217c8:	4620      	mov	r0, r4
 80217ca:	6075      	str	r5, [r6, #4]
  return HAL_OK;
 80217cc:	e7e6      	b.n	802179c <HAL_InitTick+0xc>
 80217ce:	bf00      	nop
 80217d0:	20001018 	.word	0x20001018
 80217d4:	20001010 	.word	0x20001010

080217d8 <HAL_Init>:
{
 80217d8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80217da:	2003      	movs	r0, #3
 80217dc:	f000 f854 	bl	8021888 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80217e0:	f000 fe6a 	bl	80224b8 <HAL_RCC_GetSysClockFreq>
 80217e4:	490f      	ldr	r1, [pc, #60]	@ (8021824 <HAL_Init+0x4c>)
 80217e6:	4a10      	ldr	r2, [pc, #64]	@ (8021828 <HAL_Init+0x50>)
 80217e8:	698b      	ldr	r3, [r1, #24]
 80217ea:	f3c3 2303 	ubfx	r3, r3, #8, #4
 80217ee:	5cd3      	ldrb	r3, [r2, r3]
 80217f0:	f003 031f 	and.w	r3, r3, #31
 80217f4:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80217f6:	698b      	ldr	r3, [r1, #24]
 80217f8:	f003 030f 	and.w	r3, r3, #15
 80217fc:	5cd3      	ldrb	r3, [r2, r3]
 80217fe:	4a0b      	ldr	r2, [pc, #44]	@ (802182c <HAL_Init+0x54>)
 8021800:	f003 031f 	and.w	r3, r3, #31
 8021804:	fa20 f303 	lsr.w	r3, r0, r3
 8021808:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 802180a:	4b09      	ldr	r3, [pc, #36]	@ (8021830 <HAL_Init+0x58>)
 802180c:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 802180e:	2000      	movs	r0, #0
 8021810:	f7ff ffbe 	bl	8021790 <HAL_InitTick>
 8021814:	4604      	mov	r4, r0
 8021816:	b918      	cbnz	r0, 8021820 <HAL_Init+0x48>
  HAL_MspInit();
 8021818:	f7ff ffb8 	bl	802178c <HAL_MspInit>
}
 802181c:	4620      	mov	r0, r4
 802181e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8021820:	2401      	movs	r4, #1
 8021822:	e7fb      	b.n	802181c <HAL_Init+0x44>
 8021824:	58024400 	.word	0x58024400
 8021828:	080244b6 	.word	0x080244b6
 802182c:	20001014 	.word	0x20001014
 8021830:	20001010 	.word	0x20001010

08021834 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8021834:	4a03      	ldr	r2, [pc, #12]	@ (8021844 <HAL_IncTick+0x10>)
 8021836:	4b04      	ldr	r3, [pc, #16]	@ (8021848 <HAL_IncTick+0x14>)
 8021838:	6811      	ldr	r1, [r2, #0]
 802183a:	781b      	ldrb	r3, [r3, #0]
 802183c:	440b      	add	r3, r1
 802183e:	6013      	str	r3, [r2, #0]
}
 8021840:	4770      	bx	lr
 8021842:	bf00      	nop
 8021844:	20001168 	.word	0x20001168
 8021848:	20001018 	.word	0x20001018

0802184c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 802184c:	4b01      	ldr	r3, [pc, #4]	@ (8021854 <HAL_GetTick+0x8>)
 802184e:	6818      	ldr	r0, [r3, #0]
}
 8021850:	4770      	bx	lr
 8021852:	bf00      	nop
 8021854:	20001168 	.word	0x20001168

08021858 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8021858:	b538      	push	{r3, r4, r5, lr}
 802185a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 802185c:	f7ff fff6 	bl	802184c <HAL_GetTick>
 8021860:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8021862:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8021864:	bf1e      	ittt	ne
 8021866:	4b04      	ldrne	r3, [pc, #16]	@ (8021878 <HAL_Delay+0x20>)
 8021868:	781b      	ldrbne	r3, [r3, #0]
 802186a:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 802186c:	f7ff ffee 	bl	802184c <HAL_GetTick>
 8021870:	1b43      	subs	r3, r0, r5
 8021872:	42a3      	cmp	r3, r4
 8021874:	d3fa      	bcc.n	802186c <HAL_Delay+0x14>
  {
  }
}
 8021876:	bd38      	pop	{r3, r4, r5, pc}
 8021878:	20001018 	.word	0x20001018

0802187c <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 802187c:	4b01      	ldr	r3, [pc, #4]	@ (8021884 <HAL_GetREVID+0x8>)
 802187e:	6818      	ldr	r0, [r3, #0]
}
 8021880:	0c00      	lsrs	r0, r0, #16
 8021882:	4770      	bx	lr
 8021884:	5c001000 	.word	0x5c001000

08021888 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8021888:	4907      	ldr	r1, [pc, #28]	@ (80218a8 <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 802188a:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 802188c:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 802188e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8021892:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8021896:	0412      	lsls	r2, r2, #16
 8021898:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 802189a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 802189c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80218a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80218a4:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80218a6:	4770      	bx	lr
 80218a8:	e000ed00 	.word	0xe000ed00

080218ac <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80218ac:	4b16      	ldr	r3, [pc, #88]	@ (8021908 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80218ae:	b530      	push	{r4, r5, lr}
 80218b0:	68dc      	ldr	r4, [r3, #12]
 80218b2:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80218b6:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80218ba:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80218bc:	2b04      	cmp	r3, #4
 80218be:	bf28      	it	cs
 80218c0:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80218c2:	2d06      	cmp	r5, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80218c4:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80218c8:	bf8c      	ite	hi
 80218ca:	3c03      	subhi	r4, #3
 80218cc:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80218ce:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) >= 0)
 80218d2:	2800      	cmp	r0, #0
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80218d4:	fa05 f504 	lsl.w	r5, r5, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80218d8:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80218dc:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80218e0:	fa03 f304 	lsl.w	r3, r3, r4
 80218e4:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80218e8:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80218ec:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 80218ee:	db06      	blt.n	80218fe <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80218f0:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80218f4:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80218f8:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80218fc:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80218fe:	f000 000f 	and.w	r0, r0, #15
 8021902:	4a02      	ldr	r2, [pc, #8]	@ (802190c <HAL_NVIC_SetPriority+0x60>)
 8021904:	5413      	strb	r3, [r2, r0]
 8021906:	e7f9      	b.n	80218fc <HAL_NVIC_SetPriority+0x50>
 8021908:	e000ed00 	.word	0xe000ed00
 802190c:	e000ed14 	.word	0xe000ed14

08021910 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8021910:	2800      	cmp	r0, #0
 8021912:	db07      	blt.n	8021924 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8021914:	0941      	lsrs	r1, r0, #5
 8021916:	2301      	movs	r3, #1
 8021918:	f000 001f 	and.w	r0, r0, #31
 802191c:	4a02      	ldr	r2, [pc, #8]	@ (8021928 <HAL_NVIC_EnableIRQ+0x18>)
 802191e:	4083      	lsls	r3, r0
 8021920:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8021924:	4770      	bx	lr
 8021926:	bf00      	nop
 8021928:	e000e100 	.word	0xe000e100

0802192c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 802192c:	3801      	subs	r0, #1
 802192e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8021932:	d20b      	bcs.n	802194c <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8021934:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8021938:	4a05      	ldr	r2, [pc, #20]	@ (8021950 <HAL_SYSTICK_Config+0x24>)
 802193a:	21f0      	movs	r1, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 802193c:	6158      	str	r0, [r3, #20]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 802193e:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8021940:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8021944:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8021946:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8021948:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 802194a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 802194c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 802194e:	4770      	bx	lr
 8021950:	e000ed00 	.word	0xe000ed00

08021954 <HAL_FLASH_EndOfOperationCallback>:
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */
}
 8021954:	4770      	bx	lr

08021956 <HAL_FLASH_OperationErrorCallback>:
  *                 Mass Erase: Bank number which has been requested to erase
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
 8021956:	4770      	bx	lr

08021958 <HAL_FLASH_IRQHandler>:
{
 8021958:	b570      	push	{r4, r5, r6, lr}
  if(__HAL_FLASH_GET_FLAG_BANK1(FLASH_SR_EOP) != RESET)
 802195a:	4d6a      	ldr	r5, [pc, #424]	@ (8021b04 <HAL_FLASH_IRQHandler+0x1ac>)
 802195c:	4c6a      	ldr	r4, [pc, #424]	@ (8021b08 <HAL_FLASH_IRQHandler+0x1b0>)
 802195e:	692b      	ldr	r3, [r5, #16]
 8021960:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8021964:	d017      	beq.n	8021996 <HAL_FLASH_IRQHandler+0x3e>
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE_BANK1)
 8021966:	7823      	ldrb	r3, [r4, #0]
 8021968:	2b01      	cmp	r3, #1
 802196a:	b2de      	uxtb	r6, r3
 802196c:	d17b      	bne.n	8021a66 <HAL_FLASH_IRQHandler+0x10e>
      pFlash.NbSectorsToErase--;
 802196e:	6863      	ldr	r3, [r4, #4]
 8021970:	3b01      	subs	r3, #1
 8021972:	6063      	str	r3, [r4, #4]
      if(pFlash.NbSectorsToErase != 0U)
 8021974:	6863      	ldr	r3, [r4, #4]
 8021976:	2b00      	cmp	r3, #0
 8021978:	d06a      	beq.n	8021a50 <HAL_FLASH_IRQHandler+0xf8>
        HAL_FLASH_EndOfOperationCallback(pFlash.Sector);
 802197a:	68e0      	ldr	r0, [r4, #12]
 802197c:	f7ff ffea 	bl	8021954 <HAL_FLASH_EndOfOperationCallback>
        __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 8021980:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
        FLASH_Erase_Sector(temp, FLASH_BANK_1, pFlash.VoltageForErase);
 8021984:	4631      	mov	r1, r6
        __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 8021986:	616b      	str	r3, [r5, #20]
        pFlash.Sector++;
 8021988:	68e3      	ldr	r3, [r4, #12]
 802198a:	3301      	adds	r3, #1
 802198c:	60e3      	str	r3, [r4, #12]
        temp = pFlash.Sector;
 802198e:	68e0      	ldr	r0, [r4, #12]
        FLASH_Erase_Sector(temp, FLASH_BANK_1, pFlash.VoltageForErase);
 8021990:	68a2      	ldr	r2, [r4, #8]
 8021992:	f000 f9ab 	bl	8021cec <FLASH_Erase_Sector>
  if(__HAL_FLASH_GET_FLAG_BANK2(FLASH_SR_EOP) != RESET)
 8021996:	4d5b      	ldr	r5, [pc, #364]	@ (8021b04 <HAL_FLASH_IRQHandler+0x1ac>)
 8021998:	f8d5 3110 	ldr.w	r3, [r5, #272]	@ 0x110
 802199c:	03db      	lsls	r3, r3, #15
 802199e:	d518      	bpl.n	80219d2 <HAL_FLASH_IRQHandler+0x7a>
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE_BANK2)
 80219a0:	7823      	ldrb	r3, [r4, #0]
 80219a2:	2b04      	cmp	r3, #4
 80219a4:	f040 8083 	bne.w	8021aae <HAL_FLASH_IRQHandler+0x156>
      pFlash.NbSectorsToErase--;
 80219a8:	6863      	ldr	r3, [r4, #4]
 80219aa:	3b01      	subs	r3, #1
 80219ac:	6063      	str	r3, [r4, #4]
      if(pFlash.NbSectorsToErase != 0U)
 80219ae:	6863      	ldr	r3, [r4, #4]
 80219b0:	2b00      	cmp	r3, #0
 80219b2:	d070      	beq.n	8021a96 <HAL_FLASH_IRQHandler+0x13e>
        HAL_FLASH_EndOfOperationCallback(pFlash.Sector);
 80219b4:	68e0      	ldr	r0, [r4, #12]
 80219b6:	f7ff ffcd 	bl	8021954 <HAL_FLASH_EndOfOperationCallback>
        __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 80219ba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
        FLASH_Erase_Sector(temp, FLASH_BANK_2, pFlash.VoltageForErase);
 80219be:	2102      	movs	r1, #2
        __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 80219c0:	f8c5 3114 	str.w	r3, [r5, #276]	@ 0x114
        pFlash.Sector++;
 80219c4:	68e3      	ldr	r3, [r4, #12]
 80219c6:	3301      	adds	r3, #1
 80219c8:	60e3      	str	r3, [r4, #12]
        temp = pFlash.Sector;
 80219ca:	68e0      	ldr	r0, [r4, #12]
        FLASH_Erase_Sector(temp, FLASH_BANK_2, pFlash.VoltageForErase);
 80219cc:	68a2      	ldr	r2, [r4, #8]
 80219ce:	f000 f98d 	bl	8021cec <FLASH_Erase_Sector>
  errorflag = FLASH->SR1 & (FLASH_FLAG_WRPERR_BANK1 | FLASH_FLAG_PGSERR_BANK1 | FLASH_FLAG_STRBERR_BANK1 | \
 80219d2:	494c      	ldr	r1, [pc, #304]	@ (8021b04 <HAL_FLASH_IRQHandler+0x1ac>)
 80219d4:	690b      	ldr	r3, [r1, #16]
  if(errorflag != 0U)
 80219d6:	f413 03dc 	ands.w	r3, r3, #7208960	@ 0x6e0000
 80219da:	d00f      	beq.n	80219fc <HAL_FLASH_IRQHandler+0xa4>
    pFlash.ErrorCode |= errorflag;
 80219dc:	69a2      	ldr	r2, [r4, #24]
 80219de:	431a      	orrs	r2, r3
 80219e0:	61a2      	str	r2, [r4, #24]
    __HAL_FLASH_CLEAR_FLAG_BANK1(errorflag);
 80219e2:	614b      	str	r3, [r1, #20]
    procedure = pFlash.ProcedureOnGoing;
 80219e4:	7822      	ldrb	r2, [r4, #0]
    if(procedure == FLASH_PROC_SECTERASE_BANK1)
 80219e6:	2a01      	cmp	r2, #1
    procedure = pFlash.ProcedureOnGoing;
 80219e8:	b2d3      	uxtb	r3, r2
    if(procedure == FLASH_PROC_SECTERASE_BANK1)
 80219ea:	d17a      	bne.n	8021ae2 <HAL_FLASH_IRQHandler+0x18a>
      pFlash.Sector = 0xFFFFFFFFU;
 80219ec:	f04f 33ff 	mov.w	r3, #4294967295
      temp = pFlash.Sector;
 80219f0:	68e0      	ldr	r0, [r4, #12]
      pFlash.Sector = 0xFFFFFFFFU;
 80219f2:	60e3      	str	r3, [r4, #12]
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80219f4:	2300      	movs	r3, #0
 80219f6:	7023      	strb	r3, [r4, #0]
    HAL_FLASH_OperationErrorCallback(temp);
 80219f8:	f7ff ffad 	bl	8021956 <HAL_FLASH_OperationErrorCallback>
  errorflag = FLASH->SR2 & ((FLASH_FLAG_WRPERR_BANK2 | FLASH_FLAG_PGSERR_BANK2 | FLASH_FLAG_STRBERR_BANK2 | \
 80219fc:	4941      	ldr	r1, [pc, #260]	@ (8021b04 <HAL_FLASH_IRQHandler+0x1ac>)
 80219fe:	f8d1 3110 	ldr.w	r3, [r1, #272]	@ 0x110
  if(errorflag != 0U)
 8021a02:	f413 03dc 	ands.w	r3, r3, #7208960	@ 0x6e0000
 8021a06:	d012      	beq.n	8021a2e <HAL_FLASH_IRQHandler+0xd6>
    pFlash.ErrorCode |= (errorflag | 0x80000000U);
 8021a08:	69a2      	ldr	r2, [r4, #24]
 8021a0a:	431a      	orrs	r2, r3
 8021a0c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8021a10:	61a2      	str	r2, [r4, #24]
    __HAL_FLASH_CLEAR_FLAG_BANK2(errorflag);
 8021a12:	f8c1 3114 	str.w	r3, [r1, #276]	@ 0x114
    procedure = pFlash.ProcedureOnGoing;
 8021a16:	7822      	ldrb	r2, [r4, #0]
    if(procedure== FLASH_PROC_SECTERASE_BANK2)
 8021a18:	2a04      	cmp	r2, #4
    procedure = pFlash.ProcedureOnGoing;
 8021a1a:	b2d3      	uxtb	r3, r2
    if(procedure== FLASH_PROC_SECTERASE_BANK2)
 8021a1c:	d169      	bne.n	8021af2 <HAL_FLASH_IRQHandler+0x19a>
      pFlash.Sector = 0xFFFFFFFFU;
 8021a1e:	f04f 33ff 	mov.w	r3, #4294967295
      temp = pFlash.Sector;
 8021a22:	68e0      	ldr	r0, [r4, #12]
      pFlash.Sector = 0xFFFFFFFFU;
 8021a24:	60e3      	str	r3, [r4, #12]
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8021a26:	2300      	movs	r3, #0
 8021a28:	7023      	strb	r3, [r4, #0]
    HAL_FLASH_OperationErrorCallback(temp);
 8021a2a:	f7ff ff94 	bl	8021956 <HAL_FLASH_OperationErrorCallback>
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8021a2e:	7823      	ldrb	r3, [r4, #0]
 8021a30:	f003 01ff 	and.w	r1, r3, #255	@ 0xff
 8021a34:	b95b      	cbnz	r3, 8021a4e <HAL_FLASH_IRQHandler+0xf6>
    __HAL_FLASH_DISABLE_IT_BANK1(FLASH_IT_EOP_BANK1    | FLASH_IT_WRPERR_BANK1 | FLASH_IT_PGSERR_BANK1 | \
 8021a36:	4b33      	ldr	r3, [pc, #204]	@ (8021b04 <HAL_FLASH_IRQHandler+0x1ac>)
 8021a38:	68da      	ldr	r2, [r3, #12]
 8021a3a:	f422 02de 	bic.w	r2, r2, #7274496	@ 0x6f0000
 8021a3e:	60da      	str	r2, [r3, #12]
    __HAL_FLASH_DISABLE_IT_BANK2(FLASH_IT_EOP_BANK2    | FLASH_IT_WRPERR_BANK2 | FLASH_IT_PGSERR_BANK2 | \
 8021a40:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8021a44:	f422 02de 	bic.w	r2, r2, #7274496	@ 0x6f0000
 8021a48:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
    __HAL_UNLOCK(&pFlash);
 8021a4c:	7521      	strb	r1, [r4, #20]
}
 8021a4e:	bd70      	pop	{r4, r5, r6, pc}
        pFlash.Sector = 0xFFFFFFFFU;
 8021a50:	f04f 32ff 	mov.w	r2, #4294967295
 8021a54:	60e2      	str	r2, [r4, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8021a56:	7023      	strb	r3, [r4, #0]
        HAL_FLASH_EndOfOperationCallback(pFlash.Sector);
 8021a58:	68e0      	ldr	r0, [r4, #12]
 8021a5a:	f7ff ff7b 	bl	8021954 <HAL_FLASH_EndOfOperationCallback>
        __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 8021a5e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8021a62:	616b      	str	r3, [r5, #20]
 8021a64:	e797      	b.n	8021996 <HAL_FLASH_IRQHandler+0x3e>
      procedure = pFlash.ProcedureOnGoing;
 8021a66:	7822      	ldrb	r2, [r4, #0]
      if((procedure == FLASH_PROC_MASSERASE_BANK1) || (procedure == FLASH_PROC_ALLBANK_MASSERASE))
 8021a68:	2a02      	cmp	r2, #2
      procedure = pFlash.ProcedureOnGoing;
 8021a6a:	b2d3      	uxtb	r3, r2
      if((procedure == FLASH_PROC_MASSERASE_BANK1) || (procedure == FLASH_PROC_ALLBANK_MASSERASE))
 8021a6c:	d001      	beq.n	8021a72 <HAL_FLASH_IRQHandler+0x11a>
 8021a6e:	2b07      	cmp	r3, #7
 8021a70:	d109      	bne.n	8021a86 <HAL_FLASH_IRQHandler+0x12e>
        HAL_FLASH_EndOfOperationCallback(FLASH_BANK_1);
 8021a72:	2001      	movs	r0, #1
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8021a74:	f7ff ff6e 	bl	8021954 <HAL_FLASH_EndOfOperationCallback>
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8021a78:	2300      	movs	r3, #0
        __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 8021a7a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8021a7e:	7023      	strb	r3, [r4, #0]
        __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 8021a80:	4b20      	ldr	r3, [pc, #128]	@ (8021b04 <HAL_FLASH_IRQHandler+0x1ac>)
 8021a82:	615a      	str	r2, [r3, #20]
 8021a84:	e787      	b.n	8021996 <HAL_FLASH_IRQHandler+0x3e>
      else if(procedure == FLASH_PROC_PROGRAM_BANK1)
 8021a86:	2b03      	cmp	r3, #3
 8021a88:	d101      	bne.n	8021a8e <HAL_FLASH_IRQHandler+0x136>
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8021a8a:	6920      	ldr	r0, [r4, #16]
 8021a8c:	e7f2      	b.n	8021a74 <HAL_FLASH_IRQHandler+0x11c>
      if((procedure != FLASH_PROC_SECTERASE_BANK2) && \
 8021a8e:	3b04      	subs	r3, #4
 8021a90:	2b02      	cmp	r3, #2
 8021a92:	d980      	bls.n	8021996 <HAL_FLASH_IRQHandler+0x3e>
 8021a94:	e7f0      	b.n	8021a78 <HAL_FLASH_IRQHandler+0x120>
        pFlash.Sector = 0xFFFFFFFFU;
 8021a96:	f04f 32ff 	mov.w	r2, #4294967295
 8021a9a:	60e2      	str	r2, [r4, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8021a9c:	7023      	strb	r3, [r4, #0]
        HAL_FLASH_EndOfOperationCallback(pFlash.Sector);
 8021a9e:	68e0      	ldr	r0, [r4, #12]
 8021aa0:	f7ff ff58 	bl	8021954 <HAL_FLASH_EndOfOperationCallback>
        __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 8021aa4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8021aa8:	f8c5 3114 	str.w	r3, [r5, #276]	@ 0x114
 8021aac:	e791      	b.n	80219d2 <HAL_FLASH_IRQHandler+0x7a>
      procedure = pFlash.ProcedureOnGoing;
 8021aae:	7822      	ldrb	r2, [r4, #0]
 8021ab0:	b2d3      	uxtb	r3, r2
      if((procedure == FLASH_PROC_MASSERASE_BANK2) || (procedure == FLASH_PROC_ALLBANK_MASSERASE))
 8021ab2:	f002 02fd 	and.w	r2, r2, #253	@ 0xfd
 8021ab6:	2a05      	cmp	r2, #5
 8021ab8:	d10a      	bne.n	8021ad0 <HAL_FLASH_IRQHandler+0x178>
        HAL_FLASH_EndOfOperationCallback(FLASH_BANK_2);
 8021aba:	2002      	movs	r0, #2
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8021abc:	f7ff ff4a 	bl	8021954 <HAL_FLASH_EndOfOperationCallback>
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8021ac0:	2300      	movs	r3, #0
        __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 8021ac2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8021ac6:	7023      	strb	r3, [r4, #0]
        __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 8021ac8:	4b0e      	ldr	r3, [pc, #56]	@ (8021b04 <HAL_FLASH_IRQHandler+0x1ac>)
 8021aca:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 8021ace:	e780      	b.n	80219d2 <HAL_FLASH_IRQHandler+0x7a>
      else if(procedure == FLASH_PROC_PROGRAM_BANK2)
 8021ad0:	2b06      	cmp	r3, #6
 8021ad2:	d101      	bne.n	8021ad8 <HAL_FLASH_IRQHandler+0x180>
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8021ad4:	6920      	ldr	r0, [r4, #16]
 8021ad6:	e7f1      	b.n	8021abc <HAL_FLASH_IRQHandler+0x164>
      if((procedure != FLASH_PROC_SECTERASE_BANK1) && \
 8021ad8:	3b01      	subs	r3, #1
 8021ada:	2b02      	cmp	r3, #2
 8021adc:	f67f af79 	bls.w	80219d2 <HAL_FLASH_IRQHandler+0x7a>
 8021ae0:	e7ee      	b.n	8021ac0 <HAL_FLASH_IRQHandler+0x168>
    else if((procedure == FLASH_PROC_MASSERASE_BANK1) || (procedure == FLASH_PROC_ALLBANK_MASSERASE))
 8021ae2:	2b02      	cmp	r3, #2
 8021ae4:	d003      	beq.n	8021aee <HAL_FLASH_IRQHandler+0x196>
 8021ae6:	2b07      	cmp	r3, #7
 8021ae8:	d001      	beq.n	8021aee <HAL_FLASH_IRQHandler+0x196>
      temp = pFlash.Address;
 8021aea:	6920      	ldr	r0, [r4, #16]
 8021aec:	e782      	b.n	80219f4 <HAL_FLASH_IRQHandler+0x9c>
      temp = FLASH_BANK_1;
 8021aee:	2001      	movs	r0, #1
 8021af0:	e780      	b.n	80219f4 <HAL_FLASH_IRQHandler+0x9c>
    else if((procedure == FLASH_PROC_MASSERASE_BANK2) || (procedure == FLASH_PROC_ALLBANK_MASSERASE))
 8021af2:	f003 03fd 	and.w	r3, r3, #253	@ 0xfd
 8021af6:	2b05      	cmp	r3, #5
 8021af8:	d001      	beq.n	8021afe <HAL_FLASH_IRQHandler+0x1a6>
      temp = pFlash.Address;
 8021afa:	6920      	ldr	r0, [r4, #16]
 8021afc:	e793      	b.n	8021a26 <HAL_FLASH_IRQHandler+0xce>
      temp = FLASH_BANK_2;
 8021afe:	2002      	movs	r0, #2
 8021b00:	e791      	b.n	8021a26 <HAL_FLASH_IRQHandler+0xce>
 8021b02:	bf00      	nop
 8021b04:	52002000 	.word	0x52002000
 8021b08:	2000116c 	.word	0x2000116c

08021b0c <HAL_FLASH_Unlock>:
  * @brief  Unlock the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
  if(READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 8021b0c:	4b10      	ldr	r3, [pc, #64]	@ (8021b50 <HAL_FLASH_Unlock+0x44>)
 8021b0e:	68da      	ldr	r2, [r3, #12]
 8021b10:	07d2      	lsls	r2, r2, #31
 8021b12:	d406      	bmi.n	8021b22 <HAL_FLASH_Unlock+0x16>
      return HAL_ERROR;
    }
  }

#if defined (DUAL_BANK)
  if(READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U)
 8021b14:	4b0e      	ldr	r3, [pc, #56]	@ (8021b50 <HAL_FLASH_Unlock+0x44>)
 8021b16:	f8d3 010c 	ldr.w	r0, [r3, #268]	@ 0x10c
 8021b1a:	f010 0001 	ands.w	r0, r0, #1
 8021b1e:	d10a      	bne.n	8021b36 <HAL_FLASH_Unlock+0x2a>
 8021b20:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR1, FLASH_KEY1);
 8021b22:	4a0c      	ldr	r2, [pc, #48]	@ (8021b54 <HAL_FLASH_Unlock+0x48>)
 8021b24:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR1, FLASH_KEY2);
 8021b26:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 8021b2a:	605a      	str	r2, [r3, #4]
    if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 8021b2c:	68db      	ldr	r3, [r3, #12]
 8021b2e:	07db      	lsls	r3, r3, #31
 8021b30:	d5f0      	bpl.n	8021b14 <HAL_FLASH_Unlock+0x8>
      return HAL_ERROR;
 8021b32:	2001      	movs	r0, #1
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
}
 8021b34:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR2, FLASH_KEY1);
 8021b36:	4a07      	ldr	r2, [pc, #28]	@ (8021b54 <HAL_FLASH_Unlock+0x48>)
 8021b38:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
    WRITE_REG(FLASH->KEYR2, FLASH_KEY2);
 8021b3c:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 8021b40:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
    if (READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U)
 8021b44:	f8d3 010c 	ldr.w	r0, [r3, #268]	@ 0x10c
 8021b48:	f000 0001 	and.w	r0, r0, #1
 8021b4c:	4770      	bx	lr
 8021b4e:	bf00      	nop
 8021b50:	52002000 	.word	0x52002000
 8021b54:	45670123 	.word	0x45670123

08021b58 <HAL_FLASH_Lock>:
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
  /* Set the LOCK Bit to lock the FLASH Bank1 Control Register access */
  SET_BIT(FLASH->CR1, FLASH_CR_LOCK);
 8021b58:	4b0a      	ldr	r3, [pc, #40]	@ (8021b84 <HAL_FLASH_Lock+0x2c>)
 8021b5a:	68da      	ldr	r2, [r3, #12]
 8021b5c:	f042 0201 	orr.w	r2, r2, #1
 8021b60:	60da      	str	r2, [r3, #12]

  /* Verify Flash Bank1 is locked */
  if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) == 0U)
 8021b62:	68da      	ldr	r2, [r3, #12]
 8021b64:	07d2      	lsls	r2, r2, #31
 8021b66:	d50b      	bpl.n	8021b80 <HAL_FLASH_Lock+0x28>
    return HAL_ERROR;
  }

#if defined (DUAL_BANK)
  /* Set the LOCK Bit to lock the FLASH Bank2 Control Register access */
  SET_BIT(FLASH->CR2, FLASH_CR_LOCK);
 8021b68:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8021b6c:	f042 0201 	orr.w	r2, r2, #1
 8021b70:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c

  /* Verify Flash Bank2 is locked */
  if (READ_BIT(FLASH->CR2, FLASH_CR_LOCK) == 0U)
 8021b74:	f8d3 010c 	ldr.w	r0, [r3, #268]	@ 0x10c
 8021b78:	43c0      	mvns	r0, r0
 8021b7a:	f000 0001 	and.w	r0, r0, #1
 8021b7e:	4770      	bx	lr
    return HAL_ERROR;
 8021b80:	2001      	movs	r0, #1
    return HAL_ERROR;
  }
#endif /* DUAL_BANK */

  return HAL_OK;
}
 8021b82:	4770      	bx	lr
 8021b84:	52002000 	.word	0x52002000

08021b88 <FLASH_WaitForLastOperation>:
  * @param  Timeout maximum flash operation timeout
  * @param  Bank flash FLASH_BANK_1 or FLASH_BANK_2
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout, uint32_t Bank)
{
 8021b88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8021b8c:	460c      	mov	r4, r1
 8021b8e:	4605      	mov	r5, r0
     Even if the FLASH operation fails, the QW flag will be reset and an error
     flag will be set */

  uint32_t bsyflag = FLASH_FLAG_QW_BANK1;
  uint32_t errorflag = 0;
  uint32_t tickstart = HAL_GetTick();
 8021b90:	f7ff fe5c 	bl	802184c <HAL_GetTick>
 8021b94:	4f27      	ldr	r7, [pc, #156]	@ (8021c34 <FLASH_WaitForLastOperation+0xac>)
  uint32_t bsyflag = FLASH_FLAG_QW_BANK1;
 8021b96:	2c02      	cmp	r4, #2
  uint32_t tickstart = HAL_GetTick();
 8021b98:	4606      	mov	r6, r0
    /* Select bsyflag depending on Bank */
    bsyflag = FLASH_FLAG_QW_BANK2;
  }
#endif /* DUAL_BANK */

  while(__HAL_FLASH_GET_FLAG(bsyflag))
 8021b9a:	bf0c      	ite	eq
 8021b9c:	f04f 4800 	moveq.w	r8, #2147483648	@ 0x80000000
 8021ba0:	f04f 0800 	movne.w	r8, #0
 8021ba4:	f1b8 0f00 	cmp.w	r8, #0
 8021ba8:	d122      	bne.n	8021bf0 <FLASH_WaitForLastOperation+0x68>
 8021baa:	693b      	ldr	r3, [r7, #16]
 8021bac:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8021bb0:	b99b      	cbnz	r3, 8021bda <FLASH_WaitForLastOperation+0x52>
      }
    }
  }

  /* Get Error Flags */
  if (Bank == FLASH_BANK_1)
 8021bb2:	2c01      	cmp	r4, #1
 8021bb4:	4b1f      	ldr	r3, [pc, #124]	@ (8021c34 <FLASH_WaitForLastOperation+0xac>)
 8021bb6:	4a20      	ldr	r2, [pc, #128]	@ (8021c38 <FLASH_WaitForLastOperation+0xb0>)
 8021bb8:	d11d      	bne.n	8021bf6 <FLASH_WaitForLastOperation+0x6e>
  {
    errorflag = FLASH->SR1 & FLASH_FLAG_ALL_ERRORS_BANK1;
 8021bba:	691b      	ldr	r3, [r3, #16]
 8021bbc:	4013      	ands	r3, r2
    errorflag = (FLASH->SR2 & FLASH_FLAG_ALL_ERRORS_BANK2) | 0x80000000U;
  }
#endif /* DUAL_BANK */

  /* In case of error reported in Flash SR1 or SR2 register */
  if((errorflag & 0x7FFFFFFFU) != 0U)
 8021bbe:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8021bc2:	d021      	beq.n	8021c08 <FLASH_WaitForLastOperation+0x80>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= errorflag;
 8021bc4:	491d      	ldr	r1, [pc, #116]	@ (8021c3c <FLASH_WaitForLastOperation+0xb4>)

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(errorflag);
 8021bc6:	2b00      	cmp	r3, #0
    pFlash.ErrorCode |= errorflag;
 8021bc8:	698a      	ldr	r2, [r1, #24]
 8021bca:	ea42 0203 	orr.w	r2, r2, r3
 8021bce:	618a      	str	r2, [r1, #24]
    __HAL_FLASH_CLEAR_FLAG(errorflag);
 8021bd0:	4a18      	ldr	r2, [pc, #96]	@ (8021c34 <FLASH_WaitForLastOperation+0xac>)
 8021bd2:	db16      	blt.n	8021c02 <FLASH_WaitForLastOperation+0x7a>
 8021bd4:	6153      	str	r3, [r2, #20]

    return HAL_ERROR;
 8021bd6:	2001      	movs	r0, #1
 8021bd8:	e020      	b.n	8021c1c <FLASH_WaitForLastOperation+0x94>
    if(Timeout != HAL_MAX_DELAY)
 8021bda:	1c68      	adds	r0, r5, #1
 8021bdc:	d0e2      	beq.n	8021ba4 <FLASH_WaitForLastOperation+0x1c>
      if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8021bde:	f7ff fe35 	bl	802184c <HAL_GetTick>
 8021be2:	1b80      	subs	r0, r0, r6
 8021be4:	42a8      	cmp	r0, r5
 8021be6:	d801      	bhi.n	8021bec <FLASH_WaitForLastOperation+0x64>
 8021be8:	2d00      	cmp	r5, #0
 8021bea:	d1db      	bne.n	8021ba4 <FLASH_WaitForLastOperation+0x1c>
        return HAL_TIMEOUT;
 8021bec:	2003      	movs	r0, #3
 8021bee:	e015      	b.n	8021c1c <FLASH_WaitForLastOperation+0x94>
  while(__HAL_FLASH_GET_FLAG(bsyflag))
 8021bf0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8021bf4:	e7da      	b.n	8021bac <FLASH_WaitForLastOperation+0x24>
    errorflag = (FLASH->SR2 & FLASH_FLAG_ALL_ERRORS_BANK2) | 0x80000000U;
 8021bf6:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8021bfa:	4013      	ands	r3, r2
 8021bfc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8021c00:	e7dd      	b.n	8021bbe <FLASH_WaitForLastOperation+0x36>
    __HAL_FLASH_CLEAR_FLAG(errorflag);
 8021c02:	f8c2 0114 	str.w	r0, [r2, #276]	@ 0x114
 8021c06:	e7e6      	b.n	8021bd6 <FLASH_WaitForLastOperation+0x4e>
  }

  /* Check FLASH End of Operation flag  */
  if(Bank == FLASH_BANK_1)
 8021c08:	2c01      	cmp	r4, #1
 8021c0a:	4b0a      	ldr	r3, [pc, #40]	@ (8021c34 <FLASH_WaitForLastOperation+0xac>)
 8021c0c:	d108      	bne.n	8021c20 <FLASH_WaitForLastOperation+0x98>
  {
    if (__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_EOP_BANK1))
 8021c0e:	691a      	ldr	r2, [r3, #16]
 8021c10:	03d1      	lsls	r1, r2, #15
 8021c12:	d502      	bpl.n	8021c1a <FLASH_WaitForLastOperation+0x92>
    {
      /* Clear FLASH End of Operation pending bit */
      __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 8021c14:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8021c18:	615a      	str	r2, [r3, #20]
      __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 8021c1a:	2000      	movs	r0, #0
}
 8021c1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (__HAL_FLASH_GET_FLAG_BANK2(FLASH_FLAG_EOP_BANK2))
 8021c20:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8021c24:	03d2      	lsls	r2, r2, #15
 8021c26:	d5f8      	bpl.n	8021c1a <FLASH_WaitForLastOperation+0x92>
      __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 8021c28:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8021c2c:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 8021c30:	e7f3      	b.n	8021c1a <FLASH_WaitForLastOperation+0x92>
 8021c32:	bf00      	nop
 8021c34:	52002000 	.word	0x52002000
 8021c38:	17ee0000 	.word	0x17ee0000
 8021c3c:	2000116c 	.word	0x2000116c

08021c40 <HAL_FLASH_Program>:
{
 8021c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 8021c42:	4e28      	ldr	r6, [pc, #160]	@ (8021ce4 <HAL_FLASH_Program+0xa4>)
{
 8021c44:	460d      	mov	r5, r1
 8021c46:	4617      	mov	r7, r2
  __HAL_LOCK(&pFlash);
 8021c48:	7d33      	ldrb	r3, [r6, #20]
 8021c4a:	2b01      	cmp	r3, #1
 8021c4c:	d048      	beq.n	8021ce0 <HAL_FLASH_Program+0xa0>
  if(IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress))
 8021c4e:	f101 4378 	add.w	r3, r1, #4160749568	@ 0xf8000000
  __HAL_LOCK(&pFlash);
 8021c52:	2001      	movs	r0, #1
  if(IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress))
 8021c54:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
  __HAL_LOCK(&pFlash);
 8021c58:	7530      	strb	r0, [r6, #20]
  if(IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress))
 8021c5a:	d331      	bcc.n	8021cc0 <HAL_FLASH_Program+0x80>
  else if(IS_FLASH_PROGRAM_ADDRESS_BANK2(FlashAddress))
 8021c5c:	f1a1 6301 	sub.w	r3, r1, #135266304	@ 0x8100000
 8021c60:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8021c64:	d22b      	bcs.n	8021cbe <HAL_FLASH_Program+0x7e>
    bank = FLASH_BANK_2;
 8021c66:	2402      	movs	r4, #2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8021c68:	2300      	movs	r3, #0
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 8021c6a:	4621      	mov	r1, r4
 8021c6c:	f24c 3050 	movw	r0, #50000	@ 0xc350
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8021c70:	61b3      	str	r3, [r6, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 8021c72:	f7ff ff89 	bl	8021b88 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8021c76:	bb00      	cbnz	r0, 8021cba <HAL_FLASH_Program+0x7a>
    if(bank == FLASH_BANK_1)
 8021c78:	2c01      	cmp	r4, #1
 8021c7a:	4b1b      	ldr	r3, [pc, #108]	@ (8021ce8 <HAL_FLASH_Program+0xa8>)
 8021c7c:	d122      	bne.n	8021cc4 <HAL_FLASH_Program+0x84>
        SET_BIT(FLASH->CR1, FLASH_CR_PG);
 8021c7e:	68da      	ldr	r2, [r3, #12]
 8021c80:	f042 0202 	orr.w	r2, r2, #2
 8021c84:	60da      	str	r2, [r3, #12]
  __ASM volatile ("isb 0xF":::"memory");
 8021c86:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
 8021c8a:	f3bf 8f4f 	dsb	sy
}
 8021c8e:	2300      	movs	r3, #0
        *dest_addr = *src_addr;
 8021c90:	58fa      	ldr	r2, [r7, r3]
 8021c92:	50ea      	str	r2, [r5, r3]
     } while (row_index != 0U);
 8021c94:	3304      	adds	r3, #4
 8021c96:	2b20      	cmp	r3, #32
 8021c98:	d1fa      	bne.n	8021c90 <HAL_FLASH_Program+0x50>
  __ASM volatile ("isb 0xF":::"memory");
 8021c9a:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
 8021c9e:	f3bf 8f4f 	dsb	sy
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 8021ca2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8021ca6:	4621      	mov	r1, r4
 8021ca8:	f7ff ff6e 	bl	8021b88 <FLASH_WaitForLastOperation>
      if(bank == FLASH_BANK_1)
 8021cac:	2c01      	cmp	r4, #1
 8021cae:	4b0e      	ldr	r3, [pc, #56]	@ (8021ce8 <HAL_FLASH_Program+0xa8>)
 8021cb0:	d10f      	bne.n	8021cd2 <HAL_FLASH_Program+0x92>
        CLEAR_BIT(FLASH->CR1, FLASH_CR_PG);
 8021cb2:	68da      	ldr	r2, [r3, #12]
 8021cb4:	f022 0202 	bic.w	r2, r2, #2
 8021cb8:	60da      	str	r2, [r3, #12]
  __HAL_UNLOCK(&pFlash);
 8021cba:	2300      	movs	r3, #0
 8021cbc:	7533      	strb	r3, [r6, #20]
}
 8021cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bank = FLASH_BANK_1;
 8021cc0:	4604      	mov	r4, r0
 8021cc2:	e7d1      	b.n	8021c68 <HAL_FLASH_Program+0x28>
      SET_BIT(FLASH->CR2, FLASH_CR_PG);
 8021cc4:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8021cc8:	f042 0202 	orr.w	r2, r2, #2
 8021ccc:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
 8021cd0:	e7d9      	b.n	8021c86 <HAL_FLASH_Program+0x46>
        CLEAR_BIT(FLASH->CR2, FLASH_CR_PG);
 8021cd2:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8021cd6:	f022 0202 	bic.w	r2, r2, #2
 8021cda:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
 8021cde:	e7ec      	b.n	8021cba <HAL_FLASH_Program+0x7a>
  __HAL_LOCK(&pFlash);
 8021ce0:	2002      	movs	r0, #2
 8021ce2:	e7ec      	b.n	8021cbe <HAL_FLASH_Program+0x7e>
 8021ce4:	2000116c 	.word	0x2000116c
 8021ce8:	52002000 	.word	0x52002000

08021cec <FLASH_Erase_Sector>:
  *            @arg FLASH_VOLTAGE_RANGE_4 : Flash program/erase by 64 bits
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint32_t Banks, uint32_t VoltageRange)
{
 8021cec:	b510      	push	{r4, lr}
  assert_param(IS_VOLTAGERANGE(VoltageRange));
#else
  UNUSED(VoltageRange);
#endif /* FLASH_CR_PSIZE */

  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8021cee:	07cc      	lsls	r4, r1, #31
 8021cf0:	d50b      	bpl.n	8021d0a <FLASH_Erase_Sector+0x1e>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange and Sector Number for Bank1 */
    FLASH->CR1 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 8021cf2:	4c0f      	ldr	r4, [pc, #60]	@ (8021d30 <FLASH_Erase_Sector+0x44>)
 8021cf4:	68e3      	ldr	r3, [r4, #12]
 8021cf6:	f423 63e6 	bic.w	r3, r3, #1840	@ 0x730
 8021cfa:	60e3      	str	r3, [r4, #12]

    FLASH->CR1 |= (FLASH_CR_SER | VoltageRange | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 8021cfc:	68e3      	ldr	r3, [r4, #12]
 8021cfe:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8021d02:	4313      	orrs	r3, r2
 8021d04:	f043 0384 	orr.w	r3, r3, #132	@ 0x84
 8021d08:	60e3      	str	r3, [r4, #12]
    FLASH->CR1 |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
#endif /* FLASH_CR_PSIZE */
  }

#if defined (DUAL_BANK)
  if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 8021d0a:	078b      	lsls	r3, r1, #30
 8021d0c:	d50f      	bpl.n	8021d2e <FLASH_Erase_Sector+0x42>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange and Sector Number for Bank2 */
    FLASH->CR2 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 8021d0e:	4908      	ldr	r1, [pc, #32]	@ (8021d30 <FLASH_Erase_Sector+0x44>)
 8021d10:	f8d1 310c 	ldr.w	r3, [r1, #268]	@ 0x10c
 8021d14:	f423 63e6 	bic.w	r3, r3, #1840	@ 0x730
 8021d18:	f8c1 310c 	str.w	r3, [r1, #268]	@ 0x10c

    FLASH->CR2 |= (FLASH_CR_SER | VoltageRange  | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 8021d1c:	f8d1 310c 	ldr.w	r3, [r1, #268]	@ 0x10c
 8021d20:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8021d24:	4302      	orrs	r2, r0
 8021d26:	f042 0284 	orr.w	r2, r2, #132	@ 0x84
 8021d2a:	f8c1 210c 	str.w	r2, [r1, #268]	@ 0x10c

    FLASH->CR2 |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
#endif /* FLASH_CR_PSIZE */
  }
#endif /* DUAL_BANK */
}
 8021d2e:	bd10      	pop	{r4, pc}
 8021d30:	52002000 	.word	0x52002000

08021d34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8021d34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00U;
 8021d38:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8021d3a:	f8df 91c4 	ldr.w	r9, [pc, #452]	@ 8021f00 <HAL_GPIO_Init+0x1cc>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8021d3e:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8021d42:	680a      	ldr	r2, [r1, #0]
 8021d44:	fa32 f503 	lsrs.w	r5, r2, r3
 8021d48:	d102      	bne.n	8021d50 <HAL_GPIO_Init+0x1c>
      }
    }

    position++;
  }
}
 8021d4a:	b003      	add	sp, #12
 8021d4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8021d50:	2501      	movs	r5, #1
 8021d52:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00U)
 8021d56:	ea18 0202 	ands.w	r2, r8, r2
 8021d5a:	f000 80bb 	beq.w	8021ed4 <HAL_GPIO_Init+0x1a0>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8021d5e:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8021d60:	2703      	movs	r7, #3
 8021d62:	ea4f 0e43 	mov.w	lr, r3, lsl #1
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8021d66:	f006 0503 	and.w	r5, r6, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8021d6a:	fa07 fc0e 	lsl.w	ip, r7, lr
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8021d6e:	1e6f      	subs	r7, r5, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8021d70:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8021d74:	2f01      	cmp	r7, #1
 8021d76:	d834      	bhi.n	8021de2 <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 8021d78:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8021d7a:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 8021d7e:	68cf      	ldr	r7, [r1, #12]
 8021d80:	fa07 f70e 	lsl.w	r7, r7, lr
 8021d84:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8021d88:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8021d8a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8021d8c:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8021d90:	f3c6 1700 	ubfx	r7, r6, #4, #1
 8021d94:	409f      	lsls	r7, r3
 8021d96:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8021d9a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8021d9c:	68c7      	ldr	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8021d9e:	2d02      	cmp	r5, #2
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8021da0:	ea07 080c 	and.w	r8, r7, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8021da4:	688f      	ldr	r7, [r1, #8]
 8021da6:	fa07 f70e 	lsl.w	r7, r7, lr
 8021daa:	ea47 0708 	orr.w	r7, r7, r8
      GPIOx->PUPDR = temp;
 8021dae:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8021db0:	d119      	bne.n	8021de6 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->AFR[position >> 3U];
 8021db2:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8021db6:	f003 0a07 	and.w	sl, r3, #7
 8021dba:	f04f 0b0f 	mov.w	fp, #15
 8021dbe:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8021dc2:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = GPIOx->AFR[position >> 3U];
 8021dc6:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8021dca:	fa0b fb0a 	lsl.w	fp, fp, sl
 8021dce:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8021dd2:	690f      	ldr	r7, [r1, #16]
 8021dd4:	fa07 f70a 	lsl.w	r7, r7, sl
 8021dd8:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3U] = temp;
 8021ddc:	f8c8 7020 	str.w	r7, [r8, #32]
 8021de0:	e001      	b.n	8021de6 <HAL_GPIO_Init+0xb2>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8021de2:	2d03      	cmp	r5, #3
 8021de4:	d1da      	bne.n	8021d9c <HAL_GPIO_Init+0x68>
      temp = GPIOx->MODER;
 8021de6:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8021de8:	fa05 f50e 	lsl.w	r5, r5, lr
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8021dec:	f416 3f40 	tst.w	r6, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8021df0:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8021df4:	ea45 0507 	orr.w	r5, r5, r7
      GPIOx->MODER = temp;
 8021df8:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8021dfa:	d06b      	beq.n	8021ed4 <HAL_GPIO_Init+0x1a0>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8021dfc:	f8d9 50f4 	ldr.w	r5, [r9, #244]	@ 0xf4
 8021e00:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8021e04:	f003 0c03 	and.w	ip, r3, #3
 8021e08:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8021e0c:	f045 0502 	orr.w	r5, r5, #2
 8021e10:	f107 47b0 	add.w	r7, r7, #1476395008	@ 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8021e14:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8021e18:	f8c9 50f4 	str.w	r5, [r9, #244]	@ 0xf4
 8021e1c:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8021e20:	f8d9 50f4 	ldr.w	r5, [r9, #244]	@ 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8021e24:	fa0e fe0c 	lsl.w	lr, lr, ip
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8021e28:	f005 0502 	and.w	r5, r5, #2
 8021e2c:	9501      	str	r5, [sp, #4]
 8021e2e:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8021e30:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8021e32:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8021e36:	4d31      	ldr	r5, [pc, #196]	@ (8021efc <HAL_GPIO_Init+0x1c8>)
 8021e38:	42a8      	cmp	r0, r5
 8021e3a:	d04d      	beq.n	8021ed8 <HAL_GPIO_Init+0x1a4>
 8021e3c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8021e40:	42a8      	cmp	r0, r5
 8021e42:	d04b      	beq.n	8021edc <HAL_GPIO_Init+0x1a8>
 8021e44:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8021e48:	42a8      	cmp	r0, r5
 8021e4a:	d049      	beq.n	8021ee0 <HAL_GPIO_Init+0x1ac>
 8021e4c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8021e50:	42a8      	cmp	r0, r5
 8021e52:	d047      	beq.n	8021ee4 <HAL_GPIO_Init+0x1b0>
 8021e54:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8021e58:	42a8      	cmp	r0, r5
 8021e5a:	d045      	beq.n	8021ee8 <HAL_GPIO_Init+0x1b4>
 8021e5c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8021e60:	42a8      	cmp	r0, r5
 8021e62:	d043      	beq.n	8021eec <HAL_GPIO_Init+0x1b8>
 8021e64:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8021e68:	42a8      	cmp	r0, r5
 8021e6a:	d041      	beq.n	8021ef0 <HAL_GPIO_Init+0x1bc>
 8021e6c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8021e70:	42a8      	cmp	r0, r5
 8021e72:	d03f      	beq.n	8021ef4 <HAL_GPIO_Init+0x1c0>
 8021e74:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8021e78:	42a8      	cmp	r0, r5
 8021e7a:	d03d      	beq.n	8021ef8 <HAL_GPIO_Init+0x1c4>
 8021e7c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8021e80:	42a8      	cmp	r0, r5
 8021e82:	bf14      	ite	ne
 8021e84:	250a      	movne	r5, #10
 8021e86:	2509      	moveq	r5, #9
 8021e88:	fa05 f50c 	lsl.w	r5, r5, ip
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8021e8c:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8021e90:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8021e94:	60bd      	str	r5, [r7, #8]
        temp &= ~(iocurrent);
 8021e96:	ea6f 0702 	mvn.w	r7, r2
        temp = EXTI->RTSR1;
 8021e9a:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8021e9c:	bf0c      	ite	eq
 8021e9e:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8021ea0:	4315      	orrne	r5, r2
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8021ea2:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        EXTI->RTSR1 = temp;
 8021ea6:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 8021ea8:	6865      	ldr	r5, [r4, #4]
        temp &= ~(iocurrent);
 8021eaa:	bf0c      	ite	eq
 8021eac:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8021eae:	4315      	orrne	r5, r2
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8021eb0:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        EXTI->FTSR1 = temp;
 8021eb4:	6065      	str	r5, [r4, #4]
        temp = EXTI_CurrentCPU->EMR1;
 8021eb6:	f8d4 5084 	ldr.w	r5, [r4, #132]	@ 0x84
        temp &= ~(iocurrent);
 8021eba:	bf0c      	ite	eq
 8021ebc:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8021ebe:	4315      	orrne	r5, r2
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8021ec0:	03f6      	lsls	r6, r6, #15
        EXTI_CurrentCPU->EMR1 = temp;
 8021ec2:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
        temp = EXTI_CurrentCPU->IMR1;
 8021ec6:	f8d4 5080 	ldr.w	r5, [r4, #128]	@ 0x80
        temp &= ~(iocurrent);
 8021eca:	bf54      	ite	pl
 8021ecc:	403d      	andpl	r5, r7
          temp |= iocurrent;
 8021ece:	4315      	orrmi	r5, r2
        EXTI_CurrentCPU->IMR1 = temp;
 8021ed0:	f8c4 5080 	str.w	r5, [r4, #128]	@ 0x80
    position++;
 8021ed4:	3301      	adds	r3, #1
 8021ed6:	e734      	b.n	8021d42 <HAL_GPIO_Init+0xe>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8021ed8:	2500      	movs	r5, #0
 8021eda:	e7d5      	b.n	8021e88 <HAL_GPIO_Init+0x154>
 8021edc:	2501      	movs	r5, #1
 8021ede:	e7d3      	b.n	8021e88 <HAL_GPIO_Init+0x154>
 8021ee0:	2502      	movs	r5, #2
 8021ee2:	e7d1      	b.n	8021e88 <HAL_GPIO_Init+0x154>
 8021ee4:	2503      	movs	r5, #3
 8021ee6:	e7cf      	b.n	8021e88 <HAL_GPIO_Init+0x154>
 8021ee8:	2504      	movs	r5, #4
 8021eea:	e7cd      	b.n	8021e88 <HAL_GPIO_Init+0x154>
 8021eec:	2505      	movs	r5, #5
 8021eee:	e7cb      	b.n	8021e88 <HAL_GPIO_Init+0x154>
 8021ef0:	2506      	movs	r5, #6
 8021ef2:	e7c9      	b.n	8021e88 <HAL_GPIO_Init+0x154>
 8021ef4:	2507      	movs	r5, #7
 8021ef6:	e7c7      	b.n	8021e88 <HAL_GPIO_Init+0x154>
 8021ef8:	2508      	movs	r5, #8
 8021efa:	e7c5      	b.n	8021e88 <HAL_GPIO_Init+0x154>
 8021efc:	58020000 	.word	0x58020000
 8021f00:	58024400 	.word	0x58024400

08021f04 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8021f04:	b10a      	cbz	r2, 8021f0a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8021f06:	6181      	str	r1, [r0, #24]
  }
}
 8021f08:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8021f0a:	0409      	lsls	r1, r1, #16
 8021f0c:	e7fb      	b.n	8021f06 <HAL_GPIO_WritePin+0x2>

08021f0e <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8021f0e:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8021f10:	ea01 0203 	and.w	r2, r1, r3
 8021f14:	ea21 0103 	bic.w	r1, r1, r3
 8021f18:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8021f1c:	6181      	str	r1, [r0, #24]
}
 8021f1e:	4770      	bx	lr

08021f20 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8021f20:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8021f22:	4c10      	ldr	r4, [pc, #64]	@ (8021f64 <HAL_PWREx_ConfigSupply+0x44>)
 8021f24:	68e3      	ldr	r3, [r4, #12]
 8021f26:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8021f2a:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8021f2c:	d105      	bne.n	8021f3a <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8021f2e:	f003 0307 	and.w	r3, r3, #7
 8021f32:	1a18      	subs	r0, r3, r0
 8021f34:	bf18      	it	ne
 8021f36:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8021f38:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8021f3a:	f023 0307 	bic.w	r3, r3, #7
 8021f3e:	4318      	orrs	r0, r3
 8021f40:	60e0      	str	r0, [r4, #12]
  tickstart = HAL_GetTick ();
 8021f42:	f7ff fc83 	bl	802184c <HAL_GetTick>
 8021f46:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8021f48:	6863      	ldr	r3, [r4, #4]
 8021f4a:	049b      	lsls	r3, r3, #18
 8021f4c:	d501      	bpl.n	8021f52 <HAL_PWREx_ConfigSupply+0x32>
      return HAL_OK;
 8021f4e:	2000      	movs	r0, #0
 8021f50:	e7f2      	b.n	8021f38 <HAL_PWREx_ConfigSupply+0x18>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8021f52:	f7ff fc7b 	bl	802184c <HAL_GetTick>
 8021f56:	1b40      	subs	r0, r0, r5
 8021f58:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8021f5c:	d9f4      	bls.n	8021f48 <HAL_PWREx_ConfigSupply+0x28>
      return HAL_ERROR;
 8021f5e:	2001      	movs	r0, #1
 8021f60:	e7ea      	b.n	8021f38 <HAL_PWREx_ConfigSupply+0x18>
 8021f62:	bf00      	nop
 8021f64:	58024800 	.word	0x58024800

08021f68 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8021f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8021f6a:	4604      	mov	r4, r0
 8021f6c:	2800      	cmp	r0, #0
 8021f6e:	d074      	beq.n	802205a <HAL_RCC_OscConfig+0xf2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8021f70:	6803      	ldr	r3, [r0, #0]
 8021f72:	07d8      	lsls	r0, r3, #31
 8021f74:	d45e      	bmi.n	8022034 <HAL_RCC_OscConfig+0xcc>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8021f76:	6823      	ldr	r3, [r4, #0]
 8021f78:	0799      	lsls	r1, r3, #30
 8021f7a:	f100 80ad 	bmi.w	80220d8 <HAL_RCC_OscConfig+0x170>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8021f7e:	6823      	ldr	r3, [r4, #0]
 8021f80:	06da      	lsls	r2, r3, #27
 8021f82:	d527      	bpl.n	8021fd4 <HAL_RCC_OscConfig+0x6c>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8021f84:	4a9c      	ldr	r2, [pc, #624]	@ (80221f8 <HAL_RCC_OscConfig+0x290>)
 8021f86:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8021f88:	6a91      	ldr	r1, [r2, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8021f8a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8021f8e:	2b08      	cmp	r3, #8
 8021f90:	d007      	beq.n	8021fa2 <HAL_RCC_OscConfig+0x3a>
 8021f92:	2b18      	cmp	r3, #24
 8021f94:	f040 8103 	bne.w	802219e <HAL_RCC_OscConfig+0x236>
 8021f98:	f001 0303 	and.w	r3, r1, #3
 8021f9c:	2b01      	cmp	r3, #1
 8021f9e:	f040 80fe 	bne.w	802219e <HAL_RCC_OscConfig+0x236>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8021fa2:	6813      	ldr	r3, [r2, #0]
 8021fa4:	05db      	lsls	r3, r3, #23
 8021fa6:	d502      	bpl.n	8021fae <HAL_RCC_OscConfig+0x46>
 8021fa8:	69e3      	ldr	r3, [r4, #28]
 8021faa:	2b80      	cmp	r3, #128	@ 0x80
 8021fac:	d155      	bne.n	802205a <HAL_RCC_OscConfig+0xf2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8021fae:	f7ff fc65 	bl	802187c <HAL_GetREVID>
 8021fb2:	f241 0303 	movw	r3, #4099	@ 0x1003
 8021fb6:	6a21      	ldr	r1, [r4, #32]
 8021fb8:	4298      	cmp	r0, r3
 8021fba:	4b8f      	ldr	r3, [pc, #572]	@ (80221f8 <HAL_RCC_OscConfig+0x290>)
 8021fbc:	f200 80e8 	bhi.w	8022190 <HAL_RCC_OscConfig+0x228>
 8021fc0:	685a      	ldr	r2, [r3, #4]
 8021fc2:	2920      	cmp	r1, #32
 8021fc4:	f022 42f8 	bic.w	r2, r2, #2080374784	@ 0x7c000000
 8021fc8:	bf0c      	ite	eq
 8021fca:	f042 4280 	orreq.w	r2, r2, #1073741824	@ 0x40000000
 8021fce:	ea42 6281 	orrne.w	r2, r2, r1, lsl #26
 8021fd2:	605a      	str	r2, [r3, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8021fd4:	6823      	ldr	r3, [r4, #0]
 8021fd6:	0719      	lsls	r1, r3, #28
 8021fd8:	f100 8123 	bmi.w	8022222 <HAL_RCC_OscConfig+0x2ba>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8021fdc:	6823      	ldr	r3, [r4, #0]
 8021fde:	069a      	lsls	r2, r3, #26
 8021fe0:	f100 8144 	bmi.w	802226c <HAL_RCC_OscConfig+0x304>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8021fe4:	6823      	ldr	r3, [r4, #0]
 8021fe6:	075d      	lsls	r5, r3, #29
 8021fe8:	d51e      	bpl.n	8022028 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8021fea:	4d84      	ldr	r5, [pc, #528]	@ (80221fc <HAL_RCC_OscConfig+0x294>)
 8021fec:	682b      	ldr	r3, [r5, #0]
 8021fee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8021ff2:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8021ff4:	f7ff fc2a 	bl	802184c <HAL_GetTick>
 8021ff8:	4606      	mov	r6, r0

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8021ffa:	682b      	ldr	r3, [r5, #0]
 8021ffc:	05da      	lsls	r2, r3, #23
 8021ffe:	f140 815a 	bpl.w	80222b6 <HAL_RCC_OscConfig+0x34e>
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8022002:	68a3      	ldr	r3, [r4, #8]
 8022004:	4d7c      	ldr	r5, [pc, #496]	@ (80221f8 <HAL_RCC_OscConfig+0x290>)
 8022006:	2b01      	cmp	r3, #1
 8022008:	f040 815c 	bne.w	80222c4 <HAL_RCC_OscConfig+0x35c>
 802200c:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 802200e:	f043 0301 	orr.w	r3, r3, #1
 8022012:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8022014:	f241 3788 	movw	r7, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8022018:	f7ff fc18 	bl	802184c <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 802201c:	4e76      	ldr	r6, [pc, #472]	@ (80221f8 <HAL_RCC_OscConfig+0x290>)
      tickstart = HAL_GetTick();
 802201e:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8022020:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8022022:	079b      	lsls	r3, r3, #30
 8022024:	f140 8174 	bpl.w	8022310 <HAL_RCC_OscConfig+0x3a8>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8022028:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 802202a:	2900      	cmp	r1, #0
 802202c:	f040 8177 	bne.w	802231e <HAL_RCC_OscConfig+0x3b6>
          __HAL_RCC_PLLFRACN_ENABLE();
        }
      }
    }
  }
  return HAL_OK;
 8022030:	2000      	movs	r0, #0
 8022032:	e02b      	b.n	802208c <HAL_RCC_OscConfig+0x124>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8022034:	4a70      	ldr	r2, [pc, #448]	@ (80221f8 <HAL_RCC_OscConfig+0x290>)
 8022036:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8022038:	6a91      	ldr	r1, [r2, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 802203a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 802203e:	2b10      	cmp	r3, #16
 8022040:	d005      	beq.n	802204e <HAL_RCC_OscConfig+0xe6>
 8022042:	2b18      	cmp	r3, #24
 8022044:	d10b      	bne.n	802205e <HAL_RCC_OscConfig+0xf6>
 8022046:	f001 0303 	and.w	r3, r1, #3
 802204a:	2b02      	cmp	r3, #2
 802204c:	d107      	bne.n	802205e <HAL_RCC_OscConfig+0xf6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 802204e:	6813      	ldr	r3, [r2, #0]
 8022050:	039a      	lsls	r2, r3, #14
 8022052:	d590      	bpl.n	8021f76 <HAL_RCC_OscConfig+0xe>
 8022054:	6863      	ldr	r3, [r4, #4]
 8022056:	2b00      	cmp	r3, #0
 8022058:	d18d      	bne.n	8021f76 <HAL_RCC_OscConfig+0xe>
    return HAL_ERROR;
 802205a:	2001      	movs	r0, #1
 802205c:	e016      	b.n	802208c <HAL_RCC_OscConfig+0x124>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 802205e:	6863      	ldr	r3, [r4, #4]
 8022060:	4d65      	ldr	r5, [pc, #404]	@ (80221f8 <HAL_RCC_OscConfig+0x290>)
 8022062:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8022066:	d112      	bne.n	802208e <HAL_RCC_OscConfig+0x126>
 8022068:	682b      	ldr	r3, [r5, #0]
 802206a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 802206e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8022070:	f7ff fbec 	bl	802184c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8022074:	4e60      	ldr	r6, [pc, #384]	@ (80221f8 <HAL_RCC_OscConfig+0x290>)
        tickstart = HAL_GetTick();
 8022076:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8022078:	6833      	ldr	r3, [r6, #0]
 802207a:	039b      	lsls	r3, r3, #14
 802207c:	f53f af7b 	bmi.w	8021f76 <HAL_RCC_OscConfig+0xe>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8022080:	f7ff fbe4 	bl	802184c <HAL_GetTick>
 8022084:	1b40      	subs	r0, r0, r5
 8022086:	2864      	cmp	r0, #100	@ 0x64
 8022088:	d9f6      	bls.n	8022078 <HAL_RCC_OscConfig+0x110>
            return HAL_TIMEOUT;
 802208a:	2003      	movs	r0, #3
}
 802208c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 802208e:	b9a3      	cbnz	r3, 80220ba <HAL_RCC_OscConfig+0x152>
 8022090:	682b      	ldr	r3, [r5, #0]
 8022092:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8022096:	602b      	str	r3, [r5, #0]
 8022098:	682b      	ldr	r3, [r5, #0]
 802209a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 802209e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80220a0:	f7ff fbd4 	bl	802184c <HAL_GetTick>
 80220a4:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80220a6:	682b      	ldr	r3, [r5, #0]
 80220a8:	039f      	lsls	r7, r3, #14
 80220aa:	f57f af64 	bpl.w	8021f76 <HAL_RCC_OscConfig+0xe>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80220ae:	f7ff fbcd 	bl	802184c <HAL_GetTick>
 80220b2:	1b80      	subs	r0, r0, r6
 80220b4:	2864      	cmp	r0, #100	@ 0x64
 80220b6:	d9f6      	bls.n	80220a6 <HAL_RCC_OscConfig+0x13e>
 80220b8:	e7e7      	b.n	802208a <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80220ba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80220be:	682b      	ldr	r3, [r5, #0]
 80220c0:	d103      	bne.n	80220ca <HAL_RCC_OscConfig+0x162>
 80220c2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80220c6:	602b      	str	r3, [r5, #0]
 80220c8:	e7ce      	b.n	8022068 <HAL_RCC_OscConfig+0x100>
 80220ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80220ce:	602b      	str	r3, [r5, #0]
 80220d0:	682b      	ldr	r3, [r5, #0]
 80220d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80220d6:	e7ca      	b.n	802206e <HAL_RCC_OscConfig+0x106>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80220d8:	4947      	ldr	r1, [pc, #284]	@ (80221f8 <HAL_RCC_OscConfig+0x290>)
 80220da:	68e2      	ldr	r2, [r4, #12]
 80220dc:	690b      	ldr	r3, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80220de:	6a88      	ldr	r0, [r1, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80220e0:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 80220e4:	d003      	beq.n	80220ee <HAL_RCC_OscConfig+0x186>
 80220e6:	2b18      	cmp	r3, #24
 80220e8:	d12a      	bne.n	8022140 <HAL_RCC_OscConfig+0x1d8>
 80220ea:	0780      	lsls	r0, r0, #30
 80220ec:	d128      	bne.n	8022140 <HAL_RCC_OscConfig+0x1d8>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80220ee:	680b      	ldr	r3, [r1, #0]
 80220f0:	075b      	lsls	r3, r3, #29
 80220f2:	d501      	bpl.n	80220f8 <HAL_RCC_OscConfig+0x190>
 80220f4:	2a00      	cmp	r2, #0
 80220f6:	d0b0      	beq.n	802205a <HAL_RCC_OscConfig+0xf2>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80220f8:	4d3f      	ldr	r5, [pc, #252]	@ (80221f8 <HAL_RCC_OscConfig+0x290>)
 80220fa:	682b      	ldr	r3, [r5, #0]
 80220fc:	f023 0319 	bic.w	r3, r3, #25
 8022100:	4313      	orrs	r3, r2
 8022102:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8022104:	f7ff fba2 	bl	802184c <HAL_GetTick>
 8022108:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 802210a:	682b      	ldr	r3, [r5, #0]
 802210c:	075f      	lsls	r7, r3, #29
 802210e:	d511      	bpl.n	8022134 <HAL_RCC_OscConfig+0x1cc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8022110:	f7ff fbb4 	bl	802187c <HAL_GetREVID>
 8022114:	f241 0303 	movw	r3, #4099	@ 0x1003
 8022118:	6922      	ldr	r2, [r4, #16]
 802211a:	4298      	cmp	r0, r3
 802211c:	686b      	ldr	r3, [r5, #4]
 802211e:	d822      	bhi.n	8022166 <HAL_RCC_OscConfig+0x1fe>
 8022120:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8022124:	2a40      	cmp	r2, #64	@ 0x40
 8022126:	bf0c      	ite	eq
 8022128:	f443 3300 	orreq.w	r3, r3, #131072	@ 0x20000
 802212c:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 8022130:	606b      	str	r3, [r5, #4]
 8022132:	e724      	b.n	8021f7e <HAL_RCC_OscConfig+0x16>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8022134:	f7ff fb8a 	bl	802184c <HAL_GetTick>
 8022138:	1b80      	subs	r0, r0, r6
 802213a:	2802      	cmp	r0, #2
 802213c:	d9e5      	bls.n	802210a <HAL_RCC_OscConfig+0x1a2>
 802213e:	e7a4      	b.n	802208a <HAL_RCC_OscConfig+0x122>
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8022140:	4d2d      	ldr	r5, [pc, #180]	@ (80221f8 <HAL_RCC_OscConfig+0x290>)
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8022142:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8022144:	b1a2      	cbz	r2, 8022170 <HAL_RCC_OscConfig+0x208>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8022146:	f023 0319 	bic.w	r3, r3, #25
 802214a:	4313      	orrs	r3, r2
 802214c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 802214e:	f7ff fb7d 	bl	802184c <HAL_GetTick>
 8022152:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8022154:	682b      	ldr	r3, [r5, #0]
 8022156:	0758      	lsls	r0, r3, #29
 8022158:	d4da      	bmi.n	8022110 <HAL_RCC_OscConfig+0x1a8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 802215a:	f7ff fb77 	bl	802184c <HAL_GetTick>
 802215e:	1b80      	subs	r0, r0, r6
 8022160:	2802      	cmp	r0, #2
 8022162:	d9f7      	bls.n	8022154 <HAL_RCC_OscConfig+0x1ec>
 8022164:	e791      	b.n	802208a <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8022166:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 802216a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 802216e:	e7df      	b.n	8022130 <HAL_RCC_OscConfig+0x1c8>
        __HAL_RCC_HSI_DISABLE();
 8022170:	f023 0301 	bic.w	r3, r3, #1
 8022174:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8022176:	f7ff fb69 	bl	802184c <HAL_GetTick>
 802217a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 802217c:	682b      	ldr	r3, [r5, #0]
 802217e:	0759      	lsls	r1, r3, #29
 8022180:	f57f aefd 	bpl.w	8021f7e <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8022184:	f7ff fb62 	bl	802184c <HAL_GetTick>
 8022188:	1b80      	subs	r0, r0, r6
 802218a:	2802      	cmp	r0, #2
 802218c:	d9f6      	bls.n	802217c <HAL_RCC_OscConfig+0x214>
 802218e:	e77c      	b.n	802208a <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8022190:	68da      	ldr	r2, [r3, #12]
 8022192:	f022 527c 	bic.w	r2, r2, #1056964608	@ 0x3f000000
 8022196:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 802219a:	60da      	str	r2, [r3, #12]
 802219c:	e71a      	b.n	8021fd4 <HAL_RCC_OscConfig+0x6c>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 802219e:	69e3      	ldr	r3, [r4, #28]
 80221a0:	4d15      	ldr	r5, [pc, #84]	@ (80221f8 <HAL_RCC_OscConfig+0x290>)
 80221a2:	b36b      	cbz	r3, 8022200 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_CSI_ENABLE();
 80221a4:	682b      	ldr	r3, [r5, #0]
 80221a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80221aa:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80221ac:	f7ff fb4e 	bl	802184c <HAL_GetTick>
 80221b0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80221b2:	682b      	ldr	r3, [r5, #0]
 80221b4:	05df      	lsls	r7, r3, #23
 80221b6:	d511      	bpl.n	80221dc <HAL_RCC_OscConfig+0x274>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80221b8:	f7ff fb60 	bl	802187c <HAL_GetREVID>
 80221bc:	f241 0303 	movw	r3, #4099	@ 0x1003
 80221c0:	6a22      	ldr	r2, [r4, #32]
 80221c2:	4298      	cmp	r0, r3
 80221c4:	d810      	bhi.n	80221e8 <HAL_RCC_OscConfig+0x280>
 80221c6:	686b      	ldr	r3, [r5, #4]
 80221c8:	2a20      	cmp	r2, #32
 80221ca:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80221ce:	bf0c      	ite	eq
 80221d0:	f043 4380 	orreq.w	r3, r3, #1073741824	@ 0x40000000
 80221d4:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 80221d8:	606b      	str	r3, [r5, #4]
 80221da:	e6fb      	b.n	8021fd4 <HAL_RCC_OscConfig+0x6c>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80221dc:	f7ff fb36 	bl	802184c <HAL_GetTick>
 80221e0:	1b80      	subs	r0, r0, r6
 80221e2:	2802      	cmp	r0, #2
 80221e4:	d9e5      	bls.n	80221b2 <HAL_RCC_OscConfig+0x24a>
 80221e6:	e750      	b.n	802208a <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80221e8:	68eb      	ldr	r3, [r5, #12]
 80221ea:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 80221ee:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80221f2:	60eb      	str	r3, [r5, #12]
 80221f4:	e6ee      	b.n	8021fd4 <HAL_RCC_OscConfig+0x6c>
 80221f6:	bf00      	nop
 80221f8:	58024400 	.word	0x58024400
 80221fc:	58024800 	.word	0x58024800
        __HAL_RCC_CSI_DISABLE();
 8022200:	682b      	ldr	r3, [r5, #0]
 8022202:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8022206:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8022208:	f7ff fb20 	bl	802184c <HAL_GetTick>
 802220c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 802220e:	682b      	ldr	r3, [r5, #0]
 8022210:	05d8      	lsls	r0, r3, #23
 8022212:	f57f aedf 	bpl.w	8021fd4 <HAL_RCC_OscConfig+0x6c>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8022216:	f7ff fb19 	bl	802184c <HAL_GetTick>
 802221a:	1b80      	subs	r0, r0, r6
 802221c:	2802      	cmp	r0, #2
 802221e:	d9f6      	bls.n	802220e <HAL_RCC_OscConfig+0x2a6>
 8022220:	e733      	b.n	802208a <HAL_RCC_OscConfig+0x122>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8022222:	6963      	ldr	r3, [r4, #20]
 8022224:	4da3      	ldr	r5, [pc, #652]	@ (80224b4 <HAL_RCC_OscConfig+0x54c>)
 8022226:	b183      	cbz	r3, 802224a <HAL_RCC_OscConfig+0x2e2>
      __HAL_RCC_LSI_ENABLE();
 8022228:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 802222a:	f043 0301 	orr.w	r3, r3, #1
 802222e:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8022230:	f7ff fb0c 	bl	802184c <HAL_GetTick>
 8022234:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8022236:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8022238:	079b      	lsls	r3, r3, #30
 802223a:	f53f aecf 	bmi.w	8021fdc <HAL_RCC_OscConfig+0x74>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 802223e:	f7ff fb05 	bl	802184c <HAL_GetTick>
 8022242:	1b80      	subs	r0, r0, r6
 8022244:	2802      	cmp	r0, #2
 8022246:	d9f6      	bls.n	8022236 <HAL_RCC_OscConfig+0x2ce>
 8022248:	e71f      	b.n	802208a <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_LSI_DISABLE();
 802224a:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 802224c:	f023 0301 	bic.w	r3, r3, #1
 8022250:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8022252:	f7ff fafb 	bl	802184c <HAL_GetTick>
 8022256:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8022258:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 802225a:	079f      	lsls	r7, r3, #30
 802225c:	f57f aebe 	bpl.w	8021fdc <HAL_RCC_OscConfig+0x74>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8022260:	f7ff faf4 	bl	802184c <HAL_GetTick>
 8022264:	1b80      	subs	r0, r0, r6
 8022266:	2802      	cmp	r0, #2
 8022268:	d9f6      	bls.n	8022258 <HAL_RCC_OscConfig+0x2f0>
 802226a:	e70e      	b.n	802208a <HAL_RCC_OscConfig+0x122>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 802226c:	69a3      	ldr	r3, [r4, #24]
 802226e:	4d91      	ldr	r5, [pc, #580]	@ (80224b4 <HAL_RCC_OscConfig+0x54c>)
 8022270:	b183      	cbz	r3, 8022294 <HAL_RCC_OscConfig+0x32c>
      __HAL_RCC_HSI48_ENABLE();
 8022272:	682b      	ldr	r3, [r5, #0]
 8022274:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8022278:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 802227a:	f7ff fae7 	bl	802184c <HAL_GetTick>
 802227e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8022280:	682b      	ldr	r3, [r5, #0]
 8022282:	0498      	lsls	r0, r3, #18
 8022284:	f53f aeae 	bmi.w	8021fe4 <HAL_RCC_OscConfig+0x7c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8022288:	f7ff fae0 	bl	802184c <HAL_GetTick>
 802228c:	1b80      	subs	r0, r0, r6
 802228e:	2802      	cmp	r0, #2
 8022290:	d9f6      	bls.n	8022280 <HAL_RCC_OscConfig+0x318>
 8022292:	e6fa      	b.n	802208a <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSI48_DISABLE();
 8022294:	682b      	ldr	r3, [r5, #0]
 8022296:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 802229a:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 802229c:	f7ff fad6 	bl	802184c <HAL_GetTick>
 80222a0:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80222a2:	682b      	ldr	r3, [r5, #0]
 80222a4:	0499      	lsls	r1, r3, #18
 80222a6:	f57f ae9d 	bpl.w	8021fe4 <HAL_RCC_OscConfig+0x7c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80222aa:	f7ff facf 	bl	802184c <HAL_GetTick>
 80222ae:	1b80      	subs	r0, r0, r6
 80222b0:	2802      	cmp	r0, #2
 80222b2:	d9f6      	bls.n	80222a2 <HAL_RCC_OscConfig+0x33a>
 80222b4:	e6e9      	b.n	802208a <HAL_RCC_OscConfig+0x122>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80222b6:	f7ff fac9 	bl	802184c <HAL_GetTick>
 80222ba:	1b80      	subs	r0, r0, r6
 80222bc:	2864      	cmp	r0, #100	@ 0x64
 80222be:	f67f ae9c 	bls.w	8021ffa <HAL_RCC_OscConfig+0x92>
 80222c2:	e6e2      	b.n	802208a <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80222c4:	b9b3      	cbnz	r3, 80222f4 <HAL_RCC_OscConfig+0x38c>
 80222c6:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80222c8:	f241 3788 	movw	r7, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80222cc:	f023 0301 	bic.w	r3, r3, #1
 80222d0:	672b      	str	r3, [r5, #112]	@ 0x70
 80222d2:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80222d4:	f023 0304 	bic.w	r3, r3, #4
 80222d8:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 80222da:	f7ff fab7 	bl	802184c <HAL_GetTick>
 80222de:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80222e0:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80222e2:	0798      	lsls	r0, r3, #30
 80222e4:	f57f aea0 	bpl.w	8022028 <HAL_RCC_OscConfig+0xc0>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80222e8:	f7ff fab0 	bl	802184c <HAL_GetTick>
 80222ec:	1b80      	subs	r0, r0, r6
 80222ee:	42b8      	cmp	r0, r7
 80222f0:	d9f6      	bls.n	80222e0 <HAL_RCC_OscConfig+0x378>
 80222f2:	e6ca      	b.n	802208a <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80222f4:	2b05      	cmp	r3, #5
 80222f6:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80222f8:	d103      	bne.n	8022302 <HAL_RCC_OscConfig+0x39a>
 80222fa:	f043 0304 	orr.w	r3, r3, #4
 80222fe:	672b      	str	r3, [r5, #112]	@ 0x70
 8022300:	e684      	b.n	802200c <HAL_RCC_OscConfig+0xa4>
 8022302:	f023 0301 	bic.w	r3, r3, #1
 8022306:	672b      	str	r3, [r5, #112]	@ 0x70
 8022308:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 802230a:	f023 0304 	bic.w	r3, r3, #4
 802230e:	e680      	b.n	8022012 <HAL_RCC_OscConfig+0xaa>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8022310:	f7ff fa9c 	bl	802184c <HAL_GetTick>
 8022314:	1b40      	subs	r0, r0, r5
 8022316:	42b8      	cmp	r0, r7
 8022318:	f67f ae82 	bls.w	8022020 <HAL_RCC_OscConfig+0xb8>
 802231c:	e6b5      	b.n	802208a <HAL_RCC_OscConfig+0x122>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 802231e:	4d65      	ldr	r5, [pc, #404]	@ (80224b4 <HAL_RCC_OscConfig+0x54c>)
 8022320:	692b      	ldr	r3, [r5, #16]
 8022322:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8022326:	2b18      	cmp	r3, #24
 8022328:	d078      	beq.n	802241c <HAL_RCC_OscConfig+0x4b4>
        __HAL_RCC_PLL_DISABLE();
 802232a:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 802232c:	2902      	cmp	r1, #2
        __HAL_RCC_PLL_DISABLE();
 802232e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8022332:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8022334:	d165      	bne.n	8022402 <HAL_RCC_OscConfig+0x49a>
        tickstart = HAL_GetTick();
 8022336:	f7ff fa89 	bl	802184c <HAL_GetTick>
 802233a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 802233c:	682b      	ldr	r3, [r5, #0]
 802233e:	0199      	lsls	r1, r3, #6
 8022340:	d459      	bmi.n	80223f6 <HAL_RCC_OscConfig+0x48e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8022342:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8022344:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8022346:	f423 737c 	bic.w	r3, r3, #1008	@ 0x3f0
 802234a:	f023 0303 	bic.w	r3, r3, #3
 802234e:	4313      	orrs	r3, r2
 8022350:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8022352:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8022356:	62ab      	str	r3, [r5, #40]	@ 0x28
 8022358:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 802235a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 802235c:	3b01      	subs	r3, #1
 802235e:	3a01      	subs	r2, #1
 8022360:	025b      	lsls	r3, r3, #9
 8022362:	0412      	lsls	r2, r2, #16
 8022364:	b29b      	uxth	r3, r3
 8022366:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 802236a:	4313      	orrs	r3, r2
 802236c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 802236e:	3a01      	subs	r2, #1
 8022370:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8022374:	4313      	orrs	r3, r2
 8022376:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8022378:	3a01      	subs	r2, #1
 802237a:	0612      	lsls	r2, r2, #24
 802237c:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8022380:	4313      	orrs	r3, r2
 8022382:	632b      	str	r3, [r5, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 8022384:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8022386:	f023 0301 	bic.w	r3, r3, #1
 802238a:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 802238c:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 802238e:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8022390:	f36f 03cf 	bfc	r3, #3, #13
 8022394:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8022398:	636b      	str	r3, [r5, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 802239a:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 802239c:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 802239e:	f023 030c 	bic.w	r3, r3, #12
 80223a2:	4313      	orrs	r3, r2
 80223a4:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80223a6:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80223a8:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80223aa:	f023 0302 	bic.w	r3, r3, #2
 80223ae:	4313      	orrs	r3, r2
 80223b0:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80223b2:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80223b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80223b8:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80223ba:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80223bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80223c0:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80223c2:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80223c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80223c8:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 80223ca:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80223cc:	f043 0301 	orr.w	r3, r3, #1
 80223d0:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 80223d2:	682b      	ldr	r3, [r5, #0]
 80223d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80223d8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80223da:	f7ff fa37 	bl	802184c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80223de:	4d35      	ldr	r5, [pc, #212]	@ (80224b4 <HAL_RCC_OscConfig+0x54c>)
        tickstart = HAL_GetTick();
 80223e0:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80223e2:	682b      	ldr	r3, [r5, #0]
 80223e4:	019a      	lsls	r2, r3, #6
 80223e6:	f53f ae23 	bmi.w	8022030 <HAL_RCC_OscConfig+0xc8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80223ea:	f7ff fa2f 	bl	802184c <HAL_GetTick>
 80223ee:	1b00      	subs	r0, r0, r4
 80223f0:	2802      	cmp	r0, #2
 80223f2:	d9f6      	bls.n	80223e2 <HAL_RCC_OscConfig+0x47a>
 80223f4:	e649      	b.n	802208a <HAL_RCC_OscConfig+0x122>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80223f6:	f7ff fa29 	bl	802184c <HAL_GetTick>
 80223fa:	1b80      	subs	r0, r0, r6
 80223fc:	2802      	cmp	r0, #2
 80223fe:	d99d      	bls.n	802233c <HAL_RCC_OscConfig+0x3d4>
 8022400:	e643      	b.n	802208a <HAL_RCC_OscConfig+0x122>
        tickstart = HAL_GetTick();
 8022402:	f7ff fa23 	bl	802184c <HAL_GetTick>
 8022406:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8022408:	682b      	ldr	r3, [r5, #0]
 802240a:	019b      	lsls	r3, r3, #6
 802240c:	f57f ae10 	bpl.w	8022030 <HAL_RCC_OscConfig+0xc8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8022410:	f7ff fa1c 	bl	802184c <HAL_GetTick>
 8022414:	1b00      	subs	r0, r0, r4
 8022416:	2802      	cmp	r0, #2
 8022418:	d9f6      	bls.n	8022408 <HAL_RCC_OscConfig+0x4a0>
 802241a:	e636      	b.n	802208a <HAL_RCC_OscConfig+0x122>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 802241c:	2901      	cmp	r1, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 802241e:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8022420:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8022422:	f43f ae1a 	beq.w	802205a <HAL_RCC_OscConfig+0xf2>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8022426:	f002 0103 	and.w	r1, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 802242a:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 802242c:	4281      	cmp	r1, r0
 802242e:	f47f ae14 	bne.w	802205a <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8022432:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8022436:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8022438:	428a      	cmp	r2, r1
 802243a:	f47f ae0e 	bne.w	802205a <HAL_RCC_OscConfig+0xf2>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 802243e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8022440:	f3c3 0108 	ubfx	r1, r3, #0, #9
 8022444:	3a01      	subs	r2, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8022446:	4291      	cmp	r1, r2
 8022448:	f47f ae07 	bne.w	802205a <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 802244c:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 802244e:	f3c3 2146 	ubfx	r1, r3, #9, #7
 8022452:	3a01      	subs	r2, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8022454:	4291      	cmp	r1, r2
 8022456:	f47f ae00 	bne.w	802205a <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 802245a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 802245c:	f3c3 4106 	ubfx	r1, r3, #16, #7
 8022460:	3a01      	subs	r2, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8022462:	4291      	cmp	r1, r2
 8022464:	f47f adf9 	bne.w	802205a <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8022468:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 802246a:	f3c3 6306 	ubfx	r3, r3, #24, #7
 802246e:	3a01      	subs	r2, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8022470:	4293      	cmp	r3, r2
 8022472:	f47f adf2 	bne.w	802205a <HAL_RCC_OscConfig+0xf2>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8022476:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8022478:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 802247a:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 802247e:	429a      	cmp	r2, r3
 8022480:	f43f add6 	beq.w	8022030 <HAL_RCC_OscConfig+0xc8>
          __HAL_RCC_PLLFRACN_DISABLE();
 8022484:	4d0b      	ldr	r5, [pc, #44]	@ (80224b4 <HAL_RCC_OscConfig+0x54c>)
 8022486:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8022488:	f023 0301 	bic.w	r3, r3, #1
 802248c:	62eb      	str	r3, [r5, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 802248e:	f7ff f9dd 	bl	802184c <HAL_GetTick>
 8022492:	4606      	mov	r6, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8022494:	f7ff f9da 	bl	802184c <HAL_GetTick>
 8022498:	42b0      	cmp	r0, r6
 802249a:	d0fb      	beq.n	8022494 <HAL_RCC_OscConfig+0x52c>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 802249c:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 802249e:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80224a0:	f36f 03cf 	bfc	r3, #3, #13
 80224a4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80224a8:	636b      	str	r3, [r5, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 80224aa:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80224ac:	f043 0301 	orr.w	r3, r3, #1
 80224b0:	62eb      	str	r3, [r5, #44]	@ 0x2c
 80224b2:	e5bd      	b.n	8022030 <HAL_RCC_OscConfig+0xc8>
 80224b4:	58024400 	.word	0x58024400

080224b8 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80224b8:	4b49      	ldr	r3, [pc, #292]	@ (80225e0 <HAL_RCC_GetSysClockFreq+0x128>)
 80224ba:	691a      	ldr	r2, [r3, #16]
 80224bc:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 80224c0:	2a10      	cmp	r2, #16
{
 80224c2:	b530      	push	{r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80224c4:	f000 8088 	beq.w	80225d8 <HAL_RCC_GetSysClockFreq+0x120>
 80224c8:	2a18      	cmp	r2, #24
 80224ca:	d00c      	beq.n	80224e6 <HAL_RCC_GetSysClockFreq+0x2e>
 80224cc:	2a00      	cmp	r2, #0
 80224ce:	f040 8085 	bne.w	80225dc <HAL_RCC_GetSysClockFreq+0x124>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80224d2:	681a      	ldr	r2, [r3, #0]
 80224d4:	4843      	ldr	r0, [pc, #268]	@ (80225e4 <HAL_RCC_GetSysClockFreq+0x12c>)
 80224d6:	f012 0f20 	tst.w	r2, #32
 80224da:	d003      	beq.n	80224e4 <HAL_RCC_GetSysClockFreq+0x2c>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80224dc:	681b      	ldr	r3, [r3, #0]
 80224de:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80224e2:	40d8      	lsrs	r0, r3
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 80224e4:	bd30      	pop	{r4, r5, pc}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80224e6:	6a99      	ldr	r1, [r3, #40]	@ 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80224e8:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80224ea:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
      if (pllm != 0U)
 80224ec:	f415 7f7c 	tst.w	r5, #1008	@ 0x3f0
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80224f0:	f3c5 1005 	ubfx	r0, r5, #4, #6
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80224f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      if (pllm != 0U)
 80224f6:	d0f5      	beq.n	80224e4 <HAL_RCC_GetSysClockFreq+0x2c>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80224f8:	f3c2 02cc 	ubfx	r2, r2, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80224fc:	f004 0401 	and.w	r4, r4, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8022500:	f001 0103 	and.w	r1, r1, #3
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8022504:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8022508:	4362      	muls	r2, r4
 802250a:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
        switch (pllsource)
 802250e:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8022510:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8022514:	ee06 2a90 	vmov	s13, r2
 8022518:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
        switch (pllsource)
 802251c:	d04e      	beq.n	80225bc <HAL_RCC_GetSysClockFreq+0x104>
 802251e:	2902      	cmp	r1, #2
 8022520:	d03e      	beq.n	80225a0 <HAL_RCC_GetSysClockFreq+0xe8>
 8022522:	2900      	cmp	r1, #0
 8022524:	d14a      	bne.n	80225bc <HAL_RCC_GetSysClockFreq+0x104>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8022526:	681a      	ldr	r2, [r3, #0]
 8022528:	0692      	lsls	r2, r2, #26
 802252a:	d527      	bpl.n	802257c <HAL_RCC_GetSysClockFreq+0xc4>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 802252c:	6819      	ldr	r1, [r3, #0]
 802252e:	4a2d      	ldr	r2, [pc, #180]	@ (80225e4 <HAL_RCC_GetSysClockFreq+0x12c>)
 8022530:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8022534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8022536:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8022538:	f3c3 0308 	ubfx	r3, r3, #0, #9
 802253c:	ee07 2a90 	vmov	s15, r2
 8022540:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8022544:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8022548:	ee07 3a10 	vmov	s14, r3
 802254c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8022550:	ee37 7a26 	vadd.f32	s14, s14, s13
 8022554:	ee37 7a06 	vadd.f32	s14, s14, s12
 8022558:	ee67 7a87 	vmul.f32	s15, s15, s14
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 802255c:	4b20      	ldr	r3, [pc, #128]	@ (80225e0 <HAL_RCC_GetSysClockFreq+0x128>)
 802255e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8022560:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8022564:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8022566:	ee07 3a10 	vmov	s14, r3
 802256a:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 802256e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8022572:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8022576:	ee17 0a90 	vmov	r0, s15
 802257a:	e7b3      	b.n	80224e4 <HAL_RCC_GetSysClockFreq+0x2c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 802257c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802257e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8022582:	ee07 3a90 	vmov	s15, r3
 8022586:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 802258a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 802258e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8022592:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80225e8 <HAL_RCC_GetSysClockFreq+0x130>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8022596:	eec6 6a07 	vdiv.f32	s13, s12, s14
 802259a:	ee67 7aa6 	vmul.f32	s15, s15, s13
            break;
 802259e:	e7dd      	b.n	802255c <HAL_RCC_GetSysClockFreq+0xa4>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80225a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80225a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80225a6:	ee07 3a90 	vmov	s15, r3
 80225aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80225ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80225b2:	ee77 7a86 	vadd.f32	s15, s15, s12
 80225b6:	ed9f 6a0d 	vldr	s12, [pc, #52]	@ 80225ec <HAL_RCC_GetSysClockFreq+0x134>
 80225ba:	e7ec      	b.n	8022596 <HAL_RCC_GetSysClockFreq+0xde>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80225bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80225be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80225c2:	ee07 3a90 	vmov	s15, r3
 80225c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80225ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80225ce:	ee77 7a86 	vadd.f32	s15, s15, s12
 80225d2:	ed9f 6a07 	vldr	s12, [pc, #28]	@ 80225f0 <HAL_RCC_GetSysClockFreq+0x138>
 80225d6:	e7de      	b.n	8022596 <HAL_RCC_GetSysClockFreq+0xde>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80225d8:	4806      	ldr	r0, [pc, #24]	@ (80225f4 <HAL_RCC_GetSysClockFreq+0x13c>)
 80225da:	e783      	b.n	80224e4 <HAL_RCC_GetSysClockFreq+0x2c>
      sysclockfreq = CSI_VALUE;
 80225dc:	4806      	ldr	r0, [pc, #24]	@ (80225f8 <HAL_RCC_GetSysClockFreq+0x140>)
 80225de:	e781      	b.n	80224e4 <HAL_RCC_GetSysClockFreq+0x2c>
 80225e0:	58024400 	.word	0x58024400
 80225e4:	03d09000 	.word	0x03d09000
 80225e8:	4c742400 	.word	0x4c742400
 80225ec:	4af42400 	.word	0x4af42400
 80225f0:	4a742400 	.word	0x4a742400
 80225f4:	007a1200 	.word	0x007a1200
 80225f8:	003d0900 	.word	0x003d0900

080225fc <HAL_RCC_ClockConfig>:
{
 80225fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022600:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8022602:	4604      	mov	r4, r0
 8022604:	b910      	cbnz	r0, 802260c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8022606:	2001      	movs	r0, #1
}
 8022608:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 802260c:	4a88      	ldr	r2, [pc, #544]	@ (8022830 <HAL_RCC_ClockConfig+0x234>)
 802260e:	6813      	ldr	r3, [r2, #0]
 8022610:	f003 030f 	and.w	r3, r3, #15
 8022614:	428b      	cmp	r3, r1
 8022616:	f0c0 8093 	bcc.w	8022740 <HAL_RCC_ClockConfig+0x144>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 802261a:	6823      	ldr	r3, [r4, #0]
 802261c:	075f      	lsls	r7, r3, #29
 802261e:	f100 809b 	bmi.w	8022758 <HAL_RCC_ClockConfig+0x15c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8022622:	071e      	lsls	r6, r3, #28
 8022624:	d50b      	bpl.n	802263e <HAL_RCC_ClockConfig+0x42>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8022626:	4983      	ldr	r1, [pc, #524]	@ (8022834 <HAL_RCC_ClockConfig+0x238>)
 8022628:	6960      	ldr	r0, [r4, #20]
 802262a:	69ca      	ldr	r2, [r1, #28]
 802262c:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8022630:	4290      	cmp	r0, r2
 8022632:	d904      	bls.n	802263e <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8022634:	69ca      	ldr	r2, [r1, #28]
 8022636:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 802263a:	4302      	orrs	r2, r0
 802263c:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 802263e:	06d8      	lsls	r0, r3, #27
 8022640:	d50b      	bpl.n	802265a <HAL_RCC_ClockConfig+0x5e>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8022642:	497c      	ldr	r1, [pc, #496]	@ (8022834 <HAL_RCC_ClockConfig+0x238>)
 8022644:	69a0      	ldr	r0, [r4, #24]
 8022646:	69ca      	ldr	r2, [r1, #28]
 8022648:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 802264c:	4290      	cmp	r0, r2
 802264e:	d904      	bls.n	802265a <HAL_RCC_ClockConfig+0x5e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8022650:	69ca      	ldr	r2, [r1, #28]
 8022652:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8022656:	4302      	orrs	r2, r0
 8022658:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 802265a:	0699      	lsls	r1, r3, #26
 802265c:	d50b      	bpl.n	8022676 <HAL_RCC_ClockConfig+0x7a>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 802265e:	4975      	ldr	r1, [pc, #468]	@ (8022834 <HAL_RCC_ClockConfig+0x238>)
 8022660:	69e0      	ldr	r0, [r4, #28]
 8022662:	6a0a      	ldr	r2, [r1, #32]
 8022664:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8022668:	4290      	cmp	r0, r2
 802266a:	d904      	bls.n	8022676 <HAL_RCC_ClockConfig+0x7a>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 802266c:	6a0a      	ldr	r2, [r1, #32]
 802266e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8022672:	4302      	orrs	r2, r0
 8022674:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8022676:	079a      	lsls	r2, r3, #30
 8022678:	d50b      	bpl.n	8022692 <HAL_RCC_ClockConfig+0x96>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 802267a:	496e      	ldr	r1, [pc, #440]	@ (8022834 <HAL_RCC_ClockConfig+0x238>)
 802267c:	68e0      	ldr	r0, [r4, #12]
 802267e:	698a      	ldr	r2, [r1, #24]
 8022680:	f002 020f 	and.w	r2, r2, #15
 8022684:	4290      	cmp	r0, r2
 8022686:	d904      	bls.n	8022692 <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8022688:	698a      	ldr	r2, [r1, #24]
 802268a:	f022 020f 	bic.w	r2, r2, #15
 802268e:	4302      	orrs	r2, r0
 8022690:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8022692:	07df      	lsls	r7, r3, #31
 8022694:	d46e      	bmi.n	8022774 <HAL_RCC_ClockConfig+0x178>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8022696:	6823      	ldr	r3, [r4, #0]
 8022698:	079e      	lsls	r6, r3, #30
 802269a:	f100 80a1 	bmi.w	80227e0 <HAL_RCC_ClockConfig+0x1e4>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 802269e:	4964      	ldr	r1, [pc, #400]	@ (8022830 <HAL_RCC_ClockConfig+0x234>)
 80226a0:	680a      	ldr	r2, [r1, #0]
 80226a2:	f002 020f 	and.w	r2, r2, #15
 80226a6:	42aa      	cmp	r2, r5
 80226a8:	f200 80a8 	bhi.w	80227fc <HAL_RCC_ClockConfig+0x200>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80226ac:	0758      	lsls	r0, r3, #29
 80226ae:	f100 80b1 	bmi.w	8022814 <HAL_RCC_ClockConfig+0x218>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80226b2:	0719      	lsls	r1, r3, #28
 80226b4:	d50b      	bpl.n	80226ce <HAL_RCC_ClockConfig+0xd2>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80226b6:	495f      	ldr	r1, [pc, #380]	@ (8022834 <HAL_RCC_ClockConfig+0x238>)
 80226b8:	6960      	ldr	r0, [r4, #20]
 80226ba:	69ca      	ldr	r2, [r1, #28]
 80226bc:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80226c0:	4290      	cmp	r0, r2
 80226c2:	d204      	bcs.n	80226ce <HAL_RCC_ClockConfig+0xd2>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80226c4:	69ca      	ldr	r2, [r1, #28]
 80226c6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80226ca:	4302      	orrs	r2, r0
 80226cc:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80226ce:	06da      	lsls	r2, r3, #27
 80226d0:	d50b      	bpl.n	80226ea <HAL_RCC_ClockConfig+0xee>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80226d2:	4958      	ldr	r1, [pc, #352]	@ (8022834 <HAL_RCC_ClockConfig+0x238>)
 80226d4:	69a0      	ldr	r0, [r4, #24]
 80226d6:	69ca      	ldr	r2, [r1, #28]
 80226d8:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 80226dc:	4290      	cmp	r0, r2
 80226de:	d204      	bcs.n	80226ea <HAL_RCC_ClockConfig+0xee>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80226e0:	69ca      	ldr	r2, [r1, #28]
 80226e2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80226e6:	4302      	orrs	r2, r0
 80226e8:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80226ea:	069b      	lsls	r3, r3, #26
 80226ec:	d50b      	bpl.n	8022706 <HAL_RCC_ClockConfig+0x10a>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80226ee:	4a51      	ldr	r2, [pc, #324]	@ (8022834 <HAL_RCC_ClockConfig+0x238>)
 80226f0:	69e1      	ldr	r1, [r4, #28]
 80226f2:	6a13      	ldr	r3, [r2, #32]
 80226f4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80226f8:	4299      	cmp	r1, r3
 80226fa:	d204      	bcs.n	8022706 <HAL_RCC_ClockConfig+0x10a>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80226fc:	6a13      	ldr	r3, [r2, #32]
 80226fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8022702:	430b      	orrs	r3, r1
 8022704:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8022706:	f7ff fed7 	bl	80224b8 <HAL_RCC_GetSysClockFreq>
 802270a:	494a      	ldr	r1, [pc, #296]	@ (8022834 <HAL_RCC_ClockConfig+0x238>)
 802270c:	4a4a      	ldr	r2, [pc, #296]	@ (8022838 <HAL_RCC_ClockConfig+0x23c>)
 802270e:	698b      	ldr	r3, [r1, #24]
 8022710:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8022714:	5cd3      	ldrb	r3, [r2, r3]
 8022716:	f003 031f 	and.w	r3, r3, #31
 802271a:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 802271c:	698b      	ldr	r3, [r1, #24]
 802271e:	f003 030f 	and.w	r3, r3, #15
 8022722:	5cd3      	ldrb	r3, [r2, r3]
 8022724:	4a45      	ldr	r2, [pc, #276]	@ (802283c <HAL_RCC_ClockConfig+0x240>)
 8022726:	f003 031f 	and.w	r3, r3, #31
 802272a:	fa20 f303 	lsr.w	r3, r0, r3
 802272e:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8022730:	4b43      	ldr	r3, [pc, #268]	@ (8022840 <HAL_RCC_ClockConfig+0x244>)
 8022732:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 8022734:	4b43      	ldr	r3, [pc, #268]	@ (8022844 <HAL_RCC_ClockConfig+0x248>)
}
 8022736:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 802273a:	6818      	ldr	r0, [r3, #0]
 802273c:	f7ff b828 	b.w	8021790 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8022740:	6813      	ldr	r3, [r2, #0]
 8022742:	f023 030f 	bic.w	r3, r3, #15
 8022746:	430b      	orrs	r3, r1
 8022748:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 802274a:	6813      	ldr	r3, [r2, #0]
 802274c:	f003 030f 	and.w	r3, r3, #15
 8022750:	428b      	cmp	r3, r1
 8022752:	f47f af58 	bne.w	8022606 <HAL_RCC_ClockConfig+0xa>
 8022756:	e760      	b.n	802261a <HAL_RCC_ClockConfig+0x1e>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8022758:	4936      	ldr	r1, [pc, #216]	@ (8022834 <HAL_RCC_ClockConfig+0x238>)
 802275a:	6920      	ldr	r0, [r4, #16]
 802275c:	698a      	ldr	r2, [r1, #24]
 802275e:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8022762:	4290      	cmp	r0, r2
 8022764:	f67f af5d 	bls.w	8022622 <HAL_RCC_ClockConfig+0x26>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8022768:	698a      	ldr	r2, [r1, #24]
 802276a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 802276e:	4302      	orrs	r2, r0
 8022770:	618a      	str	r2, [r1, #24]
 8022772:	e756      	b.n	8022622 <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8022774:	4b2f      	ldr	r3, [pc, #188]	@ (8022834 <HAL_RCC_ClockConfig+0x238>)
 8022776:	68a1      	ldr	r1, [r4, #8]
 8022778:	699a      	ldr	r2, [r3, #24]
 802277a:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00
 802277e:	430a      	orrs	r2, r1
 8022780:	619a      	str	r2, [r3, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8022782:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8022784:	681a      	ldr	r2, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8022786:	2902      	cmp	r1, #2
 8022788:	d11d      	bne.n	80227c6 <HAL_RCC_ClockConfig+0x1ca>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 802278a:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 802278e:	f43f af3a 	beq.w	8022606 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8022792:	691a      	ldr	r2, [r3, #16]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8022794:	f241 3888 	movw	r8, #5000	@ 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8022798:	4f26      	ldr	r7, [pc, #152]	@ (8022834 <HAL_RCC_ClockConfig+0x238>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 802279a:	f022 0207 	bic.w	r2, r2, #7
 802279e:	430a      	orrs	r2, r1
 80227a0:	611a      	str	r2, [r3, #16]
    tickstart = HAL_GetTick();
 80227a2:	f7ff f853 	bl	802184c <HAL_GetTick>
 80227a6:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80227a8:	693b      	ldr	r3, [r7, #16]
 80227aa:	6862      	ldr	r2, [r4, #4]
 80227ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80227b0:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 80227b4:	f43f af6f 	beq.w	8022696 <HAL_RCC_ClockConfig+0x9a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80227b8:	f7ff f848 	bl	802184c <HAL_GetTick>
 80227bc:	1b80      	subs	r0, r0, r6
 80227be:	4540      	cmp	r0, r8
 80227c0:	d9f2      	bls.n	80227a8 <HAL_RCC_ClockConfig+0x1ac>
        return HAL_TIMEOUT;
 80227c2:	2003      	movs	r0, #3
 80227c4:	e720      	b.n	8022608 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80227c6:	2903      	cmp	r1, #3
 80227c8:	d102      	bne.n	80227d0 <HAL_RCC_ClockConfig+0x1d4>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80227ca:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 80227ce:	e7de      	b.n	802278e <HAL_RCC_ClockConfig+0x192>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80227d0:	2901      	cmp	r1, #1
 80227d2:	d102      	bne.n	80227da <HAL_RCC_ClockConfig+0x1de>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80227d4:	f412 7f80 	tst.w	r2, #256	@ 0x100
 80227d8:	e7d9      	b.n	802278e <HAL_RCC_ClockConfig+0x192>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80227da:	f012 0f04 	tst.w	r2, #4
 80227de:	e7d6      	b.n	802278e <HAL_RCC_ClockConfig+0x192>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80227e0:	4914      	ldr	r1, [pc, #80]	@ (8022834 <HAL_RCC_ClockConfig+0x238>)
 80227e2:	68e0      	ldr	r0, [r4, #12]
 80227e4:	698a      	ldr	r2, [r1, #24]
 80227e6:	f002 020f 	and.w	r2, r2, #15
 80227ea:	4290      	cmp	r0, r2
 80227ec:	f4bf af57 	bcs.w	802269e <HAL_RCC_ClockConfig+0xa2>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80227f0:	698a      	ldr	r2, [r1, #24]
 80227f2:	f022 020f 	bic.w	r2, r2, #15
 80227f6:	4302      	orrs	r2, r0
 80227f8:	618a      	str	r2, [r1, #24]
 80227fa:	e750      	b.n	802269e <HAL_RCC_ClockConfig+0xa2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80227fc:	680a      	ldr	r2, [r1, #0]
 80227fe:	f022 020f 	bic.w	r2, r2, #15
 8022802:	432a      	orrs	r2, r5
 8022804:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8022806:	680a      	ldr	r2, [r1, #0]
 8022808:	f002 020f 	and.w	r2, r2, #15
 802280c:	42aa      	cmp	r2, r5
 802280e:	f47f aefa 	bne.w	8022606 <HAL_RCC_ClockConfig+0xa>
 8022812:	e74b      	b.n	80226ac <HAL_RCC_ClockConfig+0xb0>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8022814:	4907      	ldr	r1, [pc, #28]	@ (8022834 <HAL_RCC_ClockConfig+0x238>)
 8022816:	6920      	ldr	r0, [r4, #16]
 8022818:	698a      	ldr	r2, [r1, #24]
 802281a:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 802281e:	4290      	cmp	r0, r2
 8022820:	f4bf af47 	bcs.w	80226b2 <HAL_RCC_ClockConfig+0xb6>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8022824:	698a      	ldr	r2, [r1, #24]
 8022826:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 802282a:	4302      	orrs	r2, r0
 802282c:	618a      	str	r2, [r1, #24]
 802282e:	e740      	b.n	80226b2 <HAL_RCC_ClockConfig+0xb6>
 8022830:	52002000 	.word	0x52002000
 8022834:	58024400 	.word	0x58024400
 8022838:	080244b6 	.word	0x080244b6
 802283c:	20001014 	.word	0x20001014
 8022840:	20001010 	.word	0x20001010
 8022844:	2000101c 	.word	0x2000101c

08022848 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8022848:	b508      	push	{r3, lr}
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 802284a:	f7ff fe35 	bl	80224b8 <HAL_RCC_GetSysClockFreq>
 802284e:	4a0b      	ldr	r2, [pc, #44]	@ (802287c <HAL_RCC_GetHCLKFreq+0x34>)
 8022850:	490b      	ldr	r1, [pc, #44]	@ (8022880 <HAL_RCC_GetHCLKFreq+0x38>)
 8022852:	6993      	ldr	r3, [r2, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8022854:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8022856:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 802285a:	f002 020f 	and.w	r2, r2, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 802285e:	5ccb      	ldrb	r3, [r1, r3]
 8022860:	f003 031f 	and.w	r3, r3, #31
 8022864:	fa20 f303 	lsr.w	r3, r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8022868:	5c88      	ldrb	r0, [r1, r2]
 802286a:	4a06      	ldr	r2, [pc, #24]	@ (8022884 <HAL_RCC_GetHCLKFreq+0x3c>)
 802286c:	f000 001f 	and.w	r0, r0, #31
 8022870:	fa23 f000 	lsr.w	r0, r3, r0
 8022874:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8022876:	4a04      	ldr	r2, [pc, #16]	@ (8022888 <HAL_RCC_GetHCLKFreq+0x40>)
 8022878:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 802287a:	bd08      	pop	{r3, pc}
 802287c:	58024400 	.word	0x58024400
 8022880:	080244b6 	.word	0x080244b6
 8022884:	20001014 	.word	0x20001014
 8022888:	20001010 	.word	0x20001010

0802288c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 802288c:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 802288e:	f7ff ffdb 	bl	8022848 <HAL_RCC_GetHCLKFreq>
 8022892:	4b05      	ldr	r3, [pc, #20]	@ (80228a8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8022894:	4a05      	ldr	r2, [pc, #20]	@ (80228ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8022896:	69db      	ldr	r3, [r3, #28]
 8022898:	f3c3 1302 	ubfx	r3, r3, #4, #3
 802289c:	5cd3      	ldrb	r3, [r2, r3]
 802289e:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80228a2:	40d8      	lsrs	r0, r3
 80228a4:	bd08      	pop	{r3, pc}
 80228a6:	bf00      	nop
 80228a8:	58024400 	.word	0x58024400
 80228ac:	080244b6 	.word	0x080244b6

080228b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80228b0:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80228b2:	f7ff ffc9 	bl	8022848 <HAL_RCC_GetHCLKFreq>
 80228b6:	4b05      	ldr	r3, [pc, #20]	@ (80228cc <HAL_RCC_GetPCLK2Freq+0x1c>)
 80228b8:	4a05      	ldr	r2, [pc, #20]	@ (80228d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80228ba:	69db      	ldr	r3, [r3, #28]
 80228bc:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80228c0:	5cd3      	ldrb	r3, [r2, r3]
 80228c2:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80228c6:	40d8      	lsrs	r0, r3
 80228c8:	bd08      	pop	{r3, pc}
 80228ca:	bf00      	nop
 80228cc:	58024400 	.word	0x58024400
 80228d0:	080244b6 	.word	0x080244b6

080228d4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80228d4:	b508      	push	{r3, lr}
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80228d6:	f7ff ffb7 	bl	8022848 <HAL_RCC_GetHCLKFreq>
 80228da:	4b05      	ldr	r3, [pc, #20]	@ (80228f0 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 80228dc:	4a05      	ldr	r2, [pc, #20]	@ (80228f4 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 80228de:	6a1b      	ldr	r3, [r3, #32]
 80228e0:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80228e4:	5cd3      	ldrb	r3, [r2, r3]
 80228e6:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80228ea:	40d8      	lsrs	r0, r3
 80228ec:	bd08      	pop	{r3, pc}
 80228ee:	bf00      	nop
 80228f0:	58024400 	.word	0x58024400
 80228f4:	080244b6 	.word	0x080244b6

080228f8 <HAL_RCCEx_GetPLL2ClockFreq>:
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80228f8:	494f      	ldr	r1, [pc, #316]	@ (8022a38 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
{
 80228fa:	b570      	push	{r4, r5, r6, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80228fc:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80228fe:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8022900:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));

  if (pll2m != 0U)
 8022902:	f416 3f7c 	tst.w	r6, #258048	@ 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8022906:	f3c6 3305 	ubfx	r3, r6, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 802290a:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
  if (pll2m != 0U)
 802290c:	f000 8090 	beq.w	8022a30 <HAL_RCCEx_GetPLL2ClockFreq+0x138>
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8022910:	ee07 3a90 	vmov	s15, r3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8022914:	f3c2 03cc 	ubfx	r3, r2, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8022918:	f3c5 1200 	ubfx	r2, r5, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 802291c:	f004 0403 	and.w	r4, r4, #3
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8022920:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8022924:	4353      	muls	r3, r2
    switch (pllsource)
 8022926:	2c01      	cmp	r4, #1
 8022928:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 802292c:	ee06 3a90 	vmov	s13, r3
 8022930:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8022934:	d06e      	beq.n	8022a14 <HAL_RCCEx_GetPLL2ClockFreq+0x11c>
 8022936:	2c02      	cmp	r4, #2
 8022938:	d05e      	beq.n	80229f8 <HAL_RCCEx_GetPLL2ClockFreq+0x100>
 802293a:	2c00      	cmp	r4, #0
 802293c:	d16a      	bne.n	8022a14 <HAL_RCCEx_GetPLL2ClockFreq+0x11c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 802293e:	680b      	ldr	r3, [r1, #0]
 8022940:	069b      	lsls	r3, r3, #26
 8022942:	d547      	bpl.n	80229d4 <HAL_RCCEx_GetPLL2ClockFreq+0xdc>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8022944:	680a      	ldr	r2, [r1, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8022946:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8022948:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 802294c:	4a3b      	ldr	r2, [pc, #236]	@ (8022a3c <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 802294e:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8022952:	40ca      	lsrs	r2, r1
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8022954:	ee07 2a90 	vmov	s15, r2
 8022958:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 802295c:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8022960:	ee07 3a10 	vmov	s14, r3
 8022964:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8022968:	ee37 7a26 	vadd.f32	s14, s14, s13
 802296c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8022970:	ee67 7a87 	vmul.f32	s15, s15, s14

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        break;
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8022974:	4a30      	ldr	r2, [pc, #192]	@ (8022a38 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
 8022976:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8022978:	f3c3 2346 	ubfx	r3, r3, #9, #7
 802297c:	ee07 3a10 	vmov	s14, r3
 8022980:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8022984:	ee37 7a06 	vadd.f32	s14, s14, s12
 8022988:	eec7 6a87 	vdiv.f32	s13, s15, s14
 802298c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8022990:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8022994:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8022996:	f3c3 4306 	ubfx	r3, r3, #16, #7
 802299a:	ee07 3a10 	vmov	s14, r3
 802299e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80229a2:	ee37 7a06 	vadd.f32	s14, s14, s12
 80229a6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80229aa:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80229ae:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80229b2:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 80229b4:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80229b8:	ee06 3a90 	vmov	s13, r3
 80229bc:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80229c0:	ee76 6a86 	vadd.f32	s13, s13, s12
 80229c4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80229c8:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 80229cc:	ee17 3a90 	vmov	r3, s15
 80229d0:	6083      	str	r3, [r0, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80229d2:	bd70      	pop	{r4, r5, r6, pc}
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80229d4:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 80229d6:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8022a40 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 80229da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80229de:	ee07 3a90 	vmov	s15, r3
 80229e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80229e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80229ea:	ee77 7a86 	vadd.f32	s15, s15, s12
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80229ee:	eec5 6a87 	vdiv.f32	s13, s11, s14
 80229f2:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 80229f6:	e7bd      	b.n	8022974 <HAL_RCCEx_GetPLL2ClockFreq+0x7c>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80229f8:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 80229fa:	eddf 5a12 	vldr	s11, [pc, #72]	@ 8022a44 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>
 80229fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8022a02:	ee07 3a90 	vmov	s15, r3
 8022a06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8022a0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8022a0e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8022a12:	e7ec      	b.n	80229ee <HAL_RCCEx_GetPLL2ClockFreq+0xf6>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8022a14:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 8022a16:	eddf 5a0c 	vldr	s11, [pc, #48]	@ 8022a48 <HAL_RCCEx_GetPLL2ClockFreq+0x150>
 8022a1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8022a1e:	ee07 3a90 	vmov	s15, r3
 8022a22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8022a26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8022a2a:	ee77 7a86 	vadd.f32	s15, s15, s12
 8022a2e:	e7de      	b.n	80229ee <HAL_RCCEx_GetPLL2ClockFreq+0xf6>
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8022a30:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8022a34:	e7cc      	b.n	80229d0 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
 8022a36:	bf00      	nop
 8022a38:	58024400 	.word	0x58024400
 8022a3c:	03d09000 	.word	0x03d09000
 8022a40:	4c742400 	.word	0x4c742400
 8022a44:	4af42400 	.word	0x4af42400
 8022a48:	4a742400 	.word	0x4a742400

08022a4c <HAL_RCCEx_GetPLL3ClockFreq>:
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8022a4c:	494f      	ldr	r1, [pc, #316]	@ (8022b8c <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
{
 8022a4e:	b570      	push	{r4, r5, r6, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8022a50:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8022a52:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8022a54:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));

  if (pll3m != 0U)
 8022a56:	f016 7f7c 	tst.w	r6, #66060288	@ 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8022a5a:	f3c6 5305 	ubfx	r3, r6, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8022a5e:	6c4a      	ldr	r2, [r1, #68]	@ 0x44
  if (pll3m != 0U)
 8022a60:	f000 8090 	beq.w	8022b84 <HAL_RCCEx_GetPLL3ClockFreq+0x138>
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8022a64:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8022a68:	f3c2 03cc 	ubfx	r3, r2, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8022a6c:	f3c5 2200 	ubfx	r2, r5, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8022a70:	f004 0403 	and.w	r4, r4, #3
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8022a74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8022a78:	4353      	muls	r3, r2
    switch (pllsource)
 8022a7a:	2c01      	cmp	r4, #1
 8022a7c:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8022a80:	ee06 3a90 	vmov	s13, r3
 8022a84:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8022a88:	d06e      	beq.n	8022b68 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>
 8022a8a:	2c02      	cmp	r4, #2
 8022a8c:	d05e      	beq.n	8022b4c <HAL_RCCEx_GetPLL3ClockFreq+0x100>
 8022a8e:	2c00      	cmp	r4, #0
 8022a90:	d16a      	bne.n	8022b68 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8022a92:	680b      	ldr	r3, [r1, #0]
 8022a94:	069b      	lsls	r3, r3, #26
 8022a96:	d547      	bpl.n	8022b28 <HAL_RCCEx_GetPLL3ClockFreq+0xdc>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8022a98:	680a      	ldr	r2, [r1, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8022a9a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8022a9c:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 8022aa0:	4a3b      	ldr	r2, [pc, #236]	@ (8022b90 <HAL_RCCEx_GetPLL3ClockFreq+0x144>)
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8022aa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8022aa6:	40ca      	lsrs	r2, r1
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8022aa8:	ee07 2a90 	vmov	s15, r2
 8022aac:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8022ab0:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8022ab4:	ee07 3a10 	vmov	s14, r3
 8022ab8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8022abc:	ee37 7a26 	vadd.f32	s14, s14, s13
 8022ac0:	ee37 7a06 	vadd.f32	s14, s14, s12
 8022ac4:	ee67 7a87 	vmul.f32	s15, s15, s14

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        break;
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8022ac8:	4a30      	ldr	r2, [pc, #192]	@ (8022b8c <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
 8022aca:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8022acc:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8022ad0:	ee07 3a10 	vmov	s14, r3
 8022ad4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8022ad8:	ee37 7a06 	vadd.f32	s14, s14, s12
 8022adc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8022ae0:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8022ae4:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8022ae8:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8022aea:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8022aee:	ee07 3a10 	vmov	s14, r3
 8022af2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8022af6:	ee37 7a06 	vadd.f32	s14, s14, s12
 8022afa:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8022afe:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8022b02:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8022b06:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8022b08:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8022b0c:	ee06 3a90 	vmov	s13, r3
 8022b10:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8022b14:	ee76 6a86 	vadd.f32	s13, s13, s12
 8022b18:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8022b1c:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8022b20:	ee17 3a90 	vmov	r3, s15
 8022b24:	6083      	str	r3, [r0, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8022b26:	bd70      	pop	{r4, r5, r6, pc}
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8022b28:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8022b2a:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8022b94 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 8022b2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8022b32:	ee07 3a90 	vmov	s15, r3
 8022b36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8022b3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8022b3e:	ee77 7a86 	vadd.f32	s15, s15, s12
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8022b42:	eec5 6a87 	vdiv.f32	s13, s11, s14
 8022b46:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 8022b4a:	e7bd      	b.n	8022ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x7c>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8022b4c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8022b4e:	eddf 5a12 	vldr	s11, [pc, #72]	@ 8022b98 <HAL_RCCEx_GetPLL3ClockFreq+0x14c>
 8022b52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8022b56:	ee07 3a90 	vmov	s15, r3
 8022b5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8022b5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8022b62:	ee77 7a86 	vadd.f32	s15, s15, s12
 8022b66:	e7ec      	b.n	8022b42 <HAL_RCCEx_GetPLL3ClockFreq+0xf6>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8022b68:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8022b6a:	eddf 5a0c 	vldr	s11, [pc, #48]	@ 8022b9c <HAL_RCCEx_GetPLL3ClockFreq+0x150>
 8022b6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8022b72:	ee07 3a90 	vmov	s15, r3
 8022b76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8022b7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8022b7e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8022b82:	e7de      	b.n	8022b42 <HAL_RCCEx_GetPLL3ClockFreq+0xf6>
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8022b84:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8022b88:	e7cc      	b.n	8022b24 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
 8022b8a:	bf00      	nop
 8022b8c:	58024400 	.word	0x58024400
 8022b90:	03d09000 	.word	0x03d09000
 8022b94:	4c742400 	.word	0x4c742400
 8022b98:	4af42400 	.word	0x4af42400
 8022b9c:	4a742400 	.word	0x4a742400

08022ba0 <HAL_RTCEx_TimeStampEventCallback>:
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_TimeStampEventCallback could be implemented in the user file
  */
}
 8022ba0:	4770      	bx	lr

08022ba2 <HAL_RTCEx_Tamper1EventCallback>:
/**
  * @brief  Tamper 1 callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_Tamper1EventCallback(RTC_HandleTypeDef * hrtc)
 8022ba2:	4770      	bx	lr

08022ba4 <HAL_RTCEx_Tamper2EventCallback>:
/**
  * @brief  Tamper 2 callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_Tamper2EventCallback(RTC_HandleTypeDef * hrtc)
 8022ba4:	4770      	bx	lr
	...

08022ba8 <HAL_RTCEx_TamperTimeStampIRQHandler>:
  __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG();
 8022ba8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8022bac:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
{
 8022bb0:	b510      	push	{r4, lr}
  __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG();
 8022bb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
{
 8022bb6:	4604      	mov	r4, r0
  if (__HAL_RTC_TIMESTAMP_GET_IT_SOURCE(hrtc, RTC_IT_TS) != 0U)
 8022bb8:	6803      	ldr	r3, [r0, #0]
 8022bba:	689a      	ldr	r2, [r3, #8]
 8022bbc:	0412      	lsls	r2, r2, #16
 8022bbe:	d50a      	bpl.n	8022bd6 <HAL_RTCEx_TamperTimeStampIRQHandler+0x2e>
    if (__HAL_RTC_TIMESTAMP_GET_FLAG(hrtc, RTC_FLAG_TSF) != 0U)
 8022bc0:	68db      	ldr	r3, [r3, #12]
 8022bc2:	051b      	lsls	r3, r3, #20
 8022bc4:	d507      	bpl.n	8022bd6 <HAL_RTCEx_TamperTimeStampIRQHandler+0x2e>
      HAL_RTCEx_TimeStampEventCallback(hrtc);
 8022bc6:	f7ff ffeb 	bl	8022ba0 <HAL_RTCEx_TimeStampEventCallback>
      __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 8022bca:	6822      	ldr	r2, [r4, #0]
 8022bcc:	68d3      	ldr	r3, [r2, #12]
 8022bce:	b2db      	uxtb	r3, r3
 8022bd0:	f463 6308 	orn	r3, r3, #2176	@ 0x880
 8022bd4:	60d3      	str	r3, [r2, #12]
  if (__HAL_RTC_TAMPER_GET_IT_SOURCE(hrtc, RTC_IT_TAMP | RTC_IT_TAMP1) != 0U)
 8022bd6:	6822      	ldr	r2, [r4, #0]
 8022bd8:	4b1c      	ldr	r3, [pc, #112]	@ (8022c4c <HAL_RTCEx_TamperTimeStampIRQHandler+0xa4>)
 8022bda:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8022bdc:	400b      	ands	r3, r1
 8022bde:	b153      	cbz	r3, 8022bf6 <HAL_RTCEx_TamperTimeStampIRQHandler+0x4e>
    if (__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP1F) != 0U)
 8022be0:	68d3      	ldr	r3, [r2, #12]
 8022be2:	0498      	lsls	r0, r3, #18
 8022be4:	d507      	bpl.n	8022bf6 <HAL_RTCEx_TamperTimeStampIRQHandler+0x4e>
      __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP1F);
 8022be6:	68d3      	ldr	r3, [r2, #12]
      HAL_RTCEx_Tamper1EventCallback(hrtc);
 8022be8:	4620      	mov	r0, r4
      __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP1F);
 8022bea:	b2db      	uxtb	r3, r3
 8022bec:	f463 5302 	orn	r3, r3, #8320	@ 0x2080
 8022bf0:	60d3      	str	r3, [r2, #12]
      HAL_RTCEx_Tamper1EventCallback(hrtc);
 8022bf2:	f7ff ffd6 	bl	8022ba2 <HAL_RTCEx_Tamper1EventCallback>
  if (__HAL_RTC_TAMPER_GET_IT_SOURCE(hrtc, RTC_IT_TAMP | RTC_IT_TAMP2) != 0U)
 8022bf6:	6822      	ldr	r2, [r4, #0]
 8022bf8:	4b15      	ldr	r3, [pc, #84]	@ (8022c50 <HAL_RTCEx_TamperTimeStampIRQHandler+0xa8>)
 8022bfa:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8022bfc:	400b      	ands	r3, r1
 8022bfe:	b153      	cbz	r3, 8022c16 <HAL_RTCEx_TamperTimeStampIRQHandler+0x6e>
    if (__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP2F) != 0U)
 8022c00:	68d3      	ldr	r3, [r2, #12]
 8022c02:	0459      	lsls	r1, r3, #17
 8022c04:	d507      	bpl.n	8022c16 <HAL_RTCEx_TamperTimeStampIRQHandler+0x6e>
      __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP2F);
 8022c06:	68d3      	ldr	r3, [r2, #12]
      HAL_RTCEx_Tamper2EventCallback(hrtc);
 8022c08:	4620      	mov	r0, r4
      __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP2F);
 8022c0a:	b2db      	uxtb	r3, r3
 8022c0c:	f463 4381 	orn	r3, r3, #16512	@ 0x4080
 8022c10:	60d3      	str	r3, [r2, #12]
      HAL_RTCEx_Tamper2EventCallback(hrtc);
 8022c12:	f7ff ffc7 	bl	8022ba4 <HAL_RTCEx_Tamper2EventCallback>
  if (__HAL_RTC_TAMPER_GET_IT_SOURCE(hrtc, RTC_IT_TAMP | RTC_IT_TAMP3) != 0U)
 8022c16:	6822      	ldr	r2, [r4, #0]
 8022c18:	4b0e      	ldr	r3, [pc, #56]	@ (8022c54 <HAL_RTCEx_TamperTimeStampIRQHandler+0xac>)
 8022c1a:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8022c1c:	400b      	ands	r3, r1
 8022c1e:	b183      	cbz	r3, 8022c42 <HAL_RTCEx_TamperTimeStampIRQHandler+0x9a>
    if (__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP3F) != 0U)
 8022c20:	68d3      	ldr	r3, [r2, #12]
 8022c22:	041b      	lsls	r3, r3, #16
 8022c24:	d50d      	bpl.n	8022c42 <HAL_RTCEx_TamperTimeStampIRQHandler+0x9a>
      __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP3F);
 8022c26:	68d3      	ldr	r3, [r2, #12]
      HAL_RTCEx_Tamper3EventCallback(hrtc);
 8022c28:	4620      	mov	r0, r4
      __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP3F);
 8022c2a:	b2db      	uxtb	r3, r3
 8022c2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8022c30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8022c34:	f443 43fe 	orr.w	r3, r3, #32512	@ 0x7f00
 8022c38:	f043 037f 	orr.w	r3, r3, #127	@ 0x7f
 8022c3c:	60d3      	str	r3, [r2, #12]
      HAL_RTCEx_Tamper3EventCallback(hrtc);
 8022c3e:	f7fe fced 	bl	802161c <HAL_RTCEx_Tamper3EventCallback>
  hrtc->State = HAL_RTC_STATE_READY;
 8022c42:	2301      	movs	r3, #1
 8022c44:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
}
 8022c48:	bd10      	pop	{r4, pc}
 8022c4a:	bf00      	nop
 8022c4c:	00010004 	.word	0x00010004
 8022c50:	00080004 	.word	0x00080004
 8022c54:	00400004 	.word	0x00400004

08022c58 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8022c58:	b510      	push	{r4, lr}
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8022c5a:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8022c5c:	e852 3f00 	ldrex	r3, [r2]
 8022c60:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8022c64:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8022c68:	6802      	ldr	r2, [r0, #0]
 8022c6a:	2900      	cmp	r1, #0
 8022c6c:	d1f5      	bne.n	8022c5a <UART_EndRxTransfer+0x2>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8022c6e:	4c0f      	ldr	r4, [pc, #60]	@ (8022cac <UART_EndRxTransfer+0x54>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8022c70:	f102 0308 	add.w	r3, r2, #8
 8022c74:	e853 3f00 	ldrex	r3, [r3]
 8022c78:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8022c7a:	f102 0c08 	add.w	ip, r2, #8
 8022c7e:	e84c 3100 	strex	r1, r3, [ip]
 8022c82:	2900      	cmp	r1, #0
 8022c84:	d1f4      	bne.n	8022c70 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8022c86:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8022c88:	2b01      	cmp	r3, #1
 8022c8a:	d107      	bne.n	8022c9c <UART_EndRxTransfer+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8022c8c:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8022c90:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8022c94:	e842 3100 	strex	r1, r3, [r2]
 8022c98:	2900      	cmp	r1, #0
 8022c9a:	d1f7      	bne.n	8022c8c <UART_EndRxTransfer+0x34>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8022c9c:	2320      	movs	r3, #32
 8022c9e:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8022ca2:	2300      	movs	r3, #0
 8022ca4:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8022ca6:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8022ca8:	bd10      	pop	{r4, pc}
 8022caa:	bf00      	nop
 8022cac:	effffffe 	.word	0xeffffffe

08022cb0 <UART_SetConfig>:
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8022cb0:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8022cb2:	69c3      	ldr	r3, [r0, #28]
 8022cb4:	6881      	ldr	r1, [r0, #8]
{
 8022cb6:	b530      	push	{r4, r5, lr}
 8022cb8:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8022cba:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8022cbc:	6815      	ldr	r5, [r2, #0]
{
 8022cbe:	b087      	sub	sp, #28
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8022cc0:	4301      	orrs	r1, r0
 8022cc2:	6960      	ldr	r0, [r4, #20]
 8022cc4:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8022cc6:	48a5      	ldr	r0, [pc, #660]	@ (8022f5c <UART_SetConfig+0x2ac>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8022cc8:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8022cca:	4028      	ands	r0, r5
 8022ccc:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8022cce:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8022cd0:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8022cd2:	6851      	ldr	r1, [r2, #4]
 8022cd4:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8022cd8:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8022cda:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8022cdc:	6051      	str	r1, [r2, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8022cde:	49a0      	ldr	r1, [pc, #640]	@ (8022f60 <UART_SetConfig+0x2b0>)
 8022ce0:	428a      	cmp	r2, r1
    tmpreg |= huart->Init.OneBitSampling;
 8022ce2:	bf1c      	itt	ne
 8022ce4:	6a21      	ldrne	r1, [r4, #32]
 8022ce6:	4308      	orrne	r0, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8022ce8:	6891      	ldr	r1, [r2, #8]
 8022cea:	f021 416e 	bic.w	r1, r1, #3992977408	@ 0xee000000
 8022cee:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8022cf2:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8022cf4:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8022cf6:	6091      	str	r1, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8022cf8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8022cfa:	f021 010f 	bic.w	r1, r1, #15
 8022cfe:	4301      	orrs	r1, r0
 8022d00:	62d1      	str	r1, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8022d02:	4998      	ldr	r1, [pc, #608]	@ (8022f64 <UART_SetConfig+0x2b4>)
 8022d04:	428a      	cmp	r2, r1
 8022d06:	d112      	bne.n	8022d2e <UART_SetConfig+0x7e>
 8022d08:	4a97      	ldr	r2, [pc, #604]	@ (8022f68 <UART_SetConfig+0x2b8>)
 8022d0a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8022d0c:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8022d10:	2a18      	cmp	r2, #24
 8022d12:	f000 8101 	beq.w	8022f18 <UART_SetConfig+0x268>
 8022d16:	d83b      	bhi.n	8022d90 <UART_SetConfig+0xe0>
 8022d18:	2a08      	cmp	r2, #8
 8022d1a:	f000 80f5 	beq.w	8022f08 <UART_SetConfig+0x258>
 8022d1e:	2a10      	cmp	r2, #16
 8022d20:	f000 813a 	beq.w	8022f98 <UART_SetConfig+0x2e8>
 8022d24:	2a00      	cmp	r2, #0
 8022d26:	f000 80e9 	beq.w	8022efc <UART_SetConfig+0x24c>
        ret = HAL_ERROR;
 8022d2a:	2001      	movs	r0, #1
 8022d2c:	e06a      	b.n	8022e04 <UART_SetConfig+0x154>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8022d2e:	498f      	ldr	r1, [pc, #572]	@ (8022f6c <UART_SetConfig+0x2bc>)
 8022d30:	428a      	cmp	r2, r1
 8022d32:	d10d      	bne.n	8022d50 <UART_SetConfig+0xa0>
 8022d34:	4a8c      	ldr	r2, [pc, #560]	@ (8022f68 <UART_SetConfig+0x2b8>)
 8022d36:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8022d38:	f002 0207 	and.w	r2, r2, #7
 8022d3c:	2a05      	cmp	r2, #5
 8022d3e:	d8f4      	bhi.n	8022d2a <UART_SetConfig+0x7a>
 8022d40:	e8df f012 	tbh	[pc, r2, lsl #1]
 8022d44:	00e2007e 	.word	0x00e2007e
 8022d48:	00ea012a 	.word	0x00ea012a
 8022d4c:	002b0107 	.word	0x002b0107
 8022d50:	4987      	ldr	r1, [pc, #540]	@ (8022f70 <UART_SetConfig+0x2c0>)
 8022d52:	428a      	cmp	r2, r1
 8022d54:	d0ee      	beq.n	8022d34 <UART_SetConfig+0x84>
 8022d56:	4987      	ldr	r1, [pc, #540]	@ (8022f74 <UART_SetConfig+0x2c4>)
 8022d58:	428a      	cmp	r2, r1
 8022d5a:	d0eb      	beq.n	8022d34 <UART_SetConfig+0x84>
 8022d5c:	4986      	ldr	r1, [pc, #536]	@ (8022f78 <UART_SetConfig+0x2c8>)
 8022d5e:	428a      	cmp	r2, r1
 8022d60:	d0e8      	beq.n	8022d34 <UART_SetConfig+0x84>
 8022d62:	4986      	ldr	r1, [pc, #536]	@ (8022f7c <UART_SetConfig+0x2cc>)
 8022d64:	428a      	cmp	r2, r1
 8022d66:	d0cf      	beq.n	8022d08 <UART_SetConfig+0x58>
 8022d68:	4985      	ldr	r1, [pc, #532]	@ (8022f80 <UART_SetConfig+0x2d0>)
 8022d6a:	428a      	cmp	r2, r1
 8022d6c:	d0e2      	beq.n	8022d34 <UART_SetConfig+0x84>
 8022d6e:	4985      	ldr	r1, [pc, #532]	@ (8022f84 <UART_SetConfig+0x2d4>)
 8022d70:	428a      	cmp	r2, r1
 8022d72:	d0df      	beq.n	8022d34 <UART_SetConfig+0x84>
 8022d74:	4b7a      	ldr	r3, [pc, #488]	@ (8022f60 <UART_SetConfig+0x2b0>)
 8022d76:	429a      	cmp	r2, r3
 8022d78:	d1d7      	bne.n	8022d2a <UART_SetConfig+0x7a>
 8022d7a:	4a7b      	ldr	r2, [pc, #492]	@ (8022f68 <UART_SetConfig+0x2b8>)
 8022d7c:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8022d7e:	f003 0307 	and.w	r3, r3, #7
 8022d82:	2b05      	cmp	r3, #5
 8022d84:	d8d1      	bhi.n	8022d2a <UART_SetConfig+0x7a>
 8022d86:	e8df f003 	tbb	[pc, r3]
 8022d8a:	4538      	.short	0x4538
 8022d8c:	0f594f4a 	.word	0x0f594f4a
 8022d90:	2a20      	cmp	r2, #32
 8022d92:	f000 80de 	beq.w	8022f52 <UART_SetConfig+0x2a2>
 8022d96:	2a28      	cmp	r2, #40	@ 0x28
 8022d98:	d1c7      	bne.n	8022d2a <UART_SetConfig+0x7a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8022d9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8022d9e:	f000 808a 	beq.w	8022eb6 <UART_SetConfig+0x206>
 8022da2:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8022da6:	e0c4      	b.n	8022f32 <UART_SetConfig+0x282>
        pclk = (uint32_t) LSE_VALUE;
 8022da8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8022dac:	4b76      	ldr	r3, [pc, #472]	@ (8022f88 <UART_SetConfig+0x2d8>)
 8022dae:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8022db0:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8022db2:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8022db6:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8022dba:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8022dbe:	4299      	cmp	r1, r3
 8022dc0:	d8b3      	bhi.n	8022d2a <UART_SetConfig+0x7a>
 8022dc2:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8022dc6:	d8b0      	bhi.n	8022d2a <UART_SetConfig+0x7a>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8022dc8:	2300      	movs	r3, #0
 8022dca:	4619      	mov	r1, r3
 8022dcc:	f7fd fd88 	bl	80208e0 <__aeabi_uldivmod>
 8022dd0:	462a      	mov	r2, r5
 8022dd2:	0209      	lsls	r1, r1, #8
 8022dd4:	086b      	lsrs	r3, r5, #1
 8022dd6:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8022dda:	0200      	lsls	r0, r0, #8
 8022ddc:	18c0      	adds	r0, r0, r3
 8022dde:	f04f 0300 	mov.w	r3, #0
 8022de2:	f141 0100 	adc.w	r1, r1, #0
 8022de6:	f7fd fd7b 	bl	80208e0 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8022dea:	4b68      	ldr	r3, [pc, #416]	@ (8022f8c <UART_SetConfig+0x2dc>)
 8022dec:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8022df0:	429a      	cmp	r2, r3
 8022df2:	d89a      	bhi.n	8022d2a <UART_SetConfig+0x7a>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8022df4:	6823      	ldr	r3, [r4, #0]
 8022df6:	60d8      	str	r0, [r3, #12]
 8022df8:	e003      	b.n	8022e02 <UART_SetConfig+0x152>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8022dfa:	f7ff fd6b 	bl	80228d4 <HAL_RCCEx_GetD3PCLK1Freq>
    if (pclk != 0U)
 8022dfe:	2800      	cmp	r0, #0
 8022e00:	d1d4      	bne.n	8022dac <UART_SetConfig+0xfc>
          pclk = (uint32_t) HSI_VALUE;
 8022e02:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 8022e04:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8022e08:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8022e0a:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8022e0c:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
}
 8022e10:	b007      	add	sp, #28
 8022e12:	bd30      	pop	{r4, r5, pc}
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8022e14:	4668      	mov	r0, sp
 8022e16:	f7ff fd6f 	bl	80228f8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8022e1a:	9801      	ldr	r0, [sp, #4]
        break;
 8022e1c:	e7ef      	b.n	8022dfe <UART_SetConfig+0x14e>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8022e1e:	a803      	add	r0, sp, #12
 8022e20:	f7ff fe14 	bl	8022a4c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8022e24:	9804      	ldr	r0, [sp, #16]
        break;
 8022e26:	e7ea      	b.n	8022dfe <UART_SetConfig+0x14e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8022e28:	6813      	ldr	r3, [r2, #0]
 8022e2a:	4859      	ldr	r0, [pc, #356]	@ (8022f90 <UART_SetConfig+0x2e0>)
 8022e2c:	f013 0f20 	tst.w	r3, #32
 8022e30:	d0bc      	beq.n	8022dac <UART_SetConfig+0xfc>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8022e32:	6813      	ldr	r3, [r2, #0]
 8022e34:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8022e38:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8022e3a:	e7b7      	b.n	8022dac <UART_SetConfig+0xfc>
        pclk = (uint32_t) CSI_VALUE;
 8022e3c:	4855      	ldr	r0, [pc, #340]	@ (8022f94 <UART_SetConfig+0x2e4>)
 8022e3e:	e7b5      	b.n	8022dac <UART_SetConfig+0xfc>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8022e40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8022e44:	d155      	bne.n	8022ef2 <UART_SetConfig+0x242>
 8022e46:	2300      	movs	r3, #0
    switch (clocksource)
 8022e48:	2b08      	cmp	r3, #8
 8022e4a:	f63f af6e 	bhi.w	8022d2a <UART_SetConfig+0x7a>
 8022e4e:	a201      	add	r2, pc, #4	@ (adr r2, 8022e54 <UART_SetConfig+0x1a4>)
 8022e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8022e54:	08022e81 	.word	0x08022e81
 8022e58:	08022e8d 	.word	0x08022e8d
 8022e5c:	08022d2b 	.word	0x08022d2b
 8022e60:	08022d2b 	.word	0x08022d2b
 8022e64:	08022e93 	.word	0x08022e93
 8022e68:	08022d2b 	.word	0x08022d2b
 8022e6c:	08022d2b 	.word	0x08022d2b
 8022e70:	08022d2b 	.word	0x08022d2b
 8022e74:	08022e9d 	.word	0x08022e9d
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8022e78:	2304      	movs	r3, #4
 8022e7a:	e7e5      	b.n	8022e48 <UART_SetConfig+0x198>
 8022e7c:	2308      	movs	r3, #8
 8022e7e:	e7e3      	b.n	8022e48 <UART_SetConfig+0x198>
        pclk = HAL_RCC_GetPCLK1Freq();
 8022e80:	f7ff fd04 	bl	802288c <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetPCLK2Freq();
 8022e84:	4603      	mov	r3, r0
    if (pclk != 0U)
 8022e86:	2b00      	cmp	r3, #0
 8022e88:	d0bb      	beq.n	8022e02 <UART_SetConfig+0x152>
 8022e8a:	e014      	b.n	8022eb6 <UART_SetConfig+0x206>
        pclk = HAL_RCC_GetPCLK2Freq();
 8022e8c:	f7ff fd10 	bl	80228b0 <HAL_RCC_GetPCLK2Freq>
 8022e90:	e7f8      	b.n	8022e84 <UART_SetConfig+0x1d4>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8022e92:	4668      	mov	r0, sp
 8022e94:	f7ff fd30 	bl	80228f8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8022e98:	9b01      	ldr	r3, [sp, #4]
        break;
 8022e9a:	e7f4      	b.n	8022e86 <UART_SetConfig+0x1d6>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8022e9c:	a803      	add	r0, sp, #12
 8022e9e:	f7ff fdd5 	bl	8022a4c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8022ea2:	9b04      	ldr	r3, [sp, #16]
        break;
 8022ea4:	e7ef      	b.n	8022e86 <UART_SetConfig+0x1d6>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8022ea6:	f013 0f20 	tst.w	r3, #32
 8022eaa:	4b39      	ldr	r3, [pc, #228]	@ (8022f90 <UART_SetConfig+0x2e0>)
 8022eac:	d003      	beq.n	8022eb6 <UART_SetConfig+0x206>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8022eae:	6812      	ldr	r2, [r2, #0]
 8022eb0:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8022eb4:	40d3      	lsrs	r3, r2
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8022eb6:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8022eb8:	4a33      	ldr	r2, [pc, #204]	@ (8022f88 <UART_SetConfig+0x2d8>)
 8022eba:	6861      	ldr	r1, [r4, #4]
 8022ebc:	f832 2010 	ldrh.w	r2, [r2, r0, lsl #1]
 8022ec0:	fbb3 f3f2 	udiv	r3, r3, r2
 8022ec4:	084a      	lsrs	r2, r1, #1
 8022ec6:	eb02 0343 	add.w	r3, r2, r3, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8022eca:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8022ece:	fbb3 f3f1 	udiv	r3, r3, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8022ed2:	f1a3 0110 	sub.w	r1, r3, #16
 8022ed6:	4291      	cmp	r1, r2
 8022ed8:	f63f af27 	bhi.w	8022d2a <UART_SetConfig+0x7a>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8022edc:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8022ee0:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8022ee4:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8022ee6:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 8022ee8:	4313      	orrs	r3, r2
 8022eea:	60cb      	str	r3, [r1, #12]
 8022eec:	e789      	b.n	8022e02 <UART_SetConfig+0x152>
        pclk = (uint32_t) CSI_VALUE;
 8022eee:	4b29      	ldr	r3, [pc, #164]	@ (8022f94 <UART_SetConfig+0x2e4>)
 8022ef0:	e7e1      	b.n	8022eb6 <UART_SetConfig+0x206>
        pclk = HAL_RCC_GetPCLK1Freq();
 8022ef2:	f7ff fccb 	bl	802288c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8022ef6:	2800      	cmp	r0, #0
 8022ef8:	d083      	beq.n	8022e02 <UART_SetConfig+0x152>
 8022efa:	e01a      	b.n	8022f32 <UART_SetConfig+0x282>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8022efc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8022f00:	d0c4      	beq.n	8022e8c <UART_SetConfig+0x1dc>
        pclk = HAL_RCC_GetPCLK2Freq();
 8022f02:	f7ff fcd5 	bl	80228b0 <HAL_RCC_GetPCLK2Freq>
        break;
 8022f06:	e7f6      	b.n	8022ef6 <UART_SetConfig+0x246>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8022f08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8022f0c:	d0b4      	beq.n	8022e78 <UART_SetConfig+0x1c8>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8022f0e:	4668      	mov	r0, sp
 8022f10:	f7ff fcf2 	bl	80228f8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8022f14:	9801      	ldr	r0, [sp, #4]
        break;
 8022f16:	e7ee      	b.n	8022ef6 <UART_SetConfig+0x246>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8022f18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8022f1c:	4a12      	ldr	r2, [pc, #72]	@ (8022f68 <UART_SetConfig+0x2b8>)
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8022f1e:	6813      	ldr	r3, [r2, #0]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8022f20:	d0c1      	beq.n	8022ea6 <UART_SetConfig+0x1f6>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8022f22:	f013 0f20 	tst.w	r3, #32
 8022f26:	481a      	ldr	r0, [pc, #104]	@ (8022f90 <UART_SetConfig+0x2e0>)
 8022f28:	d003      	beq.n	8022f32 <UART_SetConfig+0x282>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8022f2a:	6813      	ldr	r3, [r2, #0]
 8022f2c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8022f30:	40d8      	lsrs	r0, r3
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8022f32:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8022f34:	4a14      	ldr	r2, [pc, #80]	@ (8022f88 <UART_SetConfig+0x2d8>)
 8022f36:	6863      	ldr	r3, [r4, #4]
 8022f38:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8022f3c:	fbb0 f0f2 	udiv	r0, r0, r2
 8022f40:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8022f44:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8022f48:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8022f4c:	f1a0 0210 	sub.w	r2, r0, #16
 8022f50:	e74e      	b.n	8022df0 <UART_SetConfig+0x140>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8022f52:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8022f56:	d0ca      	beq.n	8022eee <UART_SetConfig+0x23e>
        pclk = (uint32_t) CSI_VALUE;
 8022f58:	480e      	ldr	r0, [pc, #56]	@ (8022f94 <UART_SetConfig+0x2e4>)
 8022f5a:	e7ea      	b.n	8022f32 <UART_SetConfig+0x282>
 8022f5c:	cfff69f3 	.word	0xcfff69f3
 8022f60:	58000c00 	.word	0x58000c00
 8022f64:	40011000 	.word	0x40011000
 8022f68:	58024400 	.word	0x58024400
 8022f6c:	40004400 	.word	0x40004400
 8022f70:	40004800 	.word	0x40004800
 8022f74:	40004c00 	.word	0x40004c00
 8022f78:	40005000 	.word	0x40005000
 8022f7c:	40011400 	.word	0x40011400
 8022f80:	40007800 	.word	0x40007800
 8022f84:	40007c00 	.word	0x40007c00
 8022f88:	080244c6 	.word	0x080244c6
 8022f8c:	000ffcff 	.word	0x000ffcff
 8022f90:	03d09000 	.word	0x03d09000
 8022f94:	003d0900 	.word	0x003d0900
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8022f98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8022f9c:	f43f af6e 	beq.w	8022e7c <UART_SetConfig+0x1cc>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8022fa0:	a803      	add	r0, sp, #12
 8022fa2:	f7ff fd53 	bl	8022a4c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8022fa6:	9804      	ldr	r0, [sp, #16]
        break;
 8022fa8:	e7a5      	b.n	8022ef6 <UART_SetConfig+0x246>
 8022faa:	bf00      	nop

08022fac <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8022fac:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8022fae:	071a      	lsls	r2, r3, #28
{
 8022fb0:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8022fb2:	d506      	bpl.n	8022fc2 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8022fb4:	6801      	ldr	r1, [r0, #0]
 8022fb6:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8022fb8:	684a      	ldr	r2, [r1, #4]
 8022fba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8022fbe:	4322      	orrs	r2, r4
 8022fc0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8022fc2:	07dc      	lsls	r4, r3, #31
 8022fc4:	d506      	bpl.n	8022fd4 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8022fc6:	6801      	ldr	r1, [r0, #0]
 8022fc8:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8022fca:	684a      	ldr	r2, [r1, #4]
 8022fcc:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8022fd0:	4322      	orrs	r2, r4
 8022fd2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8022fd4:	0799      	lsls	r1, r3, #30
 8022fd6:	d506      	bpl.n	8022fe6 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8022fd8:	6801      	ldr	r1, [r0, #0]
 8022fda:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8022fdc:	684a      	ldr	r2, [r1, #4]
 8022fde:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8022fe2:	4322      	orrs	r2, r4
 8022fe4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8022fe6:	075a      	lsls	r2, r3, #29
 8022fe8:	d506      	bpl.n	8022ff8 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8022fea:	6801      	ldr	r1, [r0, #0]
 8022fec:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8022fee:	684a      	ldr	r2, [r1, #4]
 8022ff0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8022ff4:	4322      	orrs	r2, r4
 8022ff6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8022ff8:	06dc      	lsls	r4, r3, #27
 8022ffa:	d506      	bpl.n	802300a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8022ffc:	6801      	ldr	r1, [r0, #0]
 8022ffe:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8023000:	688a      	ldr	r2, [r1, #8]
 8023002:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8023006:	4322      	orrs	r2, r4
 8023008:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 802300a:	0699      	lsls	r1, r3, #26
 802300c:	d506      	bpl.n	802301c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 802300e:	6801      	ldr	r1, [r0, #0]
 8023010:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8023012:	688a      	ldr	r2, [r1, #8]
 8023014:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8023018:	4322      	orrs	r2, r4
 802301a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 802301c:	065a      	lsls	r2, r3, #25
 802301e:	d510      	bpl.n	8023042 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8023020:	6801      	ldr	r1, [r0, #0]
 8023022:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8023024:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8023026:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 802302a:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 802302e:	ea42 0204 	orr.w	r2, r2, r4
 8023032:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8023034:	d105      	bne.n	8023042 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8023036:	684a      	ldr	r2, [r1, #4]
 8023038:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 802303a:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 802303e:	4322      	orrs	r2, r4
 8023040:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8023042:	061b      	lsls	r3, r3, #24
 8023044:	d506      	bpl.n	8023054 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8023046:	6802      	ldr	r2, [r0, #0]
 8023048:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 802304a:	6853      	ldr	r3, [r2, #4]
 802304c:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8023050:	430b      	orrs	r3, r1
 8023052:	6053      	str	r3, [r2, #4]
}
 8023054:	bd10      	pop	{r4, pc}

08023056 <UART_WaitOnFlagUntilTimeout>:
{
 8023056:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802305a:	f8dd 9020 	ldr.w	r9, [sp, #32]
 802305e:	4604      	mov	r4, r0
 8023060:	460d      	mov	r5, r1
 8023062:	4617      	mov	r7, r2
 8023064:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8023066:	6822      	ldr	r2, [r4, #0]
 8023068:	69d3      	ldr	r3, [r2, #28]
 802306a:	ea35 0303 	bics.w	r3, r5, r3
 802306e:	bf0c      	ite	eq
 8023070:	2301      	moveq	r3, #1
 8023072:	2300      	movne	r3, #0
 8023074:	42bb      	cmp	r3, r7
 8023076:	d001      	beq.n	802307c <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8023078:	2000      	movs	r0, #0
 802307a:	e022      	b.n	80230c2 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 802307c:	f1b9 3fff 	cmp.w	r9, #4294967295
 8023080:	d0f2      	beq.n	8023068 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8023082:	f7fe fbe3 	bl	802184c <HAL_GetTick>
 8023086:	eba0 0008 	sub.w	r0, r0, r8
 802308a:	4548      	cmp	r0, r9
 802308c:	d829      	bhi.n	80230e2 <UART_WaitOnFlagUntilTimeout+0x8c>
 802308e:	f1b9 0f00 	cmp.w	r9, #0
 8023092:	d026      	beq.n	80230e2 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8023094:	6821      	ldr	r1, [r4, #0]
 8023096:	680b      	ldr	r3, [r1, #0]
 8023098:	075a      	lsls	r2, r3, #29
 802309a:	d5e4      	bpl.n	8023066 <UART_WaitOnFlagUntilTimeout+0x10>
 802309c:	2d80      	cmp	r5, #128	@ 0x80
 802309e:	d0e2      	beq.n	8023066 <UART_WaitOnFlagUntilTimeout+0x10>
 80230a0:	2d40      	cmp	r5, #64	@ 0x40
 80230a2:	d0e0      	beq.n	8023066 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80230a4:	69ce      	ldr	r6, [r1, #28]
 80230a6:	f016 0608 	ands.w	r6, r6, #8
 80230aa:	d00c      	beq.n	80230c6 <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80230ac:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 80230ae:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80230b0:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 80230b2:	f7ff fdd1 	bl	8022c58 <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 80230b6:	2300      	movs	r3, #0
          return HAL_ERROR;
 80230b8:	2001      	movs	r0, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80230ba:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 80230be:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 80230c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80230c6:	69cb      	ldr	r3, [r1, #28]
 80230c8:	051b      	lsls	r3, r3, #20
 80230ca:	d5cc      	bpl.n	8023066 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80230cc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
          UART_EndRxTransfer(huart);
 80230d0:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80230d2:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 80230d4:	f7ff fdc0 	bl	8022c58 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80230d8:	2320      	movs	r3, #32
          __HAL_UNLOCK(huart);
 80230da:	f884 6084 	strb.w	r6, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80230de:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        return HAL_TIMEOUT;
 80230e2:	2003      	movs	r0, #3
 80230e4:	e7ed      	b.n	80230c2 <UART_WaitOnFlagUntilTimeout+0x6c>

080230e6 <HAL_UART_Transmit>:
{
 80230e6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80230ea:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80230ec:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 80230f0:	4604      	mov	r4, r0
 80230f2:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 80230f4:	2b20      	cmp	r3, #32
{
 80230f6:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80230f8:	d146      	bne.n	8023188 <HAL_UART_Transmit+0xa2>
    if ((pData == NULL) || (Size == 0U))
 80230fa:	2900      	cmp	r1, #0
 80230fc:	d046      	beq.n	802318c <HAL_UART_Transmit+0xa6>
 80230fe:	2a00      	cmp	r2, #0
 8023100:	d044      	beq.n	802318c <HAL_UART_Transmit+0xa6>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8023102:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8023104:	2500      	movs	r5, #0
 8023106:	f8c0 5090 	str.w	r5, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 802310a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    tickstart = HAL_GetTick();
 802310e:	f7fe fb9d 	bl	802184c <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8023112:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8023114:	4681      	mov	r9, r0
    huart->TxXferSize  = Size;
 8023116:	f8a4 7054 	strh.w	r7, [r4, #84]	@ 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 802311a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 802311e:	f8a4 7056 	strh.w	r7, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8023122:	d103      	bne.n	802312c <HAL_UART_Transmit+0x46>
 8023124:	6923      	ldr	r3, [r4, #16]
 8023126:	b90b      	cbnz	r3, 802312c <HAL_UART_Transmit+0x46>
      pdata16bits = (const uint16_t *) pData;
 8023128:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 802312a:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 802312c:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8023130:	464b      	mov	r3, r9
 8023132:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 8023136:	b292      	uxth	r2, r2
 8023138:	b942      	cbnz	r2, 802314c <HAL_UART_Transmit+0x66>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 802313a:	2140      	movs	r1, #64	@ 0x40
 802313c:	4620      	mov	r0, r4
 802313e:	f7ff ff8a 	bl	8023056 <UART_WaitOnFlagUntilTimeout>
 8023142:	2320      	movs	r3, #32
 8023144:	b948      	cbnz	r0, 802315a <HAL_UART_Transmit+0x74>
    huart->gState = HAL_UART_STATE_READY;
 8023146:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    return HAL_OK;
 802314a:	e009      	b.n	8023160 <HAL_UART_Transmit+0x7a>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 802314c:	2200      	movs	r2, #0
 802314e:	2180      	movs	r1, #128	@ 0x80
 8023150:	4620      	mov	r0, r4
 8023152:	f7ff ff80 	bl	8023056 <UART_WaitOnFlagUntilTimeout>
 8023156:	b130      	cbz	r0, 8023166 <HAL_UART_Transmit+0x80>
        huart->gState = HAL_UART_STATE_READY;
 8023158:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 802315a:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 802315c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 8023160:	b003      	add	sp, #12
 8023162:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8023166:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8023168:	b95e      	cbnz	r6, 8023182 <HAL_UART_Transmit+0x9c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 802316a:	f835 3b02 	ldrh.w	r3, [r5], #2
 802316e:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8023172:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8023174:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 8023178:	3a01      	subs	r2, #1
 802317a:	b292      	uxth	r2, r2
 802317c:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
 8023180:	e7d4      	b.n	802312c <HAL_UART_Transmit+0x46>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8023182:	f816 3b01 	ldrb.w	r3, [r6], #1
 8023186:	e7f4      	b.n	8023172 <HAL_UART_Transmit+0x8c>
    return HAL_BUSY;
 8023188:	2002      	movs	r0, #2
 802318a:	e7e9      	b.n	8023160 <HAL_UART_Transmit+0x7a>
      return  HAL_ERROR;
 802318c:	2001      	movs	r0, #1
 802318e:	e7e7      	b.n	8023160 <HAL_UART_Transmit+0x7a>

08023190 <HAL_UART_Receive>:
{
 8023190:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8023194:	4698      	mov	r8, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 8023196:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
{
 802319a:	4604      	mov	r4, r0
 802319c:	460f      	mov	r7, r1
  if (huart->RxState == HAL_UART_STATE_READY)
 802319e:	2b20      	cmp	r3, #32
{
 80231a0:	4616      	mov	r6, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 80231a2:	d15c      	bne.n	802325e <HAL_UART_Receive+0xce>
    if ((pData == NULL) || (Size == 0U))
 80231a4:	2900      	cmp	r1, #0
 80231a6:	d05c      	beq.n	8023262 <HAL_UART_Receive+0xd2>
 80231a8:	2a00      	cmp	r2, #0
 80231aa:	d05a      	beq.n	8023262 <HAL_UART_Receive+0xd2>
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80231ac:	2322      	movs	r3, #34	@ 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80231ae:	2500      	movs	r5, #0
 80231b0:	f8c0 5090 	str.w	r5, [r0, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80231b4:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80231b8:	66c5      	str	r5, [r0, #108]	@ 0x6c
    tickstart = HAL_GetTick();
 80231ba:	f7fe fb47 	bl	802184c <HAL_GetTick>
    UART_MASK_COMPUTATION(huart);
 80231be:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 80231c0:	4681      	mov	r9, r0
    huart->RxXferSize  = Size;
 80231c2:	f8a4 605c 	strh.w	r6, [r4, #92]	@ 0x5c
    UART_MASK_COMPUTATION(huart);
 80231c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->RxXferCount = Size;
 80231ca:	f8a4 605e 	strh.w	r6, [r4, #94]	@ 0x5e
    UART_MASK_COMPUTATION(huart);
 80231ce:	d10d      	bne.n	80231ec <HAL_UART_Receive+0x5c>
 80231d0:	6923      	ldr	r3, [r4, #16]
 80231d2:	b1db      	cbz	r3, 802320c <HAL_UART_Receive+0x7c>
 80231d4:	22ff      	movs	r2, #255	@ 0xff
    uhMask = huart->Mask;
 80231d6:	4616      	mov	r6, r2
    UART_MASK_COMPUTATION(huart);
 80231d8:	f8a4 2060 	strh.w	r2, [r4, #96]	@ 0x60
    while (huart->RxXferCount > 0U)
 80231dc:	f8b4 005e 	ldrh.w	r0, [r4, #94]	@ 0x5e
 80231e0:	b280      	uxth	r0, r0
 80231e2:	b9e0      	cbnz	r0, 802321e <HAL_UART_Receive+0x8e>
    huart->RxState = HAL_UART_STATE_READY;
 80231e4:	2320      	movs	r3, #32
 80231e6:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
    return HAL_OK;
 80231ea:	e025      	b.n	8023238 <HAL_UART_Receive+0xa8>
    UART_MASK_COMPUTATION(huart);
 80231ec:	b933      	cbnz	r3, 80231fc <HAL_UART_Receive+0x6c>
 80231ee:	6925      	ldr	r5, [r4, #16]
 80231f0:	2d00      	cmp	r5, #0
 80231f2:	d0ef      	beq.n	80231d4 <HAL_UART_Receive+0x44>
 80231f4:	227f      	movs	r2, #127	@ 0x7f
      pdata16bits = NULL;
 80231f6:	461d      	mov	r5, r3
    uhMask = huart->Mask;
 80231f8:	4616      	mov	r6, r2
 80231fa:	e7ed      	b.n	80231d8 <HAL_UART_Receive+0x48>
    UART_MASK_COMPUTATION(huart);
 80231fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8023200:	d10a      	bne.n	8023218 <HAL_UART_Receive+0x88>
 8023202:	6923      	ldr	r3, [r4, #16]
 8023204:	2b00      	cmp	r3, #0
 8023206:	d0f5      	beq.n	80231f4 <HAL_UART_Receive+0x64>
 8023208:	223f      	movs	r2, #63	@ 0x3f
 802320a:	e7e4      	b.n	80231d6 <HAL_UART_Receive+0x46>
 802320c:	f240 12ff 	movw	r2, #511	@ 0x1ff
      pdata16bits = (uint16_t *) pData;
 8023210:	463d      	mov	r5, r7
      pdata8bits  = NULL;
 8023212:	461f      	mov	r7, r3
    uhMask = huart->Mask;
 8023214:	4616      	mov	r6, r2
 8023216:	e7df      	b.n	80231d8 <HAL_UART_Receive+0x48>
 8023218:	462a      	mov	r2, r5
 802321a:	462e      	mov	r6, r5
 802321c:	e7dc      	b.n	80231d8 <HAL_UART_Receive+0x48>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 802321e:	464b      	mov	r3, r9
 8023220:	2200      	movs	r2, #0
 8023222:	2120      	movs	r1, #32
 8023224:	4620      	mov	r0, r4
 8023226:	f8cd 8000 	str.w	r8, [sp]
 802322a:	f7ff ff14 	bl	8023056 <UART_WaitOnFlagUntilTimeout>
 802322e:	b130      	cbz	r0, 802323e <HAL_UART_Receive+0xae>
        huart->RxState = HAL_UART_STATE_READY;
 8023230:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 8023232:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 8023234:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
}
 8023238:	b003      	add	sp, #12
 802323a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 802323e:	6823      	ldr	r3, [r4, #0]
 8023240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8023242:	4033      	ands	r3, r6
      if (pdata8bits == NULL)
 8023244:	b947      	cbnz	r7, 8023258 <HAL_UART_Receive+0xc8>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8023246:	f825 3b02 	strh.w	r3, [r5], #2
      huart->RxXferCount--;
 802324a:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 802324e:	3b01      	subs	r3, #1
 8023250:	b29b      	uxth	r3, r3
 8023252:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
 8023256:	e7c1      	b.n	80231dc <HAL_UART_Receive+0x4c>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8023258:	f807 3b01 	strb.w	r3, [r7], #1
        pdata8bits++;
 802325c:	e7f5      	b.n	802324a <HAL_UART_Receive+0xba>
    return HAL_BUSY;
 802325e:	2002      	movs	r0, #2
 8023260:	e7ea      	b.n	8023238 <HAL_UART_Receive+0xa8>
      return  HAL_ERROR;
 8023262:	2001      	movs	r0, #1
 8023264:	e7e8      	b.n	8023238 <HAL_UART_Receive+0xa8>

08023266 <UART_CheckIdleState>:
{
 8023266:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8023268:	2600      	movs	r6, #0
{
 802326a:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 802326c:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8023270:	f7fe faec 	bl	802184c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8023274:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8023276:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8023278:	681b      	ldr	r3, [r3, #0]
 802327a:	071a      	lsls	r2, r3, #28
 802327c:	d51c      	bpl.n	80232b8 <UART_CheckIdleState+0x52>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 802327e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8023282:	4632      	mov	r2, r6
 8023284:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8023288:	9300      	str	r3, [sp, #0]
 802328a:	4603      	mov	r3, r0
 802328c:	4620      	mov	r0, r4
 802328e:	f7ff fee2 	bl	8023056 <UART_WaitOnFlagUntilTimeout>
 8023292:	b188      	cbz	r0, 80232b8 <UART_CheckIdleState+0x52>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8023294:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8023296:	e852 3f00 	ldrex	r3, [r2]
 802329a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802329e:	e842 3100 	strex	r1, r3, [r2]
 80232a2:	2900      	cmp	r1, #0
 80232a4:	d1f6      	bne.n	8023294 <UART_CheckIdleState+0x2e>
      huart->gState = HAL_UART_STATE_READY;
 80232a6:	2320      	movs	r3, #32
 80232a8:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 80232ac:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 80232ae:	2300      	movs	r3, #0
 80232b0:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 80232b4:	b002      	add	sp, #8
 80232b6:	bd70      	pop	{r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80232b8:	6823      	ldr	r3, [r4, #0]
 80232ba:	681b      	ldr	r3, [r3, #0]
 80232bc:	075b      	lsls	r3, r3, #29
 80232be:	d524      	bpl.n	802330a <UART_CheckIdleState+0xa4>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80232c0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80232c4:	2200      	movs	r2, #0
 80232c6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80232ca:	4620      	mov	r0, r4
 80232cc:	9300      	str	r3, [sp, #0]
 80232ce:	462b      	mov	r3, r5
 80232d0:	f7ff fec1 	bl	8023056 <UART_WaitOnFlagUntilTimeout>
 80232d4:	b1c8      	cbz	r0, 802330a <UART_CheckIdleState+0xa4>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80232d6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80232d8:	e852 3f00 	ldrex	r3, [r2]
 80232dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80232e0:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80232e4:	6822      	ldr	r2, [r4, #0]
 80232e6:	2900      	cmp	r1, #0
 80232e8:	d1f5      	bne.n	80232d6 <UART_CheckIdleState+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80232ea:	f102 0308 	add.w	r3, r2, #8
 80232ee:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80232f2:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80232f6:	f102 0008 	add.w	r0, r2, #8
 80232fa:	e840 3100 	strex	r1, r3, [r0]
 80232fe:	2900      	cmp	r1, #0
 8023300:	d1f3      	bne.n	80232ea <UART_CheckIdleState+0x84>
      huart->RxState = HAL_UART_STATE_READY;
 8023302:	2320      	movs	r3, #32
 8023304:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 8023308:	e7d0      	b.n	80232ac <UART_CheckIdleState+0x46>
  huart->gState = HAL_UART_STATE_READY;
 802330a:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802330c:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 802330e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8023312:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8023316:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8023318:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 802331a:	e7c8      	b.n	80232ae <UART_CheckIdleState+0x48>

0802331c <HAL_UART_Init>:
{
 802331c:	b510      	push	{r4, lr}
  if (huart == NULL)
 802331e:	4604      	mov	r4, r0
 8023320:	b350      	cbz	r0, 8023378 <HAL_UART_Init+0x5c>
  if (huart->gState == HAL_UART_STATE_RESET)
 8023322:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8023326:	b91b      	cbnz	r3, 8023330 <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 8023328:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 802332c:	f7fd fcbe 	bl	8020cac <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8023330:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8023332:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8023334:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8023338:	6813      	ldr	r3, [r2, #0]
 802333a:	f023 0301 	bic.w	r3, r3, #1
 802333e:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8023340:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8023342:	b113      	cbz	r3, 802334a <HAL_UART_Init+0x2e>
    UART_AdvFeatureConfig(huart);
 8023344:	4620      	mov	r0, r4
 8023346:	f7ff fe31 	bl	8022fac <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 802334a:	4620      	mov	r0, r4
 802334c:	f7ff fcb0 	bl	8022cb0 <UART_SetConfig>
 8023350:	2801      	cmp	r0, #1
 8023352:	d011      	beq.n	8023378 <HAL_UART_Init+0x5c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8023354:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8023356:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8023358:	685a      	ldr	r2, [r3, #4]
 802335a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 802335e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8023360:	689a      	ldr	r2, [r3, #8]
 8023362:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8023366:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8023368:	681a      	ldr	r2, [r3, #0]
 802336a:	f042 0201 	orr.w	r2, r2, #1
}
 802336e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 8023372:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8023374:	f7ff bf77 	b.w	8023266 <UART_CheckIdleState>
}
 8023378:	2001      	movs	r0, #1
 802337a:	bd10      	pop	{r4, pc}

0802337c <std>:
 802337c:	2300      	movs	r3, #0
 802337e:	b510      	push	{r4, lr}
 8023380:	4604      	mov	r4, r0
 8023382:	e9c0 3300 	strd	r3, r3, [r0]
 8023386:	e9c0 3304 	strd	r3, r3, [r0, #16]
 802338a:	6083      	str	r3, [r0, #8]
 802338c:	8181      	strh	r1, [r0, #12]
 802338e:	6643      	str	r3, [r0, #100]	@ 0x64
 8023390:	81c2      	strh	r2, [r0, #14]
 8023392:	6183      	str	r3, [r0, #24]
 8023394:	4619      	mov	r1, r3
 8023396:	2208      	movs	r2, #8
 8023398:	305c      	adds	r0, #92	@ 0x5c
 802339a:	f000 fabd 	bl	8023918 <memset>
 802339e:	4b0d      	ldr	r3, [pc, #52]	@ (80233d4 <std+0x58>)
 80233a0:	6263      	str	r3, [r4, #36]	@ 0x24
 80233a2:	4b0d      	ldr	r3, [pc, #52]	@ (80233d8 <std+0x5c>)
 80233a4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80233a6:	4b0d      	ldr	r3, [pc, #52]	@ (80233dc <std+0x60>)
 80233a8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80233aa:	4b0d      	ldr	r3, [pc, #52]	@ (80233e0 <std+0x64>)
 80233ac:	6323      	str	r3, [r4, #48]	@ 0x30
 80233ae:	4b0d      	ldr	r3, [pc, #52]	@ (80233e4 <std+0x68>)
 80233b0:	6224      	str	r4, [r4, #32]
 80233b2:	429c      	cmp	r4, r3
 80233b4:	d006      	beq.n	80233c4 <std+0x48>
 80233b6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80233ba:	4294      	cmp	r4, r2
 80233bc:	d002      	beq.n	80233c4 <std+0x48>
 80233be:	33d0      	adds	r3, #208	@ 0xd0
 80233c0:	429c      	cmp	r4, r3
 80233c2:	d105      	bne.n	80233d0 <std+0x54>
 80233c4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80233c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80233cc:	f000 bb1c 	b.w	8023a08 <__retarget_lock_init_recursive>
 80233d0:	bd10      	pop	{r4, pc}
 80233d2:	bf00      	nop
 80233d4:	08023749 	.word	0x08023749
 80233d8:	0802376b 	.word	0x0802376b
 80233dc:	080237a3 	.word	0x080237a3
 80233e0:	080237c7 	.word	0x080237c7
 80233e4:	20001188 	.word	0x20001188

080233e8 <stdio_exit_handler>:
 80233e8:	4a02      	ldr	r2, [pc, #8]	@ (80233f4 <stdio_exit_handler+0xc>)
 80233ea:	4903      	ldr	r1, [pc, #12]	@ (80233f8 <stdio_exit_handler+0x10>)
 80233ec:	4803      	ldr	r0, [pc, #12]	@ (80233fc <stdio_exit_handler+0x14>)
 80233ee:	f000 b869 	b.w	80234c4 <_fwalk_sglue>
 80233f2:	bf00      	nop
 80233f4:	20001020 	.word	0x20001020
 80233f8:	080242b5 	.word	0x080242b5
 80233fc:	20001030 	.word	0x20001030

08023400 <cleanup_stdio>:
 8023400:	6841      	ldr	r1, [r0, #4]
 8023402:	4b0c      	ldr	r3, [pc, #48]	@ (8023434 <cleanup_stdio+0x34>)
 8023404:	4299      	cmp	r1, r3
 8023406:	b510      	push	{r4, lr}
 8023408:	4604      	mov	r4, r0
 802340a:	d001      	beq.n	8023410 <cleanup_stdio+0x10>
 802340c:	f000 ff52 	bl	80242b4 <_fflush_r>
 8023410:	68a1      	ldr	r1, [r4, #8]
 8023412:	4b09      	ldr	r3, [pc, #36]	@ (8023438 <cleanup_stdio+0x38>)
 8023414:	4299      	cmp	r1, r3
 8023416:	d002      	beq.n	802341e <cleanup_stdio+0x1e>
 8023418:	4620      	mov	r0, r4
 802341a:	f000 ff4b 	bl	80242b4 <_fflush_r>
 802341e:	68e1      	ldr	r1, [r4, #12]
 8023420:	4b06      	ldr	r3, [pc, #24]	@ (802343c <cleanup_stdio+0x3c>)
 8023422:	4299      	cmp	r1, r3
 8023424:	d004      	beq.n	8023430 <cleanup_stdio+0x30>
 8023426:	4620      	mov	r0, r4
 8023428:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802342c:	f000 bf42 	b.w	80242b4 <_fflush_r>
 8023430:	bd10      	pop	{r4, pc}
 8023432:	bf00      	nop
 8023434:	20001188 	.word	0x20001188
 8023438:	200011f0 	.word	0x200011f0
 802343c:	20001258 	.word	0x20001258

08023440 <global_stdio_init.part.0>:
 8023440:	b510      	push	{r4, lr}
 8023442:	4b0b      	ldr	r3, [pc, #44]	@ (8023470 <global_stdio_init.part.0+0x30>)
 8023444:	4c0b      	ldr	r4, [pc, #44]	@ (8023474 <global_stdio_init.part.0+0x34>)
 8023446:	4a0c      	ldr	r2, [pc, #48]	@ (8023478 <global_stdio_init.part.0+0x38>)
 8023448:	601a      	str	r2, [r3, #0]
 802344a:	4620      	mov	r0, r4
 802344c:	2200      	movs	r2, #0
 802344e:	2104      	movs	r1, #4
 8023450:	f7ff ff94 	bl	802337c <std>
 8023454:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8023458:	2201      	movs	r2, #1
 802345a:	2109      	movs	r1, #9
 802345c:	f7ff ff8e 	bl	802337c <std>
 8023460:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8023464:	2202      	movs	r2, #2
 8023466:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802346a:	2112      	movs	r1, #18
 802346c:	f7ff bf86 	b.w	802337c <std>
 8023470:	200012c0 	.word	0x200012c0
 8023474:	20001188 	.word	0x20001188
 8023478:	080233e9 	.word	0x080233e9

0802347c <__sfp_lock_acquire>:
 802347c:	4801      	ldr	r0, [pc, #4]	@ (8023484 <__sfp_lock_acquire+0x8>)
 802347e:	f000 bac4 	b.w	8023a0a <__retarget_lock_acquire_recursive>
 8023482:	bf00      	nop
 8023484:	200012c9 	.word	0x200012c9

08023488 <__sfp_lock_release>:
 8023488:	4801      	ldr	r0, [pc, #4]	@ (8023490 <__sfp_lock_release+0x8>)
 802348a:	f000 babf 	b.w	8023a0c <__retarget_lock_release_recursive>
 802348e:	bf00      	nop
 8023490:	200012c9 	.word	0x200012c9

08023494 <__sinit>:
 8023494:	b510      	push	{r4, lr}
 8023496:	4604      	mov	r4, r0
 8023498:	f7ff fff0 	bl	802347c <__sfp_lock_acquire>
 802349c:	6a23      	ldr	r3, [r4, #32]
 802349e:	b11b      	cbz	r3, 80234a8 <__sinit+0x14>
 80234a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80234a4:	f7ff bff0 	b.w	8023488 <__sfp_lock_release>
 80234a8:	4b04      	ldr	r3, [pc, #16]	@ (80234bc <__sinit+0x28>)
 80234aa:	6223      	str	r3, [r4, #32]
 80234ac:	4b04      	ldr	r3, [pc, #16]	@ (80234c0 <__sinit+0x2c>)
 80234ae:	681b      	ldr	r3, [r3, #0]
 80234b0:	2b00      	cmp	r3, #0
 80234b2:	d1f5      	bne.n	80234a0 <__sinit+0xc>
 80234b4:	f7ff ffc4 	bl	8023440 <global_stdio_init.part.0>
 80234b8:	e7f2      	b.n	80234a0 <__sinit+0xc>
 80234ba:	bf00      	nop
 80234bc:	08023401 	.word	0x08023401
 80234c0:	200012c0 	.word	0x200012c0

080234c4 <_fwalk_sglue>:
 80234c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80234c8:	4607      	mov	r7, r0
 80234ca:	4688      	mov	r8, r1
 80234cc:	4614      	mov	r4, r2
 80234ce:	2600      	movs	r6, #0
 80234d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80234d4:	f1b9 0901 	subs.w	r9, r9, #1
 80234d8:	d505      	bpl.n	80234e6 <_fwalk_sglue+0x22>
 80234da:	6824      	ldr	r4, [r4, #0]
 80234dc:	2c00      	cmp	r4, #0
 80234de:	d1f7      	bne.n	80234d0 <_fwalk_sglue+0xc>
 80234e0:	4630      	mov	r0, r6
 80234e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80234e6:	89ab      	ldrh	r3, [r5, #12]
 80234e8:	2b01      	cmp	r3, #1
 80234ea:	d907      	bls.n	80234fc <_fwalk_sglue+0x38>
 80234ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80234f0:	3301      	adds	r3, #1
 80234f2:	d003      	beq.n	80234fc <_fwalk_sglue+0x38>
 80234f4:	4629      	mov	r1, r5
 80234f6:	4638      	mov	r0, r7
 80234f8:	47c0      	blx	r8
 80234fa:	4306      	orrs	r6, r0
 80234fc:	3568      	adds	r5, #104	@ 0x68
 80234fe:	e7e9      	b.n	80234d4 <_fwalk_sglue+0x10>

08023500 <iprintf>:
 8023500:	b40f      	push	{r0, r1, r2, r3}
 8023502:	b507      	push	{r0, r1, r2, lr}
 8023504:	4906      	ldr	r1, [pc, #24]	@ (8023520 <iprintf+0x20>)
 8023506:	ab04      	add	r3, sp, #16
 8023508:	6808      	ldr	r0, [r1, #0]
 802350a:	f853 2b04 	ldr.w	r2, [r3], #4
 802350e:	6881      	ldr	r1, [r0, #8]
 8023510:	9301      	str	r3, [sp, #4]
 8023512:	f000 fba7 	bl	8023c64 <_vfiprintf_r>
 8023516:	b003      	add	sp, #12
 8023518:	f85d eb04 	ldr.w	lr, [sp], #4
 802351c:	b004      	add	sp, #16
 802351e:	4770      	bx	lr
 8023520:	2000102c 	.word	0x2000102c

08023524 <_puts_r>:
 8023524:	6a03      	ldr	r3, [r0, #32]
 8023526:	b570      	push	{r4, r5, r6, lr}
 8023528:	6884      	ldr	r4, [r0, #8]
 802352a:	4605      	mov	r5, r0
 802352c:	460e      	mov	r6, r1
 802352e:	b90b      	cbnz	r3, 8023534 <_puts_r+0x10>
 8023530:	f7ff ffb0 	bl	8023494 <__sinit>
 8023534:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8023536:	07db      	lsls	r3, r3, #31
 8023538:	d405      	bmi.n	8023546 <_puts_r+0x22>
 802353a:	89a3      	ldrh	r3, [r4, #12]
 802353c:	0598      	lsls	r0, r3, #22
 802353e:	d402      	bmi.n	8023546 <_puts_r+0x22>
 8023540:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8023542:	f000 fa62 	bl	8023a0a <__retarget_lock_acquire_recursive>
 8023546:	89a3      	ldrh	r3, [r4, #12]
 8023548:	0719      	lsls	r1, r3, #28
 802354a:	d502      	bpl.n	8023552 <_puts_r+0x2e>
 802354c:	6923      	ldr	r3, [r4, #16]
 802354e:	2b00      	cmp	r3, #0
 8023550:	d135      	bne.n	80235be <_puts_r+0x9a>
 8023552:	4621      	mov	r1, r4
 8023554:	4628      	mov	r0, r5
 8023556:	f000 f979 	bl	802384c <__swsetup_r>
 802355a:	b380      	cbz	r0, 80235be <_puts_r+0x9a>
 802355c:	f04f 35ff 	mov.w	r5, #4294967295
 8023560:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8023562:	07da      	lsls	r2, r3, #31
 8023564:	d405      	bmi.n	8023572 <_puts_r+0x4e>
 8023566:	89a3      	ldrh	r3, [r4, #12]
 8023568:	059b      	lsls	r3, r3, #22
 802356a:	d402      	bmi.n	8023572 <_puts_r+0x4e>
 802356c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802356e:	f000 fa4d 	bl	8023a0c <__retarget_lock_release_recursive>
 8023572:	4628      	mov	r0, r5
 8023574:	bd70      	pop	{r4, r5, r6, pc}
 8023576:	2b00      	cmp	r3, #0
 8023578:	da04      	bge.n	8023584 <_puts_r+0x60>
 802357a:	69a2      	ldr	r2, [r4, #24]
 802357c:	429a      	cmp	r2, r3
 802357e:	dc17      	bgt.n	80235b0 <_puts_r+0x8c>
 8023580:	290a      	cmp	r1, #10
 8023582:	d015      	beq.n	80235b0 <_puts_r+0x8c>
 8023584:	6823      	ldr	r3, [r4, #0]
 8023586:	1c5a      	adds	r2, r3, #1
 8023588:	6022      	str	r2, [r4, #0]
 802358a:	7019      	strb	r1, [r3, #0]
 802358c:	68a3      	ldr	r3, [r4, #8]
 802358e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8023592:	3b01      	subs	r3, #1
 8023594:	60a3      	str	r3, [r4, #8]
 8023596:	2900      	cmp	r1, #0
 8023598:	d1ed      	bne.n	8023576 <_puts_r+0x52>
 802359a:	2b00      	cmp	r3, #0
 802359c:	da11      	bge.n	80235c2 <_puts_r+0x9e>
 802359e:	4622      	mov	r2, r4
 80235a0:	210a      	movs	r1, #10
 80235a2:	4628      	mov	r0, r5
 80235a4:	f000 f913 	bl	80237ce <__swbuf_r>
 80235a8:	3001      	adds	r0, #1
 80235aa:	d0d7      	beq.n	802355c <_puts_r+0x38>
 80235ac:	250a      	movs	r5, #10
 80235ae:	e7d7      	b.n	8023560 <_puts_r+0x3c>
 80235b0:	4622      	mov	r2, r4
 80235b2:	4628      	mov	r0, r5
 80235b4:	f000 f90b 	bl	80237ce <__swbuf_r>
 80235b8:	3001      	adds	r0, #1
 80235ba:	d1e7      	bne.n	802358c <_puts_r+0x68>
 80235bc:	e7ce      	b.n	802355c <_puts_r+0x38>
 80235be:	3e01      	subs	r6, #1
 80235c0:	e7e4      	b.n	802358c <_puts_r+0x68>
 80235c2:	6823      	ldr	r3, [r4, #0]
 80235c4:	1c5a      	adds	r2, r3, #1
 80235c6:	6022      	str	r2, [r4, #0]
 80235c8:	220a      	movs	r2, #10
 80235ca:	701a      	strb	r2, [r3, #0]
 80235cc:	e7ee      	b.n	80235ac <_puts_r+0x88>
	...

080235d0 <puts>:
 80235d0:	4b02      	ldr	r3, [pc, #8]	@ (80235dc <puts+0xc>)
 80235d2:	4601      	mov	r1, r0
 80235d4:	6818      	ldr	r0, [r3, #0]
 80235d6:	f7ff bfa5 	b.w	8023524 <_puts_r>
 80235da:	bf00      	nop
 80235dc:	2000102c 	.word	0x2000102c

080235e0 <setvbuf>:
 80235e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80235e4:	461d      	mov	r5, r3
 80235e6:	4b57      	ldr	r3, [pc, #348]	@ (8023744 <setvbuf+0x164>)
 80235e8:	681f      	ldr	r7, [r3, #0]
 80235ea:	4604      	mov	r4, r0
 80235ec:	460e      	mov	r6, r1
 80235ee:	4690      	mov	r8, r2
 80235f0:	b127      	cbz	r7, 80235fc <setvbuf+0x1c>
 80235f2:	6a3b      	ldr	r3, [r7, #32]
 80235f4:	b913      	cbnz	r3, 80235fc <setvbuf+0x1c>
 80235f6:	4638      	mov	r0, r7
 80235f8:	f7ff ff4c 	bl	8023494 <__sinit>
 80235fc:	f1b8 0f02 	cmp.w	r8, #2
 8023600:	d006      	beq.n	8023610 <setvbuf+0x30>
 8023602:	f1b8 0f01 	cmp.w	r8, #1
 8023606:	f200 809a 	bhi.w	802373e <setvbuf+0x15e>
 802360a:	2d00      	cmp	r5, #0
 802360c:	f2c0 8097 	blt.w	802373e <setvbuf+0x15e>
 8023610:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8023612:	07d9      	lsls	r1, r3, #31
 8023614:	d405      	bmi.n	8023622 <setvbuf+0x42>
 8023616:	89a3      	ldrh	r3, [r4, #12]
 8023618:	059a      	lsls	r2, r3, #22
 802361a:	d402      	bmi.n	8023622 <setvbuf+0x42>
 802361c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802361e:	f000 f9f4 	bl	8023a0a <__retarget_lock_acquire_recursive>
 8023622:	4621      	mov	r1, r4
 8023624:	4638      	mov	r0, r7
 8023626:	f000 fe45 	bl	80242b4 <_fflush_r>
 802362a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 802362c:	b141      	cbz	r1, 8023640 <setvbuf+0x60>
 802362e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8023632:	4299      	cmp	r1, r3
 8023634:	d002      	beq.n	802363c <setvbuf+0x5c>
 8023636:	4638      	mov	r0, r7
 8023638:	f000 f9ea 	bl	8023a10 <_free_r>
 802363c:	2300      	movs	r3, #0
 802363e:	6363      	str	r3, [r4, #52]	@ 0x34
 8023640:	2300      	movs	r3, #0
 8023642:	61a3      	str	r3, [r4, #24]
 8023644:	6063      	str	r3, [r4, #4]
 8023646:	89a3      	ldrh	r3, [r4, #12]
 8023648:	061b      	lsls	r3, r3, #24
 802364a:	d503      	bpl.n	8023654 <setvbuf+0x74>
 802364c:	6921      	ldr	r1, [r4, #16]
 802364e:	4638      	mov	r0, r7
 8023650:	f000 f9de 	bl	8023a10 <_free_r>
 8023654:	89a3      	ldrh	r3, [r4, #12]
 8023656:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 802365a:	f023 0303 	bic.w	r3, r3, #3
 802365e:	f1b8 0f02 	cmp.w	r8, #2
 8023662:	81a3      	strh	r3, [r4, #12]
 8023664:	d061      	beq.n	802372a <setvbuf+0x14a>
 8023666:	ab01      	add	r3, sp, #4
 8023668:	466a      	mov	r2, sp
 802366a:	4621      	mov	r1, r4
 802366c:	4638      	mov	r0, r7
 802366e:	f000 fe49 	bl	8024304 <__swhatbuf_r>
 8023672:	89a3      	ldrh	r3, [r4, #12]
 8023674:	4318      	orrs	r0, r3
 8023676:	81a0      	strh	r0, [r4, #12]
 8023678:	bb2d      	cbnz	r5, 80236c6 <setvbuf+0xe6>
 802367a:	9d00      	ldr	r5, [sp, #0]
 802367c:	4628      	mov	r0, r5
 802367e:	f000 fa11 	bl	8023aa4 <malloc>
 8023682:	4606      	mov	r6, r0
 8023684:	2800      	cmp	r0, #0
 8023686:	d152      	bne.n	802372e <setvbuf+0x14e>
 8023688:	f8dd 9000 	ldr.w	r9, [sp]
 802368c:	45a9      	cmp	r9, r5
 802368e:	d140      	bne.n	8023712 <setvbuf+0x132>
 8023690:	f04f 35ff 	mov.w	r5, #4294967295
 8023694:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8023698:	f043 0202 	orr.w	r2, r3, #2
 802369c:	81a2      	strh	r2, [r4, #12]
 802369e:	2200      	movs	r2, #0
 80236a0:	60a2      	str	r2, [r4, #8]
 80236a2:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 80236a6:	6022      	str	r2, [r4, #0]
 80236a8:	6122      	str	r2, [r4, #16]
 80236aa:	2201      	movs	r2, #1
 80236ac:	6162      	str	r2, [r4, #20]
 80236ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80236b0:	07d6      	lsls	r6, r2, #31
 80236b2:	d404      	bmi.n	80236be <setvbuf+0xde>
 80236b4:	0598      	lsls	r0, r3, #22
 80236b6:	d402      	bmi.n	80236be <setvbuf+0xde>
 80236b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80236ba:	f000 f9a7 	bl	8023a0c <__retarget_lock_release_recursive>
 80236be:	4628      	mov	r0, r5
 80236c0:	b003      	add	sp, #12
 80236c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80236c6:	2e00      	cmp	r6, #0
 80236c8:	d0d8      	beq.n	802367c <setvbuf+0x9c>
 80236ca:	6a3b      	ldr	r3, [r7, #32]
 80236cc:	b913      	cbnz	r3, 80236d4 <setvbuf+0xf4>
 80236ce:	4638      	mov	r0, r7
 80236d0:	f7ff fee0 	bl	8023494 <__sinit>
 80236d4:	f1b8 0f01 	cmp.w	r8, #1
 80236d8:	bf08      	it	eq
 80236da:	89a3      	ldrheq	r3, [r4, #12]
 80236dc:	6026      	str	r6, [r4, #0]
 80236de:	bf04      	itt	eq
 80236e0:	f043 0301 	orreq.w	r3, r3, #1
 80236e4:	81a3      	strheq	r3, [r4, #12]
 80236e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80236ea:	f013 0208 	ands.w	r2, r3, #8
 80236ee:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80236f2:	d01e      	beq.n	8023732 <setvbuf+0x152>
 80236f4:	07d9      	lsls	r1, r3, #31
 80236f6:	bf41      	itttt	mi
 80236f8:	2200      	movmi	r2, #0
 80236fa:	426d      	negmi	r5, r5
 80236fc:	60a2      	strmi	r2, [r4, #8]
 80236fe:	61a5      	strmi	r5, [r4, #24]
 8023700:	bf58      	it	pl
 8023702:	60a5      	strpl	r5, [r4, #8]
 8023704:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8023706:	07d2      	lsls	r2, r2, #31
 8023708:	d401      	bmi.n	802370e <setvbuf+0x12e>
 802370a:	059b      	lsls	r3, r3, #22
 802370c:	d513      	bpl.n	8023736 <setvbuf+0x156>
 802370e:	2500      	movs	r5, #0
 8023710:	e7d5      	b.n	80236be <setvbuf+0xde>
 8023712:	4648      	mov	r0, r9
 8023714:	f000 f9c6 	bl	8023aa4 <malloc>
 8023718:	4606      	mov	r6, r0
 802371a:	2800      	cmp	r0, #0
 802371c:	d0b8      	beq.n	8023690 <setvbuf+0xb0>
 802371e:	89a3      	ldrh	r3, [r4, #12]
 8023720:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8023724:	81a3      	strh	r3, [r4, #12]
 8023726:	464d      	mov	r5, r9
 8023728:	e7cf      	b.n	80236ca <setvbuf+0xea>
 802372a:	2500      	movs	r5, #0
 802372c:	e7b2      	b.n	8023694 <setvbuf+0xb4>
 802372e:	46a9      	mov	r9, r5
 8023730:	e7f5      	b.n	802371e <setvbuf+0x13e>
 8023732:	60a2      	str	r2, [r4, #8]
 8023734:	e7e6      	b.n	8023704 <setvbuf+0x124>
 8023736:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8023738:	f000 f968 	bl	8023a0c <__retarget_lock_release_recursive>
 802373c:	e7e7      	b.n	802370e <setvbuf+0x12e>
 802373e:	f04f 35ff 	mov.w	r5, #4294967295
 8023742:	e7bc      	b.n	80236be <setvbuf+0xde>
 8023744:	2000102c 	.word	0x2000102c

08023748 <__sread>:
 8023748:	b510      	push	{r4, lr}
 802374a:	460c      	mov	r4, r1
 802374c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8023750:	f000 f90c 	bl	802396c <_read_r>
 8023754:	2800      	cmp	r0, #0
 8023756:	bfab      	itete	ge
 8023758:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 802375a:	89a3      	ldrhlt	r3, [r4, #12]
 802375c:	181b      	addge	r3, r3, r0
 802375e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8023762:	bfac      	ite	ge
 8023764:	6563      	strge	r3, [r4, #84]	@ 0x54
 8023766:	81a3      	strhlt	r3, [r4, #12]
 8023768:	bd10      	pop	{r4, pc}

0802376a <__swrite>:
 802376a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802376e:	461f      	mov	r7, r3
 8023770:	898b      	ldrh	r3, [r1, #12]
 8023772:	05db      	lsls	r3, r3, #23
 8023774:	4605      	mov	r5, r0
 8023776:	460c      	mov	r4, r1
 8023778:	4616      	mov	r6, r2
 802377a:	d505      	bpl.n	8023788 <__swrite+0x1e>
 802377c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8023780:	2302      	movs	r3, #2
 8023782:	2200      	movs	r2, #0
 8023784:	f000 f8e0 	bl	8023948 <_lseek_r>
 8023788:	89a3      	ldrh	r3, [r4, #12]
 802378a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802378e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8023792:	81a3      	strh	r3, [r4, #12]
 8023794:	4632      	mov	r2, r6
 8023796:	463b      	mov	r3, r7
 8023798:	4628      	mov	r0, r5
 802379a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802379e:	f000 b8f7 	b.w	8023990 <_write_r>

080237a2 <__sseek>:
 80237a2:	b510      	push	{r4, lr}
 80237a4:	460c      	mov	r4, r1
 80237a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80237aa:	f000 f8cd 	bl	8023948 <_lseek_r>
 80237ae:	1c43      	adds	r3, r0, #1
 80237b0:	89a3      	ldrh	r3, [r4, #12]
 80237b2:	bf15      	itete	ne
 80237b4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80237b6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80237ba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80237be:	81a3      	strheq	r3, [r4, #12]
 80237c0:	bf18      	it	ne
 80237c2:	81a3      	strhne	r3, [r4, #12]
 80237c4:	bd10      	pop	{r4, pc}

080237c6 <__sclose>:
 80237c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80237ca:	f000 b8ad 	b.w	8023928 <_close_r>

080237ce <__swbuf_r>:
 80237ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80237d0:	460e      	mov	r6, r1
 80237d2:	4614      	mov	r4, r2
 80237d4:	4605      	mov	r5, r0
 80237d6:	b118      	cbz	r0, 80237e0 <__swbuf_r+0x12>
 80237d8:	6a03      	ldr	r3, [r0, #32]
 80237da:	b90b      	cbnz	r3, 80237e0 <__swbuf_r+0x12>
 80237dc:	f7ff fe5a 	bl	8023494 <__sinit>
 80237e0:	69a3      	ldr	r3, [r4, #24]
 80237e2:	60a3      	str	r3, [r4, #8]
 80237e4:	89a3      	ldrh	r3, [r4, #12]
 80237e6:	071a      	lsls	r2, r3, #28
 80237e8:	d501      	bpl.n	80237ee <__swbuf_r+0x20>
 80237ea:	6923      	ldr	r3, [r4, #16]
 80237ec:	b943      	cbnz	r3, 8023800 <__swbuf_r+0x32>
 80237ee:	4621      	mov	r1, r4
 80237f0:	4628      	mov	r0, r5
 80237f2:	f000 f82b 	bl	802384c <__swsetup_r>
 80237f6:	b118      	cbz	r0, 8023800 <__swbuf_r+0x32>
 80237f8:	f04f 37ff 	mov.w	r7, #4294967295
 80237fc:	4638      	mov	r0, r7
 80237fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8023800:	6823      	ldr	r3, [r4, #0]
 8023802:	6922      	ldr	r2, [r4, #16]
 8023804:	1a98      	subs	r0, r3, r2
 8023806:	6963      	ldr	r3, [r4, #20]
 8023808:	b2f6      	uxtb	r6, r6
 802380a:	4283      	cmp	r3, r0
 802380c:	4637      	mov	r7, r6
 802380e:	dc05      	bgt.n	802381c <__swbuf_r+0x4e>
 8023810:	4621      	mov	r1, r4
 8023812:	4628      	mov	r0, r5
 8023814:	f000 fd4e 	bl	80242b4 <_fflush_r>
 8023818:	2800      	cmp	r0, #0
 802381a:	d1ed      	bne.n	80237f8 <__swbuf_r+0x2a>
 802381c:	68a3      	ldr	r3, [r4, #8]
 802381e:	3b01      	subs	r3, #1
 8023820:	60a3      	str	r3, [r4, #8]
 8023822:	6823      	ldr	r3, [r4, #0]
 8023824:	1c5a      	adds	r2, r3, #1
 8023826:	6022      	str	r2, [r4, #0]
 8023828:	701e      	strb	r6, [r3, #0]
 802382a:	6962      	ldr	r2, [r4, #20]
 802382c:	1c43      	adds	r3, r0, #1
 802382e:	429a      	cmp	r2, r3
 8023830:	d004      	beq.n	802383c <__swbuf_r+0x6e>
 8023832:	89a3      	ldrh	r3, [r4, #12]
 8023834:	07db      	lsls	r3, r3, #31
 8023836:	d5e1      	bpl.n	80237fc <__swbuf_r+0x2e>
 8023838:	2e0a      	cmp	r6, #10
 802383a:	d1df      	bne.n	80237fc <__swbuf_r+0x2e>
 802383c:	4621      	mov	r1, r4
 802383e:	4628      	mov	r0, r5
 8023840:	f000 fd38 	bl	80242b4 <_fflush_r>
 8023844:	2800      	cmp	r0, #0
 8023846:	d0d9      	beq.n	80237fc <__swbuf_r+0x2e>
 8023848:	e7d6      	b.n	80237f8 <__swbuf_r+0x2a>
	...

0802384c <__swsetup_r>:
 802384c:	b538      	push	{r3, r4, r5, lr}
 802384e:	4b29      	ldr	r3, [pc, #164]	@ (80238f4 <__swsetup_r+0xa8>)
 8023850:	4605      	mov	r5, r0
 8023852:	6818      	ldr	r0, [r3, #0]
 8023854:	460c      	mov	r4, r1
 8023856:	b118      	cbz	r0, 8023860 <__swsetup_r+0x14>
 8023858:	6a03      	ldr	r3, [r0, #32]
 802385a:	b90b      	cbnz	r3, 8023860 <__swsetup_r+0x14>
 802385c:	f7ff fe1a 	bl	8023494 <__sinit>
 8023860:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8023864:	0719      	lsls	r1, r3, #28
 8023866:	d422      	bmi.n	80238ae <__swsetup_r+0x62>
 8023868:	06da      	lsls	r2, r3, #27
 802386a:	d407      	bmi.n	802387c <__swsetup_r+0x30>
 802386c:	2209      	movs	r2, #9
 802386e:	602a      	str	r2, [r5, #0]
 8023870:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8023874:	81a3      	strh	r3, [r4, #12]
 8023876:	f04f 30ff 	mov.w	r0, #4294967295
 802387a:	e033      	b.n	80238e4 <__swsetup_r+0x98>
 802387c:	0758      	lsls	r0, r3, #29
 802387e:	d512      	bpl.n	80238a6 <__swsetup_r+0x5a>
 8023880:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8023882:	b141      	cbz	r1, 8023896 <__swsetup_r+0x4a>
 8023884:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8023888:	4299      	cmp	r1, r3
 802388a:	d002      	beq.n	8023892 <__swsetup_r+0x46>
 802388c:	4628      	mov	r0, r5
 802388e:	f000 f8bf 	bl	8023a10 <_free_r>
 8023892:	2300      	movs	r3, #0
 8023894:	6363      	str	r3, [r4, #52]	@ 0x34
 8023896:	89a3      	ldrh	r3, [r4, #12]
 8023898:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 802389c:	81a3      	strh	r3, [r4, #12]
 802389e:	2300      	movs	r3, #0
 80238a0:	6063      	str	r3, [r4, #4]
 80238a2:	6923      	ldr	r3, [r4, #16]
 80238a4:	6023      	str	r3, [r4, #0]
 80238a6:	89a3      	ldrh	r3, [r4, #12]
 80238a8:	f043 0308 	orr.w	r3, r3, #8
 80238ac:	81a3      	strh	r3, [r4, #12]
 80238ae:	6923      	ldr	r3, [r4, #16]
 80238b0:	b94b      	cbnz	r3, 80238c6 <__swsetup_r+0x7a>
 80238b2:	89a3      	ldrh	r3, [r4, #12]
 80238b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80238b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80238bc:	d003      	beq.n	80238c6 <__swsetup_r+0x7a>
 80238be:	4621      	mov	r1, r4
 80238c0:	4628      	mov	r0, r5
 80238c2:	f000 fd45 	bl	8024350 <__smakebuf_r>
 80238c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80238ca:	f013 0201 	ands.w	r2, r3, #1
 80238ce:	d00a      	beq.n	80238e6 <__swsetup_r+0x9a>
 80238d0:	2200      	movs	r2, #0
 80238d2:	60a2      	str	r2, [r4, #8]
 80238d4:	6962      	ldr	r2, [r4, #20]
 80238d6:	4252      	negs	r2, r2
 80238d8:	61a2      	str	r2, [r4, #24]
 80238da:	6922      	ldr	r2, [r4, #16]
 80238dc:	b942      	cbnz	r2, 80238f0 <__swsetup_r+0xa4>
 80238de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80238e2:	d1c5      	bne.n	8023870 <__swsetup_r+0x24>
 80238e4:	bd38      	pop	{r3, r4, r5, pc}
 80238e6:	0799      	lsls	r1, r3, #30
 80238e8:	bf58      	it	pl
 80238ea:	6962      	ldrpl	r2, [r4, #20]
 80238ec:	60a2      	str	r2, [r4, #8]
 80238ee:	e7f4      	b.n	80238da <__swsetup_r+0x8e>
 80238f0:	2000      	movs	r0, #0
 80238f2:	e7f7      	b.n	80238e4 <__swsetup_r+0x98>
 80238f4:	2000102c 	.word	0x2000102c

080238f8 <memcmp>:
 80238f8:	b510      	push	{r4, lr}
 80238fa:	3901      	subs	r1, #1
 80238fc:	4402      	add	r2, r0
 80238fe:	4290      	cmp	r0, r2
 8023900:	d101      	bne.n	8023906 <memcmp+0xe>
 8023902:	2000      	movs	r0, #0
 8023904:	e005      	b.n	8023912 <memcmp+0x1a>
 8023906:	7803      	ldrb	r3, [r0, #0]
 8023908:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 802390c:	42a3      	cmp	r3, r4
 802390e:	d001      	beq.n	8023914 <memcmp+0x1c>
 8023910:	1b18      	subs	r0, r3, r4
 8023912:	bd10      	pop	{r4, pc}
 8023914:	3001      	adds	r0, #1
 8023916:	e7f2      	b.n	80238fe <memcmp+0x6>

08023918 <memset>:
 8023918:	4402      	add	r2, r0
 802391a:	4603      	mov	r3, r0
 802391c:	4293      	cmp	r3, r2
 802391e:	d100      	bne.n	8023922 <memset+0xa>
 8023920:	4770      	bx	lr
 8023922:	f803 1b01 	strb.w	r1, [r3], #1
 8023926:	e7f9      	b.n	802391c <memset+0x4>

08023928 <_close_r>:
 8023928:	b538      	push	{r3, r4, r5, lr}
 802392a:	4d06      	ldr	r5, [pc, #24]	@ (8023944 <_close_r+0x1c>)
 802392c:	2300      	movs	r3, #0
 802392e:	4604      	mov	r4, r0
 8023930:	4608      	mov	r0, r1
 8023932:	602b      	str	r3, [r5, #0]
 8023934:	f7fd fcc6 	bl	80212c4 <_close>
 8023938:	1c43      	adds	r3, r0, #1
 802393a:	d102      	bne.n	8023942 <_close_r+0x1a>
 802393c:	682b      	ldr	r3, [r5, #0]
 802393e:	b103      	cbz	r3, 8023942 <_close_r+0x1a>
 8023940:	6023      	str	r3, [r4, #0]
 8023942:	bd38      	pop	{r3, r4, r5, pc}
 8023944:	200012c4 	.word	0x200012c4

08023948 <_lseek_r>:
 8023948:	b538      	push	{r3, r4, r5, lr}
 802394a:	4d07      	ldr	r5, [pc, #28]	@ (8023968 <_lseek_r+0x20>)
 802394c:	4604      	mov	r4, r0
 802394e:	4608      	mov	r0, r1
 8023950:	4611      	mov	r1, r2
 8023952:	2200      	movs	r2, #0
 8023954:	602a      	str	r2, [r5, #0]
 8023956:	461a      	mov	r2, r3
 8023958:	f7fd fcbe 	bl	80212d8 <_lseek>
 802395c:	1c43      	adds	r3, r0, #1
 802395e:	d102      	bne.n	8023966 <_lseek_r+0x1e>
 8023960:	682b      	ldr	r3, [r5, #0]
 8023962:	b103      	cbz	r3, 8023966 <_lseek_r+0x1e>
 8023964:	6023      	str	r3, [r4, #0]
 8023966:	bd38      	pop	{r3, r4, r5, pc}
 8023968:	200012c4 	.word	0x200012c4

0802396c <_read_r>:
 802396c:	b538      	push	{r3, r4, r5, lr}
 802396e:	4d07      	ldr	r5, [pc, #28]	@ (802398c <_read_r+0x20>)
 8023970:	4604      	mov	r4, r0
 8023972:	4608      	mov	r0, r1
 8023974:	4611      	mov	r1, r2
 8023976:	2200      	movs	r2, #0
 8023978:	602a      	str	r2, [r5, #0]
 802397a:	461a      	mov	r2, r3
 802397c:	f7fd fc6c 	bl	8021258 <_read>
 8023980:	1c43      	adds	r3, r0, #1
 8023982:	d102      	bne.n	802398a <_read_r+0x1e>
 8023984:	682b      	ldr	r3, [r5, #0]
 8023986:	b103      	cbz	r3, 802398a <_read_r+0x1e>
 8023988:	6023      	str	r3, [r4, #0]
 802398a:	bd38      	pop	{r3, r4, r5, pc}
 802398c:	200012c4 	.word	0x200012c4

08023990 <_write_r>:
 8023990:	b538      	push	{r3, r4, r5, lr}
 8023992:	4d07      	ldr	r5, [pc, #28]	@ (80239b0 <_write_r+0x20>)
 8023994:	4604      	mov	r4, r0
 8023996:	4608      	mov	r0, r1
 8023998:	4611      	mov	r1, r2
 802399a:	2200      	movs	r2, #0
 802399c:	602a      	str	r2, [r5, #0]
 802399e:	461a      	mov	r2, r3
 80239a0:	f7fd fc68 	bl	8021274 <_write>
 80239a4:	1c43      	adds	r3, r0, #1
 80239a6:	d102      	bne.n	80239ae <_write_r+0x1e>
 80239a8:	682b      	ldr	r3, [r5, #0]
 80239aa:	b103      	cbz	r3, 80239ae <_write_r+0x1e>
 80239ac:	6023      	str	r3, [r4, #0]
 80239ae:	bd38      	pop	{r3, r4, r5, pc}
 80239b0:	200012c4 	.word	0x200012c4

080239b4 <__errno>:
 80239b4:	4b01      	ldr	r3, [pc, #4]	@ (80239bc <__errno+0x8>)
 80239b6:	6818      	ldr	r0, [r3, #0]
 80239b8:	4770      	bx	lr
 80239ba:	bf00      	nop
 80239bc:	2000102c 	.word	0x2000102c

080239c0 <__libc_init_array>:
 80239c0:	b570      	push	{r4, r5, r6, lr}
 80239c2:	4d0d      	ldr	r5, [pc, #52]	@ (80239f8 <__libc_init_array+0x38>)
 80239c4:	4c0d      	ldr	r4, [pc, #52]	@ (80239fc <__libc_init_array+0x3c>)
 80239c6:	1b64      	subs	r4, r4, r5
 80239c8:	10a4      	asrs	r4, r4, #2
 80239ca:	2600      	movs	r6, #0
 80239cc:	42a6      	cmp	r6, r4
 80239ce:	d109      	bne.n	80239e4 <__libc_init_array+0x24>
 80239d0:	4d0b      	ldr	r5, [pc, #44]	@ (8023a00 <__libc_init_array+0x40>)
 80239d2:	4c0c      	ldr	r4, [pc, #48]	@ (8023a04 <__libc_init_array+0x44>)
 80239d4:	f000 fd2a 	bl	802442c <_init>
 80239d8:	1b64      	subs	r4, r4, r5
 80239da:	10a4      	asrs	r4, r4, #2
 80239dc:	2600      	movs	r6, #0
 80239de:	42a6      	cmp	r6, r4
 80239e0:	d105      	bne.n	80239ee <__libc_init_array+0x2e>
 80239e2:	bd70      	pop	{r4, r5, r6, pc}
 80239e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80239e8:	4798      	blx	r3
 80239ea:	3601      	adds	r6, #1
 80239ec:	e7ee      	b.n	80239cc <__libc_init_array+0xc>
 80239ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80239f2:	4798      	blx	r3
 80239f4:	3601      	adds	r6, #1
 80239f6:	e7f2      	b.n	80239de <__libc_init_array+0x1e>
 80239f8:	08025260 	.word	0x08025260
 80239fc:	08025260 	.word	0x08025260
 8023a00:	08025260 	.word	0x08025260
 8023a04:	08025264 	.word	0x08025264

08023a08 <__retarget_lock_init_recursive>:
 8023a08:	4770      	bx	lr

08023a0a <__retarget_lock_acquire_recursive>:
 8023a0a:	4770      	bx	lr

08023a0c <__retarget_lock_release_recursive>:
 8023a0c:	4770      	bx	lr
	...

08023a10 <_free_r>:
 8023a10:	b538      	push	{r3, r4, r5, lr}
 8023a12:	4605      	mov	r5, r0
 8023a14:	2900      	cmp	r1, #0
 8023a16:	d041      	beq.n	8023a9c <_free_r+0x8c>
 8023a18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8023a1c:	1f0c      	subs	r4, r1, #4
 8023a1e:	2b00      	cmp	r3, #0
 8023a20:	bfb8      	it	lt
 8023a22:	18e4      	addlt	r4, r4, r3
 8023a24:	f000 f8e8 	bl	8023bf8 <__malloc_lock>
 8023a28:	4a1d      	ldr	r2, [pc, #116]	@ (8023aa0 <_free_r+0x90>)
 8023a2a:	6813      	ldr	r3, [r2, #0]
 8023a2c:	b933      	cbnz	r3, 8023a3c <_free_r+0x2c>
 8023a2e:	6063      	str	r3, [r4, #4]
 8023a30:	6014      	str	r4, [r2, #0]
 8023a32:	4628      	mov	r0, r5
 8023a34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8023a38:	f000 b8e4 	b.w	8023c04 <__malloc_unlock>
 8023a3c:	42a3      	cmp	r3, r4
 8023a3e:	d908      	bls.n	8023a52 <_free_r+0x42>
 8023a40:	6820      	ldr	r0, [r4, #0]
 8023a42:	1821      	adds	r1, r4, r0
 8023a44:	428b      	cmp	r3, r1
 8023a46:	bf01      	itttt	eq
 8023a48:	6819      	ldreq	r1, [r3, #0]
 8023a4a:	685b      	ldreq	r3, [r3, #4]
 8023a4c:	1809      	addeq	r1, r1, r0
 8023a4e:	6021      	streq	r1, [r4, #0]
 8023a50:	e7ed      	b.n	8023a2e <_free_r+0x1e>
 8023a52:	461a      	mov	r2, r3
 8023a54:	685b      	ldr	r3, [r3, #4]
 8023a56:	b10b      	cbz	r3, 8023a5c <_free_r+0x4c>
 8023a58:	42a3      	cmp	r3, r4
 8023a5a:	d9fa      	bls.n	8023a52 <_free_r+0x42>
 8023a5c:	6811      	ldr	r1, [r2, #0]
 8023a5e:	1850      	adds	r0, r2, r1
 8023a60:	42a0      	cmp	r0, r4
 8023a62:	d10b      	bne.n	8023a7c <_free_r+0x6c>
 8023a64:	6820      	ldr	r0, [r4, #0]
 8023a66:	4401      	add	r1, r0
 8023a68:	1850      	adds	r0, r2, r1
 8023a6a:	4283      	cmp	r3, r0
 8023a6c:	6011      	str	r1, [r2, #0]
 8023a6e:	d1e0      	bne.n	8023a32 <_free_r+0x22>
 8023a70:	6818      	ldr	r0, [r3, #0]
 8023a72:	685b      	ldr	r3, [r3, #4]
 8023a74:	6053      	str	r3, [r2, #4]
 8023a76:	4408      	add	r0, r1
 8023a78:	6010      	str	r0, [r2, #0]
 8023a7a:	e7da      	b.n	8023a32 <_free_r+0x22>
 8023a7c:	d902      	bls.n	8023a84 <_free_r+0x74>
 8023a7e:	230c      	movs	r3, #12
 8023a80:	602b      	str	r3, [r5, #0]
 8023a82:	e7d6      	b.n	8023a32 <_free_r+0x22>
 8023a84:	6820      	ldr	r0, [r4, #0]
 8023a86:	1821      	adds	r1, r4, r0
 8023a88:	428b      	cmp	r3, r1
 8023a8a:	bf04      	itt	eq
 8023a8c:	6819      	ldreq	r1, [r3, #0]
 8023a8e:	685b      	ldreq	r3, [r3, #4]
 8023a90:	6063      	str	r3, [r4, #4]
 8023a92:	bf04      	itt	eq
 8023a94:	1809      	addeq	r1, r1, r0
 8023a96:	6021      	streq	r1, [r4, #0]
 8023a98:	6054      	str	r4, [r2, #4]
 8023a9a:	e7ca      	b.n	8023a32 <_free_r+0x22>
 8023a9c:	bd38      	pop	{r3, r4, r5, pc}
 8023a9e:	bf00      	nop
 8023aa0:	200012d0 	.word	0x200012d0

08023aa4 <malloc>:
 8023aa4:	4b02      	ldr	r3, [pc, #8]	@ (8023ab0 <malloc+0xc>)
 8023aa6:	4601      	mov	r1, r0
 8023aa8:	6818      	ldr	r0, [r3, #0]
 8023aaa:	f000 b825 	b.w	8023af8 <_malloc_r>
 8023aae:	bf00      	nop
 8023ab0:	2000102c 	.word	0x2000102c

08023ab4 <sbrk_aligned>:
 8023ab4:	b570      	push	{r4, r5, r6, lr}
 8023ab6:	4e0f      	ldr	r6, [pc, #60]	@ (8023af4 <sbrk_aligned+0x40>)
 8023ab8:	460c      	mov	r4, r1
 8023aba:	6831      	ldr	r1, [r6, #0]
 8023abc:	4605      	mov	r5, r0
 8023abe:	b911      	cbnz	r1, 8023ac6 <sbrk_aligned+0x12>
 8023ac0:	f000 fca4 	bl	802440c <_sbrk_r>
 8023ac4:	6030      	str	r0, [r6, #0]
 8023ac6:	4621      	mov	r1, r4
 8023ac8:	4628      	mov	r0, r5
 8023aca:	f000 fc9f 	bl	802440c <_sbrk_r>
 8023ace:	1c43      	adds	r3, r0, #1
 8023ad0:	d103      	bne.n	8023ada <sbrk_aligned+0x26>
 8023ad2:	f04f 34ff 	mov.w	r4, #4294967295
 8023ad6:	4620      	mov	r0, r4
 8023ad8:	bd70      	pop	{r4, r5, r6, pc}
 8023ada:	1cc4      	adds	r4, r0, #3
 8023adc:	f024 0403 	bic.w	r4, r4, #3
 8023ae0:	42a0      	cmp	r0, r4
 8023ae2:	d0f8      	beq.n	8023ad6 <sbrk_aligned+0x22>
 8023ae4:	1a21      	subs	r1, r4, r0
 8023ae6:	4628      	mov	r0, r5
 8023ae8:	f000 fc90 	bl	802440c <_sbrk_r>
 8023aec:	3001      	adds	r0, #1
 8023aee:	d1f2      	bne.n	8023ad6 <sbrk_aligned+0x22>
 8023af0:	e7ef      	b.n	8023ad2 <sbrk_aligned+0x1e>
 8023af2:	bf00      	nop
 8023af4:	200012cc 	.word	0x200012cc

08023af8 <_malloc_r>:
 8023af8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8023afc:	1ccd      	adds	r5, r1, #3
 8023afe:	f025 0503 	bic.w	r5, r5, #3
 8023b02:	3508      	adds	r5, #8
 8023b04:	2d0c      	cmp	r5, #12
 8023b06:	bf38      	it	cc
 8023b08:	250c      	movcc	r5, #12
 8023b0a:	2d00      	cmp	r5, #0
 8023b0c:	4606      	mov	r6, r0
 8023b0e:	db01      	blt.n	8023b14 <_malloc_r+0x1c>
 8023b10:	42a9      	cmp	r1, r5
 8023b12:	d904      	bls.n	8023b1e <_malloc_r+0x26>
 8023b14:	230c      	movs	r3, #12
 8023b16:	6033      	str	r3, [r6, #0]
 8023b18:	2000      	movs	r0, #0
 8023b1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8023b1e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8023bf4 <_malloc_r+0xfc>
 8023b22:	f000 f869 	bl	8023bf8 <__malloc_lock>
 8023b26:	f8d8 3000 	ldr.w	r3, [r8]
 8023b2a:	461c      	mov	r4, r3
 8023b2c:	bb44      	cbnz	r4, 8023b80 <_malloc_r+0x88>
 8023b2e:	4629      	mov	r1, r5
 8023b30:	4630      	mov	r0, r6
 8023b32:	f7ff ffbf 	bl	8023ab4 <sbrk_aligned>
 8023b36:	1c43      	adds	r3, r0, #1
 8023b38:	4604      	mov	r4, r0
 8023b3a:	d158      	bne.n	8023bee <_malloc_r+0xf6>
 8023b3c:	f8d8 4000 	ldr.w	r4, [r8]
 8023b40:	4627      	mov	r7, r4
 8023b42:	2f00      	cmp	r7, #0
 8023b44:	d143      	bne.n	8023bce <_malloc_r+0xd6>
 8023b46:	2c00      	cmp	r4, #0
 8023b48:	d04b      	beq.n	8023be2 <_malloc_r+0xea>
 8023b4a:	6823      	ldr	r3, [r4, #0]
 8023b4c:	4639      	mov	r1, r7
 8023b4e:	4630      	mov	r0, r6
 8023b50:	eb04 0903 	add.w	r9, r4, r3
 8023b54:	f000 fc5a 	bl	802440c <_sbrk_r>
 8023b58:	4581      	cmp	r9, r0
 8023b5a:	d142      	bne.n	8023be2 <_malloc_r+0xea>
 8023b5c:	6821      	ldr	r1, [r4, #0]
 8023b5e:	1a6d      	subs	r5, r5, r1
 8023b60:	4629      	mov	r1, r5
 8023b62:	4630      	mov	r0, r6
 8023b64:	f7ff ffa6 	bl	8023ab4 <sbrk_aligned>
 8023b68:	3001      	adds	r0, #1
 8023b6a:	d03a      	beq.n	8023be2 <_malloc_r+0xea>
 8023b6c:	6823      	ldr	r3, [r4, #0]
 8023b6e:	442b      	add	r3, r5
 8023b70:	6023      	str	r3, [r4, #0]
 8023b72:	f8d8 3000 	ldr.w	r3, [r8]
 8023b76:	685a      	ldr	r2, [r3, #4]
 8023b78:	bb62      	cbnz	r2, 8023bd4 <_malloc_r+0xdc>
 8023b7a:	f8c8 7000 	str.w	r7, [r8]
 8023b7e:	e00f      	b.n	8023ba0 <_malloc_r+0xa8>
 8023b80:	6822      	ldr	r2, [r4, #0]
 8023b82:	1b52      	subs	r2, r2, r5
 8023b84:	d420      	bmi.n	8023bc8 <_malloc_r+0xd0>
 8023b86:	2a0b      	cmp	r2, #11
 8023b88:	d917      	bls.n	8023bba <_malloc_r+0xc2>
 8023b8a:	1961      	adds	r1, r4, r5
 8023b8c:	42a3      	cmp	r3, r4
 8023b8e:	6025      	str	r5, [r4, #0]
 8023b90:	bf18      	it	ne
 8023b92:	6059      	strne	r1, [r3, #4]
 8023b94:	6863      	ldr	r3, [r4, #4]
 8023b96:	bf08      	it	eq
 8023b98:	f8c8 1000 	streq.w	r1, [r8]
 8023b9c:	5162      	str	r2, [r4, r5]
 8023b9e:	604b      	str	r3, [r1, #4]
 8023ba0:	4630      	mov	r0, r6
 8023ba2:	f000 f82f 	bl	8023c04 <__malloc_unlock>
 8023ba6:	f104 000b 	add.w	r0, r4, #11
 8023baa:	1d23      	adds	r3, r4, #4
 8023bac:	f020 0007 	bic.w	r0, r0, #7
 8023bb0:	1ac2      	subs	r2, r0, r3
 8023bb2:	bf1c      	itt	ne
 8023bb4:	1a1b      	subne	r3, r3, r0
 8023bb6:	50a3      	strne	r3, [r4, r2]
 8023bb8:	e7af      	b.n	8023b1a <_malloc_r+0x22>
 8023bba:	6862      	ldr	r2, [r4, #4]
 8023bbc:	42a3      	cmp	r3, r4
 8023bbe:	bf0c      	ite	eq
 8023bc0:	f8c8 2000 	streq.w	r2, [r8]
 8023bc4:	605a      	strne	r2, [r3, #4]
 8023bc6:	e7eb      	b.n	8023ba0 <_malloc_r+0xa8>
 8023bc8:	4623      	mov	r3, r4
 8023bca:	6864      	ldr	r4, [r4, #4]
 8023bcc:	e7ae      	b.n	8023b2c <_malloc_r+0x34>
 8023bce:	463c      	mov	r4, r7
 8023bd0:	687f      	ldr	r7, [r7, #4]
 8023bd2:	e7b6      	b.n	8023b42 <_malloc_r+0x4a>
 8023bd4:	461a      	mov	r2, r3
 8023bd6:	685b      	ldr	r3, [r3, #4]
 8023bd8:	42a3      	cmp	r3, r4
 8023bda:	d1fb      	bne.n	8023bd4 <_malloc_r+0xdc>
 8023bdc:	2300      	movs	r3, #0
 8023bde:	6053      	str	r3, [r2, #4]
 8023be0:	e7de      	b.n	8023ba0 <_malloc_r+0xa8>
 8023be2:	230c      	movs	r3, #12
 8023be4:	6033      	str	r3, [r6, #0]
 8023be6:	4630      	mov	r0, r6
 8023be8:	f000 f80c 	bl	8023c04 <__malloc_unlock>
 8023bec:	e794      	b.n	8023b18 <_malloc_r+0x20>
 8023bee:	6005      	str	r5, [r0, #0]
 8023bf0:	e7d6      	b.n	8023ba0 <_malloc_r+0xa8>
 8023bf2:	bf00      	nop
 8023bf4:	200012d0 	.word	0x200012d0

08023bf8 <__malloc_lock>:
 8023bf8:	4801      	ldr	r0, [pc, #4]	@ (8023c00 <__malloc_lock+0x8>)
 8023bfa:	f7ff bf06 	b.w	8023a0a <__retarget_lock_acquire_recursive>
 8023bfe:	bf00      	nop
 8023c00:	200012c8 	.word	0x200012c8

08023c04 <__malloc_unlock>:
 8023c04:	4801      	ldr	r0, [pc, #4]	@ (8023c0c <__malloc_unlock+0x8>)
 8023c06:	f7ff bf01 	b.w	8023a0c <__retarget_lock_release_recursive>
 8023c0a:	bf00      	nop
 8023c0c:	200012c8 	.word	0x200012c8

08023c10 <__sfputc_r>:
 8023c10:	6893      	ldr	r3, [r2, #8]
 8023c12:	3b01      	subs	r3, #1
 8023c14:	2b00      	cmp	r3, #0
 8023c16:	b410      	push	{r4}
 8023c18:	6093      	str	r3, [r2, #8]
 8023c1a:	da08      	bge.n	8023c2e <__sfputc_r+0x1e>
 8023c1c:	6994      	ldr	r4, [r2, #24]
 8023c1e:	42a3      	cmp	r3, r4
 8023c20:	db01      	blt.n	8023c26 <__sfputc_r+0x16>
 8023c22:	290a      	cmp	r1, #10
 8023c24:	d103      	bne.n	8023c2e <__sfputc_r+0x1e>
 8023c26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8023c2a:	f7ff bdd0 	b.w	80237ce <__swbuf_r>
 8023c2e:	6813      	ldr	r3, [r2, #0]
 8023c30:	1c58      	adds	r0, r3, #1
 8023c32:	6010      	str	r0, [r2, #0]
 8023c34:	7019      	strb	r1, [r3, #0]
 8023c36:	4608      	mov	r0, r1
 8023c38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8023c3c:	4770      	bx	lr

08023c3e <__sfputs_r>:
 8023c3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023c40:	4606      	mov	r6, r0
 8023c42:	460f      	mov	r7, r1
 8023c44:	4614      	mov	r4, r2
 8023c46:	18d5      	adds	r5, r2, r3
 8023c48:	42ac      	cmp	r4, r5
 8023c4a:	d101      	bne.n	8023c50 <__sfputs_r+0x12>
 8023c4c:	2000      	movs	r0, #0
 8023c4e:	e007      	b.n	8023c60 <__sfputs_r+0x22>
 8023c50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8023c54:	463a      	mov	r2, r7
 8023c56:	4630      	mov	r0, r6
 8023c58:	f7ff ffda 	bl	8023c10 <__sfputc_r>
 8023c5c:	1c43      	adds	r3, r0, #1
 8023c5e:	d1f3      	bne.n	8023c48 <__sfputs_r+0xa>
 8023c60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08023c64 <_vfiprintf_r>:
 8023c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023c68:	460d      	mov	r5, r1
 8023c6a:	b09d      	sub	sp, #116	@ 0x74
 8023c6c:	4614      	mov	r4, r2
 8023c6e:	4698      	mov	r8, r3
 8023c70:	4606      	mov	r6, r0
 8023c72:	b118      	cbz	r0, 8023c7c <_vfiprintf_r+0x18>
 8023c74:	6a03      	ldr	r3, [r0, #32]
 8023c76:	b90b      	cbnz	r3, 8023c7c <_vfiprintf_r+0x18>
 8023c78:	f7ff fc0c 	bl	8023494 <__sinit>
 8023c7c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8023c7e:	07d9      	lsls	r1, r3, #31
 8023c80:	d405      	bmi.n	8023c8e <_vfiprintf_r+0x2a>
 8023c82:	89ab      	ldrh	r3, [r5, #12]
 8023c84:	059a      	lsls	r2, r3, #22
 8023c86:	d402      	bmi.n	8023c8e <_vfiprintf_r+0x2a>
 8023c88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8023c8a:	f7ff febe 	bl	8023a0a <__retarget_lock_acquire_recursive>
 8023c8e:	89ab      	ldrh	r3, [r5, #12]
 8023c90:	071b      	lsls	r3, r3, #28
 8023c92:	d501      	bpl.n	8023c98 <_vfiprintf_r+0x34>
 8023c94:	692b      	ldr	r3, [r5, #16]
 8023c96:	b99b      	cbnz	r3, 8023cc0 <_vfiprintf_r+0x5c>
 8023c98:	4629      	mov	r1, r5
 8023c9a:	4630      	mov	r0, r6
 8023c9c:	f7ff fdd6 	bl	802384c <__swsetup_r>
 8023ca0:	b170      	cbz	r0, 8023cc0 <_vfiprintf_r+0x5c>
 8023ca2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8023ca4:	07dc      	lsls	r4, r3, #31
 8023ca6:	d504      	bpl.n	8023cb2 <_vfiprintf_r+0x4e>
 8023ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8023cac:	b01d      	add	sp, #116	@ 0x74
 8023cae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023cb2:	89ab      	ldrh	r3, [r5, #12]
 8023cb4:	0598      	lsls	r0, r3, #22
 8023cb6:	d4f7      	bmi.n	8023ca8 <_vfiprintf_r+0x44>
 8023cb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8023cba:	f7ff fea7 	bl	8023a0c <__retarget_lock_release_recursive>
 8023cbe:	e7f3      	b.n	8023ca8 <_vfiprintf_r+0x44>
 8023cc0:	2300      	movs	r3, #0
 8023cc2:	9309      	str	r3, [sp, #36]	@ 0x24
 8023cc4:	2320      	movs	r3, #32
 8023cc6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8023cca:	f8cd 800c 	str.w	r8, [sp, #12]
 8023cce:	2330      	movs	r3, #48	@ 0x30
 8023cd0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8023e80 <_vfiprintf_r+0x21c>
 8023cd4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8023cd8:	f04f 0901 	mov.w	r9, #1
 8023cdc:	4623      	mov	r3, r4
 8023cde:	469a      	mov	sl, r3
 8023ce0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8023ce4:	b10a      	cbz	r2, 8023cea <_vfiprintf_r+0x86>
 8023ce6:	2a25      	cmp	r2, #37	@ 0x25
 8023ce8:	d1f9      	bne.n	8023cde <_vfiprintf_r+0x7a>
 8023cea:	ebba 0b04 	subs.w	fp, sl, r4
 8023cee:	d00b      	beq.n	8023d08 <_vfiprintf_r+0xa4>
 8023cf0:	465b      	mov	r3, fp
 8023cf2:	4622      	mov	r2, r4
 8023cf4:	4629      	mov	r1, r5
 8023cf6:	4630      	mov	r0, r6
 8023cf8:	f7ff ffa1 	bl	8023c3e <__sfputs_r>
 8023cfc:	3001      	adds	r0, #1
 8023cfe:	f000 80a7 	beq.w	8023e50 <_vfiprintf_r+0x1ec>
 8023d02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8023d04:	445a      	add	r2, fp
 8023d06:	9209      	str	r2, [sp, #36]	@ 0x24
 8023d08:	f89a 3000 	ldrb.w	r3, [sl]
 8023d0c:	2b00      	cmp	r3, #0
 8023d0e:	f000 809f 	beq.w	8023e50 <_vfiprintf_r+0x1ec>
 8023d12:	2300      	movs	r3, #0
 8023d14:	f04f 32ff 	mov.w	r2, #4294967295
 8023d18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8023d1c:	f10a 0a01 	add.w	sl, sl, #1
 8023d20:	9304      	str	r3, [sp, #16]
 8023d22:	9307      	str	r3, [sp, #28]
 8023d24:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8023d28:	931a      	str	r3, [sp, #104]	@ 0x68
 8023d2a:	4654      	mov	r4, sl
 8023d2c:	2205      	movs	r2, #5
 8023d2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8023d32:	4853      	ldr	r0, [pc, #332]	@ (8023e80 <_vfiprintf_r+0x21c>)
 8023d34:	f7fc fd84 	bl	8020840 <memchr>
 8023d38:	9a04      	ldr	r2, [sp, #16]
 8023d3a:	b9d8      	cbnz	r0, 8023d74 <_vfiprintf_r+0x110>
 8023d3c:	06d1      	lsls	r1, r2, #27
 8023d3e:	bf44      	itt	mi
 8023d40:	2320      	movmi	r3, #32
 8023d42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8023d46:	0713      	lsls	r3, r2, #28
 8023d48:	bf44      	itt	mi
 8023d4a:	232b      	movmi	r3, #43	@ 0x2b
 8023d4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8023d50:	f89a 3000 	ldrb.w	r3, [sl]
 8023d54:	2b2a      	cmp	r3, #42	@ 0x2a
 8023d56:	d015      	beq.n	8023d84 <_vfiprintf_r+0x120>
 8023d58:	9a07      	ldr	r2, [sp, #28]
 8023d5a:	4654      	mov	r4, sl
 8023d5c:	2000      	movs	r0, #0
 8023d5e:	f04f 0c0a 	mov.w	ip, #10
 8023d62:	4621      	mov	r1, r4
 8023d64:	f811 3b01 	ldrb.w	r3, [r1], #1
 8023d68:	3b30      	subs	r3, #48	@ 0x30
 8023d6a:	2b09      	cmp	r3, #9
 8023d6c:	d94b      	bls.n	8023e06 <_vfiprintf_r+0x1a2>
 8023d6e:	b1b0      	cbz	r0, 8023d9e <_vfiprintf_r+0x13a>
 8023d70:	9207      	str	r2, [sp, #28]
 8023d72:	e014      	b.n	8023d9e <_vfiprintf_r+0x13a>
 8023d74:	eba0 0308 	sub.w	r3, r0, r8
 8023d78:	fa09 f303 	lsl.w	r3, r9, r3
 8023d7c:	4313      	orrs	r3, r2
 8023d7e:	9304      	str	r3, [sp, #16]
 8023d80:	46a2      	mov	sl, r4
 8023d82:	e7d2      	b.n	8023d2a <_vfiprintf_r+0xc6>
 8023d84:	9b03      	ldr	r3, [sp, #12]
 8023d86:	1d19      	adds	r1, r3, #4
 8023d88:	681b      	ldr	r3, [r3, #0]
 8023d8a:	9103      	str	r1, [sp, #12]
 8023d8c:	2b00      	cmp	r3, #0
 8023d8e:	bfbb      	ittet	lt
 8023d90:	425b      	neglt	r3, r3
 8023d92:	f042 0202 	orrlt.w	r2, r2, #2
 8023d96:	9307      	strge	r3, [sp, #28]
 8023d98:	9307      	strlt	r3, [sp, #28]
 8023d9a:	bfb8      	it	lt
 8023d9c:	9204      	strlt	r2, [sp, #16]
 8023d9e:	7823      	ldrb	r3, [r4, #0]
 8023da0:	2b2e      	cmp	r3, #46	@ 0x2e
 8023da2:	d10a      	bne.n	8023dba <_vfiprintf_r+0x156>
 8023da4:	7863      	ldrb	r3, [r4, #1]
 8023da6:	2b2a      	cmp	r3, #42	@ 0x2a
 8023da8:	d132      	bne.n	8023e10 <_vfiprintf_r+0x1ac>
 8023daa:	9b03      	ldr	r3, [sp, #12]
 8023dac:	1d1a      	adds	r2, r3, #4
 8023dae:	681b      	ldr	r3, [r3, #0]
 8023db0:	9203      	str	r2, [sp, #12]
 8023db2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8023db6:	3402      	adds	r4, #2
 8023db8:	9305      	str	r3, [sp, #20]
 8023dba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8023e90 <_vfiprintf_r+0x22c>
 8023dbe:	7821      	ldrb	r1, [r4, #0]
 8023dc0:	2203      	movs	r2, #3
 8023dc2:	4650      	mov	r0, sl
 8023dc4:	f7fc fd3c 	bl	8020840 <memchr>
 8023dc8:	b138      	cbz	r0, 8023dda <_vfiprintf_r+0x176>
 8023dca:	9b04      	ldr	r3, [sp, #16]
 8023dcc:	eba0 000a 	sub.w	r0, r0, sl
 8023dd0:	2240      	movs	r2, #64	@ 0x40
 8023dd2:	4082      	lsls	r2, r0
 8023dd4:	4313      	orrs	r3, r2
 8023dd6:	3401      	adds	r4, #1
 8023dd8:	9304      	str	r3, [sp, #16]
 8023dda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8023dde:	4829      	ldr	r0, [pc, #164]	@ (8023e84 <_vfiprintf_r+0x220>)
 8023de0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8023de4:	2206      	movs	r2, #6
 8023de6:	f7fc fd2b 	bl	8020840 <memchr>
 8023dea:	2800      	cmp	r0, #0
 8023dec:	d03f      	beq.n	8023e6e <_vfiprintf_r+0x20a>
 8023dee:	4b26      	ldr	r3, [pc, #152]	@ (8023e88 <_vfiprintf_r+0x224>)
 8023df0:	bb1b      	cbnz	r3, 8023e3a <_vfiprintf_r+0x1d6>
 8023df2:	9b03      	ldr	r3, [sp, #12]
 8023df4:	3307      	adds	r3, #7
 8023df6:	f023 0307 	bic.w	r3, r3, #7
 8023dfa:	3308      	adds	r3, #8
 8023dfc:	9303      	str	r3, [sp, #12]
 8023dfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8023e00:	443b      	add	r3, r7
 8023e02:	9309      	str	r3, [sp, #36]	@ 0x24
 8023e04:	e76a      	b.n	8023cdc <_vfiprintf_r+0x78>
 8023e06:	fb0c 3202 	mla	r2, ip, r2, r3
 8023e0a:	460c      	mov	r4, r1
 8023e0c:	2001      	movs	r0, #1
 8023e0e:	e7a8      	b.n	8023d62 <_vfiprintf_r+0xfe>
 8023e10:	2300      	movs	r3, #0
 8023e12:	3401      	adds	r4, #1
 8023e14:	9305      	str	r3, [sp, #20]
 8023e16:	4619      	mov	r1, r3
 8023e18:	f04f 0c0a 	mov.w	ip, #10
 8023e1c:	4620      	mov	r0, r4
 8023e1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8023e22:	3a30      	subs	r2, #48	@ 0x30
 8023e24:	2a09      	cmp	r2, #9
 8023e26:	d903      	bls.n	8023e30 <_vfiprintf_r+0x1cc>
 8023e28:	2b00      	cmp	r3, #0
 8023e2a:	d0c6      	beq.n	8023dba <_vfiprintf_r+0x156>
 8023e2c:	9105      	str	r1, [sp, #20]
 8023e2e:	e7c4      	b.n	8023dba <_vfiprintf_r+0x156>
 8023e30:	fb0c 2101 	mla	r1, ip, r1, r2
 8023e34:	4604      	mov	r4, r0
 8023e36:	2301      	movs	r3, #1
 8023e38:	e7f0      	b.n	8023e1c <_vfiprintf_r+0x1b8>
 8023e3a:	ab03      	add	r3, sp, #12
 8023e3c:	9300      	str	r3, [sp, #0]
 8023e3e:	462a      	mov	r2, r5
 8023e40:	4b12      	ldr	r3, [pc, #72]	@ (8023e8c <_vfiprintf_r+0x228>)
 8023e42:	a904      	add	r1, sp, #16
 8023e44:	4630      	mov	r0, r6
 8023e46:	f3af 8000 	nop.w
 8023e4a:	4607      	mov	r7, r0
 8023e4c:	1c78      	adds	r0, r7, #1
 8023e4e:	d1d6      	bne.n	8023dfe <_vfiprintf_r+0x19a>
 8023e50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8023e52:	07d9      	lsls	r1, r3, #31
 8023e54:	d405      	bmi.n	8023e62 <_vfiprintf_r+0x1fe>
 8023e56:	89ab      	ldrh	r3, [r5, #12]
 8023e58:	059a      	lsls	r2, r3, #22
 8023e5a:	d402      	bmi.n	8023e62 <_vfiprintf_r+0x1fe>
 8023e5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8023e5e:	f7ff fdd5 	bl	8023a0c <__retarget_lock_release_recursive>
 8023e62:	89ab      	ldrh	r3, [r5, #12]
 8023e64:	065b      	lsls	r3, r3, #25
 8023e66:	f53f af1f 	bmi.w	8023ca8 <_vfiprintf_r+0x44>
 8023e6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023e6c:	e71e      	b.n	8023cac <_vfiprintf_r+0x48>
 8023e6e:	ab03      	add	r3, sp, #12
 8023e70:	9300      	str	r3, [sp, #0]
 8023e72:	462a      	mov	r2, r5
 8023e74:	4b05      	ldr	r3, [pc, #20]	@ (8023e8c <_vfiprintf_r+0x228>)
 8023e76:	a904      	add	r1, sp, #16
 8023e78:	4630      	mov	r0, r6
 8023e7a:	f000 f879 	bl	8023f70 <_printf_i>
 8023e7e:	e7e4      	b.n	8023e4a <_vfiprintf_r+0x1e6>
 8023e80:	0802521e 	.word	0x0802521e
 8023e84:	08025228 	.word	0x08025228
 8023e88:	00000000 	.word	0x00000000
 8023e8c:	08023c3f 	.word	0x08023c3f
 8023e90:	08025224 	.word	0x08025224

08023e94 <_printf_common>:
 8023e94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8023e98:	4616      	mov	r6, r2
 8023e9a:	4698      	mov	r8, r3
 8023e9c:	688a      	ldr	r2, [r1, #8]
 8023e9e:	690b      	ldr	r3, [r1, #16]
 8023ea0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8023ea4:	4293      	cmp	r3, r2
 8023ea6:	bfb8      	it	lt
 8023ea8:	4613      	movlt	r3, r2
 8023eaa:	6033      	str	r3, [r6, #0]
 8023eac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8023eb0:	4607      	mov	r7, r0
 8023eb2:	460c      	mov	r4, r1
 8023eb4:	b10a      	cbz	r2, 8023eba <_printf_common+0x26>
 8023eb6:	3301      	adds	r3, #1
 8023eb8:	6033      	str	r3, [r6, #0]
 8023eba:	6823      	ldr	r3, [r4, #0]
 8023ebc:	0699      	lsls	r1, r3, #26
 8023ebe:	bf42      	ittt	mi
 8023ec0:	6833      	ldrmi	r3, [r6, #0]
 8023ec2:	3302      	addmi	r3, #2
 8023ec4:	6033      	strmi	r3, [r6, #0]
 8023ec6:	6825      	ldr	r5, [r4, #0]
 8023ec8:	f015 0506 	ands.w	r5, r5, #6
 8023ecc:	d106      	bne.n	8023edc <_printf_common+0x48>
 8023ece:	f104 0a19 	add.w	sl, r4, #25
 8023ed2:	68e3      	ldr	r3, [r4, #12]
 8023ed4:	6832      	ldr	r2, [r6, #0]
 8023ed6:	1a9b      	subs	r3, r3, r2
 8023ed8:	42ab      	cmp	r3, r5
 8023eda:	dc26      	bgt.n	8023f2a <_printf_common+0x96>
 8023edc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8023ee0:	6822      	ldr	r2, [r4, #0]
 8023ee2:	3b00      	subs	r3, #0
 8023ee4:	bf18      	it	ne
 8023ee6:	2301      	movne	r3, #1
 8023ee8:	0692      	lsls	r2, r2, #26
 8023eea:	d42b      	bmi.n	8023f44 <_printf_common+0xb0>
 8023eec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8023ef0:	4641      	mov	r1, r8
 8023ef2:	4638      	mov	r0, r7
 8023ef4:	47c8      	blx	r9
 8023ef6:	3001      	adds	r0, #1
 8023ef8:	d01e      	beq.n	8023f38 <_printf_common+0xa4>
 8023efa:	6823      	ldr	r3, [r4, #0]
 8023efc:	6922      	ldr	r2, [r4, #16]
 8023efe:	f003 0306 	and.w	r3, r3, #6
 8023f02:	2b04      	cmp	r3, #4
 8023f04:	bf02      	ittt	eq
 8023f06:	68e5      	ldreq	r5, [r4, #12]
 8023f08:	6833      	ldreq	r3, [r6, #0]
 8023f0a:	1aed      	subeq	r5, r5, r3
 8023f0c:	68a3      	ldr	r3, [r4, #8]
 8023f0e:	bf0c      	ite	eq
 8023f10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8023f14:	2500      	movne	r5, #0
 8023f16:	4293      	cmp	r3, r2
 8023f18:	bfc4      	itt	gt
 8023f1a:	1a9b      	subgt	r3, r3, r2
 8023f1c:	18ed      	addgt	r5, r5, r3
 8023f1e:	2600      	movs	r6, #0
 8023f20:	341a      	adds	r4, #26
 8023f22:	42b5      	cmp	r5, r6
 8023f24:	d11a      	bne.n	8023f5c <_printf_common+0xc8>
 8023f26:	2000      	movs	r0, #0
 8023f28:	e008      	b.n	8023f3c <_printf_common+0xa8>
 8023f2a:	2301      	movs	r3, #1
 8023f2c:	4652      	mov	r2, sl
 8023f2e:	4641      	mov	r1, r8
 8023f30:	4638      	mov	r0, r7
 8023f32:	47c8      	blx	r9
 8023f34:	3001      	adds	r0, #1
 8023f36:	d103      	bne.n	8023f40 <_printf_common+0xac>
 8023f38:	f04f 30ff 	mov.w	r0, #4294967295
 8023f3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8023f40:	3501      	adds	r5, #1
 8023f42:	e7c6      	b.n	8023ed2 <_printf_common+0x3e>
 8023f44:	18e1      	adds	r1, r4, r3
 8023f46:	1c5a      	adds	r2, r3, #1
 8023f48:	2030      	movs	r0, #48	@ 0x30
 8023f4a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8023f4e:	4422      	add	r2, r4
 8023f50:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8023f54:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8023f58:	3302      	adds	r3, #2
 8023f5a:	e7c7      	b.n	8023eec <_printf_common+0x58>
 8023f5c:	2301      	movs	r3, #1
 8023f5e:	4622      	mov	r2, r4
 8023f60:	4641      	mov	r1, r8
 8023f62:	4638      	mov	r0, r7
 8023f64:	47c8      	blx	r9
 8023f66:	3001      	adds	r0, #1
 8023f68:	d0e6      	beq.n	8023f38 <_printf_common+0xa4>
 8023f6a:	3601      	adds	r6, #1
 8023f6c:	e7d9      	b.n	8023f22 <_printf_common+0x8e>
	...

08023f70 <_printf_i>:
 8023f70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8023f74:	7e0f      	ldrb	r7, [r1, #24]
 8023f76:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8023f78:	2f78      	cmp	r7, #120	@ 0x78
 8023f7a:	4691      	mov	r9, r2
 8023f7c:	4680      	mov	r8, r0
 8023f7e:	460c      	mov	r4, r1
 8023f80:	469a      	mov	sl, r3
 8023f82:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8023f86:	d807      	bhi.n	8023f98 <_printf_i+0x28>
 8023f88:	2f62      	cmp	r7, #98	@ 0x62
 8023f8a:	d80a      	bhi.n	8023fa2 <_printf_i+0x32>
 8023f8c:	2f00      	cmp	r7, #0
 8023f8e:	f000 80d1 	beq.w	8024134 <_printf_i+0x1c4>
 8023f92:	2f58      	cmp	r7, #88	@ 0x58
 8023f94:	f000 80b8 	beq.w	8024108 <_printf_i+0x198>
 8023f98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8023f9c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8023fa0:	e03a      	b.n	8024018 <_printf_i+0xa8>
 8023fa2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8023fa6:	2b15      	cmp	r3, #21
 8023fa8:	d8f6      	bhi.n	8023f98 <_printf_i+0x28>
 8023faa:	a101      	add	r1, pc, #4	@ (adr r1, 8023fb0 <_printf_i+0x40>)
 8023fac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8023fb0:	08024009 	.word	0x08024009
 8023fb4:	0802401d 	.word	0x0802401d
 8023fb8:	08023f99 	.word	0x08023f99
 8023fbc:	08023f99 	.word	0x08023f99
 8023fc0:	08023f99 	.word	0x08023f99
 8023fc4:	08023f99 	.word	0x08023f99
 8023fc8:	0802401d 	.word	0x0802401d
 8023fcc:	08023f99 	.word	0x08023f99
 8023fd0:	08023f99 	.word	0x08023f99
 8023fd4:	08023f99 	.word	0x08023f99
 8023fd8:	08023f99 	.word	0x08023f99
 8023fdc:	0802411b 	.word	0x0802411b
 8023fe0:	08024047 	.word	0x08024047
 8023fe4:	080240d5 	.word	0x080240d5
 8023fe8:	08023f99 	.word	0x08023f99
 8023fec:	08023f99 	.word	0x08023f99
 8023ff0:	0802413d 	.word	0x0802413d
 8023ff4:	08023f99 	.word	0x08023f99
 8023ff8:	08024047 	.word	0x08024047
 8023ffc:	08023f99 	.word	0x08023f99
 8024000:	08023f99 	.word	0x08023f99
 8024004:	080240dd 	.word	0x080240dd
 8024008:	6833      	ldr	r3, [r6, #0]
 802400a:	1d1a      	adds	r2, r3, #4
 802400c:	681b      	ldr	r3, [r3, #0]
 802400e:	6032      	str	r2, [r6, #0]
 8024010:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8024014:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8024018:	2301      	movs	r3, #1
 802401a:	e09c      	b.n	8024156 <_printf_i+0x1e6>
 802401c:	6833      	ldr	r3, [r6, #0]
 802401e:	6820      	ldr	r0, [r4, #0]
 8024020:	1d19      	adds	r1, r3, #4
 8024022:	6031      	str	r1, [r6, #0]
 8024024:	0606      	lsls	r6, r0, #24
 8024026:	d501      	bpl.n	802402c <_printf_i+0xbc>
 8024028:	681d      	ldr	r5, [r3, #0]
 802402a:	e003      	b.n	8024034 <_printf_i+0xc4>
 802402c:	0645      	lsls	r5, r0, #25
 802402e:	d5fb      	bpl.n	8024028 <_printf_i+0xb8>
 8024030:	f9b3 5000 	ldrsh.w	r5, [r3]
 8024034:	2d00      	cmp	r5, #0
 8024036:	da03      	bge.n	8024040 <_printf_i+0xd0>
 8024038:	232d      	movs	r3, #45	@ 0x2d
 802403a:	426d      	negs	r5, r5
 802403c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8024040:	4858      	ldr	r0, [pc, #352]	@ (80241a4 <_printf_i+0x234>)
 8024042:	230a      	movs	r3, #10
 8024044:	e011      	b.n	802406a <_printf_i+0xfa>
 8024046:	6821      	ldr	r1, [r4, #0]
 8024048:	6833      	ldr	r3, [r6, #0]
 802404a:	0608      	lsls	r0, r1, #24
 802404c:	f853 5b04 	ldr.w	r5, [r3], #4
 8024050:	d402      	bmi.n	8024058 <_printf_i+0xe8>
 8024052:	0649      	lsls	r1, r1, #25
 8024054:	bf48      	it	mi
 8024056:	b2ad      	uxthmi	r5, r5
 8024058:	2f6f      	cmp	r7, #111	@ 0x6f
 802405a:	4852      	ldr	r0, [pc, #328]	@ (80241a4 <_printf_i+0x234>)
 802405c:	6033      	str	r3, [r6, #0]
 802405e:	bf14      	ite	ne
 8024060:	230a      	movne	r3, #10
 8024062:	2308      	moveq	r3, #8
 8024064:	2100      	movs	r1, #0
 8024066:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 802406a:	6866      	ldr	r6, [r4, #4]
 802406c:	60a6      	str	r6, [r4, #8]
 802406e:	2e00      	cmp	r6, #0
 8024070:	db05      	blt.n	802407e <_printf_i+0x10e>
 8024072:	6821      	ldr	r1, [r4, #0]
 8024074:	432e      	orrs	r6, r5
 8024076:	f021 0104 	bic.w	r1, r1, #4
 802407a:	6021      	str	r1, [r4, #0]
 802407c:	d04b      	beq.n	8024116 <_printf_i+0x1a6>
 802407e:	4616      	mov	r6, r2
 8024080:	fbb5 f1f3 	udiv	r1, r5, r3
 8024084:	fb03 5711 	mls	r7, r3, r1, r5
 8024088:	5dc7      	ldrb	r7, [r0, r7]
 802408a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 802408e:	462f      	mov	r7, r5
 8024090:	42bb      	cmp	r3, r7
 8024092:	460d      	mov	r5, r1
 8024094:	d9f4      	bls.n	8024080 <_printf_i+0x110>
 8024096:	2b08      	cmp	r3, #8
 8024098:	d10b      	bne.n	80240b2 <_printf_i+0x142>
 802409a:	6823      	ldr	r3, [r4, #0]
 802409c:	07df      	lsls	r7, r3, #31
 802409e:	d508      	bpl.n	80240b2 <_printf_i+0x142>
 80240a0:	6923      	ldr	r3, [r4, #16]
 80240a2:	6861      	ldr	r1, [r4, #4]
 80240a4:	4299      	cmp	r1, r3
 80240a6:	bfde      	ittt	le
 80240a8:	2330      	movle	r3, #48	@ 0x30
 80240aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80240ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80240b2:	1b92      	subs	r2, r2, r6
 80240b4:	6122      	str	r2, [r4, #16]
 80240b6:	f8cd a000 	str.w	sl, [sp]
 80240ba:	464b      	mov	r3, r9
 80240bc:	aa03      	add	r2, sp, #12
 80240be:	4621      	mov	r1, r4
 80240c0:	4640      	mov	r0, r8
 80240c2:	f7ff fee7 	bl	8023e94 <_printf_common>
 80240c6:	3001      	adds	r0, #1
 80240c8:	d14a      	bne.n	8024160 <_printf_i+0x1f0>
 80240ca:	f04f 30ff 	mov.w	r0, #4294967295
 80240ce:	b004      	add	sp, #16
 80240d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80240d4:	6823      	ldr	r3, [r4, #0]
 80240d6:	f043 0320 	orr.w	r3, r3, #32
 80240da:	6023      	str	r3, [r4, #0]
 80240dc:	4832      	ldr	r0, [pc, #200]	@ (80241a8 <_printf_i+0x238>)
 80240de:	2778      	movs	r7, #120	@ 0x78
 80240e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80240e4:	6823      	ldr	r3, [r4, #0]
 80240e6:	6831      	ldr	r1, [r6, #0]
 80240e8:	061f      	lsls	r7, r3, #24
 80240ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80240ee:	d402      	bmi.n	80240f6 <_printf_i+0x186>
 80240f0:	065f      	lsls	r7, r3, #25
 80240f2:	bf48      	it	mi
 80240f4:	b2ad      	uxthmi	r5, r5
 80240f6:	6031      	str	r1, [r6, #0]
 80240f8:	07d9      	lsls	r1, r3, #31
 80240fa:	bf44      	itt	mi
 80240fc:	f043 0320 	orrmi.w	r3, r3, #32
 8024100:	6023      	strmi	r3, [r4, #0]
 8024102:	b11d      	cbz	r5, 802410c <_printf_i+0x19c>
 8024104:	2310      	movs	r3, #16
 8024106:	e7ad      	b.n	8024064 <_printf_i+0xf4>
 8024108:	4826      	ldr	r0, [pc, #152]	@ (80241a4 <_printf_i+0x234>)
 802410a:	e7e9      	b.n	80240e0 <_printf_i+0x170>
 802410c:	6823      	ldr	r3, [r4, #0]
 802410e:	f023 0320 	bic.w	r3, r3, #32
 8024112:	6023      	str	r3, [r4, #0]
 8024114:	e7f6      	b.n	8024104 <_printf_i+0x194>
 8024116:	4616      	mov	r6, r2
 8024118:	e7bd      	b.n	8024096 <_printf_i+0x126>
 802411a:	6833      	ldr	r3, [r6, #0]
 802411c:	6825      	ldr	r5, [r4, #0]
 802411e:	6961      	ldr	r1, [r4, #20]
 8024120:	1d18      	adds	r0, r3, #4
 8024122:	6030      	str	r0, [r6, #0]
 8024124:	062e      	lsls	r6, r5, #24
 8024126:	681b      	ldr	r3, [r3, #0]
 8024128:	d501      	bpl.n	802412e <_printf_i+0x1be>
 802412a:	6019      	str	r1, [r3, #0]
 802412c:	e002      	b.n	8024134 <_printf_i+0x1c4>
 802412e:	0668      	lsls	r0, r5, #25
 8024130:	d5fb      	bpl.n	802412a <_printf_i+0x1ba>
 8024132:	8019      	strh	r1, [r3, #0]
 8024134:	2300      	movs	r3, #0
 8024136:	6123      	str	r3, [r4, #16]
 8024138:	4616      	mov	r6, r2
 802413a:	e7bc      	b.n	80240b6 <_printf_i+0x146>
 802413c:	6833      	ldr	r3, [r6, #0]
 802413e:	1d1a      	adds	r2, r3, #4
 8024140:	6032      	str	r2, [r6, #0]
 8024142:	681e      	ldr	r6, [r3, #0]
 8024144:	6862      	ldr	r2, [r4, #4]
 8024146:	2100      	movs	r1, #0
 8024148:	4630      	mov	r0, r6
 802414a:	f7fc fb79 	bl	8020840 <memchr>
 802414e:	b108      	cbz	r0, 8024154 <_printf_i+0x1e4>
 8024150:	1b80      	subs	r0, r0, r6
 8024152:	6060      	str	r0, [r4, #4]
 8024154:	6863      	ldr	r3, [r4, #4]
 8024156:	6123      	str	r3, [r4, #16]
 8024158:	2300      	movs	r3, #0
 802415a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 802415e:	e7aa      	b.n	80240b6 <_printf_i+0x146>
 8024160:	6923      	ldr	r3, [r4, #16]
 8024162:	4632      	mov	r2, r6
 8024164:	4649      	mov	r1, r9
 8024166:	4640      	mov	r0, r8
 8024168:	47d0      	blx	sl
 802416a:	3001      	adds	r0, #1
 802416c:	d0ad      	beq.n	80240ca <_printf_i+0x15a>
 802416e:	6823      	ldr	r3, [r4, #0]
 8024170:	079b      	lsls	r3, r3, #30
 8024172:	d413      	bmi.n	802419c <_printf_i+0x22c>
 8024174:	68e0      	ldr	r0, [r4, #12]
 8024176:	9b03      	ldr	r3, [sp, #12]
 8024178:	4298      	cmp	r0, r3
 802417a:	bfb8      	it	lt
 802417c:	4618      	movlt	r0, r3
 802417e:	e7a6      	b.n	80240ce <_printf_i+0x15e>
 8024180:	2301      	movs	r3, #1
 8024182:	4632      	mov	r2, r6
 8024184:	4649      	mov	r1, r9
 8024186:	4640      	mov	r0, r8
 8024188:	47d0      	blx	sl
 802418a:	3001      	adds	r0, #1
 802418c:	d09d      	beq.n	80240ca <_printf_i+0x15a>
 802418e:	3501      	adds	r5, #1
 8024190:	68e3      	ldr	r3, [r4, #12]
 8024192:	9903      	ldr	r1, [sp, #12]
 8024194:	1a5b      	subs	r3, r3, r1
 8024196:	42ab      	cmp	r3, r5
 8024198:	dcf2      	bgt.n	8024180 <_printf_i+0x210>
 802419a:	e7eb      	b.n	8024174 <_printf_i+0x204>
 802419c:	2500      	movs	r5, #0
 802419e:	f104 0619 	add.w	r6, r4, #25
 80241a2:	e7f5      	b.n	8024190 <_printf_i+0x220>
 80241a4:	0802522f 	.word	0x0802522f
 80241a8:	08025240 	.word	0x08025240

080241ac <__sflush_r>:
 80241ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80241b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80241b4:	0716      	lsls	r6, r2, #28
 80241b6:	4605      	mov	r5, r0
 80241b8:	460c      	mov	r4, r1
 80241ba:	d454      	bmi.n	8024266 <__sflush_r+0xba>
 80241bc:	684b      	ldr	r3, [r1, #4]
 80241be:	2b00      	cmp	r3, #0
 80241c0:	dc02      	bgt.n	80241c8 <__sflush_r+0x1c>
 80241c2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80241c4:	2b00      	cmp	r3, #0
 80241c6:	dd48      	ble.n	802425a <__sflush_r+0xae>
 80241c8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80241ca:	2e00      	cmp	r6, #0
 80241cc:	d045      	beq.n	802425a <__sflush_r+0xae>
 80241ce:	2300      	movs	r3, #0
 80241d0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80241d4:	682f      	ldr	r7, [r5, #0]
 80241d6:	6a21      	ldr	r1, [r4, #32]
 80241d8:	602b      	str	r3, [r5, #0]
 80241da:	d030      	beq.n	802423e <__sflush_r+0x92>
 80241dc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80241de:	89a3      	ldrh	r3, [r4, #12]
 80241e0:	0759      	lsls	r1, r3, #29
 80241e2:	d505      	bpl.n	80241f0 <__sflush_r+0x44>
 80241e4:	6863      	ldr	r3, [r4, #4]
 80241e6:	1ad2      	subs	r2, r2, r3
 80241e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80241ea:	b10b      	cbz	r3, 80241f0 <__sflush_r+0x44>
 80241ec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80241ee:	1ad2      	subs	r2, r2, r3
 80241f0:	2300      	movs	r3, #0
 80241f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80241f4:	6a21      	ldr	r1, [r4, #32]
 80241f6:	4628      	mov	r0, r5
 80241f8:	47b0      	blx	r6
 80241fa:	1c43      	adds	r3, r0, #1
 80241fc:	89a3      	ldrh	r3, [r4, #12]
 80241fe:	d106      	bne.n	802420e <__sflush_r+0x62>
 8024200:	6829      	ldr	r1, [r5, #0]
 8024202:	291d      	cmp	r1, #29
 8024204:	d82b      	bhi.n	802425e <__sflush_r+0xb2>
 8024206:	4a2a      	ldr	r2, [pc, #168]	@ (80242b0 <__sflush_r+0x104>)
 8024208:	40ca      	lsrs	r2, r1
 802420a:	07d6      	lsls	r6, r2, #31
 802420c:	d527      	bpl.n	802425e <__sflush_r+0xb2>
 802420e:	2200      	movs	r2, #0
 8024210:	6062      	str	r2, [r4, #4]
 8024212:	04d9      	lsls	r1, r3, #19
 8024214:	6922      	ldr	r2, [r4, #16]
 8024216:	6022      	str	r2, [r4, #0]
 8024218:	d504      	bpl.n	8024224 <__sflush_r+0x78>
 802421a:	1c42      	adds	r2, r0, #1
 802421c:	d101      	bne.n	8024222 <__sflush_r+0x76>
 802421e:	682b      	ldr	r3, [r5, #0]
 8024220:	b903      	cbnz	r3, 8024224 <__sflush_r+0x78>
 8024222:	6560      	str	r0, [r4, #84]	@ 0x54
 8024224:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8024226:	602f      	str	r7, [r5, #0]
 8024228:	b1b9      	cbz	r1, 802425a <__sflush_r+0xae>
 802422a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 802422e:	4299      	cmp	r1, r3
 8024230:	d002      	beq.n	8024238 <__sflush_r+0x8c>
 8024232:	4628      	mov	r0, r5
 8024234:	f7ff fbec 	bl	8023a10 <_free_r>
 8024238:	2300      	movs	r3, #0
 802423a:	6363      	str	r3, [r4, #52]	@ 0x34
 802423c:	e00d      	b.n	802425a <__sflush_r+0xae>
 802423e:	2301      	movs	r3, #1
 8024240:	4628      	mov	r0, r5
 8024242:	47b0      	blx	r6
 8024244:	4602      	mov	r2, r0
 8024246:	1c50      	adds	r0, r2, #1
 8024248:	d1c9      	bne.n	80241de <__sflush_r+0x32>
 802424a:	682b      	ldr	r3, [r5, #0]
 802424c:	2b00      	cmp	r3, #0
 802424e:	d0c6      	beq.n	80241de <__sflush_r+0x32>
 8024250:	2b1d      	cmp	r3, #29
 8024252:	d001      	beq.n	8024258 <__sflush_r+0xac>
 8024254:	2b16      	cmp	r3, #22
 8024256:	d11e      	bne.n	8024296 <__sflush_r+0xea>
 8024258:	602f      	str	r7, [r5, #0]
 802425a:	2000      	movs	r0, #0
 802425c:	e022      	b.n	80242a4 <__sflush_r+0xf8>
 802425e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8024262:	b21b      	sxth	r3, r3
 8024264:	e01b      	b.n	802429e <__sflush_r+0xf2>
 8024266:	690f      	ldr	r7, [r1, #16]
 8024268:	2f00      	cmp	r7, #0
 802426a:	d0f6      	beq.n	802425a <__sflush_r+0xae>
 802426c:	0793      	lsls	r3, r2, #30
 802426e:	680e      	ldr	r6, [r1, #0]
 8024270:	bf08      	it	eq
 8024272:	694b      	ldreq	r3, [r1, #20]
 8024274:	600f      	str	r7, [r1, #0]
 8024276:	bf18      	it	ne
 8024278:	2300      	movne	r3, #0
 802427a:	eba6 0807 	sub.w	r8, r6, r7
 802427e:	608b      	str	r3, [r1, #8]
 8024280:	f1b8 0f00 	cmp.w	r8, #0
 8024284:	dde9      	ble.n	802425a <__sflush_r+0xae>
 8024286:	6a21      	ldr	r1, [r4, #32]
 8024288:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 802428a:	4643      	mov	r3, r8
 802428c:	463a      	mov	r2, r7
 802428e:	4628      	mov	r0, r5
 8024290:	47b0      	blx	r6
 8024292:	2800      	cmp	r0, #0
 8024294:	dc08      	bgt.n	80242a8 <__sflush_r+0xfc>
 8024296:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802429a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802429e:	81a3      	strh	r3, [r4, #12]
 80242a0:	f04f 30ff 	mov.w	r0, #4294967295
 80242a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80242a8:	4407      	add	r7, r0
 80242aa:	eba8 0800 	sub.w	r8, r8, r0
 80242ae:	e7e7      	b.n	8024280 <__sflush_r+0xd4>
 80242b0:	20400001 	.word	0x20400001

080242b4 <_fflush_r>:
 80242b4:	b538      	push	{r3, r4, r5, lr}
 80242b6:	690b      	ldr	r3, [r1, #16]
 80242b8:	4605      	mov	r5, r0
 80242ba:	460c      	mov	r4, r1
 80242bc:	b913      	cbnz	r3, 80242c4 <_fflush_r+0x10>
 80242be:	2500      	movs	r5, #0
 80242c0:	4628      	mov	r0, r5
 80242c2:	bd38      	pop	{r3, r4, r5, pc}
 80242c4:	b118      	cbz	r0, 80242ce <_fflush_r+0x1a>
 80242c6:	6a03      	ldr	r3, [r0, #32]
 80242c8:	b90b      	cbnz	r3, 80242ce <_fflush_r+0x1a>
 80242ca:	f7ff f8e3 	bl	8023494 <__sinit>
 80242ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80242d2:	2b00      	cmp	r3, #0
 80242d4:	d0f3      	beq.n	80242be <_fflush_r+0xa>
 80242d6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80242d8:	07d0      	lsls	r0, r2, #31
 80242da:	d404      	bmi.n	80242e6 <_fflush_r+0x32>
 80242dc:	0599      	lsls	r1, r3, #22
 80242de:	d402      	bmi.n	80242e6 <_fflush_r+0x32>
 80242e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80242e2:	f7ff fb92 	bl	8023a0a <__retarget_lock_acquire_recursive>
 80242e6:	4628      	mov	r0, r5
 80242e8:	4621      	mov	r1, r4
 80242ea:	f7ff ff5f 	bl	80241ac <__sflush_r>
 80242ee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80242f0:	07da      	lsls	r2, r3, #31
 80242f2:	4605      	mov	r5, r0
 80242f4:	d4e4      	bmi.n	80242c0 <_fflush_r+0xc>
 80242f6:	89a3      	ldrh	r3, [r4, #12]
 80242f8:	059b      	lsls	r3, r3, #22
 80242fa:	d4e1      	bmi.n	80242c0 <_fflush_r+0xc>
 80242fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80242fe:	f7ff fb85 	bl	8023a0c <__retarget_lock_release_recursive>
 8024302:	e7dd      	b.n	80242c0 <_fflush_r+0xc>

08024304 <__swhatbuf_r>:
 8024304:	b570      	push	{r4, r5, r6, lr}
 8024306:	460c      	mov	r4, r1
 8024308:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802430c:	2900      	cmp	r1, #0
 802430e:	b096      	sub	sp, #88	@ 0x58
 8024310:	4615      	mov	r5, r2
 8024312:	461e      	mov	r6, r3
 8024314:	da0d      	bge.n	8024332 <__swhatbuf_r+0x2e>
 8024316:	89a3      	ldrh	r3, [r4, #12]
 8024318:	f013 0f80 	tst.w	r3, #128	@ 0x80
 802431c:	f04f 0100 	mov.w	r1, #0
 8024320:	bf14      	ite	ne
 8024322:	2340      	movne	r3, #64	@ 0x40
 8024324:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8024328:	2000      	movs	r0, #0
 802432a:	6031      	str	r1, [r6, #0]
 802432c:	602b      	str	r3, [r5, #0]
 802432e:	b016      	add	sp, #88	@ 0x58
 8024330:	bd70      	pop	{r4, r5, r6, pc}
 8024332:	466a      	mov	r2, sp
 8024334:	f000 f848 	bl	80243c8 <_fstat_r>
 8024338:	2800      	cmp	r0, #0
 802433a:	dbec      	blt.n	8024316 <__swhatbuf_r+0x12>
 802433c:	9901      	ldr	r1, [sp, #4]
 802433e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8024342:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8024346:	4259      	negs	r1, r3
 8024348:	4159      	adcs	r1, r3
 802434a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 802434e:	e7eb      	b.n	8024328 <__swhatbuf_r+0x24>

08024350 <__smakebuf_r>:
 8024350:	898b      	ldrh	r3, [r1, #12]
 8024352:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8024354:	079d      	lsls	r5, r3, #30
 8024356:	4606      	mov	r6, r0
 8024358:	460c      	mov	r4, r1
 802435a:	d507      	bpl.n	802436c <__smakebuf_r+0x1c>
 802435c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8024360:	6023      	str	r3, [r4, #0]
 8024362:	6123      	str	r3, [r4, #16]
 8024364:	2301      	movs	r3, #1
 8024366:	6163      	str	r3, [r4, #20]
 8024368:	b003      	add	sp, #12
 802436a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802436c:	ab01      	add	r3, sp, #4
 802436e:	466a      	mov	r2, sp
 8024370:	f7ff ffc8 	bl	8024304 <__swhatbuf_r>
 8024374:	9f00      	ldr	r7, [sp, #0]
 8024376:	4605      	mov	r5, r0
 8024378:	4639      	mov	r1, r7
 802437a:	4630      	mov	r0, r6
 802437c:	f7ff fbbc 	bl	8023af8 <_malloc_r>
 8024380:	b948      	cbnz	r0, 8024396 <__smakebuf_r+0x46>
 8024382:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8024386:	059a      	lsls	r2, r3, #22
 8024388:	d4ee      	bmi.n	8024368 <__smakebuf_r+0x18>
 802438a:	f023 0303 	bic.w	r3, r3, #3
 802438e:	f043 0302 	orr.w	r3, r3, #2
 8024392:	81a3      	strh	r3, [r4, #12]
 8024394:	e7e2      	b.n	802435c <__smakebuf_r+0xc>
 8024396:	89a3      	ldrh	r3, [r4, #12]
 8024398:	6020      	str	r0, [r4, #0]
 802439a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802439e:	81a3      	strh	r3, [r4, #12]
 80243a0:	9b01      	ldr	r3, [sp, #4]
 80243a2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80243a6:	b15b      	cbz	r3, 80243c0 <__smakebuf_r+0x70>
 80243a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80243ac:	4630      	mov	r0, r6
 80243ae:	f000 f81d 	bl	80243ec <_isatty_r>
 80243b2:	b128      	cbz	r0, 80243c0 <__smakebuf_r+0x70>
 80243b4:	89a3      	ldrh	r3, [r4, #12]
 80243b6:	f023 0303 	bic.w	r3, r3, #3
 80243ba:	f043 0301 	orr.w	r3, r3, #1
 80243be:	81a3      	strh	r3, [r4, #12]
 80243c0:	89a3      	ldrh	r3, [r4, #12]
 80243c2:	431d      	orrs	r5, r3
 80243c4:	81a5      	strh	r5, [r4, #12]
 80243c6:	e7cf      	b.n	8024368 <__smakebuf_r+0x18>

080243c8 <_fstat_r>:
 80243c8:	b538      	push	{r3, r4, r5, lr}
 80243ca:	4d07      	ldr	r5, [pc, #28]	@ (80243e8 <_fstat_r+0x20>)
 80243cc:	2300      	movs	r3, #0
 80243ce:	4604      	mov	r4, r0
 80243d0:	4608      	mov	r0, r1
 80243d2:	4611      	mov	r1, r2
 80243d4:	602b      	str	r3, [r5, #0]
 80243d6:	f7fc ff78 	bl	80212ca <_fstat>
 80243da:	1c43      	adds	r3, r0, #1
 80243dc:	d102      	bne.n	80243e4 <_fstat_r+0x1c>
 80243de:	682b      	ldr	r3, [r5, #0]
 80243e0:	b103      	cbz	r3, 80243e4 <_fstat_r+0x1c>
 80243e2:	6023      	str	r3, [r4, #0]
 80243e4:	bd38      	pop	{r3, r4, r5, pc}
 80243e6:	bf00      	nop
 80243e8:	200012c4 	.word	0x200012c4

080243ec <_isatty_r>:
 80243ec:	b538      	push	{r3, r4, r5, lr}
 80243ee:	4d06      	ldr	r5, [pc, #24]	@ (8024408 <_isatty_r+0x1c>)
 80243f0:	2300      	movs	r3, #0
 80243f2:	4604      	mov	r4, r0
 80243f4:	4608      	mov	r0, r1
 80243f6:	602b      	str	r3, [r5, #0]
 80243f8:	f7fc ff6c 	bl	80212d4 <_isatty>
 80243fc:	1c43      	adds	r3, r0, #1
 80243fe:	d102      	bne.n	8024406 <_isatty_r+0x1a>
 8024400:	682b      	ldr	r3, [r5, #0]
 8024402:	b103      	cbz	r3, 8024406 <_isatty_r+0x1a>
 8024404:	6023      	str	r3, [r4, #0]
 8024406:	bd38      	pop	{r3, r4, r5, pc}
 8024408:	200012c4 	.word	0x200012c4

0802440c <_sbrk_r>:
 802440c:	b538      	push	{r3, r4, r5, lr}
 802440e:	4d06      	ldr	r5, [pc, #24]	@ (8024428 <_sbrk_r+0x1c>)
 8024410:	2300      	movs	r3, #0
 8024412:	4604      	mov	r4, r0
 8024414:	4608      	mov	r0, r1
 8024416:	602b      	str	r3, [r5, #0]
 8024418:	f7fc ff3a 	bl	8021290 <_sbrk>
 802441c:	1c43      	adds	r3, r0, #1
 802441e:	d102      	bne.n	8024426 <_sbrk_r+0x1a>
 8024420:	682b      	ldr	r3, [r5, #0]
 8024422:	b103      	cbz	r3, 8024426 <_sbrk_r+0x1a>
 8024424:	6023      	str	r3, [r4, #0]
 8024426:	bd38      	pop	{r3, r4, r5, pc}
 8024428:	200012c4 	.word	0x200012c4

0802442c <_init>:
 802442c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802442e:	bf00      	nop
 8024430:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8024432:	bc08      	pop	{r3}
 8024434:	469e      	mov	lr, r3
 8024436:	4770      	bx	lr

08024438 <_fini>:
 8024438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802443a:	bf00      	nop
 802443c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802443e:	bc08      	pop	{r3}
 8024440:	469e      	mov	lr, r3
 8024442:	4770      	bx	lr
 8024444:	0000      	movs	r0, r0
	...
