Analysis & Synthesis report for Lab7v2
Thu Apr 05 10:42:32 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Lab7v2|spi_control:comb_3|spi_state
  9. State Machine - |Lab7v2|spi_control:comb_3|spi_serdes:serdes|state
 10. State Machine - |Lab7v2|Lab7_comb:Lab7_comb_inst|state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: Top-level Entity: |Lab7v2
 17. Parameter Settings for User Entity Instance: Lab7_comb:Lab7_comb_inst
 18. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: spi_control:comb_3
 20. Parameter Settings for User Entity Instance: vga_controller:control
 21. altpll Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "vga_controller:control"
 23. Port Connectivity Checks: "spi_control:comb_3"
 24. Port Connectivity Checks: "Lab7_comb:Lab7_comb_inst|key_detector:key_detector_inst"
 25. Port Connectivity Checks: "Lab7_comb:Lab7_comb_inst"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 05 10:42:32 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; Lab7v2                                      ;
; Top-level Entity Name              ; Lab7v2                                      ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 2,405                                       ;
;     Total combinational functions  ; 1,883                                       ;
;     Dedicated logic registers      ; 835                                         ;
; Total registers                    ; 835                                         ;
; Total pins                         ; 93                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                                      ; Lab7v2             ; Lab7v2             ;
; Family name                                                                ; MAX 10 FPGA        ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+-----------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+-----------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; ip/pll.v                                ; yes             ; User Wizard-Generated File   ; C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/ip/pll.v                                ;         ;
; accelerometer/gsensor/hdl/spi_serdes.v  ; yes             ; User Verilog HDL File        ; C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/accelerometer/gsensor/hdl/spi_serdes.v  ;         ;
; accelerometer/gsensor/hdl/spi_control.v ; yes             ; User Verilog HDL File        ; C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/accelerometer/gsensor/hdl/spi_control.v ;         ;
; lab7v2.v                                ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v                                ;         ;
; lab7_comb.v                             ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v                             ;         ;
; smoothing_filter.v                      ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/smoothing_filter.v                      ;         ;
; scale_and_saturate.v                    ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/scale_and_saturate.v                    ;         ;
; speed_select.v                          ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/speed_select.v                          ;         ;
; block_size.v                            ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/block_size.v                            ;         ;
; key_detector.v                          ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/key_detector.v                          ;         ;
; shape_rom.v                             ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/shape_rom.v                             ;         ;
; altpll.tdf                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf               ;         ;
; aglobal171.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc           ;         ;
; stratix_pll.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc          ;         ;
; stratixii_pll.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc        ;         ;
; cycloneii_pll.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc        ;         ;
; db/pll_altpll1.v                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/db/pll_altpll1.v                        ;         ;
; vga_controller.v                        ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/vga_controller.v                        ;         ;
+-----------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                             ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Estimated Total logic elements              ; 2,405                     ;
;                                             ;                           ;
; Total combinational functions               ; 1883                      ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 533                       ;
;     -- 3 input functions                    ; 1058                      ;
;     -- <=2 input functions                  ; 292                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 922                       ;
;     -- arithmetic mode                      ; 961                       ;
;                                             ;                           ;
; Total registers                             ; 835                       ;
;     -- Dedicated logic registers            ; 835                       ;
;     -- I/O registers                        ; 0                         ;
;                                             ;                           ;
; I/O pins                                    ; 93                        ;
;                                             ;                           ;
; Embedded Multiplier 9-bit elements          ; 0                         ;
;                                             ;                           ;
; Total PLLs                                  ; 1                         ;
;     -- PLLs                                 ; 1                         ;
;                                             ;                           ;
; Maximum fan-out node                        ; spi_control:comb_3|Equal2 ;
; Maximum fan-out                             ; 512                       ;
; Total fan-out                               ; 7857                      ;
; Average fan-out                             ; 2.70                      ;
+---------------------------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                         ; Entity Name        ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------+--------------------+--------------+
; |Lab7v2                                            ; 1883 (57)           ; 835 (14)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 93   ; 0            ; 0          ; |Lab7v2                                                                     ; Lab7v2             ; work         ;
;    |Lab7_comb:Lab7_comb_inst|                      ; 1669 (868)          ; 677 (136)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab7v2|Lab7_comb:Lab7_comb_inst                                            ; Lab7_comb          ; work         ;
;       |block_size:block_size_inst|                 ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab7v2|Lab7_comb:Lab7_comb_inst|block_size:block_size_inst                 ; block_size         ; work         ;
;       |key_detector:key_detector_inst|             ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab7v2|Lab7_comb:Lab7_comb_inst|key_detector:key_detector_inst             ; key_detector       ; work         ;
;       |scale_and_saturate:scale_and_saturate_inst| ; 59 (59)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab7v2|Lab7_comb:Lab7_comb_inst|scale_and_saturate:scale_and_saturate_inst ; scale_and_saturate ; work         ;
;       |shape_rom:shape_rom_inst|                   ; 100 (100)           ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab7v2|Lab7_comb:Lab7_comb_inst|shape_rom:shape_rom_inst                   ; shape_rom          ; work         ;
;       |smoothing_filter:smoothing_filter_inst|     ; 636 (636)           ; 512 (512)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab7v2|Lab7_comb:Lab7_comb_inst|smoothing_filter:smoothing_filter_inst     ; smoothing_filter   ; work         ;
;    |pll:pll_inst|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab7v2|pll:pll_inst                                                        ; pll                ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab7v2|pll:pll_inst|altpll:altpll_component                                ; altpll             ; work         ;
;          |pll_altpll1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab7v2|pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated     ; pll_altpll1        ; work         ;
;    |spi_control:comb_3|                            ; 101 (73)            ; 102 (74)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab7v2|spi_control:comb_3                                                  ; spi_control        ; work         ;
;       |spi_serdes:serdes|                          ; 28 (28)             ; 28 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab7v2|spi_control:comb_3|spi_serdes:serdes                                ; spi_serdes         ; work         ;
;    |vga_controller:control|                        ; 56 (56)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Lab7v2|vga_controller:control                                              ; vga_controller     ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |Lab7v2|spi_control:comb_3|spi_state                          ;
+--------------------+----------------+--------------------+--------------------+
; Name               ; spi_state.IDLE ; spi_state.INTERACT ; spi_state.TRANSFER ;
+--------------------+----------------+--------------------+--------------------+
; spi_state.IDLE     ; 0              ; 0                  ; 0                  ;
; spi_state.TRANSFER ; 1              ; 0                  ; 1                  ;
; spi_state.INTERACT ; 1              ; 1                  ; 0                  ;
+--------------------+----------------+--------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Lab7v2|spi_control:comb_3|spi_serdes:serdes|state ;
+-------------+-------------+------------+-------------+-------------+
; Name        ; state.STALL ; state.READ ; state.WRITE ; state.IDLE  ;
+-------------+-------------+------------+-------------+-------------+
; state.IDLE  ; 0           ; 0          ; 0           ; 0           ;
; state.WRITE ; 0           ; 0          ; 1           ; 1           ;
; state.READ  ; 0           ; 1          ; 0           ; 1           ;
; state.STALL ; 1           ; 0          ; 0           ; 1           ;
+-------------+-------------+------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |Lab7v2|Lab7_comb:Lab7_comb_inst|state                  ;
+-----------------+-------------+----------+-----------------+------------+
; Name            ; state.PAUSE ; state.GO ; state.COUNTDOWN ; state.IDLE ;
+-----------------+-------------+----------+-----------------+------------+
; state.IDLE      ; 0           ; 0        ; 0               ; 0          ;
; state.COUNTDOWN ; 0           ; 0        ; 1               ; 1          ;
; state.GO        ; 0           ; 1        ; 0               ; 1          ;
; state.PAUSE     ; 1           ; 0        ; 0               ; 1          ;
+-----------------+-------------+----------+-----------------+------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; HEX0_r[0]                                           ; Mux23               ; yes                    ;
; HEX0_r[1]                                           ; Mux23               ; yes                    ;
; HEX0_r[2]                                           ; Mux23               ; yes                    ;
; HEX0_r[3]                                           ; Mux23               ; yes                    ;
; HEX0_r[4]                                           ; Mux23               ; yes                    ;
; HEX0_r[5]                                           ; Mux23               ; yes                    ;
; HEX0_r[6]                                           ; Mux23               ; yes                    ;
; HEX1_r[0]                                           ; Mux15               ; yes                    ;
; HEX1_r[1]                                           ; Mux15               ; yes                    ;
; HEX1_r[2]                                           ; Mux15               ; yes                    ;
; HEX1_r[3]                                           ; Mux15               ; yes                    ;
; HEX1_r[4]                                           ; Mux15               ; yes                    ;
; HEX1_r[5]                                           ; Mux15               ; yes                    ;
; HEX1_r[6]                                           ; Mux15               ; yes                    ;
; HEX2_r[0]                                           ; Mux7                ; yes                    ;
; HEX2_r[1]                                           ; Mux7                ; yes                    ;
; HEX2_r[2]                                           ; Mux7                ; yes                    ;
; HEX2_r[3]                                           ; Mux7                ; yes                    ;
; HEX2_r[4]                                           ; Mux7                ; yes                    ;
; HEX2_r[5]                                           ; Mux7                ; yes                    ;
; HEX2_r[6]                                           ; Mux7                ; yes                    ;
; Number of user-specified and inferred latches = 21  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                          ;
+-----------------------------------------------------------------+---------------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal                                                        ;
+-----------------------------------------------------------------+---------------------------------------------------------------------------+
; Lab7_comb:Lab7_comb_inst|enable                                 ; Stuck at GND due to stuck port data_in                                    ;
; spi_control:comb_3|data_tx[7]                                   ; Stuck at GND due to stuck port data_in                                    ;
; spi_control:comb_3|spi_serdes:serdes|data_tx_reg[7]             ; Stuck at GND due to stuck port data_in                                    ;
; spi_control:comb_3|spi_serdes:serdes|read                       ; Merged with spi_control:comb_3|spi_serdes:serdes|data_tx_reg[15]          ;
; spi_control:comb_3|spi_serdes:serdes|data_tx_reg[6]             ; Merged with spi_control:comb_3|spi_serdes:serdes|data_tx_reg[2]           ;
; spi_control:comb_3|data_tx[6]                                   ; Merged with spi_control:comb_3|data_tx[2]                                 ;
; spi_control:comb_3|data_tx[14]                                  ; Stuck at GND due to stuck port data_in                                    ;
; spi_control:comb_3|data_tx[13]                                  ; Stuck at VCC due to stuck port data_in                                    ;
; spi_control:comb_3|spi_serdes:serdes|data_tx_reg[14]            ; Stuck at GND due to stuck port data_in                                    ;
; spi_control:comb_3|spi_serdes:serdes|data_tx_reg[13]            ; Stuck at VCC due to stuck port data_in                                    ;
; Lab7_comb:Lab7_comb_inst|row_bounds[0,9,18,27,36,45,54,63]      ; Stuck at GND due to stuck port data_in                                    ;
; Lab7_comb:Lab7_comb_inst|shape_rom:shape_rom_inst|data_out[2,6] ; Stuck at GND due to stuck port data_in                                    ;
; Lab7_comb:Lab7_comb_inst|shape_rom:shape_rom_inst|data_out[4]   ; Merged with Lab7_comb:Lab7_comb_inst|shape_rom:shape_rom_inst|data_out[0] ;
; Lab7_comb:Lab7_comb_inst|shape_rom:shape_rom_inst|data_out[5]   ; Merged with Lab7_comb:Lab7_comb_inst|shape_rom:shape_rom_inst|data_out[1] ;
; spi_control:comb_3|spi_serdes:serdes|state~5                    ; Lost fanout                                                               ;
; spi_control:comb_3|spi_serdes:serdes|state~6                    ; Lost fanout                                                               ;
; Lab7_comb:Lab7_comb_inst|state~5                                ; Lost fanout                                                               ;
; Lab7_comb:Lab7_comb_inst|state~6                                ; Lost fanout                                                               ;
; Total Number of Removed Registers = 26                          ;                                                                           ;
+-----------------------------------------------------------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                            ;
+----------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name                          ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+----------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Lab7_comb:Lab7_comb_inst|row_bounds[0] ; Stuck at GND              ; Lab7_comb:Lab7_comb_inst|row_bounds[9], Lab7_comb:Lab7_comb_inst|row_bounds[18],  ;
;                                        ; due to stuck port data_in ; Lab7_comb:Lab7_comb_inst|row_bounds[27], Lab7_comb:Lab7_comb_inst|row_bounds[36], ;
;                                        ;                           ; Lab7_comb:Lab7_comb_inst|row_bounds[45], Lab7_comb:Lab7_comb_inst|row_bounds[54], ;
;                                        ;                           ; Lab7_comb:Lab7_comb_inst|row_bounds[63]                                           ;
; spi_control:comb_3|data_tx[7]          ; Stuck at GND              ; spi_control:comb_3|spi_serdes:serdes|data_tx_reg[7]                               ;
;                                        ; due to stuck port data_in ;                                                                                   ;
; spi_control:comb_3|data_tx[14]         ; Stuck at GND              ; spi_control:comb_3|spi_serdes:serdes|data_tx_reg[14]                              ;
;                                        ; due to stuck port data_in ;                                                                                   ;
; spi_control:comb_3|data_tx[13]         ; Stuck at VCC              ; spi_control:comb_3|spi_serdes:serdes|data_tx_reg[13]                              ;
;                                        ; due to stuck port data_in ;                                                                                   ;
+----------------------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 835   ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 129   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab7v2|Lab7_comb:Lab7_comb_inst|smoothing_filter:smoothing_filter_inst|sum_y[7]       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Lab7v2|Lab7_comb:Lab7_comb_inst|scale_and_saturate:scale_and_saturate_inst|pixel_y[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab7v2|spi_control:comb_3|data_tx[12]                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Lab7v2|spi_control:comb_3|data_tx[8]                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Lab7v2|vga_controller:control|column[5]                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Lab7v2|vga_controller:control|row[6]                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Lab7v2|vga_controller:control|h_count[5]                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Lab7v2|Lab7_comb:Lab7_comb_inst|scale_and_saturate:scale_and_saturate_inst|pixel_x[0] ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Lab7v2|vga_controller:control|v_count[0]                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab7v2|spi_control:comb_3|spi_serdes:serdes|count[3]                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Lab7v2|Lab7_comb:Lab7_comb_inst|sec_counter[0]                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab7v2|Lab7_comb:Lab7_comb_inst|score_high[0]                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Lab7v2|Lab7_comb:Lab7_comb_inst|score_low[2]                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Lab7v2|Lab7_comb:Lab7_comb_inst|score_mid[3]                                          ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Lab7v2|Lab7_comb:Lab7_comb_inst|addr[2]                                               ;
; 22:1               ; 3 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; Yes        ; |Lab7v2|Lab7_comb:Lab7_comb_inst|blue[0]                                               ;
; 22:1               ; 7 bits    ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; Yes        ; |Lab7v2|Lab7_comb:Lab7_comb_inst|red[1]                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |Lab7v2|spi_control:comb_3|spi_serdes:serdes|Selector5                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Lab7v2|Lab7_comb:Lab7_comb_inst|Selector23                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |Lab7v2|Lab7_comb:Lab7_comb_inst|Selector22                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Lab7v2 ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; SPI_CLK_FREQ   ; 2000000  ; Signed Integer                             ;
; UPDATE_FREQ    ; 50       ; Signed Integer                             ;
; ZERO           ; 11000000 ; Unsigned Binary                            ;
; ONE            ; 11111001 ; Unsigned Binary                            ;
; TWO            ; 10100100 ; Unsigned Binary                            ;
; THREE          ; 10110000 ; Unsigned Binary                            ;
; FOUR           ; 10011001 ; Unsigned Binary                            ;
; FIVE           ; 10010010 ; Unsigned Binary                            ;
; SIX            ; 10000010 ; Unsigned Binary                            ;
; SEVEN          ; 11111000 ; Unsigned Binary                            ;
; EIGHT          ; 10000000 ; Unsigned Binary                            ;
; NINE           ; 10011000 ; Unsigned Binary                            ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_comb:Lab7_comb_inst ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                              ;
; COUNTDOWN      ; 01    ; Unsigned Binary                              ;
; GO             ; 10    ; Unsigned Binary                              ;
; PAUSE          ; 11    ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 2                     ; Signed Integer            ;
; CLK2_DIVIDE_BY                ; 25                    ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 25                    ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 375000                ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll1           ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_control:comb_3 ;
+----------------+---------+--------------------------------------+
; Parameter Name ; Value   ; Type                                 ;
+----------------+---------+--------------------------------------+
; SPI_CLK_FREQ   ; 2000000 ; Signed Integer                       ;
; UPDATE_FREQ    ; 50      ; Signed Integer                       ;
+----------------+---------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:control ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; h_pixels       ; 640   ; Signed Integer                             ;
; h_fp           ; 16    ; Signed Integer                             ;
; h_pulse        ; 96    ; Signed Integer                             ;
; h_bp           ; 48    ; Signed Integer                             ;
; h_pol          ; 0     ; Unsigned Binary                            ;
; v_pixels       ; 480   ; Signed Integer                             ;
; v_fp           ; 10    ; Signed Integer                             ;
; v_pulse        ; 2     ; Signed Integer                             ;
; v_bp           ; 33    ; Signed Integer                             ;
; v_pol          ; 0     ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:control"                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; column[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; row[31..9]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_control:comb_3"                                                                                                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_x ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; data_y ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_comb:Lab7_comb_inst|key_detector:key_detector_inst"                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; KEY  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "KEY[1..1]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_comb:Lab7_comb_inst"                                                                                                                                                           ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_x ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (16 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_y ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (16 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 93                          ;
; cycloneiii_ff         ; 835                         ;
;     CLR               ; 27                          ;
;     ENA               ; 113                         ;
;     ENA CLR           ; 5                           ;
;     ENA SCLR          ; 10                          ;
;     ENA SLD           ; 1                           ;
;     SCLR              ; 11                          ;
;     SLD               ; 2                           ;
;     plain             ; 666                         ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 1885                        ;
;     arith             ; 961                         ;
;         2 data inputs ; 121                         ;
;         3 data inputs ; 840                         ;
;     normal            ; 924                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 34                          ;
;         2 data inputs ; 138                         ;
;         3 data inputs ; 218                         ;
;         4 data inputs ; 533                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 24.80                       ;
; Average LUT depth     ; 10.19                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Apr 05 10:42:18 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7v2 -c Lab7v2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/ip/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file accelerometer/gsensor/hdl/spi_serdes.v
    Info (12023): Found entity 1: spi_serdes File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/accelerometer/gsensor/hdl/spi_serdes.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file accelerometer/gsensor/hdl/spi_control.v
    Info (12023): Found entity 1: spi_control File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/accelerometer/gsensor/hdl/spi_control.v Line: 1
Warning (12125): Using design file lab7v2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Lab7v2 File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at lab7v2.v(89): created implicit net for "c3" File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 89
Warning (10236): Verilog HDL Implicit Net warning at lab7v2.v(110): created implicit net for "c0" File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 110
Warning (10236): Verilog HDL Implicit Net warning at lab7v2.v(111): created implicit net for "c1" File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 111
Warning (10236): Verilog HDL Implicit Net warning at lab7v2.v(112): created implicit net for "c2" File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 112
Critical Warning (10846): Verilog HDL Instantiation warning at lab7v2.v(134): instance has no name File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 134
Info (12127): Elaborating entity "Lab7v2" for the top level hierarchy
Warning (10270): Verilog HDL Case Statement warning at lab7v2.v(175): incomplete case statement has no default case item File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 175
Warning (10270): Verilog HDL Case Statement warning at lab7v2.v(187): incomplete case statement has no default case item File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 187
Warning (10270): Verilog HDL Case Statement warning at lab7v2.v(199): incomplete case statement has no default case item File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 199
Warning (10240): Verilog HDL Always Construct warning at lab7v2.v(173): inferring latch(es) for variable "HEX0_r", which holds its previous value in one or more paths through the always construct File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Warning (10240): Verilog HDL Always Construct warning at lab7v2.v(173): inferring latch(es) for variable "HEX1_r", which holds its previous value in one or more paths through the always construct File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Warning (10240): Verilog HDL Always Construct warning at lab7v2.v(173): inferring latch(es) for variable "HEX2_r", which holds its previous value in one or more paths through the always construct File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX2_r[0]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX2_r[1]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX2_r[2]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX2_r[3]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX2_r[4]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX2_r[5]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX2_r[6]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX2_r[7]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX1_r[0]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX1_r[1]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX1_r[2]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX1_r[3]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX1_r[4]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX1_r[5]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX1_r[6]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX1_r[7]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX0_r[0]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX0_r[1]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX0_r[2]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX0_r[3]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX0_r[4]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX0_r[5]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX0_r[6]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Info (10041): Inferred latch for "HEX0_r[7]" at lab7v2.v(173) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
Warning (12125): Using design file lab7_comb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Lab7_comb File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 1
Info (12128): Elaborating entity "Lab7_comb" for hierarchy "Lab7_comb:Lab7_comb_inst" File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 104
Warning (12125): Using design file smoothing_filter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: smoothing_filter File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/smoothing_filter.v Line: 6
Info (12128): Elaborating entity "smoothing_filter" for hierarchy "Lab7_comb:Lab7_comb_inst|smoothing_filter:smoothing_filter_inst" File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 67
Warning (12125): Using design file scale_and_saturate.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: scale_and_saturate File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/scale_and_saturate.v Line: 7
Info (12128): Elaborating entity "scale_and_saturate" for hierarchy "Lab7_comb:Lab7_comb_inst|scale_and_saturate:scale_and_saturate_inst" File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 75
Warning (12125): Using design file speed_select.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: speed_select File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/speed_select.v Line: 7
Info (12128): Elaborating entity "speed_select" for hierarchy "Lab7_comb:Lab7_comb_inst|speed_select:speed_select_inst" File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 80
Warning (12125): Using design file block_size.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: block_size File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/block_size.v Line: 7
Info (12128): Elaborating entity "block_size" for hierarchy "Lab7_comb:Lab7_comb_inst|block_size:block_size_inst" File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 85
Warning (12125): Using design file key_detector.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: key_detector File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/key_detector.v Line: 1
Info (12128): Elaborating entity "key_detector" for hierarchy "Lab7_comb:Lab7_comb_inst|key_detector:key_detector_inst" File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 91
Warning (12125): Using design file shape_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: shape_rom File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/shape_rom.v Line: 3
Info (12128): Elaborating entity "shape_rom" for hierarchy "Lab7_comb:Lab7_comb_inst|shape_rom:shape_rom_inst" File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 97
Warning (10030): Net "rom.data_a" at shape_rom.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/shape_rom.v Line: 8
Warning (10030): Net "rom.waddr_a" at shape_rom.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/shape_rom.v Line: 8
Warning (10030): Net "rom.we_a" at shape_rom.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/shape_rom.v Line: 8
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 114
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/ip/pll.v Line: 102
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/ip/pll.v Line: 102
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/ip/pll.v Line: 102
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "25"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "375000"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll1.v
    Info (12023): Found entity 1: pll_altpll1 File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/db/pll_altpll1.v Line: 29
Info (12128): Elaborating entity "pll_altpll1" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "spi_control" for hierarchy "spi_control:comb_3" File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 134
Info (10264): Verilog HDL Case Statement information at spi_control.v(199): all case item expressions in this case statement are onehot File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/accelerometer/gsensor/hdl/spi_control.v Line: 199
Info (12128): Elaborating entity "spi_serdes" for hierarchy "spi_control:comb_3|spi_serdes:serdes" File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/accelerometer/gsensor/hdl/spi_control.v Line: 127
Warning (10230): Verilog HDL assignment warning at spi_serdes.v(78): truncated value with size 32 to match size of target (4) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/accelerometer/gsensor/hdl/spi_serdes.v Line: 78
Warning (10230): Verilog HDL assignment warning at spi_serdes.v(91): truncated value with size 32 to match size of target (4) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/accelerometer/gsensor/hdl/spi_serdes.v Line: 91
Warning (12125): Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_controller File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/vga_controller.v Line: 5
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:control" File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 146
Warning (10230): Verilog HDL assignment warning at vga_controller.v(47): truncated value with size 32 to match size of target (10) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/vga_controller.v Line: 47
Warning (10230): Verilog HDL assignment warning at vga_controller.v(51): truncated value with size 32 to match size of target (10) File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/vga_controller.v Line: 51
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "data_x[16]" is missing source, defaulting to GND File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 63
    Warning (12110): Net "data_y[16]" is missing source, defaulting to GND File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 63
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "Lab7_comb:Lab7_comb_inst|shape_rom:shape_rom_inst|rom" is uninferred because MIF is not supported for the selected family File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/shape_rom.v Line: 8
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GSENSOR_SDI" and its non-tri-state driver. File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 41
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 43
Warning (13012): Latch HEX0_r[0] has unsafe behavior File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst|score_low[1] File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 103
Warning (13012): Latch HEX0_r[1] has unsafe behavior File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst|score_low[2] File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 103
Warning (13012): Latch HEX0_r[2] has unsafe behavior File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst|score_low[1] File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 103
Warning (13012): Latch HEX0_r[3] has unsafe behavior File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst|score_low[2] File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 103
Warning (13012): Latch HEX0_r[4] has unsafe behavior File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst|score_low[1] File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 103
Warning (13012): Latch HEX0_r[5] has unsafe behavior File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst|score_low[1] File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 103
Warning (13012): Latch HEX0_r[6] has unsafe behavior File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst|score_low[1] File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 103
Warning (13012): Latch HEX1_r[0] has unsafe behavior File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst|score_mid[1] File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 103
Warning (13012): Latch HEX1_r[1] has unsafe behavior File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst|score_mid[2] File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 103
Warning (13012): Latch HEX1_r[2] has unsafe behavior File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst|score_mid[1] File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 103
Warning (13012): Latch HEX1_r[3] has unsafe behavior File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst|score_mid[2] File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 103
Warning (13012): Latch HEX1_r[4] has unsafe behavior File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst|score_mid[1] File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 103
Warning (13012): Latch HEX1_r[5] has unsafe behavior File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst|score_mid[1] File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 103
Warning (13012): Latch HEX1_r[6] has unsafe behavior File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst|score_mid[1] File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 103
Warning (13012): Latch HEX2_r[0] has unsafe behavior File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst|score_high[1] File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 103
Warning (13012): Latch HEX2_r[1] has unsafe behavior File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst|score_high[2] File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 103
Warning (13012): Latch HEX2_r[2] has unsafe behavior File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst|score_high[1] File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 103
Warning (13012): Latch HEX2_r[3] has unsafe behavior File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst|score_high[2] File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 103
Warning (13012): Latch HEX2_r[4] has unsafe behavior File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst|score_high[1] File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 103
Warning (13012): Latch HEX2_r[5] has unsafe behavior File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst|score_high[1] File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 103
Warning (13012): Latch HEX2_r[6] has unsafe behavior File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 173
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst|score_high[1] File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v Line: 103
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GSENSOR_SDI~synth" File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 41
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 14
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 15
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 16
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 17
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 17
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 17
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 17
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 17
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 17
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 17
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 17
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 18
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 18
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 18
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 18
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 18
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 18
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 18
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 18
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 19
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 19
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 19
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 19
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 19
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 19
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 19
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 19
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/Lab7v2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 9
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 11
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 39
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v Line: 39
Info (21057): Implemented 2536 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 74 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 2442 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings
    Info: Peak virtual memory: 714 megabytes
    Info: Processing ended: Thu Apr 05 10:42:32 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/Lab7v2.map.smsg.


