#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00769F38 .scope module, "circuitoRam" "circuitoRam" 2 125;
 .timescale 0 0;
L_007745A0 .functor AND 1, v0076DB80_0, C4<z>, v0076DA78_0, C4<1>;
L_00774610 .functor NOT 1, L_007B2810, C4<0>, C4<0>, C4<0>;
L_00774808 .functor NOT 1, L_007B28C0, C4<0>, C4<0>, C4<0>;
L_007748B0 .functor NOT 1, L_007B2970, C4<0>, C4<0>, C4<0>;
L_00774958 .functor NOT 1, L_007B2A20, C4<0>, C4<0>, C4<0>;
L_00774A38 .functor AND 1, L_007B3318, v0076DA78_0, C4<1>, C4<1>;
L_00774A70 .functor AND 1, L_007B33C8, v0076DA78_0, C4<1>, C4<1>;
L_00774AE0 .functor AND 1, L_007B3478, v0076DA78_0, C4<1>, C4<1>;
L_00774B88 .functor AND 1, L_007B3528, v0076DA78_0, C4<1>, C4<1>;
v0076DBD8_0 .net *"_s10", 0 0, L_00774610; 1 drivers
v0076DC30_0 .net *"_s13", 0 0, L_007B2810; 1 drivers
v0076DC88_0 .net *"_s14", 0 0, L_00774808; 1 drivers
v0076DCE0_0 .net *"_s17", 0 0, L_007B28C0; 1 drivers
v0076DD38_0 .net *"_s18", 0 0, L_007748B0; 1 drivers
v0076DD90_0 .net *"_s21", 0 0, L_007B2970; 1 drivers
v007B1EC8_0 .net *"_s22", 0 0, L_00774958; 1 drivers
v007B1F20_0 .net *"_s25", 0 0, L_007B2A20; 1 drivers
v007B1F78_0 .net *"_s66", 0 0, L_00774A38; 1 drivers
v007B1FD0_0 .net *"_s69", 0 0, L_007B3318; 1 drivers
v007B2028_0 .net *"_s70", 0 0, L_00774A70; 1 drivers
v007B2080_0 .net *"_s73", 0 0, L_007B33C8; 1 drivers
v007B20D8_0 .net *"_s74", 0 0, L_00774AE0; 1 drivers
v007B2130_0 .net *"_s77", 0 0, L_007B3478; 1 drivers
v007B2188_0 .net *"_s78", 0 0, L_00774B88; 1 drivers
v007B21E0_0 .net *"_s8", 0 0, L_007745A0; 1 drivers
v007B2238_0 .net *"_s81", 0 0, L_007B3528; 1 drivers
v007B2290_0 .net "addr", 0 0, v0076DA78_0; 1 drivers
v007B22E8_0 .net "clear", 0 0, v0076DB28_0; 1 drivers
v007B2340_0 .net "clk", 0 0, v0076DB80_0; 1 drivers
RS_0077C2DC .resolv tri, L_007B27B8, L_007B2868, L_007B2918, L_007B29C8;
v007B2398_0 .net8 "invert", 3 0, RS_0077C2DC; 4 drivers
RS_0077C2F4 .resolv tri, L_007B2600, L_007B2658, L_007B26B0, L_007B2708;
v007B23F0_0 .net8 "load", 3 0, RS_0077C2F4; 4 drivers
RS_0077C30C .resolv tri, L_007B2A78, L_007B2C30, L_007B2DE8, L_007B3108;
v007B2448_0 .net8 "q", 3 0, RS_0077C30C; 4 drivers
RS_0077C324 .resolv tri, L_007B2AD0, L_007B2C88, L_007B2E40, L_007B3160;
v007B24A0_0 .net8 "qnot", 3 0, RS_0077C324; 4 drivers
v007B24F8_0 .net "rw", 0 0, C4<z>; 0 drivers
RS_0077C354/0/0 .resolv tri, L_007B2760, L_007B32C0, L_007B3370, L_007B3420;
RS_0077C354/0/4 .resolv tri, L_007B34D0, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_0077C354 .resolv tri, RS_0077C354/0/0, RS_0077C354/0/4, C4<zzzzz>, C4<zzzzz>;
v007B2550_0 .net8 "saidas", 4 0, RS_0077C354; 5 drivers
v007B25A8_0 .net "writread", 0 0, v0076D708_0; 1 drivers
L_007B2600 .part/pv v0076D9C8_0, 0, 1, 4;
L_007B2658 .part/pv v0076D918_0, 1, 1, 4;
L_007B26B0 .part/pv v0076D868_0, 2, 1, 4;
L_007B2708 .part/pv v0076D7B8_0, 3, 1, 4;
L_007B2760 .part/pv L_007745A0, 0, 1, 5;
L_007B27B8 .part/pv L_00774610, 0, 1, 4;
L_007B2810 .part RS_0077C2F4, 0, 1;
L_007B2868 .part/pv L_00774808, 1, 1, 4;
L_007B28C0 .part RS_0077C2F4, 1, 1;
L_007B2918 .part/pv L_007748B0, 2, 1, 4;
L_007B2970 .part RS_0077C2F4, 2, 1;
L_007B29C8 .part/pv L_00774958, 3, 1, 4;
L_007B2A20 .part RS_0077C2F4, 3, 1;
L_007B2A78 .part/pv v0076D600_0, 0, 1, 4;
L_007B2AD0 .part/pv v0076D658_0, 0, 1, 4;
L_007B2B28 .part RS_0077C2F4, 0, 1;
L_007B2B80 .part RS_0077C2DC, 0, 1;
L_007B2BD8 .part RS_0077C354, 0, 1;
L_007B2C30 .part/pv v0076D3F0_0, 1, 1, 4;
L_007B2C88 .part/pv v0076D448_0, 1, 1, 4;
L_007B2CE0 .part RS_0077C2F4, 1, 1;
L_007B2D38 .part RS_0077C2DC, 1, 1;
L_007B2D90 .part RS_0077C354, 0, 1;
L_007B2DE8 .part/pv v0076D1E0_0, 2, 1, 4;
L_007B2E40 .part/pv v0076D238_0, 2, 1, 4;
L_007B3000 .part RS_0077C2F4, 2, 1;
L_007B3058 .part RS_0077C2DC, 2, 1;
L_007B30B0 .part RS_0077C354, 0, 1;
L_007B3108 .part/pv v0076CFD0_0, 3, 1, 4;
L_007B3160 .part/pv v0076D028_0, 3, 1, 4;
L_007B31B8 .part RS_0077C2F4, 3, 1;
L_007B3210 .part RS_0077C2DC, 3, 1;
L_007B3268 .part RS_0077C354, 0, 1;
L_007B32C0 .part/pv L_00774A38, 1, 1, 5;
L_007B3318 .part RS_0077C30C, 0, 1;
L_007B3370 .part/pv L_00774A70, 2, 1, 5;
L_007B33C8 .part RS_0077C30C, 1, 1;
L_007B3420 .part/pv L_00774AE0, 3, 1, 5;
L_007B3478 .part RS_0077C30C, 2, 1;
L_007B34D0 .part/pv L_00774B88, 4, 1, 5;
L_007B3528 .part RS_0077C30C, 3, 1;
S_0076A7B8 .scope module, "teste1" "clock" 2 137, 2 34, S_00769F38;
 .timescale 0 0;
v0076DB80_0 .var "clk", 0 0;
S_0076A730 .scope module, "teste2" "limpar" 2 138, 2 46, S_00769F38;
 .timescale 0 0;
v0076DAD0_0 .alias "clk", 0 0, v007B2340_0;
v0076DB28_0 .var "sinal", 0 0;
S_0076A6A8 .scope module, "teste3" "endereco" 2 139, 2 88, S_00769F38;
 .timescale 0 0;
v0076DA20_0 .alias "clk", 0 0, v007B2340_0;
v0076DA78_0 .var "sinal", 0 0;
S_0076A620 .scope module, "teste4" "carga" 2 140, 2 56, S_00769F38;
 .timescale 0 0;
v0076D970_0 .alias "clk", 0 0, v007B2340_0;
v0076D9C8_0 .var "sinal", 0 0;
S_0076A598 .scope module, "teste5" "cargasec" 2 141, 2 71, S_00769F38;
 .timescale 0 0;
v0076D8C0_0 .alias "clk", 0 0, v007B2340_0;
v0076D918_0 .var "sinal", 0 0;
S_0076A510 .scope module, "teste6" "carga" 2 142, 2 56, S_00769F38;
 .timescale 0 0;
v0076D810_0 .alias "clk", 0 0, v007B2340_0;
v0076D868_0 .var "sinal", 0 0;
S_0076A488 .scope module, "teste7" "cargasec" 2 143, 2 71, S_00769F38;
 .timescale 0 0;
v0076D760_0 .alias "clk", 0 0, v007B2340_0;
v0076D7B8_0 .var "sinal", 0 0;
S_00769C90 .scope module, "teste8" "rw" 2 144, 2 106, S_00769F38;
 .timescale 0 0;
v0076D6B0_0 .alias "clk", 0 0, v007B2340_0;
v0076D708_0 .var "sinal", 0 0;
E_0076BD50 .event posedge, v0076D6B0_0;
S_00769D18 .scope module, "teste14" "jkff" 2 150, 2 7, S_00769F38;
 .timescale 0 0;
v0076D4A0_0 .alias "clear", 0 0, v007B22E8_0;
v0076D4F8_0 .net "clk", 0 0, L_007B2BD8; 1 drivers
v0076D550_0 .net "j", 0 0, L_007B2B28; 1 drivers
v0076D5A8_0 .net "k", 0 0, L_007B2B80; 1 drivers
v0076D600_0 .var "q", 0 0;
v0076D658_0 .var "qnot", 0 0;
E_0076BD10 .event posedge, v0076D4F8_0;
S_00769DA0 .scope module, "teste15" "jkff" 2 151, 2 7, S_00769F38;
 .timescale 0 0;
v0076D290_0 .alias "clear", 0 0, v007B22E8_0;
v0076D2E8_0 .net "clk", 0 0, L_007B2D90; 1 drivers
v0076D340_0 .net "j", 0 0, L_007B2CE0; 1 drivers
v0076D398_0 .net "k", 0 0, L_007B2D38; 1 drivers
v0076D3F0_0 .var "q", 0 0;
v0076D448_0 .var "qnot", 0 0;
E_0076BCD0 .event posedge, v0076D2E8_0;
S_00769E28 .scope module, "teste16" "jkff" 2 152, 2 7, S_00769F38;
 .timescale 0 0;
v0076D080_0 .alias "clear", 0 0, v007B22E8_0;
v0076D0D8_0 .net "clk", 0 0, L_007B30B0; 1 drivers
v0076D130_0 .net "j", 0 0, L_007B3000; 1 drivers
v0076D188_0 .net "k", 0 0, L_007B3058; 1 drivers
v0076D1E0_0 .var "q", 0 0;
v0076D238_0 .var "qnot", 0 0;
E_008CC970 .event posedge, v0076D0D8_0;
S_00769EB0 .scope module, "teste17" "jkff" 2 153, 2 7, S_00769F38;
 .timescale 0 0;
v0076CE70_0 .alias "clear", 0 0, v007B22E8_0;
v0076CEC8_0 .net "clk", 0 0, L_007B3268; 1 drivers
v0076CF20_0 .net "j", 0 0, L_007B31B8; 1 drivers
v0076CF78_0 .net "k", 0 0, L_007B3210; 1 drivers
v0076CFD0_0 .var "q", 0 0;
v0076D028_0 .var "qnot", 0 0;
E_008CC730 .event posedge, v0076CEC8_0;
    .scope S_0076A7B8;
T_0 ;
    %set/v v0076DB80_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0076A7B8;
T_1 ;
    %delay 6, 0;
    %load/v 8, v0076DB80_0, 1;
    %inv 8, 1;
    %set/v v0076DB80_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0076A730;
T_2 ;
    %wait E_0076BD50;
    %set/v v0076DB28_0, 0, 1;
    %delay 18, 0;
    %set/v v0076DB28_0, 1, 1;
    %delay 300, 0;
    %set/v v0076DB28_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0076A6A8;
T_3 ;
    %wait E_0076BD50;
    %set/v v0076DA78_0, 0, 1;
    %delay 18, 0;
    %set/v v0076DA78_0, 1, 1;
    %delay 12, 0;
    %set/v v0076DA78_0, 0, 1;
    %delay 42, 0;
    %set/v v0076DA78_0, 1, 1;
    %delay 12, 0;
    %set/v v0076DA78_0, 0, 1;
    %delay 42, 0;
    %set/v v0076DA78_0, 1, 1;
    %delay 12, 0;
    %set/v v0076DA78_0, 0, 1;
    %delay 42, 0;
    %set/v v0076DA78_0, 1, 1;
    %delay 12, 0;
    %set/v v0076DA78_0, 0, 1;
    %delay 42, 0;
    %set/v v0076DA78_0, 1, 1;
    %delay 12, 0;
    %set/v v0076DA78_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0076A620;
T_4 ;
    %wait E_0076BD50;
    %set/v v0076D9C8_0, 0, 1;
    %delay 18, 0;
    %set/v v0076D9C8_0, 1, 1;
    %delay 12, 0;
    %set/v v0076D9C8_0, 0, 1;
    %delay 96, 0;
    %set/v v0076D9C8_0, 1, 1;
    %delay 12, 0;
    %set/v v0076D9C8_0, 0, 1;
    %delay 96, 0;
    %set/v v0076D9C8_0, 1, 1;
    %delay 12, 0;
    %set/v v0076D9C8_0, 0, 1;
    %delay 96, 0;
    %set/v v0076D9C8_0, 1, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0076A598;
T_5 ;
    %wait E_0076BD50;
    %set/v v0076D918_0, 0, 1;
    %delay 72, 0;
    %set/v v0076D918_0, 1, 1;
    %delay 12, 0;
    %set/v v0076D918_0, 0, 1;
    %delay 96, 0;
    %set/v v0076D918_0, 1, 1;
    %delay 12, 0;
    %set/v v0076D918_0, 0, 1;
    %delay 96, 0;
    %set/v v0076D918_0, 1, 1;
    %delay 12, 0;
    %set/v v0076D918_0, 0, 1;
    %delay 96, 0;
    %set/v v0076D918_0, 1, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0076A510;
T_6 ;
    %wait E_0076BD50;
    %set/v v0076D868_0, 0, 1;
    %delay 18, 0;
    %set/v v0076D868_0, 1, 1;
    %delay 12, 0;
    %set/v v0076D868_0, 0, 1;
    %delay 96, 0;
    %set/v v0076D868_0, 1, 1;
    %delay 12, 0;
    %set/v v0076D868_0, 0, 1;
    %delay 96, 0;
    %set/v v0076D868_0, 1, 1;
    %delay 12, 0;
    %set/v v0076D868_0, 0, 1;
    %delay 96, 0;
    %set/v v0076D868_0, 1, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0076A488;
T_7 ;
    %wait E_0076BD50;
    %set/v v0076D7B8_0, 0, 1;
    %delay 72, 0;
    %set/v v0076D7B8_0, 1, 1;
    %delay 12, 0;
    %set/v v0076D7B8_0, 0, 1;
    %delay 96, 0;
    %set/v v0076D7B8_0, 1, 1;
    %delay 12, 0;
    %set/v v0076D7B8_0, 0, 1;
    %delay 96, 0;
    %set/v v0076D7B8_0, 1, 1;
    %delay 12, 0;
    %set/v v0076D7B8_0, 0, 1;
    %delay 96, 0;
    %set/v v0076D7B8_0, 1, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00769C90;
T_8 ;
    %wait E_0076BD50;
    %set/v v0076D708_0, 0, 1;
    %delay 18, 0;
    %set/v v0076D708_0, 1, 1;
    %delay 12, 0;
    %set/v v0076D708_0, 0, 1;
    %delay 42, 0;
    %set/v v0076D708_0, 1, 1;
    %delay 12, 0;
    %set/v v0076D708_0, 0, 1;
    %delay 42, 0;
    %set/v v0076D708_0, 1, 1;
    %delay 12, 0;
    %set/v v0076D708_0, 0, 1;
    %delay 42, 0;
    %set/v v0076D708_0, 1, 1;
    %delay 12, 0;
    %set/v v0076D708_0, 0, 1;
    %delay 42, 0;
    %set/v v0076D708_0, 1, 1;
    %delay 12, 0;
    %set/v v0076D708_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_00769D18;
T_9 ;
    %wait E_0076BD10;
    %load/v 8, v0076D4A0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D658_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0076D550_0, 1;
    %load/v 9, v0076D5A8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D600_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D658_0, 0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v0076D550_0, 1;
    %inv 8, 1;
    %load/v 9, v0076D5A8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D658_0, 0, 1;
    %jmp T_9.5;
T_9.4 ;
    %load/v 8, v0076D550_0, 1;
    %load/v 9, v0076D5A8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.6, 8;
    %load/v 8, v0076D600_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D600_0, 0, 8;
    %load/v 8, v0076D658_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D658_0, 0, 8;
T_9.6 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00769DA0;
T_10 ;
    %wait E_0076BCD0;
    %load/v 8, v0076D290_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D3F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D448_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0076D340_0, 1;
    %load/v 9, v0076D398_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D3F0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D448_0, 0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0076D340_0, 1;
    %inv 8, 1;
    %load/v 9, v0076D398_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D3F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D448_0, 0, 1;
    %jmp T_10.5;
T_10.4 ;
    %load/v 8, v0076D340_0, 1;
    %load/v 9, v0076D398_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.6, 8;
    %load/v 8, v0076D3F0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D3F0_0, 0, 8;
    %load/v 8, v0076D448_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D448_0, 0, 8;
T_10.6 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00769E28;
T_11 ;
    %wait E_008CC970;
    %load/v 8, v0076D080_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D1E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D238_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0076D130_0, 1;
    %load/v 9, v0076D188_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D1E0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D238_0, 0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v0076D130_0, 1;
    %inv 8, 1;
    %load/v 9, v0076D188_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D1E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D238_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %load/v 8, v0076D130_0, 1;
    %load/v 9, v0076D188_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.6, 8;
    %load/v 8, v0076D1E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D1E0_0, 0, 8;
    %load/v 8, v0076D238_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D238_0, 0, 8;
T_11.6 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00769EB0;
T_12 ;
    %wait E_008CC730;
    %load/v 8, v0076CE70_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0076CFD0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D028_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0076CF20_0, 1;
    %load/v 9, v0076CF78_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0076CFD0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D028_0, 0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v0076CF20_0, 1;
    %inv 8, 1;
    %load/v 9, v0076CF78_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0076CFD0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D028_0, 0, 1;
    %jmp T_12.5;
T_12.4 ;
    %load/v 8, v0076CF20_0, 1;
    %load/v 9, v0076CF78_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.6, 8;
    %load/v 8, v0076CFD0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0076CFD0_0, 0, 8;
    %load/v 8, v0076D028_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0076D028_0, 0, 8;
T_12.6 ;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00769F38;
T_13 ;
    %vpi_call 2 161 "$display", "Exercicio 01";
    %vpi_call 2 162 "$display", "Autor: Rodolfo Herman - 451612";
    %vpi_call 2 163 "$display", "\012RAM 1x4\012";
    %vpi_call 2 164 "$monitor", "CLEAR = %b   ENDERE\307O = %b   CARGA = %b%b%b%b   RW = %b   CLOCK = %b   SAIDA FLIP-FLOP = %b%b%b%b   SAIDA = %b%b%b%b", v007B22E8_0, v007B2290_0, &PV<v007B23F0_0, 3, 1>, &PV<v007B23F0_0, 2, 1>, &PV<v007B23F0_0, 1, 1>, &PV<v007B23F0_0, 0, 1>, v007B25A8_0, v007B2340_0, &PV<v007B2448_0, 3, 1>, &PV<v007B2448_0, 2, 1>, &PV<v007B2448_0, 1, 1>, &PV<v007B2448_0, 0, 1>, &PV<v007B2550_0, 4, 1>, &PV<v007B2550_0, 3, 1>, &PV<v007B2550_0, 2, 1>, &PV<v007B2550_0, 1, 1>;
    %vpi_call 2 165 "$dumpfile", "Exercicio01.vcd";
    %vpi_call 2 166 "$dumpvars", 2'sb01, v007B2340_0, v007B2290_0, v007B23F0_0, v007B25A8_0, v007B22E8_0;
    %delay 300, 0;
    %vpi_call 2 167 "$finish";
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "exercicio01.v";
