<html><body>
<pre>
 
cpldfit:  version P.68d                             Xilinx Inc.
                                  No Fit Report
Design Name: RAMCtrl                             Date: 11-30-2015, 11:50PM
Device Used: XC95144XL-10-TQ100
Fitting Status: Placement Failed

**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'RAMCtrl.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'clk' based upon the LOC
   constraint 'P22'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'ECS' based upon the LOC
   constraint 'P23'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1007 - Removing unused input(s) 'A<14>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A<15>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A<8>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ECS'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'IDE_IRQ'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:10.000nS:VALID:20.000nS:BEFORE:clk:FALLING is invalid for CPLD designs.
   This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:10.000nS:VALID:20.000nS:BEFORE:clk:RISING is invalid for CPLD designs.
   This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:10.000nS:VALID:20.000nS:BEFORE:clk:RISING is invalid for CPLD designs.
   This constraint will be ignored.
WARNING:Cpld:896 - Unable to map all desired signals into function block, FB1,
   because too many function block product terms are required. Buffering output
   signal ROM_OE to allow all signals assigned to this function block to be
   placed.
ERROR:Cpld:899 - Cannot place pin assigned signal IDE_A<1> in its specified
   location. Too many function block product terms required.
ERROR:Cpld:892 - Cannot place signal DSACK_32BIT_D2. Consider reducing the
   collapsing input limit or the product term limit to prevent the fitter from
   creating high input and/or high product term functions.
ERROR:Cpld:868 - Cannot fit the design into any of the specified devices with
   the selected implementation options.
*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
82 /144 ( 57%) 600 /720  ( 83%) 371/432 ( 86%)   51 /144 ( 35%) 67 /81  ( 83%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          13/18       54/54*      73/90      10/11
FB2           5/18       39/54       62/90      10/10*
FB3          11/18       51/54       81/90       7/10
FB4          12/18       48/54       76/90      10/10*
FB5          10/18       40/54       77/90       5/10
FB6          10/18       53/54       89/90       9/10
FB7          16/18       36/54       52/90       9/10
FB8           5/18       50/54       90/90*      7/10
             -----       -----       -----      -----    
             82/144     371/432     600/720     67/81 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   34          34    |  I/O              :    61      73
Output        :   27          27    |  GCK/IO           :     1       3
Bidirectional :    4           4    |  GTS/IO           :     4       4
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     67          67

** Power Data **

There are 85 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 31 Outputs **

Signal                                      Total Total Loc     Pin  Pin     Pin     
Name                                        Pts   Inps          No.  Type    Use     
nRAM_SEL                                    25    33    FB1_2   11   I/O     O       
DSACK<1>                                    2     4     FB1_3   12   I/O     O       
DSACK<0>                                    18    21    FB1_5   13   I/O     O       
BYTE<0>                                     5     6     FB1_6   14   I/O     O       
BYTE<1>                                     4     6     FB1_8   15   I/O     O       
ROM_OE                                      1     1     FB1_9   16   I/O     O       
BYTE<3>                                     3     4     FB1_11  17   I/O     O       
BYTE<2>                                     3     6     FB1_12  18   I/O     O       
D<3>                                        4     22    FB1_15  20   I/O     I/O     
IDE_DIR                                     26    27    FB2_6   2    GTS/I/O O       
ROM_WE                                      0     0     FB2_12  7    I/O     O       
ROM_EN                                      0     0     FB2_14  8    I/O     O       
D<2>                                        4     22    FB3_6   25   I/O     I/O     
D<0>                                        4     22    FB3_9   28   I/O     I/O     
D<1>                                        4     22    FB3_11  29   I/O     I/O     
WE<0>                                       10    20    FB3_12  30   I/O     O       
OE<0>                                       4     18    FB3_14  32   I/O     O       
WE<1>                                       12    20    FB3_15  33   I/O     O       
OE<1>                                       11    19    FB3_17  34   I/O     O       
STERM                                       0     0     FB4_6   90   I/O     O       
IDE_CS<0>                                   1     1     FB4_8   91   I/O     O       
IDE_CS<1>                                   1     1     FB4_9   92   I/O     O       
IDE_A<0>                                    1     1     FB4_11  93   I/O     O       
IDE_A<2>                                    1     1     FB4_12  94   I/O     O       
IDE_A<1>                                    1     1     FB4_14  95   I/O     O       
IDE_R                                       26    27    FB4_15  96   I/O     O       
IDE_W                                       3     5     FB4_17  97   I/O     O       
IO4                                         1     1     FB5_9   40   I/O     O       
IO5                                         1     1     FB5_11  41   I/O     O       
INT2                                        0     0     FB5_12  42   I/O     O       
CIIN                                        17    19    FB5_17  49   I/O     O       

** 51 Buried Nodes **

Signal                                      Total Total Loc     
Name                                        Pts   Inps          
nDS_D0                                      1     1     FB1_7   
$OpTx$FX_DC$538                             2     2     FB1_10  
$OpTx$FX_DC$537                             2     2     FB1_13  
IDE_DSACK_D3                                3     4     FB1_14  
Dout1<3>                                    16    27    FB2_4   
Dout1<1>                                    20    27    FB2_17  
$OpTx$DEC_IDE_W_S$1                         23    24    FB3_4   
IDE_DSACK_D2                                3     4     FB3_7   
AUTO_CONFIG_DONE<1>                         3     4     FB3_8   
AUTO_CONFIG_DONE<0>                         3     4     FB3_10  
IDE_ENABLE                                  25    26    FB4_2   
IDE_DSACK_D1                                3     4     FB4_5   
DSACK_16BIT                                 7     8     FB4_7   
$OpTx$DEC_OE_0$0                            7     18    FB4_10  
IDE_DSACK_D0                                26    27    FB5_2   
nDS_D1                                      1     1     FB5_4   
$OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402       25    25    FB5_7   
$OpTx$FX_DC$1136                            2     2     FB5_10  
$OpTx$FX_DC$1134                            2     2     FB5_13  
$OpTx$DEC_IDE_W_S$2                         2     4     FB5_14  
SHUT_UP<0>                                  1     27    FB6_1   
ROM_OE_BUFR                                 26    27    FB6_3   
Dout1_not0001/Dout1_not0001_D2              2     20    FB6_6   
$OpTx$$OpTx$FX_DC$539_INV$1398              1     2     FB6_7   
Dout1<2>                                    16    27    FB6_8   
BASEADR_4MB<1>                              3     29    FB6_10  
AUTO_CONFIG_DONE_CYCLE<0>                   2     27    FB6_11  
DSACK_32BIT_D1                              17    20    FB6_14  
Dout1<0>                                    20    28    FB6_16  
SHUT_UP<1>                                  1     28    FB6_18  
BASEADR_4MB<2>                              3     30    FB7_1   
$OpTx$FX_DC$541                             2     2     FB7_2   
Dout2<3>                                    21    28    FB7_4   
AUTO_CONFIG_DONE_CYCLE<1>                   2     28    FB7_6   
BASEADR<0>                                  2     28    FB7_7   
BASEADR<1>                                  2     28    FB7_8   
BASEADR<2>                                  2     28    FB7_9   
BASEADR_4MB<0>                              2     28    FB7_10  
IDE_BASEADR<0>                              2     29    FB7_11  
IDE_BASEADR<1>                              2     29    FB7_12  

Signal                                      Total Total Loc     
Name                                        Pts   Inps          
IDE_BASEADR<2>                              2     29    FB7_13  
IDE_BASEADR<3>                              2     29    FB7_14  
IDE_BASEADR<4>                              2     29    FB7_15  
IDE_BASEADR<5>                              2     29    FB7_16  
IDE_BASEADR<6>                              2     29    FB7_17  
IDE_BASEADR<7>                              2     29    FB7_18  
CIIN_mux0000/CIIN_mux0000_TRST              25    33    FB8_3   
AUTO_CONFIG_D0                              6     23    FB8_7   
Dout2<0>                                    19    28    FB8_9   
Dout2<2>                                    20    28    FB8_13  
Dout2<1>                                    20    28    FB8_17  

** 36 Inputs **

Signal                                      Loc     Pin  Pin     Pin     
Name                                                No.  Type    Use     
clk                                         FB1_17  22   GCK/I/O GCK
reset                                       FB2_2   99   GSR/I/O GSR
nAS                                         FB2_5   1    GTS/I/O I
A<25>                                       FB2_8   3    GTS/I/O I
SIZ<1>                                      FB2_9   4    GTS/I/O I
SIZ<0>                                      FB2_11  6    I/O     I
nDS                                         FB2_15  9    I/O     I
RW                                          FB2_17  10   I/O     I
A<31>                                       FB4_2   87   I/O     I
A<30>                                       FB4_5   89   I/O     I
IDE_WAIT                                    FB5_8   39   I/O     I
A<18>                                       FB6_2   74   I/O     I
A<23>                                       FB6_5   76   I/O     I
A<22>                                       FB6_6   77   I/O     I
A<21>                                       FB6_8   78   I/O     I
A<26>                                       FB6_9   79   I/O     I
A<24>                                       FB6_12  81   I/O     I
A<29>                                       FB6_14  82   I/O     I
A<27>                                       FB6_15  85   I/O     I
A<28>                                       FB6_17  86   I/O     I
A<2>                                        FB7_2   50   I/O     I
A<1>                                        FB7_5   52   I/O     I
A<0>                                        FB7_6   53   I/O     I
A<5>                                        FB7_8   54   I/O     I
A<4>                                        FB7_9   55   I/O     I
A<3>                                        FB7_11  56   I/O     I
A<19>                                       FB7_14  59   I/O     I
A<6>                                        FB7_15  60   I/O     I
A<11>                                       FB7_17  61   I/O     I
A<10>                                       FB8_2   63   I/O     I
A<9>                                        FB8_5   64   I/O     I
A<13>                                       FB8_8   66   I/O     I
A<12>                                       FB8_9   67   I/O     I
A<16>                                       FB8_11  68   I/O     I
A<17>                                       FB8_14  71   I/O     I
A<20>                                       FB8_15  72   I/O     I

Legend:
Pin No. - ~ - User Assigned
*************************  Summary of UnMapped Logic  ************************

** 3 Buried Nodes **

Signal                                      Total Total User
Name                                        Pts   Inps  Assignment
DSACK_32BIT                                 17    19    
DSACK_32BIT_D2                              17    20    
DSACK_32BIT_mux0002/DSACK_32BIT_mux0002_D2  16    18    

**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               54/0
Number of signals used by logic mapping into function block:  54
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB1_1         (b)     (b)
nRAM_SEL             25      21<- \/1   0     FB1_2   11    I/O     O
DSACK<1>              2       1<- \/4   0     FB1_3   12    I/O     O
(unused)              0       0   \/5   0     FB1_4         (b)     (b)
DSACK<0>             18      13<-   0   0     FB1_5   13    I/O     O
BYTE<0>               5       4<- /\4   0     FB1_6   14    I/O     O
nDS_D0                1       0   /\4   0     FB1_7         (b)     (b)
BYTE<1>               4       0     0   1     FB1_8   15    I/O     O
ROM_OE                1       0     0   4     FB1_9   16    I/O     O
$OpTx$FX_DC$538       2       0     0   3     FB1_10        (b)     (b)
BYTE<3>               3       0     0   2     FB1_11  17    I/O     O
BYTE<2>               3       0     0   2     FB1_12  18    I/O     O
$OpTx$FX_DC$537       2       0     0   3     FB1_13        (b)     (b)
IDE_DSACK_D3          3       0     0   2     FB1_14  19    I/O     (b)
D<3>                  4       0   \/1   0     FB1_15  20    I/O     I/O
(unused)              0       0   \/5   0     FB1_16        (b)     (b)
(unused)              0       0   \/5   0     FB1_17  22    GCK/I/O GCK
(unused)              0       0   \/5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$539_INV$1398         19: A<23>                           37: DSACK_32BIT 
  2: $OpTx$FX_DC$1134                       20: A<24>                           38: Dout1<3> 
  3: $OpTx$FX_DC$1136                       21: A<25>                           39: Dout2<3> 
  4: $OpTx$FX_DC$537                        22: A<26>                           40: IDE_BASEADR<0> 
  5: $OpTx$FX_DC$538                        23: A<27>                           41: IDE_BASEADR<1> 
  6: $OpTx$FX_DC$541                        24: A<28>                           42: IDE_BASEADR<5> 
  7: $OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402  25: A<29>                           43: IDE_BASEADR<6> 
  8: AUTO_CONFIG_D0                         26: A<30>                           44: IDE_BASEADR<7> 
  9: AUTO_CONFIG_DONE<0>                    27: A<31>                           45: IDE_DSACK_D2 
 10: A<0>                                   28: BASEADR<0>                      46: IDE_DSACK_D3 
 11: A<16>                                  29: BASEADR<1>                      47: ROM_OE_BUFR 
 12: A<17>                                  30: BASEADR<2>                      48: RW 
 13: A<18>                                  31: BASEADR_4MB<0>                  49: SHUT_UP<0> 
 14: A<19>                                  32: BASEADR_4MB<1>                  50: SHUT_UP<1> 
 15: A<1>                                   33: BASEADR_4MB<2>                  51: SIZ<0> 
 16: A<20>                                  34: CIIN_mux0000/CIIN_mux0000_TRST  52: SIZ<1> 
 17: A<21>                                  35: DSACK<0>                        53: nAS 
 18: A<22>                                  36: DSACK_16BIT                     54: nDS 

Signal                        1         2         3         4         5         6 FB
Name                0----+----0----+----0----+----0----+----0----+----0----+----0 Inputs
nRAM_SEL             XXXXXX....XXXX.XXXXXXXXXXXXXXXXXX........XXX....XX.......... 33
DSACK<1>             .......X.........................XXX........................ 4
DSACK<0>             ................XXXXXXXXXXXXXXXXXX..X...........X...X....... 21
BYTE<0>              .........X....X................................X..XXX....... 6
nDS_D0               .....................................................X...... 1
BYTE<1>              .........X....X................................X..XXX....... 6
ROM_OE               ..............................................X............. 1
$OpTx$FX_DC$538      ...........X............................X................... 2
BYTE<3>              .........X....X................................X....X....... 4
BYTE<2>              .........X....X................................X..XXX....... 6
$OpTx$FX_DC$537      ..........X............................X.................... 2
IDE_DSACK_D3         ......X.....................................XX......X....... 4
D<3>                 X.......X.XXXX.XXXXXXXXXXXX..........XX........X....X....... 22
                    0----+----1----+----2----+----3----+----4----+----5----+----6
                              0         0         0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               39/15
Number of signals used by logic mapping into function block:  39
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB2_1         (b)     (b)
(unused)              0       0   \/5   0     FB2_2   99    GSR/I/O GSR
(unused)              0       0   \/5   0     FB2_3         (b)     (b)
Dout1<3>             16      15<- \/4   0     FB2_4         (b)     (b)
(unused)              0       0   \/5   0     FB2_5   1     GTS/I/O I
IDE_DIR              26      21<-   0   0     FB2_6   2     GTS/I/O O
(unused)              0       0   /\5   0     FB2_7         (b)     (b)
(unused)              0       0   /\5   0     FB2_8   3     GTS/I/O I
(unused)              0       0   /\2   3     FB2_9   4     GTS/I/O I
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  6     I/O     I
ROM_WE                0       0     0   5     FB2_12  7     I/O     O
(unused)              0       0     0   5     FB2_13        (b)     
ROM_EN                0       0     0   5     FB2_14  8     I/O     O
(unused)              0       0   \/5   0     FB2_15  9     I/O     I
(unused)              0       0   \/5   0     FB2_16        (b)     (b)
Dout1<1>             20      15<-   0   0     FB2_17  10    I/O     I
(unused)              0       0   /\5   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$538      14: A<24>             27: IDE_BASEADR<0> 
  2: $OpTx$FX_DC$541      15: A<25>             28: IDE_BASEADR<2> 
  3: AUTO_CONFIG_DONE<0>  16: A<26>             29: IDE_BASEADR<4> 
  4: AUTO_CONFIG_DONE<1>  17: A<27>             30: IDE_BASEADR<5> 
  5: A<16>                18: A<28>             31: IDE_BASEADR<6> 
  6: A<17>                19: A<29>             32: IDE_BASEADR<7> 
  7: A<18>                20: A<30>             33: IDE_ENABLE 
  8: A<19>                21: A<31>             34: IDE_R 
  9: A<1>                 22: A<4>              35: A<2> 
 10: A<20>                23: A<5>              36: A<3> 
 11: A<21>                24: A<6>              37: RW 
 12: A<22>                25: Dout1<1>          38: SHUT_UP<1> 
 13: A<23>                26: Dout1<3>          39: nAS 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Dout1<3>             ..XXXXXXXXXXXXXXXXXXXXXX.X........XXX.X. 27
IDE_DIR              XX..X.X..XXXXXXXXXXXX.....XXXXXXXX..XXX. 27
ROM_WE               ........................................ 0
ROM_EN               ........................................ 0
Dout1<1>             ..XXXXXXXXXXXXXXXXXXXXXXX.........XXX.X. 27
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               51/3
Number of signals used by logic mapping into function block:  51
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\2   3     FB3_1         (b)     (b)
(unused)              0       0   \/5   0     FB3_2   23    GCK/I/O (b)
(unused)              0       0   \/5   0     FB3_3         (b)     (b)
$OpTx$DEC_IDE_W_S$1  23      18<-   0   0     FB3_4         (b)     (b)
(unused)              0       0   /\5   0     FB3_5   24    I/O     (b)
D<2>                  4       2<- /\3   0     FB3_6   25    I/O     I/O
IDE_DSACK_D2          3       0   /\2   0     FB3_7         (b)     (b)
AUTO_CONFIG_DONE<1>   3       0     0   2     FB3_8   27    GCK/I/O (b)
D<0>                  4       0     0   1     FB3_9   28    I/O     I/O
AUTO_CONFIG_DONE<0>   3       0     0   2     FB3_10        (b)     (b)
D<1>                  4       0   \/1   0     FB3_11  29    I/O     I/O
WE<0>                10       5<-   0   0     FB3_12  30    I/O     O
(unused)              0       0   /\4   1     FB3_13        (b)     (b)
OE<0>                 4       0   \/1   0     FB3_14  32    I/O     O
WE<1>                12       7<-   0   0     FB3_15  33    I/O     O
(unused)              0       0   /\5   0     FB3_16        (b)     (b)
OE<1>                11       7<- /\1   0     FB3_17  34    I/O     O
(unused)              0       0   /\5   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$539_INV$1398         18: A<25>                                       35: Dout2<2> 
  2: $OpTx$DEC_OE_0$0                       19: A<26>                                       36: IDE_BASEADR<0> 
  3: $OpTx$FX_DC$541                        20: A<27>                                       37: IDE_BASEADR<2> 
  4: $OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402  21: A<28>                                       38: IDE_BASEADR<4> 
  5: AUTO_CONFIG_DONE<0>                    22: A<29>                                       39: IDE_BASEADR<5> 
  6: AUTO_CONFIG_DONE<1>                    23: A<30>                                       40: IDE_BASEADR<6> 
  7: AUTO_CONFIG_DONE_CYCLE<0>              24: A<31>                                       41: IDE_BASEADR<7> 
  8: AUTO_CONFIG_DONE_CYCLE<1>              25: BASEADR<0>                                  42: IDE_DSACK_D1 
  9: A<16>                                  26: BASEADR<1>                                  43: IDE_DSACK_D2 
 10: A<17>                                  27: BASEADR<2>                                  44: IDE_W 
 11: A<18>                                  28: DSACK_32BIT_D2                              45: OE<1> 
 12: A<19>                                  29: DSACK_32BIT_mux0002/DSACK_32BIT_mux0002_D2  46: RW 
 13: A<20>                                  30: Dout1<0>                                    47: SHUT_UP<0> 
 14: A<21>                                  31: Dout1<1>                                    48: SHUT_UP<1> 
 15: A<22>                                  32: Dout1<2>                                    49: WE<0> 
 16: A<23>                                  33: Dout2<0>                                    50: WE<1> 
 17: A<24>                                  34: Dout2<1>                                    51: nAS 

Signal                        1         2         3         4         5         6 FB
Name                0----+----0----+----0----+----0----+----0----+----0----+----0 Inputs
$OpTx$DEC_IDE_W_S$1  ..X.....X.X.XXXXXXXXXXXX...........XXXXXX..X.X.X............ 24
D<2>                 X...X...XXXXXXXXXXXXXXXX.......X..X..........X....X......... 22
IDE_DSACK_D2         ...X.....................................XX.......X......... 4
AUTO_CONFIG_DONE<1>  ....XX.X..........................................X......... 4
D<0>                 X...X...XXXXXXXXXXXXXXXX.....X..X............X....X......... 22
AUTO_CONFIG_DONE<0>  ....XXX...........................................X......... 4
D<1>                 X...X...XXXXXXXXXXXXXXXX......X..X...........X....X......... 22
WE<0>                .............XXXXXXXXXXXXXXXX................XX.X.X......... 20
OE<0>                .X...........XXXXXXXXXXXXXX..................XX...X......... 18
WE<1>                .............XXXXXXXXXXXXXXXX................XX..XX......... 20
OE<1>                .............XXXXXXXXXXXXXX.X...............XXX...X......... 19
                    0----+----1----+----2----+----3----+----4----+----5----+----6
                              0         0         0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               48/6
Number of signals used by logic mapping into function block:  48
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB4_1         (b)     (b)
IDE_ENABLE           25      20<-   0   0     FB4_2   87    I/O     I
(unused)              0       0   /\5   0     FB4_3         (b)     (b)
(unused)              0       0   /\5   0     FB4_4         (b)     (b)
IDE_DSACK_D1          3       0     0   2     FB4_5   89    I/O     I
STERM                 0       0   \/1   4     FB4_6   90    I/O     O
DSACK_16BIT           7       2<-   0   0     FB4_7         (b)     (b)
IDE_CS<0>             1       0   /\1   3     FB4_8   91    I/O     O
IDE_CS<1>             1       0   \/1   3     FB4_9   92    I/O     O
$OpTx$DEC_OE_0$0      7       2<-   0   0     FB4_10        (b)     (b)
IDE_A<0>              1       0   /\1   3     FB4_11  93    I/O     O
IDE_A<2>              1       0   \/4   0     FB4_12  94    I/O     O
(unused)              0       0   \/5   0     FB4_13        (b)     (b)
IDE_A<1>              1       0   \/5   -1    FB4_14  95    I/O     O
IDE_R                26      21<-   0   0     FB4_15  96    I/O     O
(unused)              0       0   /\5   0     FB4_16        (b)     (b)
IDE_W                 3       0   /\2   0     FB4_17  97    I/O     O
(unused)              0       0   \/5   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$DEC_IDE_W_S$2                    17: A<27>                                       33: IDE_BASEADR<4> 
  2: $OpTx$FX_DC$538                        18: A<28>                                       34: IDE_BASEADR<5> 
  3: $OpTx$FX_DC$541                        19: A<29>                                       35: IDE_BASEADR<6> 
  4: $OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402  20: A<30>                                       36: IDE_BASEADR<7> 
  5: A<12>                                  21: A<31>                                       37: IDE_DSACK_D0 
  6: A<13>                                  22: BASEADR<0>                                  38: IDE_DSACK_D1 
  7: A<16>                                  23: BASEADR<1>                                  39: IDE_DSACK_D3 
  8: A<17>                                  24: BASEADR<2>                                  40: IDE_ENABLE 
  9: A<18>                                  25: DSACK_16BIT                                 41: IDE_R 
 10: A<20>                                  26: DSACK_32BIT_mux0002/DSACK_32BIT_mux0002_D2  42: IDE_W 
 11: A<21>                                  27: A<9>                                        43: IDE_WAIT 
 12: A<22>                                  28: A<10>                                       44: OE<0> 
 13: A<23>                                  29: A<11>                                       45: RW 
 14: A<24>                                  30: IDE_BASEADR<0>                              46: SHUT_UP<0> 
 15: A<25>                                  31: IDE_BASEADR<1>                              47: SHUT_UP<1> 
 16: A<26>                                  32: IDE_BASEADR<2>                              48: nAS 

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
IDE_ENABLE           .XX...X.XXXXXXXXXXXXX........X.XXXXX...X....X.XX.. 26
IDE_DSACK_D1         ...X................................XX.........X.. 4
STERM                .................................................. 0
DSACK_16BIT          ...X....................X...........X.XX..X.X..X.. 8
IDE_CS<0>            ....X............................................. 1
IDE_CS<1>            .....X............................................ 1
$OpTx$DEC_OE_0$0     ..........XXXXXXXXXXXXXX.X.................XXX.... 18
IDE_A<0>             ..........................X....................... 1
IDE_A<2>             ............................X..................... 1
IDE_A<1>             ...........................X...................... 1
IDE_R                .XX...X.XXXXXXXXXXXXX........X.XXXXX...XX...X.XX.. 27
IDE_W                X......X......................X..........X.....X.. 5
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               40/14
Number of signals used by logic mapping into function block:  40
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB5_1         (b)     (b)
IDE_DSACK_D0         26      21<-   0   0     FB5_2   35    I/O     (b)
(unused)              0       0   /\5   0     FB5_3         (b)     (b)
nDS_D1                1       0   /\4   0     FB5_4         (b)     (b)
(unused)              0       0   \/5   0     FB5_5   36    I/O     (b)
(unused)              0       0   \/5   0     FB5_6   37    I/O     (b)
$OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402
                     25      20<-   0   0     FB5_7         (b)     (b)
(unused)              0       0   /\5   0     FB5_8   39    I/O     I
IO4                   1       1<- /\5   0     FB5_9   40    I/O     O
$OpTx$FX_DC$1136      2       0   /\1   2     FB5_10        (b)     (b)
IO5                   1       0     0   4     FB5_11  41    I/O     O
INT2                  0       0     0   5     FB5_12  42    I/O     O
$OpTx$FX_DC$1134      2       0   \/1   2     FB5_13        (b)     (b)
$OpTx$DEC_IDE_W_S$2   2       1<- \/4   0     FB5_14  43    I/O     (b)
(unused)              0       0   \/5   0     FB5_15  46    I/O     (b)
(unused)              0       0   \/5   0     FB5_16        (b)     (b)
CIIN                 17      14<- \/2   0     FB5_17  49    I/O     O
(unused)              0       0   \/5   0     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$DEC_IDE_W_S$1  15: A<29>                           28: IDE_BASEADR<3> 
  2: A<16>                16: A<30>                           29: IDE_BASEADR<4> 
  3: A<17>                17: A<31>                           30: IDE_BASEADR<5> 
  4: A<18>                18: BASEADR<0>                      31: IDE_BASEADR<6> 
  5: A<19>                19: BASEADR<1>                      32: IDE_BASEADR<7> 
  6: A<20>                20: BASEADR<2>                      33: IDE_DSACK_D0 
  7: A<21>                21: BASEADR_4MB<0>                  34: IDE_W 
  8: A<22>                22: BASEADR_4MB<1>                  35: A<2> 
  9: A<23>                23: BASEADR_4MB<2>                  36: A<3> 
 10: A<24>                24: CIIN_mux0000/CIIN_mux0000_TRST  37: SHUT_UP<0> 
 11: A<25>                25: IDE_BASEADR<0>                  38: SHUT_UP<1> 
 12: A<26>                26: IDE_BASEADR<1>                  39: nAS 
 13: A<27>                27: IDE_BASEADR<2>                  40: nDS_D0 
 14: A<28>               

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
IDE_DSACK_D0         .XXXXXXXXXXXXXXXX.......XXXXXXXXX....XX........... 27
nDS_D1               .......................................X.......... 1
$OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402 
                     .XXXXXXXXXXXXXXXX.......XXXXXXXX.....X............ 25
IO4                  ..................................X............... 1
$OpTx$FX_DC$1136     .....X......................X..................... 2
IO5                  ...................................X.............. 1
INT2                 .................................................. 0
$OpTx$FX_DC$1134     ...X......................X....................... 2
$OpTx$DEC_IDE_W_S$2  X.X......................X.......X................ 4
CIIN                 ......XXXXXXXXXXXXXXXXXX............X............. 19
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               53/1
Number of signals used by logic mapping into function block:  53
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
SHUT_UP<0>            1       0   \/4   0     FB6_1         (b)     (b)
(unused)              0       0   \/5   0     FB6_2   74    I/O     I
ROM_OE_BUFR          26      21<-   0   0     FB6_3         (b)     (b)
(unused)              0       0   /\5   0     FB6_4         (b)     (b)
(unused)              0       0   /\5   0     FB6_5   76    I/O     I
Dout1_not0001/Dout1_not0001_D2
                      2       0   /\2   1     FB6_6   77    I/O     I
$OpTx$$OpTx$FX_DC$539_INV$1398
                      1       0   \/4   0     FB6_7         (b)     (b)
Dout1<2>             16      11<-   0   0     FB6_8   78    I/O     I
(unused)              0       0   /\5   0     FB6_9   79    I/O     I
BASEADR_4MB<1>        3       0   /\2   0     FB6_10        (b)     (b)
AUTO_CONFIG_DONE_CYCLE<0>
                      2       0   \/3   0     FB6_11  80    I/O     (b)
(unused)              0       0   \/5   0     FB6_12  81    I/O     I
(unused)              0       0   \/5   0     FB6_13        (b)     (b)
DSACK_32BIT_D1       17      13<- \/1   0     FB6_14  82    I/O     I
(unused)              0       0   \/5   0     FB6_15  85    I/O     I
Dout1<0>             20      15<-   0   0     FB6_16        (b)     (b)
(unused)              0       0   /\5   0     FB6_17  86    I/O     I
SHUT_UP<1>            1       0   /\4   0     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$538            19: A<28>                           37: IDE_BASEADR<2> 
  2: $OpTx$FX_DC$541            20: A<29>                           38: IDE_BASEADR<4> 
  3: AUTO_CONFIG_DONE<0>        21: A<30>                           39: IDE_BASEADR<5> 
  4: AUTO_CONFIG_DONE<1>        22: A<31>                           40: IDE_BASEADR<6> 
  5: AUTO_CONFIG_DONE_CYCLE<0>  23: A<4>                            41: IDE_BASEADR<7> 
  6: A<16>                      24: A<5>                            42: IDE_ENABLE 
  7: A<17>                      25: A<6>                            43: A<2> 
  8: A<18>                      26: BASEADR<0>                      44: A<3> 
  9: A<19>                      27: BASEADR<1>                      45: D<2>.PIN 
 10: A<1>                       28: BASEADR<2>                      46: D<1>.PIN 
 11: A<20>                      29: BASEADR_4MB<0>                  47: ROM_OE_BUFR 
 12: A<21>                      30: BASEADR_4MB<1>                  48: RW 
 13: A<22>                      31: BASEADR_4MB<2>                  49: SHUT_UP<0> 
 14: A<23>                      32: DSACK<0>                        50: SHUT_UP<1> 
 15: A<24>                      33: Dout1<0>                        51: nAS 
 16: A<25>                      34: Dout1<2>                        52: nDS_D0 
 17: A<26>                      35: Dout1_not0001/Dout1_not0001_D2  53: nDS_D1 
 18: A<27>                      36: IDE_BASEADR<0>                 

Signal                        1         2         3         4         5         6 FB
Name                0----+----0----+----0----+----0----+----0----+----0----+----0 Inputs
SHUT_UP<0>           ..X..XXXXXXXXXXXXXXXXXXXX.................XX...X..XXX....... 27
ROM_OE_BUFR          XX...X.X..XXXXXXXXXXXX.............XXXXXXX....XX.XX......... 27
Dout1_not0001/Dout1_not0001_D2 
                     ..XX.XXXX.XXXXXXXXXXXX.........................X..X......... 20
$OpTx$$OpTx$FX_DC$539_INV$1398 
                     ..XX........................................................ 2
Dout1<2>             ..XX.XXXXXXXXXXXXXXXXXXXX........X........XX...X..X......... 27
BASEADR_4MB<1>       ..X..XXXXXXXXXXXXXXXXXXXX.................XXXX.X..XXX....... 29
AUTO_CONFIG_DONE_CYCLE<0> 
                     ..X.XXXXXXXXXXXXXXXXXXXXX..................X...X..XXX....... 27
DSACK_32BIT_D1       ...........XXXXXXXXXXX...XXXXXXX................X.X......... 20
Dout1<0>             ..XX.XXXXXXXXXXXXXXXXXXXX.......X.X.......XX...X..X......... 28
SHUT_UP<1>           ..XX.XXXXXXXXXXXXXXXXXXXX.................XX...X..XXX....... 28
                    0----+----1----+----2----+----3----+----4----+----5----+----6
                              0         0         0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               36/18
Number of signals used by logic mapping into function block:  36
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
BASEADR_4MB<2>        3       0     0   2     FB7_1         (b)     (b)
$OpTx$FX_DC$541       2       0   \/3   0     FB7_2   50    I/O     I
(unused)              0       0   \/5   0     FB7_3         (b)     (b)
Dout2<3>             21      16<-   0   0     FB7_4         (b)     (b)
(unused)              0       0   /\5   0     FB7_5   52    I/O     I
AUTO_CONFIG_DONE_CYCLE<1>
                      2       0   /\3   0     FB7_6   53    I/O     I
BASEADR<0>            2       0     0   3     FB7_7         (b)     (b)
BASEADR<1>            2       0     0   3     FB7_8   54    I/O     I
BASEADR<2>            2       0     0   3     FB7_9   55    I/O     I
BASEADR_4MB<0>        2       0     0   3     FB7_10        (b)     (b)
IDE_BASEADR<0>        2       0     0   3     FB7_11  56    I/O     I
IDE_BASEADR<1>        2       0     0   3     FB7_12  58    I/O     (b)
IDE_BASEADR<2>        2       0     0   3     FB7_13        (b)     (b)
IDE_BASEADR<3>        2       0     0   3     FB7_14  59    I/O     I
IDE_BASEADR<4>        2       0     0   3     FB7_15  60    I/O     I
IDE_BASEADR<5>        2       0     0   3     FB7_16        (b)     (b)
IDE_BASEADR<6>        2       0     0   3     FB7_17  61    I/O     I
IDE_BASEADR<7>        2       0     0   3     FB7_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AUTO_CONFIG_DONE<0>        13: A<24>                           25: Dout2<3> 
  2: AUTO_CONFIG_DONE<1>        14: A<25>                           26: IDE_BASEADR<3> 
  3: AUTO_CONFIG_DONE_CYCLE<1>  15: A<26>                           27: A<2> 
  4: A<16>                      16: A<27>                           28: A<3> 
  5: A<17>                      17: A<28>                           29: D<3>.PIN 
  6: A<18>                      18: A<29>                           30: D<2>.PIN 
  7: A<19>                      19: A<30>                           31: D<1>.PIN 
  8: A<1>                       20: A<31>                           32: D<0>.PIN 
  9: A<20>                      21: A<4>                            33: RW 
 10: A<21>                      22: A<5>                            34: nAS 
 11: A<22>                      23: A<6>                            35: nDS_D0 
 12: A<23>                      24: Dout1_not0001/Dout1_not0001_D2  36: nDS_D1 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
BASEADR_4MB<2>       X..XXXXXXXXXXXXXXXXXXXX...XXXXX.XXXX.... 30
$OpTx$FX_DC$541      ......X..................X.............. 2
Dout2<3>             XX.XXXXXXXXXXXXXXXXXXXXXX.XX....XX...... 28
AUTO_CONFIG_DONE_CYCLE<1> 
                     XXXXXXXXXXXXXXXXXXXXXXX....X....XXXX.... 28
BASEADR<0>           X..XXXXXXXXXXXXXXXXXXXX...XX..X.XXXX.... 28
BASEADR<1>           X..XXXXXXXXXXXXXXXXXXXX...XX.X..XXXX.... 28
BASEADR<2>           X..XXXXXXXXXXXXXXXXXXXX...XXX...XXXX.... 28
BASEADR_4MB<0>       X..XXXXXXXXXXXXXXXXXXXX...XX..X.XXXX.... 28
IDE_BASEADR<0>       XX.XXXXXXXXXXXXXXXXXXXX...XX...XXXXX.... 29
IDE_BASEADR<1>       XX.XXXXXXXXXXXXXXXXXXXX...XX..X.XXXX.... 29
IDE_BASEADR<2>       XX.XXXXXXXXXXXXXXXXXXXX...XX.X..XXXX.... 29
IDE_BASEADR<3>       XX.XXXXXXXXXXXXXXXXXXXX...XXX...XXXX.... 29
IDE_BASEADR<4>       XX.XXXXXXXXXXXXXXXXXXXX...XX...XXXXX.... 29
IDE_BASEADR<5>       XX.XXXXXXXXXXXXXXXXXXXX...XX..X.XXXX.... 29
IDE_BASEADR<6>       XX.XXXXXXXXXXXXXXXXXXXX...XX.X..XXXX.... 29
IDE_BASEADR<7>       XX.XXXXXXXXXXXXXXXXXXXX...XXX...XXXX.... 29
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               50/4
Number of signals used by logic mapping into function block:  50
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB8_1         (b)     (b)
(unused)              0       0   \/5   0     FB8_2   63    I/O     I
CIIN_mux0000/CIIN_mux0000_TRST
                     25      20<-   0   0     FB8_3         (b)     (b)
(unused)              0       0   /\5   0     FB8_4         (b)     (b)
(unused)              0       0   /\5   0     FB8_5   64    I/O     I
(unused)              0       0   \/5   0     FB8_6   65    I/O     (b)
AUTO_CONFIG_D0        6       5<- \/4   0     FB8_7         (b)     (b)
(unused)              0       0   \/5   0     FB8_8   66    I/O     I
Dout2<0>             19      14<-   0   0     FB8_9   67    I/O     I
(unused)              0       0   /\5   0     FB8_10        (b)     (b)
(unused)              0       0   \/5   0     FB8_11  68    I/O     I
(unused)              0       0   \/5   0     FB8_12  70    I/O     (b)
Dout2<2>             20      15<-   0   0     FB8_13        (b)     (b)
(unused)              0       0   /\5   0     FB8_14  71    I/O     I
(unused)              0       0   \/5   0     FB8_15  72    I/O     I
(unused)              0       0   \/5   0     FB8_16        (b)     (b)
Dout2<1>             20      15<-   0   0     FB8_17  73    I/O     (b)
(unused)              0       0   /\5   0     FB8_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$539_INV$1398  18: A<23>             35: BASEADR_4MB<2> 
  2: $OpTx$FX_DC$1134                19: A<24>             36: Dout1_not0001/Dout1_not0001_D2 
  3: $OpTx$FX_DC$1136                20: A<25>             37: Dout2<0> 
  4: $OpTx$FX_DC$537                 21: A<26>             38: Dout2<1> 
  5: $OpTx$FX_DC$538                 22: A<27>             39: Dout2<2> 
  6: $OpTx$FX_DC$541                 23: A<28>             40: IDE_BASEADR<5> 
  7: AUTO_CONFIG_D0                  24: A<29>             41: IDE_BASEADR<6> 
  8: AUTO_CONFIG_DONE<0>             25: A<30>             42: IDE_BASEADR<7> 
  9: AUTO_CONFIG_DONE<1>             26: A<31>             43: A<2> 
 10: A<16>                           27: A<4>              44: A<3> 
 11: A<17>                           28: A<5>              45: RW 
 12: A<18>                           29: A<6>              46: SHUT_UP<0> 
 13: A<19>                           30: BASEADR<0>        47: SHUT_UP<1> 
 14: A<1>                            31: BASEADR<1>        48: nAS 
 15: A<20>                           32: BASEADR<2>        49: nDS_D0 
 16: A<21>                           33: BASEADR_4MB<0>    50: nDS_D1 
 17: A<22>                           34: BASEADR_4MB<1>   

Signal                        1         2         3         4         5         6 FB
Name                0----+----0----+----0----+----0----+----0----+----0----+----0 Inputs
CIIN_mux0000/CIIN_mux0000_TRST 
                     XXXXXX...XXXX.XXXXXXXXXXXX...XXXXXX....XXX...XX............. 33
AUTO_CONFIG_D0       ......XXXXXXX.XXXXXXXXXXXX..................X..XXX.......... 23
Dout2<0>             .......XXXXXXXXXXXXXXXXXXXXXX......XX.....XXX..X............ 28
Dout2<2>             .......XXXXXXXXXXXXXXXXXXXXXX......X..X...XXX..X............ 28
Dout2<1>             .......XXXXXXXXXXXXXXXXXXXXXX......X.X....XXX..X............ 28
                    0----+----1----+----2----+----3----+----4----+----5----+----6
                              0         0         0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$$OpTx$FX_DC$539_INV$1398 <= (AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1));


$OpTx$DEC_IDE_W_S$1 <= ((EXP31_.EXP)
	OR (A(27) AND IDE_W)
	OR (A(25) AND IDE_W)
	OR (A(24) AND IDE_W)
	OR (A(31) AND IDE_W)
	OR (A(26) AND IDE_W)
	OR (D_2_IOBUFE.EXP)
	OR (A(29) AND IDE_W)
	OR (IDE_BASEADR(5) AND IDE_W AND NOT A(21))
	OR (NOT IDE_BASEADR(5) AND IDE_W AND A(21))
	OR (IDE_BASEADR(7) AND NOT A(23) AND IDE_W)
	OR (NOT IDE_BASEADR(7) AND A(23) AND IDE_W)
	OR (SHUT_UP(1) AND IDE_W)
	OR (RW AND IDE_W)
	OR (A(30) AND IDE_W)
	OR (A(28) AND IDE_W)
	OR (IDE_W AND NOT $OpTx$FX_DC$541));


$OpTx$DEC_IDE_W_S$2 <= (($OpTx$DEC_IDE_W_S$1)
	OR (NOT IDE_BASEADR(1) AND A(17) AND IDE_W));


$OpTx$DEC_OE_0$0 <= ((BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT OE(0) AND 
	NOT DSACK_32BIT_mux0002/DSACK_32BIT_mux0002_D2)
	OR (BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));


$OpTx$FX_DC$1134 <= NOT (A(18)
	 XOR 
$OpTx$FX_DC$1134 <= NOT (IDE_BASEADR(2));


$OpTx$FX_DC$1136 <= NOT (A(20)
	 XOR 
$OpTx$FX_DC$1136 <= NOT (IDE_BASEADR(4));


$OpTx$FX_DC$537 <= NOT (A(16)
	 XOR 
$OpTx$FX_DC$537 <= NOT (IDE_BASEADR(0));


$OpTx$FX_DC$538 <= NOT (A(17)
	 XOR 
$OpTx$FX_DC$538 <= NOT (IDE_BASEADR(1));


$OpTx$FX_DC$541 <= NOT (A(19)
	 XOR 
$OpTx$FX_DC$541 <= NOT (IDE_BASEADR(3));


$OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402 <= ((SHUT_UP(1))
	OR (EXP45_.EXP)
	OR (IDE_BASEADR(2) AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND A(18))
	OR (IDE_BASEADR(4) AND NOT A(20))
	OR (IDE_BASEADR(6) AND NOT A(22))
	OR (NOT IDE_BASEADR(6) AND A(22))
	OR (IO4_OBUF$BUF0.EXP)
	OR (IDE_BASEADR(0) AND NOT A(16))
	OR (NOT IDE_BASEADR(0) AND A(16))
	OR (IDE_BASEADR(1) AND NOT A(17))
	OR (NOT IDE_BASEADR(1) AND A(17))
	OR (NOT IDE_BASEADR(4) AND A(20))
	OR (IDE_BASEADR(5) AND NOT A(21))
	OR (NOT IDE_BASEADR(5) AND A(21))
	OR (IDE_BASEADR(7) AND NOT A(23))
	OR (NOT IDE_BASEADR(7) AND A(23)));

FDCPE_AUTO_CONFIG_D0: FDCPE port map (AUTO_CONFIG_D0,AUTO_CONFIG_D0_D,clk,NOT reset,'0');
AUTO_CONFIG_D0_D <= ((NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND RW AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND AUTO_CONFIG_D0 AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND RW AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT nDS_D0 AND nDS_D1 AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT nDS_D0 AND nDS_D1 AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_D0 AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22)));

FDCPE_AUTO_CONFIG_DONE0: FDCPE port map (AUTO_CONFIG_DONE(0),AUTO_CONFIG_DONE_D(0),nAS,NOT reset,'0');
AUTO_CONFIG_DONE_D(0) <= ((NOT AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE_CYCLE(0))
	OR (NOT AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE_CYCLE(0)));

FDCPE_AUTO_CONFIG_DONE1: FDCPE port map (AUTO_CONFIG_DONE(1),AUTO_CONFIG_DONE_D(1),nAS,NOT reset,'0');
AUTO_CONFIG_DONE_D(1) <= ((NOT AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE_CYCLE(1))
	OR (NOT AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE_CYCLE(1)));

FTCPE_AUTO_CONFIG_DONE_CYCLE0: FTCPE port map (AUTO_CONFIG_DONE_CYCLE(0),AUTO_CONFIG_DONE_CYCLE_T(0),clk,NOT reset,'0',AUTO_CONFIG_DONE_CYCLE_CE(0));
AUTO_CONFIG_DONE_CYCLE_T(0) <= (NOT AUTO_CONFIG_DONE_CYCLE(0) AND NOT A(1) AND A(3) AND NOT A(5) AND 
	NOT A(4) AND A(6));
AUTO_CONFIG_DONE_CYCLE_CE(0) <= (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT nDS_D0 AND nDS_D1 AND 
	NOT RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22));

FTCPE_AUTO_CONFIG_DONE_CYCLE1: FTCPE port map (AUTO_CONFIG_DONE_CYCLE(1),AUTO_CONFIG_DONE_CYCLE_T(1),clk,NOT reset,'0',AUTO_CONFIG_DONE_CYCLE_CE(1));
AUTO_CONFIG_DONE_CYCLE_T(1) <= (NOT AUTO_CONFIG_DONE_CYCLE(1) AND NOT A(1) AND A(3) AND NOT A(5) AND 
	NOT A(4) AND A(6));
AUTO_CONFIG_DONE_CYCLE_CE(1) <= (NOT nAS AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
	NOT nDS_D0 AND nDS_D1 AND NOT RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22));

FDCPE_BASEADR0: FDCPE port map (BASEADR(0),D(1).PIN,clk,'0',NOT reset,BASEADR_CE(0));
BASEADR_CE(0) <= (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(5) AND 
	NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	A(22));

FDCPE_BASEADR1: FDCPE port map (BASEADR(1),D(2).PIN,clk,'0',NOT reset,BASEADR_CE(1));
BASEADR_CE(1) <= (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(5) AND 
	NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	A(22));

FDCPE_BASEADR2: FDCPE port map (BASEADR(2),D(3).PIN,clk,'0',NOT reset,BASEADR_CE(2));
BASEADR_CE(2) <= (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(5) AND 
	NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	A(22));

FDCPE_BASEADR_4MB0: FDCPE port map (BASEADR_4MB(0),NOT D(1).PIN,clk,'0',NOT reset,BASEADR_4MB_CE(0));
BASEADR_4MB_CE(0) <= (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(5) AND 
	NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	A(22));

FDCPE_BASEADR_4MB1: FDCPE port map (BASEADR_4MB(1),BASEADR_4MB_D(1),clk,'0',NOT reset,BASEADR_4MB_CE(1));
BASEADR_4MB_D(1) <= D(2).PIN
	 XOR 
BASEADR_4MB_D(1) <= D(1).PIN;
BASEADR_4MB_CE(1) <= (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(5) AND 
	NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	A(22));

FDCPE_BASEADR_4MB2: FDCPE port map (BASEADR_4MB(2),BASEADR_4MB_D(2),clk,'0',NOT reset,BASEADR_4MB_CE(2));
BASEADR_4MB_D(2) <= D(3).PIN
	 XOR 
BASEADR_4MB_D(2) <= (D(1).PIN AND D(2).PIN);
BASEADR_4MB_CE(2) <= (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(5) AND 
	NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	A(22));

FDCPE_BYTE0: FDCPE port map (BYTE(0),BYTE_D(0),clk,'0',nAS);
BYTE_D(0) <= ((NOT A(1) AND NOT RW AND SIZ(1) AND NOT SIZ(0))
	OR (NOT A(1) AND NOT RW AND NOT SIZ(1) AND SIZ(0))
	OR (NOT A(1) AND NOT RW AND SIZ(0) AND NOT A(0))
	OR (NOT RW AND NOT SIZ(1) AND SIZ(0) AND NOT A(0)));

FDCPE_BYTE1: FDCPE port map (BYTE(1),BYTE_D(1),clk,'0',nAS);
BYTE_D(1) <= ((A(1) AND NOT RW AND A(0))
	OR (NOT A(1) AND NOT RW AND NOT SIZ(1) AND SIZ(0))
	OR (NOT A(1) AND NOT RW AND SIZ(1) AND NOT SIZ(0) AND NOT A(0)));

FDCPE_BYTE2: FDCPE port map (BYTE(2),BYTE_D(2),clk,'0',nAS);
BYTE_D(2) <= ((A(1) AND NOT RW)
	OR (NOT RW AND NOT SIZ(1) AND SIZ(0) AND NOT A(0)));

FDCPE_BYTE3: FDCPE port map (BYTE(3),BYTE_D(3),clk,'0',nAS);
BYTE_D(3) <= ((A(1) AND NOT RW)
	OR (NOT RW AND A(0)));


CIIN_I <= ((EXP48_.EXP)
	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22)));
CIIN <= CIIN_I when CIIN_OE = '1' else 'Z';
CIIN_OE <= CIIN_mux0000/CIIN_mux0000_TRST;


CIIN_mux0000/CIIN_mux0000_TRST <= ((EXP61_.EXP)
	OR (BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (EXP64_.EXP)
	OR (BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));


D_I(0) <= ((nAS AND Dout2(0))
	OR (AUTO_CONFIG_DONE(0) AND Dout2(0))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND Dout1(0)));
D(0) <= D_I(0) when D_OE(0) = '1' else 'Z';
D_OE(0) <= (RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22) AND 
	NOT $OpTx$$OpTx$FX_DC$539_INV$1398);


D_I(1) <= ((nAS AND Dout2(1))
	OR (AUTO_CONFIG_DONE(0) AND Dout2(1))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND Dout1(1)));
D(1) <= D_I(1) when D_OE(1) = '1' else 'Z';
D_OE(1) <= (RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22) AND 
	NOT $OpTx$$OpTx$FX_DC$539_INV$1398);


D_I(2) <= ((nAS AND Dout2(2))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND Dout1(2))
	OR (AUTO_CONFIG_DONE(0) AND Dout2(2)));
D(2) <= D_I(2) when D_OE(2) = '1' else 'Z';
D_OE(2) <= (RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22) AND 
	NOT $OpTx$$OpTx$FX_DC$539_INV$1398);


D_I(3) <= ((nAS AND Dout2(3))
	OR (AUTO_CONFIG_DONE(0) AND Dout2(3))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND Dout1(3)));
D(3) <= D_I(3) when D_OE(3) = '1' else 'Z';
D_OE(3) <= (RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22) AND 
	NOT $OpTx$$OpTx$FX_DC$539_INV$1398);

FDCPE_DSACK0: FDCPE port map (DSACK_I(0),DSACK(0),clk,'0',nAS);
DSACK(0) <= ((DSACK_1_OBUFE.EXP)
	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22)));
DSACK(0) <= DSACK_I(0) when DSACK_OE(0) = '1' else 'Z';
DSACK_OE(0) <= CIIN_mux0000/CIIN_mux0000_TRST;


DSACK_I(1) <= (DSACK(0) AND NOT AUTO_CONFIG_D0 AND DSACK_16BIT);
DSACK(1) <= DSACK_I(1) when DSACK_OE(1) = '1' else 'Z';
DSACK_OE(1) <= CIIN_mux0000/CIIN_mux0000_TRST;

FDCPE_DSACK_16BIT: FDCPE port map (DSACK_16BIT,DSACK_16BIT_D,clk,'0',nAS);
DSACK_16BIT_D <= ((IDE_ENABLE AND IDE_DSACK_D0 AND IDE_WAIT AND 
	NOT $OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402)
	OR (IDE_DSACK_D3 AND NOT IDE_ENABLE AND RW AND 
	NOT $OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402)
	OR (DSACK_16BIT AND 
	$OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402)
	OR (DSACK_16BIT AND IDE_ENABLE AND NOT IDE_WAIT)
	OR (DSACK_16BIT AND NOT RW AND NOT IDE_WAIT)
	OR (IDE_DSACK_D0 AND NOT RW AND IDE_WAIT AND 
	NOT $OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402));

FDCPE_DSACK_32BIT_D1: FDCPE port map (DSACK_32BIT_D1,DSACK_32BIT_D1_D,clk,'0',nAS);
DSACK_32BIT_D1_D <= ((EXP55_.EXP)
	OR (NOT DSACK(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT DSACK(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT DSACK(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT DSACK(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT DSACK(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT DSACK(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT DSACK(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT DSACK(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22)));

FDCPE_Dout10: FDCPE port map (Dout1(0),Dout1_D(0),clk,'0',NOT reset);
Dout1_D(0) <= ((DSACK_32BIT_D1.EXP)
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(5) AND A(4) AND RW AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(5) AND RW AND NOT A(2) AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND RW AND A(2) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(4) AND RW AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND RW AND A(2) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (SHUT_UP(1).EXP)
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(5) AND A(4) AND RW AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(5) AND RW AND NOT A(2) AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND A(5) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(3) AND NOT A(5) AND NOT A(4) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND A(3) AND A(5) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (Dout1(0) AND NOT Dout1_not0001/Dout1_not0001_D2)
	OR (A(3) AND Dout1_not0001/Dout1_not0001_D2)
	OR (A(1) AND NOT A(5) AND NOT A(6) AND 
	Dout1_not0001/Dout1_not0001_D2)
	OR (NOT A(1) AND NOT A(4) AND A(2) AND 
	Dout1_not0001/Dout1_not0001_D2)
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(4) AND RW AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22)));

FTCPE_Dout11: FTCPE port map (Dout1(1),Dout1_T(1),clk,'0',NOT reset);
Dout1_T(1) <= ((EXP27_.EXP)
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(1) AND A(3) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(1) AND A(4) AND 
	RW AND A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(1) AND RW AND 
	A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(1) AND A(4) AND 
	RW AND A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(1) AND RW AND 
	A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(1) AND A(4) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(1) AND A(4) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(1) AND NOT A(4) AND 
	RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(6) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(1) AND NOT A(4) AND 
	RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(6) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND Dout1(1) AND NOT A(3) AND 
	NOT A(5) AND NOT A(4) AND RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(1) AND A(3) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(1) AND A(5) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(1) AND A(5) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(1) AND NOT A(1) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(1) AND NOT A(1) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22)));

FTCPE_Dout12: FTCPE port map (Dout1(2),Dout1_T(2),clk,'0',NOT reset);
Dout1_T(2) <= ((NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(2) AND A(5) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(2) AND NOT A(1) AND 
	RW AND A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(2) AND NOT A(1) AND 
	RW AND A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(2) AND RW AND 
	NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (BASEADR_4MB(1).EXP)
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(2) AND A(3) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(2) AND A(3) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(2) AND A(5) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND Dout1(2) AND NOT A(3) AND 
	NOT A(5) AND NOT A(4) AND RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND Dout1(2) AND NOT A(3) AND 
	NOT A(5) AND NOT A(4) AND RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(2) AND A(4) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(2) AND NOT A(4) AND 
	RW AND A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(2) AND RW AND 
	NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(2) AND A(4) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(2) AND NOT A(4) AND 
	RW AND A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22)));

FTCPE_Dout13: FTCPE port map (Dout1(3),Dout1_T(3),clk,'0',NOT reset);
Dout1_T(3) <= ((EXP21_.EXP)
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(3) AND A(3) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(3) AND A(5) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(3) AND A(3) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(3) AND A(5) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND Dout1(3) AND A(1) AND 
	NOT A(3) AND NOT A(5) AND NOT A(4) AND RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND Dout1(3) AND A(1) AND 
	NOT A(3) AND NOT A(5) AND NOT A(4) AND RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22)));


Dout1_not0001/Dout1_not0001_D2 <= ((NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND RW AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND RW AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22)));

FDCPE_Dout20: FDCPE port map (Dout2(0),Dout2_D(0),clk,'0',NOT reset);
Dout2_D(0) <= ((AUTO_CONFIG_D0.EXP)
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(5) AND A(4) AND RW AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(5) AND RW AND NOT A(2) AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(5) AND A(4) AND RW AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(4) AND RW AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND RW AND A(2) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(5) AND RW AND NOT A(2) AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(4) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(3) AND NOT A(5) AND NOT A(4) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND A(3) AND NOT A(4) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(3) AND NOT A(5) AND NOT A(4) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (Dout2(0) AND NOT Dout1_not0001/Dout1_not0001_D2)
	OR (NOT A(1) AND NOT A(5) AND A(2) AND 
	Dout1_not0001/Dout1_not0001_D2)
	OR (NOT A(3) AND NOT A(5) AND NOT A(6) AND 
	Dout1_not0001/Dout1_not0001_D2)
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(4) AND RW AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND RW AND A(2) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22)));

FDCPE_Dout21: FDCPE port map (Dout2(1),Dout2_D(1),clk,'0',NOT reset);
Dout2_D(1) <= ((EXP71_.EXP)
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(5) AND A(4) AND RW AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(5) AND RW AND NOT A(2) AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND RW AND A(2) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(4) AND RW AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND RW AND A(2) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(5) AND A(4) AND RW AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(5) AND RW AND NOT A(2) AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(4) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(3) AND NOT A(5) AND NOT A(4) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND A(3) AND NOT A(4) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (Dout2(1) AND NOT Dout1_not0001/Dout1_not0001_D2)
	OR (A(1) AND A(5) AND Dout1_not0001/Dout1_not0001_D2)
	OR (A(1) AND NOT A(3) AND A(4) AND 
	Dout1_not0001/Dout1_not0001_D2)
	OR (A(1) AND A(4) AND NOT A(2) AND 
	Dout1_not0001/Dout1_not0001_D2)
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(4) AND RW AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22)));

FDCPE_Dout22: FDCPE port map (Dout2(2),Dout2_D(2),clk,'0',NOT reset);
Dout2_D(2) <= ((EXP68_.EXP)
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(5) AND A(4) AND RW AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(5) AND RW AND NOT A(2) AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND RW AND A(2) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(4) AND RW AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND RW AND A(2) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(5) AND A(4) AND RW AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(5) AND RW AND NOT A(2) AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(4) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(3) AND NOT A(5) AND NOT A(4) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND A(3) AND NOT A(4) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (Dout2(2) AND NOT Dout1_not0001/Dout1_not0001_D2)
	OR (A(1) AND A(3) AND Dout1_not0001/Dout1_not0001_D2)
	OR (A(4) AND NOT A(2) AND Dout1_not0001/Dout1_not0001_D2)
	OR (NOT A(1) AND NOT A(3) AND NOT A(6) AND 
	Dout1_not0001/Dout1_not0001_D2)
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(4) AND RW AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22)));

FDCPE_Dout23: FDCPE port map (Dout2(3),Dout2_D(3),clk,'0',NOT reset);
Dout2_D(3) <= (($OpTx$FX_DC$541.EXP)
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(5) AND A(4) AND RW AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(5) AND RW AND NOT A(2) AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(4) AND RW AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND RW AND A(2) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(4) AND RW AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (AUTO_CONFIG_DONE_CYCLE(1).EXP)
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(5) AND A(4) AND RW AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(5) AND RW AND NOT A(2) AND 
	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND RW AND A(2) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(4) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(3) AND NOT A(5) AND NOT A(4) AND 
	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (Dout2(3) AND NOT Dout1_not0001/Dout1_not0001_D2)
	OR (A(1) AND A(3) AND NOT A(2) AND 
	Dout1_not0001/Dout1_not0001_D2)
	OR (A(1) AND NOT A(4) AND A(2) AND 
	Dout1_not0001/Dout1_not0001_D2)
	OR (NOT A(1) AND NOT A(5) AND A(2) AND 
	Dout1_not0001/Dout1_not0001_D2)
	OR (NOT A(1) AND NOT A(3) AND NOT A(5) AND NOT A(6) AND 
	Dout1_not0001/Dout1_not0001_D2));
























































































































IDE_A(0) <= A(9);


IDE_A(1) <= A(10);


IDE_A(2) <= A(11);

FDCPE_IDE_BASEADR0: FDCPE port map (IDE_BASEADR(0),D(0).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(0));
IDE_BASEADR_CE(0) <= (NOT nAS AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
	A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND 
	NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22));

FDCPE_IDE_BASEADR1: FDCPE port map (IDE_BASEADR(1),D(1).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(1));
IDE_BASEADR_CE(1) <= (NOT nAS AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
	A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND 
	NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22));

FDCPE_IDE_BASEADR2: FDCPE port map (IDE_BASEADR(2),D(2).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(2));
IDE_BASEADR_CE(2) <= (NOT nAS AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
	A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND 
	NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22));

FDCPE_IDE_BASEADR3: FDCPE port map (IDE_BASEADR(3),D(3).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(3));
IDE_BASEADR_CE(3) <= (NOT nAS AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
	A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND 
	NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22));

FDCPE_IDE_BASEADR4: FDCPE port map (IDE_BASEADR(4),D(0).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(4));
IDE_BASEADR_CE(4) <= (NOT nAS AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
	NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND 
	NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22));

FDCPE_IDE_BASEADR5: FDCPE port map (IDE_BASEADR(5),D(1).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(5));
IDE_BASEADR_CE(5) <= (NOT nAS AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
	NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND 
	NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22));

FDCPE_IDE_BASEADR6: FDCPE port map (IDE_BASEADR(6),D(2).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(6));
IDE_BASEADR_CE(6) <= (NOT nAS AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
	NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND 
	NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22));

FDCPE_IDE_BASEADR7: FDCPE port map (IDE_BASEADR(7),D(3).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(7));
IDE_BASEADR_CE(7) <= (NOT nAS AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
	NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND 
	NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22));


IDE_CS(0) <= NOT A(12);


IDE_CS(1) <= NOT A(13);

FDCPE_IDE_DIR: FDCPE port map (IDE_DIR,IDE_DIR_D,clk,'0',nAS);
IDE_DIR_D <= ((Dout1(3).EXP)
	OR (IDE_R AND NOT IDE_ENABLE)
	OR (IDE_R AND A(24))
	OR (IDE_R AND A(31))
	OR (IDE_R AND A(30))
	OR (IDE_R AND A(28))
	OR (EXP25_.EXP)
	OR (IDE_R AND A(27))
	OR (IDE_R AND A(25))
	OR (IDE_R AND A(29))
	OR (IDE_R AND A(26))
	OR (IDE_BASEADR(7) AND IDE_R AND NOT A(23))
	OR (IDE_R AND SHUT_UP(1))
	OR (IDE_R AND NOT RW)
	OR (IDE_R AND NOT $OpTx$FX_DC$538)
	OR (IDE_R AND NOT $OpTx$FX_DC$541));

FDCPE_IDE_DSACK_D0: FDCPE port map (IDE_DSACK_D0,IDE_DSACK_D0_D,clk,'0',nAS);
IDE_DSACK_D0_D <= ((EXP50_.EXP)
	OR (IDE_DSACK_D0 AND SHUT_UP(1))
	OR (IDE_DSACK_D0 AND A(31))
	OR (IDE_DSACK_D0 AND A(30))
	OR (IDE_DSACK_D0 AND A(29))
	OR (IDE_DSACK_D0 AND A(26))
	OR (nDS_D1.EXP)
	OR (IDE_BASEADR(0) AND IDE_DSACK_D0 AND NOT A(16))
	OR (IDE_BASEADR(1) AND IDE_DSACK_D0 AND NOT A(17))
	OR (NOT IDE_BASEADR(1) AND IDE_DSACK_D0 AND A(17))
	OR (IDE_BASEADR(2) AND IDE_DSACK_D0 AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND IDE_DSACK_D0 AND A(18))
	OR (IDE_DSACK_D0 AND A(27))
	OR (IDE_DSACK_D0 AND A(25))
	OR (IDE_DSACK_D0 AND A(24))
	OR (IDE_DSACK_D0 AND A(28)));

FDCPE_IDE_DSACK_D1: FDCPE port map (IDE_DSACK_D1,IDE_DSACK_D1_D,clk,'0',nAS);
IDE_DSACK_D1_D <= ((IDE_DSACK_D1 AND 
	$OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402)
	OR (IDE_DSACK_D0 AND 
	NOT $OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402));

FDCPE_IDE_DSACK_D2: FDCPE port map (IDE_DSACK_D2,IDE_DSACK_D2_D,clk,'0',nAS);
IDE_DSACK_D2_D <= ((IDE_DSACK_D1 AND 
	NOT $OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402)
	OR (IDE_DSACK_D2 AND 
	$OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402));

FDCPE_IDE_DSACK_D3: FDCPE port map (IDE_DSACK_D3,IDE_DSACK_D3_D,clk,'0',nAS);
IDE_DSACK_D3_D <= ((IDE_DSACK_D2 AND 
	NOT $OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402)
	OR (IDE_DSACK_D3 AND 
	$OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402));

FDCPE_IDE_ENABLE: FDCPE port map (IDE_ENABLE,IDE_ENABLE_D,clk,NOT reset,'0');
IDE_ENABLE_D <= ((EXP42_.EXP)
	OR (NOT IDE_ENABLE AND A(27))
	OR (NOT IDE_ENABLE AND A(25))
	OR (NOT IDE_ENABLE AND A(24))
	OR (NOT IDE_ENABLE AND A(31))
	OR (NOT IDE_ENABLE AND A(30))
	OR (EXP39_.EXP)
	OR (nAS AND NOT IDE_ENABLE)
	OR (NOT IDE_ENABLE AND A(29))
	OR (NOT IDE_ENABLE AND A(26))
	OR (IDE_BASEADR(7) AND NOT IDE_ENABLE AND NOT A(23))
	OR (NOT IDE_BASEADR(7) AND NOT IDE_ENABLE AND A(23))
	OR (NOT IDE_ENABLE AND SHUT_UP(1))
	OR (NOT IDE_ENABLE AND RW)
	OR (NOT IDE_ENABLE AND A(28))
	OR (NOT IDE_ENABLE AND NOT $OpTx$FX_DC$538)
	OR (NOT IDE_ENABLE AND NOT $OpTx$FX_DC$541));

FDCPE_IDE_R: FDCPE port map (IDE_R,IDE_R_D,clk,'0',nAS);
IDE_R_D <= ((EXP40_.EXP)
	OR (IDE_R AND NOT IDE_ENABLE)
	OR (IDE_R AND A(24))
	OR (IDE_R AND A(31))
	OR (IDE_R AND A(30))
	OR (IDE_R AND A(28))
	OR (IDE_W_S.EXP)
	OR (IDE_R AND A(27))
	OR (IDE_R AND A(25))
	OR (IDE_R AND A(29))
	OR (IDE_R AND A(26))
	OR (IDE_BASEADR(7) AND IDE_R AND NOT A(23))
	OR (IDE_R AND SHUT_UP(1))
	OR (IDE_R AND NOT RW)
	OR (IDE_R AND NOT $OpTx$FX_DC$538)
	OR (IDE_R AND NOT $OpTx$FX_DC$541));

FDCPE_IDE_W: FDCPE port map (IDE_W,IDE_W_D,clk,'0',nAS);
IDE_W_D <= (($OpTx$DEC_IDE_W_S$2)
	OR (IDE_BASEADR(1) AND NOT A(17) AND IDE_W));


INT2 <= '1';


IO4 <= A(2);


IO5 <= A(3);

FDCPE_OE0: FDCPE port map (OE(0),OE_D(0),clk,'0',nAS);
OE_D(0) <= (($OpTx$DEC_OE_0$0)
	OR (BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));

FDCPE_OE1: FDCPE port map (OE(1),OE_D(1),clk,'0',nAS);
OE_D(1) <= ((EXP30_.EXP)
	OR (BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (OE(1) AND 
	NOT DSACK_32BIT_mux0002/DSACK_32BIT_mux0002_D2)
	OR (NOT RW AND DSACK_32BIT_mux0002/DSACK_32BIT_mux0002_D2)
	OR (BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22)));


ROM_EN <= '0';


ROM_OE <= ROM_OE_BUFR;

FDCPE_ROM_OE_BUFR: FDCPE port map (ROM_OE_BUFR,ROM_OE_BUFR_D,clk,'0',nAS);
ROM_OE_BUFR_D <= ((SHUT_UP(0).EXP)
	OR (A(27) AND ROM_OE_BUFR)
	OR (A(25) AND ROM_OE_BUFR)
	OR (A(24) AND ROM_OE_BUFR)
	OR (A(31) AND ROM_OE_BUFR)
	OR (A(30) AND ROM_OE_BUFR)
	OR (EXP53_.EXP)
	OR (IDE_ENABLE AND ROM_OE_BUFR)
	OR (NOT RW AND ROM_OE_BUFR)
	OR (A(29) AND ROM_OE_BUFR)
	OR (A(26) AND ROM_OE_BUFR)
	OR (IDE_BASEADR(7) AND NOT A(23) AND ROM_OE_BUFR)
	OR (SHUT_UP(1) AND ROM_OE_BUFR)
	OR (A(28) AND ROM_OE_BUFR)
	OR (ROM_OE_BUFR AND NOT $OpTx$FX_DC$538)
	OR (ROM_OE_BUFR AND NOT $OpTx$FX_DC$541));


ROM_WE <= '1';

FDCPE_SHUT_UP0: FDCPE port map (SHUT_UP(0),'0',clk,'0',NOT reset,SHUT_UP_CE(0));
SHUT_UP_CE(0) <= (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(5) AND 
	NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	A(22));

FDCPE_SHUT_UP1: FDCPE port map (SHUT_UP(1),'0',clk,'0',NOT reset,SHUT_UP_CE(1));
SHUT_UP_CE(1) <= (NOT nAS AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
	NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND 
	NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22));


STERM <= '1';

FDCPE_WE0: FDCPE port map (WE(0),WE_D(0),clk,'0',nAS);
WE_D(0) <= ((NOT BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND DSACK_32BIT_D2 AND NOT RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND 
	NOT A(22))
	OR (BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND DSACK_32BIT_D2 AND NOT RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	A(22))
	OR (BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND DSACK_32BIT_D2 AND NOT RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	NOT A(22))
	OR (NOT BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND DSACK_32BIT_D2 AND NOT RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND 
	A(22))
	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND DSACK_32BIT_D2 AND NOT RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND 
	NOT A(22))
	OR (NOT WE(0) AND 
	NOT DSACK_32BIT_mux0002/DSACK_32BIT_mux0002_D2)
	OR (BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND DSACK_32BIT_D2 AND NOT RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	A(22))
	OR (BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND DSACK_32BIT_D2 AND NOT RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	NOT A(22))
	OR (NOT BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND DSACK_32BIT_D2 AND NOT RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND 
	A(22)));

FDCPE_WE1: FDCPE port map (WE(1),WE_D(1),clk,'0',nAS);
WE_D(1) <= ((NOT BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (OE_1.EXP)
	OR (BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (WE(1) AND 
	NOT DSACK_32BIT_mux0002/DSACK_32BIT_mux0002_D2)
	OR (NOT DSACK_32BIT_D2 AND 
	DSACK_32BIT_mux0002/DSACK_32BIT_mux0002_D2)
	OR (RW AND DSACK_32BIT_mux0002/DSACK_32BIT_mux0002_D2)
	OR (BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22)));

FDCPE_nDS_D0: FDCPE port map (nDS_D0,nDS,clk,'0',NOT reset);

FDCPE_nDS_D1: FDCPE port map (nDS_D1,nDS_D0,clk,'0',NOT reset);


nRAM_SEL <= NOT (((EXP19_.EXP)
	OR (BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))));

********** UnMapped Logic **********

** Buried Nodes **

FDCPE_DSACK_32BIT: FDCPE port map (DSACK_32BIT,DSACK_32BIT_D,clk,'0',nAS);
DSACK_32BIT_D <= ((BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));

FDCPE_DSACK_32BIT_D2: FDCPE port map (DSACK_32BIT_D2,DSACK_32BIT_D2_D,clk,'0',nAS);
DSACK_32BIT_D2_D <= ((BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));


DSACK_32BIT_mux0002/DSACK_32BIT_mux0002_D2 <= ((BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95144xl-10-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
