library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cache is
	generic	(	data_width		: integer;
					words_per_line	: integer;
					size				: integer;
					clock_period	: time
				);
	port 		(	clk			: in  std_logic;
					writedata	: in  std_logic_vector (data_width-1 downto 0);
					address		: in  integer RANGE 0 TO ram_size-1;
					memwrite		: in  std_logic;
					memread		: in  std_logic;
					readdata		: out std_logic_vector (data_width-1 downto 0);
					waitrequest	: out std_logic
	);
end cache;

architecture structural of cache is

	type cache_line is array (words_per_line-1 downto 0) of std_logic_vector(data_width-1 downto 0);
	

begin