Accelerates the development of SystemVerilog modules by automating the testbench, runlab and wave file development workflow.

This script was developed with the University of Washington digital logic classes in mind and their use of DE1_SOC FPGA board.
