
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 200 MT/s
CPU 0 runs traces/SPEC2017/607.cactuBSSN_s-3477B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000000 cycles: 3671488 heartbeat IPC: 2.72369 cumulative IPC: 2.72369 (Simulation time: 0 hr 28 min 58 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 3671489 (Simulation time: 0 hr 28 min 58 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 16717436 heartbeat IPC: 0.766522 cumulative IPC: 0.766521 (Simulation time: 0 hr 50 min 47 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 29670808 heartbeat IPC: 0.772 cumulative IPC: 0.769251 (Simulation time: 1 hr 12 min 56 sec) 
