

Implementation tool: Xilinx Vivado v.2022.2
Project:             kalman_hls
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Mon May 20 14:21:08 PKT 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           4489
FF:            6293
DSP:             56
BRAM:             1
URAM:             0
LATCH:            0
SRL:            197
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      8.101
Timing met
