// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_gemm_relu_kernel_gemm_relu_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        C_address0,
        C_ce0,
        C_we0,
        C_d0
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] C_address0;
output   C_ce0;
output   C_we0;
output  [31:0] C_d0;

reg ap_idle;
reg C_ce0;
reg C_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln107_fu_86_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [63:0] zext_ln109_1_fu_154_p1;
reg   [6:0] v40_fu_42;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_v40_load;
wire   [6:0] add_ln108_fu_159_p2;
reg   [6:0] v39_fu_46;
reg   [6:0] ap_sig_allocacmp_v39_load;
wire   [6:0] select_ln107_1_fu_124_p3;
reg   [12:0] indvar_flatten15_fu_50;
reg   [12:0] ap_sig_allocacmp_indvar_flatten15_load;
wire   [12:0] add_ln107_1_fu_92_p2;
wire   [0:0] icmp_ln108_fu_110_p2;
wire   [6:0] add_ln107_fu_104_p2;
wire   [5:0] trunc_ln109_fu_132_p1;
wire   [6:0] select_ln107_fu_116_p3;
wire   [11:0] tmp_4_cast_fu_136_p3;
wire   [11:0] zext_ln109_fu_144_p1;
wire   [11:0] add_ln109_fu_148_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_done_reg = 1'b0;
end

kernel_gemm_relu_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        if ((icmp_ln107_fu_86_p2 == 1'd0)) begin
            indvar_flatten15_fu_50 <= add_ln107_1_fu_92_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten15_fu_50 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        if ((icmp_ln107_fu_86_p2 == 1'd0)) begin
            v39_fu_46 <= select_ln107_1_fu_124_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            v39_fu_46 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        if ((icmp_ln107_fu_86_p2 == 1'd0)) begin
            v40_fu_42 <= add_ln108_fu_159_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            v40_fu_42 <= 7'd0;
        end
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        C_ce0 = 1'b1;
    end else begin
        C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln107_fu_86_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        C_we0 = 1'b1;
    end else begin
        C_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start_int == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln107_fu_86_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_indvar_flatten15_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten15_load = indvar_flatten15_fu_50;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_v39_load = 7'd0;
    end else begin
        ap_sig_allocacmp_v39_load = v39_fu_46;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_v40_load = 7'd0;
    end else begin
        ap_sig_allocacmp_v40_load = v40_fu_42;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_address0 = zext_ln109_1_fu_154_p1;

assign C_d0 = 32'd0;

assign add_ln107_1_fu_92_p2 = (ap_sig_allocacmp_indvar_flatten15_load + 13'd1);

assign add_ln107_fu_104_p2 = (ap_sig_allocacmp_v39_load + 7'd1);

assign add_ln108_fu_159_p2 = (select_ln107_fu_116_p3 + 7'd1);

assign add_ln109_fu_148_p2 = (tmp_4_cast_fu_136_p3 + zext_ln109_fu_144_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln107_fu_86_p2 = ((ap_sig_allocacmp_indvar_flatten15_load == 13'd4096) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_110_p2 = ((ap_sig_allocacmp_v40_load == 7'd64) ? 1'b1 : 1'b0);

assign select_ln107_1_fu_124_p3 = ((icmp_ln108_fu_110_p2[0:0] == 1'b1) ? add_ln107_fu_104_p2 : ap_sig_allocacmp_v39_load);

assign select_ln107_fu_116_p3 = ((icmp_ln108_fu_110_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_v40_load);

assign tmp_4_cast_fu_136_p3 = {{trunc_ln109_fu_132_p1}, {6'd0}};

assign trunc_ln109_fu_132_p1 = select_ln107_1_fu_124_p3[5:0];

assign zext_ln109_1_fu_154_p1 = add_ln109_fu_148_p2;

assign zext_ln109_fu_144_p1 = select_ln107_fu_116_p3;

endmodule //kernel_gemm_relu_kernel_gemm_relu_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2
