s1(18Oct2023:17:32:36):  xmverilog ../../src/full_adder.v ../../src/full_adder_syn.v ../../src/full_adder_tb.v ../../src/half_adder.v ../../src/osu05_stdcells.v -compile 
s2(18Oct2023:17:32:36):  xmverilog ../../src/full_adder_tb.v +access+r 
s3(19Oct2023:13:25:32):  ncverilog -l nc.log +access+r ../../src/syn/full_adder_syn.v ../../src/full_adder_tb.v ../../src/syn/osu05_stdcells.v 
s4(19Oct2023:13:25:51):  ncverilog -l nc.log +access+r ../../src/syn/full_adder_syn.v ../../src/full_adder_tb.v ../../src/syn/osu05_stdcells.v 
s5(19Oct2023:13:26:49):  ncverilog -l nc.log +access+r ../../src/syn/full_adder_syn.v ../../src/full_adder_tb.v ../../src/syn/osu05_stdcells.v 
