# RISC-V

* https://riscv.github.io/riscv-isa-manual/snapshot/unprivileged/
* https://riscv.github.io/riscv-isa-manual/snapshot/privileged/
* [Volume I: RISC-V Unprivileged ISA Specification](https://docs.riscv.org/reference/isa/unpriv/intro.html)
* [Volume II: RISC-V Privileged ISA Specification](https://docs.riscv.org/reference/isa/priv/priv-intro.html)
* https://five-embeddev.com/riscv-user-isa-manual/latest-latex/preface.html#preface
* https://five-embeddev.com/riscv-priv-isa-manual/Priv-v1.12/priv-intro.html#

* https://riscv.vercel.app/
* https://www.cs.cornell.edu/courses/cs3410/2019sp/riscv/interpreter/

* [RISC-V in Zig](https://github.com/Ronsor/riscv-zig)
* [rv32emu: RISC-V 32-bit Emulator](https://github.com/sysprog21/rv32emu?tab=readme-ov-file#reference)
* [RISC-V VM](https://github.com/bit-hack/riscv-vm)
* [RVVM](https://github.com/LekKit/RVVM)
* [rv32emu](https://github.com/sysprog21/rv32emu)
* https://github.com/d0iasm/rvemu-for-book
* https://github.com/bane9/rv64gc-emu
