
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 4.20

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.81 source latency CPU_dmem_rd_data_a5[1]$_DFF_P_/CLK ^
  -0.77 target latency CPU_Xreg_value_a4[4][1]$_SDFFE_PP0P_/CLK ^
   0.47 clock uncertainty
   0.00 CRPR
--------------
   0.51 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: CPU_Dmem_value_a5[9][14]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_dmem_rd_data_a5[14]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.33    0.34    0.32    0.32 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.34    0.01    0.33 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.11    0.13    0.28    0.62 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5_0_clk (net)
                  0.13    0.00    0.62 ^ clkbuf_leaf_89_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.17    0.79 ^ clkbuf_leaf_89_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_89_clk (net)
                  0.06    0.00    0.79 ^ CPU_Dmem_value_a5[9][14]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.33    1.12 ^ CPU_Dmem_value_a5[9][14]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         CPU_Dmem_value_a5[9][14] (net)
                  0.07    0.00    1.12 ^ _11204_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.04    0.06    1.18 v _11204_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _05234_ (net)
                  0.04    0.00    1.18 v _11209_/A (sky130_fd_sc_hd__nand4_1)
     1    0.00    0.07    0.08    1.25 ^ _11209_/Y (sky130_fd_sc_hd__nand4_1)
                                         _05239_ (net)
                  0.07    0.00    1.25 ^ _11215_/B1 (sky130_fd_sc_hd__o22a_1)
     1    0.01    0.15    0.21    1.46 ^ _11215_/X (sky130_fd_sc_hd__o22a_1)
                                         w_CPU_dmem_rd_data_a4[14] (net)
                  0.15    0.00    1.46 ^ CPU_dmem_rd_data_a5[14]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.33    0.34    0.32    0.32 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.34    0.01    0.33 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.12    0.28    0.61 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7_0_clk (net)
                  0.12    0.00    0.61 ^ clkbuf_leaf_76_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.17    0.78 ^ clkbuf_leaf_76_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_76_clk (net)
                  0.06    0.00    0.78 ^ CPU_dmem_rd_data_a5[14]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.74    1.53   clock uncertainty
                          0.00    1.53   clock reconvergence pessimism
                         -0.05    1.48   library hold time
                                  1.48   data required time
-----------------------------------------------------------------------------
                                  1.48   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                 -0.01   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[1][22]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.33    0.34    0.32    0.32 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.34    0.01    0.33 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.13    0.29    0.62 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2_0_clk (net)
                  0.13    0.00    0.62 ^ clkbuf_leaf_10_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.17    0.79 ^ clkbuf_leaf_10_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_10_clk (net)
                  0.06    0.00    0.79 ^ CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.15    0.38    1.18 ^ CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         CPU_valid_load_a5 (net)
                  0.15    0.00    1.18 ^ _05825_/A (sky130_fd_sc_hd__or4_4)
    57    0.47    1.31    1.01    2.18 ^ _05825_/X (sky130_fd_sc_hd__or4_4)
                                         _01035_ (net)
                  1.31    0.02    2.20 ^ _05826_/A (sky130_fd_sc_hd__clkinv_16)
    50    0.45    0.54    0.54    2.74 v _05826_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _01036_ (net)
                  0.54    0.02    2.76 v _09202_/C (sky130_fd_sc_hd__nor3_1)
     1    0.01    0.45    0.53    3.29 ^ _09202_/Y (sky130_fd_sc_hd__nor3_1)
                                         _03619_ (net)
                  0.45    0.00    3.29 ^ _09203_/B1 (sky130_fd_sc_hd__a21oi_4)
     3    0.04    0.14    0.13    3.42 v _09203_/Y (sky130_fd_sc_hd__a21oi_4)
                                         _03620_ (net)
                  0.14    0.00    3.43 v _09211_/C (sky130_fd_sc_hd__nor3_4)
    10    0.12    1.17    0.91    4.34 ^ _09211_/Y (sky130_fd_sc_hd__nor3_4)
                                         _03627_ (net)
                  1.17    0.01    4.35 ^ _09233_/B (sky130_fd_sc_hd__nand2_8)
    10    0.07    0.26    0.21    4.56 v _09233_/Y (sky130_fd_sc_hd__nand2_8)
                                         _03642_ (net)
                  0.26    0.00    4.56 v _09251_/A2 (sky130_fd_sc_hd__o211ai_1)
     1    0.00    0.16    0.24    4.81 ^ _09251_/Y (sky130_fd_sc_hd__o211ai_1)
                                         _00750_ (net)
                  0.16    0.00    4.81 ^ hold1443/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.57    5.38 ^ hold1443/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1559 (net)
                  0.06    0.00    5.38 ^ CPU_Xreg_value_a4[1][22]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.38   data arrival time

                          9.30    9.30   clock clk (rise edge)
                          0.00    9.30   clock source latency
     1    0.05    0.00    0.00    9.30 ^ clk (in)
                                         clk (net)
                  0.00    0.00    9.30 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.33    0.34    0.32    9.62 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.34    0.01    9.63 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.14    0.29    9.92 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_14_0_clk (net)
                  0.14    0.00    9.92 ^ clkbuf_leaf_51_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.17   10.10 ^ clkbuf_leaf_51_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_51_clk (net)
                  0.06    0.00   10.10 ^ CPU_Xreg_value_a4[1][22]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.47    9.64   clock uncertainty
                          0.00    9.64   clock reconvergence pessimism
                         -0.05    9.58   library setup time
                                  9.58   data required time
-----------------------------------------------------------------------------
                                  9.58   data required time
                                 -5.38   data arrival time
-----------------------------------------------------------------------------
                                  4.20   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[1][22]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.33    0.34    0.32    0.32 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.34    0.01    0.33 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.13    0.29    0.62 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2_0_clk (net)
                  0.13    0.00    0.62 ^ clkbuf_leaf_10_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.17    0.79 ^ clkbuf_leaf_10_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_10_clk (net)
                  0.06    0.00    0.79 ^ CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.15    0.38    1.18 ^ CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         CPU_valid_load_a5 (net)
                  0.15    0.00    1.18 ^ _05825_/A (sky130_fd_sc_hd__or4_4)
    57    0.47    1.31    1.01    2.18 ^ _05825_/X (sky130_fd_sc_hd__or4_4)
                                         _01035_ (net)
                  1.31    0.02    2.20 ^ _05826_/A (sky130_fd_sc_hd__clkinv_16)
    50    0.45    0.54    0.54    2.74 v _05826_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _01036_ (net)
                  0.54    0.02    2.76 v _09202_/C (sky130_fd_sc_hd__nor3_1)
     1    0.01    0.45    0.53    3.29 ^ _09202_/Y (sky130_fd_sc_hd__nor3_1)
                                         _03619_ (net)
                  0.45    0.00    3.29 ^ _09203_/B1 (sky130_fd_sc_hd__a21oi_4)
     3    0.04    0.14    0.13    3.42 v _09203_/Y (sky130_fd_sc_hd__a21oi_4)
                                         _03620_ (net)
                  0.14    0.00    3.43 v _09211_/C (sky130_fd_sc_hd__nor3_4)
    10    0.12    1.17    0.91    4.34 ^ _09211_/Y (sky130_fd_sc_hd__nor3_4)
                                         _03627_ (net)
                  1.17    0.01    4.35 ^ _09233_/B (sky130_fd_sc_hd__nand2_8)
    10    0.07    0.26    0.21    4.56 v _09233_/Y (sky130_fd_sc_hd__nand2_8)
                                         _03642_ (net)
                  0.26    0.00    4.56 v _09251_/A2 (sky130_fd_sc_hd__o211ai_1)
     1    0.00    0.16    0.24    4.81 ^ _09251_/Y (sky130_fd_sc_hd__o211ai_1)
                                         _00750_ (net)
                  0.16    0.00    4.81 ^ hold1443/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.57    5.38 ^ hold1443/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1559 (net)
                  0.06    0.00    5.38 ^ CPU_Xreg_value_a4[1][22]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.38   data arrival time

                          9.30    9.30   clock clk (rise edge)
                          0.00    9.30   clock source latency
     1    0.05    0.00    0.00    9.30 ^ clk (in)
                                         clk (net)
                  0.00    0.00    9.30 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.33    0.34    0.32    9.62 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.34    0.01    9.63 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.14    0.29    9.92 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_14_0_clk (net)
                  0.14    0.00    9.92 ^ clkbuf_leaf_51_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.17   10.10 ^ clkbuf_leaf_51_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_51_clk (net)
                  0.06    0.00   10.10 ^ CPU_Xreg_value_a4[1][22]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.47    9.64   clock uncertainty
                          0.00    9.64   clock reconvergence pessimism
                         -0.05    9.58   library setup time
                                  9.58   data required time
-----------------------------------------------------------------------------
                                  9.58   data required time
                                 -5.38   data arrival time
-----------------------------------------------------------------------------
                                  4.20   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.12612056732177734

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0841

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.0155083192512393

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.11262000352144241

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1377

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 3

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[1][22]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.32    0.32 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.29    0.62 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.79 ^ clkbuf_leaf_10_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.79 ^ CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.38    1.18 ^ CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   1.01    2.18 ^ _05825_/X (sky130_fd_sc_hd__or4_4)
   0.56    2.74 v _05826_/Y (sky130_fd_sc_hd__clkinv_16)
   0.55    3.29 ^ _09202_/Y (sky130_fd_sc_hd__nor3_1)
   0.13    3.42 v _09203_/Y (sky130_fd_sc_hd__a21oi_4)
   0.91    4.34 ^ _09211_/Y (sky130_fd_sc_hd__nor3_4)
   0.22    4.56 v _09233_/Y (sky130_fd_sc_hd__nand2_8)
   0.25    4.81 ^ _09251_/Y (sky130_fd_sc_hd__o211ai_1)
   0.57    5.38 ^ hold1443/X (sky130_fd_sc_hd__dlygate4sd3_1)
   0.00    5.38 ^ CPU_Xreg_value_a4[1][22]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           5.38   data arrival time

   9.30    9.30   clock clk (rise edge)
   0.00    9.30   clock source latency
   0.00    9.30 ^ clk (in)
   0.32    9.62 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    9.92 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18   10.10 ^ clkbuf_leaf_51_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00   10.10 ^ CPU_Xreg_value_a4[1][22]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.47    9.64   clock uncertainty
   0.00    9.64   clock reconvergence pessimism
  -0.05    9.58   library setup time
           9.58   data required time
---------------------------------------------------------
           9.58   data required time
          -5.38   data arrival time
---------------------------------------------------------
           4.20   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: CPU_Dmem_value_a5[9][14]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_dmem_rd_data_a5[14]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.32    0.32 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.29    0.62 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.79 ^ clkbuf_leaf_89_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.79 ^ CPU_Dmem_value_a5[9][14]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.33    1.12 ^ CPU_Dmem_value_a5[9][14]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.06    1.18 v _11204_/Y (sky130_fd_sc_hd__a21oi_1)
   0.08    1.25 ^ _11209_/Y (sky130_fd_sc_hd__nand4_1)
   0.21    1.46 ^ _11215_/X (sky130_fd_sc_hd__o22a_1)
   0.00    1.46 ^ CPU_dmem_rd_data_a5[14]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           1.46   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.32    0.32 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.29    0.61 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.78 ^ clkbuf_leaf_76_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.78 ^ CPU_dmem_rd_data_a5[14]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.74    1.53   clock uncertainty
   0.00    1.53   clock reconvergence pessimism
  -0.05    1.48   library hold time
           1.48   data required time
---------------------------------------------------------
           1.48   data required time
          -1.46   data arrival time
---------------------------------------------------------
          -0.01   slack (VIOLATED)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
5.3775

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
4.2038

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
78.173873

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.96e-03   7.82e-04   1.04e-08   6.74e-03  36.5%
Combinational          1.99e-03   4.20e-03   2.25e-08   6.19e-03  33.5%
Clock                  3.17e-03   2.37e-03   2.22e-09   5.53e-03  30.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.11e-02   7.35e-03   3.51e-08   1.85e-02 100.0%
                          60.2%      39.8%       0.0%
