{"peripheral_accesses":[{"accesses":[{"access_type":"volatile_read","address":"0x1073746104","bits_modified":[],"data_size":32,"purpose":"Access REG_0x184 register","register_name":"REG_0x184","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":374}},{"access_type":"volatile_read","address":"0x1073746108","bits_modified":[],"data_size":32,"purpose":"Access REG_0x188 register","register_name":"REG_0x188","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":375}},{"access_type":"volatile_write","address":"0x1073745984","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access AHBCLKDIV register","register_name":"AHBCLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":383}},{"access_type":"volatile_write","address":"0x1073746104","bits_modified":["bit_2"],"data_size":32,"purpose":"Access REG_0x184 register","register_name":"REG_0x184","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":385}},{"access_type":"volatile_write","address":"0x1073746108","bits_modified":["bit_8","bit_9","bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"data_size":32,"purpose":"Access REG_0x188 register","register_name":"REG_0x188","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":386}},{"access_type":"volatile_read","address":"0x1073746108","bits_modified":[],"data_size":32,"purpose":"Access REG_0x188 register","register_name":"REG_0x188","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":387}},{"access_type":"volatile_write","address":"0x1073745956","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access REG_0x36 register","register_name":"REG_0x36","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":391}},{"access_type":"volatile_read","address":"0x1073746116","bits_modified":[],"data_size":32,"purpose":"Access REG_0x196 register","register_name":"REG_0x196","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":398}},{"access_type":"volatile_read","address":"0x1073746120","bits_modified":[],"data_size":32,"purpose":"Access REG_0x200 register","register_name":"REG_0x200","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":399}},{"access_type":"volatile_write","address":"0x1073745984","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access AHBCLKDIV register","register_name":"AHBCLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":407}},{"access_type":"volatile_write","address":"0x1073746116","bits_modified":["bit_2"],"data_size":32,"purpose":"Access REG_0x196 register","register_name":"REG_0x196","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":409}},{"access_type":"volatile_write","address":"0x1073746120","bits_modified":["bit_8","bit_9","bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"data_size":32,"purpose":"Access REG_0x200 register","register_name":"REG_0x200","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":410}},{"access_type":"volatile_read","address":"0x1073746120","bits_modified":[],"data_size":32,"purpose":"Access REG_0x200 register","register_name":"REG_0x200","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":411}},{"access_type":"volatile_write","address":"0x1073745956","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access REG_0x36 register","register_name":"REG_0x36","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":415}},{"access_type":"volatile_write","address":"0x1073745956","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize CLKCTL0 controller","register_name":"REG_0x36","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_DeinitXspi","line":294}},{"access_type":"volatile_write","address":"0x1073745956","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize CLKCTL0 controller","register_name":"REG_0x36","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_DeinitXspi","line":299}}],"base_address":"0x1073745920","peripheral_name":"CLKCTL0"},{"accesses":[{"access_type":"volatile_write","address":"0x1074790400","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Write data to GPIO0","register_name":"PDOR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h","function":"GPIO_PinWrite","line":350}},{"access_type":"volatile_write","address":"0x1074790400","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Write data to GPIO0","register_name":"PDOR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h","function":"GPIO_PinWrite","line":354}},{"access_type":"volatile_read","address":"0x1074790400","bits_modified":[],"data_size":32,"purpose":"Read data from GPIO0","register_name":"PDOR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h","function":"GPIO_PinRead","line":429}}],"base_address":"0x1074790400","peripheral_name":"GPIO0"},{"accesses":[{"access_type":"volatile_read","address":"0x1073758256","bits_modified":[],"data_size":32,"purpose":"Initialize RSTCTL0 controller","register_name":"PRSTCTLSET4","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":691}},{"access_type":"volatile_write","address":"0x1073758256","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize RSTCTL0 controller","register_name":"PRSTCTLSET4","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":692}},{"access_type":"volatile_read","address":"0x1073758260","bits_modified":[],"data_size":32,"purpose":"Initialize RSTCTL0 controller","register_name":"REG_0x52","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":694}},{"access_type":"volatile_write","address":"0x1073758260","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize RSTCTL0 controller","register_name":"REG_0x52","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":695}},{"access_type":"volatile_write","address":"0x1073758256","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access PRSTCTLSET4 register","register_name":"PRSTCTLSET4","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_RestoreI2c2PinMux","line":700}},{"access_type":"volatile_write","address":"0x1073758260","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access REG_0x52 register","register_name":"REG_0x52","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_RestoreI2c2PinMux","line":701}}],"base_address":"0x1073758208","peripheral_name":"RSTCTL0"}]}
