xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,
lib_pkg_v1_0_rfs.vhd,vhdl,lib_pkg_v1_0_2,../../../ipstatic/hdl/lib_pkg_v1_0_rfs.vhd,
lib_srl_fifo_v1_0_rfs.vhd,vhdl,lib_srl_fifo_v1_0_2,../../../ipstatic/hdl/lib_srl_fifo_v1_0_rfs.vhd,
emc_common_v3_0_vh_rfs.vhd,vhdl,emc_common_v3_0_5,../../../ipstatic/hdl/emc_common_v3_0_vh_rfs.vhd,
axi_emc_v3_0_vh_rfs.vhd,vhdl,axi_emc_v3_0_19,../../../ipstatic/hdl/axi_emc_v3_0_vh_rfs.vhd,
axi_emc_0.vhd,vhdl,xil_defaultlib,../../../../thinpad_top.srcs/sources_1/ip/axi_emc_0/sim/axi_emc_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
