version 3
e:\desktop\acqboard\tests\analogtestboard3\vhdl\main.vhd
main
VHDL
VHDL
main_test.xwv
Clocked
-
-
10000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLK
10000000
10000000
4000000
5000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
CNV
CLK
DIN
CLK
LED0
CLK
LED1
CLK
SCK
CLK
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
CNV_DIFF
LED0_DIFF
LED1_DIFF
SCK_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
CLK
DIN
CNV
LED0
LED1
SCK
SIGNAL_ORDER_END
-X-X-X-

