TRACE::2021-05-10.01:39:30::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:30::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:30::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:33::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:33::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-10.01:39:35::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2021-05-10.01:39:35::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2 verilog template/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-05-10.01:39:35::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2 verilog template/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2021-05-10.01:39:35::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-05-10.01:39:35::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-10.01:39:35::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-05-10.01:39:35::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-05-10.01:39:35::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:35::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:35::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:35::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:35::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:35::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:35::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:35::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:35::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:35::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:35::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:35::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:35::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:35::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:35::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:35::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-05-10.01:39:35::SCWPlatform::Generating the sources  .
TRACE::2021-05-10.01:39:35::SCWBDomain::Generating boot domain sources.
TRACE::2021-05-10.01:39:35::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-05-10.01:39:35::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:35::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:35::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:35::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:35::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:35::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-10.01:39:35::SCWMssOS::No sw design opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:35::SCWMssOS::mss does not exists at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:35::SCWMssOS::Creating sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:35::SCWMssOS::Adding the swdes entry, created swdb D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:35::SCWMssOS::updating the scw layer changes to swdes at   D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:35::SCWMssOS::Writing mss at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:35::SCWMssOS::Completed writing the mss file at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-10.01:39:35::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-05-10.01:39:35::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-05-10.01:39:35::SCWBDomain::Completed writing the mss file at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-10.01:39:45::SCWPlatform::Generating sources Done.
TRACE::2021-05-10.01:39:45::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:45::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:45::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-05-10.01:39:45::SCWMssOS::Could not open the swdb for D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-05-10.01:39:45::SCWMssOS::Could not open the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-05-10.01:39:45::SCWMssOS::Cleared the swdb table entry
TRACE::2021-05-10.01:39:45::SCWMssOS::No sw design opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWMssOS::mss exists loading the mss file  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWMssOS::Opened the sw design from mss  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWMssOS::Adding the swdes entry D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-10.01:39:45::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-10.01:39:45::SCWMssOS::Opened the sw design.  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWMssOS::Saving the mss changes D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-10.01:39:45::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-10.01:39:45::SCWMssOS::Commit changes completed.
TRACE::2021-05-10.01:39:45::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:45::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:45::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:45::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:45::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:45::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:45::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:45::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:45::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:45::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2 verilog template/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"1b01e3183cf6a98f9eb180b28e9003a9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-10.01:39:45::SCWMssOS::Saving the mss changes D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-10.01:39:45::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-10.01:39:45::SCWMssOS::Commit changes completed.
TRACE::2021-05-10.01:39:45::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:45::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:45::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:45::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:45::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:45::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:45::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:45::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:45::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:45::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2 verilog template/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"1b01e3183cf6a98f9eb180b28e9003a9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-10.01:39:45::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-10.01:39:45::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-05-10.01:39:45::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-05-10.01:39:45::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:45::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:45::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:45::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:45::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:45::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:45::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:45::SCWMssOS::No sw design opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWMssOS::mss does not exists at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWMssOS::Creating sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWMssOS::Adding the swdes entry, created swdb D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWMssOS::updating the scw layer changes to swdes at   D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWMssOS::Writing mss at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:45::SCWMssOS::Completed writing the mss file at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-05-10.01:39:45::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-05-10.01:39:45::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-05-10.01:39:45::SCWMssOS::Completed writing the mss file at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-05-10.01:39:45::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-05-10.01:39:46::SCWMssOS::Saving the mss changes D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-10.01:39:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-10.01:39:46::SCWMssOS::Commit changes completed.
TRACE::2021-05-10.01:39:46::SCWMssOS::Saving the mss changes D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-10.01:39:46::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-05-10.01:39:46::SCWMssOS::Could not open the swdb for D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
KEYINFO::2021-05-10.01:39:46::SCWMssOS::Could not open the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss is not found

TRACE::2021-05-10.01:39:46::SCWMssOS::Cleared the swdb table entry
TRACE::2021-05-10.01:39:46::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2021-05-10.01:39:46::SCWMssOS::Writing the mss file completed D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::Commit changes completed.
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2 verilog template/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"1b01e3183cf6a98f9eb180b28e9003a9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"17290236c436f2cbf35841409dd4b1fd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-05-10.01:39:46::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-05-10.01:39:46::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-10.01:39:46::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-05-10.01:39:46::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-10.01:39:46::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-10.01:39:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-10.01:39:46::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-05-10.01:39:46::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-05-10.01:39:46::SCWSystem::Not a boot domain 
LOG::2021-05-10.01:39:46::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-05-10.01:39:46::SCWDomain::Generating domain artifcats
TRACE::2021-05-10.01:39:46::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-10.01:39:46::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-05-10.01:39:46::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-05-10.01:39:46::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::Completed writing the mss file at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-05-10.01:39:46::SCWMssOS::Mss edits present, copying mssfile into export location D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-10.01:39:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-10.01:39:46::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2021-05-10.01:39:46::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-10.01:39:46::SCWMssOS::Copying to export directory.
TRACE::2021-05-10.01:39:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-10.01:39:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-05-10.01:39:46::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-05-10.01:39:46::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-05-10.01:39:46::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-05-10.01:39:46::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-05-10.01:39:46::SCWPlatform::Started preparing the platform 
TRACE::2021-05-10.01:39:46::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-05-10.01:39:46::SCWSystem::dir created 
TRACE::2021-05-10.01:39:46::SCWSystem::Writing the bif 
TRACE::2021-05-10.01:39:46::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-10.01:39:46::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-10.01:39:46::SCWPlatform::Completed generating the platform
TRACE::2021-05-10.01:39:46::SCWMssOS::Saving the mss changes D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-10.01:39:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-10.01:39:46::SCWMssOS::Commit changes completed.
TRACE::2021-05-10.01:39:46::SCWMssOS::Saving the mss changes D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-10.01:39:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-10.01:39:46::SCWMssOS::Commit changes completed.
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2 verilog template/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"1b01e3183cf6a98f9eb180b28e9003a9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"17290236c436f2cbf35841409dd4b1fd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-10.01:39:46::SCWPlatform::updated the xpfm file.
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::Saving the mss changes D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-10.01:39:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-10.01:39:46::SCWMssOS::Commit changes completed.
TRACE::2021-05-10.01:39:46::SCWMssOS::Saving the mss changes D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-10.01:39:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-10.01:39:46::SCWMssOS::Commit changes completed.
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2 verilog template/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"1b01e3183cf6a98f9eb180b28e9003a9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"17290236c436f2cbf35841409dd4b1fd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::Saving the mss changes D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-10.01:39:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-10.01:39:46::SCWMssOS::Commit changes completed.
TRACE::2021-05-10.01:39:46::SCWMssOS::Saving the mss changes D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-10.01:39:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-10.01:39:46::SCWMssOS::Commit changes completed.
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2 verilog template/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"1b01e3183cf6a98f9eb180b28e9003a9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"17290236c436f2cbf35841409dd4b1fd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-05-10.01:39:46::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-05-10.01:39:46::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-10.01:39:46::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-05-10.01:39:46::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-05-10.01:39:46::SCWDomain::Generating domain artifcats
TRACE::2021-05-10.01:39:46::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-10.01:39:46::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-05-10.01:39:46::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-05-10.01:39:46::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::Completed writing the mss file at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-05-10.01:39:46::SCWMssOS::Mss edits present, copying mssfile into export location D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-10.01:39:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-10.01:39:46::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2021-05-10.01:39:46::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-10.01:39:46::SCWMssOS::Copying to export directory.
TRACE::2021-05-10.01:39:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-10.01:39:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-05-10.01:39:46::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-05-10.01:39:46::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-05-10.01:39:46::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-05-10.01:39:46::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-05-10.01:39:46::SCWPlatform::Started preparing the platform 
TRACE::2021-05-10.01:39:46::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-05-10.01:39:46::SCWSystem::dir created 
TRACE::2021-05-10.01:39:46::SCWSystem::Writing the bif 
TRACE::2021-05-10.01:39:46::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-10.01:39:46::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-10.01:39:46::SCWPlatform::Completed generating the platform
TRACE::2021-05-10.01:39:46::SCWMssOS::Saving the mss changes D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-10.01:39:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-10.01:39:46::SCWMssOS::Commit changes completed.
TRACE::2021-05-10.01:39:46::SCWMssOS::Saving the mss changes D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-10.01:39:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-10.01:39:46::SCWMssOS::Commit changes completed.
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.01:39:46::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.01:39:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.01:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.01:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.01:39:46::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.01:39:46::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.01:39:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2 verilog template/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"1b01e3183cf6a98f9eb180b28e9003a9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"17290236c436f2cbf35841409dd4b1fd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-10.01:39:46::SCWPlatform::updated the xpfm file.
LOG::2021-05-10.02:37:52::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-05-10.02:37:52::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-10.02:37:52::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-05-10.02:37:52::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-10.02:37:52::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-10.02:37:52::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-10.02:37:52::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-05-10.02:37:52::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:37:52::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:37:52::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:37:52::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.02:37:52::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:37:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.02:37:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.02:37:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.02:37:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.02:37:52::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.02:37:52::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.02:37:52::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.02:37:52::SCWBDomain::Completed writing the mss file at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-10.02:37:52::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-10.02:37:52::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-10.02:37:52::SCWBDomain::System Command Ran  D:&  cd  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2021-05-10.02:37:52::SCWBDomain::make: Entering directory 'D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-05-10.02:37:52::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-05-10.02:37:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_5/src"

TRACE::2021-05-10.02:37:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-10.02:37:52::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-10.02:37:52::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-05-10.02:37:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-05-10.02:37:53::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-05-10.02:37:53::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-05-10.02:37:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-05-10.02:37:53::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-05-10.02:37:53::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-05-10.02:37:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-10.02:37:53::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-10.02:37:53::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-05-10.02:37:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-10.02:37:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-10.02:37:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-05-10.02:37:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-10.02:37:53::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-10.02:37:53::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2021-05-10.02:37:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-10.02:37:53::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-10.02:37:53::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2021-05-10.02:37:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-10.02:37:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-10.02:37:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-05-10.02:37:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-10.02:37:54::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-10.02:37:54::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2021-05-10.02:37:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-10.02:37:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-10.02:37:54::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-05-10.02:37:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-10.02:37:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-10.02:37:54::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-05-10.02:37:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-05-10.02:37:54::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-05-10.02:37:54::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-05-10.02:37:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-10.02:37:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-10.02:37:54::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2021-05-10.02:37:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-10.02:37:54::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-10.02:37:54::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-05-10.02:37:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-05-10.02:37:54::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-05-10.02:37:54::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-05-10.02:37:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-10.02:37:55::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-10.02:37:55::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2021-05-10.02:37:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-10.02:37:55::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-10.02:37:55::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-05-10.02:37:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-10.02:37:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-10.02:37:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-10.02:37:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-10.02:37:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-10.02:37:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-10.02:37:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-10.02:37:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-10.02:37:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2021-05-10.02:37:56::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_5/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-10.02:37:56::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-10.02:37:56::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-05-10.02:37:56::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-05-10.02:37:56::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-05-10.02:37:56::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-05-10.02:37:56::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-10.02:37:56::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-10.02:37:56::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-10.02:37:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-10.02:37:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-10.02:37:56::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-10.02:37:56::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-10.02:37:56::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-10.02:37:56::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-10.02:37:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-10.02:37:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-10.02:37:56::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-10.02:37:56::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-10.02:37:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-10.02:37:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-10.02:37:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-10.02:37:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-05-10.02:37:56::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-05-10.02:37:56::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-10.02:37:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-10.02:37:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-10.02:37:56::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-10.02:37:56::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-05-10.02:37:56::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-05-10.02:37:56::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-10.02:37:56::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-10.02:37:56::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-10.02:37:56::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-10.02:37:56::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-10.02:37:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-10.02:37:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-10.02:37:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-10.02:37:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-10.02:37:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-10.02:37:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_5/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-05-10.02:37:56::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-05-10.02:37:56::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-10.02:37:56::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-10.02:37:56::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-05-10.02:37:56::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-05-10.02:37:56::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-10.02:37:56::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-10.02:37:56::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-10.02:37:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-10.02:37:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-10.02:37:56::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-10.02:37:56::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-10.02:37:56::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-10.02:37:56::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-10.02:37:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-10.02:37:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-05-10.02:37:56::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-05-10.02:37:56::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-05-10.02:37:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2021-05-10.02:37:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-05-10.02:37:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-05-10.02:37:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2021-05-10.02:37:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-05-10.02:37:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-10.02:37:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-10.02:37:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-10.02:37:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-10.02:37:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-10.02:37:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-10.02:37:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-10.02:37:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-10.02:37:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-10.02:37:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-10.02:37:57::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-10.02:37:57::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-10.02:37:57::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-10.02:37:57::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-05-10.02:37:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2021-05-10.02:37:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-05-10.02:37:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-05-10.02:37:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-10.02:37:58::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-10.02:37:58::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-10.02:37:58::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-10.02:37:58::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-10.02:37:58::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-10.02:37:58::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-10.02:37:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-10.02:37:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-10.02:37:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-10.02:37:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-05-10.02:37:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-10.02:37:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-10.02:37:59::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-10.02:38:01::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2021-05-10.02:38:01::SCWBDomain::make --no-print-directory archive

TRACE::2021-05-10.02:38:01::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2021-05-10.02:38:01::SCWBDomain::ortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0
TRACE::2021-05-10.02:38:01::SCWBDomain::/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7
TRACE::2021-05-10.02:38:01::SCWBDomain::_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psre
TRACE::2021-05-10.02:38:01::SCWBDomain::set_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0
TRACE::2021-05-10.02:38:01::SCWBDomain::/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/
TRACE::2021-05-10.02:38:01::SCWBDomain::xbram_sinit.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g
TRACE::2021-05-10.02:38:01::SCWBDomain::.o ps7_cortexa9_0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/
TRACE::2021-05-10.02:38:01::SCWBDomain::lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0
TRACE::2021-05-10.02:38:01::SCWBDomain::/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/x
TRACE::2021-05-10.02:38:01::SCWBDomain::uartps_selftest.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xus
TRACE::2021-05-10.02:38:01::SCWBDomain::bps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscu
TRACE::2021-05-10.02:38:01::SCWBDomain::gic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib
TRACE::2021-05-10.02:38:01::SCWBDomain::/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/
TRACE::2021-05-10.02:38:01::SCWBDomain::lib/xbram.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9
TRACE::2021-05-10.02:38:01::SCWBDomain::_0/lib/xgpiops.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/x
TRACE::2021-05-10.02:38:01::SCWBDomain::qspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0
TRACE::2021-05-10.02:38:01::SCWBDomain::/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_
TRACE::2021-05-10.02:38:01::SCWBDomain::0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortex
TRACE::2021-05-10.02:38:01::SCWBDomain::a9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/pr
TRACE::2021-05-10.02:38:01::SCWBDomain::int.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_
TRACE::2021-05-10.02:38:01::SCWBDomain::cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa
TRACE::2021-05-10.02:38:01::SCWBDomain::9_0/lib/xusbps.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/
TRACE::2021-05-10.02:38:01::SCWBDomain::lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xbr
TRACE::2021-05-10.02:38:01::SCWBDomain::am_intr.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/
TRACE::2021-05-10.02:38:01::SCWBDomain::lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/
TRACE::2021-05-10.02:38:01::SCWBDomain::lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cort
TRACE::2021-05-10.02:38:01::SCWBDomain::exa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/li
TRACE::2021-05-10.02:38:01::SCWBDomain::b/fstat.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib
TRACE::2021-05-10.02:38:01::SCWBDomain::/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0
TRACE::2021-05-10.02:38:01::SCWBDomain::/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.o p
TRACE::2021-05-10.02:38:01::SCWBDomain::s7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cor
TRACE::2021-05-10.02:38:01::SCWBDomain::texa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o

TRACE::2021-05-10.02:38:01::SCWBDomain::'Finished building libraries'

TRACE::2021-05-10.02:38:01::SCWBDomain::make: Leaving directory 'D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-05-10.02:38:01::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-05-10.02:38:01::SCWBDomain::exa9_0/include -I.

TRACE::2021-05-10.02:38:01::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-10.02:38:01::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-10.02:38:01::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-05-10.02:38:01::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-05-10.02:38:01::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-05-10.02:38:01::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-10.02:38:01::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-05-10.02:38:01::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-05-10.02:38:02::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-05-10.02:38:02::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-10.02:38:02::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-10.02:38:02::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-10.02:38:02::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-05-10.02:38:02::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-05-10.02:38:02::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-10.02:38:02::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-10.02:38:02::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-05-10.02:38:02::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-10.02:38:02::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-05-10.02:38:02::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-05-10.02:38:02::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-05-10.02:38:02::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-10.02:38:02::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o  pcap
TRACE::2021-05-10.02:38:02::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-05-10.02:38:02::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2021-05-10.02:38:02::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                       -Wl,--gc-sections -
TRACE::2021-05-10.02:38:02::SCWBDomain::Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-05-10.02:38:03::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-05-10.02:38:03::SCWSystem::Not a boot domain 
LOG::2021-05-10.02:38:03::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-05-10.02:38:03::SCWDomain::Generating domain artifcats
TRACE::2021-05-10.02:38:03::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-10.02:38:03::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-05-10.02:38:03::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-05-10.02:38:03::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-10.02:38:03::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:03::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:03::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:03::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.02:38:03::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.02:38:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.02:38:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.02:38:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.02:38:03::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.02:38:03::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.02:38:03::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.02:38:03::SCWMssOS::Completed writing the mss file at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-05-10.02:38:03::SCWMssOS::Mss edits present, copying mssfile into export location D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.02:38:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-10.02:38:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-10.02:38:03::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2021-05-10.02:38:03::SCWMssOS::doing bsp build ... 
TRACE::2021-05-10.02:38:03::SCWMssOS::System Command Ran  D: & cd  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2021-05-10.02:38:03::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-05-10.02:38:03::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-05-10.02:38:03::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-05-10.02:38:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_5/src"

TRACE::2021-05-10.02:38:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-05-10.02:38:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-10.02:38:03::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-10.02:38:03::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-05-10.02:38:03::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-05-10.02:38:03::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-05-10.02:38:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-05-10.02:38:03::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-05-10.02:38:03::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-05-10.02:38:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-10.02:38:03::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-10.02:38:03::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-05-10.02:38:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-05-10.02:38:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-10.02:38:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-10.02:38:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-10.02:38:03::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-10.02:38:03::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2021-05-10.02:38:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2021-05-10.02:38:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-05-10.02:38:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-10.02:38:03::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-10.02:38:03::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2021-05-10.02:38:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-05-10.02:38:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-05-10.02:38:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-10.02:38:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-10.02:38:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-10.02:38:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-10.02:38:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-05-10.02:38:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-10.02:38:03::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-10.02:38:03::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-10.02:38:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-10.02:38:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-05-10.02:38:03::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-05-10.02:38:03::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-10.02:38:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-10.02:38:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2021-05-10.02:38:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-05-10.02:38:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-10.02:38:03::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-10.02:38:03::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-05-10.02:38:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2021-05-10.02:38:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-05-10.02:38:03::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-05-10.02:38:03::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-10.02:38:03::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-10.02:38:03::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-10.02:38:03::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-10.02:38:03::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-05-10.02:38:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-10.02:38:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-10.02:38:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_5/src"

TRACE::2021-05-10.02:38:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-05-10.02:38:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-05-10.02:38:03::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-05-10.02:38:03::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-05-10.02:38:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-10.02:38:03::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-10.02:38:03::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-05-10.02:38:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-05-10.02:38:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-05-10.02:38:04::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-05-10.02:38:04::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-10.02:38:04::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-10.02:38:04::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-05-10.02:38:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2021-05-10.02:38:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-05-10.02:38:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-10.02:38:04::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-10.02:38:04::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-10.02:38:04::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-10.02:38:04::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2021-05-10.02:38:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_7/src"

TRACE::2021-05-10.02:38:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-10.02:38:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-10.02:38:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-10.02:38:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-05-10.02:38:04::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-05-10.02:38:04::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-05-10.02:38:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2021-05-10.02:38:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-05-10.02:38:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-10.02:38:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-10.02:38:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-10.02:38:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-10.02:38:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-10.02:38:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-10.02:38:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-10.02:38:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-10.02:38:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-10.02:38:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-05-10.02:38:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2021-05-10.02:38:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-05-10.02:38:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-10.02:38:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-10.02:38:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-10.02:38:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-10.02:38:05::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-10.02:38:05::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-05-10.02:38:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2021-05-10.02:38:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-05-10.02:38:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-05-10.02:38:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-10.02:38:05::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-10.02:38:05::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-10.02:38:05::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-10.02:38:05::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-10.02:38:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-10.02:38:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-10.02:38:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-10.02:38:06::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-10.02:38:06::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-10.02:38:06::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-10.02:38:06::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-10.02:38:07::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-05-10.02:38:07::SCWMssOS::make --no-print-directory archive

TRACE::2021-05-10.02:38:07::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2021-05-10.02:38:07::SCWMssOS::ortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0
TRACE::2021-05-10.02:38:07::SCWMssOS::/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7
TRACE::2021-05-10.02:38:07::SCWMssOS::_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psre
TRACE::2021-05-10.02:38:07::SCWMssOS::set_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0
TRACE::2021-05-10.02:38:07::SCWMssOS::/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/
TRACE::2021-05-10.02:38:07::SCWMssOS::xbram_sinit.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g
TRACE::2021-05-10.02:38:07::SCWMssOS::.o ps7_cortexa9_0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/
TRACE::2021-05-10.02:38:07::SCWMssOS::lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0
TRACE::2021-05-10.02:38:07::SCWMssOS::/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/x
TRACE::2021-05-10.02:38:07::SCWMssOS::uartps_selftest.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xus
TRACE::2021-05-10.02:38:07::SCWMssOS::bps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscu
TRACE::2021-05-10.02:38:07::SCWMssOS::gic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib
TRACE::2021-05-10.02:38:07::SCWMssOS::/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/
TRACE::2021-05-10.02:38:07::SCWMssOS::lib/xbram.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9
TRACE::2021-05-10.02:38:07::SCWMssOS::_0/lib/xgpiops.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/x
TRACE::2021-05-10.02:38:07::SCWMssOS::qspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0
TRACE::2021-05-10.02:38:07::SCWMssOS::/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_
TRACE::2021-05-10.02:38:07::SCWMssOS::0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortex
TRACE::2021-05-10.02:38:07::SCWMssOS::a9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/pr
TRACE::2021-05-10.02:38:07::SCWMssOS::int.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_
TRACE::2021-05-10.02:38:07::SCWMssOS::cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa
TRACE::2021-05-10.02:38:07::SCWMssOS::9_0/lib/xusbps.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/
TRACE::2021-05-10.02:38:07::SCWMssOS::lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xbr
TRACE::2021-05-10.02:38:07::SCWMssOS::am_intr.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/
TRACE::2021-05-10.02:38:07::SCWMssOS::lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/
TRACE::2021-05-10.02:38:07::SCWMssOS::lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cort
TRACE::2021-05-10.02:38:07::SCWMssOS::exa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/li
TRACE::2021-05-10.02:38:07::SCWMssOS::b/fstat.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib
TRACE::2021-05-10.02:38:07::SCWMssOS::/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0
TRACE::2021-05-10.02:38:07::SCWMssOS::/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.o p
TRACE::2021-05-10.02:38:07::SCWMssOS::s7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cor
TRACE::2021-05-10.02:38:07::SCWMssOS::texa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o

TRACE::2021-05-10.02:38:07::SCWMssOS::'Finished building libraries'

TRACE::2021-05-10.02:38:07::SCWMssOS::Copying to export directory.
TRACE::2021-05-10.02:38:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-10.02:38:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-10.02:38:08::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-05-10.02:38:08::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-05-10.02:38:08::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-05-10.02:38:08::SCWPlatform::Started preparing the platform 
TRACE::2021-05-10.02:38:08::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-05-10.02:38:08::SCWSystem::dir created 
TRACE::2021-05-10.02:38:08::SCWSystem::Writing the bif 
TRACE::2021-05-10.02:38:08::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-10.02:38:08::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-10.02:38:08::SCWPlatform::Completed generating the platform
TRACE::2021-05-10.02:38:08::SCWMssOS::Saving the mss changes D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.02:38:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-10.02:38:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-10.02:38:08::SCWMssOS::Commit changes completed.
TRACE::2021-05-10.02:38:08::SCWMssOS::Saving the mss changes D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.02:38:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-10.02:38:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-10.02:38:08::SCWMssOS::Commit changes completed.
TRACE::2021-05-10.02:38:08::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.02:38:08::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.02:38:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.02:38:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.02:38:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.02:38:08::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.02:38:08::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.02:38:08::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.02:38:08::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.02:38:08::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.02:38:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.02:38:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.02:38:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.02:38:08::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.02:38:08::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.02:38:08::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.02:38:08::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.02:38:08::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.02:38:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.02:38:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.02:38:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.02:38:08::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.02:38:08::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.02:38:08::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-10.02:38:08::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.02:38:08::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.02:38:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.02:38:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.02:38:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.02:38:08::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.02:38:08::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.02:38:08::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.02:38:08::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.02:38:08::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.02:38:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.02:38:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.02:38:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.02:38:08::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.02:38:08::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.02:38:08::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.02:38:08::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.02:38:08::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.02:38:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.02:38:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.02:38:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.02:38:08::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.02:38:08::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.02:38:08::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.02:38:08::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2 verilog template/project_1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"1b01e3183cf6a98f9eb180b28e9003a9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"17290236c436f2cbf35841409dd4b1fd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-10.02:38:08::SCWPlatform::updated the xpfm file.
TRACE::2021-05-10.02:38:08::SCWPlatform::Trying to open the hw design at D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform::DSA given D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform::DSA absoulate path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform::DSA directory D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw
TRACE::2021-05-10.02:38:08::SCWPlatform:: Platform Path D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-10.02:38:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-05-10.02:38:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-10.02:38:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-10.02:38:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-10.02:38:08::SCWMssOS::Checking the sw design at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-05-10.02:38:08::SCWMssOS::DEBUG:  swdes dump  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-10.02:38:08::SCWMssOS::Sw design exists and opened at  D:/2021-FPGA-System-Design/Lab5-DSP_module/5-2_vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
