$date
	Sun Jul 27 22:55:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_rca_sub $end
$var wire 16 ! sub [15:0] $end
$var wire 1 " bout $end
$var reg 1 # bin $end
$var reg 16 $ in0 [15:0] $end
$var reg 16 % in1 [15:0] $end
$scope module uut $end
$var wire 1 # bin $end
$var wire 16 & in0 [15:0] $end
$var wire 16 ' in1 [15:0] $end
$var wire 16 ( sub [15:0] $end
$var wire 1 ) c5 $end
$var wire 1 " bout $end
$scope module block6 $end
$var wire 1 # bin $end
$var wire 8 * in0 [7:0] $end
$var wire 8 + in1 [7:0] $end
$var wire 8 , sub [7:0] $end
$var wire 1 - c4 $end
$var wire 1 ) bout $end
$scope module block4 $end
$var wire 1 # bin $end
$var wire 4 . in0 [3:0] $end
$var wire 4 / in1 [3:0] $end
$var wire 4 0 sub [3:0] $end
$var wire 1 1 c3 $end
$var wire 1 2 c2 $end
$var wire 1 3 c1 $end
$var wire 1 - bout $end
$scope module block0 $end
$var wire 1 # bin $end
$var wire 1 3 bout $end
$var wire 1 4 in0 $end
$var wire 1 5 in1 $end
$var wire 1 6 sub $end
$upscope $end
$scope module block1 $end
$var wire 1 3 bin $end
$var wire 1 2 bout $end
$var wire 1 7 in0 $end
$var wire 1 8 in1 $end
$var wire 1 9 sub $end
$upscope $end
$scope module block2 $end
$var wire 1 2 bin $end
$var wire 1 1 bout $end
$var wire 1 : in0 $end
$var wire 1 ; in1 $end
$var wire 1 < sub $end
$upscope $end
$scope module block3 $end
$var wire 1 1 bin $end
$var wire 1 - bout $end
$var wire 1 = in0 $end
$var wire 1 > in1 $end
$var wire 1 ? sub $end
$upscope $end
$upscope $end
$scope module block5 $end
$var wire 1 - bin $end
$var wire 4 @ in0 [3:0] $end
$var wire 4 A in1 [3:0] $end
$var wire 4 B sub [3:0] $end
$var wire 1 C c3 $end
$var wire 1 D c2 $end
$var wire 1 E c1 $end
$var wire 1 ) bout $end
$scope module block0 $end
$var wire 1 - bin $end
$var wire 1 E bout $end
$var wire 1 F in0 $end
$var wire 1 G in1 $end
$var wire 1 H sub $end
$upscope $end
$scope module block1 $end
$var wire 1 E bin $end
$var wire 1 D bout $end
$var wire 1 I in0 $end
$var wire 1 J in1 $end
$var wire 1 K sub $end
$upscope $end
$scope module block2 $end
$var wire 1 D bin $end
$var wire 1 C bout $end
$var wire 1 L in0 $end
$var wire 1 M in1 $end
$var wire 1 N sub $end
$upscope $end
$scope module block3 $end
$var wire 1 C bin $end
$var wire 1 ) bout $end
$var wire 1 O in0 $end
$var wire 1 P in1 $end
$var wire 1 Q sub $end
$upscope $end
$upscope $end
$upscope $end
$scope module block7 $end
$var wire 1 ) bin $end
$var wire 8 R in0 [7:0] $end
$var wire 8 S in1 [7:0] $end
$var wire 8 T sub [7:0] $end
$var wire 1 U c4 $end
$var wire 1 " bout $end
$scope module block4 $end
$var wire 1 ) bin $end
$var wire 4 V in0 [3:0] $end
$var wire 4 W in1 [3:0] $end
$var wire 4 X sub [3:0] $end
$var wire 1 Y c3 $end
$var wire 1 Z c2 $end
$var wire 1 [ c1 $end
$var wire 1 U bout $end
$scope module block0 $end
$var wire 1 ) bin $end
$var wire 1 [ bout $end
$var wire 1 \ in0 $end
$var wire 1 ] in1 $end
$var wire 1 ^ sub $end
$upscope $end
$scope module block1 $end
$var wire 1 [ bin $end
$var wire 1 Z bout $end
$var wire 1 _ in0 $end
$var wire 1 ` in1 $end
$var wire 1 a sub $end
$upscope $end
$scope module block2 $end
$var wire 1 Z bin $end
$var wire 1 Y bout $end
$var wire 1 b in0 $end
$var wire 1 c in1 $end
$var wire 1 d sub $end
$upscope $end
$scope module block3 $end
$var wire 1 Y bin $end
$var wire 1 U bout $end
$var wire 1 e in0 $end
$var wire 1 f in1 $end
$var wire 1 g sub $end
$upscope $end
$upscope $end
$scope module block5 $end
$var wire 1 U bin $end
$var wire 4 h in0 [3:0] $end
$var wire 4 i in1 [3:0] $end
$var wire 4 j sub [3:0] $end
$var wire 1 k c3 $end
$var wire 1 l c2 $end
$var wire 1 m c1 $end
$var wire 1 " bout $end
$scope module block0 $end
$var wire 1 U bin $end
$var wire 1 m bout $end
$var wire 1 n in0 $end
$var wire 1 o in1 $end
$var wire 1 p sub $end
$upscope $end
$scope module block1 $end
$var wire 1 m bin $end
$var wire 1 l bout $end
$var wire 1 q in0 $end
$var wire 1 r in1 $end
$var wire 1 s sub $end
$upscope $end
$scope module block2 $end
$var wire 1 l bin $end
$var wire 1 k bout $end
$var wire 1 t in0 $end
$var wire 1 u in1 $end
$var wire 1 v sub $end
$upscope $end
$scope module block3 $end
$var wire 1 k bin $end
$var wire 1 " bout $end
$var wire 1 w in0 $end
$var wire 1 x in1 $end
$var wire 1 y sub $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
b0 j
b0 i
b0 h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
b0 X
b0 W
b0 V
0U
b0 T
b0 S
b0 R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
b0 B
b0 A
b0 @
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
b0 0
b0 /
b0 .
0-
b0 ,
b0 +
b0 *
0)
b0 (
b0 '
b0 &
b0 %
b0 $
0#
0"
b0 !
$end
#10000
1"
1y
1k
1v
1l
1s
1m
b1111 j
1p
1U
1g
1Y
1d
1Z
1a
1[
b11111111 T
b1111 X
1^
1)
1Q
1C
1N
1D
1K
1E
b1111 B
1H
1-
1?
11
1<
12
19
13
b1111111111111111 !
b1111111111111111 (
b11111111 ,
b1111 0
16
1#
#20000
0D
0K
0E
1N
b1100 B
0H
02
19
1;
1J
1M
17
1F
1I
03
b100 /
b110 A
b10 .
b11 @
b1111111111001110 !
b1111111111001110 (
b11001110 ,
b1110 0
06
b1100100 +
b110010 *
0#
b1100100 %
b1100100 '
b110010 $
b110010 &
#30000
09
13
b1111111111001101 !
b1111111111001101 (
b11001101 ,
b1101 0
16
1#
#40000
1H
01
0C
0-
0)
0[
0Z
0Y
0U
0m
0l
0k
0"
1K
1?
b1111 B
1Q
1^
1a
1d
b1111 X
1g
1p
1s
1v
b11111111 T
b1111 j
1y
19
0;
0J
0M
14
1:
1=
1L
1O
1\
1_
1b
1e
1n
1q
1t
1w
03
b0 /
b0 A
b1111 .
b1111 @
b1111 V
b1111 h
b1111111111111111 !
b1111111111111111 (
b11111111 ,
b1111 0
16
b0 +
b11111111 *
b11111111 R
0#
b0 %
b0 '
b1111111111111111 $
b1111111111111111 &
#50000
09
0<
b1 0
0?
0H
0K
0N
b1 ,
b0 B
0Q
0^
0a
0d
b0 X
0g
0p
0s
0v
b1 !
b1 (
b0 T
b0 j
0y
13
12
11
1-
1E
1D
1C
1)
1[
1Z
1Y
1U
1m
1l
1k
1"
15
18
1;
1>
1G
1J
1M
1P
1]
1`
1c
1f
1o
1r
1u
1x
04
07
0:
0=
0F
0I
0L
0O
0\
0_
0b
0e
0n
0q
0t
0w
b1111 /
b1111 A
b1111 W
b1111 i
b0 .
b0 @
b0 V
b0 h
b11111111 +
b11111111 S
b0 *
b0 R
b1111111111111111 %
b1111111111111111 '
b0 $
b0 &
#60000
19
1<
1?
1H
1K
1N
b1111 B
1Q
1^
1a
1d
b1111 X
1g
1p
1s
1v
b11111111 T
b1111 j
1y
05
08
0;
0>
0G
0J
0M
0P
0]
0`
0c
0f
0o
0r
0u
1w
b0 /
b0 A
b0 W
b1000 i
b1000 h
b1111111111111111 !
b1111111111111111 (
b11111111 ,
b1111 0
16
b0 +
b10000000 S
b10000000 R
1#
b1000000000000000 %
b1000000000000000 '
b1000000000000000 $
b1000000000000000 &
#70000
