

================================================================
== Vitis HLS Report for 'robotControl'
================================================================
* Date:           Thu May  2 15:03:37 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        RobotLogicHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     42|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|     42|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |dutyLeft   |  21|          5|   16|         80|
    |dutyRight  |  21|          5|   16|         80|
    +-----------+----+-----------+-----+-----------+
    |Total      |  42|         10|   32|        160|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+---------+--------------+---------+
| RTL Ports | Dir | Bits| Protocol| Source Object|  C Type |
+-----------+-----+-----+---------+--------------+---------+
|dutyLeft   |  out|   16|  ap_none|      dutyLeft|  pointer|
|dutyRight  |  out|   16|  ap_none|     dutyRight|  pointer|
|sensors    |   in|    8|  ap_none|       sensors|   scalar|
+-----------+-----+-----+---------+--------------+---------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.92>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln16 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [RobotLogicHLS/src/RobotLogic.c:16]   --->   Operation 2 'spectopmodule' 'spectopmodule_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln16 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [RobotLogicHLS/src/RobotLogic.c:16]   --->   Operation 3 'specinterface' 'specinterface_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dutyLeft"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dutyLeft, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dutyRight"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dutyRight, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %sensors"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sensors, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sensors_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %sensors" [RobotLogicHLS/src/RobotLogic.c:16]   --->   Operation 10 'read' 'sensors_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.92ns)   --->   "%switch_ln23 = switch i8 %sensors_read, void %sw.default, i8 0, void %sw.bb, i8 1, void %sw.bb1, i8 2, void %sw.bb2, i8 3, void %sw.bb3, i8 4, void %sw.bb4, i8 5, void %sw.bb5, i8 6, void %sw.bb6, i8 7, void %sw.bb7" [RobotLogicHLS/src/RobotLogic.c:23]   --->   Operation 11 'switch' 'switch_ln23' <Predicate = true> <Delay = 1.92>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %dutyLeft, i16 0" [RobotLogicHLS/src/RobotLogic.c:31]   --->   Operation 12 'write' 'write_ln31' <Predicate = (sensors_read == 7)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %dutyRight, i16 0" [RobotLogicHLS/src/RobotLogic.c:31]   --->   Operation 13 'write' 'write_ln31' <Predicate = (sensors_read == 7)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln31 = br void %sw.epilog" [RobotLogicHLS/src/RobotLogic.c:31]   --->   Operation 14 'br' 'br_ln31' <Predicate = (sensors_read == 7)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %dutyLeft, i16 120" [RobotLogicHLS/src/RobotLogic.c:30]   --->   Operation 15 'write' 'write_ln30' <Predicate = (sensors_read == 6)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %dutyRight, i16 180" [RobotLogicHLS/src/RobotLogic.c:30]   --->   Operation 16 'write' 'write_ln30' <Predicate = (sensors_read == 6)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln30 = br void %sw.epilog" [RobotLogicHLS/src/RobotLogic.c:30]   --->   Operation 17 'br' 'br_ln30' <Predicate = (sensors_read == 6)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %dutyLeft, i16 0" [RobotLogicHLS/src/RobotLogic.c:29]   --->   Operation 18 'write' 'write_ln29' <Predicate = (sensors_read == 5)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %dutyRight, i16 0" [RobotLogicHLS/src/RobotLogic.c:29]   --->   Operation 19 'write' 'write_ln29' <Predicate = (sensors_read == 5)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln29 = br void %sw.epilog" [RobotLogicHLS/src/RobotLogic.c:29]   --->   Operation 20 'br' 'br_ln29' <Predicate = (sensors_read == 5)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %dutyLeft, i16 80" [RobotLogicHLS/src/RobotLogic.c:28]   --->   Operation 21 'write' 'write_ln28' <Predicate = (sensors_read == 4)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %dutyRight, i16 180" [RobotLogicHLS/src/RobotLogic.c:28]   --->   Operation 22 'write' 'write_ln28' <Predicate = (sensors_read == 4)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln28 = br void %sw.epilog" [RobotLogicHLS/src/RobotLogic.c:28]   --->   Operation 23 'br' 'br_ln28' <Predicate = (sensors_read == 4)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%write_ln27 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %dutyLeft, i16 180" [RobotLogicHLS/src/RobotLogic.c:27]   --->   Operation 24 'write' 'write_ln27' <Predicate = (sensors_read == 3)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%write_ln27 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %dutyRight, i16 120" [RobotLogicHLS/src/RobotLogic.c:27]   --->   Operation 25 'write' 'write_ln27' <Predicate = (sensors_read == 3)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln27 = br void %sw.epilog" [RobotLogicHLS/src/RobotLogic.c:27]   --->   Operation 26 'br' 'br_ln27' <Predicate = (sensors_read == 3)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %dutyLeft, i16 180" [RobotLogicHLS/src/RobotLogic.c:26]   --->   Operation 27 'write' 'write_ln26' <Predicate = (sensors_read == 2)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %dutyRight, i16 180" [RobotLogicHLS/src/RobotLogic.c:26]   --->   Operation 28 'write' 'write_ln26' <Predicate = (sensors_read == 2)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln26 = br void %sw.epilog" [RobotLogicHLS/src/RobotLogic.c:26]   --->   Operation 29 'br' 'br_ln26' <Predicate = (sensors_read == 2)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %dutyLeft, i16 180" [RobotLogicHLS/src/RobotLogic.c:25]   --->   Operation 30 'write' 'write_ln25' <Predicate = (sensors_read == 1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %dutyRight, i16 80" [RobotLogicHLS/src/RobotLogic.c:25]   --->   Operation 31 'write' 'write_ln25' <Predicate = (sensors_read == 1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln25 = br void %sw.epilog" [RobotLogicHLS/src/RobotLogic.c:25]   --->   Operation 32 'br' 'br_ln25' <Predicate = (sensors_read == 1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln24 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %dutyLeft, i16 80" [RobotLogicHLS/src/RobotLogic.c:24]   --->   Operation 33 'write' 'write_ln24' <Predicate = (sensors_read == 0)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln24 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %dutyRight, i16 120" [RobotLogicHLS/src/RobotLogic.c:24]   --->   Operation 34 'write' 'write_ln24' <Predicate = (sensors_read == 0)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln24 = br void %sw.epilog" [RobotLogicHLS/src/RobotLogic.c:24]   --->   Operation 35 'br' 'br_ln24' <Predicate = (sensors_read == 0)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %dutyLeft, i16 0" [RobotLogicHLS/src/RobotLogic.c:32]   --->   Operation 36 'write' 'write_ln32' <Predicate = (sensors_read != 0 & sensors_read != 1 & sensors_read != 2 & sensors_read != 3 & sensors_read != 4 & sensors_read != 5 & sensors_read != 6 & sensors_read != 7)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %dutyRight, i16 0" [RobotLogicHLS/src/RobotLogic.c:32]   --->   Operation 37 'write' 'write_ln32' <Predicate = (sensors_read != 0 & sensors_read != 1 & sensors_read != 2 & sensors_read != 3 & sensors_read != 4 & sensors_read != 5 & sensors_read != 6 & sensors_read != 7)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln33 = br void %sw.epilog" [RobotLogicHLS/src/RobotLogic.c:33]   --->   Operation 38 'br' 'br_ln33' <Predicate = (sensors_read != 0 & sensors_read != 1 & sensors_read != 2 & sensors_read != 3 & sensors_read != 4 & sensors_read != 5 & sensors_read != 6 & sensors_read != 7)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [RobotLogicHLS/src/RobotLogic.c:34]   --->   Operation 39 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ dutyLeft]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dutyRight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sensors]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln16 (spectopmodule) [ 00]
specinterface_ln16 (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
sensors_read       (read         ) [ 01]
switch_ln23        (switch       ) [ 00]
write_ln31         (write        ) [ 00]
write_ln31         (write        ) [ 00]
br_ln31            (br           ) [ 00]
write_ln30         (write        ) [ 00]
write_ln30         (write        ) [ 00]
br_ln30            (br           ) [ 00]
write_ln29         (write        ) [ 00]
write_ln29         (write        ) [ 00]
br_ln29            (br           ) [ 00]
write_ln28         (write        ) [ 00]
write_ln28         (write        ) [ 00]
br_ln28            (br           ) [ 00]
write_ln27         (write        ) [ 00]
write_ln27         (write        ) [ 00]
br_ln27            (br           ) [ 00]
write_ln26         (write        ) [ 00]
write_ln26         (write        ) [ 00]
br_ln26            (br           ) [ 00]
write_ln25         (write        ) [ 00]
write_ln25         (write        ) [ 00]
br_ln25            (br           ) [ 00]
write_ln24         (write        ) [ 00]
write_ln24         (write        ) [ 00]
br_ln24            (br           ) [ 00]
write_ln32         (write        ) [ 00]
write_ln32         (write        ) [ 00]
br_ln33            (br           ) [ 00]
ret_ln34           (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dutyLeft">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dutyLeft"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dutyRight">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dutyRight"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sensors">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sensors"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="sensors_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sensors_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="0" index="2" bw="9" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/1 write_ln30/1 write_ln29/1 write_ln28/1 write_ln27/1 write_ln26/1 write_ln25/1 write_ln24/1 write_ln32/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="9" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/1 write_ln30/1 write_ln29/1 write_ln28/1 write_ln27/1 write_ln26/1 write_ln25/1 write_ln24/1 write_ln32/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="24" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="42" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="44" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="42" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="44" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="74"><net_src comp="46" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="75"><net_src comp="48" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="76"><net_src comp="50" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="77"><net_src comp="48" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="78"><net_src comp="46" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="50" pin="0"/><net_sink comp="66" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dutyLeft | {1 }
	Port: dutyRight | {1 }
 - Input state : 
	Port: robotControl : sensors | {1 }
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|
| Operation|     Functional Unit     |
|----------|-------------------------|
|   read   | sensors_read_read_fu_52 |
|----------|-------------------------|
|   write  |     grp_write_fu_58     |
|          |     grp_write_fu_66     |
|----------|-------------------------|
|   Total  |                         |
|----------|-------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_58 |  p2  |   4  |   9  |   36   ||    9    |
| grp_write_fu_66 |  p2  |   4  |   9  |   36   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   72   || 3.34971 ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+
|           |  Delay |   LUT  |
+-----------+--------+--------+
|  Function |    -   |    -   |
|   Memory  |    -   |    -   |
|Multiplexer|    3   |   18   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    3   |   18   |
+-----------+--------+--------+
