Loading plugins phase: Elapsed time ==> 0s.131ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Joshua\Documents\PSoC Creator\Workspace01\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Joshua\Documents\PSoC Creator\Workspace01\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (Clock_3's accuracy range '10  Hz -50% +100%, (5  Hz - 20  Hz)' is not within the specified tolerance range '10  Hz +/- 5%, (9.5  Hz - 10.5  Hz)'.).
 * C:\Users\Joshua\Documents\PSoC Creator\Workspace01\Design01.cydsn\Design01.cydwr (Clock_3)
 * C:\Users\Joshua\Documents\PSoC Creator\Workspace01\Design01.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_3)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.891ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.108ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Joshua\Documents\PSoC Creator\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Joshua\Documents\PSoC Creator\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Joshua\Documents\PSoC Creator\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Feb 02 17:57:05 2019


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Feb 02 17:57:05 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Users\Joshua\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Users\Joshua\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Users\Joshua\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Joshua\Documents\PSoC Creator\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Feb 02 17:57:06 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Joshua\Documents\PSoC Creator\Workspace01\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\Joshua\Documents\PSoC Creator\Workspace01\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Joshua\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Joshua\Documents\PSoC Creator\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Feb 02 17:57:06 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Joshua\Documents\PSoC Creator\Workspace01\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\Joshua\Documents\PSoC Creator\Workspace01\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Joshua\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Crank_Signal:Net_280\
	\Crank_Signal:Net_80\
	\Cam_signal:Net_280\
	\Cam_signal:Net_80\
	Net_107
	Net_106
	Net_105
	Net_91
	Net_100
	Net_101
	Net_102
	\Timer_Sytem:Net_260\
	Net_2209
	\Timer_Sytem:TimerUDB:ctrl_ten\
	\Timer_Sytem:TimerUDB:ctrl_cmode_0\
	\Timer_Sytem:TimerUDB:ctrl_tmode_1\
	\Timer_Sytem:TimerUDB:ctrl_tmode_0\
	\Timer_Sytem:TimerUDB:ctrl_ic_1\
	\Timer_Sytem:TimerUDB:ctrl_ic_0\
	Net_2213
	\Timer_Sytem:TimerUDB:zeros_3\
	\Timer_Sytem:Net_102\
	\Timer_Sytem:Net_266\
	Net_2214
	\ADC_DelSig_1:Net_268\
	\ADC_DelSig_1:Net_270\
	\PWM_1_FANCONTROLLER:PWMUDB:km_run\
	\PWM_1_FANCONTROLLER:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1_FANCONTROLLER:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1_FANCONTROLLER:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1_FANCONTROLLER:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1_FANCONTROLLER:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1_FANCONTROLLER:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1_FANCONTROLLER:PWMUDB:capt_rising\
	\PWM_1_FANCONTROLLER:PWMUDB:capt_falling\
	\PWM_1_FANCONTROLLER:PWMUDB:trig_rise\
	\PWM_1_FANCONTROLLER:PWMUDB:trig_fall\
	\PWM_1_FANCONTROLLER:PWMUDB:sc_kill\
	\PWM_1_FANCONTROLLER:PWMUDB:min_kill\
	\PWM_1_FANCONTROLLER:PWMUDB:km_tc\
	\PWM_1_FANCONTROLLER:PWMUDB:db_tc\
	\PWM_1_FANCONTROLLER:PWMUDB:dith_sel\
	\PWM_1_FANCONTROLLER:PWMUDB:compare2\
	\PWM_1_FANCONTROLLER:Net_101\
	Net_1394
	Net_1418
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_31\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_30\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_29\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_28\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_27\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_26\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_25\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_24\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_23\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_22\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_21\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_20\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_19\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_18\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_17\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_16\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_15\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_14\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_13\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_12\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_11\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_10\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_9\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_8\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_7\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_6\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_5\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_4\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_3\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_2\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_1\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:b_0\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1441
	Net_1440
	\PWM_1_FANCONTROLLER:Net_113\
	\PWM_1_FANCONTROLLER:Net_107\
	\PWM_1_FANCONTROLLER:Net_114\
	Net_2192
	Net_2193
	Net_2194
	Net_2196
	Net_2197
	Net_2198
	Net_2199

    Synthesized names
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 167 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Crank_Signal:VDAC8:Net_83\ to zero
Aliasing \Crank_Signal:VDAC8:Net_81\ to zero
Aliasing \Crank_Signal:VDAC8:Net_82\ to zero
Aliasing Net_74 to zero
Aliasing one to tmpOE__Crank_Output_ecm_net_0
Aliasing tmpOE__Cam_Output_net_0 to tmpOE__Crank_Output_ecm_net_0
Aliasing \Cam_signal:Net_336\ to \Crank_Signal:Net_336\
Aliasing \Cam_signal:VDAC8:Net_83\ to zero
Aliasing \Cam_signal:VDAC8:Net_81\ to zero
Aliasing \Cam_signal:VDAC8:Net_82\ to zero
Aliasing Net_110 to zero
Aliasing tmpOE__Crank_Input_Diesel_net_0 to tmpOE__Crank_Output_ecm_net_0
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing \Timer_Sytem:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_Sytem:TimerUDB:trigger_enable\ to tmpOE__Crank_Output_ecm_net_0
Aliasing \Timer_Sytem:TimerUDB:status_6\ to zero
Aliasing \Timer_Sytem:TimerUDB:status_5\ to zero
Aliasing \Timer_Sytem:TimerUDB:status_4\ to zero
Aliasing \Timer_Sytem:TimerUDB:status_0\ to \Timer_Sytem:TimerUDB:tc_i\
Aliasing Net_12 to zero
Aliasing \Timer_1:Net_260\ to zero
Aliasing \Timer_1:Net_102\ to tmpOE__Crank_Output_ecm_net_0
Aliasing \VDAC8_1:Net_83\ to zero
Aliasing \VDAC8_1:Net_81\ to zero
Aliasing \VDAC8_1:Net_82\ to zero
Aliasing \ADC_DelSig_1:Net_482\ to zero
Aliasing \ADC_DelSig_1:Net_252\ to zero
Aliasing \ADC_DelSig_1:soc\ to tmpOE__Crank_Output_ecm_net_0
Aliasing tmpOE__Rref10Kpin1_net_0 to tmpOE__Crank_Output_ecm_net_0
Aliasing tmpOE__Rref_and_thermistor_between_net_0 to tmpOE__Crank_Output_ecm_net_0
Aliasing tmpOE__Thermoster_Vss_net_0 to tmpOE__Crank_Output_ecm_net_0
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:trig_out\ to tmpOE__Crank_Output_ecm_net_0
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:final_kill\ to tmpOE__Crank_Output_ecm_net_0
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:reset\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:status_6\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:status_4\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:cmp2\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Crank_Output_ecm_net_0
Aliasing tmpOE__Fan_1_net_0 to tmpOE__Crank_Output_ecm_net_0
Aliasing tmpOE__Glow_Plug_pin_net_0 to tmpOE__Crank_Output_ecm_net_0
Aliasing \Control_Reg_2:clk\ to zero
Aliasing \Control_Reg_2:rst\ to zero
Aliasing Net_2230 to tmpOE__Crank_Output_ecm_net_0
Aliasing \GlitchFilter_1:genblk2:Counter0:DP:cs_addr_2\ to zero
Aliasing \MASS_AIRFLOW:Net_83\ to zero
Aliasing \MASS_AIRFLOW:Net_81\ to zero
Aliasing \MASS_AIRFLOW:Net_82\ to zero
Aliasing tmpOE__Mass_Air_Voltage_Output_net_0 to tmpOE__Crank_Output_ecm_net_0
Aliasing tmpOE__Battery_interlock_net_0 to tmpOE__Crank_Output_ecm_net_0
Aliasing tmpOE__Glow_plug_indicator_net_0 to tmpOE__Crank_Output_ecm_net_0
Aliasing tmpOE__Cold_Advance_net_0 to tmpOE__Crank_Output_ecm_net_0
Aliasing tmpOE__Spare_1_net_0 to tmpOE__Crank_Output_ecm_net_0
Aliasing tmpOE__Spare_2_net_0 to tmpOE__Crank_Output_ecm_net_0
Aliasing \Timer_Sytem:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_Sytem:TimerUDB:hwEnable_reg\\D\ to \Timer_Sytem:TimerUDB:run_mode\
Aliasing \Timer_Sytem:TimerUDB:capture_out_reg_i\\D\ to \Timer_Sytem:TimerUDB:capt_fifo_load_int\
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:min_kill_reg\\D\ to tmpOE__Crank_Output_ecm_net_0
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Crank_Output_ecm_net_0
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:prevCompare1\\D\ to \PWM_1_FANCONTROLLER:PWMUDB:pwm_temp\
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:tc_i_reg\\D\ to \PWM_1_FANCONTROLLER:PWMUDB:status_2\
Removing Rhs of wire \Crank_Signal:Net_183\[10] = \Crank_Signal:demux:tmp__demux_0_reg\[16]
Removing Rhs of wire \Crank_Signal:Net_107\[14] = \Crank_Signal:demux:tmp__demux_1_reg\[19]
Removing Rhs of wire \Crank_Signal:Net_134\[17] = \Crank_Signal:cydff_1\[36]
Removing Lhs of wire \Crank_Signal:Net_336\[18] = Net_2223[20]
Removing Lhs of wire \Crank_Signal:VDAC8:Net_83\[22] = zero[11]
Removing Lhs of wire \Crank_Signal:VDAC8:Net_81\[23] = zero[11]
Removing Lhs of wire \Crank_Signal:VDAC8:Net_82\[24] = zero[11]
Removing Lhs of wire Net_74[37] = zero[11]
Removing Lhs of wire one[43] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Lhs of wire tmpOE__Cam_Output_net_0[48] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Rhs of wire \Cam_signal:Net_183\[64] = \Cam_signal:demux:tmp__demux_0_reg\[69]
Removing Rhs of wire \Cam_signal:Net_107\[67] = \Cam_signal:demux:tmp__demux_1_reg\[72]
Removing Rhs of wire \Cam_signal:Net_134\[70] = \Cam_signal:cydff_1\[87]
Removing Lhs of wire \Cam_signal:Net_336\[71] = Net_2223[20]
Removing Lhs of wire \Cam_signal:VDAC8:Net_83\[74] = zero[11]
Removing Lhs of wire \Cam_signal:VDAC8:Net_81\[75] = zero[11]
Removing Lhs of wire \Cam_signal:VDAC8:Net_82\[76] = zero[11]
Removing Lhs of wire Net_110[88] = zero[11]
Removing Lhs of wire tmpOE__Crank_Input_Diesel_net_0[90] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Rhs of wire Net_2255[96] = cy_tff_1[788]
Removing Lhs of wire \Control_Reg_1:clk\[99] = zero[11]
Removing Lhs of wire \Control_Reg_1:rst\[100] = zero[11]
Removing Rhs of wire Net_109[101] = \Control_Reg_1:control_out_0\[102]
Removing Rhs of wire Net_109[101] = \Control_Reg_1:control_0\[125]
Removing Rhs of wire Net_112[129] = \Timer_Sytem:Net_53\[130]
Removing Rhs of wire Net_112[129] = \Timer_Sytem:TimerUDB:tc_reg_i\[162]
Removing Lhs of wire \Timer_Sytem:TimerUDB:ctrl_enable\[144] = \Timer_Sytem:TimerUDB:control_7\[136]
Removing Lhs of wire \Timer_Sytem:TimerUDB:ctrl_cmode_1\[146] = zero[11]
Removing Rhs of wire \Timer_Sytem:TimerUDB:timer_enable\[155] = \Timer_Sytem:TimerUDB:runmode_enable\[167]
Removing Rhs of wire \Timer_Sytem:TimerUDB:run_mode\[156] = \Timer_Sytem:TimerUDB:hwEnable\[157]
Removing Lhs of wire \Timer_Sytem:TimerUDB:run_mode\[156] = \Timer_Sytem:TimerUDB:control_7\[136]
Removing Lhs of wire \Timer_Sytem:TimerUDB:trigger_enable\[159] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Lhs of wire \Timer_Sytem:TimerUDB:tc_i\[161] = \Timer_Sytem:TimerUDB:status_tc\[158]
Removing Lhs of wire \Timer_Sytem:TimerUDB:capt_fifo_load_int\[166] = \Timer_Sytem:TimerUDB:capt_fifo_load\[154]
Removing Lhs of wire \Timer_Sytem:TimerUDB:status_6\[169] = zero[11]
Removing Lhs of wire \Timer_Sytem:TimerUDB:status_5\[170] = zero[11]
Removing Lhs of wire \Timer_Sytem:TimerUDB:status_4\[171] = zero[11]
Removing Lhs of wire \Timer_Sytem:TimerUDB:status_0\[172] = \Timer_Sytem:TimerUDB:status_tc\[158]
Removing Lhs of wire \Timer_Sytem:TimerUDB:status_1\[173] = \Timer_Sytem:TimerUDB:capt_fifo_load\[154]
Removing Rhs of wire \Timer_Sytem:TimerUDB:status_2\[174] = \Timer_Sytem:TimerUDB:fifo_full\[175]
Removing Rhs of wire \Timer_Sytem:TimerUDB:status_3\[176] = \Timer_Sytem:TimerUDB:fifo_nempty\[177]
Removing Lhs of wire \Timer_Sytem:TimerUDB:cs_addr_2\[179] = Net_109[101]
Removing Lhs of wire \Timer_Sytem:TimerUDB:cs_addr_1\[180] = \Timer_Sytem:TimerUDB:trig_reg\[168]
Removing Lhs of wire \Timer_Sytem:TimerUDB:cs_addr_0\[181] = \Timer_Sytem:TimerUDB:per_zero\[160]
Removing Lhs of wire Net_12[311] = zero[11]
Removing Lhs of wire \Timer_1:Net_260\[313] = zero[11]
Removing Lhs of wire \Timer_1:Net_266\[314] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Rhs of wire Net_1940[319] = \Timer_1:Net_51\[315]
Removing Lhs of wire \Timer_1:Net_102\[320] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Lhs of wire \VDAC8_1:Net_83\[326] = zero[11]
Removing Lhs of wire \VDAC8_1:Net_81\[327] = zero[11]
Removing Lhs of wire \VDAC8_1:Net_82\[328] = zero[11]
Removing Rhs of wire \ADC_DelSig_1:Net_488\[340] = \ADC_DelSig_1:Net_250\[377]
Removing Lhs of wire \ADC_DelSig_1:Net_481\[343] = zero[11]
Removing Lhs of wire \ADC_DelSig_1:Net_482\[344] = zero[11]
Removing Lhs of wire \ADC_DelSig_1:Net_252\[379] = zero[11]
Removing Lhs of wire \ADC_DelSig_1:soc\[381] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Lhs of wire tmpOE__Rref10Kpin1_net_0[393] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Lhs of wire tmpOE__Rref_and_thermistor_between_net_0[399] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Lhs of wire tmpOE__Thermoster_Vss_net_0[405] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:ctrl_enable\[427] = \PWM_1_FANCONTROLLER:PWMUDB:control_7\[419]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:hwCapture\[437] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:hwEnable\[438] = \PWM_1_FANCONTROLLER:PWMUDB:control_7\[419]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:trig_out\[442] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:runmode_enable\\R\[444] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:runmode_enable\\S\[445] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:final_enable\[446] = \PWM_1_FANCONTROLLER:PWMUDB:runmode_enable\[443]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:ltch_kill_reg\\R\[450] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:ltch_kill_reg\\S\[451] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:min_kill_reg\\R\[452] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:min_kill_reg\\S\[453] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:final_kill\[456] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_1\[460] = \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_1\[700]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:add_vi_vv_MODGEN_1_0\[462] = \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_0\[701]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:dith_count_1\\R\[463] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:dith_count_1\\S\[464] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:dith_count_0\\R\[465] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:dith_count_0\\S\[466] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:reset\[469] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:status_6\[470] = zero[11]
Removing Rhs of wire \PWM_1_FANCONTROLLER:PWMUDB:status_5\[471] = \PWM_1_FANCONTROLLER:PWMUDB:final_kill_reg\[485]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:status_4\[472] = zero[11]
Removing Rhs of wire \PWM_1_FANCONTROLLER:PWMUDB:status_3\[473] = \PWM_1_FANCONTROLLER:PWMUDB:fifo_full\[492]
Removing Rhs of wire \PWM_1_FANCONTROLLER:PWMUDB:status_1\[475] = \PWM_1_FANCONTROLLER:PWMUDB:cmp2_status_reg\[484]
Removing Rhs of wire \PWM_1_FANCONTROLLER:PWMUDB:status_0\[476] = \PWM_1_FANCONTROLLER:PWMUDB:cmp1_status_reg\[483]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:cmp2_status\[481] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:cmp2\[482] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:cmp1_status_reg\\R\[486] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:cmp1_status_reg\\S\[487] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:cmp2_status_reg\\R\[488] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:cmp2_status_reg\\S\[489] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:final_kill_reg\\R\[490] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:final_kill_reg\\S\[491] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:cs_addr_2\[493] = \PWM_1_FANCONTROLLER:PWMUDB:tc_i\[448]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:cs_addr_1\[494] = \PWM_1_FANCONTROLLER:PWMUDB:runmode_enable\[443]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:cs_addr_0\[495] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:compare1\[528] = \PWM_1_FANCONTROLLER:PWMUDB:cmp1_less\[499]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:pwm1_i\[533] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:pwm2_i\[535] = zero[11]
Removing Rhs of wire \PWM_1_FANCONTROLLER:Net_96\[538] = \PWM_1_FANCONTROLLER:PWMUDB:pwm_i_reg\[530]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:pwm_temp\[541] = \PWM_1_FANCONTROLLER:PWMUDB:cmp1\[479]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_23\[582] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_22\[583] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_21\[584] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_20\[585] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_19\[586] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_18\[587] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_17\[588] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_16\[589] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_15\[590] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_14\[591] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_13\[592] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_12\[593] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_11\[594] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_10\[595] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_9\[596] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_8\[597] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_7\[598] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_6\[599] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_5\[600] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_4\[601] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_3\[602] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_2\[603] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_1\[604] = \PWM_1_FANCONTROLLER:PWMUDB:MODIN1_1\[605]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODIN1_1\[605] = \PWM_1_FANCONTROLLER:PWMUDB:dith_count_1\[459]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:a_0\[606] = \PWM_1_FANCONTROLLER:PWMUDB:MODIN1_0\[607]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODIN1_0\[607] = \PWM_1_FANCONTROLLER:PWMUDB:dith_count_0\[461]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[739] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[740] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Rhs of wire Net_1447[741] = \PWM_1_FANCONTROLLER:Net_96\[538]
Removing Lhs of wire tmpOE__Fan_1_net_0[748] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Lhs of wire tmpOE__Glow_Plug_pin_net_0[754] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Rhs of wire Net_2189[760] = \Control_Reg_2:control_out_0\[763]
Removing Rhs of wire Net_2189[760] = \Control_Reg_2:control_0\[786]
Removing Lhs of wire \Control_Reg_2:clk\[761] = zero[11]
Removing Lhs of wire \Control_Reg_2:rst\[762] = zero[11]
Removing Rhs of wire Net_2228[787] = \GlitchFilter_1:state_0\[793]
Removing Lhs of wire Net_2230[789] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Lhs of wire \GlitchFilter_1:genblk2:Counter0:DP:cs_addr_2\[796] = zero[11]
Removing Lhs of wire \MASS_AIRFLOW:Net_83\[830] = zero[11]
Removing Lhs of wire \MASS_AIRFLOW:Net_81\[831] = zero[11]
Removing Lhs of wire \MASS_AIRFLOW:Net_82\[832] = zero[11]
Removing Lhs of wire tmpOE__Mass_Air_Voltage_Output_net_0[837] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Lhs of wire tmpOE__Battery_interlock_net_0[844] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Lhs of wire tmpOE__Glow_plug_indicator_net_0[852] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Lhs of wire tmpOE__Cold_Advance_net_0[858] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Lhs of wire tmpOE__Spare_1_net_0[864] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Lhs of wire tmpOE__Spare_2_net_0[870] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Lhs of wire \Crank_Signal:cydff_1\\D\[876] = zero[11]
Removing Lhs of wire \Cam_signal:cydff_1\\D\[877] = zero[11]
Removing Lhs of wire \Timer_Sytem:TimerUDB:capture_last\\D\[878] = zero[11]
Removing Lhs of wire \Timer_Sytem:TimerUDB:tc_reg_i\\D\[879] = \Timer_Sytem:TimerUDB:status_tc\[158]
Removing Lhs of wire \Timer_Sytem:TimerUDB:hwEnable_reg\\D\[880] = \Timer_Sytem:TimerUDB:control_7\[136]
Removing Lhs of wire \Timer_Sytem:TimerUDB:capture_out_reg_i\\D\[881] = \Timer_Sytem:TimerUDB:capt_fifo_load\[154]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:min_kill_reg\\D\[882] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:prevCapture\\D\[883] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:trig_last\\D\[884] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:ltch_kill_reg\\D\[887] = tmpOE__Crank_Output_ecm_net_0[39]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:prevCompare1\\D\[890] = \PWM_1_FANCONTROLLER:PWMUDB:cmp1\[479]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:cmp1_status_reg\\D\[891] = \PWM_1_FANCONTROLLER:PWMUDB:cmp1_status\[480]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:cmp2_status_reg\\D\[892] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:pwm_i_reg\\D\[894] = \PWM_1_FANCONTROLLER:PWMUDB:pwm_i\[531]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:pwm1_i_reg\\D\[895] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:pwm2_i_reg\\D\[896] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:tc_i_reg\\D\[897] = \PWM_1_FANCONTROLLER:PWMUDB:status_2\[474]

------------------------------------------------------
Aliased 0 equations, 165 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_2223' (cost = 4):
Net_2223 <= ((Net_1940 and Net_2189));

Note:  Expanding virtual equation for 'tmpOE__Crank_Output_ecm_net_0' (cost = 0):
tmpOE__Crank_Output_ecm_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\Timer_Sytem:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_Sytem:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_Sytem:TimerUDB:timer_enable\' (cost = 0):
\Timer_Sytem:TimerUDB:timer_enable\ <= (\Timer_Sytem:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:cmp1\' (cost = 0):
\PWM_1_FANCONTROLLER:PWMUDB:cmp1\ <= (\PWM_1_FANCONTROLLER:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1_FANCONTROLLER:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_1_FANCONTROLLER:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1_FANCONTROLLER:PWMUDB:dith_count_1\ and \PWM_1_FANCONTROLLER:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_1_FANCONTROLLER:PWMUDB:dith_count_0\ and \PWM_1_FANCONTROLLER:PWMUDB:dith_count_1\)
	OR (not \PWM_1_FANCONTROLLER:PWMUDB:dith_count_1\ and \PWM_1_FANCONTROLLER:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 29 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer_Sytem:TimerUDB:capt_fifo_load\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:final_capture\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_1_FANCONTROLLER:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \Timer_Sytem:TimerUDB:capt_fifo_load\[154] = zero[11]
Removing Lhs of wire \Timer_Sytem:TimerUDB:trig_reg\[168] = \Timer_Sytem:TimerUDB:control_7\[136]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:final_capture\[497] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[710] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[720] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[730] = zero[11]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:runmode_enable\\D\[885] = \PWM_1_FANCONTROLLER:PWMUDB:control_7\[419]
Removing Lhs of wire \PWM_1_FANCONTROLLER:PWMUDB:final_kill_reg\\D\[893] = zero[11]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Joshua\Documents\PSoC Creator\Workspace01\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.060ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Saturday, 02 February 2019 17:57:07
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Joshua\Documents\PSoC Creator\Workspace01\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1_FANCONTROLLER:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Crank_Signal:Net_134\ from registered to combinatorial
    Converted constant MacroCell: \Cam_signal:Net_134\ from registered to combinatorial
    Converted constant MacroCell: \Timer_Sytem:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_Sytem:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1_FANCONTROLLER:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1_FANCONTROLLER:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1_FANCONTROLLER:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1_FANCONTROLLER:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1_FANCONTROLLER:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1_FANCONTROLLER:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig_1:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_10
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_theACLK'. Fanout=1, Signal=\ADC_DelSig_1:Net_488\
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_2235
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_2187
    Digital Clock 4: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_2208
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer_Sytem:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Sytem:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1_FANCONTROLLER:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_1:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_2228:macrocell.q
        Effective Clock: Clock_2
        Enable Signal: Net_2228:macrocell.q
</CYPRESSTAG>
Info: plm.M0038: The pin named Crank_Input_Diesel(0) at location P0[1] prevents usage of special purposes: OpAmp:out. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_2223, Duplicate of \Crank_Signal:Net_183\ 
    MacroCell: Name=Net_2223, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1940 * Net_2189
        );
        Output = Net_2223 (fanout=2)

    Removing \Cam_signal:Net_183\, Duplicate of \Crank_Signal:Net_183\ 
    MacroCell: Name=\Cam_signal:Net_183\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1940 * Net_2189
        );
        Output = \Cam_signal:Net_183\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Crank_Output_ecm(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Crank_Output_ecm(0)__PA ,
            analog_term => Net_2220 ,
            pad => Crank_Output_ecm(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Cam_Output(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Cam_Output(0)__PA ,
            analog_term => Net_13 ,
            pad => Cam_Output(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Crank_Input_Diesel(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Crank_Input_Diesel(0)__PA ,
            fb => Net_2232 ,
            pad => Crank_Input_Diesel(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rref10Kpin1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rref10Kpin1(0)__PA ,
            analog_term => Net_2262 ,
            pad => Rref10Kpin1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rref_and_thermistor_between(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rref_and_thermistor_between(0)__PA ,
            analog_term => Net_2263 ,
            pad => Rref_and_thermistor_between(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Thermoster_Vss(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Thermoster_Vss(0)__PA ,
            analog_term => Net_2264 ,
            pad => Thermoster_Vss(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Fan_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Fan_1(0)__PA ,
            pin_input => Net_1447 ,
            pad => Fan_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Glow_Plug_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Glow_Plug_pin(0)__PA ,
            pad => Glow_Plug_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Mass_Air_Voltage_Output(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Mass_Air_Voltage_Output(0)__PA ,
            analog_term => Net_2241 ,
            pad => Mass_Air_Voltage_Output(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Battery_interlock(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Battery_interlock(0)__PA ,
            pad => Battery_interlock(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Glow_plug_indicator(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Glow_plug_indicator(0)__PA ,
            pad => Glow_plug_indicator(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Cold_Advance(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Cold_Advance(0)__PA ,
            pad => Cold_Advance(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Spare_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Spare_1(0)__PA ,
            pad => Spare_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Spare_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Spare_2(0)__PA ,
            pad => Spare_2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Crank_Signal:Net_183\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1940 * Net_2189
        );
        Output = \Crank_Signal:Net_183\ (fanout=4)

    MacroCell: Name=\Timer_Sytem:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Sytem:TimerUDB:control_7\ * 
              \Timer_Sytem:TimerUDB:per_zero\
        );
        Output = \Timer_Sytem:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PWM_1_FANCONTROLLER:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_FANCONTROLLER:PWMUDB:runmode_enable\ * 
              \PWM_1_FANCONTROLLER:PWMUDB:tc_i\
        );
        Output = \PWM_1_FANCONTROLLER:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=Net_112, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Sytem:TimerUDB:control_7\ * 
              \Timer_Sytem:TimerUDB:per_zero\
        );
        Output = Net_112 (fanout=1)

    MacroCell: Name=\PWM_1_FANCONTROLLER:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_FANCONTROLLER:PWMUDB:control_7\
        );
        Output = \PWM_1_FANCONTROLLER:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_1_FANCONTROLLER:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_FANCONTROLLER:PWMUDB:cmp1_less\
        );
        Output = \PWM_1_FANCONTROLLER:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1_FANCONTROLLER:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1_FANCONTROLLER:PWMUDB:prevCompare1\ * 
              \PWM_1_FANCONTROLLER:PWMUDB:cmp1_less\
        );
        Output = \PWM_1_FANCONTROLLER:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1447, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_FANCONTROLLER:PWMUDB:runmode_enable\ * 
              \PWM_1_FANCONTROLLER:PWMUDB:cmp1_less\
        );
        Output = Net_1447 (fanout=1)

    MacroCell: Name=Net_2255, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_2235) => Global
            Clock Enable: PosEdge(Net_2228)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_2255 (fanout=2)

    MacroCell: Name=Net_2228, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2235) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_2232 * \GlitchFilter_1:counter_done_0\
            + Net_2228 * !\GlitchFilter_1:counter_done_0\
        );
        Output = Net_2228 (fanout=3)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer_Sytem:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_2 => Net_109 ,
            cs_addr_1 => \Timer_Sytem:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Sytem:TimerUDB:per_zero\ ,
            chain_out => \Timer_Sytem:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Sytem:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_Sytem:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_2 => Net_109 ,
            cs_addr_1 => \Timer_Sytem:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Sytem:TimerUDB:per_zero\ ,
            chain_in => \Timer_Sytem:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer_Sytem:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Sytem:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer_Sytem:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer_Sytem:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_2 => Net_109 ,
            cs_addr_1 => \Timer_Sytem:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Sytem:TimerUDB:per_zero\ ,
            z0_comb => \Timer_Sytem:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Sytem:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Sytem:TimerUDB:status_2\ ,
            chain_in => \Timer_Sytem:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Sytem:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\PWM_1_FANCONTROLLER:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2187 ,
            cs_addr_2 => \PWM_1_FANCONTROLLER:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1_FANCONTROLLER:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1_FANCONTROLLER:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1_FANCONTROLLER:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1_FANCONTROLLER:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\GlitchFilter_1:genblk2:Counter0:DP:u0\
        PORT MAP (
            clock => Net_2235 ,
            cs_addr_1 => Net_2232 ,
            cs_addr_0 => Net_2228 ,
            z0_comb => \GlitchFilter_1:counter_done_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "11000111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer_Sytem:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_109 ,
            clock => Net_10 ,
            status_3 => \Timer_Sytem:TimerUDB:status_3\ ,
            status_2 => \Timer_Sytem:TimerUDB:status_2\ ,
            status_0 => \Timer_Sytem:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1_FANCONTROLLER:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_2187 ,
            status_3 => \PWM_1_FANCONTROLLER:PWMUDB:status_3\ ,
            status_2 => \PWM_1_FANCONTROLLER:PWMUDB:status_2\ ,
            status_0 => \PWM_1_FANCONTROLLER:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => \Control_Reg_1:control_2\ ,
            control_1 => \Control_Reg_1:control_1\ ,
            control_0 => Net_109 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Timer_Sytem:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_10 ,
            control_7 => \Timer_Sytem:TimerUDB:control_7\ ,
            control_6 => \Timer_Sytem:TimerUDB:control_6\ ,
            control_5 => \Timer_Sytem:TimerUDB:control_5\ ,
            control_4 => \Timer_Sytem:TimerUDB:control_4\ ,
            control_3 => \Timer_Sytem:TimerUDB:control_3\ ,
            control_2 => \Timer_Sytem:TimerUDB:control_2\ ,
            control_1 => \Timer_Sytem:TimerUDB:control_1\ ,
            control_0 => \Timer_Sytem:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_1_FANCONTROLLER:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2187 ,
            control_7 => \PWM_1_FANCONTROLLER:PWMUDB:control_7\ ,
            control_6 => \PWM_1_FANCONTROLLER:PWMUDB:control_6\ ,
            control_5 => \PWM_1_FANCONTROLLER:PWMUDB:control_5\ ,
            control_4 => \PWM_1_FANCONTROLLER:PWMUDB:control_4\ ,
            control_3 => \PWM_1_FANCONTROLLER:PWMUDB:control_3\ ,
            control_2 => \PWM_1_FANCONTROLLER:PWMUDB:control_2\ ,
            control_1 => \PWM_1_FANCONTROLLER:PWMUDB:control_1\ ,
            control_0 => \PWM_1_FANCONTROLLER:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_2:control_7\ ,
            control_6 => \Control_Reg_2:control_6\ ,
            control_5 => \Control_Reg_2:control_5\ ,
            control_4 => \Control_Reg_2:control_4\ ,
            control_3 => \Control_Reg_2:control_3\ ,
            control_2 => \Control_Reg_2:control_2\ ,
            control_1 => \Control_Reg_2:control_1\ ,
            control_0 => Net_2189 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\Crank_Signal:Wave1_DMA\
        PORT MAP (
            dmareq => \Crank_Signal:Net_183\ ,
            termin => zero ,
            termout => Net_4 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\Crank_Signal:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_5 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\Cam_signal:Wave1_DMA\
        PORT MAP (
            dmareq => \Crank_Signal:Net_183\ ,
            termin => zero ,
            termout => Net_16 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\Cam_signal:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_17 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_CKP_counter
        PORT MAP (
            interrupt => Net_2255 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_Not_Runing
        PORT MAP (
            interrupt => Net_112 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_340 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =mass_air
        PORT MAP (
            interrupt => Net_2255 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Temp_Checker
        PORT MAP (
            interrupt => Net_2208_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   17 :   31 :   48 : 35.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    4 :   20 :   24 : 16.67 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   11 :  181 :  192 :  5.73 %
  Unique P-terms              :    9 :  375 :  384 :  2.34 %
  Total P-terms               :   10 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    4 :      :      :        
Opamp                         :    3 :    1 :    4 : 75.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    4 :    0 :    4 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.200ms
Tech Mapping phase: Elapsed time ==> 0s.323ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(0)][IoId=(7)] : Battery_interlock(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Cam_Output(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Cold_Advance(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Crank_Input_Diesel(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Crank_Output_ecm(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Fan_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Glow_Plug_pin(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Glow_plug_indicator(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Mass_Air_Voltage_Output(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Rref10Kpin1(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Rref_and_thermistor_between(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Spare_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Spare_2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Thermoster_Vss(0) (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \Crank_Signal:BuffAmp:ABuf\ (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \Cam_signal:BuffAmp:ABuf\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Dedicated_Output (fixed, OPAMP-GPIO)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
VIDAC[0]@[FFB(VIDAC,0)] : \Cam_signal:VDAC8:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \Crank_Signal:VDAC8:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \MASS_AIRFLOW:viDAC8\
OpAmp[1]@[FFB(OpAmp,1)] : \Opamp_1:ABuf\ (OPAMP-GPIO)
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8_1:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 48% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 70% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 95% done. (App=cydsfit)
Analog Placement Results:
IO_7@[IOP=(0)][IoId=(7)] : Battery_interlock(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Cam_Output(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Cold_Advance(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Crank_Input_Diesel(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Crank_Output_ecm(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Fan_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Glow_Plug_pin(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Glow_plug_indicator(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Mass_Air_Voltage_Output(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Rref10Kpin1(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Rref_and_thermistor_between(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Spare_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Spare_2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Thermoster_Vss(0) (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \Crank_Signal:BuffAmp:ABuf\ (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \Cam_signal:BuffAmp:ABuf\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Dedicated_Output (fixed, OPAMP-GPIO)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
VIDAC[1]@[FFB(VIDAC,1)] : \Cam_signal:VDAC8:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \Crank_Signal:VDAC8:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \MASS_AIRFLOW:viDAC8\
OpAmp[1]@[FFB(OpAmp,1)] : \Opamp_1:ABuf\ (OPAMP-GPIO)
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8_1:viDAC8\

Analog Placement phase: Elapsed time ==> 1s.317ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_2262" overuses wire "dsm0+ Wire"
Net "AmuxEye::AMux_1_CYAMUXSIDE_A" overuses wire "dsm0+ Wire"
Net "AmuxEye::AMux_1_CYAMUXSIDE_B" overuses wire "dsm0+ Wire"
Analog Routing phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_337 {
    dsm_0_vplus
  }
  Net: Net_2262 {
    p3_6
    agr6_x_p3_6
    agr6
    agl6_x_agr6
    agl6
    agl6_x_sc_2_vin
    sc_2_vin
    agl1_x_sc_2_vin
    agl1
    agl1_x_p2_5
    p2_5
    opamp_1_vminus_x_p3_6
    opamp_1_vminus
  }
  Net: Net_2263 {
    p2_3
    agl3_x_p2_3
    agl3
  }
  Net: Net_338 {
    dsm_0_vminus
  }
  Net: Net_2264 {
    p2_2
  }
  Net: Net_13 {
    p3_7
    opamp_3_vminus_x_p3_7
    opamp_3_vminus
  }
  Net: Net_2220 {
    p0_0
    opamp_2_vminus_x_p0_0
    opamp_2_vminus
  }
  Net: Net_2241 {
    vidac_2_vout
    amuxbusl_x_vidac_2_vout
    amuxbusl
    amuxbusl_x_amuxbusr
    amuxbusr
    amuxbusr_x_p1_7
    p1_7
  }
  Net: \ADC_DelSig_1:Net_249\ {
  }
  Net: \ADC_DelSig_1:Net_257\ {
  }
  Net: \ADC_DelSig_1:Net_109\ {
  }
  Net: \ADC_DelSig_1:Net_34\ {
  }
  Net: \Cam_signal:Net_189\ {
    vidac_1_vout
    abusr3_x_vidac_1_vout
    abusr3
    abusr3_x_opamp_3_vplus
    opamp_3_vplus
  }
  Net: \Cam_signal:VDAC8:Net_77\ {
  }
  Net: \Crank_Signal:Net_189\ {
    vidac_0_vout
    abusl1_x_vidac_0_vout
    abusl1
    abusl1_x_opamp_2_vplus
    opamp_2_vplus
  }
  Net: \Crank_Signal:VDAC8:Net_77\ {
  }
  Net: \MASS_AIRFLOW:Net_77\ {
  }
  Net: Net_336 {
    vidac_3_vout
    agr4_x_vidac_3_vout
    agr4
    agr4_x_opamp_1_vplus
    opamp_1_vplus
  }
  Net: \VDAC8_1:Net_77\ {
  }
  Net: AmuxNet::AMux_1_CYAMUXSIDE_A {
    dsm_0_vplus
    agl1_x_dsm_0_vplus
    agl3_x_dsm_0_vplus
  }
  Net: AmuxNet::AMux_1_CYAMUXSIDE_B {
    dsm_0_vminus
    agl5_x_dsm_0_vminus
    agl5
    agl5_x_comp_0_vplus
    comp_0_vplus
    agl2_x_comp_0_vplus
    agl2
    agl2_x_p2_2
    agl3_x_dsm_0_vminus
    p2_2
  }
}
Map of item to net {
  p3_6                                             -> Net_2262
  agr6_x_p3_6                                      -> Net_2262
  agr6                                             -> Net_2262
  agl6_x_agr6                                      -> Net_2262
  agl6                                             -> Net_2262
  agl6_x_sc_2_vin                                  -> Net_2262
  sc_2_vin                                         -> Net_2262
  agl1_x_sc_2_vin                                  -> Net_2262
  agl1                                             -> Net_2262
  agl1_x_p2_5                                      -> Net_2262
  p2_5                                             -> Net_2262
  opamp_1_vminus_x_p3_6                            -> Net_2262
  opamp_1_vminus                                   -> Net_2262
  p2_3                                             -> Net_2263
  agl3_x_p2_3                                      -> Net_2263
  agl3                                             -> Net_2263
  p3_7                                             -> Net_13
  opamp_3_vminus_x_p3_7                            -> Net_13
  opamp_3_vminus                                   -> Net_13
  p0_0                                             -> Net_2220
  opamp_2_vminus_x_p0_0                            -> Net_2220
  opamp_2_vminus                                   -> Net_2220
  vidac_2_vout                                     -> Net_2241
  amuxbusl_x_vidac_2_vout                          -> Net_2241
  amuxbusl                                         -> Net_2241
  amuxbusl_x_amuxbusr                              -> Net_2241
  amuxbusr                                         -> Net_2241
  amuxbusr_x_p1_7                                  -> Net_2241
  p1_7                                             -> Net_2241
  vidac_1_vout                                     -> \Cam_signal:Net_189\
  abusr3_x_vidac_1_vout                            -> \Cam_signal:Net_189\
  abusr3                                           -> \Cam_signal:Net_189\
  abusr3_x_opamp_3_vplus                           -> \Cam_signal:Net_189\
  opamp_3_vplus                                    -> \Cam_signal:Net_189\
  vidac_0_vout                                     -> \Crank_Signal:Net_189\
  abusl1_x_vidac_0_vout                            -> \Crank_Signal:Net_189\
  abusl1                                           -> \Crank_Signal:Net_189\
  abusl1_x_opamp_2_vplus                           -> \Crank_Signal:Net_189\
  opamp_2_vplus                                    -> \Crank_Signal:Net_189\
  vidac_3_vout                                     -> Net_336
  agr4_x_vidac_3_vout                              -> Net_336
  agr4                                             -> Net_336
  agr4_x_opamp_1_vplus                             -> Net_336
  opamp_1_vplus                                    -> Net_336
  dsm_0_vplus                                      -> Net_337
  dsm_0_vminus                                     -> Net_338
  p2_2                                             -> Net_2264
  agl1_x_dsm_0_vplus                               -> AmuxNet::AMux_1_CYAMUXSIDE_A
  agl3_x_dsm_0_vplus                               -> AmuxNet::AMux_1_CYAMUXSIDE_A
  agl5_x_dsm_0_vminus                              -> AmuxNet::AMux_1_CYAMUXSIDE_B
  agl5                                             -> AmuxNet::AMux_1_CYAMUXSIDE_B
  agl5_x_comp_0_vplus                              -> AmuxNet::AMux_1_CYAMUXSIDE_B
  comp_0_vplus                                     -> AmuxNet::AMux_1_CYAMUXSIDE_B
  agl2_x_comp_0_vplus                              -> AmuxNet::AMux_1_CYAMUXSIDE_B
  agl2                                             -> AmuxNet::AMux_1_CYAMUXSIDE_B
  agl2_x_p2_2                                      -> AmuxNet::AMux_1_CYAMUXSIDE_B
  agl3_x_dsm_0_vminus                              -> AmuxNet::AMux_1_CYAMUXSIDE_B
}
Mux Info {
  Mux: AMux_1_CYAMUXSIDE_A {
     Mouth: Net_337
     Guts:  AmuxNet::AMux_1_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_2262
      Outer: agl1_x_dsm_0_vplus
      Inner: __open__
      Path {
        agl1_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_2263
      Outer: agl3_x_dsm_0_vplus
      Inner: __open__
      Path {
        agl3_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
  }
  Mux: AMux_1_CYAMUXSIDE_B {
     Mouth: Net_338
     Guts:  AmuxNet::AMux_1_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_2263
      Outer: agl3_x_dsm_0_vminus
      Inner: __open__
      Path {
        agl3_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   Net_2264
      Outer: agl2_x_p2_2
      Inner: agl5_x_dsm_0_vminus
      Path {
        p2_2
        agl2_x_p2_2
        agl2
        agl2_x_comp_0_vplus
        comp_0_vplus
        agl5_x_comp_0_vplus
        agl5
        agl5_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.374ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    7 :   41 :   48 :  14.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.14
                   Pterms :            1.43
               Macrocells :            1.57
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.115ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       2.33 :       1.83
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_112, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Sytem:TimerUDB:control_7\ * 
              \Timer_Sytem:TimerUDB:per_zero\
        );
        Output = Net_112 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Sytem:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_2 => Net_109 ,
        cs_addr_1 => \Timer_Sytem:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Sytem:TimerUDB:per_zero\ ,
        chain_out => \Timer_Sytem:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Sytem:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\Timer_Sytem:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_10 ,
        control_7 => \Timer_Sytem:TimerUDB:control_7\ ,
        control_6 => \Timer_Sytem:TimerUDB:control_6\ ,
        control_5 => \Timer_Sytem:TimerUDB:control_5\ ,
        control_4 => \Timer_Sytem:TimerUDB:control_4\ ,
        control_3 => \Timer_Sytem:TimerUDB:control_3\ ,
        control_2 => \Timer_Sytem:TimerUDB:control_2\ ,
        control_1 => \Timer_Sytem:TimerUDB:control_1\ ,
        control_0 => \Timer_Sytem:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
datapathcell: Name =\Timer_Sytem:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_2 => Net_109 ,
        cs_addr_1 => \Timer_Sytem:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Sytem:TimerUDB:per_zero\ ,
        chain_in => \Timer_Sytem:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer_Sytem:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Sytem:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer_Sytem:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => \Control_Reg_1:control_2\ ,
        control_1 => \Control_Reg_1:control_1\ ,
        control_0 => Net_109 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_Sytem:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Sytem:TimerUDB:control_7\ * 
              \Timer_Sytem:TimerUDB:per_zero\
        );
        Output = \Timer_Sytem:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Sytem:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_2 => Net_109 ,
        cs_addr_1 => \Timer_Sytem:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Sytem:TimerUDB:per_zero\ ,
        z0_comb => \Timer_Sytem:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Sytem:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Sytem:TimerUDB:status_2\ ,
        chain_in => \Timer_Sytem:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Sytem:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\Timer_Sytem:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_109 ,
        clock => Net_10 ,
        status_3 => \Timer_Sytem:TimerUDB:status_3\ ,
        status_2 => \Timer_Sytem:TimerUDB:status_2\ ,
        status_0 => \Timer_Sytem:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1_FANCONTROLLER:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1_FANCONTROLLER:PWMUDB:prevCompare1\ * 
              \PWM_1_FANCONTROLLER:PWMUDB:cmp1_less\
        );
        Output = \PWM_1_FANCONTROLLER:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1_FANCONTROLLER:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_FANCONTROLLER:PWMUDB:cmp1_less\
        );
        Output = \PWM_1_FANCONTROLLER:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1447, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_FANCONTROLLER:PWMUDB:runmode_enable\ * 
              \PWM_1_FANCONTROLLER:PWMUDB:cmp1_less\
        );
        Output = Net_1447 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1_FANCONTROLLER:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_FANCONTROLLER:PWMUDB:control_7\
        );
        Output = \PWM_1_FANCONTROLLER:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1_FANCONTROLLER:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1_FANCONTROLLER:PWMUDB:runmode_enable\ * 
              \PWM_1_FANCONTROLLER:PWMUDB:tc_i\
        );
        Output = \PWM_1_FANCONTROLLER:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1_FANCONTROLLER:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2187 ,
        cs_addr_2 => \PWM_1_FANCONTROLLER:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1_FANCONTROLLER:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1_FANCONTROLLER:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1_FANCONTROLLER:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1_FANCONTROLLER:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_1_FANCONTROLLER:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_2187 ,
        status_3 => \PWM_1_FANCONTROLLER:PWMUDB:status_3\ ,
        status_2 => \PWM_1_FANCONTROLLER:PWMUDB:status_2\ ,
        status_0 => \PWM_1_FANCONTROLLER:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1_FANCONTROLLER:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2187 ,
        control_7 => \PWM_1_FANCONTROLLER:PWMUDB:control_7\ ,
        control_6 => \PWM_1_FANCONTROLLER:PWMUDB:control_6\ ,
        control_5 => \PWM_1_FANCONTROLLER:PWMUDB:control_5\ ,
        control_4 => \PWM_1_FANCONTROLLER:PWMUDB:control_4\ ,
        control_3 => \PWM_1_FANCONTROLLER:PWMUDB:control_3\ ,
        control_2 => \PWM_1_FANCONTROLLER:PWMUDB:control_2\ ,
        control_1 => \PWM_1_FANCONTROLLER:PWMUDB:control_1\ ,
        control_0 => \PWM_1_FANCONTROLLER:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_2228, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2235) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_2232 * \GlitchFilter_1:counter_done_0\
            + Net_2228 * !\GlitchFilter_1:counter_done_0\
        );
        Output = Net_2228 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Crank_Signal:Net_183\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1940 * Net_2189
        );
        Output = \Crank_Signal:Net_183\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=Net_2255, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_2235) => Global
            Clock Enable: PosEdge(Net_2228)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_2255 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\GlitchFilter_1:genblk2:Counter0:DP:u0\
    PORT MAP (
        clock => Net_2235 ,
        cs_addr_1 => Net_2232 ,
        cs_addr_0 => Net_2228 ,
        z0_comb => \GlitchFilter_1:counter_done_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "11000111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_2:control_7\ ,
        control_6 => \Control_Reg_2:control_6\ ,
        control_5 => \Control_Reg_2:control_5\ ,
        control_4 => \Control_Reg_2:control_4\ ,
        control_3 => \Control_Reg_2:control_3\ ,
        control_2 => \Control_Reg_2:control_2\ ,
        control_1 => \Control_Reg_2:control_1\ ,
        control_0 => Net_2189 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Temp_Checker
        PORT MAP (
            interrupt => Net_2208_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_CKP_counter
        PORT MAP (
            interrupt => Net_2255 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_Not_Runing
        PORT MAP (
            interrupt => Net_112 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =mass_air
        PORT MAP (
            interrupt => Net_2255 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_340 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\Cam_signal:Wave1_DMA\
        PORT MAP (
            dmareq => \Crank_Signal:Net_183\ ,
            termin => zero ,
            termout => Net_16 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\Cam_signal:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_17 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\Crank_Signal:Wave1_DMA\
        PORT MAP (
            dmareq => \Crank_Signal:Net_183\ ,
            termin => zero ,
            termout => Net_4 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =\Crank_Signal:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_5 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Crank_Output_ecm(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Crank_Output_ecm(0)__PA ,
        analog_term => Net_2220 ,
        pad => Crank_Output_ecm(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Crank_Input_Diesel(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Crank_Input_Diesel(0)__PA ,
        fb => Net_2232 ,
        pad => Crank_Input_Diesel(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Fan_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Fan_1(0)__PA ,
        pin_input => Net_1447 ,
        pad => Fan_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Battery_interlock(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Battery_interlock(0)__PA ,
        pad => Battery_interlock(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Glow_plug_indicator(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Glow_plug_indicator(0)__PA ,
        pad => Glow_plug_indicator(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Spare_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Spare_1(0)__PA ,
        pad => Spare_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Spare_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Spare_2(0)__PA ,
        pad => Spare_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Cold_Advance(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Cold_Advance(0)__PA ,
        pad => Cold_Advance(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Mass_Air_Voltage_Output(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Mass_Air_Voltage_Output(0)__PA ,
        analog_term => Net_2241 ,
        pad => Mass_Air_Voltage_Output(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Glow_Plug_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Glow_Plug_pin(0)__PA ,
        pad => Glow_Plug_pin(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Thermoster_Vss(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Thermoster_Vss(0)__PA ,
        analog_term => Net_2264 ,
        pad => Thermoster_Vss(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Rref_and_thermistor_between(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rref_and_thermistor_between(0)__PA ,
        analog_term => Net_2263 ,
        pad => Rref_and_thermistor_between(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Rref10Kpin1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rref10Kpin1(0)__PA ,
        analog_term => Net_2262 ,
        pad => Rref10Kpin1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = Dedicated_Output
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dedicated_Output__PA ,
        analog_term => Net_2262 );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Cam_Output(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Cam_Output(0)__PA ,
        analog_term => Net_13 ,
        pad => Cam_Output(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_DelSig_1:Net_93\ ,
            dclk_0 => \ADC_DelSig_1:Net_93_local\ ,
            dclk_glb_1 => Net_10 ,
            dclk_1 => Net_10_local ,
            aclk_glb_0 => \ADC_DelSig_1:Net_488\ ,
            aclk_0 => \ADC_DelSig_1:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig_1:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_DelSig_1:Net_488_adig_local\ ,
            dclk_glb_2 => Net_2235 ,
            dclk_2 => Net_2235_local ,
            dclk_glb_3 => Net_2187 ,
            dclk_3 => Net_2187_local ,
            dclk_glb_4 => Net_2208 ,
            dclk_4 => Net_2208_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig_1:DSM\
        PORT MAP (
            aclock => \ADC_DelSig_1:Net_488\ ,
            vplus => Net_337 ,
            vminus => Net_338 ,
            reset_dec => \ADC_DelSig_1:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig_1:Net_249\ ,
            ext_pin_2 => \ADC_DelSig_1:Net_257\ ,
            ext_vssa => \ADC_DelSig_1:Net_109\ ,
            qtz_ref => \ADC_DelSig_1:Net_34\ ,
            dec_clock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 20
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig_1:DEC\
        PORT MAP (
            aclock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig_1:mod_reset\ ,
            interrupt => Net_340 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_1:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => Net_1940 ,
            cmp => \Timer_1:Net_261\ ,
            irq => \Timer_1:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\Crank_Signal:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => \Crank_Signal:Net_183\ ,
            vout => \Crank_Signal:Net_189\ ,
            iout => \Crank_Signal:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\Cam_signal:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => \Crank_Signal:Net_183\ ,
            vout => \Cam_signal:Net_189\ ,
            iout => \Cam_signal:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\MASS_AIRFLOW:viDAC8\
        PORT MAP (
            vout => Net_2241 ,
            iout => \MASS_AIRFLOW:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_336 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,1): 
    abufcell: Name =\Opamp_1:ABuf\
        PORT MAP (
            vplus => Net_336 ,
            vminus => Net_2262 ,
            vout => Net_2262 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,2): 
    abufcell: Name =\Crank_Signal:BuffAmp:ABuf\
        PORT MAP (
            vplus => \Crank_Signal:Net_189\ ,
            vminus => Net_2220 ,
            vout => Net_2220 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,3): 
    abufcell: Name =\Cam_signal:BuffAmp:ABuf\
        PORT MAP (
            vplus => \Cam_signal:Net_189\ ,
            vminus => Net_13 ,
            vout => Net_13 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_1_CYAMUXSIDE_A
        PORT MAP (
            muxin_1 => Net_2263 ,
            muxin_0 => Net_2262 ,
            vout => Net_337 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_1_CYAMUXSIDE_B
        PORT MAP (
            muxin_1 => Net_2264 ,
            muxin_0 => Net_2263 ,
            vout => Net_338 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                                | 
Port | Pin | Fixed |      Type |       Drive Mode |                           Name | Connections
-----+-----+-------+-----------+------------------+--------------------------------+-----------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |            Crank_Output_ecm(0) | Analog(Net_2220)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |          Crank_Input_Diesel(0) | FB(Net_2232)
     |   3 |     * |      NONE |         CMOS_OUT |                       Fan_1(0) | In(Net_1447)
     |   7 |     * |      NONE |         CMOS_OUT |           Battery_interlock(0) | 
-----+-----+-------+-----------+------------------+--------------------------------+-----------------
   1 |   2 |     * |      NONE |         CMOS_OUT |         Glow_plug_indicator(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |                     Spare_1(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |                     Spare_2(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |                Cold_Advance(0) | 
     |   7 |     * |      NONE |      HI_Z_ANALOG |     Mass_Air_Voltage_Output(0) | Analog(Net_2241)
-----+-----+-------+-----------+------------------+--------------------------------+-----------------
   2 |   0 |     * |      NONE |         CMOS_OUT |               Glow_Plug_pin(0) | 
     |   2 |     * |      NONE |      HI_Z_ANALOG |              Thermoster_Vss(0) | Analog(Net_2264)
     |   3 |     * |      NONE |      HI_Z_ANALOG | Rref_and_thermistor_between(0) | Analog(Net_2263)
     |   5 |     * |      NONE |      HI_Z_ANALOG |                 Rref10Kpin1(0) | Analog(Net_2262)
-----+-----+-------+-----------+------------------+--------------------------------+-----------------
   3 |   6 |       |      NONE |      HI_Z_ANALOG |               Dedicated_Output | Analog(Net_2262)
     |   7 |     * |      NONE |      HI_Z_ANALOG |                  Cam_Output(0) | Analog(Net_13)
-----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.031ms
Digital Placement phase: Elapsed time ==> 1s.403ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.857ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.501ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.521ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.230ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.736ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.736ms
API generation phase: Elapsed time ==> 4s.610ms
Dependency generation phase: Elapsed time ==> 0s.100ms
Cleanup phase: Elapsed time ==> 0s.000ms
