#-----------------------------------------------------------
# Webtalk v2017.2_sdx (64-bit)
# SW Build 1972098 on Wed Aug 23 11:34:38 MDT 2017
# IP Build 1971916 on Wed Aug 23 13:11:02 MDT 2017
# Start of session at: Mon Dec 31 17:53:36 2018
# Process ID: 28172
# Current directory: /home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/test/test.sim/sim_1/behav
# Command line: wbtcv -mode batch -source /home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/test/test.sim/sim_1/behav/xsim.dir/ALU_SIMD_Width_parameterized_HighLevelDescribed_auto_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: /home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/test/test.sim/sim_1/behav/webtalk.log
# Journal file: /home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/test/test.sim/sim_1/behav/webtalk.jou
#-----------------------------------------------------------
source /home/ramintp/MEGA/USYD/2018_R2/temp/Standard -notrace
