# Awesome Hardware Description Languages [![Awesome](https://cdn.rawgit.com/sindresorhus/awesome/d7305f38d29fed78fa85652e3a63e154dd8e8829/media/badge.svg)](https://github.com/sindresorhus/awesome)

## Verilog

### Standards
 * [IEEE Std 1364-2001](https://inst.eecs.berkeley.edu/~cs150/fa06/Labs/verilog-ieee.pdf)
   - [Quick Ref Guide](http://sutherland-hdl.com/pdfs/verilog_2001_ref_guide.pdf)
 * [SystemVerilog 3.1a](http://www.ece.uah.edu/~gaede/cpe526/SystemVerilog_3.1a.pdf)
   - [Synthesizing SystemVerilog
Busting the Myth that SystemVerilog is only for Verification](http://sutherland-hdl.com/papers/2013-SNUG-SV_Synthesizable-SystemVerilog_paper.pdf)

### Tools
 * [Verilator](https://www.veripool.org/wiki/verilator) Verilog --> C++ -> simulator
 * [Icarus Verilog](http://iverilog.icarus.com/) -> simulator
 * [Yosys](http://www.clifford.at/yosys/) -> Synthesis

## VHDL
 * IEEE Std 1076-1993

## SystemC
 * [IEEE Std 1666-2011](http://paginas.fe.up.pt/~ee07166/lib/exe/fetch.php?media=1666-2011.pdf)

## Extentions
 * http://tl-x.org/

## Transpilers

### Rust
 * [hoodlum](https://github.com/tcr/hoodlum) Alpha

### Scala
 * [chisel](https://github.com/ucb-bar/chisel)
 * [SpinalHDL](https://github.com/SpinalHDL/SpinalHDL)

### Haskel
 * [concat](https://github.com/conal/concat)
 * https://github.com/conal/talk-2015-haskell-to-hardware
 * [clash compile](https://github.com/clash-lang/clash-compiler)

### Python
 * [myHDL](https://github.com/myhdl/myhdl)

### Java
 * [jhdl](http://www.jhdl.org/) ..2006
 
### Ruby
 * [RHDL](https://github.com/philtomson/RHDL) ..2013

## HLS
 * [Shang](https://github.com/etherzhhb/Shang)

## License

[![CC0](http://mirrors.creativecommons.org/presskit/buttons/88x31/svg/cc-zero.svg)](https://creativecommons.org/publicdomain/zero/1.0/)

To the extent possible under law, [Aliaksei Chapyzhenka](http://drom.io) has waived all copyright and related or neighboring rights to this work.
