INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
ERROR: [VRFC 10-1412] syntax error near default [C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/CU_FSM.sv:160]
ERROR: [VRFC 10-2790] SystemVerilog keyword default used in incorrect context [C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/CU_FSM.sv:160]
ERROR: [VRFC 10-1412] syntax error near endcase [C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/CU_FSM.sv:165]
ERROR: [VRFC 10-2790] SystemVerilog keyword endcase used in incorrect context [C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/CU_FSM.sv:165]
ERROR: [VRFC 10-1412] syntax error near endmodule [C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/CU_FSM.sv:180]
ERROR: [VRFC 10-2790] SystemVerilog keyword endmodule used in incorrect context [C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/CU_FSM.sv:180]
