#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Oct 14 20:01:59 2024
# Process ID: 7973
# Current directory: /home/user/download/XVCU_TRD-dev/host/app/CIS_DVS_store_t
# Command line: vivado
# Log file: /home/user/download/XVCU_TRD-dev/host/app/CIS_DVS_store_t/vivado.log
# Journal file: /home/user/download/XVCU_TRD-dev/host/app/CIS_DVS_store_t/vivado.jou
# Running On: workstation, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 32, Host memory: 66502 MB
#-----------------------------------------------------------
start_gui
source /home/user/download/cis_dvs_project/CIS_DVS.tcl
update_compile_order -fileset sources_1
open_bd_design {/home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd}
set_property  ip_repo_paths  {/home/user/download/cis_dvs_project/ip /home/user/MyVivado/ip_repo} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:DVS_Spatial_5x5_Adaptive_Threshold_Filter:1.0 dvs_stream/DVS_Spatial_5x5_Adap_0
endgroup
delete_bd_objs [get_bd_intf_nets dvs_stream/mipi_rx_subsystem_top_0_m00_axis]
connect_bd_intf_net [get_bd_intf_pins dvs_stream/mipi_rx_subsystem_top_0/m00_axis] [get_bd_intf_pins dvs_stream/DVS_Spatial_5x5_Adap_0/AXIS_Read]
connect_bd_intf_net [get_bd_intf_pins dvs_stream/DVS_Spatial_5x5_Adap_0/AXIS_Write] [get_bd_intf_pins dvs_stream/axi_dma_0/S_AXIS_S2MM]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/base_clocking/clk_wiz_0/clk_out300 (300 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins dvs_stream/DVS_Spatial_5x5_Adap_0/axis_read_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/base_clocking/clk_wiz_0/clk_out300 (300 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins dvs_stream/DVS_Spatial_5x5_Adap_0/axis_write_clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/base_clocking/clk_wiz_0/clk_out80 (80 MHz)} Clk_slave {Auto} Clk_xbar {/base_clocking/clk_wiz_0/clk_out80 (80 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/dvs_stream/DVS_Spatial_5x5_Adap_0/S00_AXI} ddr_seg {Auto} intc_ip {/sensor_ctrl/smartconnect_0} master_apm {0}}  [get_bd_intf_pins dvs_stream/DVS_Spatial_5x5_Adap_0/S00_AXI]
endgroup
regenerate_bd_layout
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name DVS_Spatial_5x5_Adaptive_Threshold_Filter_v1_0_project -directory /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.tmp/DVS_Spatial_5x5_Adaptive_Threshold_Filter_v1_0_project /home/user/MyVivado/ip_repo/DVS_Spatial_5x5_Adaptive_Threshold_Filter_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/user/MyVivado/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:DVS_Spatial_5x5_Adaptive_Threshold_Filter:1.0 [get_ips  CIS_DVS_DVS_Spatial_5x5_Adap_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips CIS_DVS_DVS_Spatial_5x5_Adap_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd]
catch { config_ip_cache -export [get_ips -all CIS_DVS_smartconnect_0_0] }
catch { [ delete_ip_run [get_ips -all CIS_DVS_smartconnect_0_0] ] }
catch { config_ip_cache -export [get_ips -all CIS_DVS_smartconnect_0_1] }
catch { [ delete_ip_run [get_ips -all CIS_DVS_smartconnect_0_1] ] }
catch { config_ip_cache -export [get_ips -all CIS_DVS_smartconnect_0_2] }
catch { [ delete_ip_run [get_ips -all CIS_DVS_smartconnect_0_2] ] }
catch { config_ip_cache -export [get_ips -all CIS_DVS_smartconnect_1_0] }
catch { [ delete_ip_run [get_ips -all CIS_DVS_smartconnect_1_0] ] }
catch { config_ip_cache -export [get_ips -all CIS_DVS_DVS_Spatial_5x5_Adap_0_0] }
export_ip_user_files -of_objects [get_files /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd]
launch_runs CIS_DVS_DVS_Spatial_5x5_Adap_0_0_synth_1 -jobs 32
wait_on_run CIS_DVS_DVS_Spatial_5x5_Adap_0_0_synth_1
export_simulation -of_objects [get_files /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd] -directory /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.ip_user_files/sim_scripts -ip_user_files_dir /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.ip_user_files -ipstatic_source_dir /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/user/download/cis_dvs_project/vivado_project/CIS_DVS.cache/compile_simlib/modelsim} {questa=/home/user/download/cis_dvs_project/vivado_project/CIS_DVS.cache/compile_simlib/questa} {xcelium=/home/user/download/cis_dvs_project/vivado_project/CIS_DVS.cache/compile_simlib/xcelium} {vcs=/home/user/download/cis_dvs_project/vivado_project/CIS_DVS.cache/compile_simlib/vcs} {riviera=/home/user/download/cis_dvs_project/vivado_project/CIS_DVS.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
report_ip_status -name ip_status 
write_hw_platform -fixed -include_bit -force -file /home/user/download/cis_dvs_project/vivado_project/CIS_DVS_Spatial_Adap_wrapper.xsa
