Input file: fe/ips/apb/apb_gpio/docs/APB_GPIO_reference.md

Register map
^^^^^^^^^^^^


Overview
""""""""

.. table:: 

    +--------------------------------------------+------+-----+-------------------------------------------------+
    |                    Name                    |Offset|Width|                   Description                   |
    +============================================+======+=====+=================================================+
    |:ref:`PADDIR_00_31<gpio_PADDIR_00_31>`      |     0|   32|GPIO pad direction configuration register.       |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`GPIOEN_00_31<gpio_GPIOEN_00_31>`      |     4|   32|GPIO enable register.                            |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`PADIN_00_31<gpio_PADIN_00_31>`        |     8|   32|GPIO pad input value register.                   |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`PADOUT_00_31<gpio_PADOUT_00_31>`      |    12|   32|GPIO pad output value register.                  |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`PADOUTSET_00_31<gpio_PADOUTSET_00_31>`|    16|   32|GPIO pad output set register.                    |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`PADOUTCLR_00_31<gpio_PADOUTCLR_00_31>`|    20|   32|GPIO pad output clear register.                  |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`INTEN_00_31<gpio_INTEN_00_31>`        |    24|   32|GPIO pad interrupt enable configuration register.|
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`INTTYPE_00_15<gpio_INTTYPE_00_15>`    |    28|   32|GPIO pad interrupt type gpio 0 to 15 register.   |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`INTTYPE_16_31<gpio_INTTYPE_16_31>`    |    32|   32|GPIO pad interrupt type gpio 16 to 31 register.  |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`INTSTATUS_00_31<gpio_INTSTATUS_00_31>`|    36|   32|GPIO pad interrupt status register.              |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`PADDIR_32_63<gpio_PADDIR_32_63>`      |    72|   32|GPIO pad direction configuration register.       |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`GPIOEN_32_63<gpio_GPIOEN_32_63>`      |    76|   32|GPIO enable register.                            |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`PADIN_32_63<gpio_PADIN_32_63>`        |    80|   32|GPIO pad input value register.                   |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`PADOUT_32_63<gpio_PADOUT_32_63>`      |    84|   32|GPIO pad output value register.                  |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`PADOUTSET_32_63<gpio_PADOUTSET_32_63>`|    88|   32|GPIO pad output set register.                    |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`PADOUTCLR_32_63<gpio_PADOUTCLR_32_63>`|    92|   32|GPIO pad output clear register.                  |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`INTEN_32_63<gpio_INTEN_32_63>`        |    96|   32|GPIO pad interrupt enable configuration register.|
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`INTTYPE_32_47<gpio_INTTYPE_32_47>`    |   100|   32|GPIO pad interrupt type gpio 0 to 15 register.   |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`INTTYPE_48_63<gpio_INTTYPE_48_63>`    |   104|   32|GPIO pad interrupt type gpio 16 to 31 register.  |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`INTSTATUS_32_63<gpio_INTSTATUS_32_63>`|   108|   32|GPIO pad interrupt status register.              |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`PADDIR_64_89<gpio_PADDIR_64_89>`      |   144|   32|GPIO pad direction configuration register.       |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`GPIOEN_64_89<gpio_GPIOEN_64_89>`      |   148|   32|GPIO enable register.                            |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`PADIN_64_89<gpio_PADIN_64_89>`        |   152|   32|GPIO pad input value register.                   |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`PADOUT_64_89<gpio_PADOUT_64_89>`      |   156|   32|GPIO pad output value register.                  |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`PADOUTSET_64_89<gpio_PADOUTSET_64_89>`|   160|   32|GPIO pad output set register.                    |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`PADOUTCLR_64_89<gpio_PADOUTCLR_64_89>`|   164|   32|GPIO pad output clear register.                  |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`INTEN_64_89<gpio_INTEN_64_89>`        |   168|   32|GPIO pad interrupt enable configuration register.|
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`INTTYPE_64_79<gpio_INTTYPE_64_79>`    |   172|   32|GPIO pad interrupt type gpio 0 to 15 register.   |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`INTTYPE_80_89<gpio_INTTYPE_80_89>`    |   176|   32|GPIO pad interrupt type gpio 16 to 31 register.  |
    +--------------------------------------------+------+-----+-------------------------------------------------+
    |:ref:`INTSTATUS_64_89<gpio_INTSTATUS_64_89>`|   180|   32|GPIO pad interrupt status register.              |
    +--------------------------------------------+------+-----+-------------------------------------------------+

.. _gpio_PADDIR_00_31:

PADDIR_00_31
""""""""""""

GPIO pad direction configuration register.

.. table:: 

    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name |                                                                  Description                                                                  |
    +=====+===+======+===============================================================================================================================================+
    |31:0 |R/W|PADDIR|GPIO[31:0] direction configuration bitfield:&lt;br/&gt; - bit[i]=1'b0: Input mode for GPIO[i]&lt;br/&gt; - bit[i]=1'b1: Output mode for GPIO[i]|
    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_GPIOEN_00_31:

GPIOEN_00_31
""""""""""""

GPIO enable register.

.. table:: 

    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name |                                                                                                                                                                           Description                                                                                                                                                                           |
    +=====+===+======+=================================================================================================================================================================================================================================================================================================================================================================+
    |31:0 |R/W|GPIOEN|GPIO[31:0] clock enable configuration bitfield: &lt;br/&gt; - bit[i]=1'b0: disable clock for GPIO[i] &lt;br/&gt; - bit[i]=1'b1: enable clock for GPIO[i] &lt;br /&gt; GPIOs are gathered by groups of 4. The clock gating of one group is done only if all 4 GPIOs are disabled.  Clock must be enabled for a GPIO if it's direction is configured in input mode.|
    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_PADIN_00_31:

PADIN_00_31
"""""""""""

GPIO pad input value register.

.. table:: 

    +-----+---+-----+-------------------------------------------------------------------------------------+
    |Bit #|R/W|Name |                                     Description                                     |
    +=====+===+=====+=====================================================================================+
    |31:0 |R  |PADIN|GPIO[31:0] input data read bitfield. DATA_IN[i] corresponds to input data of GPIO[i].|
    +-----+---+-----+-------------------------------------------------------------------------------------+

.. _gpio_PADOUT_00_31:

PADOUT_00_31
""""""""""""

GPIO pad output value register.

.. table:: 

    +-----+---+------+--------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name |                                        Description                                         |
    +=====+===+======+============================================================================================+
    |31:0 |R/W|PADOUT|GPIO[31:0] output data read bitfield. DATA_OUT[i] corresponds to output data set on GPIO[i].|
    +-----+---+------+--------------------------------------------------------------------------------------------+

.. _gpio_PADOUTSET_00_31:

PADOUTSET_00_31
"""""""""""""""

GPIO pad output set register.

.. table:: 

    +-----+---+---------+--------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                    Description                                                     |
    +=====+===+=========+====================================================================================================================+
    |31:0 |W  |PADOUTSET|GPIO[31:0] set bitfield:&lt;br/&gt; - bit[i]=1'b0: No change for GPIO[i]&lt;br/&gt; - bit[i]=1'b1: Sets GPIO[i] to 1|
    +-----+---+---------+--------------------------------------------------------------------------------------------------------------------+

.. _gpio_PADOUTCLR_00_31:

PADOUTCLR_00_31
"""""""""""""""

GPIO pad output clear register.

.. table:: 

    +-----+---+---------+-------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                    Description                                                    |
    +=====+===+=========+===================================================================================================================+
    |31:0 |W  |PADOUTCLR|GPIO[31:0] clear bitfield:&lt;br/&gt; - bit[i]=1'b0: No change for GPIO[i]&lt;br/&gt; - bit[i]=1'b1: Clears GPIO[i]|
    +-----+---+---------+-------------------------------------------------------------------------------------------------------------------+

.. _gpio_INTEN_00_31:

INTEN_00_31
"""""""""""

GPIO pad interrupt enable configuration register.

.. table:: 

    +-----+---+-----+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name |                                                                           Description                                                                            |
    +=====+===+=====+==================================================================================================================================================================+
    |31:0 |R/W|INTEN|GPIO[31:0] interrupt enable configuration bitfield:&lt;br/&gt; - bit[i]=1'b0: disable interrupt for GPIO[i]&lt;br/&gt; - bit[i]=1'b1: enable interrupt for GPIO[i]|
    +-----+---+-----+------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_INTTYPE_00_15:

INTTYPE_00_15
"""""""""""""

GPIO pad interrupt type gpio 0 to 15 register.

.. table:: 

    +-----+---+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |                                                                                                                                                                       Description                                                                                                                                                                       |
    +=====+===+=======+=========================================================================================================================================================================================================================================================================================================================================================+
    |31:0 |R/W|INTTYPE|GPIO[15:0] interrupt type configuration bitfield:&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b00: interrupt on falling edge for GPIO[i]&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b01: interrupt on rising edge for GPIO[i]&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b10: interrupt on rising and falling edge for GPIO[i]&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b11: RFU|
    +-----+---+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_INTTYPE_16_31:

INTTYPE_16_31
"""""""""""""

GPIO pad interrupt type gpio 16 to 31 register.

.. table:: 

    +-----+---+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |                                                                                                                                                                       Description                                                                                                                                                                       |
    +=====+===+=======+=========================================================================================================================================================================================================================================================================================================================================================+
    |31:0 |R/W|INTTYPE|GPIO[15:0] interrupt type configuration bitfield:&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b00: interrupt on falling edge for GPIO[i]&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b01: interrupt on rising edge for GPIO[i]&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b10: interrupt on rising and falling edge for GPIO[i]&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b11: RFU|
    +-----+---+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_INTSTATUS_00_31:

INTSTATUS_00_31
"""""""""""""""

GPIO pad interrupt status register.

.. table:: 

    +-----+---+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                                                               Description                                                                                               |
    +=====+===+=========+=========================================================================================================================================================================================================+
    |31:0 |R  |INTSTATUS|GPIO[31:0] Interrupt status flags bitfield. INTSTATUS[i]=1 when interrupt received on GPIO[i]. INTSTATUS is cleared when it is read. GPIO interrupt line is also cleared when INTSTATUS register is read.|
    +-----+---+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_PADDIR_32_63:

PADDIR_32_63
""""""""""""

GPIO pad direction configuration register.

.. table:: 

    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name |                                                                  Description                                                                  |
    +=====+===+======+===============================================================================================================================================+
    |31:0 |R/W|PADDIR|GPIO[31:0] direction configuration bitfield:&lt;br/&gt; - bit[i]=1'b0: Input mode for GPIO[i]&lt;br/&gt; - bit[i]=1'b1: Output mode for GPIO[i]|
    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_GPIOEN_32_63:

GPIOEN_32_63
""""""""""""

GPIO enable register.

.. table:: 

    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name |                                                                                                                                                                           Description                                                                                                                                                                           |
    +=====+===+======+=================================================================================================================================================================================================================================================================================================================================================================+
    |31:0 |R/W|GPIOEN|GPIO[31:0] clock enable configuration bitfield: &lt;br/&gt; - bit[i]=1'b0: disable clock for GPIO[i] &lt;br/&gt; - bit[i]=1'b1: enable clock for GPIO[i] &lt;br /&gt; GPIOs are gathered by groups of 4. The clock gating of one group is done only if all 4 GPIOs are disabled.  Clock must be enabled for a GPIO if it's direction is configured in input mode.|
    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_PADIN_32_63:

PADIN_32_63
"""""""""""

GPIO pad input value register.

.. table:: 

    +-----+---+-----+-------------------------------------------------------------------------------------+
    |Bit #|R/W|Name |                                     Description                                     |
    +=====+===+=====+=====================================================================================+
    |31:0 |R  |PADIN|GPIO[31:0] input data read bitfield. DATA_IN[i] corresponds to input data of GPIO[i].|
    +-----+---+-----+-------------------------------------------------------------------------------------+

.. _gpio_PADOUT_32_63:

PADOUT_32_63
""""""""""""

GPIO pad output value register.

.. table:: 

    +-----+---+------+--------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name |                                        Description                                         |
    +=====+===+======+============================================================================================+
    |31:0 |R/W|PADOUT|GPIO[31:0] output data read bitfield. DATA_OUT[i] corresponds to output data set on GPIO[i].|
    +-----+---+------+--------------------------------------------------------------------------------------------+

.. _gpio_PADOUTSET_32_63:

PADOUTSET_32_63
"""""""""""""""

GPIO pad output set register.

.. table:: 

    +-----+---+---------+--------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                    Description                                                     |
    +=====+===+=========+====================================================================================================================+
    |31:0 |W  |PADOUTSET|GPIO[31:0] set bitfield:&lt;br/&gt; - bit[i]=1'b0: No change for GPIO[i]&lt;br/&gt; - bit[i]=1'b1: Sets GPIO[i] to 1|
    +-----+---+---------+--------------------------------------------------------------------------------------------------------------------+

.. _gpio_PADOUTCLR_32_63:

PADOUTCLR_32_63
"""""""""""""""

GPIO pad output clear register.

.. table:: 

    +-----+---+---------+-------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                    Description                                                    |
    +=====+===+=========+===================================================================================================================+
    |31:0 |W  |PADOUTCLR|GPIO[31:0] clear bitfield:&lt;br/&gt; - bit[i]=1'b0: No change for GPIO[i]&lt;br/&gt; - bit[i]=1'b1: Clears GPIO[i]|
    +-----+---+---------+-------------------------------------------------------------------------------------------------------------------+

.. _gpio_INTEN_32_63:

INTEN_32_63
"""""""""""

GPIO pad interrupt enable configuration register.

.. table:: 

    +-----+---+-----+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name |                                                                           Description                                                                            |
    +=====+===+=====+==================================================================================================================================================================+
    |31:0 |R/W|INTEN|GPIO[31:0] interrupt enable configuration bitfield:&lt;br/&gt; - bit[i]=1'b0: disable interrupt for GPIO[i]&lt;br/&gt; - bit[i]=1'b1: enable interrupt for GPIO[i]|
    +-----+---+-----+------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_INTTYPE_32_47:

INTTYPE_32_47
"""""""""""""

GPIO pad interrupt type gpio 0 to 15 register.

.. table:: 

    +-----+---+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |                                                                                                                                                                       Description                                                                                                                                                                       |
    +=====+===+=======+=========================================================================================================================================================================================================================================================================================================================================================+
    |31:0 |R/W|INTTYPE|GPIO[15:0] interrupt type configuration bitfield:&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b00: interrupt on falling edge for GPIO[i]&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b01: interrupt on rising edge for GPIO[i]&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b10: interrupt on rising and falling edge for GPIO[i]&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b11: RFU|
    +-----+---+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_INTTYPE_48_63:

INTTYPE_48_63
"""""""""""""

GPIO pad interrupt type gpio 16 to 31 register.

.. table:: 

    +-----+---+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |                                                                                                                                                                       Description                                                                                                                                                                       |
    +=====+===+=======+=========================================================================================================================================================================================================================================================================================================================================================+
    |31:0 |R/W|INTTYPE|GPIO[15:0] interrupt type configuration bitfield:&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b00: interrupt on falling edge for GPIO[i]&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b01: interrupt on rising edge for GPIO[i]&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b10: interrupt on rising and falling edge for GPIO[i]&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b11: RFU|
    +-----+---+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_INTSTATUS_32_63:

INTSTATUS_32_63
"""""""""""""""

GPIO pad interrupt status register.

.. table:: 

    +-----+---+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                                                               Description                                                                                               |
    +=====+===+=========+=========================================================================================================================================================================================================+
    |31:0 |R  |INTSTATUS|GPIO[31:0] Interrupt status flags bitfield. INTSTATUS[i]=1 when interrupt received on GPIO[i]. INTSTATUS is cleared when it is read. GPIO interrupt line is also cleared when INTSTATUS register is read.|
    +-----+---+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_PADDIR_64_89:

PADDIR_64_89
""""""""""""

GPIO pad direction configuration register.

.. table:: 

    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name |                                                                  Description                                                                  |
    +=====+===+======+===============================================================================================================================================+
    |31:0 |R/W|PADDIR|GPIO[31:0] direction configuration bitfield:&lt;br/&gt; - bit[i]=1'b0: Input mode for GPIO[i]&lt;br/&gt; - bit[i]=1'b1: Output mode for GPIO[i]|
    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_GPIOEN_64_89:

GPIOEN_64_89
""""""""""""

GPIO enable register.

.. table:: 

    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name |                                                                                                                                                                           Description                                                                                                                                                                           |
    +=====+===+======+=================================================================================================================================================================================================================================================================================================================================================================+
    |31:0 |R/W|GPIOEN|GPIO[31:0] clock enable configuration bitfield: &lt;br/&gt; - bit[i]=1'b0: disable clock for GPIO[i] &lt;br/&gt; - bit[i]=1'b1: enable clock for GPIO[i] &lt;br /&gt; GPIOs are gathered by groups of 4. The clock gating of one group is done only if all 4 GPIOs are disabled.  Clock must be enabled for a GPIO if it's direction is configured in input mode.|
    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_PADIN_64_89:

PADIN_64_89
"""""""""""

GPIO pad input value register.

.. table:: 

    +-----+---+-----+-------------------------------------------------------------------------------------+
    |Bit #|R/W|Name |                                     Description                                     |
    +=====+===+=====+=====================================================================================+
    |31:0 |R  |PADIN|GPIO[31:0] input data read bitfield. DATA_IN[i] corresponds to input data of GPIO[i].|
    +-----+---+-----+-------------------------------------------------------------------------------------+

.. _gpio_PADOUT_64_89:

PADOUT_64_89
""""""""""""

GPIO pad output value register.

.. table:: 

    +-----+---+------+--------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name |                                        Description                                         |
    +=====+===+======+============================================================================================+
    |31:0 |R/W|PADOUT|GPIO[31:0] output data read bitfield. DATA_OUT[i] corresponds to output data set on GPIO[i].|
    +-----+---+------+--------------------------------------------------------------------------------------------+

.. _gpio_PADOUTSET_64_89:

PADOUTSET_64_89
"""""""""""""""

GPIO pad output set register.

.. table:: 

    +-----+---+---------+--------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                    Description                                                     |
    +=====+===+=========+====================================================================================================================+
    |31:0 |W  |PADOUTSET|GPIO[31:0] set bitfield:&lt;br/&gt; - bit[i]=1'b0: No change for GPIO[i]&lt;br/&gt; - bit[i]=1'b1: Sets GPIO[i] to 1|
    +-----+---+---------+--------------------------------------------------------------------------------------------------------------------+

.. _gpio_PADOUTCLR_64_89:

PADOUTCLR_64_89
"""""""""""""""

GPIO pad output clear register.

.. table:: 

    +-----+---+---------+-------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                    Description                                                    |
    +=====+===+=========+===================================================================================================================+
    |31:0 |W  |PADOUTCLR|GPIO[31:0] clear bitfield:&lt;br/&gt; - bit[i]=1'b0: No change for GPIO[i]&lt;br/&gt; - bit[i]=1'b1: Clears GPIO[i]|
    +-----+---+---------+-------------------------------------------------------------------------------------------------------------------+

.. _gpio_INTEN_64_89:

INTEN_64_89
"""""""""""

GPIO pad interrupt enable configuration register.

.. table:: 

    +-----+---+-----+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name |                                                                           Description                                                                            |
    +=====+===+=====+==================================================================================================================================================================+
    |31:0 |R/W|INTEN|GPIO[31:0] interrupt enable configuration bitfield:&lt;br/&gt; - bit[i]=1'b0: disable interrupt for GPIO[i]&lt;br/&gt; - bit[i]=1'b1: enable interrupt for GPIO[i]|
    +-----+---+-----+------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_INTTYPE_64_79:

INTTYPE_64_79
"""""""""""""

GPIO pad interrupt type gpio 0 to 15 register.

.. table:: 

    +-----+---+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |                                                                                                                                                                       Description                                                                                                                                                                       |
    +=====+===+=======+=========================================================================================================================================================================================================================================================================================================================================================+
    |31:0 |R/W|INTTYPE|GPIO[15:0] interrupt type configuration bitfield:&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b00: interrupt on falling edge for GPIO[i]&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b01: interrupt on rising edge for GPIO[i]&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b10: interrupt on rising and falling edge for GPIO[i]&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b11: RFU|
    +-----+---+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_INTTYPE_80_89:

INTTYPE_80_89
"""""""""""""

GPIO pad interrupt type gpio 16 to 31 register.

.. table:: 

    +-----+---+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |                                                                                                                                                                       Description                                                                                                                                                                       |
    +=====+===+=======+=========================================================================================================================================================================================================================================================================================================================================================+
    |31:0 |R/W|INTTYPE|GPIO[15:0] interrupt type configuration bitfield:&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b00: interrupt on falling edge for GPIO[i]&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b01: interrupt on rising edge for GPIO[i]&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b10: interrupt on rising and falling edge for GPIO[i]&lt;br/&gt; - bit[2<em>i+1:2</em>i]=2'b11: RFU|
    +-----+---+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_INTSTATUS_64_89:

INTSTATUS_64_89
"""""""""""""""

GPIO pad interrupt status register.

.. table:: 

    +-----+---+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                                                               Description                                                                                               |
    +=====+===+=========+=========================================================================================================================================================================================================+
    |31:0 |R  |INTSTATUS|GPIO[31:0] Interrupt status flags bitfield. INTSTATUS[i]=1 when interrupt received on GPIO[i]. INTSTATUS is cleared when it is read. GPIO interrupt line is also cleared when INTSTATUS register is read.|
    +-----+---+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
