{"metadata":{"symbolKind":"init","roleHeading":"Initializer","role":"symbol","title":"init(arrangement:name:createMachine:)","modules":[{"name":"VHDLMachines"}],"fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"arrangement"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:12VHDLMachines11ArrangementV","text":"Arrangement","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"createMachine","kind":"externalParam"},{"text":": (","kind":"text"},{"text":"Machine","preciseIdentifier":"s:12VHDLMachines7MachineV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"},{"text":") -> (any ","kind":"text"},{"text":"MachineVHDLRepresentable","preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP","kind":"typeIdentifier"},{"text":")?)","kind":"text"}],"externalID":"s:12VHDLMachines25ArrangementRepresentationV11arrangement4name13createMachineACSgAA0B0V_11VHDLParsing12VariableNameVAA0G17VHDLRepresentable_pSgAA0G0V_ALtctcfc"},"abstract":[{"type":"text","text":"Create an "},{"code":"ArrangementRepresentation","type":"codeVoice"},{"type":"text","text":"."}],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation"]]},"schemaVersion":{"major":0,"patch":0,"minor":3},"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"arrangement"},{"kind":"text","text":": "},{"preciseIdentifier":"s:12VHDLMachines11ArrangementV","kind":"typeIdentifier","text":"Arrangement","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement"},{"kind":"text","text":", "},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"},{"kind":"text","text":", "},{"kind":"externalParam","text":"createMachine"},{"kind":"text","text":": "},{"kind":"keyword","text":"@escaping"},{"kind":"text","text":" ("},{"preciseIdentifier":"s:12VHDLMachines7MachineV","kind":"typeIdentifier","text":"Machine","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine"},{"kind":"text","text":", "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"},{"kind":"text","text":") -> (any "},{"preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP","kind":"typeIdentifier","text":"MachineVHDLRepresentable","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable"},{"kind":"text","text":")? = {\n            MachineRepresentation(machine: $0, name: $1)\n        })"}],"languages":["swift"]}],"kind":"declarations"},{"parameters":[{"name":"arrangement","content":[{"type":"paragraph","inlineContent":[{"text":"The arrangement to create this representation from.","type":"text"}]}]},{"name":"name","content":[{"inlineContent":[{"type":"text","text":"The name of the representation. This will be the name of the entity and architecture."}],"type":"paragraph"}]},{"name":"createMachine","content":[{"type":"paragraph","inlineContent":[{"text":"A function to create a machine representation from. The default","type":"text"},{"text":" ","type":"text"},{"text":"implementation is ","type":"text"},{"code":"MachineRepresentation","type":"codeVoice"},{"text":".","type":"text"}]}]}],"kind":"parameters"},{"content":[{"text":"Discussion","anchor":"discussion","type":"heading","level":2},{"inlineContent":[{"text":"This initialiser will create a representation for ","type":"text"},{"type":"codeVoice","code":"arrangement"},{"text":" that allows multiple machine","type":"text"},{"text":" ","type":"text"},{"text":"formats to be used. The ","type":"text"},{"type":"codeVoice","code":"createMachine"},{"text":" method instantiates each machine and may be modified","type":"text"},{"text":" ","type":"text"},{"text":"to allow for custom machine representations.","type":"text"}],"type":"paragraph"},{"style":"note","content":[{"inlineContent":[{"type":"text","text":""},{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable","type":"reference","isActive":true}],"type":"paragraph"}],"name":"See Also","type":"aside"}],"kind":"content"}],"variants":[{"paths":["\/documentation\/vhdlmachines\/arrangementrepresentation\/init(arrangement:name:createmachine:)"],"traits":[{"interfaceLanguage":"swift"}]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/init(arrangement:name:createMachine:)"},"kind":"symbol","sections":[],"references":{"doc://VHDLMachines/documentation/VHDLMachines/ArrangementRepresentation":{"type":"topic","navigatorTitle":[{"kind":"identifier","text":"ArrangementRepresentation"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation","kind":"symbol","abstract":[{"type":"text","text":"This representation simply instantiates the machines within itâ€™s scope."}],"url":"\/documentation\/vhdlmachines\/arrangementrepresentation","title":"ArrangementRepresentation","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArrangementRepresentation"}]},"doc://VHDLMachines/documentation/VHDLMachines/Arrangement":{"abstract":[{"type":"text","text":"An arrangement represents a collection of machines that are executing together."}],"type":"topic","role":"symbol","url":"\/documentation\/vhdlmachines\/arrangement","navigatorTitle":[{"text":"Arrangement","kind":"identifier"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement","title":"Arrangement","kind":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"Arrangement"}]},"doc://VHDLMachines/documentation/VHDLMachines/Machine":{"navigatorTitle":[{"kind":"identifier","text":"Machine"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Machine"}],"title":"Machine","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","url":"\/documentation\/vhdlmachines\/machine","kind":"symbol","abstract":[{"type":"text","text":"The VHDL implementation of an LLFSM."}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementRepresentation/init(arrangement:name:createMachine:)":{"abstract":[{"type":"text","text":"Create an "},{"code":"ArrangementRepresentation","type":"codeVoice"},{"type":"text","text":"."}],"kind":"symbol","type":"topic","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"arrangement"},{"kind":"text","text":": "},{"preciseIdentifier":"s:12VHDLMachines11ArrangementV","kind":"typeIdentifier","text":"Arrangement"},{"kind":"text","text":", "},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"text":", ","kind":"text"},{"text":"createMachine","kind":"externalParam"},{"text":": (","kind":"text"},{"text":"Machine","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines7MachineV"},{"text":", ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"},{"text":") -> (any ","kind":"text"},{"text":"MachineVHDLRepresentable","preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP","kind":"typeIdentifier"},{"text":")?)","kind":"text"}],"url":"\/documentation\/vhdlmachines\/arrangementrepresentation\/init(arrangement:name:createmachine:)","role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/init(arrangement:name:createMachine:)","title":"init(arrangement:name:createMachine:)"},"doc://VHDLMachines/documentation/VHDLMachines/MachineVHDLRepresentable":{"navigatorTitle":[{"kind":"identifier","text":"MachineVHDLRepresentable"}],"type":"topic","abstract":[{"type":"text","text":"Provide abstract "},{"type":"codeVoice","code":"VHDL"},{"text":" representation of a ","type":"text"},{"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","isActive":true},{"text":".","type":"text"}],"fragments":[{"kind":"keyword","text":"protocol"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineVHDLRepresentable"}],"url":"\/documentation\/vhdlmachines\/machinevhdlrepresentable","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable","title":"MachineVHDLRepresentable","kind":"symbol","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]}}}