Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jan 15 16:18:57 2026
| Host         : Dat running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file integrated_system_timing_summary_routed.rpt -pb integrated_system_timing_summary_routed.pb -rpx integrated_system_timing_summary_routed.rpx -warn_on_violation
| Design       : integrated_system
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u_i2c/cnt_i2c_clk_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_i2c/cnt_i2c_clk_reg[1]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: u_i2c/i2c_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 136 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.395      -14.516                      8                 3062        0.061        0.000                      0                 3062        4.500        0.000                       0                  1171  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.395      -14.516                      8                 3053        0.061        0.000                      0                 3053        4.500        0.000                       0                  1171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.140        0.000                      0                    9        2.161        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack       -2.395ns,  Total Violation      -14.516ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.395ns  (required time - arrival time)
  Source:                 r_accel_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_seg7/seg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.350ns  (logic 5.514ns (44.647%)  route 6.836ns (55.353%))
  Logic Levels:           18  (CARRY4=8 LUT1=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.619     5.221    clk_IBUF_BUFG
    SLICE_X9Y118         FDRE                                         r  r_accel_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  r_accel_y_reg[0]/Q
                         net (fo=19, routed)          0.314     5.991    w_y_signed[0]
    SLICE_X9Y118         LUT1 (Prop_lut1_I0_O)        0.124     6.115 r  r_y_ones[2]_i_3/O
                         net (fo=2, routed)           0.345     6.460    r_y_ones[2]_i_3_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.040 r  seg_reg[6]_i_147/CO[3]
                         net (fo=1, routed)           0.000     7.040    seg_reg[6]_i_147_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  seg_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.154    seg_reg[2]_i_72_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.488 r  seg_reg[2]_i_49/O[1]
                         net (fo=9, routed)           0.801     8.288    y_abs0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I1_O)        0.303     8.591 r  seg[4]_i_109/O
                         net (fo=1, routed)           0.000     8.591    seg[4]_i_109_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.124 r  seg_reg[4]_i_82/CO[3]
                         net (fo=1, routed)           0.009     9.133    seg_reg[4]_i_82_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.352 r  seg_reg[4]_i_80/O[0]
                         net (fo=10, routed)          0.817    10.170    seg_reg[4]_i_80_n_7
    SLICE_X10Y124        LUT4 (Prop_lut4_I3_O)        0.295    10.465 r  seg[2]_i_130/O
                         net (fo=1, routed)           0.000    10.465    seg[2]_i_130_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.998 r  seg_reg[2]_i_76/CO[3]
                         net (fo=1, routed)           0.009    11.007    seg_reg[2]_i_76_n_0
    SLICE_X10Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.330 r  seg_reg[2]_i_50/O[1]
                         net (fo=3, routed)           0.510    11.839    seg_reg[2]_i_50_n_6
    SLICE_X9Y124         LUT4 (Prop_lut4_I0_O)        0.306    12.145 r  seg[2]_i_68/O
                         net (fo=1, routed)           0.481    12.626    seg[2]_i_68_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    13.071 r  seg_reg[2]_i_48/CO[1]
                         net (fo=4, routed)           0.434    13.505    u_seg7/seg[2]_i_20_5[0]
    SLICE_X11Y125        LUT6 (Prop_lut6_I0_O)        0.329    13.834 r  u_seg7/seg[4]_i_81/O
                         net (fo=4, routed)           0.756    14.590    u_seg7/seg[4]_i_81_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I3_O)        0.124    14.714 f  u_seg7/seg[2]_i_32/O
                         net (fo=11, routed)          0.876    15.590    u_seg7/seg[2]_i_32_n_0
    SLICE_X12Y127        LUT5 (Prop_lut5_I3_O)        0.124    15.714 r  u_seg7/seg[5]_i_68/O
                         net (fo=2, routed)           0.466    16.180    u_seg7/seg[5]_i_68_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I3_O)        0.124    16.304 r  u_seg7/seg[0]_i_13_comp/O
                         net (fo=1, routed)           0.591    16.895    u_seg7/seg[0]_i_13_n_0
    SLICE_X10Y129        LUT6 (Prop_lut6_I3_O)        0.124    17.019 r  u_seg7/seg[0]_i_4/O
                         net (fo=1, routed)           0.428    17.448    u_seg7/seg[0]_i_4_n_0
    SLICE_X11Y130        LUT6 (Prop_lut6_I2_O)        0.124    17.572 r  u_seg7/seg[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    17.572    u_seg7/seg[0]_i_1_n_0
    SLICE_X11Y130        FDSE                                         r  u_seg7/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.500    14.922    u_seg7/clk_IBUF_BUFG
    SLICE_X11Y130        FDSE                                         r  u_seg7/seg_reg[0]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X11Y130        FDSE (Setup_fdse_C_D)        0.031    15.177    u_seg7/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -17.572    
  -------------------------------------------------------------------
                         slack                                 -2.395    

Slack (VIOLATED) :        -2.337ns  (required time - arrival time)
  Source:                 r_accel_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_seg7/seg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.281ns  (logic 5.638ns (45.907%)  route 6.643ns (54.093%))
  Logic Levels:           19  (CARRY4=8 LUT1=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.619     5.221    clk_IBUF_BUFG
    SLICE_X9Y118         FDRE                                         r  r_accel_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  r_accel_y_reg[0]/Q
                         net (fo=19, routed)          0.314     5.991    w_y_signed[0]
    SLICE_X9Y118         LUT1 (Prop_lut1_I0_O)        0.124     6.115 r  r_y_ones[2]_i_3/O
                         net (fo=2, routed)           0.345     6.460    r_y_ones[2]_i_3_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.040 r  seg_reg[6]_i_147/CO[3]
                         net (fo=1, routed)           0.000     7.040    seg_reg[6]_i_147_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  seg_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.154    seg_reg[2]_i_72_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.488 r  seg_reg[2]_i_49/O[1]
                         net (fo=9, routed)           0.801     8.288    y_abs0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I1_O)        0.303     8.591 r  seg[4]_i_109/O
                         net (fo=1, routed)           0.000     8.591    seg[4]_i_109_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.124 r  seg_reg[4]_i_82/CO[3]
                         net (fo=1, routed)           0.009     9.133    seg_reg[4]_i_82_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.352 r  seg_reg[4]_i_80/O[0]
                         net (fo=10, routed)          0.817    10.170    seg_reg[4]_i_80_n_7
    SLICE_X10Y124        LUT4 (Prop_lut4_I3_O)        0.295    10.465 r  seg[2]_i_130/O
                         net (fo=1, routed)           0.000    10.465    seg[2]_i_130_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.998 r  seg_reg[2]_i_76/CO[3]
                         net (fo=1, routed)           0.009    11.007    seg_reg[2]_i_76_n_0
    SLICE_X10Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.330 r  seg_reg[2]_i_50/O[1]
                         net (fo=3, routed)           0.510    11.839    seg_reg[2]_i_50_n_6
    SLICE_X9Y124         LUT4 (Prop_lut4_I0_O)        0.306    12.145 r  seg[2]_i_68/O
                         net (fo=1, routed)           0.481    12.626    seg[2]_i_68_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    13.071 r  seg_reg[2]_i_48/CO[1]
                         net (fo=4, routed)           0.434    13.505    u_seg7/seg[2]_i_20_5[0]
    SLICE_X11Y125        LUT6 (Prop_lut6_I0_O)        0.329    13.834 r  u_seg7/seg[4]_i_81/O
                         net (fo=4, routed)           0.754    14.588    u_seg7/seg[4]_i_81_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I2_O)        0.124    14.712 r  u_seg7/seg[2]_i_31/O
                         net (fo=13, routed)          0.686    15.398    u_seg7/seg[2]_i_31_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.522 r  u_seg7/seg[6]_i_92/O
                         net (fo=1, routed)           0.291    15.813    u_seg7/seg[6]_i_92_n_0
    SLICE_X15Y125        LUT5 (Prop_lut5_I0_O)        0.124    15.937 r  u_seg7/seg[6]_i_38/O
                         net (fo=1, routed)           0.154    16.091    u_seg7/seg[6]_i_38_n_0
    SLICE_X15Y125        LUT6 (Prop_lut6_I1_O)        0.124    16.215 r  u_seg7/seg[6]_i_13/O
                         net (fo=1, routed)           0.459    16.675    u_seg7/seg[6]_i_13_n_0
    SLICE_X14Y123        LUT6 (Prop_lut6_I0_O)        0.124    16.799 r  u_seg7/seg[6]_i_3_comp/O
                         net (fo=1, routed)           0.580    17.379    u_seg7/seg[6]_i_3_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I1_O)        0.124    17.503 r  u_seg7/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    17.503    u_seg7/seg[6]_i_1_n_0
    SLICE_X13Y124        FDSE                                         r  u_seg7/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.491    14.913    u_seg7/clk_IBUF_BUFG
    SLICE_X13Y124        FDSE                                         r  u_seg7/seg_reg[6]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X13Y124        FDSE (Setup_fdse_C_D)        0.029    15.166    u_seg7/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -17.503    
  -------------------------------------------------------------------
                         slack                                 -2.337    

Slack (VIOLATED) :        -2.221ns  (required time - arrival time)
  Source:                 r_accel_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_seg7/seg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.214ns  (logic 5.638ns (46.160%)  route 6.576ns (53.840%))
  Logic Levels:           19  (CARRY4=8 LUT1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.619     5.221    clk_IBUF_BUFG
    SLICE_X9Y118         FDRE                                         r  r_accel_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  r_accel_y_reg[0]/Q
                         net (fo=19, routed)          0.314     5.991    w_y_signed[0]
    SLICE_X9Y118         LUT1 (Prop_lut1_I0_O)        0.124     6.115 r  r_y_ones[2]_i_3/O
                         net (fo=2, routed)           0.345     6.460    r_y_ones[2]_i_3_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.040 r  seg_reg[6]_i_147/CO[3]
                         net (fo=1, routed)           0.000     7.040    seg_reg[6]_i_147_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  seg_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.154    seg_reg[2]_i_72_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.488 r  seg_reg[2]_i_49/O[1]
                         net (fo=9, routed)           0.801     8.288    y_abs0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I1_O)        0.303     8.591 r  seg[4]_i_109/O
                         net (fo=1, routed)           0.000     8.591    seg[4]_i_109_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.124 r  seg_reg[4]_i_82/CO[3]
                         net (fo=1, routed)           0.009     9.133    seg_reg[4]_i_82_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.352 r  seg_reg[4]_i_80/O[0]
                         net (fo=10, routed)          0.817    10.170    seg_reg[4]_i_80_n_7
    SLICE_X10Y124        LUT4 (Prop_lut4_I3_O)        0.295    10.465 r  seg[2]_i_130/O
                         net (fo=1, routed)           0.000    10.465    seg[2]_i_130_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.998 r  seg_reg[2]_i_76/CO[3]
                         net (fo=1, routed)           0.009    11.007    seg_reg[2]_i_76_n_0
    SLICE_X10Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.330 r  seg_reg[2]_i_50/O[1]
                         net (fo=3, routed)           0.510    11.839    seg_reg[2]_i_50_n_6
    SLICE_X9Y124         LUT4 (Prop_lut4_I0_O)        0.306    12.145 r  seg[2]_i_68/O
                         net (fo=1, routed)           0.481    12.626    seg[2]_i_68_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    13.071 r  seg_reg[2]_i_48/CO[1]
                         net (fo=4, routed)           0.434    13.505    u_seg7/seg[2]_i_20_5[0]
    SLICE_X11Y125        LUT6 (Prop_lut6_I0_O)        0.329    13.834 r  u_seg7/seg[4]_i_81/O
                         net (fo=4, routed)           0.756    14.590    u_seg7/seg[4]_i_81_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I3_O)        0.124    14.714 r  u_seg7/seg[2]_i_32/O
                         net (fo=11, routed)          0.513    15.228    u_seg7/seg[2]_i_32_n_0
    SLICE_X12Y126        LUT3 (Prop_lut3_I0_O)        0.124    15.352 r  u_seg7/seg[3]_i_91/O
                         net (fo=1, routed)           0.496    15.848    u_seg7/seg[3]_i_91_n_0
    SLICE_X12Y126        LUT6 (Prop_lut6_I1_O)        0.124    15.972 r  u_seg7/seg[3]_i_59/O
                         net (fo=1, routed)           0.307    16.280    u_seg7/seg[3]_i_59_n_0
    SLICE_X12Y125        LUT6 (Prop_lut6_I4_O)        0.124    16.404 r  u_seg7/seg[3]_i_20_comp/O
                         net (fo=1, routed)           0.332    16.735    u_seg7/seg[3]_i_20_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I4_O)        0.124    16.859 r  u_seg7/seg[3]_i_5_comp_2/O
                         net (fo=1, routed)           0.452    17.311    u_seg7/seg[3]_i_5_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I2_O)        0.124    17.435 r  u_seg7/seg[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    17.435    u_seg7/seg[3]_i_1_n_0
    SLICE_X12Y124        FDSE                                         r  u_seg7/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.491    14.913    u_seg7/clk_IBUF_BUFG
    SLICE_X12Y124        FDSE                                         r  u_seg7/seg_reg[3]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X12Y124        FDSE (Setup_fdse_C_D)        0.077    15.214    u_seg7/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -17.435    
  -------------------------------------------------------------------
                         slack                                 -2.221    

Slack (VIOLATED) :        -2.093ns  (required time - arrival time)
  Source:                 r_accel_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_seg7/seg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.041ns  (logic 5.573ns (46.284%)  route 6.468ns (53.716%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.618     5.220    clk_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  r_accel_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.419     5.639 f  r_accel_x_reg[0]/Q
                         net (fo=17, routed)          0.283     5.922    w_x_signed[0]
    SLICE_X9Y119         LUT1 (Prop_lut1_I0_O)        0.297     6.219 r  r_x_ones[2]_i_3/O
                         net (fo=2, routed)           0.202     6.421    r_x_ones[2]_i_3_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.016 r  seg_reg[2]_i_82/CO[3]
                         net (fo=1, routed)           0.000     7.016    seg_reg[2]_i_82_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.133 r  seg_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000     7.133    seg_reg[2]_i_98_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.456 r  seg_reg[2]_i_61/O[1]
                         net (fo=9, routed)           0.843     8.298    x_abs0[10]
    SLICE_X7Y121         LUT5 (Prop_lut5_I1_O)        0.306     8.604 r  seg[2]_i_91/O
                         net (fo=1, routed)           0.000     8.604    seg[2]_i_91_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.244 r  seg_reg[2]_i_58/O[3]
                         net (fo=12, routed)          0.849    10.094    seg_reg[2]_i_58_n_4
    SLICE_X6Y122         LUT4 (Prop_lut4_I1_O)        0.306    10.400 r  seg[2]_i_163/O
                         net (fo=1, routed)           0.000    10.400    seg[2]_i_163_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.933 r  seg_reg[2]_i_102/CO[3]
                         net (fo=1, routed)           0.000    10.933    seg_reg[2]_i_102_n_0
    SLICE_X6Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.256 r  seg_reg[2]_i_62/O[1]
                         net (fo=3, routed)           0.311    11.567    seg_reg[2]_i_62_n_6
    SLICE_X7Y123         LUT4 (Prop_lut4_I0_O)        0.306    11.873 r  seg[2]_i_94/O
                         net (fo=1, routed)           0.705    12.578    seg[2]_i_94_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    13.034 r  seg_reg[2]_i_60/CO[1]
                         net (fo=4, routed)           0.525    13.559    u_seg7/seg[2]_i_22_5[0]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.332    13.891 r  u_seg7/seg[2]_i_57/O
                         net (fo=4, routed)           0.457    14.348    u_seg7/seg[2]_i_57_n_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I2_O)        0.124    14.472 r  u_seg7/seg[2]_i_39/O
                         net (fo=14, routed)          1.252    15.724    u_seg7/seg[2]_i_39_n_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I4_O)        0.124    15.848 r  u_seg7/seg[4]_i_70/O
                         net (fo=1, routed)           0.311    16.159    u_seg7/seg[4]_i_70_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I0_O)        0.124    16.283 r  u_seg7/seg[4]_i_34/O
                         net (fo=1, routed)           0.161    16.444    u_seg7/seg[4]_i_34_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I5_O)        0.124    16.568 r  u_seg7/seg[4]_i_11/O
                         net (fo=1, routed)           0.569    17.137    u_seg7/seg[4]_i_11_n_0
    SLICE_X15Y126        LUT6 (Prop_lut6_I5_O)        0.124    17.261 r  u_seg7/seg[4]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    17.261    u_seg7/seg[4]_i_1_n_0
    SLICE_X15Y126        FDSE                                         r  u_seg7/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.493    14.915    u_seg7/clk_IBUF_BUFG
    SLICE_X15Y126        FDSE                                         r  u_seg7/seg_reg[4]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X15Y126        FDSE (Setup_fdse_C_D)        0.029    15.168    u_seg7/seg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -17.261    
  -------------------------------------------------------------------
                         slack                                 -2.093    

Slack (VIOLATED) :        -1.975ns  (required time - arrival time)
  Source:                 r_accel_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_seg7/seg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.971ns  (logic 5.697ns (47.591%)  route 6.274ns (52.409%))
  Logic Levels:           18  (CARRY4=7 LUT1=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.618     5.220    clk_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  r_accel_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.419     5.639 f  r_accel_x_reg[0]/Q
                         net (fo=17, routed)          0.283     5.922    w_x_signed[0]
    SLICE_X9Y119         LUT1 (Prop_lut1_I0_O)        0.297     6.219 r  r_x_ones[2]_i_3/O
                         net (fo=2, routed)           0.202     6.421    r_x_ones[2]_i_3_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.016 r  seg_reg[2]_i_82/CO[3]
                         net (fo=1, routed)           0.000     7.016    seg_reg[2]_i_82_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.133 r  seg_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000     7.133    seg_reg[2]_i_98_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.456 r  seg_reg[2]_i_61/O[1]
                         net (fo=9, routed)           0.843     8.298    x_abs0[10]
    SLICE_X7Y121         LUT5 (Prop_lut5_I1_O)        0.306     8.604 r  seg[2]_i_91/O
                         net (fo=1, routed)           0.000     8.604    seg[2]_i_91_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.244 r  seg_reg[2]_i_58/O[3]
                         net (fo=12, routed)          0.849    10.094    seg_reg[2]_i_58_n_4
    SLICE_X6Y122         LUT4 (Prop_lut4_I1_O)        0.306    10.400 r  seg[2]_i_163/O
                         net (fo=1, routed)           0.000    10.400    seg[2]_i_163_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.933 r  seg_reg[2]_i_102/CO[3]
                         net (fo=1, routed)           0.000    10.933    seg_reg[2]_i_102_n_0
    SLICE_X6Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.256 r  seg_reg[2]_i_62/O[1]
                         net (fo=3, routed)           0.311    11.567    seg_reg[2]_i_62_n_6
    SLICE_X7Y123         LUT4 (Prop_lut4_I0_O)        0.306    11.873 r  seg[2]_i_94/O
                         net (fo=1, routed)           0.705    12.578    seg[2]_i_94_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    13.034 r  seg_reg[2]_i_60/CO[1]
                         net (fo=4, routed)           0.525    13.559    u_seg7/seg[2]_i_22_5[0]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.332    13.891 r  u_seg7/seg[2]_i_57/O
                         net (fo=4, routed)           0.457    14.348    u_seg7/seg[2]_i_57_n_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I2_O)        0.124    14.472 r  u_seg7/seg[2]_i_39/O
                         net (fo=14, routed)          1.036    15.507    u_seg7/seg[2]_i_39_n_0
    SLICE_X13Y122        LUT5 (Prop_lut5_I2_O)        0.124    15.631 r  u_seg7/seg[1]_i_54/O
                         net (fo=1, routed)           0.289    15.921    u_seg7/seg[1]_i_54_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I0_O)        0.124    16.045 r  u_seg7/seg[1]_i_38/O
                         net (fo=1, routed)           0.151    16.196    u_seg7/seg[1]_i_38_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I1_O)        0.124    16.320 r  u_seg7/seg[1]_i_20/O
                         net (fo=2, routed)           0.458    16.778    u_seg7/seg[1]_i_20_n_0
    SLICE_X14Y123        LUT6 (Prop_lut6_I1_O)        0.124    16.902 r  u_seg7/seg[1]_i_6/O
                         net (fo=1, routed)           0.165    17.067    u_seg7/seg[1]_i_6_n_0
    SLICE_X14Y123        LUT6 (Prop_lut6_I2_O)        0.124    17.191 r  u_seg7/seg[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    17.191    u_seg7/seg[1]_i_1_n_0
    SLICE_X14Y123        FDSE                                         r  u_seg7/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.493    14.915    u_seg7/clk_IBUF_BUFG
    SLICE_X14Y123        FDSE                                         r  u_seg7/seg_reg[1]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X14Y123        FDSE (Setup_fdse_C_D)        0.077    15.216    u_seg7/seg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -17.191    
  -------------------------------------------------------------------
                         slack                                 -1.975    

Slack (VIOLATED) :        -1.902ns  (required time - arrival time)
  Source:                 r_accel_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_seg7/seg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.855ns  (logic 5.390ns (45.466%)  route 6.465ns (54.534%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.619     5.221    clk_IBUF_BUFG
    SLICE_X9Y118         FDRE                                         r  r_accel_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  r_accel_y_reg[0]/Q
                         net (fo=19, routed)          0.314     5.991    w_y_signed[0]
    SLICE_X9Y118         LUT1 (Prop_lut1_I0_O)        0.124     6.115 r  r_y_ones[2]_i_3/O
                         net (fo=2, routed)           0.345     6.460    r_y_ones[2]_i_3_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.040 r  seg_reg[6]_i_147/CO[3]
                         net (fo=1, routed)           0.000     7.040    seg_reg[6]_i_147_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  seg_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.154    seg_reg[2]_i_72_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.488 r  seg_reg[2]_i_49/O[1]
                         net (fo=9, routed)           0.801     8.288    y_abs0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I1_O)        0.303     8.591 r  seg[4]_i_109/O
                         net (fo=1, routed)           0.000     8.591    seg[4]_i_109_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.124 r  seg_reg[4]_i_82/CO[3]
                         net (fo=1, routed)           0.009     9.133    seg_reg[4]_i_82_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.352 r  seg_reg[4]_i_80/O[0]
                         net (fo=10, routed)          0.817    10.170    seg_reg[4]_i_80_n_7
    SLICE_X10Y124        LUT4 (Prop_lut4_I3_O)        0.295    10.465 r  seg[2]_i_130/O
                         net (fo=1, routed)           0.000    10.465    seg[2]_i_130_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.998 r  seg_reg[2]_i_76/CO[3]
                         net (fo=1, routed)           0.009    11.007    seg_reg[2]_i_76_n_0
    SLICE_X10Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.330 r  seg_reg[2]_i_50/O[1]
                         net (fo=3, routed)           0.510    11.839    seg_reg[2]_i_50_n_6
    SLICE_X9Y124         LUT4 (Prop_lut4_I0_O)        0.306    12.145 r  seg[2]_i_68/O
                         net (fo=1, routed)           0.481    12.626    seg[2]_i_68_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    13.071 r  seg_reg[2]_i_48/CO[1]
                         net (fo=4, routed)           0.434    13.505    u_seg7/seg[2]_i_20_5[0]
    SLICE_X11Y125        LUT6 (Prop_lut6_I0_O)        0.329    13.834 r  u_seg7/seg[4]_i_81/O
                         net (fo=4, routed)           0.756    14.590    u_seg7/seg[4]_i_81_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I3_O)        0.124    14.714 r  u_seg7/seg[2]_i_32/O
                         net (fo=11, routed)          0.897    15.611    u_seg7/seg[2]_i_32_n_0
    SLICE_X11Y127        LUT5 (Prop_lut5_I4_O)        0.124    15.735 r  u_seg7/seg[5]_i_66/O
                         net (fo=1, routed)           0.679    16.414    u_seg7/seg[5]_i_66_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I2_O)        0.124    16.538 r  u_seg7/seg[5]_i_15_comp_1/O
                         net (fo=1, routed)           0.414    16.952    u_seg7/seg[5]_i_15_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I1_O)        0.124    17.076 r  u_seg7/seg[5]_i_1_comp/O
                         net (fo=1, routed)           0.000    17.076    u_seg7/seg[5]_i_1_n_0
    SLICE_X9Y129         FDSE                                         r  u_seg7/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.497    14.919    u_seg7/clk_IBUF_BUFG
    SLICE_X9Y129         FDSE                                         r  u_seg7/seg_reg[5]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X9Y129         FDSE (Setup_fdse_C_D)        0.031    15.174    u_seg7/seg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -17.076    
  -------------------------------------------------------------------
                         slack                                 -1.902    

Slack (VIOLATED) :        -1.584ns  (required time - arrival time)
  Source:                 r_accel_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_seg7/seg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.584ns  (logic 5.449ns (47.038%)  route 6.135ns (52.962%))
  Logic Levels:           16  (CARRY4=7 LUT1=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.618     5.220    clk_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  r_accel_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.419     5.639 f  r_accel_x_reg[0]/Q
                         net (fo=17, routed)          0.283     5.922    w_x_signed[0]
    SLICE_X9Y119         LUT1 (Prop_lut1_I0_O)        0.297     6.219 r  r_x_ones[2]_i_3/O
                         net (fo=2, routed)           0.202     6.421    r_x_ones[2]_i_3_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.016 r  seg_reg[2]_i_82/CO[3]
                         net (fo=1, routed)           0.000     7.016    seg_reg[2]_i_82_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.133 r  seg_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000     7.133    seg_reg[2]_i_98_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.456 r  seg_reg[2]_i_61/O[1]
                         net (fo=9, routed)           0.843     8.298    x_abs0[10]
    SLICE_X7Y121         LUT5 (Prop_lut5_I1_O)        0.306     8.604 r  seg[2]_i_91/O
                         net (fo=1, routed)           0.000     8.604    seg[2]_i_91_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.244 r  seg_reg[2]_i_58/O[3]
                         net (fo=12, routed)          0.849    10.094    seg_reg[2]_i_58_n_4
    SLICE_X6Y122         LUT4 (Prop_lut4_I1_O)        0.306    10.400 r  seg[2]_i_163/O
                         net (fo=1, routed)           0.000    10.400    seg[2]_i_163_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.933 r  seg_reg[2]_i_102/CO[3]
                         net (fo=1, routed)           0.000    10.933    seg_reg[2]_i_102_n_0
    SLICE_X6Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.256 r  seg_reg[2]_i_62/O[1]
                         net (fo=3, routed)           0.311    11.567    seg_reg[2]_i_62_n_6
    SLICE_X7Y123         LUT4 (Prop_lut4_I0_O)        0.306    11.873 r  seg[2]_i_94/O
                         net (fo=1, routed)           0.705    12.578    seg[2]_i_94_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    13.034 r  seg_reg[2]_i_60/CO[1]
                         net (fo=4, routed)           0.525    13.559    u_seg7/seg[2]_i_22_5[0]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.332    13.891 r  u_seg7/seg[2]_i_57/O
                         net (fo=4, routed)           0.457    14.348    u_seg7/seg[2]_i_57_n_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I2_O)        0.124    14.472 r  u_seg7/seg[2]_i_39/O
                         net (fo=14, routed)          1.101    15.572    u_seg7/seg[2]_i_39_n_0
    SLICE_X13Y127        LUT5 (Prop_lut5_I1_O)        0.124    15.696 r  u_seg7/seg[2]_i_28/O
                         net (fo=1, routed)           0.294    15.991    u_seg7/seg[2]_i_28_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I4_O)        0.124    16.115 r  u_seg7/seg[2]_i_16/O
                         net (fo=1, routed)           0.566    16.681    u_seg7/seg[2]_i_16_n_0
    SLICE_X14Y128        LUT6 (Prop_lut6_I4_O)        0.124    16.805 r  u_seg7/seg[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    16.805    u_seg7/seg[2]_i_1_n_0
    SLICE_X14Y128        FDSE                                         r  u_seg7/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.496    14.918    u_seg7/clk_IBUF_BUFG
    SLICE_X14Y128        FDSE                                         r  u_seg7/seg_reg[2]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X14Y128        FDSE (Setup_fdse_C_D)        0.079    15.221    u_seg7/seg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                         -16.805    
  -------------------------------------------------------------------
                         slack                                 -1.584    

Slack (VIOLATED) :        -0.009ns  (required time - arrival time)
  Source:                 r_accel_z_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_z_hundreds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.797ns  (logic 4.749ns (48.476%)  route 5.048ns (51.524%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.692     5.294    clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  r_accel_z_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.456     5.750 f  r_accel_z_reg[0]_replica/Q
                         net (fo=2, routed)           0.311     6.062    w_z_signed[0]_repN
    SLICE_X2Y122         LUT1 (Prop_lut1_I0_O)        0.124     6.186 r  r_z_ones[2]_i_3/O
                         net (fo=2, routed)           0.960     7.146    r_z_ones[2]_i_3_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.741 r  r_z_ones_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.741    r_z_ones_reg[2]_i_2_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.960 r  r_z_hundreds_reg[0]_i_10/O[0]
                         net (fo=8, routed)           0.672     8.632    w_z_abs0[5]
    SLICE_X15Y117        LUT5 (Prop_lut5_I1_O)        0.295     8.927 r  r_z_hundreds[3]_i_22/O
                         net (fo=1, routed)           0.000     8.927    r_z_hundreds[3]_i_22_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.459 r  r_z_hundreds_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.459    r_z_hundreds_reg[3]_i_5_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.793 r  r_z_hundreds_reg[3]_i_3/O[1]
                         net (fo=11, routed)          1.062    10.855    r_z_hundreds_reg[3]_i_3_n_6
    SLICE_X13Y117        LUT4 (Prop_lut4_I2_O)        0.303    11.158 r  r_z_hundreds[0]_i_39/O
                         net (fo=1, routed)           0.000    11.158    r_z_hundreds[0]_i_39_n_0
    SLICE_X13Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.708 r  r_z_hundreds_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.708    r_z_hundreds_reg[0]_i_14_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.930 r  r_z_hundreds_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.314    12.244    r_z_hundreds_reg[0]_i_4_n_7
    SLICE_X13Y119        LUT4 (Prop_lut4_I0_O)        0.299    12.543 r  r_z_hundreds[0]_i_7/O
                         net (fo=1, routed)           0.473    13.015    r_z_hundreds[0]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    13.503 r  r_z_hundreds_reg[0]_i_2/CO[1]
                         net (fo=2, routed)           0.754    14.257    r_z_hundreds_reg[0]_i_2_n_2
    SLICE_X11Y117        LUT5 (Prop_lut5_I0_O)        0.332    14.589 r  r_z_hundreds[0]_i_1/O
                         net (fo=1, routed)           0.502    15.091    r_z_hundreds[0]_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  r_z_hundreds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.503    14.925    clk_IBUF_BUFG
    SLICE_X11Y117        FDRE                                         r  r_z_hundreds_reg[0]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X11Y117        FDRE (Setup_fdre_C_D)       -0.067    15.082    r_z_hundreds_reg[0]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -15.091    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 r_accel_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_x_hundreds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.893ns  (logic 5.054ns (51.084%)  route 4.839ns (48.915%))
  Logic Levels:           14  (CARRY4=8 LUT1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.618     5.220    clk_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  r_accel_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.419     5.639 f  r_accel_x_reg[0]/Q
                         net (fo=17, routed)          0.283     5.922    w_x_signed[0]
    SLICE_X9Y119         LUT1 (Prop_lut1_I0_O)        0.297     6.219 r  r_x_ones[2]_i_3/O
                         net (fo=2, routed)           0.870     7.089    r_x_ones[2]_i_3_n_0
    SLICE_X30Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.684 r  r_x_ones_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.684    r_x_ones_reg[2]_i_2_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.999 r  r_x_hundreds_reg[0]_i_10/O[3]
                         net (fo=7, routed)           0.749     8.749    w_x_abs0[8]
    SLICE_X31Y118        LUT5 (Prop_lut5_I1_O)        0.307     9.056 r  r_x_hundreds[3]_i_19/O
                         net (fo=1, routed)           0.000     9.056    r_x_hundreds[3]_i_19_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.457 r  r_x_hundreds_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.457    r_x_hundreds_reg[3]_i_5_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.571 r  r_x_hundreds_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.571    r_x_hundreds_reg[3]_i_3_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.793 r  r_x_hundreds_reg[3]_i_4/O[0]
                         net (fo=9, routed)           0.783    10.576    r_x_hundreds_reg[3]_i_4_n_7
    SLICE_X33Y119        LUT4 (Prop_lut4_I3_O)        0.299    10.875 r  r_x_hundreds[0]_i_39/O
                         net (fo=1, routed)           0.000    10.875    r_x_hundreds[0]_i_39_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.425 r  r_x_hundreds_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.425    r_x_hundreds_reg[0]_i_14_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.759 r  r_x_hundreds_reg[0]_i_4/O[1]
                         net (fo=3, routed)           0.424    12.182    r_x_hundreds_reg[0]_i_4_n_6
    SLICE_X33Y121        LUT4 (Prop_lut4_I0_O)        0.303    12.485 r  r_x_hundreds[0]_i_6/O
                         net (fo=1, routed)           0.569    13.054    r_x_hundreds[0]_i_6_n_0
    SLICE_X32Y121        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    13.499 r  r_x_hundreds_reg[0]_i_2/CO[1]
                         net (fo=2, routed)           0.825    14.324    r_x_hundreds_reg[0]_i_2_n_2
    SLICE_X31Y121        LUT5 (Prop_lut5_I0_O)        0.329    14.653 r  r_x_hundreds[3]_i_2/O
                         net (fo=3, routed)           0.336    14.990    r_x_hundreds[3]_i_2_n_0
    SLICE_X30Y119        LUT6 (Prop_lut6_I3_O)        0.124    15.114 r  r_x_hundreds[2]_i_1/O
                         net (fo=1, routed)           0.000    15.114    r_x_hundreds[2]_i_1_n_0
    SLICE_X30Y119        FDRE                                         r  r_x_hundreds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.493    14.915    clk_IBUF_BUFG
    SLICE_X30Y119        FDRE                                         r  r_x_hundreds_reg[2]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X30Y119        FDRE (Setup_fdre_C_D)        0.079    15.218    r_x_hundreds_reg[2]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -15.114    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 r_accel_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_x_hundreds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.747ns  (logic 4.930ns (50.580%)  route 4.817ns (49.420%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.618     5.220    clk_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  r_accel_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.419     5.639 f  r_accel_x_reg[0]/Q
                         net (fo=17, routed)          0.283     5.922    w_x_signed[0]
    SLICE_X9Y119         LUT1 (Prop_lut1_I0_O)        0.297     6.219 r  r_x_ones[2]_i_3/O
                         net (fo=2, routed)           0.870     7.089    r_x_ones[2]_i_3_n_0
    SLICE_X30Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.684 r  r_x_ones_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.684    r_x_ones_reg[2]_i_2_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.999 r  r_x_hundreds_reg[0]_i_10/O[3]
                         net (fo=7, routed)           0.749     8.749    w_x_abs0[8]
    SLICE_X31Y118        LUT5 (Prop_lut5_I1_O)        0.307     9.056 r  r_x_hundreds[3]_i_19/O
                         net (fo=1, routed)           0.000     9.056    r_x_hundreds[3]_i_19_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.457 r  r_x_hundreds_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.457    r_x_hundreds_reg[3]_i_5_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.571 r  r_x_hundreds_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.571    r_x_hundreds_reg[3]_i_3_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.793 r  r_x_hundreds_reg[3]_i_4/O[0]
                         net (fo=9, routed)           0.783    10.576    r_x_hundreds_reg[3]_i_4_n_7
    SLICE_X33Y119        LUT4 (Prop_lut4_I3_O)        0.299    10.875 r  r_x_hundreds[0]_i_39/O
                         net (fo=1, routed)           0.000    10.875    r_x_hundreds[0]_i_39_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.425 r  r_x_hundreds_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.425    r_x_hundreds_reg[0]_i_14_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.759 r  r_x_hundreds_reg[0]_i_4/O[1]
                         net (fo=3, routed)           0.424    12.182    r_x_hundreds_reg[0]_i_4_n_6
    SLICE_X33Y121        LUT4 (Prop_lut4_I0_O)        0.303    12.485 r  r_x_hundreds[0]_i_6/O
                         net (fo=1, routed)           0.569    13.054    r_x_hundreds[0]_i_6_n_0
    SLICE_X32Y121        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    13.499 r  r_x_hundreds_reg[0]_i_2/CO[1]
                         net (fo=2, routed)           0.801    14.300    r_x_hundreds_reg[0]_i_2_n_2
    SLICE_X32Y118        LUT5 (Prop_lut5_I0_O)        0.329    14.629 r  r_x_hundreds[0]_i_1/O
                         net (fo=1, routed)           0.338    14.967    r_x_hundreds[0]_i_1_n_0
    SLICE_X32Y118        FDRE                                         r  r_x_hundreds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.494    14.916    clk_IBUF_BUFG
    SLICE_X32Y118        FDRE                                         r  r_x_hundreds_reg[0]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X32Y118        FDRE (Setup_fdre_C_D)       -0.067    15.073    r_x_hundreds_reg[0]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -14.967    
  -------------------------------------------------------------------
                         slack                                  0.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_deb_btn3/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_deb_btn3/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.371ns (67.798%)  route 0.176ns (32.202%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.565     1.484    u_deb_btn3/clk_IBUF_BUFG
    SLICE_X34Y149        FDRE                                         r  u_deb_btn3/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y149        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  u_deb_btn3/cnt_reg[19]/Q
                         net (fo=2, routed)           0.176     1.824    u_deb_btn3/cnt_reg[19]
    SLICE_X34Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.978 r  u_deb_btn3/cnt_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.979    u_deb_btn3/cnt_reg[16]_i_1__3_n_0
    SLICE_X34Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.032 r  u_deb_btn3/cnt_reg[20]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.032    u_deb_btn3/cnt_reg[20]_i_1__3_n_7
    SLICE_X34Y150        FDRE                                         r  u_deb_btn3/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.922     2.087    u_deb_btn3/clk_IBUF_BUFG
    SLICE_X34Y150        FDRE                                         r  u_deb_btn3/cnt_reg[20]/C
                         clock pessimism             -0.250     1.837    
    SLICE_X34Y150        FDRE (Hold_fdre_C_D)         0.134     1.971    u_deb_btn3/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_deb_btn1/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_deb_btn1/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.371ns (67.798%)  route 0.176ns (32.202%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.566     1.485    u_deb_btn1/clk_IBUF_BUFG
    SLICE_X30Y149        FDRE                                         r  u_deb_btn1/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y149        FDRE (Prop_fdre_C_Q)         0.164     1.649 r  u_deb_btn1/cnt_reg[19]/Q
                         net (fo=2, routed)           0.176     1.825    u_deb_btn1/cnt_reg[19]
    SLICE_X30Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.979 r  u_deb_btn1/cnt_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.980    u_deb_btn1/cnt_reg[16]_i_1__1_n_0
    SLICE_X30Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.033 r  u_deb_btn1/cnt_reg[20]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.033    u_deb_btn1/cnt_reg[20]_i_1__1_n_7
    SLICE_X30Y150        FDRE                                         r  u_deb_btn1/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.923     2.088    u_deb_btn1/clk_IBUF_BUFG
    SLICE_X30Y150        FDRE                                         r  u_deb_btn1/cnt_reg[20]/C
                         clock pessimism             -0.250     1.838    
    SLICE_X30Y150        FDRE (Hold_fdre_C_D)         0.134     1.972    u_deb_btn1/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_deb_btn0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_deb_btn0/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.673%)  route 0.134ns (25.327%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.563     1.482    u_deb_btn0/clk_IBUF_BUFG
    SLICE_X40Y148        FDRE                                         r  u_deb_btn0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y148        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  u_deb_btn0/cnt_reg[14]/Q
                         net (fo=2, routed)           0.133     1.756    u_deb_btn0/cnt_reg[14]
    SLICE_X40Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.916 r  u_deb_btn0/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.916    u_deb_btn0/cnt_reg[12]_i_1__0_n_0
    SLICE_X40Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.955 r  u_deb_btn0/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.956    u_deb_btn0/cnt_reg[16]_i_1__0_n_0
    SLICE_X40Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.010 r  u_deb_btn0/cnt_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.010    u_deb_btn0/cnt_reg[20]_i_1__0_n_7
    SLICE_X40Y150        FDRE                                         r  u_deb_btn0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.921     2.086    u_deb_btn0/clk_IBUF_BUFG
    SLICE_X40Y150        FDRE                                         r  u_deb_btn0/cnt_reg[20]/C
                         clock pessimism             -0.250     1.836    
    SLICE_X40Y150        FDRE (Hold_fdre_C_D)         0.105     1.941    u_deb_btn0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_spi/FSM_sequential_r_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/FSM_sequential_r_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.588     1.507    u_spi/clk_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  u_spi/FSM_sequential_r_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  u_spi/FSM_sequential_r_next_state_reg[2]/Q
                         net (fo=2, routed)           0.056     1.704    u_spi/r_next_state__0[2]
    SLICE_X1Y128         FDRE                                         r  u_spi/FSM_sequential_r_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.859     2.024    u_spi/clk_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  u_spi/FSM_sequential_r_state_reg[2]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.075     1.582    u_spi/FSM_sequential_r_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_spi/FSM_sequential_r_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/FSM_sequential_r_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.586     1.505    u_spi/clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  u_spi/FSM_sequential_r_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  u_spi/FSM_sequential_r_next_state_reg[1]/Q
                         net (fo=2, routed)           0.067     1.713    u_spi/r_next_state__0[1]
    SLICE_X3Y126         FDRE                                         r  u_spi/FSM_sequential_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.855     2.021    u_spi/clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  u_spi/FSM_sequential_r_state_reg[1]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X3Y126         FDRE (Hold_fdre_C_D)         0.075     1.580    u_spi/FSM_sequential_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_deb_btn4/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_edge4/in_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.564     1.483    u_deb_btn4/clk_IBUF_BUFG
    SLICE_X35Y144        FDRE                                         r  u_deb_btn4/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y144        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  u_deb_btn4/out_reg/Q
                         net (fo=5, routed)           0.079     1.704    u_edge4/w_btn4
    SLICE_X35Y144        FDRE                                         r  u_edge4/in_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.835     2.000    u_edge4/clk_IBUF_BUFG
    SLICE_X35Y144        FDRE                                         r  u_edge4/in_d_reg/C
                         clock pessimism             -0.516     1.483    
    SLICE_X35Y144        FDRE (Hold_fdre_C_D)         0.075     1.558    u_edge4/in_d_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_deb_btn0/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_edge0/in_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.311%)  route 0.114ns (44.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.564     1.483    u_deb_btn0/clk_IBUF_BUFG
    SLICE_X36Y144        FDRE                                         r  u_deb_btn0/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y144        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  u_deb_btn0/out_reg/Q
                         net (fo=4, routed)           0.114     1.738    u_edge0/w_btn0
    SLICE_X35Y145        FDRE                                         r  u_edge0/in_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.835     2.000    u_edge0/clk_IBUF_BUFG
    SLICE_X35Y145        FDRE                                         r  u_edge0/in_d_reg/C
                         clock pessimism             -0.500     1.499    
    SLICE_X35Y145        FDRE (Hold_fdre_C_D)         0.075     1.574    u_edge0/in_d_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_i2c/cnt_clk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c/cnt_clk_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.570     1.489    u_i2c/clk_IBUF_BUFG
    SLICE_X15Y100        FDCE                                         r  u_i2c/cnt_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDCE (Prop_fdce_C_Q)         0.141     1.630 r  u_i2c/cnt_clk_reg[0]/Q
                         net (fo=7, routed)           0.120     1.751    u_i2c/cnt_clk_reg_n_0_[0]
    SLICE_X14Y100        LUT5 (Prop_lut5_I4_O)        0.048     1.799 r  u_i2c/cnt_clk[2]_i_1/O
                         net (fo=1, routed)           0.000     1.799    u_i2c/cnt_clk[2]
    SLICE_X14Y100        FDCE                                         r  u_i2c/cnt_clk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.841     2.006    u_i2c/clk_IBUF_BUFG
    SLICE_X14Y100        FDCE                                         r  u_i2c/cnt_clk_reg[2]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X14Y100        FDCE (Hold_fdce_C_D)         0.131     1.633    u_i2c/cnt_clk_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_uart_tx/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.065%)  route 0.087ns (31.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.556     1.475    u_uart_tx/clk_IBUF_BUFG
    SLICE_X48Y114        FDRE                                         r  u_uart_tx/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  u_uart_tx/clk_cnt_reg[6]/Q
                         net (fo=4, routed)           0.087     1.704    u_uart_tx/clk_cnt_reg_n_0_[6]
    SLICE_X49Y114        LUT6 (Prop_lut6_I4_O)        0.045     1.749 r  u_uart_tx/clk_cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.749    u_uart_tx/clk_cnt[7]
    SLICE_X49Y114        FDRE                                         r  u_uart_tx/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.826     1.991    u_uart_tx/clk_IBUF_BUFG
    SLICE_X49Y114        FDRE                                         r  u_uart_tx/clk_cnt_reg[7]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X49Y114        FDRE (Hold_fdre_C_D)         0.091     1.579    u_uart_tx/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_i2c/cnt_clk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c/cnt_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.570     1.489    u_i2c/clk_IBUF_BUFG
    SLICE_X15Y100        FDCE                                         r  u_i2c/cnt_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDCE (Prop_fdce_C_Q)         0.141     1.630 r  u_i2c/cnt_clk_reg[0]/Q
                         net (fo=7, routed)           0.120     1.751    u_i2c/cnt_clk_reg_n_0_[0]
    SLICE_X14Y100        LUT5 (Prop_lut5_I3_O)        0.045     1.796 r  u_i2c/cnt_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    u_i2c/cnt_clk[1]
    SLICE_X14Y100        FDCE                                         r  u_i2c/cnt_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.841     2.006    u_i2c/clk_IBUF_BUFG
    SLICE_X14Y100        FDCE                                         r  u_i2c/cnt_clk_reg[1]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X14Y100        FDCE (Hold_fdce_C_D)         0.120     1.622    u_i2c/cnt_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y140   GEN_SW_DEB[12].u_deb_sw/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y140   GEN_SW_DEB[12].u_deb_sw/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y141   GEN_SW_DEB[12].u_deb_sw/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y141   GEN_SW_DEB[12].u_deb_sw/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y141   GEN_SW_DEB[12].u_deb_sw/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y141   GEN_SW_DEB[12].u_deb_sw/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y142   GEN_SW_DEB[12].u_deb_sw/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y142   GEN_SW_DEB[12].u_deb_sw/cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y142   GEN_SW_DEB[12].u_deb_sw/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y141   GEN_SW_DEB[12].u_deb_sw/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y141   GEN_SW_DEB[12].u_deb_sw/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y141   GEN_SW_DEB[12].u_deb_sw/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y141   GEN_SW_DEB[12].u_deb_sw/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y142   GEN_SW_DEB[12].u_deb_sw/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y142   GEN_SW_DEB[12].u_deb_sw/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y142   GEN_SW_DEB[12].u_deb_sw/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y142   GEN_SW_DEB[12].u_deb_sw/cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y139   GEN_SW_DEB[1].u_deb_sw/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y139   GEN_SW_DEB[1].u_deb_sw/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y128   r_tx_timer_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y128   r_tx_timer_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y147   u_deb_btn3/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y147   u_deb_btn3/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y148   u_deb_btn3/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y148   u_deb_btn3/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y148   u_deb_btn3/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y128    u_spi/FSM_sequential_r_next_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y128    u_spi/FSM_sequential_r_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y141   GEN_SW_DEB[1].u_deb_sw/cnt_reg[16]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 u_deb_rst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c/cnt_clk_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 0.456ns (8.607%)  route 4.842ns (91.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.709     5.311    u_deb_rst/clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  u_deb_rst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u_deb_rst/out_reg/Q
                         net (fo=626, routed)         4.842    10.610    u_i2c/w_rst
    SLICE_X15Y100        FDCE                                         f  u_i2c/cnt_clk_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.509    14.931    u_i2c/clk_IBUF_BUFG
    SLICE_X15Y100        FDCE                                         r  u_i2c/cnt_clk_reg[0]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X15Y100        FDCE (Recov_fdce_C_CLR)     -0.405    14.750    u_i2c/cnt_clk_reg[0]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 u_deb_rst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c/cnt_clk_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 0.456ns (8.607%)  route 4.842ns (91.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.709     5.311    u_deb_rst/clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  u_deb_rst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u_deb_rst/out_reg/Q
                         net (fo=626, routed)         4.842    10.610    u_i2c/w_rst
    SLICE_X14Y100        FDCE                                         f  u_i2c/cnt_clk_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.509    14.931    u_i2c/clk_IBUF_BUFG
    SLICE_X14Y100        FDCE                                         r  u_i2c/cnt_clk_reg[2]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X14Y100        FDCE (Recov_fdce_C_CLR)     -0.361    14.794    u_i2c/cnt_clk_reg[2]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 u_deb_rst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c/i2c_clk_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 0.456ns (8.607%)  route 4.842ns (91.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.709     5.311    u_deb_rst/clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  u_deb_rst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u_deb_rst/out_reg/Q
                         net (fo=626, routed)         4.842    10.610    u_i2c/w_rst
    SLICE_X14Y100        FDPE                                         f  u_i2c/i2c_clk_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.509    14.931    u_i2c/clk_IBUF_BUFG
    SLICE_X14Y100        FDPE                                         r  u_i2c/i2c_clk_reg/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X14Y100        FDPE (Recov_fdpe_C_PRE)     -0.361    14.794    u_i2c/i2c_clk_reg
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 u_deb_rst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c/cnt_clk_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 0.456ns (8.607%)  route 4.842ns (91.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.709     5.311    u_deb_rst/clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  u_deb_rst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u_deb_rst/out_reg/Q
                         net (fo=626, routed)         4.842    10.610    u_i2c/w_rst
    SLICE_X14Y100        FDCE                                         f  u_i2c/cnt_clk_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.509    14.931    u_i2c/clk_IBUF_BUFG
    SLICE_X14Y100        FDCE                                         r  u_i2c/cnt_clk_reg[1]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X14Y100        FDCE (Recov_fdce_C_CLR)     -0.319    14.836    u_i2c/cnt_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 u_deb_rst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c/cnt_clk_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 0.456ns (8.607%)  route 4.842ns (91.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.709     5.311    u_deb_rst/clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  u_deb_rst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u_deb_rst/out_reg/Q
                         net (fo=626, routed)         4.842    10.610    u_i2c/w_rst
    SLICE_X14Y100        FDCE                                         f  u_i2c/cnt_clk_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.509    14.931    u_i2c/clk_IBUF_BUFG
    SLICE_X14Y100        FDCE                                         r  u_i2c/cnt_clk_reg[3]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X14Y100        FDCE (Recov_fdce_C_CLR)     -0.319    14.836    u_i2c/cnt_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 u_deb_rst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c/cnt_clk_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 0.456ns (10.049%)  route 4.082ns (89.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.709     5.311    u_deb_rst/clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  u_deb_rst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u_deb_rst/out_reg/Q
                         net (fo=626, routed)         4.082     9.849    u_i2c/w_rst
    SLICE_X13Y100        FDCE                                         f  u_i2c/cnt_clk_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.509    14.931    u_i2c/clk_IBUF_BUFG
    SLICE_X13Y100        FDCE                                         r  u_i2c/cnt_clk_reg[4]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X13Y100        FDCE (Recov_fdce_C_CLR)     -0.405    14.750    u_i2c/cnt_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 u_deb_rst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c/cnt_clk_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 0.456ns (10.049%)  route 4.082ns (89.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.709     5.311    u_deb_rst/clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  u_deb_rst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u_deb_rst/out_reg/Q
                         net (fo=626, routed)         4.082     9.849    u_i2c/w_rst
    SLICE_X13Y100        FDCE                                         f  u_i2c/cnt_clk_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.509    14.931    u_i2c/clk_IBUF_BUFG
    SLICE_X13Y100        FDCE                                         r  u_i2c/cnt_clk_reg[5]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X13Y100        FDCE (Recov_fdce_C_CLR)     -0.405    14.750    u_i2c/cnt_clk_reg[5]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 u_deb_rst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c/cnt_clk_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 0.456ns (10.049%)  route 4.082ns (89.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.709     5.311    u_deb_rst/clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  u_deb_rst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u_deb_rst/out_reg/Q
                         net (fo=626, routed)         4.082     9.849    u_i2c/w_rst
    SLICE_X13Y100        FDCE                                         f  u_i2c/cnt_clk_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.509    14.931    u_i2c/clk_IBUF_BUFG
    SLICE_X13Y100        FDCE                                         r  u_i2c/cnt_clk_reg[6]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X13Y100        FDCE (Recov_fdce_C_CLR)     -0.405    14.750    u_i2c/cnt_clk_reg[6]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 u_deb_rst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c/cnt_clk_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 0.456ns (10.049%)  route 4.082ns (89.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.709     5.311    u_deb_rst/clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  u_deb_rst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u_deb_rst/out_reg/Q
                         net (fo=626, routed)         4.082     9.849    u_i2c/w_rst
    SLICE_X13Y100        FDCE                                         f  u_i2c/cnt_clk_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.509    14.931    u_i2c/clk_IBUF_BUFG
    SLICE_X13Y100        FDCE                                         r  u_i2c/cnt_clk_reg[7]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X13Y100        FDCE (Recov_fdce_C_CLR)     -0.405    14.750    u_i2c/cnt_clk_reg[7]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  4.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.161ns  (arrival time - required time)
  Source:                 u_deb_rst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c/cnt_clk_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.141ns (6.786%)  route 1.937ns (93.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.598     1.517    u_deb_rst/clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  u_deb_rst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  u_deb_rst/out_reg/Q
                         net (fo=626, routed)         1.937     3.595    u_i2c/w_rst
    SLICE_X13Y100        FDCE                                         f  u_i2c/cnt_clk_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.841     2.006    u_i2c/clk_IBUF_BUFG
    SLICE_X13Y100        FDCE                                         r  u_i2c/cnt_clk_reg[4]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X13Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.434    u_i2c/cnt_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           3.595    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.161ns  (arrival time - required time)
  Source:                 u_deb_rst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c/cnt_clk_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.141ns (6.786%)  route 1.937ns (93.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.598     1.517    u_deb_rst/clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  u_deb_rst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  u_deb_rst/out_reg/Q
                         net (fo=626, routed)         1.937     3.595    u_i2c/w_rst
    SLICE_X13Y100        FDCE                                         f  u_i2c/cnt_clk_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.841     2.006    u_i2c/clk_IBUF_BUFG
    SLICE_X13Y100        FDCE                                         r  u_i2c/cnt_clk_reg[5]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X13Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.434    u_i2c/cnt_clk_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           3.595    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.161ns  (arrival time - required time)
  Source:                 u_deb_rst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c/cnt_clk_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.141ns (6.786%)  route 1.937ns (93.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.598     1.517    u_deb_rst/clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  u_deb_rst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  u_deb_rst/out_reg/Q
                         net (fo=626, routed)         1.937     3.595    u_i2c/w_rst
    SLICE_X13Y100        FDCE                                         f  u_i2c/cnt_clk_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.841     2.006    u_i2c/clk_IBUF_BUFG
    SLICE_X13Y100        FDCE                                         r  u_i2c/cnt_clk_reg[6]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X13Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.434    u_i2c/cnt_clk_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           3.595    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.161ns  (arrival time - required time)
  Source:                 u_deb_rst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c/cnt_clk_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.141ns (6.786%)  route 1.937ns (93.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.598     1.517    u_deb_rst/clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  u_deb_rst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  u_deb_rst/out_reg/Q
                         net (fo=626, routed)         1.937     3.595    u_i2c/w_rst
    SLICE_X13Y100        FDCE                                         f  u_i2c/cnt_clk_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.841     2.006    u_i2c/clk_IBUF_BUFG
    SLICE_X13Y100        FDCE                                         r  u_i2c/cnt_clk_reg[7]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X13Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.434    u_i2c/cnt_clk_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           3.595    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.424ns  (arrival time - required time)
  Source:                 u_deb_rst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c/cnt_clk_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.141ns (5.959%)  route 2.225ns (94.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.598     1.517    u_deb_rst/clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  u_deb_rst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  u_deb_rst/out_reg/Q
                         net (fo=626, routed)         2.225     3.884    u_i2c/w_rst
    SLICE_X14Y100        FDCE                                         f  u_i2c/cnt_clk_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.841     2.006    u_i2c/clk_IBUF_BUFG
    SLICE_X14Y100        FDCE                                         r  u_i2c/cnt_clk_reg[1]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X14Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.459    u_i2c/cnt_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           3.884    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.424ns  (arrival time - required time)
  Source:                 u_deb_rst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c/cnt_clk_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.141ns (5.959%)  route 2.225ns (94.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.598     1.517    u_deb_rst/clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  u_deb_rst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  u_deb_rst/out_reg/Q
                         net (fo=626, routed)         2.225     3.884    u_i2c/w_rst
    SLICE_X14Y100        FDCE                                         f  u_i2c/cnt_clk_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.841     2.006    u_i2c/clk_IBUF_BUFG
    SLICE_X14Y100        FDCE                                         r  u_i2c/cnt_clk_reg[2]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X14Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.459    u_i2c/cnt_clk_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           3.884    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.424ns  (arrival time - required time)
  Source:                 u_deb_rst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c/cnt_clk_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.141ns (5.959%)  route 2.225ns (94.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.598     1.517    u_deb_rst/clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  u_deb_rst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  u_deb_rst/out_reg/Q
                         net (fo=626, routed)         2.225     3.884    u_i2c/w_rst
    SLICE_X14Y100        FDCE                                         f  u_i2c/cnt_clk_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.841     2.006    u_i2c/clk_IBUF_BUFG
    SLICE_X14Y100        FDCE                                         r  u_i2c/cnt_clk_reg[3]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X14Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.459    u_i2c/cnt_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           3.884    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.428ns  (arrival time - required time)
  Source:                 u_deb_rst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c/i2c_clk_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.141ns (5.959%)  route 2.225ns (94.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.598     1.517    u_deb_rst/clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  u_deb_rst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  u_deb_rst/out_reg/Q
                         net (fo=626, routed)         2.225     3.884    u_i2c/w_rst
    SLICE_X14Y100        FDPE                                         f  u_i2c/i2c_clk_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.841     2.006    u_i2c/clk_IBUF_BUFG
    SLICE_X14Y100        FDPE                                         r  u_i2c/i2c_clk_reg/C
                         clock pessimism             -0.479     1.526    
    SLICE_X14Y100        FDPE (Remov_fdpe_C_PRE)     -0.071     1.455    u_i2c/i2c_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           3.884    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.449ns  (arrival time - required time)
  Source:                 u_deb_rst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c/cnt_clk_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.141ns (5.959%)  route 2.225ns (94.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.598     1.517    u_deb_rst/clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  u_deb_rst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  u_deb_rst/out_reg/Q
                         net (fo=626, routed)         2.225     3.884    u_i2c/w_rst
    SLICE_X15Y100        FDCE                                         f  u_i2c/cnt_clk_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.841     2.006    u_i2c/clk_IBUF_BUFG
    SLICE_X15Y100        FDCE                                         r  u_i2c/cnt_clk_reg[0]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X15Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.434    u_i2c/cnt_clk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           3.884    
  -------------------------------------------------------------------
                         slack                                  2.449    





