Array size: 14 x 14 logic blocks.

Routing:

Net 0 (net1_1)

SOURCE (9,0)  Pad: 4  
  OPIN (9,0)  Pad: 4  
 CHANX (9,0)  Track: 15  
 CHANX (8,0)  Track: 15  
 CHANX (7,0)  Track: 15  
 CHANX (6,0)  Track: 15  
  IPIN (6,1)  Pin: 10  
  SINK (6,1)  Class: 10  


Net 1 (out_ramp_adc)

SOURCE (6,1)  Class: 20  
  OPIN (6,1)  Pin: 20  
 CHANX (6,1)  Track: 16  
 CHANX (7,1)  Track: 16  
 CHANX (8,1)  Track: 16  
 CHANX (9,1)  Track: 16  
 CHANX (10,1)  Track: 16  
 CHANX (11,1)  Track: 16  
 CHANX (12,1)  Track: 16  
 CHANX (13,1)  Track: 16  
 CHANX (14,1)  Track: 16  
 CHANY (14,1)  Track: 16  
  IPIN (15,1)  Pad: 15  
  SINK (15,1)  Pad: 15  


Net 2 (net2_1)

SOURCE (13,0)  Pad: 4  
  OPIN (13,0)  Pad: 4  
 CHANX (13,0)  Track: 16  
 CHANX (12,0)  Track: 16  
 CHANX (11,0)  Track: 16  
 CHANX (10,0)  Track: 16  
 CHANX (9,0)  Track: 16  
  IPIN (9,0)  Pad: 0  
  SINK (9,0)  Pad: 0  
