 
****************************************
Report : qor
Design : fft_N_rad2
Version: T-2022.03-SP3
Date   : Tue Nov 26 18:56:38 2024
****************************************


  Timing Path Group 'core_clk'
  -----------------------------------
  Levels of Logic:              49.00
  Critical Path Length:         28.56
  Critical Path Slack:         -15.08
  Critical Path Clk Period:     15.00
  Total Negative Slack:     -10669.55
  No. of Violating Paths:     2140.00
  Worst Hold Violation:      -5422.57
  Total Hold Violation:    -980399.94
  No. of Hold Violations:    17166.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              71779
  Buf/Inv Cell Count:            8687
  Buf Cell Count:                1253
  Inv Cell Count:                7434
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     54534
  Sequential Cell Count:        17245
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   142584.696224
  Noncombinational Area:
                        114598.361962
  Buf/Inv Area:          17135.659139
  Total Buffer Area:          3341.49
  Total Inverter Area:       13794.17
  Macro/Black Box Area:      0.000000
  Net Area:             149745.149509
  -----------------------------------
  Cell Area:            257183.058187
  Design Area:          406928.207696


  Design Rules
  -----------------------------------
  Total Number of Nets:         81962
  Nets With Violations:          5126
  Max Trans Violations:          5126
  Max Cap Violations:               0
  -----------------------------------


  Hostname: caen-vnc-mi07.engin.umich.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:              197.70
  Overall Compile Wall Clock Time:   106.85

  --------------------------------------------------------------------

  Design  WNS: 15.08  TNS: 10669.55  Number of Violating Paths: 2140


  Design (Hold)  WNS: 5422.57  TNS: 980399.94  Number of Violating Paths: 17166

  --------------------------------------------------------------------


1
