// Seed: 3871441664
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input wand id_2,
    input supply0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output uwire id_6,
    input wire id_7,
    output uwire id_8,
    output tri1 id_9,
    output tri0 id_10
);
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output tri0 id_2,
    output tri1 id_3
);
  assign id_3 = id_0;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire  id_6;
  logic id_7;
endmodule
module module_3 (
    input  supply1 id_0,
    output logic   id_1
);
  initial begin : LABEL_0
    id_1 <= -1;
    id_1 <= -1'b0 == id_0;
  end
  assign id_1 = -1;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
