<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/theilmann/Jahresarbeit/Praktischer&nbspTeil/Verilog/CPU/Prozessor/src/cpu.sv<br>
/Users/theilmann/Jahresarbeit/Praktischer&nbspTeil/Verilog/CPU/Prozessor/src/gowin_clkdiv/gowin_clkdiv.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jan 20 22:41:02 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>topmodule</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.199s, Elapsed time = 0h 0m 0.201s, Peak memory usage = 118.672MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.082s, Elapsed time = 0h 0m 0.082s, Peak memory usage = 121.625MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.018s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 121.625MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.051s, Elapsed time = 0h 0m 0.051s, Peak memory usage = 121.625MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.02s, Elapsed time = 0h 0m 0.02s, Peak memory usage = 122.172MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.004s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 133.094MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.001s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 133.141MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.001s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 133.188MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.028s, Elapsed time = 0h 0m 0.028s, Peak memory usage = 133.188MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.01s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 133.188MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.004s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 133.188MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 172.328MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.063s, Elapsed time = 0h 0m 0.063s, Peak memory usage = 173.578MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.023s, Elapsed time = 0h 0m 0.024s, Peak memory usage = 180.609MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 180.609MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>30</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>479</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>453</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>25</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>645</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>164</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>194</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>287</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>97</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>97</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>10</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>743(646 LUT, 97 ALU) / 23040</td>
<td>4%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>479 / 23280</td>
<td>3%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23280</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>479 / 23280</td>
<td>3%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>10 / 56</td>
<td>18%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>116.279(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[6]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[6]_0_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[6]_0_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s44/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s44/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s40/I1</td>
</tr>
<tr>
<td>2.170</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s40/O</td>
</tr>
<tr>
<td>2.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s37/I1</td>
</tr>
<tr>
<td>2.631</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>machine/n1197_s37/O</td>
</tr>
<tr>
<td>3.006</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8416_s120/I2</td>
</tr>
<tr>
<td>3.468</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8416_s120/F</td>
</tr>
<tr>
<td>3.843</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8416_s72/I2</td>
</tr>
<tr>
<td>4.304</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8416_s72/F</td>
</tr>
<tr>
<td>4.679</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8416_s47/I0</td>
</tr>
<tr>
<td>5.205</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8416_s47/F</td>
</tr>
<tr>
<td>5.580</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8416_s31/I1</td>
</tr>
<tr>
<td>6.096</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8416_s31/F</td>
</tr>
<tr>
<td>6.471</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8416_s20/I0</td>
</tr>
<tr>
<td>6.997</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8416_s20/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8416_s14/I0</td>
</tr>
<tr>
<td>7.899</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8416_s14/F</td>
</tr>
<tr>
<td>8.274</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8416_s10/I3</td>
</tr>
<tr>
<td>8.536</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8416_s10/F</td>
</tr>
<tr>
<td>8.911</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s1/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>machine/tmp_rd_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.029, 47.196%; route: 4.125, 48.323%; tC2Q: 0.382, 4.481%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[6]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[6]_0_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[6]_0_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s44/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s44/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s40/I1</td>
</tr>
<tr>
<td>2.170</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s40/O</td>
</tr>
<tr>
<td>2.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s37/I1</td>
</tr>
<tr>
<td>2.631</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>machine/n1197_s37/O</td>
</tr>
<tr>
<td>3.006</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1294_s/I1</td>
</tr>
<tr>
<td>3.569</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>machine/n1294_s/COUT</td>
</tr>
<tr>
<td>3.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>machine/n1293_s/CIN</td>
</tr>
<tr>
<td>3.619</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>machine/n1293_s/COUT</td>
</tr>
<tr>
<td>3.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1292_s/CIN</td>
</tr>
<tr>
<td>3.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1292_s/COUT</td>
</tr>
<tr>
<td>3.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1291_s/CIN</td>
</tr>
<tr>
<td>3.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1291_s/COUT</td>
</tr>
<tr>
<td>3.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1290_s/CIN</td>
</tr>
<tr>
<td>3.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1290_s/COUT</td>
</tr>
<tr>
<td>3.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1289_s/CIN</td>
</tr>
<tr>
<td>3.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1289_s/COUT</td>
</tr>
<tr>
<td>3.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1288_s/CIN</td>
</tr>
<tr>
<td>3.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1288_s/COUT</td>
</tr>
<tr>
<td>3.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1287_s/CIN</td>
</tr>
<tr>
<td>3.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1287_s/COUT</td>
</tr>
<tr>
<td>3.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1286_s/CIN</td>
</tr>
<tr>
<td>3.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1286_s/COUT</td>
</tr>
<tr>
<td>3.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1285_s/CIN</td>
</tr>
<tr>
<td>4.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1285_s/COUT</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>4.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1284_s/COUT</td>
</tr>
<tr>
<td>4.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>4.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1283_s/COUT</td>
</tr>
<tr>
<td>4.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>4.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1282_s/COUT</td>
</tr>
<tr>
<td>4.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1281_s/CIN</td>
</tr>
<tr>
<td>4.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1281_s/COUT</td>
</tr>
<tr>
<td>4.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1280_s/CIN</td>
</tr>
<tr>
<td>4.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1280_s/COUT</td>
</tr>
<tr>
<td>4.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1279_s/CIN</td>
</tr>
<tr>
<td>4.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1279_s/COUT</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1278_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1278_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1277_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1277_s/COUT</td>
</tr>
<tr>
<td>4.419</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1276_s/CIN</td>
</tr>
<tr>
<td>4.469</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1276_s/COUT</td>
</tr>
<tr>
<td>4.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1275_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1275_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1274_s/CIN</td>
</tr>
<tr>
<td>4.569</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1274_s/COUT</td>
</tr>
<tr>
<td>4.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1273_s/CIN</td>
</tr>
<tr>
<td>4.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1273_s/COUT</td>
</tr>
<tr>
<td>4.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1272_s/CIN</td>
</tr>
<tr>
<td>4.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1272_s/COUT</td>
</tr>
<tr>
<td>4.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1271_s/CIN</td>
</tr>
<tr>
<td>4.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1271_s/COUT</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1270_s/CIN</td>
</tr>
<tr>
<td>4.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1270_s/COUT</td>
</tr>
<tr>
<td>4.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1269_s/CIN</td>
</tr>
<tr>
<td>4.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1269_s/COUT</td>
</tr>
<tr>
<td>4.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1268_s/CIN</td>
</tr>
<tr>
<td>4.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1268_s/COUT</td>
</tr>
<tr>
<td>4.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1267_s/CIN</td>
</tr>
<tr>
<td>4.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1267_s/COUT</td>
</tr>
<tr>
<td>4.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1266_s/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1266_s/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1265_s/CIN</td>
</tr>
<tr>
<td>5.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1265_s/COUT</td>
</tr>
<tr>
<td>5.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1264_s/CIN</td>
</tr>
<tr>
<td>5.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1264_s/COUT</td>
</tr>
<tr>
<td>5.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1263_s/CIN</td>
</tr>
<tr>
<td>5.313</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1263_s/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8385_s13/I2</td>
</tr>
<tr>
<td>6.149</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8385_s13/F</td>
</tr>
<tr>
<td>6.524</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8385_s11/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8385_s11/F</td>
</tr>
<tr>
<td>7.415</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_31_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_31_s1/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>machine/tmp_rd_31_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.032, 57.280%; route: 2.625, 37.287%; tC2Q: 0.382, 5.433%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[6]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[6]_0_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[6]_0_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s44/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s44/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s40/I1</td>
</tr>
<tr>
<td>2.170</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s40/O</td>
</tr>
<tr>
<td>2.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s37/I1</td>
</tr>
<tr>
<td>2.631</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>machine/n1197_s37/O</td>
</tr>
<tr>
<td>3.006</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1294_s/I1</td>
</tr>
<tr>
<td>3.569</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>machine/n1294_s/COUT</td>
</tr>
<tr>
<td>3.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>machine/n1293_s/CIN</td>
</tr>
<tr>
<td>3.619</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>machine/n1293_s/COUT</td>
</tr>
<tr>
<td>3.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1292_s/CIN</td>
</tr>
<tr>
<td>3.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1292_s/COUT</td>
</tr>
<tr>
<td>3.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1291_s/CIN</td>
</tr>
<tr>
<td>3.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1291_s/COUT</td>
</tr>
<tr>
<td>3.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1290_s/CIN</td>
</tr>
<tr>
<td>3.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1290_s/COUT</td>
</tr>
<tr>
<td>3.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1289_s/CIN</td>
</tr>
<tr>
<td>3.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1289_s/COUT</td>
</tr>
<tr>
<td>3.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1288_s/CIN</td>
</tr>
<tr>
<td>3.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1288_s/COUT</td>
</tr>
<tr>
<td>3.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1287_s/CIN</td>
</tr>
<tr>
<td>3.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1287_s/COUT</td>
</tr>
<tr>
<td>3.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1286_s/CIN</td>
</tr>
<tr>
<td>3.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1286_s/COUT</td>
</tr>
<tr>
<td>3.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1285_s/CIN</td>
</tr>
<tr>
<td>4.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1285_s/COUT</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>4.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1284_s/COUT</td>
</tr>
<tr>
<td>4.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>4.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1283_s/COUT</td>
</tr>
<tr>
<td>4.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>4.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1282_s/COUT</td>
</tr>
<tr>
<td>4.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1281_s/CIN</td>
</tr>
<tr>
<td>4.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1281_s/COUT</td>
</tr>
<tr>
<td>4.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1280_s/CIN</td>
</tr>
<tr>
<td>4.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1280_s/COUT</td>
</tr>
<tr>
<td>4.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1279_s/CIN</td>
</tr>
<tr>
<td>4.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1279_s/COUT</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1278_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1278_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1277_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1277_s/COUT</td>
</tr>
<tr>
<td>4.419</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1276_s/CIN</td>
</tr>
<tr>
<td>4.469</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1276_s/COUT</td>
</tr>
<tr>
<td>4.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1275_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1275_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1274_s/CIN</td>
</tr>
<tr>
<td>4.569</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1274_s/COUT</td>
</tr>
<tr>
<td>4.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1273_s/CIN</td>
</tr>
<tr>
<td>4.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1273_s/COUT</td>
</tr>
<tr>
<td>4.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1272_s/CIN</td>
</tr>
<tr>
<td>4.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1272_s/COUT</td>
</tr>
<tr>
<td>4.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1271_s/CIN</td>
</tr>
<tr>
<td>4.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1271_s/COUT</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1270_s/CIN</td>
</tr>
<tr>
<td>4.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1270_s/COUT</td>
</tr>
<tr>
<td>4.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1269_s/CIN</td>
</tr>
<tr>
<td>4.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1269_s/COUT</td>
</tr>
<tr>
<td>4.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1268_s/CIN</td>
</tr>
<tr>
<td>4.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1268_s/COUT</td>
</tr>
<tr>
<td>4.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1267_s/CIN</td>
</tr>
<tr>
<td>4.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1267_s/COUT</td>
</tr>
<tr>
<td>4.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1266_s/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1266_s/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1265_s/CIN</td>
</tr>
<tr>
<td>5.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1265_s/COUT</td>
</tr>
<tr>
<td>5.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1264_s/CIN</td>
</tr>
<tr>
<td>5.263</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1264_s/SUM</td>
</tr>
<tr>
<td>5.638</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8386_s12/I2</td>
</tr>
<tr>
<td>6.099</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8386_s12/F</td>
</tr>
<tr>
<td>6.474</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8386_s10/I1</td>
</tr>
<tr>
<td>6.990</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8386_s10/F</td>
</tr>
<tr>
<td>7.365</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_30_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_30_s1/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>machine/tmp_rd_30_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.982, 56.974%; route: 2.625, 37.554%; tC2Q: 0.382, 5.472%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[6]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[6]_0_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[6]_0_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s44/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s44/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s40/I1</td>
</tr>
<tr>
<td>2.170</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s40/O</td>
</tr>
<tr>
<td>2.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s37/I1</td>
</tr>
<tr>
<td>2.631</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>machine/n1197_s37/O</td>
</tr>
<tr>
<td>3.006</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1294_s/I1</td>
</tr>
<tr>
<td>3.569</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>machine/n1294_s/COUT</td>
</tr>
<tr>
<td>3.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>machine/n1293_s/CIN</td>
</tr>
<tr>
<td>3.619</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>machine/n1293_s/COUT</td>
</tr>
<tr>
<td>3.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1292_s/CIN</td>
</tr>
<tr>
<td>3.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1292_s/COUT</td>
</tr>
<tr>
<td>3.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1291_s/CIN</td>
</tr>
<tr>
<td>3.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1291_s/COUT</td>
</tr>
<tr>
<td>3.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1290_s/CIN</td>
</tr>
<tr>
<td>3.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1290_s/COUT</td>
</tr>
<tr>
<td>3.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1289_s/CIN</td>
</tr>
<tr>
<td>3.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1289_s/COUT</td>
</tr>
<tr>
<td>3.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1288_s/CIN</td>
</tr>
<tr>
<td>3.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1288_s/COUT</td>
</tr>
<tr>
<td>3.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1287_s/CIN</td>
</tr>
<tr>
<td>3.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1287_s/COUT</td>
</tr>
<tr>
<td>3.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1286_s/CIN</td>
</tr>
<tr>
<td>3.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1286_s/COUT</td>
</tr>
<tr>
<td>3.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1285_s/CIN</td>
</tr>
<tr>
<td>4.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1285_s/COUT</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>4.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1284_s/COUT</td>
</tr>
<tr>
<td>4.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>4.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1283_s/COUT</td>
</tr>
<tr>
<td>4.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>4.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1282_s/COUT</td>
</tr>
<tr>
<td>4.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1281_s/CIN</td>
</tr>
<tr>
<td>4.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1281_s/COUT</td>
</tr>
<tr>
<td>4.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1280_s/CIN</td>
</tr>
<tr>
<td>4.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1280_s/COUT</td>
</tr>
<tr>
<td>4.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1279_s/CIN</td>
</tr>
<tr>
<td>4.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1279_s/COUT</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1278_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1278_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1277_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1277_s/COUT</td>
</tr>
<tr>
<td>4.419</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1276_s/CIN</td>
</tr>
<tr>
<td>4.469</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1276_s/COUT</td>
</tr>
<tr>
<td>4.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1275_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1275_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1274_s/CIN</td>
</tr>
<tr>
<td>4.569</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1274_s/COUT</td>
</tr>
<tr>
<td>4.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1273_s/CIN</td>
</tr>
<tr>
<td>4.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1273_s/COUT</td>
</tr>
<tr>
<td>4.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1272_s/CIN</td>
</tr>
<tr>
<td>4.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1272_s/COUT</td>
</tr>
<tr>
<td>4.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1271_s/CIN</td>
</tr>
<tr>
<td>4.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1271_s/COUT</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1270_s/CIN</td>
</tr>
<tr>
<td>4.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1270_s/COUT</td>
</tr>
<tr>
<td>4.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1269_s/CIN</td>
</tr>
<tr>
<td>4.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1269_s/COUT</td>
</tr>
<tr>
<td>4.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1268_s/CIN</td>
</tr>
<tr>
<td>4.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1268_s/COUT</td>
</tr>
<tr>
<td>4.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1267_s/CIN</td>
</tr>
<tr>
<td>4.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1267_s/COUT</td>
</tr>
<tr>
<td>4.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1266_s/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1266_s/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1265_s/CIN</td>
</tr>
<tr>
<td>5.213</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1265_s/SUM</td>
</tr>
<tr>
<td>5.588</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8387_s12/I2</td>
</tr>
<tr>
<td>6.049</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8387_s12/F</td>
</tr>
<tr>
<td>6.424</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8387_s10/I1</td>
</tr>
<tr>
<td>6.940</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8387_s10/F</td>
</tr>
<tr>
<td>7.315</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_29_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_29_s1/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>machine/tmp_rd_29_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.932, 56.664%; route: 2.625, 37.824%; tC2Q: 0.382, 5.512%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[6]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[6]_0_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[6]_0_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s44/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s44/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s40/I1</td>
</tr>
<tr>
<td>2.170</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s40/O</td>
</tr>
<tr>
<td>2.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n1197_s37/I1</td>
</tr>
<tr>
<td>2.631</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>machine/n1197_s37/O</td>
</tr>
<tr>
<td>3.006</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1294_s/I1</td>
</tr>
<tr>
<td>3.569</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>machine/n1294_s/COUT</td>
</tr>
<tr>
<td>3.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>machine/n1293_s/CIN</td>
</tr>
<tr>
<td>3.619</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>machine/n1293_s/COUT</td>
</tr>
<tr>
<td>3.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1292_s/CIN</td>
</tr>
<tr>
<td>3.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1292_s/COUT</td>
</tr>
<tr>
<td>3.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1291_s/CIN</td>
</tr>
<tr>
<td>3.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1291_s/COUT</td>
</tr>
<tr>
<td>3.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1290_s/CIN</td>
</tr>
<tr>
<td>3.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1290_s/COUT</td>
</tr>
<tr>
<td>3.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1289_s/CIN</td>
</tr>
<tr>
<td>3.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1289_s/COUT</td>
</tr>
<tr>
<td>3.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1288_s/CIN</td>
</tr>
<tr>
<td>3.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1288_s/COUT</td>
</tr>
<tr>
<td>3.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1287_s/CIN</td>
</tr>
<tr>
<td>3.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1287_s/COUT</td>
</tr>
<tr>
<td>3.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1286_s/CIN</td>
</tr>
<tr>
<td>3.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1286_s/COUT</td>
</tr>
<tr>
<td>3.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1285_s/CIN</td>
</tr>
<tr>
<td>4.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1285_s/COUT</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>4.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1284_s/COUT</td>
</tr>
<tr>
<td>4.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>4.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1283_s/COUT</td>
</tr>
<tr>
<td>4.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>4.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1282_s/COUT</td>
</tr>
<tr>
<td>4.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1281_s/CIN</td>
</tr>
<tr>
<td>4.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1281_s/COUT</td>
</tr>
<tr>
<td>4.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1280_s/CIN</td>
</tr>
<tr>
<td>4.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1280_s/COUT</td>
</tr>
<tr>
<td>4.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1279_s/CIN</td>
</tr>
<tr>
<td>4.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1279_s/COUT</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1278_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1278_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1277_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1277_s/COUT</td>
</tr>
<tr>
<td>4.419</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1276_s/CIN</td>
</tr>
<tr>
<td>4.469</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1276_s/COUT</td>
</tr>
<tr>
<td>4.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1275_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1275_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1274_s/CIN</td>
</tr>
<tr>
<td>4.569</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1274_s/COUT</td>
</tr>
<tr>
<td>4.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1273_s/CIN</td>
</tr>
<tr>
<td>4.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1273_s/COUT</td>
</tr>
<tr>
<td>4.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1272_s/CIN</td>
</tr>
<tr>
<td>4.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1272_s/COUT</td>
</tr>
<tr>
<td>4.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1271_s/CIN</td>
</tr>
<tr>
<td>4.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1271_s/COUT</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1270_s/CIN</td>
</tr>
<tr>
<td>4.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1270_s/COUT</td>
</tr>
<tr>
<td>4.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1269_s/CIN</td>
</tr>
<tr>
<td>4.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1269_s/COUT</td>
</tr>
<tr>
<td>4.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1268_s/CIN</td>
</tr>
<tr>
<td>4.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1268_s/COUT</td>
</tr>
<tr>
<td>4.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1267_s/CIN</td>
</tr>
<tr>
<td>4.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1267_s/COUT</td>
</tr>
<tr>
<td>4.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1266_s/CIN</td>
</tr>
<tr>
<td>5.163</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1266_s/SUM</td>
</tr>
<tr>
<td>5.538</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8388_s12/I2</td>
</tr>
<tr>
<td>5.999</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8388_s12/F</td>
</tr>
<tr>
<td>6.374</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8388_s10/I1</td>
</tr>
<tr>
<td>6.890</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8388_s10/F</td>
</tr>
<tr>
<td>7.265</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_28_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_28_s1/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>machine/tmp_rd_28_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.882, 56.349%; route: 2.625, 38.099%; tC2Q: 0.382, 5.552%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
