Classic Timing Analyzer report for sreg_8bit
Sun Jan 07 13:49:04 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From    ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.479 ns                                       ; din[7]  ; data[7] ; --         ; load     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.890 ns                                       ; data[0] ; qb      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.884 ns                                      ; din[7]  ; data[7] ; --         ; load     ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; data[1] ; data[0] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;         ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; load            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                     ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; data[1] ; data[0] ; clk        ; clk      ; None                        ; None                      ; 1.046 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; data[6] ; data[5] ; clk        ; clk      ; None                        ; None                      ; 0.839 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; data[2] ; data[1] ; clk        ; clk      ; None                        ; None                      ; 0.837 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; data[4] ; data[3] ; clk        ; clk      ; None                        ; None                      ; 0.837 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; data[3] ; data[2] ; clk        ; clk      ; None                        ; None                      ; 0.834 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; data[5] ; data[4] ; clk        ; clk      ; None                        ; None                      ; 0.832 ns                ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+--------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To      ; To Clock ;
+-------+--------------+------------+--------+---------+----------+
; N/A   ; None         ; 5.479 ns   ; din[7] ; data[7] ; load     ;
+-------+--------------+------------+--------+---------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+---------+----+------------+
; Slack ; Required tco ; Actual tco ; From    ; To ; From Clock ;
+-------+--------------+------------+---------+----+------------+
; N/A   ; None         ; 6.890 ns   ; data[0] ; qb ; clk        ;
+-------+--------------+------------+---------+----+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+--------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To      ; To Clock ;
+---------------+-------------+-----------+--------+---------+----------+
; N/A           ; None        ; -3.884 ns ; din[7] ; data[7] ; load     ;
+---------------+-------------+-----------+--------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Jan 07 13:49:04 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sreg_8bit -c sreg_8bit --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "data[7]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "load" is a latch enable. Will not compute fmax for this pin.
Info: Clock "clk" Internal fmax is restricted to 275.03 MHz between source register "data[1]" and destination register "data[0]"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.046 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y20_N8; Fanout = 1; REG Node = 'data[1]'
            Info: 2: + IC(0.737 ns) + CELL(0.309 ns) = 1.046 ns; Loc. = LC_X1_Y20_N9; Fanout = 1; REG Node = 'data[0]'
            Info: Total cell delay = 0.309 ns ( 29.54 % )
            Info: Total interconnect delay = 0.737 ns ( 70.46 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.956 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 7; CLK Node = 'clk'
                Info: 2: + IC(0.776 ns) + CELL(0.711 ns) = 2.956 ns; Loc. = LC_X1_Y20_N9; Fanout = 1; REG Node = 'data[0]'
                Info: Total cell delay = 2.180 ns ( 73.75 % )
                Info: Total interconnect delay = 0.776 ns ( 26.25 % )
            Info: - Longest clock path from clock "clk" to source register is 2.956 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 7; CLK Node = 'clk'
                Info: 2: + IC(0.776 ns) + CELL(0.711 ns) = 2.956 ns; Loc. = LC_X1_Y20_N8; Fanout = 1; REG Node = 'data[1]'
                Info: Total cell delay = 2.180 ns ( 73.75 % )
                Info: Total interconnect delay = 0.776 ns ( 26.25 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "data[7]" (data pin = "din[7]", clock pin = "load") is 5.479 ns
    Info: + Longest pin to register delay is 7.078 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_238; Fanout = 1; PIN Node = 'din[7]'
        Info: 2: + IC(5.013 ns) + CELL(0.590 ns) = 7.078 ns; Loc. = LC_X1_Y20_N1; Fanout = 1; REG Node = 'data[7]'
        Info: Total cell delay = 2.065 ns ( 29.17 % )
        Info: Total interconnect delay = 5.013 ns ( 70.83 % )
    Info: + Micro setup delay of destination is 1.595 ns
    Info: - Shortest clock path from clock "load" to destination register is 3.194 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 8; CLK Node = 'load'
        Info: 2: + IC(1.283 ns) + CELL(0.442 ns) = 3.194 ns; Loc. = LC_X1_Y20_N1; Fanout = 1; REG Node = 'data[7]'
        Info: Total cell delay = 1.911 ns ( 59.83 % )
        Info: Total interconnect delay = 1.283 ns ( 40.17 % )
Info: tco from clock "clk" to destination pin "qb" through register "data[0]" is 6.890 ns
    Info: + Longest clock path from clock "clk" to source register is 2.956 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 7; CLK Node = 'clk'
        Info: 2: + IC(0.776 ns) + CELL(0.711 ns) = 2.956 ns; Loc. = LC_X1_Y20_N9; Fanout = 1; REG Node = 'data[0]'
        Info: Total cell delay = 2.180 ns ( 73.75 % )
        Info: Total interconnect delay = 0.776 ns ( 26.25 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 3.710 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y20_N9; Fanout = 1; REG Node = 'data[0]'
        Info: 2: + IC(1.586 ns) + CELL(2.124 ns) = 3.710 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'qb'
        Info: Total cell delay = 2.124 ns ( 57.25 % )
        Info: Total interconnect delay = 1.586 ns ( 42.75 % )
Info: th for register "data[7]" (data pin = "din[7]", clock pin = "load") is -3.884 ns
    Info: + Longest clock path from clock "load" to destination register is 3.194 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 8; CLK Node = 'load'
        Info: 2: + IC(1.283 ns) + CELL(0.442 ns) = 3.194 ns; Loc. = LC_X1_Y20_N1; Fanout = 1; REG Node = 'data[7]'
        Info: Total cell delay = 1.911 ns ( 59.83 % )
        Info: Total interconnect delay = 1.283 ns ( 40.17 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 7.078 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_238; Fanout = 1; PIN Node = 'din[7]'
        Info: 2: + IC(5.013 ns) + CELL(0.590 ns) = 7.078 ns; Loc. = LC_X1_Y20_N1; Fanout = 1; REG Node = 'data[7]'
        Info: Total cell delay = 2.065 ns ( 29.17 % )
        Info: Total interconnect delay = 5.013 ns ( 70.83 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 178 megabytes
    Info: Processing ended: Sun Jan 07 13:49:04 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


