CAPI=1
[main]
name = ::uart16550:1.5.6
description = UART 16550 transceiver

[fileset rtl]
files =
 rtl/uart_defines.v[is_include_file]
 rtl/raminfr.v
 rtl/uart_receiver.v
 rtl/uart_regs.v
 rtl/uart_rfifo.v
 rtl/uart_sync_flops.v
 rtl/uart_tfifo.v
 rtl/uart_top.v
 rtl/uart_transmitter.v
 rtl/uart_wb.v
file_type = verilogSource
