
demo.elf:     file format elf32-littlearm


Disassembly of section .flash_code:

08000000 <__flash_addr>:
 8000000:	20018000 	andcs	r8, r1, r0
 8000004:	0800ec81 	stmdaeq	r0, {r0, r7, sl, fp, sp, lr, pc}
 8000008:	00000000 	andeq	r0, r0, r0
 800000c:	08000801 	stmdaeq	r0, {r0, fp}

08000010 <memcpy>:
 8000010:	4684      	mov	ip, r0
 8000012:	ea41 0300 	orr.w	r3, r1, r0
 8000016:	f013 0303 	ands.w	r3, r3, #3
 800001a:	d16d      	bne.n	80000f8 <memcpy+0xe8>
 800001c:	3a40      	subs	r2, #64	; 0x40
 800001e:	d341      	bcc.n	80000a4 <memcpy+0x94>
 8000020:	f851 3b04 	ldr.w	r3, [r1], #4
 8000024:	f840 3b04 	str.w	r3, [r0], #4
 8000028:	f851 3b04 	ldr.w	r3, [r1], #4
 800002c:	f840 3b04 	str.w	r3, [r0], #4
 8000030:	f851 3b04 	ldr.w	r3, [r1], #4
 8000034:	f840 3b04 	str.w	r3, [r0], #4
 8000038:	f851 3b04 	ldr.w	r3, [r1], #4
 800003c:	f840 3b04 	str.w	r3, [r0], #4
 8000040:	f851 3b04 	ldr.w	r3, [r1], #4
 8000044:	f840 3b04 	str.w	r3, [r0], #4
 8000048:	f851 3b04 	ldr.w	r3, [r1], #4
 800004c:	f840 3b04 	str.w	r3, [r0], #4
 8000050:	f851 3b04 	ldr.w	r3, [r1], #4
 8000054:	f840 3b04 	str.w	r3, [r0], #4
 8000058:	f851 3b04 	ldr.w	r3, [r1], #4
 800005c:	f840 3b04 	str.w	r3, [r0], #4
 8000060:	f851 3b04 	ldr.w	r3, [r1], #4
 8000064:	f840 3b04 	str.w	r3, [r0], #4
 8000068:	f851 3b04 	ldr.w	r3, [r1], #4
 800006c:	f840 3b04 	str.w	r3, [r0], #4
 8000070:	f851 3b04 	ldr.w	r3, [r1], #4
 8000074:	f840 3b04 	str.w	r3, [r0], #4
 8000078:	f851 3b04 	ldr.w	r3, [r1], #4
 800007c:	f840 3b04 	str.w	r3, [r0], #4
 8000080:	f851 3b04 	ldr.w	r3, [r1], #4
 8000084:	f840 3b04 	str.w	r3, [r0], #4
 8000088:	f851 3b04 	ldr.w	r3, [r1], #4
 800008c:	f840 3b04 	str.w	r3, [r0], #4
 8000090:	f851 3b04 	ldr.w	r3, [r1], #4
 8000094:	f840 3b04 	str.w	r3, [r0], #4
 8000098:	f851 3b04 	ldr.w	r3, [r1], #4
 800009c:	f840 3b04 	str.w	r3, [r0], #4
 80000a0:	3a40      	subs	r2, #64	; 0x40
 80000a2:	d2bd      	bcs.n	8000020 <memcpy+0x10>
 80000a4:	3230      	adds	r2, #48	; 0x30
 80000a6:	d311      	bcc.n	80000cc <memcpy+0xbc>
 80000a8:	f851 3b04 	ldr.w	r3, [r1], #4
 80000ac:	f840 3b04 	str.w	r3, [r0], #4
 80000b0:	f851 3b04 	ldr.w	r3, [r1], #4
 80000b4:	f840 3b04 	str.w	r3, [r0], #4
 80000b8:	f851 3b04 	ldr.w	r3, [r1], #4
 80000bc:	f840 3b04 	str.w	r3, [r0], #4
 80000c0:	f851 3b04 	ldr.w	r3, [r1], #4
 80000c4:	f840 3b04 	str.w	r3, [r0], #4
 80000c8:	3a10      	subs	r2, #16
 80000ca:	d2ed      	bcs.n	80000a8 <memcpy+0x98>
 80000cc:	320c      	adds	r2, #12
 80000ce:	d305      	bcc.n	80000dc <memcpy+0xcc>
 80000d0:	f851 3b04 	ldr.w	r3, [r1], #4
 80000d4:	f840 3b04 	str.w	r3, [r0], #4
 80000d8:	3a04      	subs	r2, #4
 80000da:	d2f9      	bcs.n	80000d0 <memcpy+0xc0>
 80000dc:	3204      	adds	r2, #4
 80000de:	d008      	beq.n	80000f2 <memcpy+0xe2>
 80000e0:	07d2      	lsls	r2, r2, #31
 80000e2:	bf1c      	itt	ne
 80000e4:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80000e8:	f800 3b01 	strbne.w	r3, [r0], #1
 80000ec:	d301      	bcc.n	80000f2 <memcpy+0xe2>
 80000ee:	880b      	ldrh	r3, [r1, #0]
 80000f0:	8003      	strh	r3, [r0, #0]
 80000f2:	4660      	mov	r0, ip
 80000f4:	4770      	bx	lr
 80000f6:	bf00      	nop
 80000f8:	2a08      	cmp	r2, #8
 80000fa:	d313      	bcc.n	8000124 <memcpy+0x114>
 80000fc:	078b      	lsls	r3, r1, #30
 80000fe:	d08d      	beq.n	800001c <memcpy+0xc>
 8000100:	f010 0303 	ands.w	r3, r0, #3
 8000104:	d08a      	beq.n	800001c <memcpy+0xc>
 8000106:	f1c3 0304 	rsb	r3, r3, #4
 800010a:	1ad2      	subs	r2, r2, r3
 800010c:	07db      	lsls	r3, r3, #31
 800010e:	bf1c      	itt	ne
 8000110:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000114:	f800 3b01 	strbne.w	r3, [r0], #1
 8000118:	d380      	bcc.n	800001c <memcpy+0xc>
 800011a:	f831 3b02 	ldrh.w	r3, [r1], #2
 800011e:	f820 3b02 	strh.w	r3, [r0], #2
 8000122:	e77b      	b.n	800001c <memcpy+0xc>
 8000124:	3a04      	subs	r2, #4
 8000126:	d3d9      	bcc.n	80000dc <memcpy+0xcc>
 8000128:	3a01      	subs	r2, #1
 800012a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800012e:	f800 3b01 	strb.w	r3, [r0], #1
 8000132:	d2f9      	bcs.n	8000128 <memcpy+0x118>
 8000134:	780b      	ldrb	r3, [r1, #0]
 8000136:	7003      	strb	r3, [r0, #0]
 8000138:	784b      	ldrb	r3, [r1, #1]
 800013a:	7043      	strb	r3, [r0, #1]
 800013c:	788b      	ldrb	r3, [r1, #2]
 800013e:	7083      	strb	r3, [r0, #2]
 8000140:	4660      	mov	r0, ip
 8000142:	4770      	bx	lr

08000144 <__aeabi_dmul>:
 8000144:	b570      	push	{r4, r5, r6, lr}
 8000146:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800014a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800014e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000152:	bf1d      	ittte	ne
 8000154:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000158:	ea94 0f0c 	teqne	r4, ip
 800015c:	ea95 0f0c 	teqne	r5, ip
 8000160:	f000 f8de 	bleq	8000320 <__aeabi_dmul+0x1dc>
 8000164:	442c      	add	r4, r5
 8000166:	ea81 0603 	eor.w	r6, r1, r3
 800016a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800016e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000172:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000176:	bf18      	it	ne
 8000178:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800017c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000180:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000184:	d038      	beq.n	80001f8 <__aeabi_dmul+0xb4>
 8000186:	fba0 ce02 	umull	ip, lr, r0, r2
 800018a:	f04f 0500 	mov.w	r5, #0
 800018e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000192:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000196:	fbe0 e503 	umlal	lr, r5, r0, r3
 800019a:	f04f 0600 	mov.w	r6, #0
 800019e:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001a2:	f09c 0f00 	teq	ip, #0
 80001a6:	bf18      	it	ne
 80001a8:	f04e 0e01 	orrne.w	lr, lr, #1
 80001ac:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80001b0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80001b4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80001b8:	d204      	bcs.n	80001c4 <__aeabi_dmul+0x80>
 80001ba:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001be:	416d      	adcs	r5, r5
 80001c0:	eb46 0606 	adc.w	r6, r6, r6
 80001c4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001c8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001cc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001d0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001d4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001d8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80001dc:	bf88      	it	hi
 80001de:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80001e2:	d81e      	bhi.n	8000222 <__aeabi_dmul+0xde>
 80001e4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80001e8:	bf08      	it	eq
 80001ea:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001ee:	f150 0000 	adcs.w	r0, r0, #0
 80001f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80001f6:	bd70      	pop	{r4, r5, r6, pc}
 80001f8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80001fc:	ea46 0101 	orr.w	r1, r6, r1
 8000200:	ea40 0002 	orr.w	r0, r0, r2
 8000204:	ea81 0103 	eor.w	r1, r1, r3
 8000208:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800020c:	bfc2      	ittt	gt
 800020e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000212:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000216:	bd70      	popgt	{r4, r5, r6, pc}
 8000218:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800021c:	f04f 0e00 	mov.w	lr, #0
 8000220:	3c01      	subs	r4, #1
 8000222:	f300 80ab 	bgt.w	800037c <__aeabi_dmul+0x238>
 8000226:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800022a:	bfde      	ittt	le
 800022c:	2000      	movle	r0, #0
 800022e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000232:	bd70      	pople	{r4, r5, r6, pc}
 8000234:	f1c4 0400 	rsb	r4, r4, #0
 8000238:	3c20      	subs	r4, #32
 800023a:	da35      	bge.n	80002a8 <__aeabi_dmul+0x164>
 800023c:	340c      	adds	r4, #12
 800023e:	dc1b      	bgt.n	8000278 <__aeabi_dmul+0x134>
 8000240:	f104 0414 	add.w	r4, r4, #20
 8000244:	f1c4 0520 	rsb	r5, r4, #32
 8000248:	fa00 f305 	lsl.w	r3, r0, r5
 800024c:	fa20 f004 	lsr.w	r0, r0, r4
 8000250:	fa01 f205 	lsl.w	r2, r1, r5
 8000254:	ea40 0002 	orr.w	r0, r0, r2
 8000258:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800025c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000260:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000264:	fa21 f604 	lsr.w	r6, r1, r4
 8000268:	eb42 0106 	adc.w	r1, r2, r6
 800026c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000270:	bf08      	it	eq
 8000272:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000276:	bd70      	pop	{r4, r5, r6, pc}
 8000278:	f1c4 040c 	rsb	r4, r4, #12
 800027c:	f1c4 0520 	rsb	r5, r4, #32
 8000280:	fa00 f304 	lsl.w	r3, r0, r4
 8000284:	fa20 f005 	lsr.w	r0, r0, r5
 8000288:	fa01 f204 	lsl.w	r2, r1, r4
 800028c:	ea40 0002 	orr.w	r0, r0, r2
 8000290:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000294:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000298:	f141 0100 	adc.w	r1, r1, #0
 800029c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002a0:	bf08      	it	eq
 80002a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002a6:	bd70      	pop	{r4, r5, r6, pc}
 80002a8:	f1c4 0520 	rsb	r5, r4, #32
 80002ac:	fa00 f205 	lsl.w	r2, r0, r5
 80002b0:	ea4e 0e02 	orr.w	lr, lr, r2
 80002b4:	fa20 f304 	lsr.w	r3, r0, r4
 80002b8:	fa01 f205 	lsl.w	r2, r1, r5
 80002bc:	ea43 0302 	orr.w	r3, r3, r2
 80002c0:	fa21 f004 	lsr.w	r0, r1, r4
 80002c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002c8:	fa21 f204 	lsr.w	r2, r1, r4
 80002cc:	ea20 0002 	bic.w	r0, r0, r2
 80002d0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002d4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002d8:	bf08      	it	eq
 80002da:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002de:	bd70      	pop	{r4, r5, r6, pc}
 80002e0:	f094 0f00 	teq	r4, #0
 80002e4:	d10f      	bne.n	8000306 <__aeabi_dmul+0x1c2>
 80002e6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80002ea:	0040      	lsls	r0, r0, #1
 80002ec:	eb41 0101 	adc.w	r1, r1, r1
 80002f0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002f4:	bf08      	it	eq
 80002f6:	3c01      	subeq	r4, #1
 80002f8:	d0f7      	beq.n	80002ea <__aeabi_dmul+0x1a6>
 80002fa:	ea41 0106 	orr.w	r1, r1, r6
 80002fe:	f095 0f00 	teq	r5, #0
 8000302:	bf18      	it	ne
 8000304:	4770      	bxne	lr
 8000306:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800030a:	0052      	lsls	r2, r2, #1
 800030c:	eb43 0303 	adc.w	r3, r3, r3
 8000310:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000314:	bf08      	it	eq
 8000316:	3d01      	subeq	r5, #1
 8000318:	d0f7      	beq.n	800030a <__aeabi_dmul+0x1c6>
 800031a:	ea43 0306 	orr.w	r3, r3, r6
 800031e:	4770      	bx	lr
 8000320:	ea94 0f0c 	teq	r4, ip
 8000324:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000328:	bf18      	it	ne
 800032a:	ea95 0f0c 	teqne	r5, ip
 800032e:	d00c      	beq.n	800034a <__aeabi_dmul+0x206>
 8000330:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000334:	bf18      	it	ne
 8000336:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800033a:	d1d1      	bne.n	80002e0 <__aeabi_dmul+0x19c>
 800033c:	ea81 0103 	eor.w	r1, r1, r3
 8000340:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000344:	f04f 0000 	mov.w	r0, #0
 8000348:	bd70      	pop	{r4, r5, r6, pc}
 800034a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800034e:	bf06      	itte	eq
 8000350:	4610      	moveq	r0, r2
 8000352:	4619      	moveq	r1, r3
 8000354:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000358:	d019      	beq.n	800038e <__aeabi_dmul+0x24a>
 800035a:	ea94 0f0c 	teq	r4, ip
 800035e:	d102      	bne.n	8000366 <__aeabi_dmul+0x222>
 8000360:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000364:	d113      	bne.n	800038e <__aeabi_dmul+0x24a>
 8000366:	ea95 0f0c 	teq	r5, ip
 800036a:	d105      	bne.n	8000378 <__aeabi_dmul+0x234>
 800036c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000370:	bf1c      	itt	ne
 8000372:	4610      	movne	r0, r2
 8000374:	4619      	movne	r1, r3
 8000376:	d10a      	bne.n	800038e <__aeabi_dmul+0x24a>
 8000378:	ea81 0103 	eor.w	r1, r1, r3
 800037c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000380:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000384:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000388:	f04f 0000 	mov.w	r0, #0
 800038c:	bd70      	pop	{r4, r5, r6, pc}
 800038e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000392:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000396:	bd70      	pop	{r4, r5, r6, pc}

08000398 <__aeabi_drsub>:
 8000398:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800039c:	e002      	b.n	80003a4 <__adddf3>
 800039e:	bf00      	nop

080003a0 <__aeabi_dsub>:
 80003a0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003a4 <__adddf3>:
 80003a4:	b530      	push	{r4, r5, lr}
 80003a6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003aa:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ae:	ea94 0f05 	teq	r4, r5
 80003b2:	bf08      	it	eq
 80003b4:	ea90 0f02 	teqeq	r0, r2
 80003b8:	bf1f      	itttt	ne
 80003ba:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003be:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003c2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003c6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003ca:	f000 80e2 	beq.w	8000592 <__adddf3+0x1ee>
 80003ce:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003d2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003d6:	bfb8      	it	lt
 80003d8:	426d      	neglt	r5, r5
 80003da:	dd0c      	ble.n	80003f6 <__adddf3+0x52>
 80003dc:	442c      	add	r4, r5
 80003de:	ea80 0202 	eor.w	r2, r0, r2
 80003e2:	ea81 0303 	eor.w	r3, r1, r3
 80003e6:	ea82 0000 	eor.w	r0, r2, r0
 80003ea:	ea83 0101 	eor.w	r1, r3, r1
 80003ee:	ea80 0202 	eor.w	r2, r0, r2
 80003f2:	ea81 0303 	eor.w	r3, r1, r3
 80003f6:	2d36      	cmp	r5, #54	; 0x36
 80003f8:	bf88      	it	hi
 80003fa:	bd30      	pophi	{r4, r5, pc}
 80003fc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000400:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000404:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000408:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800040c:	d002      	beq.n	8000414 <__adddf3+0x70>
 800040e:	4240      	negs	r0, r0
 8000410:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000414:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000418:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800041c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000420:	d002      	beq.n	8000428 <__adddf3+0x84>
 8000422:	4252      	negs	r2, r2
 8000424:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000428:	ea94 0f05 	teq	r4, r5
 800042c:	f000 80a7 	beq.w	800057e <__adddf3+0x1da>
 8000430:	f1a4 0401 	sub.w	r4, r4, #1
 8000434:	f1d5 0e20 	rsbs	lr, r5, #32
 8000438:	db0d      	blt.n	8000456 <__adddf3+0xb2>
 800043a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800043e:	fa22 f205 	lsr.w	r2, r2, r5
 8000442:	1880      	adds	r0, r0, r2
 8000444:	f141 0100 	adc.w	r1, r1, #0
 8000448:	fa03 f20e 	lsl.w	r2, r3, lr
 800044c:	1880      	adds	r0, r0, r2
 800044e:	fa43 f305 	asr.w	r3, r3, r5
 8000452:	4159      	adcs	r1, r3
 8000454:	e00e      	b.n	8000474 <__adddf3+0xd0>
 8000456:	f1a5 0520 	sub.w	r5, r5, #32
 800045a:	f10e 0e20 	add.w	lr, lr, #32
 800045e:	2a01      	cmp	r2, #1
 8000460:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000464:	bf28      	it	cs
 8000466:	f04c 0c02 	orrcs.w	ip, ip, #2
 800046a:	fa43 f305 	asr.w	r3, r3, r5
 800046e:	18c0      	adds	r0, r0, r3
 8000470:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	d507      	bpl.n	800048a <__adddf3+0xe6>
 800047a:	f04f 0e00 	mov.w	lr, #0
 800047e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000482:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000486:	eb6e 0101 	sbc.w	r1, lr, r1
 800048a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800048e:	d31b      	bcc.n	80004c8 <__adddf3+0x124>
 8000490:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000494:	d30c      	bcc.n	80004b0 <__adddf3+0x10c>
 8000496:	0849      	lsrs	r1, r1, #1
 8000498:	ea5f 0030 	movs.w	r0, r0, rrx
 800049c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004a0:	f104 0401 	add.w	r4, r4, #1
 80004a4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004ac:	f080 809a 	bcs.w	80005e4 <__adddf3+0x240>
 80004b0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004b4:	bf08      	it	eq
 80004b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004ba:	f150 0000 	adcs.w	r0, r0, #0
 80004be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004c2:	ea41 0105 	orr.w	r1, r1, r5
 80004c6:	bd30      	pop	{r4, r5, pc}
 80004c8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004cc:	4140      	adcs	r0, r0
 80004ce:	eb41 0101 	adc.w	r1, r1, r1
 80004d2:	3c01      	subs	r4, #1
 80004d4:	bf28      	it	cs
 80004d6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004da:	d2e9      	bcs.n	80004b0 <__adddf3+0x10c>
 80004dc:	f091 0f00 	teq	r1, #0
 80004e0:	bf04      	itt	eq
 80004e2:	4601      	moveq	r1, r0
 80004e4:	2000      	moveq	r0, #0
 80004e6:	fab1 f381 	clz	r3, r1
 80004ea:	bf08      	it	eq
 80004ec:	3320      	addeq	r3, #32
 80004ee:	f1a3 030b 	sub.w	r3, r3, #11
 80004f2:	f1b3 0220 	subs.w	r2, r3, #32
 80004f6:	da0c      	bge.n	8000512 <__adddf3+0x16e>
 80004f8:	320c      	adds	r2, #12
 80004fa:	dd08      	ble.n	800050e <__adddf3+0x16a>
 80004fc:	f102 0c14 	add.w	ip, r2, #20
 8000500:	f1c2 020c 	rsb	r2, r2, #12
 8000504:	fa01 f00c 	lsl.w	r0, r1, ip
 8000508:	fa21 f102 	lsr.w	r1, r1, r2
 800050c:	e00c      	b.n	8000528 <__adddf3+0x184>
 800050e:	f102 0214 	add.w	r2, r2, #20
 8000512:	bfd8      	it	le
 8000514:	f1c2 0c20 	rsble	ip, r2, #32
 8000518:	fa01 f102 	lsl.w	r1, r1, r2
 800051c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000520:	bfdc      	itt	le
 8000522:	ea41 010c 	orrle.w	r1, r1, ip
 8000526:	4090      	lslle	r0, r2
 8000528:	1ae4      	subs	r4, r4, r3
 800052a:	bfa2      	ittt	ge
 800052c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000530:	4329      	orrge	r1, r5
 8000532:	bd30      	popge	{r4, r5, pc}
 8000534:	ea6f 0404 	mvn.w	r4, r4
 8000538:	3c1f      	subs	r4, #31
 800053a:	da1c      	bge.n	8000576 <__adddf3+0x1d2>
 800053c:	340c      	adds	r4, #12
 800053e:	dc0e      	bgt.n	800055e <__adddf3+0x1ba>
 8000540:	f104 0414 	add.w	r4, r4, #20
 8000544:	f1c4 0220 	rsb	r2, r4, #32
 8000548:	fa20 f004 	lsr.w	r0, r0, r4
 800054c:	fa01 f302 	lsl.w	r3, r1, r2
 8000550:	ea40 0003 	orr.w	r0, r0, r3
 8000554:	fa21 f304 	lsr.w	r3, r1, r4
 8000558:	ea45 0103 	orr.w	r1, r5, r3
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	f1c4 040c 	rsb	r4, r4, #12
 8000562:	f1c4 0220 	rsb	r2, r4, #32
 8000566:	fa20 f002 	lsr.w	r0, r0, r2
 800056a:	fa01 f304 	lsl.w	r3, r1, r4
 800056e:	ea40 0003 	orr.w	r0, r0, r3
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	fa21 f004 	lsr.w	r0, r1, r4
 800057a:	4629      	mov	r1, r5
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	f094 0f00 	teq	r4, #0
 8000582:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000586:	bf06      	itte	eq
 8000588:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800058c:	3401      	addeq	r4, #1
 800058e:	3d01      	subne	r5, #1
 8000590:	e74e      	b.n	8000430 <__adddf3+0x8c>
 8000592:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000596:	bf18      	it	ne
 8000598:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800059c:	d029      	beq.n	80005f2 <__adddf3+0x24e>
 800059e:	ea94 0f05 	teq	r4, r5
 80005a2:	bf08      	it	eq
 80005a4:	ea90 0f02 	teqeq	r0, r2
 80005a8:	d005      	beq.n	80005b6 <__adddf3+0x212>
 80005aa:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ae:	bf04      	itt	eq
 80005b0:	4619      	moveq	r1, r3
 80005b2:	4610      	moveq	r0, r2
 80005b4:	bd30      	pop	{r4, r5, pc}
 80005b6:	ea91 0f03 	teq	r1, r3
 80005ba:	bf1e      	ittt	ne
 80005bc:	2100      	movne	r1, #0
 80005be:	2000      	movne	r0, #0
 80005c0:	bd30      	popne	{r4, r5, pc}
 80005c2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005c6:	d105      	bne.n	80005d4 <__adddf3+0x230>
 80005c8:	0040      	lsls	r0, r0, #1
 80005ca:	4149      	adcs	r1, r1
 80005cc:	bf28      	it	cs
 80005ce:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005d2:	bd30      	pop	{r4, r5, pc}
 80005d4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005d8:	bf3c      	itt	cc
 80005da:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005de:	bd30      	popcc	{r4, r5, pc}
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005ec:	f04f 0000 	mov.w	r0, #0
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005f6:	bf1a      	itte	ne
 80005f8:	4619      	movne	r1, r3
 80005fa:	4610      	movne	r0, r2
 80005fc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000600:	bf1c      	itt	ne
 8000602:	460b      	movne	r3, r1
 8000604:	4602      	movne	r2, r0
 8000606:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800060a:	bf06      	itte	eq
 800060c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000610:	ea91 0f03 	teqeq	r1, r3
 8000614:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	bf00      	nop

0800061c <__aeabi_ui2d>:
 800061c:	f090 0f00 	teq	r0, #0
 8000620:	bf04      	itt	eq
 8000622:	2100      	moveq	r1, #0
 8000624:	4770      	bxeq	lr
 8000626:	b530      	push	{r4, r5, lr}
 8000628:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800062c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000630:	f04f 0500 	mov.w	r5, #0
 8000634:	f04f 0100 	mov.w	r1, #0
 8000638:	e750      	b.n	80004dc <__adddf3+0x138>
 800063a:	bf00      	nop

0800063c <__aeabi_i2d>:
 800063c:	f090 0f00 	teq	r0, #0
 8000640:	bf04      	itt	eq
 8000642:	2100      	moveq	r1, #0
 8000644:	4770      	bxeq	lr
 8000646:	b530      	push	{r4, r5, lr}
 8000648:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800064c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000650:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000654:	bf48      	it	mi
 8000656:	4240      	negmi	r0, r0
 8000658:	f04f 0100 	mov.w	r1, #0
 800065c:	e73e      	b.n	80004dc <__adddf3+0x138>
 800065e:	bf00      	nop

08000660 <__aeabi_f2d>:
 8000660:	0042      	lsls	r2, r0, #1
 8000662:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000666:	ea4f 0131 	mov.w	r1, r1, rrx
 800066a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800066e:	bf1f      	itttt	ne
 8000670:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000674:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000678:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800067c:	4770      	bxne	lr
 800067e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000682:	bf08      	it	eq
 8000684:	4770      	bxeq	lr
 8000686:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800068a:	bf04      	itt	eq
 800068c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000690:	4770      	bxeq	lr
 8000692:	b530      	push	{r4, r5, lr}
 8000694:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000698:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800069c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	e71c      	b.n	80004dc <__adddf3+0x138>
 80006a2:	bf00      	nop

080006a4 <__aeabi_ul2d>:
 80006a4:	ea50 0201 	orrs.w	r2, r0, r1
 80006a8:	bf08      	it	eq
 80006aa:	4770      	bxeq	lr
 80006ac:	b530      	push	{r4, r5, lr}
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	e00a      	b.n	80006ca <__aeabi_l2d+0x16>

080006b4 <__aeabi_l2d>:
 80006b4:	ea50 0201 	orrs.w	r2, r0, r1
 80006b8:	bf08      	it	eq
 80006ba:	4770      	bxeq	lr
 80006bc:	b530      	push	{r4, r5, lr}
 80006be:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006c2:	d502      	bpl.n	80006ca <__aeabi_l2d+0x16>
 80006c4:	4240      	negs	r0, r0
 80006c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006ca:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006ce:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006d6:	f43f aed8 	beq.w	800048a <__adddf3+0xe6>
 80006da:	f04f 0203 	mov.w	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ea:	bf18      	it	ne
 80006ec:	3203      	addne	r2, #3
 80006ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006f2:	f1c2 0320 	rsb	r3, r2, #32
 80006f6:	fa00 fc03 	lsl.w	ip, r0, r3
 80006fa:	fa20 f002 	lsr.w	r0, r0, r2
 80006fe:	fa01 fe03 	lsl.w	lr, r1, r3
 8000702:	ea40 000e 	orr.w	r0, r0, lr
 8000706:	fa21 f102 	lsr.w	r1, r1, r2
 800070a:	4414      	add	r4, r2
 800070c:	e6bd      	b.n	800048a <__adddf3+0xe6>
 800070e:	bf00      	nop

08000710 <__aeabi_d2f>:
 8000710:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000714:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000718:	bf24      	itt	cs
 800071a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800071e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000722:	d90d      	bls.n	8000740 <__aeabi_d2f+0x30>
 8000724:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000728:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800072c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000730:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000734:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000738:	bf08      	it	eq
 800073a:	f020 0001 	biceq.w	r0, r0, #1
 800073e:	4770      	bx	lr
 8000740:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000744:	d121      	bne.n	800078a <__aeabi_d2f+0x7a>
 8000746:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800074a:	bfbc      	itt	lt
 800074c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000750:	4770      	bxlt	lr
 8000752:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000756:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800075a:	f1c2 0218 	rsb	r2, r2, #24
 800075e:	f1c2 0c20 	rsb	ip, r2, #32
 8000762:	fa10 f30c 	lsls.w	r3, r0, ip
 8000766:	fa20 f002 	lsr.w	r0, r0, r2
 800076a:	bf18      	it	ne
 800076c:	f040 0001 	orrne.w	r0, r0, #1
 8000770:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000774:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000778:	fa03 fc0c 	lsl.w	ip, r3, ip
 800077c:	ea40 000c 	orr.w	r0, r0, ip
 8000780:	fa23 f302 	lsr.w	r3, r3, r2
 8000784:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000788:	e7cc      	b.n	8000724 <__aeabi_d2f+0x14>
 800078a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800078e:	d107      	bne.n	80007a0 <__aeabi_d2f+0x90>
 8000790:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000794:	bf1e      	ittt	ne
 8000796:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800079a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800079e:	4770      	bxne	lr
 80007a0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80007a4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80007a8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80007ac:	4770      	bx	lr
 80007ae:	bf00      	nop

080007b0 <Startup_CopySection>:
{
    /* construct pointers */
    uint8_t *d = dst; const uint8_t *s = src;

    /* some unrolling */
    for (; size >= 4; size -= 4)
 80007b0:	2a03      	cmp	r2, #3
 80007b2:	f100 0004 	add.w	r0, r0, #4
 80007b6:	f101 0104 	add.w	r1, r1, #4
 80007ba:	d800      	bhi.n	80007be <Startup_CopySection+0xe>
    switch (size) {
    case 3 : *d++ = *s++;
    case 2 : *d++ = *s++;
    case 1 : *d++ = *s++;
    }
}
 80007bc:	4770      	bx	lr
        *d++ = *s++, *d++ = *s++, *d++ = *s++, *d++ = *s++;
 80007be:	f811 3c04 	ldrb.w	r3, [r1, #-4]
 80007c2:	f800 3c04 	strb.w	r3, [r0, #-4]
 80007c6:	f811 3c03 	ldrb.w	r3, [r1, #-3]
 80007ca:	f800 3c03 	strb.w	r3, [r0, #-3]
 80007ce:	f811 3c02 	ldrb.w	r3, [r1, #-2]
 80007d2:	f800 3c02 	strb.w	r3, [r0, #-2]
 80007d6:	f811 3c01 	ldrb.w	r3, [r1, #-1]
 80007da:	f800 3c01 	strb.w	r3, [r0, #-1]
    for (; size >= 4; size -= 4)
 80007de:	3a04      	subs	r2, #4
 80007e0:	e7e6      	b.n	80007b0 <Startup_CopySection>
	...

080007e4 <StartHere>:
    }
}

void StartHere(void)
{
  asm volatile(
 80007e4:	f8df 0014 	ldr.w	r0, [pc, #20]	; 80007fc <StartHere+0x18>
 80007e8:	6801      	ldr	r1, [r0, #0]
 80007ea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ee:	6001      	str	r1, [r0, #0]
 80007f0:	f3bf 8f4f 	dsb	sy
 80007f4:	f3bf 8f6f 	isb	sy
	  "ORR     R1, R1, #(0xF << 20)\n\t"  // Set bits 20-23 to enable CP10 and CP11 coprocessors
	  "STR     R1, [R0]\n\t"              // Write back the modified value to the CPACR
	  "DSB\n\t"                           // Wait for store to complete
	  "ISB\n\t"                           // Reset pipeline now the FPU is enabled
  );
}
 80007f8:	4770      	bx	lr
 80007fa:	ed880000 	stc	0, cr0, [r8]
 80007fe:	e7fee000 	ldrb	lr, [lr, r0]!

08000800 <DefHndl_DefaultHandler>:
 */

/* default interrupt/exception handler */
void DefHndl_DefaultHandler(void)
{
    while (1);
 8000800:	e7fe      	b.n	8000800 <DefHndl_DefaultHandler>
	...

08000804 <microspeech_conv_layer>:
	}
}



void microspeech_conv_layer(){
 8000804:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000808:	4815      	ldr	r0, [pc, #84]	; (8000860 <microspeech_conv_layer+0x5c>)
 800080a:	4c16      	ldr	r4, [pc, #88]	; (8000864 <microspeech_conv_layer+0x60>)
    
    for (int i=0;i<R1; i++) {
        for (int j=0;j<C2; j++) {
            int16_t temp=0;
            for (int k=0;k<C1; k++){
                temp += WEIGHT_MATRIX[i*C1+k]*INPUT_MATRIX[k*C2+j];
 800080c:	4f16      	ldr	r7, [pc, #88]	; (8000868 <microspeech_conv_layer+0x64>)
    for (int i=0;i<R1; i++) {
 800080e:	2500      	movs	r5, #0
                temp += WEIGHT_MATRIX[i*C1+k]*INPUT_MATRIX[k*C2+j];
 8000810:	f44f 7cfc 	mov.w	ip, #504	; 0x1f8
        for (int j=0;j<C2; j++) {
 8000814:	2300      	movs	r3, #0
 8000816:	e014      	b.n	8000842 <microspeech_conv_layer+0x3e>
                temp += WEIGHT_MATRIX[i*C1+k]*INPUT_MATRIX[k*C2+j];
 8000818:	fb0c f901 	mul.w	r9, ip, r1
 800081c:	f916 8b01 	ldrsb.w	r8, [r6], #1
 8000820:	f91e 9009 	ldrsb.w	r9, [lr, r9]
            for (int k=0;k<C1; k++){
 8000824:	3101      	adds	r1, #1
                temp += WEIGHT_MATRIX[i*C1+k]*INPUT_MATRIX[k*C2+j];
 8000826:	fb09 2208 	mla	r2, r9, r8, r2
            for (int k=0;k<C1; k++){
 800082a:	2950      	cmp	r1, #80	; 0x50
                temp += WEIGHT_MATRIX[i*C1+k]*INPUT_MATRIX[k*C2+j];
 800082c:	b212      	sxth	r2, r2
            for (int k=0;k<C1; k++){
 800082e:	d1f3      	bne.n	8000818 <microspeech_conv_layer+0x14>
            }
 	        // OUTPUT_MATRIX_[i*C2+j] = temp;
            if(j<500){
 8000830:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
                OUTPUT_MATRIX[(i)*500+(j)]=temp;
 8000834:	bfb8      	it	lt
 8000836:	f844 2023 	strlt.w	r2, [r4, r3, lsl #2]
        for (int j=0;j<C2; j++) {
 800083a:	3301      	adds	r3, #1
 800083c:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 8000840:	d005      	beq.n	800084e <microspeech_conv_layer+0x4a>
            for (int k=0;k<C1; k++){
 8000842:	2100      	movs	r1, #0
void microspeech_conv_layer(){
 8000844:	4606      	mov	r6, r0
            int16_t temp=0;
 8000846:	460a      	mov	r2, r1
                temp += WEIGHT_MATRIX[i*C1+k]*INPUT_MATRIX[k*C2+j];
 8000848:	eb03 0e07 	add.w	lr, r3, r7
 800084c:	e7e4      	b.n	8000818 <microspeech_conv_layer+0x14>
    for (int i=0;i<R1; i++) {
 800084e:	3501      	adds	r5, #1
 8000850:	2d08      	cmp	r5, #8
 8000852:	f504 64fa 	add.w	r4, r4, #2000	; 0x7d0
 8000856:	f100 0050 	add.w	r0, r0, #80	; 0x50
 800085a:	d1db      	bne.n	8000814 <microspeech_conv_layer+0x10>
            }
        }
    }

}
 800085c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000860:	0800e9f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, fp, sp, lr, pc}
 8000864:	20007d20 	andcs	r7, r0, r0, lsr #26
 8000868:	08004c70 	stmdaeq	r0, {r4, r5, r6, sl, fp, lr}

0800086c <microspeech_bias_ReLu>:

void microspeech_bias_ReLu() {
 800086c:	b530      	push	{r4, r5, lr}
 800086e:	4a09      	ldr	r2, [pc, #36]	; (8000894 <microspeech_bias_ReLu+0x28>)
    for (int i=0; i<4000; i++) {
        int indx = i/500;
            OUTPUT_MATRIX[i] += param2[indx];
 8000870:	4c09      	ldr	r4, [pc, #36]	; (8000898 <microspeech_bias_ReLu+0x2c>)
    for (int i=0; i<4000; i++) {
 8000872:	2300      	movs	r3, #0
        int indx = i/500;
 8000874:	f44f 75fa 	mov.w	r5, #500	; 0x1f4
            OUTPUT_MATRIX[i] += param2[indx];
 8000878:	6810      	ldr	r0, [r2, #0]
        int indx = i/500;
 800087a:	fbb3 f1f5 	udiv	r1, r3, r5
            OUTPUT_MATRIX[i] += param2[indx];
 800087e:	f934 1011 	ldrsh.w	r1, [r4, r1, lsl #1]
    for (int i=0; i<4000; i++) {
 8000882:	3301      	adds	r3, #1
            OUTPUT_MATRIX[i] += param2[indx];
 8000884:	4401      	add	r1, r0
    for (int i=0; i<4000; i++) {
 8000886:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
            OUTPUT_MATRIX[i] += param2[indx];
 800088a:	f842 1b04 	str.w	r1, [r2], #4
    for (int i=0; i<4000; i++) {
 800088e:	d1f3      	bne.n	8000878 <microspeech_bias_ReLu+0xc>
    }
}
 8000890:	bd30      	pop	{r4, r5, pc}
 8000892:	bf00      	nop
 8000894:	20007d20 	andcs	r7, r0, r0, lsr #26
 8000898:	0800ec70 	stmdaeq	r0, {r4, r5, r6, sl, fp, sp, lr, pc}

0800089c <quantize_conv_layer>:

void quantize_conv_layer() {
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	b088      	sub	sp, #32
    int i, j;
    int sum_weight[8];
    for (int q=0; q<8; q++) {
        sum_weight[q] = 0;
 80008a0:	2220      	movs	r2, #32
 80008a2:	2100      	movs	r1, #0
 80008a4:	4668      	mov	r0, sp
 80008a6:	4d15      	ldr	r5, [pc, #84]	; (80008fc <quantize_conv_layer+0x60>)
 80008a8:	f000 f9f0 	bl	8000c8c <memset>
 80008ac:	466b      	mov	r3, sp
 80008ae:	2200      	movs	r2, #0
    }
    for(i=0; i<R1; i++) {
        for (j=0; j<C1; j++) {
 80008b0:	f853 0b04 	ldr.w	r0, [r3], #4
 80008b4:	18ac      	adds	r4, r5, r2
 80008b6:	2100      	movs	r1, #0
            sum_weight[i] += WEIGHT_MATRIX[i*C1 + j];
 80008b8:	f914 6b01 	ldrsb.w	r6, [r4], #1
        for (j=0; j<C1; j++) {
 80008bc:	3101      	adds	r1, #1
 80008be:	2950      	cmp	r1, #80	; 0x50
            sum_weight[i] += WEIGHT_MATRIX[i*C1 + j];
 80008c0:	4430      	add	r0, r6
        for (j=0; j<C1; j++) {
 80008c2:	d1f9      	bne.n	80008b8 <quantize_conv_layer+0x1c>
    for(i=0; i<R1; i++) {
 80008c4:	3250      	adds	r2, #80	; 0x50
 80008c6:	f5b2 7f20 	cmp.w	r2, #640	; 0x280
 80008ca:	f843 0c04 	str.w	r0, [r3, #-4]
 80008ce:	d1ef      	bne.n	80008b0 <quantize_conv_layer+0x14>
 80008d0:	4a0b      	ldr	r2, [pc, #44]	; (8000900 <quantize_conv_layer+0x64>)
        }
    }

    for (i=0; i<4000; i++) {
 80008d2:	2300      	movs	r3, #0
        int ind = (int) i/500;
 80008d4:	f44f 74fa 	mov.w	r4, #500	; 0x1f4
        OUTPUT_MATRIX[i] = OUTPUT_MATRIX[i] + (128*sum_weight[ind]);
 80008d8:	ad08      	add	r5, sp, #32
        int ind = (int) i/500;
 80008da:	fbb3 f0f4 	udiv	r0, r3, r4
        OUTPUT_MATRIX[i] = OUTPUT_MATRIX[i] + (128*sum_weight[ind]);
 80008de:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 80008e2:	6811      	ldr	r1, [r2, #0]
 80008e4:	f850 0c20 	ldr.w	r0, [r0, #-32]
    for (i=0; i<4000; i++) {
 80008e8:	3301      	adds	r3, #1
        OUTPUT_MATRIX[i] = OUTPUT_MATRIX[i] + (128*sum_weight[ind]);
 80008ea:	eb01 11c0 	add.w	r1, r1, r0, lsl #7
    for (i=0; i<4000; i++) {
 80008ee:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
        OUTPUT_MATRIX[i] = OUTPUT_MATRIX[i] + (128*sum_weight[ind]);
 80008f2:	f842 1b04 	str.w	r1, [r2], #4
    for (i=0; i<4000; i++) {
 80008f6:	d1ef      	bne.n	80008d8 <quantize_conv_layer+0x3c>
    }
}
 80008f8:	b008      	add	sp, #32
 80008fa:	bd70      	pop	{r4, r5, r6, pc}
 80008fc:	0800e9f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, fp, sp, lr, pc}
 8000900:	20007d20 	andcs	r7, r0, r0, lsr #26

08000904 <quantize_fc_layer>:

void quantize_fc_layer() {
 8000904:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000906:	b089      	sub	sp, #36	; 0x24
    int i, j;    
    int sum_weight[8];
    for (int q=0; q<8; q++) {
        sum_weight[q] = 0;
 8000908:	2220      	movs	r2, #32
 800090a:	2100      	movs	r1, #0
 800090c:	4668      	mov	r0, sp
 800090e:	4e14      	ldr	r6, [pc, #80]	; (8000960 <quantize_fc_layer+0x5c>)
 8000910:	f000 f9bc 	bl	8000c8c <memset>
 8000914:	2300      	movs	r3, #0
    }
    for(i=0; i<4000; i++) {
        for (j=0; j<4; j++) {
 8000916:	466c      	mov	r4, sp
 8000918:	199d      	adds	r5, r3, r6
void quantize_fc_layer() {
 800091a:	4669      	mov	r1, sp
 800091c:	2204      	movs	r2, #4
            sum_weight[j] += DENSE_MATRIX[i*4 + j];
 800091e:	680f      	ldr	r7, [r1, #0]
 8000920:	f915 0b01 	ldrsb.w	r0, [r5], #1
        for (j=0; j<4; j++) {
 8000924:	3a01      	subs	r2, #1
            sum_weight[j] += DENSE_MATRIX[i*4 + j];
 8000926:	4438      	add	r0, r7
 8000928:	f841 0b04 	str.w	r0, [r1], #4
        for (j=0; j<4; j++) {
 800092c:	d1f7      	bne.n	800091e <quantize_fc_layer+0x1a>
    for(i=0; i<4000; i++) {
 800092e:	3304      	adds	r3, #4
 8000930:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8000934:	d1ef      	bne.n	8000916 <quantize_fc_layer+0x12>
 8000936:	4a0b      	ldr	r2, [pc, #44]	; (8000964 <quantize_fc_layer+0x60>)
 8000938:	2004      	movs	r0, #4
        }
    }

    for (i=0; i<4; i++) {
        FINAL_OUT[i] = FINAL_OUT[i] + (128*sum_weight[i]);
 800093a:	e9d2 6500 	ldrd	r6, r5, [r2]
 800093e:	f854 3b04 	ldr.w	r3, [r4], #4
 8000942:	01d9      	lsls	r1, r3, #7
 8000944:	1989      	adds	r1, r1, r6
 8000946:	f842 1b08 	str.w	r1, [r2], #8
 800094a:	f343 6300 	sbfx	r3, r3, #24, #1
 800094e:	eb43 0305 	adc.w	r3, r3, r5
    for (i=0; i<4; i++) {
 8000952:	3801      	subs	r0, #1
        FINAL_OUT[i] = FINAL_OUT[i] + (128*sum_weight[i]);
 8000954:	f842 3c04 	str.w	r3, [r2, #-4]
    for (i=0; i<4; i++) {
 8000958:	d1ef      	bne.n	800093a <quantize_fc_layer+0x36>
    }
}
 800095a:	b009      	add	sp, #36	; 0x24
 800095c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800095e:	bf00      	nop
 8000960:	08000df0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl, fp}
 8000964:	20000000 	andcs	r0, r0, r0

08000968 <requantize_conv>:

void requantize_conv() {
 8000968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

    int64_t factor[8] = {1674350931,1535919972,2026360758,1174747100,1517546873,1302070198,1086796819,1779030479};
 800096c:	4c46      	ldr	r4, [pc, #280]	; (8000a88 <requantize_conv+0x120>)
 800096e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
void requantize_conv() {
 8000970:	b0b0      	sub	sp, #192	; 0xc0
    int64_t factor[8] = {1674350931,1535919972,2026360758,1174747100,1517546873,1302070198,1086796819,1779030479};
 8000972:	466d      	mov	r5, sp
 8000974:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000976:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000978:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800097a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800097c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800097e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    int64_t factor2[8] = {1099511627776,4398046511104,1099511627776,1099511627776,1099511627776,1099511627776,549755813888,1099511627776};
 8000982:	f104 0610 	add.w	r6, r4, #16
    int64_t factor[8] = {1674350931,1535919972,2026360758,1174747100,1517546873,1302070198,1086796819,1779030479};
 8000986:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    int64_t factor2[8] = {1099511627776,4398046511104,1099511627776,1099511627776,1099511627776,1099511627776,549755813888,1099511627776};
 800098a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800098c:	ad10      	add	r5, sp, #64	; 0x40
 800098e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000990:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000992:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000994:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000996:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000998:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
    int64_t factor3[8] = {41,43,41,41,41,41,40,41};
 800099c:	3450      	adds	r4, #80	; 0x50
    int64_t factor2[8] = {1099511627776,4398046511104,1099511627776,1099511627776,1099511627776,1099511627776,549755813888,1099511627776};
 800099e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    int64_t factor3[8] = {41,43,41,41,41,41,40,41};
 80009a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009a4:	ad20      	add	r5, sp, #128	; 0x80
 80009a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80009a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80009ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80009b0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80009b4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}

    for (int i=0; i<4000; i++) {
 80009b8:	4834      	ldr	r0, [pc, #208]	; (8000a8c <requantize_conv+0x124>)
 80009ba:	4935      	ldr	r1, [pc, #212]	; (8000a90 <requantize_conv+0x128>)
    int64_t factor3[8] = {41,43,41,41,41,41,40,41};
 80009bc:	4606      	mov	r6, r0
 80009be:	460d      	mov	r5, r1
    for (int i=0; i<4000; i++) {
 80009c0:	2400      	movs	r4, #0
        int ind = i/500;
 80009c2:	f44f 77fa 	mov.w	r7, #500	; 0x1f4
        OUTPUT64[i] = OUTPUT_MATRIX[i]*factor[ind] + factor2[ind];
 80009c6:	ab30      	add	r3, sp, #192	; 0xc0
        int ind = i/500;
 80009c8:	fbb4 fcf7 	udiv	ip, r4, r7
        OUTPUT64[i] = OUTPUT_MATRIX[i]*factor[ind] + factor2[ind];
 80009cc:	eb03 0ccc 	add.w	ip, r3, ip, lsl #3
 80009d0:	e95c 2330 	ldrd	r2, r3, [ip, #-192]	; 0xc0
 80009d4:	f856 eb04 	ldr.w	lr, [r6], #4
 80009d8:	ea4f 78ee 	mov.w	r8, lr, asr #31
 80009dc:	fb0e f303 	mul.w	r3, lr, r3
 80009e0:	fb08 3302 	mla	r3, r8, r2, r3
 80009e4:	fba2 2e0e 	umull	r2, lr, r2, lr
 80009e8:	4473      	add	r3, lr
 80009ea:	e95c ec20 	ldrd	lr, ip, [ip, #-128]	; 0x80
    for (int i=0; i<4000; i++) {
 80009ee:	3401      	adds	r4, #1
        OUTPUT64[i] = OUTPUT_MATRIX[i]*factor[ind] + factor2[ind];
 80009f0:	eb12 020e 	adds.w	r2, r2, lr
 80009f4:	eb43 030c 	adc.w	r3, r3, ip
    for (int i=0; i<4000; i++) {
 80009f8:	f5b4 6f7a 	cmp.w	r4, #4000	; 0xfa0
        OUTPUT64[i] = OUTPUT_MATRIX[i]*factor[ind] + factor2[ind];
 80009fc:	e9c5 2300 	strd	r2, r3, [r5]
 8000a00:	f105 0508 	add.w	r5, r5, #8
    for (int i=0; i<4000; i++) {
 8000a04:	d1df      	bne.n	80009c6 <requantize_conv+0x5e>
    }

    for (int i=0; i<4000; i++) {
 8000a06:	2500      	movs	r5, #0
        int ind = i/500;
 8000a08:	f44f 77fa 	mov.w	r7, #500	; 0x1f4
        OUTPUT64[i] +=  -128;
        if (OUTPUT64[i] < -128) {
            OUTPUT_MATRIX[i] = -128;
        }
        else if (OUTPUT64[i] > 127) {
            OUTPUT_MATRIX[i] = 127;
 8000a0c:	f04f 0c7f 	mov.w	ip, #127	; 0x7f
            OUTPUT_MATRIX[i] = -128;
 8000a10:	f06f 0e7f 	mvn.w	lr, #127	; 0x7f
        OUTPUT64[i] = OUTPUT64[i]>>factor3[ind];
 8000a14:	ae30      	add	r6, sp, #192	; 0xc0
        int ind = i/500;
 8000a16:	fbb5 f4f7 	udiv	r4, r5, r7
        OUTPUT64[i] = OUTPUT64[i]>>factor3[ind];
 8000a1a:	eb06 04c4 	add.w	r4, r6, r4, lsl #3
 8000a1e:	e9d1 3200 	ldrd	r3, r2, [r1]
 8000a22:	f854 4c40 	ldr.w	r4, [r4, #-64]
 8000a26:	f1c4 0820 	rsb	r8, r4, #32
 8000a2a:	f1b4 0620 	subs.w	r6, r4, #32
 8000a2e:	fa23 f304 	lsr.w	r3, r3, r4
 8000a32:	fa02 f808 	lsl.w	r8, r2, r8
 8000a36:	bf58      	it	pl
 8000a38:	fa42 f606 	asrpl.w	r6, r2, r6
 8000a3c:	ea43 0308 	orr.w	r3, r3, r8
 8000a40:	bf58      	it	pl
 8000a42:	4333      	orrpl	r3, r6
        OUTPUT64[i] +=  -128;
 8000a44:	3b80      	subs	r3, #128	; 0x80
        OUTPUT64[i] = OUTPUT64[i]>>factor3[ind];
 8000a46:	fa42 f204 	asr.w	r2, r2, r4
        OUTPUT64[i] +=  -128;
 8000a4a:	f142 32ff 	adc.w	r2, r2, #4294967295	; 0xffffffff
        if (OUTPUT64[i] < -128) {
 8000a4e:	f113 0f80 	cmn.w	r3, #128	; 0x80
 8000a52:	f101 0108 	add.w	r1, r1, #8
 8000a56:	f172 34ff 	sbcs.w	r4, r2, #4294967295	; 0xffffffff
        OUTPUT64[i] +=  -128;
 8000a5a:	e941 3202 	strd	r3, r2, [r1, #-8]
        if (OUTPUT64[i] < -128) {
 8000a5e:	da0a      	bge.n	8000a76 <requantize_conv+0x10e>
            OUTPUT_MATRIX[i] = -128;
 8000a60:	f8c0 e000 	str.w	lr, [r0]
    for (int i=0; i<4000; i++) {
 8000a64:	3501      	adds	r5, #1
 8000a66:	f5b5 6f7a 	cmp.w	r5, #4000	; 0xfa0
 8000a6a:	f100 0004 	add.w	r0, r0, #4
 8000a6e:	d1d1      	bne.n	8000a14 <requantize_conv+0xac>
    // for (int j=0; j<500; j++) {
    // for (int i=0; i<8; i++) {
    //     OUTPUT_TEST_F[count++] = OUTPUT_MATRIX[i*500 + j];
    //     }
    // }   
}
 8000a70:	b030      	add	sp, #192	; 0xc0
 8000a72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        else if (OUTPUT64[i] > 127) {
 8000a76:	2b80      	cmp	r3, #128	; 0x80
 8000a78:	f172 0200 	sbcs.w	r2, r2, #0
            OUTPUT_MATRIX[i] = 127;
 8000a7c:	bfac      	ite	ge
 8000a7e:	f8c0 c000 	strge.w	ip, [r0]
            OUTPUT_MATRIX[i] = OUTPUT64[i];
 8000a82:	6003      	strlt	r3, [r0, #0]
 8000a84:	e7ee      	b.n	8000a64 <requantize_conv+0xfc>
 8000a86:	bf00      	nop
 8000a88:	08000d30 	stmdaeq	r0, {r4, r5, r8, sl, fp}
 8000a8c:	20007d20 	andcs	r7, r0, r0, lsr #26
 8000a90:	20000020 	andcs	r0, r0, r0, lsr #32
 8000a94:	00000000 	andeq	r0, r0, r0

08000a98 <requantize_fc>:

int requantize_fc() {
 8000a98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

    int FINAL[4];
    for(int i=0; i<4; i++) {
        FINAL[i] = FINAL_OUT[i] + param4[i];
 8000a9c:	4b42      	ldr	r3, [pc, #264]	; (8000ba8 <requantize_fc+0x110>)
//USART2_write("Output Label9:\n");

    int FINAL8[4];
    // int FIN[4];
    for (int i=0; i<4; i++) {
        FINAL8[i] = (FINAL[i] * multiplier + pos_rounding_val) >> (total_right_shift + 1);
 8000a9e:	4d43      	ldr	r5, [pc, #268]	; (8000bac <requantize_fc+0x114>)
        FINAL[i] = FINAL_OUT[i] + param4[i];
 8000aa0:	681a      	ldr	r2, [r3, #0]
int requantize_fc() {
 8000aa2:	ed2d 8b02 	vpush	{d8}
 8000aa6:	b089      	sub	sp, #36	; 0x24
        FINAL[i] = FINAL_OUT[i] + param4[i];
 8000aa8:	f202 12b1 	addw	r2, r2, #433	; 0x1b1
 8000aac:	9200      	str	r2, [sp, #0]
 8000aae:	689a      	ldr	r2, [r3, #8]
 8000ab0:	f2a2 220e 	subw	r2, r2, #526	; 0x20e
 8000ab4:	9201      	str	r2, [sp, #4]
 8000ab6:	691a      	ldr	r2, [r3, #16]
 8000ab8:	699b      	ldr	r3, [r3, #24]
 8000aba:	3a60      	subs	r2, #96	; 0x60
 8000abc:	9202      	str	r2, [sp, #8]
 8000abe:	33bd      	adds	r3, #189	; 0xbd
 8000ac0:	a804      	add	r0, sp, #16
    for (int i=0; i<4; i++) {
 8000ac2:	2200      	movs	r2, #0
        FINAL[i] = FINAL_OUT[i] + param4[i];
 8000ac4:	9303      	str	r3, [sp, #12]
    for(int i=0; i<4; i++) {
 8000ac6:	466f      	mov	r7, sp
        FINAL[i] = FINAL_OUT[i] + param4[i];
 8000ac8:	4601      	mov	r1, r0
        FINAL8[i] = (FINAL[i] * multiplier + pos_rounding_val) >> (total_right_shift + 1);
 8000aca:	f44f 1480 	mov.w	r4, #1048576	; 0x100000
 8000ace:	4696      	mov	lr, r2
 8000ad0:	f857 6b04 	ldr.w	r6, [r7], #4
 8000ad4:	4623      	mov	r3, r4
 8000ad6:	46f4      	mov	ip, lr
 8000ad8:	fbc6 3c05 	smlal	r3, ip, r6, r5
 8000adc:	0d5b      	lsrs	r3, r3, #21
 8000ade:	ea43 23cc 	orr.w	r3, r3, ip, lsl #11
        FINAL8[i] += pos_rounding_val;       
 8000ae2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
    for (int i=0; i<4; i++) {
 8000ae6:	3201      	adds	r2, #1
        FINAL8[i] = FINAL8[i] >> (total_right_shift + 1);
 8000ae8:	155b      	asrs	r3, r3, #21
    for (int i=0; i<4; i++) {
 8000aea:	2a04      	cmp	r2, #4
        FINAL8[i] = FINAL8[i] >> (total_right_shift + 1);
 8000aec:	f841 3b04 	str.w	r3, [r1], #4
    for (int i=0; i<4; i++) {
 8000af0:	d1ee      	bne.n	8000ad0 <requantize_fc+0x38>
 8000af2:	4d2d      	ldr	r5, [pc, #180]	; (8000ba8 <requantize_fc+0x110>)
    }

//USART2_write("Output Label10:\n");

    for (int i=0; i<4; i++) {
 8000af4:	2100      	movs	r1, #0
    for (int i=0; i<4; i++) {
 8000af6:	462b      	mov	r3, r5
        FINAL_OUT[i] = FINAL8[i] + 19;
        if (FINAL_OUT[i] < -128) {
            FINAL_OUT[i] = -128;
        }
        else if (FINAL_OUT[i] > 127) {
            FINAL_OUT[i] = 127;
 8000af8:	267f      	movs	r6, #127	; 0x7f
 8000afa:	2700      	movs	r7, #0
            FINAL_OUT[i] = -128;
 8000afc:	f06f 087f 	mvn.w	r8, #127	; 0x7f
 8000b00:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
        FINAL_OUT[i] = FINAL8[i] + 19;
 8000b04:	f850 2b04 	ldr.w	r2, [r0], #4
 8000b08:	3213      	adds	r2, #19
        if (FINAL_OUT[i] < -128) {
 8000b0a:	f112 0f80 	cmn.w	r2, #128	; 0x80
 8000b0e:	da3c      	bge.n	8000b8a <requantize_fc+0xf2>
            FINAL_OUT[i] = -128;
 8000b10:	e9c3 8900 	strd	r8, r9, [r3]
    for (int i=0; i<4; i++) {
 8000b14:	3101      	adds	r1, #1
 8000b16:	2904      	cmp	r1, #4
 8000b18:	f103 0308 	add.w	r3, r3, #8
 8000b1c:	d1f2      	bne.n	8000b04 <requantize_fc+0x6c>
 8000b1e:	4b22      	ldr	r3, [pc, #136]	; (8000ba8 <requantize_fc+0x110>)
        else {
            FINAL_OUT[i] = FINAL_OUT[i];
        }
    }

    for (int i=0; i<4; i++) {
 8000b20:	2100      	movs	r1, #0
        FINAL_OUT[i] -= 19;
 8000b22:	e9d3 2000 	ldrd	r2, r0, [r3]
 8000b26:	3a13      	subs	r2, #19
 8000b28:	f843 2b08 	str.w	r2, [r3], #8
    for (int i=0; i<4; i++) {
 8000b2c:	f101 0101 	add.w	r1, r1, #1
        FINAL_OUT[i] -= 19;
 8000b30:	f140 30ff 	adc.w	r0, r0, #4294967295	; 0xffffffff
    for (int i=0; i<4; i++) {
 8000b34:	2904      	cmp	r1, #4
        FINAL_OUT[i] -= 19;
 8000b36:	f843 0c04 	str.w	r0, [r3, #-4]
    for (int i=0; i<4; i++) {
 8000b3a:	d1f2      	bne.n	8000b22 <requantize_fc+0x8a>

//USART2_write("Output Label12:\n");

    for (int i=0; i<4; i++) {
//USART2_write("Output Label14--:\n");
        FINAL_FLOAT[i] = FINAL_OUT[i] * 0.0979961;
 8000b3c:	a718      	add	r7, pc, #96	; (adr r7, 8000ba0 <requantize_fc+0x108>)
 8000b3e:	e9d7 6700 	ldrd	r6, r7, [r7]
    float max_val = -13456.0;
 8000b42:	ed9f 8a1b 	vldr	s16, [pc, #108]	; 8000bb0 <requantize_fc+0x118>
    for (int i=0; i<4; i++) {
 8000b46:	2400      	movs	r4, #0
    int max_idx = -1;
 8000b48:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
        FINAL_FLOAT[i] = FINAL_OUT[i] * 0.0979961;
 8000b4c:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8000b50:	f7ff fdb0 	bl	80006b4 <__aeabi_l2d>
 8000b54:	4632      	mov	r2, r6
 8000b56:	463b      	mov	r3, r7
 8000b58:	f7ff faf4 	bl	8000144 <__aeabi_dmul>
 8000b5c:	f7ff fdd8 	bl	8000710 <__aeabi_d2f>
 8000b60:	ee07 0a90 	vmov	s15, r0
//USART2_write("\n Output Label14:\n");

//USART2_write_int(max_val);
//USART2_write_int(FINAL_FLOAT[i]);

        if (max_val < FINAL_FLOAT[i]) {
 8000b64:	eef4 7ac8 	vcmpe.f32	s15, s16
 8000b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b6c:	bfc8      	it	gt
 8000b6e:	46a0      	movgt	r8, r4
    for (int i=0; i<4; i++) {
 8000b70:	f104 0401 	add.w	r4, r4, #1
//USART2_write("Output Label15:\n");
            max_val = FINAL_FLOAT[i];
 8000b74:	bfc8      	it	gt
 8000b76:	eeb0 8a67 	vmovgt.f32	s16, s15
    for (int i=0; i<4; i++) {
 8000b7a:	2c04      	cmp	r4, #4
 8000b7c:	d1e6      	bne.n	8000b4c <requantize_fc+0xb4>
    }
    // printf("Obtained label:%d\n", max_idx); 
//USART2_write("Output Label13:\n");

    return max_idx;   
}
 8000b7e:	4640      	mov	r0, r8
 8000b80:	b009      	add	sp, #36	; 0x24
 8000b82:	ecbd 8b02 	vpop	{d8}
 8000b86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        else if (FINAL_OUT[i] > 127) {
 8000b8a:	2a7f      	cmp	r2, #127	; 0x7f
        FINAL_OUT[i] = FINAL8[i] + 19;
 8000b8c:	ea4f 74e2 	mov.w	r4, r2, asr #31
 8000b90:	bfd4      	ite	le
 8000b92:	e9c3 2400 	strdle	r2, r4, [r3]
            FINAL_OUT[i] = 127;
 8000b96:	e9c3 6700 	strdgt	r6, r7, [r3]
 8000b9a:	e7bb      	b.n	8000b14 <requantize_fc+0x7c>
 8000b9c:	f3af 8000 	nop.w
 8000ba0:	bca2b31e 	stclt	3, cr11, [r2], #120	; 0x78
 8000ba4:	3fb91645 	svccc	0x00b91645
 8000ba8:	20000000 	andcs	r0, r0, r0
 8000bac:	6a203418 	bvs	880dc14 <__flash_sram_init_src_addr+0x7fef34>
 8000bb0:	c6524000 	ldrbgt	r4, [r2], -r0

08000bb4 <reshape_conv_output>:

void reshape_conv_output() {

   int i;
   for(i=0; i<4000; i++) {
    OUTPUT_MATRIX_COPY[i] = OUTPUT_MATRIX[i];
 8000bb4:	490e      	ldr	r1, [pc, #56]	; (8000bf0 <reshape_conv_output+0x3c>)
 8000bb6:	480f      	ldr	r0, [pc, #60]	; (8000bf4 <reshape_conv_output+0x40>)
 8000bb8:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
void reshape_conv_output() {
 8000bbc:	b538      	push	{r3, r4, r5, lr}
    OUTPUT_MATRIX_COPY[i] = OUTPUT_MATRIX[i];
 8000bbe:	f7ff fa27 	bl	8000010 <memcpy>
 8000bc2:	4a0b      	ldr	r2, [pc, #44]	; (8000bf0 <reshape_conv_output+0x3c>)
 8000bc4:	480b      	ldr	r0, [pc, #44]	; (8000bf4 <reshape_conv_output+0x40>)
   }
   int c1 = 0;
   for(i=0; i<500; i++) {
 8000bc6:	2100      	movs	r1, #0
void reshape_conv_output() {
 8000bc8:	4614      	mov	r4, r2
 8000bca:	2300      	movs	r3, #0
    for (int j=0; j<8; j++) {
        OUTPUT_MATRIX[c1++] = OUTPUT_MATRIX_COPY[i + j*500];
 8000bcc:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
 8000bd0:	f844 5b04 	str.w	r5, [r4], #4
    for (int j=0; j<8; j++) {
 8000bd4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8000bd8:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8000bdc:	d1f6      	bne.n	8000bcc <reshape_conv_output+0x18>
   for(i=0; i<500; i++) {
 8000bde:	3101      	adds	r1, #1
 8000be0:	f5b1 7ffa 	cmp.w	r1, #500	; 0x1f4
 8000be4:	f102 0220 	add.w	r2, r2, #32
 8000be8:	f100 0004 	add.w	r0, r0, #4
 8000bec:	d1ec      	bne.n	8000bc8 <reshape_conv_output+0x14>
    }
   }  
}
 8000bee:	bd38      	pop	{r3, r4, r5, pc}
 8000bf0:	20007d20 	andcs	r7, r0, r0, lsr #26
 8000bf4:	2000bba0 	andcs	fp, r0, r0, lsr #23

08000bf8 <microspeech_fc_layer>:

void microspeech_fc_layer(){
    int i,j,k;

    for (i=0; i<4; i++) {
        FINAL_OUT[i] = 0;
 8000bf8:	4b14      	ldr	r3, [pc, #80]	; (8000c4c <microspeech_fc_layer+0x54>)
    }

    for (i=0;i<1; i++) {
        for (j=0;j<C3; j++) {
            for (k=0;k<R3; k++){
                FINAL_OUT[i*C3+j] += OUTPUT_MATRIX[i*R3+k]*DENSE_MATRIX[k*C3+j];
 8000bfa:	f8df c058 	ldr.w	ip, [pc, #88]	; 8000c54 <microspeech_fc_layer+0x5c>
        FINAL_OUT[i] = 0;
 8000bfe:	2000      	movs	r0, #0
 8000c00:	2100      	movs	r1, #0
void microspeech_fc_layer(){
 8000c02:	b5f0      	push	{r4, r5, r6, r7, lr}
        FINAL_OUT[i] = 0;
 8000c04:	e9c3 0100 	strd	r0, r1, [r3]
 8000c08:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8000c0c:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8000c10:	e9c3 0106 	strd	r0, r1, [r3, #24]
            for (k=0;k<R3; k++){
 8000c14:	4e0e      	ldr	r6, [pc, #56]	; (8000c50 <microspeech_fc_layer+0x58>)
 8000c16:	e9d3 2500 	ldrd	r2, r5, [r3]
 8000c1a:	2400      	movs	r4, #0
 8000c1c:	3308      	adds	r3, #8
                FINAL_OUT[i*C3+j] += OUTPUT_MATRIX[i*R3+k]*DENSE_MATRIX[k*C3+j];
 8000c1e:	eb00 070c 	add.w	r7, r0, ip
 8000c22:	f917 1024 	ldrsb.w	r1, [r7, r4, lsl #2]
 8000c26:	f856 eb04 	ldr.w	lr, [r6], #4
 8000c2a:	fb0e f101 	mul.w	r1, lr, r1
 8000c2e:	188a      	adds	r2, r1, r2
            for (k=0;k<R3; k++){
 8000c30:	f104 0401 	add.w	r4, r4, #1
                FINAL_OUT[i*C3+j] += OUTPUT_MATRIX[i*R3+k]*DENSE_MATRIX[k*C3+j];
 8000c34:	eb45 75e1 	adc.w	r5, r5, r1, asr #31
            for (k=0;k<R3; k++){
 8000c38:	f5b4 6f7a 	cmp.w	r4, #4000	; 0xfa0
 8000c3c:	d1f1      	bne.n	8000c22 <microspeech_fc_layer+0x2a>
        for (j=0;j<C3; j++) {
 8000c3e:	3001      	adds	r0, #1
 8000c40:	2804      	cmp	r0, #4
 8000c42:	e943 2502 	strd	r2, r5, [r3, #-8]
 8000c46:	d1e5      	bne.n	8000c14 <microspeech_fc_layer+0x1c>
            }
        }
    }
}
 8000c48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	20000000 	andcs	r0, r0, r0
 8000c50:	20007d20 	andcs	r7, r0, r0, lsr #26
 8000c54:	08000df0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl, fp}

08000c58 <Main>:
    USART2_write("\t");    
}


int Main(void)
{
 8000c58:	b508      	push	{r3, lr}
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8000c5a:	4b0a      	ldr	r3, [pc, #40]	; (8000c84 <Main+0x2c>)
 8000c5c:	4a0a      	ldr	r2, [pc, #40]	; (8000c88 <Main+0x30>)
 8000c5e:	601a      	str	r2, [r3, #0]
        // *STRVR = 0xFFFFFF;  // max count
        // *STCVR = 0;         // force a re-load of the counter value register
        // *STCSR = 5;         // enable FCLK count without interrupt
        // // STCVR1 = *STCVR;
        // STCVR1 = 16777216;
        microspeech_conv_layer();
 8000c60:	f7ff fdd0 	bl	8000804 <microspeech_conv_layer>
        // // Configure Systick    
        // *STRVR = 0xFFFFFF;  // max count
        // *STCVR = 0;         // force a re-load of the counter value register
        // *STCSR = 5;         // enable FCLK count without interrupt
        // // STCVR1 = *STCVR;        
        quantize_conv_layer();
 8000c64:	f7ff fe1a 	bl	800089c <quantize_conv_layer>
        // // Configure Systick    
        // *STRVR = 0xFFFFFF;  // max count
        // *STCVR = 0;         // force a re-load of the counter value register
        // *STCSR = 5;         // enable FCLK count without interrupt
        // // STCVR1 = *STCVR;    
        microspeech_bias_ReLu();
 8000c68:	f7ff fe00 	bl	800086c <microspeech_bias_ReLu>
        // // Configure Systick    
        // *STRVR = 0xFFFFFF;  // max count
        // *STCVR = 0;         // force a re-load of the counter value register
        // *STCSR = 5;         // enable FCLK count without interrupt
        // // STCVR1 = *STCVR;        
        requantize_conv();
 8000c6c:	f7ff fe7c 	bl	8000968 <requantize_conv>
        // // Configure Systick    
        // *STRVR = 0xFFFFFF;  // max count
        // *STCVR = 0;         // force a re-load of the counter value register
        // *STCSR = 5;         // enable FCLK count without interrupt
        // // STCVR1 = *STCVR;        
        reshape_conv_output();
 8000c70:	f7ff ffa0 	bl	8000bb4 <reshape_conv_output>
        // // Configure Systick    
        // *STRVR = 0xFFFFFF;  // max count
        // *STCVR = 0;         // force a re-load of the counter value register
        // *STCSR = 5;         // enable FCLK count without interrupt
        // // STCVR1 = *STCVR;        
        microspeech_fc_layer();
 8000c74:	f7ff ffc0 	bl	8000bf8 <microspeech_fc_layer>
        // // Configure Systick    
        // *STRVR = 0xFFFFFF;  // max count
        // *STCVR = 0;         // force a re-load of the counter value register
        // *STCSR = 5;         // enable FCLK count without interrupt
        // // STCVR1 = *STCVR;        
        quantize_fc_layer();    
 8000c78:	f7ff fe44 	bl	8000904 <quantize_fc_layer>
        // // Configure Systick    
        // *STRVR = 0xFFFFFF;  // max count
        // *STCVR = 0;         // force a re-load of the counter value register
        // *STCSR = 5;         // enable FCLK count without interrupt
        // // STCVR1 = *STCVR;        
        obtained_label = requantize_fc();
 8000c7c:	f7ff ff0c 	bl	8000a98 <requantize_fc>
    // USART2_write("Output Label:");
    // USART2_write(time_string);
    // USART2_write("\n");

	return 0;
}
 8000c80:	2000      	movs	r0, #0
 8000c82:	bd08      	pop	{r3, pc}
 8000c84:	2000fa20 	andcs	pc, r0, r0, lsr #20
 8000c88:	04c4b400 	strbeq	fp, [r4], #1024	; 0x400

08000c8c <memset>:
 8000c8c:	0783      	lsls	r3, r0, #30
 8000c8e:	b530      	push	{r4, r5, lr}
 8000c90:	d048      	beq.n	8000d24 <memset+0x98>
 8000c92:	1e54      	subs	r4, r2, #1
 8000c94:	2a00      	cmp	r2, #0
 8000c96:	d03f      	beq.n	8000d18 <memset+0x8c>
 8000c98:	b2ca      	uxtb	r2, r1
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	e001      	b.n	8000ca2 <memset+0x16>
 8000c9e:	3c01      	subs	r4, #1
 8000ca0:	d33a      	bcc.n	8000d18 <memset+0x8c>
 8000ca2:	f803 2b01 	strb.w	r2, [r3], #1
 8000ca6:	079d      	lsls	r5, r3, #30
 8000ca8:	d1f9      	bne.n	8000c9e <memset+0x12>
 8000caa:	2c03      	cmp	r4, #3
 8000cac:	d92d      	bls.n	8000d0a <memset+0x7e>
 8000cae:	b2cd      	uxtb	r5, r1
 8000cb0:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8000cb4:	2c0f      	cmp	r4, #15
 8000cb6:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8000cba:	d936      	bls.n	8000d2a <memset+0x9e>
 8000cbc:	f1a4 0210 	sub.w	r2, r4, #16
 8000cc0:	f022 0c0f 	bic.w	ip, r2, #15
 8000cc4:	f103 0e20 	add.w	lr, r3, #32
 8000cc8:	44e6      	add	lr, ip
 8000cca:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 8000cce:	f103 0210 	add.w	r2, r3, #16
 8000cd2:	e942 5504 	strd	r5, r5, [r2, #-16]
 8000cd6:	e942 5502 	strd	r5, r5, [r2, #-8]
 8000cda:	3210      	adds	r2, #16
 8000cdc:	4572      	cmp	r2, lr
 8000cde:	d1f8      	bne.n	8000cd2 <memset+0x46>
 8000ce0:	f10c 0201 	add.w	r2, ip, #1
 8000ce4:	f014 0f0c 	tst.w	r4, #12
 8000ce8:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8000cec:	f004 0c0f 	and.w	ip, r4, #15
 8000cf0:	d013      	beq.n	8000d1a <memset+0x8e>
 8000cf2:	f1ac 0304 	sub.w	r3, ip, #4
 8000cf6:	f023 0303 	bic.w	r3, r3, #3
 8000cfa:	3304      	adds	r3, #4
 8000cfc:	4413      	add	r3, r2
 8000cfe:	f842 5b04 	str.w	r5, [r2], #4
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d1fb      	bne.n	8000cfe <memset+0x72>
 8000d06:	f00c 0403 	and.w	r4, ip, #3
 8000d0a:	b12c      	cbz	r4, 8000d18 <memset+0x8c>
 8000d0c:	b2ca      	uxtb	r2, r1
 8000d0e:	441c      	add	r4, r3
 8000d10:	f803 2b01 	strb.w	r2, [r3], #1
 8000d14:	429c      	cmp	r4, r3
 8000d16:	d1fb      	bne.n	8000d10 <memset+0x84>
 8000d18:	bd30      	pop	{r4, r5, pc}
 8000d1a:	4664      	mov	r4, ip
 8000d1c:	4613      	mov	r3, r2
 8000d1e:	2c00      	cmp	r4, #0
 8000d20:	d1f4      	bne.n	8000d0c <memset+0x80>
 8000d22:	e7f9      	b.n	8000d18 <memset+0x8c>
 8000d24:	4603      	mov	r3, r0
 8000d26:	4614      	mov	r4, r2
 8000d28:	e7bf      	b.n	8000caa <memset+0x1e>
 8000d2a:	461a      	mov	r2, r3
 8000d2c:	46a4      	mov	ip, r4
 8000d2e:	e7e0      	b.n	8000cf2 <memset+0x66>
 8000d30:	63cc9153 	bicvs	r9, ip, #-1073741804	; 0xc0000014
 8000d34:	00000000 	andeq	r0, r0, r0
 8000d38:	5b8c4764 	blpl	6312ad0 <__flash_size+0x6292ad0>
 8000d3c:	00000000 	andeq	r0, r0, r0
 8000d40:	78c7cfb6 	stmiavc	r7, {r1, r2, r4, r5, r7, r8, r9, sl, fp, lr, pc}^
 8000d44:	00000000 	andeq	r0, r0, r0
 8000d48:	460537dc 			; <UNDEFINED> instruction: 0x460537dc
 8000d4c:	00000000 	andeq	r0, r0, r0
 8000d50:	5a73ed79 	bpl	9cfc33c <__flash_sram_init_src_addr+0x1ced65c>
 8000d54:	00000000 	andeq	r0, r0, r0
 8000d58:	4d9c03b6 	ldcmi	3, cr0, [ip, #728]	; 0x2d8
 8000d5c:	00000000 	andeq	r0, r0, r0
 8000d60:	40c73413 	sbcmi	r3, r7, r3, lsl r4
 8000d64:	00000000 	andeq	r0, r0, r0
 8000d68:	6a09d9cf 	bvs	82774ac <__flash_sram_init_src_addr+0x2687cc>
	...
 8000d74:	00000100 	andeq	r0, r0, r0, lsl #2
 8000d78:	00000000 	andeq	r0, r0, r0
 8000d7c:	00000400 	andeq	r0, r0, r0, lsl #8
 8000d80:	00000000 	andeq	r0, r0, r0
 8000d84:	00000100 	andeq	r0, r0, r0, lsl #2
 8000d88:	00000000 	andeq	r0, r0, r0
 8000d8c:	00000100 	andeq	r0, r0, r0, lsl #2
 8000d90:	00000000 	andeq	r0, r0, r0
 8000d94:	00000100 	andeq	r0, r0, r0, lsl #2
 8000d98:	00000000 	andeq	r0, r0, r0
 8000d9c:	00000100 	andeq	r0, r0, r0, lsl #2
 8000da0:	00000000 	andeq	r0, r0, r0
 8000da4:	00000080 	andeq	r0, r0, r0, lsl #1
 8000da8:	00000000 	andeq	r0, r0, r0
 8000dac:	00000100 	andeq	r0, r0, r0, lsl #2
 8000db0:	00000029 	andeq	r0, r0, r9, lsr #32
 8000db4:	00000000 	andeq	r0, r0, r0
 8000db8:	0000002b 	andeq	r0, r0, fp, lsr #32
 8000dbc:	00000000 	andeq	r0, r0, r0
 8000dc0:	00000029 	andeq	r0, r0, r9, lsr #32
 8000dc4:	00000000 	andeq	r0, r0, r0
 8000dc8:	00000029 	andeq	r0, r0, r9, lsr #32
 8000dcc:	00000000 	andeq	r0, r0, r0
 8000dd0:	00000029 	andeq	r0, r0, r9, lsr #32
 8000dd4:	00000000 	andeq	r0, r0, r0
 8000dd8:	00000029 	andeq	r0, r0, r9, lsr #32
 8000ddc:	00000000 	andeq	r0, r0, r0
 8000de0:	00000028 	andeq	r0, r0, r8, lsr #32
 8000de4:	00000000 	andeq	r0, r0, r0
 8000de8:	00000029 	andeq	r0, r0, r9, lsr #32
 8000dec:	00000000 	andeq	r0, r0, r0

08000df0 <DENSE_MATRIX>:
 8000df0:	060804ff 			; <UNDEFINED> instruction: 0x060804ff
 8000df4:	f006f4f9 			; <UNDEFINED> instruction: 0xf006f4f9
 8000df8:	151815fd 	ldrne	r1, [r8, #-1533]	; 0xfffffa03
 8000dfc:	14060f0a 	strne	r0, [r6], #-3850	; 0xfffff0f6
 8000e00:	130c1007 	movwne	r1, #49159	; 0xc007
 8000e04:	20131808 	andscs	r1, r3, r8, lsl #16
 8000e08:	1bfdd607 	blne	7f7662c <__flash_size+0x7ef662c>
 8000e0c:	de092903 	vmlale.f16	s4, s18, s6	; <UNPREDICTABLE>
 8000e10:	10131007 	andsne	r1, r3, r7
 8000e14:	052604f2 	streq	r0, [r6, #-1266]!	; 0xfffffb0e
 8000e18:	33121cd1 	tstcc	r2, #53504	; 0xd100
 8000e1c:	f8f4ef09 			; <UNDEFINED> instruction: 0xf8f4ef09
 8000e20:	08ef0ff0 	stmiaeq	pc!, {r4, r5, r6, r7, r8, r9, sl, fp}^	; <UNPREDICTABLE>
 8000e24:	04000ce9 	streq	r0, [r0], #-3305	; 0xfffff317
 8000e28:	17f5c728 	ldrbne	ip, [r5, r8, lsr #14]!
 8000e2c:	0d280409 	cfstrseq	mvf0, [r8, #-36]!	; 0xffffffdc
 8000e30:	0f18fedf 	svceq	0x0018fedf
 8000e34:	f6feeb05 			; <UNDEFINED> instruction: 0xf6feeb05
 8000e38:	0104fffa 	strdeq	pc, [r4, -sl]
 8000e3c:	ed0ef5f0 	cfstr32	mvfx15, [lr, #-960]	; 0xfffffc40
 8000e40:	2821e3e8 	stmdacs	r1!, {r3, r5, r6, r7, r8, r9, sp, lr, pc}
 8000e44:	251a15e3 	ldrcs	r1, [sl, #-1507]	; 0xfffffa1d
 8000e48:	1c0afe13 	stcne	14, cr15, [sl], {19}
 8000e4c:	131ecb0e 	tstne	lr, #14336	; 0x3800
 8000e50:	fb091008 	blx	8244e7a <__flash_sram_init_src_addr+0x23619a>
 8000e54:	eaf0ffef 	b	7c40e18 <__flash_size+0x7bc0e18>
 8000e58:	fb0d12d3 	blx	83459ae <__flash_sram_init_src_addr+0x336cce>
 8000e5c:	f30ffbee 	vqrdmulh.s<illegal width 8>	<illegal reg q7.5>, <illegal reg q15.5>, q15
 8000e60:	1cece40f 	cfstrdne	mvd14, [ip], #60	; 0x3c
 8000e64:	f9f3ebe8 			; <UNDEFINED> instruction: 0xf9f3ebe8
 8000e68:	1f17f9eb 	svcne	0x0017f9eb
 8000e6c:	f0220014 			; <UNDEFINED> instruction: 0xf0220014
 8000e70:	fb0002f7 	blx	8001a56 <DENSE_MATRIX+0xc66>
 8000e74:	17ecf1ed 	strbne	pc, [ip, sp, ror #3]!	; <UNPREDICTABLE>
 8000e78:	f80e14fd 			; <UNDEFINED> instruction: 0xf80e14fd
 8000e7c:	ff01131f 			; <UNDEFINED> instruction: 0xff01131f
 8000e80:	10e901e8 	rscne	r0, r9, r8, ror #3
 8000e84:	f70802d5 			; <UNDEFINED> instruction: 0xf70802d5
 8000e88:	0b09f9eb 	bleq	827f63c <__flash_sram_init_src_addr+0x27095c>
 8000e8c:	24f201fc 	ldrbtcs	r0, [r2], #508	; 0x1fc
 8000e90:	04f2060e 	ldrbteq	r0, [r2], #1550	; 0x60e
 8000e94:	00080cf4 	strdeq	r0, [r8], -r4
 8000e98:	0df0f5f7 	cfldr64eq	mvdx15, [r0, #988]!	; 0x3dc
 8000e9c:	0c0b0a07 			; <UNDEFINED> instruction: 0x0c0b0a07
 8000ea0:	f7d91e05 			; <UNDEFINED> instruction: 0xf7d91e05
 8000ea4:	0a0901ea 	beq	8241654 <__flash_sram_init_src_addr+0x232974>
 8000ea8:	161419f6 			; <UNDEFINED> instruction: 0x161419f6
 8000eac:	13f50e1f 	mvnsne	r0, #496	; 0x1f0
 8000eb0:	f8f605f8 			; <UNDEFINED> instruction: 0xf8f605f8
 8000eb4:	0504f5db 	streq	pc, [r4, #-1499]	; 0xfffffa25
 8000eb8:	0a190adc 	beq	8643a30 <__flash_sram_init_src_addr+0x634d50>
 8000ebc:	f1f4ff0b 			; <UNDEFINED> instruction: 0xf1f4ff0b
 8000ec0:	f511ff03 	pldw	[r1, #-3843]	; 0xfffff0fd
 8000ec4:	eee9f2dd 	mcr	2, 7, pc, cr9, cr13, {6}	; <UNPREDICTABLE>
 8000ec8:	f8f2fbd8 			; <UNDEFINED> instruction: 0xf8f2fbd8
 8000ecc:	140ddbf3 	strne	sp, [sp], #-3059	; 0xfffff40d
 8000ed0:	0e20f80f 	cdpeq	8, 2, cr15, cr0, cr15, {0}
 8000ed4:	ed170619 	ldc	6, cr0, [r7, #-100]	; 0xffffff9c
 8000ed8:	fe0a17e1 	cdp2	7, 0, cr1, cr10, cr1, {7}
 8000edc:	1b05f209 	blne	817d708 <__flash_sram_init_src_addr+0x16ea28>
 8000ee0:	fe0cf7fc 	mcr2	7, 0, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
 8000ee4:	17040de4 	strne	r0, [r4, -r4, ror #27]
 8000ee8:	13010e02 	movwne	r0, #7682	; 0x1e02
 8000eec:	10fdf404 	rscsne	pc, sp, r4, lsl #8
 8000ef0:	12f4faf1 	rscsne	pc, r4, #987136	; 0xf1000
 8000ef4:	21fbf704 	mvnscs	pc, r4, lsl #14
 8000ef8:	1c1b14eb 	cfldrsne	mvf1, [fp], {235}	; 0xeb
 8000efc:	fa0cdbf3 	blx	8337ed0 <__flash_sram_init_src_addr+0x3291f0>
 8000f00:	e5f2e01e 	ldrb	lr, [r2, #30]!
 8000f04:	0b0bfd06 	bleq	8300324 <__flash_sram_init_src_addr+0x2f1644>
 8000f08:	08ff08fd 	ldmeq	pc!, {r0, r2, r3, r4, r5, r6, r7, fp}^	; <UNPREDICTABLE>
 8000f0c:	0cfe1611 	ldcleq	6, cr1, [lr], #68	; 0x44
 8000f10:	1001f7fc 	strdne	pc, [r1], -ip
 8000f14:	1bd816fa 	blne	7606b04 <__flash_size+0x7586b04>
 8000f18:	03fafcf6 	mvnseq	pc, #62976	; 0xf600
 8000f1c:	ef0e091f 	svc	0x000e091f
 8000f20:	0df5270f 	ldcleq	7, cr2, [r5, #60]!	; 0x3c
 8000f24:	05140702 	ldreq	r0, [r4, #-1794]	; 0xfffff8fe
 8000f28:	0af909f5 	beq	7e43704 <__flash_size+0x7dc3704>
 8000f2c:	f001fbf7 			; <UNDEFINED> instruction: 0xf001fbf7
 8000f30:	04040aff 	streq	r0, [r4], #-2815	; 0xfffff501
 8000f34:	11f8fc24 	mvnsne	pc, r4, lsr #24
 8000f38:	15fa0cdf 	ldrbne	r0, [sl, #3295]!	; 0xcdf
 8000f3c:	0002e4f7 	strdeq	lr, [r2], -r7
 8000f40:	fde8dbf8 	stc2l	11, cr13, [r8, #992]!	; 0x3e0	; <UNPREDICTABLE>
 8000f44:	eff9eef3 	svc	0x00f9eef3
 8000f48:	02f9fff6 	rscseq	pc, r9, #984	; 0x3d8
 8000f4c:	18ea10e9 	stmiane	sl!, {r0, r3, r5, r6, r7, ip}^
 8000f50:	f4f1f3ef 			; <UNDEFINED> instruction: 0xf4f1f3ef
 8000f54:	09070903 	stmdbeq	r7, {r0, r1, r8, fp}
 8000f58:	fafffadd 	blx	7fffad4 <__flash_size+0x7f7fad4>
 8000f5c:	f61ef4f2 	pldw	[lr], -r2	; <illegal shifter operand>
 8000f60:	02012328 	andeq	r2, r1, #40, 6	; 0xa0000000
 8000f64:	f70bf3e1 			; <UNDEFINED> instruction: 0xf70bf3e1
 8000f68:	fdf7f4f2 	ldc2l	4, cr15, [r7, #968]!	; 0x3c8
 8000f6c:	130a1922 	movwne	r1, #43298	; 0xa922
 8000f70:	eff7fff4 	svc	0x00f7fff4
 8000f74:	130cfa09 	movwne	pc, #51721	; 0xca09	; <UNPREDICTABLE>
 8000f78:	f7fdfff7 			; <UNDEFINED> instruction: 0xf7fdfff7
 8000f7c:	f9ec19f9 			; <UNDEFINED> instruction: 0xf9ec19f9
 8000f80:	17f30ff0 			; <UNDEFINED> instruction: 0x17f30ff0
 8000f84:	0f0511d4 	svceq	0x000511d4
 8000f88:	faf8edf9 	blx	7e3c774 <__flash_size+0x7dbc774>
 8000f8c:	f8daecee 			; <UNDEFINED> instruction: 0xf8daecee
 8000f90:	150bf8ff 	strne	pc, [fp, #-2303]	; 0xfffff701
 8000f94:	ff150f14 			; <UNDEFINED> instruction: 0xff150f14
 8000f98:	04f610da 	ldrbteq	r1, [r6], #218	; 0xda
 8000f9c:	efeef3f3 	svc	0x00eef3f3
 8000fa0:	f0f9ff11 			; <UNDEFINED> instruction: 0xf0f9ff11
 8000fa4:	15100be2 	ldrne	r0, [r0, #-3042]	; 0xfffff41e
 8000fa8:	fafaf7f6 	blx	7ebef88 <__flash_size+0x7e3ef88>
 8000fac:	fefe060c 	cdp2	6, 15, cr0, cr14, cr12, {0}
 8000fb0:	f0080bf2 			; <UNDEFINED> instruction: 0xf0080bf2
 8000fb4:	f4f00eeb 			; <UNDEFINED> instruction: 0xf4f00eeb
 8000fb8:	ede607f8 	stcl	7, cr0, [r6, #992]!	; 0x3e0
 8000fbc:	06ece4e8 	strbteq	lr, [ip], r8, ror #9
 8000fc0:	1c0518e3 	stcne	8, cr1, [r5], {227}	; 0xe3
 8000fc4:	02ff0a08 	rscseq	r0, pc, #8, 20	; 0x8000
 8000fc8:	fb150802 	blx	8542fda <__flash_sram_init_src_addr+0x5342fa>
 8000fcc:	f7190e17 			; <UNDEFINED> instruction: 0xf7190e17
 8000fd0:	051f02f4 	ldreq	r0, [pc, #-756]	; 8000ce4 <memset+0x58>
 8000fd4:	fb110a0b 	blx	844380a <__flash_sram_init_src_addr+0x434b2a>
 8000fd8:	0cfc050c 	cfldr64eq	mvdx0, [ip], #48	; 0x30
 8000fdc:	ef091927 	svc	0x00091927
 8000fe0:	f40802e6 	vst1.64	{d0-d3}, [r8 :128], r6
 8000fe4:	f001f302 			; <UNDEFINED> instruction: 0xf001f302
 8000fe8:	f606fe03 			; <UNDEFINED> instruction: 0xf606fe03
 8000fec:	ecfefef9 	ldcl	14, cr15, [lr], #996	; 0x3e4
 8000ff0:	17040b14 	smladne	r4, r4, fp, r0
 8000ff4:	f3080f18 	vmaxnm.f32	d0, d8, d8
 8000ff8:	f5fbfcf6 			; <UNDEFINED> instruction: 0xf5fbfcf6
 8000ffc:	effbfaeb 	svc	0x00fbfaeb
 8001000:	0208051f 	andeq	r0, r8, #130023424	; 0x7c00000
 8001004:	fdf4f90c 	ldc2l	9, cr15, [r4, #24]!	; <UNPREDICTABLE>
 8001008:	e5f6e2f1 	ldrb	lr, [r6, #753]!	; 0x2f1
 800100c:	2128f9ee 	msrcs	CPSR_f, lr, ror #19
 8001010:	0c101bfc 			; <UNDEFINED> instruction: 0x0c101bfc
 8001014:	f1f9f708 			; <UNDEFINED> instruction: 0xf1f9f708
 8001018:	1e280ff0 	mcrne	15, 1, r0, cr8, cr0, {7}
 800101c:	080b07fe 	stmdaeq	fp, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl}
 8001020:	f1f8fcfd 			; <UNDEFINED> instruction: 0xf1f8fcfd
 8001024:	0b0d12ee 	bleq	8345be4 <__flash_sram_init_src_addr+0x336f04>
 8001028:	f701fe17 			; <UNDEFINED> instruction: 0xf701fe17
 800102c:	090001fd 	stmdbeq	r0, {r0, r2, r3, r4, r5, r6, r7, r8}
 8001030:	1dfffd1c 	ldclne	13, cr15, [pc, #112]!	; 80010a8 <DENSE_MATRIX+0x2b8>
 8001034:	f202f0ef 	vhadd.s8	<illegal reg q7.5>, q9, <illegal reg q15.5>
 8001038:	f90504fd 			; <UNDEFINED> instruction: 0xf90504fd
 800103c:	f208f4de 	vqshl.s8	<illegal reg q7.5>, q7, q12
 8001040:	fbeafd04 	blx	7ac045a <__flash_size+0x7a4045a>
 8001044:	0ee90705 	cdpeq	7, 14, cr0, cr9, cr5, {0}
 8001048:	edf4f2f0 	lfm	f7, 3, [r4, #960]!	; 0x3c0
 800104c:	f8f60431 			; <UNDEFINED> instruction: 0xf8f60431
 8001050:	fa0104fa 	blx	8042440 <__flash_sram_init_src_addr+0x33760>
 8001054:	ddea070b 	stclle	7, cr0, [sl, #44]!	; 0x2c
 8001058:	f0dfefdc 			; <UNDEFINED> instruction: 0xf0dfefdc
 800105c:	fd1f0c0d 	ldc2	12, cr0, [pc, #-52]	; 8001030 <DENSE_MATRIX+0x240>
 8001060:	dbfeeded 	blle	7fbc81c <__flash_size+0x7f3c81c>
 8001064:	1a0a0ef5 	bne	8284c40 <__flash_sram_init_src_addr+0x275f60>
 8001068:	f4f9f6fa 			; <UNDEFINED> instruction: 0xf4f9f6fa
 800106c:	eff7eff4 	svc	0x00f7eff4
 8001070:	0c0c0808 	stceq	8, cr0, [ip], {8}
 8001074:	061b070c 	ldreq	r0, [fp], -ip, lsl #14
 8001078:	0f0604d7 	svceq	0x000604d7
 800107c:	dfede91e 	svcle	0x00ede91e
 8001080:	e2f6f315 	rscs	pc, r6, #1409286144	; 0x54000000
 8001084:	06f22003 	ldrbteq	r2, [r2], r3
 8001088:	0603daf5 			; <UNDEFINED> instruction: 0x0603daf5
 800108c:	ee031502 	cfsh32	mvfx1, mvfx3, #2
 8001090:	fafdf8f4 	blx	7f7f468 <__flash_size+0x7eff468>
 8001094:	0d04fffb 	stceq	15, cr15, [r4, #-1004]	; 0xfffffc14
 8001098:	17f5eced 	ldrbne	lr, [r5, sp, ror #25]!
 800109c:	fc10e001 	ldc2	0, cr14, [r0], {1}
 80010a0:	f90af6fe 			; <UNDEFINED> instruction: 0xf90af6fe
 80010a4:	150bffd6 	strne	pc, [fp, #-4054]	; 0xfffff02a
 80010a8:	1af4e91f 	bne	7d3b52c <__flash_size+0x7cbb52c>
 80010ac:	e4f808fd 	ldrbt	r0, [r8], #2301	; 0x8fd
 80010b0:	fbf101fd 	blx	7c418ae <__flash_size+0x7bc18ae>
 80010b4:	0ce7100e 	stcleq	0, cr1, [r7], #56	; 0x38
 80010b8:	1a05f0fa 	bne	817d4a8 <__flash_sram_init_src_addr+0x16e7c8>
 80010bc:	fcfefc06 	ldc2l	12, cr15, [lr], #24
 80010c0:	1be7e9f1 	blne	79fb88c <__flash_size+0x797b88c>
 80010c4:	040b08f9 	streq	r0, [fp], #-2297	; 0xfffff707
 80010c8:	07f1e8e2 	ldrbeq	lr, [r1, r2, ror #17]!
 80010cc:	20ecf516 	rsccs	pc, ip, r6, lsl r5	; <UNPREDICTABLE>
 80010d0:	fff4f8e9 			; <UNDEFINED> instruction: 0xfff4f8e9
 80010d4:	09ece5f1 	stmibeq	ip!, {r0, r4, r5, r6, r7, r8, sl, sp, lr, pc}^
 80010d8:	0f061703 	svceq	0x00061703
 80010dc:	f2eee60d 	vsubhn.i64	d30, q7, <illegal reg q6.5>
 80010e0:	26de030d 	ldrbcs	r0, [lr], sp, lsl #6
 80010e4:	1905fcdf 	stmdbne	r5, {r0, r1, r2, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
 80010e8:	1f1b09f9 	svcne	0x001b09f9
 80010ec:	0dfef51a 	cfldr64eq	mvdx15, [lr, #104]!	; 0x68
 80010f0:	0213dd0e 	andseq	sp, r3, #896	; 0x380
 80010f4:	16f3f2f6 			; <UNDEFINED> instruction: 0x16f3f2f6
 80010f8:	03d9fffc 	bicseq	pc, r9, #252, 30	; 0x3f0
 80010fc:	03ea050a 	mvneq	r0, #41943040	; 0x2800000
 8001100:	fd04f619 	stc2	6, cr15, [r4, #-100]	; 0xffffff9c
 8001104:	0510f8e2 	ldreq	pc, [r0, #-2274]	; 0xfffff71e
 8001108:	0105f5e0 	smlatteq	r5, r0, r5, pc	; <UNPREDICTABLE>
 800110c:	1bed0709 	blne	7b42d38 <__flash_size+0x7ac2d38>
 8001110:	0a15fc15 	beq	858016c <__flash_sram_init_src_addr+0x57148c>
 8001114:	1102f1f0 	strdne	pc, [r2, -r0]
 8001118:	fa0b04f1 	blx	82c24e4 <__flash_sram_init_src_addr+0x2b3804>
 800111c:	2110f306 	tstcs	r0, r6, lsl #6	; <UNPREDICTABLE>
 8001120:	13fa13f1 	mvnsne	r1, #-1006632957	; 0xc4000003
 8001124:	fb02e1e1 	blx	80b98b2 <__flash_sram_init_src_addr+0xaabd2>
 8001128:	0c050fef 	stceq	15, cr0, [r5], {239}	; 0xef
 800112c:	050bf21a 	streq	pc, [fp, #-538]	; 0xfffffde6
 8001130:	f3020a08 	vpmax.u8	d0, d2, d8
 8001134:	dd07f9e8 	vstrle.16	s30, [r7, #-464]	; 0xfffffe30	; <UNPREDICTABLE>
 8001138:	e4fcfdfd 	ldrbt	pc, [ip], #3581	; 0xdfd	; <UNPREDICTABLE>
 800113c:	dcf51c12 	ldclle	12, cr1, [r5], #72	; 0x48
 8001140:	2215e014 	andscs	lr, r5, #20
 8001144:	1b141106 	blne	8505564 <__flash_sram_init_src_addr+0x4f6884>
 8001148:	15051bf1 	strne	r1, [r5, #-3057]	; 0xfffff40f
 800114c:	14f7e6fc 	ldrbtne	lr, [r7], #1788	; 0x6fc
 8001150:	0e0cefea 	cdpeq	15, 0, cr14, cr12, cr10, {7}
 8001154:	e8fe05fb 	ldm	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, sl}^
 8001158:	00f605f7 	ldrshteq	r0, [r6], #87	; 0x57
 800115c:	f7f40cea 			; <UNDEFINED> instruction: 0xf7f40cea
 8001160:	f8fa231d 			; <UNDEFINED> instruction: 0xf8fa231d
 8001164:	f4061009 	vst4.8	{d1-d4}, [r6], r9
 8001168:	0bfc09fa 	bleq	7f03958 <__flash_size+0x7e83958>
 800116c:	0b13fef6 	bleq	8500d4c <__flash_sram_init_src_addr+0x4f206c>
 8001170:	fddcf708 	ldc2l	7, cr15, [ip, #32]
 8001174:	21e41af2 	strdcs	r1, [r4, #162]!	; 0xa2
 8001178:	e309f1e7 	movw	pc, #37351	; 0x91e7	; <UNPREDICTABLE>
 800117c:	0ffafcf8 	svceq	0x00fafcf8
 8001180:	e10211fc 	strd	r1, [r2, -ip]
 8001184:	22231d16 	eorcs	r1, r3, #1408	; 0x580
 8001188:	01ecfff5 	strdeq	pc, [ip, #245]!	; 0xf5
 800118c:	2106030e 	tstcs	r6, lr, lsl #6
 8001190:	0b110308 	bleq	8441db8 <__flash_sram_init_src_addr+0x4330d8>
 8001194:	1f13e6f9 	svcne	0x0013e6f9
 8001198:	09f8070a 	ldmibeq	r8!, {r1, r3, r8, r9, sl}^
 800119c:	10fa1103 	rscsne	r1, sl, r3, lsl #2
 80011a0:	e2270c26 	eor	r0, r7, #9728	; 0x2600
 80011a4:	18280dd8 	stmdane	r8!, {r3, r4, r6, r7, r8, sl, fp}
 80011a8:	110b1602 	tstne	fp, r2, lsl #12
 80011ac:	0e2305f5 	mcreq	5, 1, r0, cr3, cr5, {7}
 80011b0:	edec05f6 	cfstr64	mvdx0, [ip, #984]!	; 0x3d8
 80011b4:	01f125f6 	ldrsheq	r2, [r1, #86]!	; 0x56
 80011b8:	1409f3ef 	strne	pc, [r9], #-1007	; 0xfffffc11
 80011bc:	1217101f 	andsne	r1, r7, #31
 80011c0:	fd0f10e4 	stc2	0, cr1, [pc, #-912]	; 8000e38 <DENSE_MATRIX+0x48>
 80011c4:	111306e2 	tstne	r3, r2, ror #13
 80011c8:	f6ff09fb 			; <UNDEFINED> instruction: 0xf6ff09fb
 80011cc:	e9f2e802 	ldmib	r2!, {r1, fp, sp, lr, pc}^
 80011d0:	20fc1a1b 	rscscs	r1, ip, fp, lsl sl
 80011d4:	e10af0e6 	smlatt	sl, r6, r0, pc	; <UNPREDICTABLE>
 80011d8:	f5f5eede 			; <UNDEFINED> instruction: 0xf5f5eede
 80011dc:	1b0d0900 	blne	83435e4 <__flash_sram_init_src_addr+0x334904>
 80011e0:	2703fff2 			; <UNDEFINED> instruction: 0x2703fff2
 80011e4:	222624ed 	eorcs	r2, r6, #-318767104	; 0xed000000
 80011e8:	fa01f7fb 	blx	807f1dc <__flash_sram_init_src_addr+0x704fc>
 80011ec:	f70ffb18 			; <UNDEFINED> instruction: 0xf70ffb18
 80011f0:	fefee6e4 	cdp2	6, 15, cr14, cr14, cr4, {7}
 80011f4:	13f10616 	mvnsne	r0, #23068672	; 0x1600000
 80011f8:	f6fbfa1a 			; <UNDEFINED> instruction: 0xf6fbfa1a
 80011fc:	dce6081d 	stclle	8, cr0, [r6], #116	; 0x74
 8001200:	06f003f1 			; <UNDEFINED> instruction: 0x06f003f1
 8001204:	0d0200f6 	stceq	0, cr0, [r2, #-984]	; 0xfffffc28
 8001208:	f4f2f2ea 			; <UNDEFINED> instruction: 0xf4f2f2ea
 800120c:	05ff0416 	ldrbeq	r0, [pc, #1046]!	; 800162a <DENSE_MATRIX+0x83a>
 8001210:	2002f005 	andcs	pc, r2, r5
 8001214:	0d11ebde 	vldreq	d14, [r1, #-888]	; 0xfffffc88
 8001218:	0bff14fb 	bleq	7fc660c <__flash_size+0x7f4660c>
 800121c:	e4fd1c18 	ldrbt	r1, [sp], #3096	; 0xc18
 8001220:	151c03f5 	ldrne	r0, [ip, #-1013]	; 0xfffffc0b
 8001224:	280221e4 	stmdacs	r2, {r2, r5, r6, r7, r8, sp}
 8001228:	0c0b14fe 	cfstrseq	mvf1, [fp], {254}	; 0xfe
 800122c:	00f61de2 	rscseq	r1, r6, r2, ror #27
 8001230:	f514fe1b 	pldw	[r4, #-3611]	; 0xfffff1e5
 8001234:	070c031c 	smladeq	ip, ip, r3, r0
 8001238:	0c0bf60c 	stceq	6, cr15, [fp], {12}
 800123c:	0a2102e8 	beq	8841de4 <__flash_sram_init_src_addr+0x833104>
 8001240:	06280902 	strteq	r0, [r8], -r2, lsl #18
 8001244:	0ef0ffee 	cdpeq	15, 15, cr15, cr0, cr14, {7}
 8001248:	f31100fb 	vqadd.u16	q0, <illegal reg q8.5>, <illegal reg q13.5>
 800124c:	fb051307 	blx	8145e72 <__flash_sram_init_src_addr+0x137192>
 8001250:	fe06ef24 	cdp2	15, 0, cr14, cr6, cr4, {1}
 8001254:	04ed10f2 	strbteq	r1, [sp], #242	; 0xf2
 8001258:	08f91ee9 	ldmeq	r9!, {r0, r3, r5, r6, r7, r9, sl, fp, ip}^
 800125c:	f40a0bfa 			; <UNDEFINED> instruction: 0xf40a0bfa
 8001260:	eff21d0d 	svc	0x00f21d0d
 8001264:	03ef1c05 	mvneq	r1, #1280	; 0x500
 8001268:	e4f8f1f1 	ldrbt	pc, [r8], #497	; 0x1f1	; <UNPREDICTABLE>
 800126c:	ebf1f603 	bl	7c7ea80 <__flash_size+0x7bfea80>
 8001270:	06fee7fe 			; <UNDEFINED> instruction: 0x06fee7fe
 8001274:	ee0dfdf6 	mcr	13, 0, pc, cr13, cr6, {7}	; <UNPREDICTABLE>
 8001278:	edf91419 	cfldrd	mvd1, [r9, #100]!	; 0x64
 800127c:	dbf70106 	blle	7dc169c <__flash_size+0x7d4169c>
 8001280:	ebeaffff 	bl	7ac1284 <__flash_size+0x7a41284>
 8001284:	1d0013f9 	stcne	3, cr1, [r0, #-996]	; 0xfffffc1c
 8001288:	f408f704 	vst1.8	{d15}, [r8], r4
 800128c:	fadbfcfb 	blx	7700680 <__flash_size+0x7680680>
 8001290:	0c020015 	stceq	0, cr0, [r2], {21}
 8001294:	fc0f21ef 	stc2	1, cr2, [pc], {239}	; 0xef
 8001298:	fefee3f1 	mrc2	3, 7, lr, cr14, cr1, {7}
 800129c:	1104ebf8 	strdne	lr, [r4, -r8]
 80012a0:	f7ef07e9 			; <UNDEFINED> instruction: 0xf7ef07e9
 80012a4:	f8200ee1 			; <UNDEFINED> instruction: 0xf8200ee1
 80012a8:	f5160910 			; <UNDEFINED> instruction: 0xf5160910
 80012ac:	ef01f104 	svc	0x0001f104
 80012b0:	e7e8f8fc 			; <UNDEFINED> instruction: 0xe7e8f8fc
 80012b4:	fcedfde6 	stc2l	13, cr15, [sp], #920	; 0x398
 80012b8:	1be4031f 	blne	7901f3c <__flash_size+0x7881f3c>
 80012bc:	dc22eeed 	stcle	14, cr14, [r2], #-948	; 0xfffffc4c
 80012c0:	17f6190b 	ldrbne	r1, [r6, fp, lsl #18]!
 80012c4:	fd19fdef 	ldc2	13, cr15, [r9, #-956]	; 0xfffffc44
 80012c8:	fe00ff00 	cdp2	15, 0, cr15, cr0, cr0, {0}
 80012cc:	0004fb1e 	andeq	pc, r4, lr, lsl fp	; <UNPREDICTABLE>
 80012d0:	ea01ffe6 	b	8081270 <__flash_sram_init_src_addr+0x72590>
 80012d4:	f413ea16 			; <UNDEFINED> instruction: 0xf413ea16
 80012d8:	f1ebfbf3 			; <UNDEFINED> instruction: 0xf1ebfbf3
 80012dc:	f70d0709 			; <UNDEFINED> instruction: 0xf70d0709
 80012e0:	0fecf0fd 	svceq	0x00ecf0fd
 80012e4:	21010a08 	tstcs	r1, r8, lsl #20
 80012e8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80012ec:	fd050406 	stc2	4, cr0, [r5, #-24]	; 0xffffffe8
 80012f0:	0d0c0b06 	vstreq	d0, [ip, #-24]	; 0xffffffe8
 80012f4:	0c0e1223 	sfmeq	f1, 4, [lr], {35}	; 0x23
 80012f8:	0afefedf 	beq	7fc0e7c <__flash_size+0x7f40e7c>
 80012fc:	14020bfc 	strne	r0, [r2], #-3068	; 0xfffff404
 8001300:	fd12e008 	ldc2	0, cr14, [r2, #-32]	; 0xffffffe0
 8001304:	19f7fff4 	ldmibne	r7!, {r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
 8001308:	0927f6ea 	stmdbeq	r7!, {r1, r3, r5, r6, r7, r9, sl, ip, sp, lr, pc}
 800130c:	01f9e50c 	mvnseq	lr, ip, lsl #10
 8001310:	fdfdfcf2 	ldc2l	12, cr15, [sp, #968]!	; 0x3c8
 8001314:	e21811e6 	ands	r1, r8, #-2147483591	; 0x80000039
 8001318:	0cfeed18 	ldcleq	13, cr14, [lr], #96	; 0x60
 800131c:	0c24fdf5 	stceq	13, cr15, [r4], #-980	; 0xfffffc2c
 8001320:	e0f71502 	rscs	r1, r7, r2, lsl #10
 8001324:	251303f9 	ldrcs	r0, [r3, #-1017]	; 0xfffffc07
 8001328:	fbeddd50 	blx	7b78872 <__flash_size+0x7af8872>
 800132c:	ff1edb09 			; <UNDEFINED> instruction: 0xff1edb09
 8001330:	0d090401 	cfstrseq	mvf0, [r9, #-4]
 8001334:	18fffeda 	ldmne	pc!, {r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
 8001338:	f6d8ff0b 	pli	[r8, fp, lsl #30]
 800133c:	0bf40e05 	bleq	7d04b58 <__flash_size+0x7c84b58>
 8001340:	1912ff12 	ldmdbne	r2, {r1, r4, r8, r9, sl, fp, ip, sp, lr, pc}
 8001344:	12f8fa18 	rscsne	pc, r8, #24, 20	; 0x18000
 8001348:	1004fbef 	andne	pc, r4, pc, ror #23
 800134c:	090ce504 	stmdbeq	ip, {r2, r8, sl, sp, lr, pc}
 8001350:	0b1cef0e 	bleq	873cf90 <__flash_sram_init_src_addr+0x72e2b0>
 8001354:	0611f6d9 			; <UNDEFINED> instruction: 0x0611f6d9
 8001358:	12fdfeff 	rscsne	pc, sp, #4080	; 0xff0
 800135c:	1c1722dc 	lfmne	f2, 4, [r7], {220}	; 0xdc
 8001360:	101d0ff6 			; <UNDEFINED> instruction: 0x101d0ff6
 8001364:	0301e816 	movweq	lr, #6166	; 0x1816
 8001368:	1313fef9 	tstne	r3, #3984	; 0xf90	; <UNPREDICTABLE>
 800136c:	0aeef4f4 	beq	7bbe744 <__flash_size+0x7b3e744>
 8001370:	0511fdec 	ldreq	pc, [r1, #-3564]	; 0xfffff214
 8001374:	0ff3d9ff 	svceq	0x00f3d9ff
 8001378:	09f803ea 	ldmibeq	r8!, {r1, r3, r5, r6, r7, r8, r9}^
 800137c:	01060ae6 	smlatteq	r6, r6, sl, r0
 8001380:	21f6dffa 	ldrshcs	sp, [r6, #250]!	; 0xfa
 8001384:	e416cf0a 	ldr	ip, [r6], #-3850	; 0xfffff0f6
 8001388:	01fef1ed 	mvnseq	pc, sp, ror #3
 800138c:	261514ef 	ldrcs	r1, [r5], -pc, ror #9
 8001390:	f9160502 			; <UNDEFINED> instruction: 0xf9160502
 8001394:	f4dcfdf0 	pli	[ip, #3568]	; 0xdf0
 8001398:	051ffb25 	ldreq	pc, [pc, #-2853]	; 800087b <microspeech_bias_ReLu+0xf>
 800139c:	1900f321 	stmdbne	r0, {r0, r5, r8, r9, ip, sp, lr, pc}
 80013a0:	0025fbf1 	strdeq	pc, [r5], -r1	; <UNPREDICTABLE>
 80013a4:	ffeefb26 			; <UNDEFINED> instruction: 0xffeefb26
 80013a8:	0bff0ff5 	bleq	7fc5384 <__flash_size+0x7f45384>
 80013ac:	fff7f8ed 			; <UNDEFINED> instruction: 0xfff7f8ed
 80013b0:	16f60509 	ldrbtne	r0, [r6], r9, lsl #10
 80013b4:	090209ea 	stmdbeq	r2, {r1, r3, r5, r6, r7, r8, fp}
 80013b8:	e7dd03ea 	ldrb	r0, [sp, sl, ror #7]
 80013bc:	ee15f724 	cdp	7, 1, cr15, cr5, cr4, {1}
 80013c0:	edf105fa 	cfldr64	mvdx0, [r1, #1000]!	; 0x3e8
 80013c4:	f5140511 			; <UNDEFINED> instruction: 0xf5140511
 80013c8:	0f0813fc 	svceq	0x000813fc
 80013cc:	2fe8fbdf 	svccs	0x00e8fbdf
 80013d0:	eee5ebf3 			; <UNDEFINED> instruction: 0xeee5ebf3
 80013d4:	1921230a 	stmdbne	r1!, {r1, r3, r8, r9, sp}
 80013d8:	03eae728 	mvneq	lr, #40, 14	; 0xa00000
 80013dc:	0af0180c 	beq	7c07414 <__flash_size+0x7b87414>
 80013e0:	101afb19 	andsne	pc, sl, r9, lsl fp	; <UNPREDICTABLE>
 80013e4:	ee0700ff 	mcr	0, 0, r0, cr7, cr15, {7}
 80013e8:	f7eafef5 			; <UNDEFINED> instruction: 0xf7eafef5
 80013ec:	2e08ddd6 	mcrcs	13, 0, sp, cr8, cr6, {6}
 80013f0:	f4eae90e 	vld2.32	{d30[0],d31[0]}, [sl], lr
 80013f4:	08e4eae2 	stmiaeq	r4!, {r1, r5, r6, r7, r9, fp, sp, lr, pc}^
 80013f8:	f71ed32a 			; <UNDEFINED> instruction: 0xf71ed32a
 80013fc:	ee00e806 	cdp	8, 0, cr14, cr0, cr6, {0}
 8001400:	07131afa 			; <UNDEFINED> instruction: 0x07131afa
 8001404:	0017ef03 	andseq	lr, r7, r3, lsl #30
 8001408:	fcec01f9 	stc2l	1, cr0, [ip], #996	; 0x3e4
 800140c:	0e11f1e6 	mnfeqdz	f7, f6
 8001410:	f0d609ef 			; <UNDEFINED> instruction: 0xf0d609ef
 8001414:	12111d23 	andsne	r1, r1, #2240	; 0x8c0
 8001418:	0818d8f9 	ldmdaeq	r8, {r0, r3, r4, r5, r6, r7, fp, ip, lr, pc}
 800141c:	0517fcfa 	ldreq	pc, [r7, #-3322]	; 0xfffff306
 8001420:	ed04dae6 	vstr	s26, [r4, #-920]	; 0xfffffc68
 8001424:	111519fe 			; <UNDEFINED> instruction: 0x111519fe
 8001428:	fc0303fc 	stc2	3, cr0, [r3], {252}	; 0xfc
 800142c:	fb3aec03 	blx	8ebc442 <__flash_sram_init_src_addr+0xead762>
 8001430:	f7d6e506 			; <UNDEFINED> instruction: 0xf7d6e506
 8001434:	2502f31a 	strcs	pc, [r2, #-794]	; 0xfffffce6
 8001438:	f107edf9 			; <UNDEFINED> instruction: 0xf107edf9
 800143c:	05040a08 	streq	r0, [r4, #-2568]	; 0xfffff5f8
 8001440:	0ce6f4e0 	cfstrdeq	mvd15, [r6], #896	; 0x380
 8001444:	f9e513e5 			; <UNDEFINED> instruction: 0xf9e513e5
 8001448:	fafe0bff 	blx	7f8444c <__flash_size+0x7f0444c>
 800144c:	030ef705 	movweq	pc, #59141	; 0xe705	; <UNPREDICTABLE>
 8001450:	0cff0c01 	ldcleq	12, cr0, [pc], #4	; 800145c <DENSE_MATRIX+0x66c>
 8001454:	16ed00e7 	strbtne	r0, [sp], r7, ror #1
 8001458:	04fcf912 	ldrbteq	pc, [ip], #2322	; 0x912	; <UNPREDICTABLE>
 800145c:	25fbea02 	ldrbcs	lr, [fp, #2562]!	; 0xa02
 8001460:	f8ffe31d 			; <UNDEFINED> instruction: 0xf8ffe31d
 8001464:	e71cfe05 	ldr	pc, [ip, -r5, lsl #28]
 8001468:	fc06ff03 	stc2	15, cr15, [r6], {3}
 800146c:	110a0d05 	tstne	sl, r5, lsl #26
 8001470:	0dfb0a0b 			; <UNDEFINED> instruction: 0x0dfb0a0b
 8001474:	19f91bee 	ldmibne	r9!, {r1, r2, r3, r5, r6, r7, r8, r9, fp, ip}^
 8001478:	d8ead7ed 	stmiale	sl!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
 800147c:	fa1a17fc 	blx	8687474 <__flash_sram_init_src_addr+0x678794>
 8001480:	0b21eb0f 	bleq	887c0c4 <__flash_sram_init_src_addr+0x86d3e4>
 8001484:	06f5e9f3 			; <UNDEFINED> instruction: 0x06f5e9f3
 8001488:	fd040002 	stc2	0, cr0, [r4, #-8]
 800148c:	ef060ee0 	svc	0x00060ee0
 8001490:	130aee15 	movwne	lr, #44565	; 0xae15
 8001494:	f6e324df 			; <UNDEFINED> instruction: 0xf6e324df
 8001498:	ff16ef02 			; <UNDEFINED> instruction: 0xff16ef02
 800149c:	0eea09ed 	vfmseq.f16	s1, s21, s27	; <UNPREDICTABLE>
 80014a0:	f9040710 			; <UNDEFINED> instruction: 0xf9040710
 80014a4:	04e2f026 	strbteq	pc, [r2], #38	; 0x26	; <UNPREDICTABLE>
 80014a8:	f1f9f5ef 			; <UNDEFINED> instruction: 0xf1f9f5ef
 80014ac:	dcf9070d 	ldclle	7, cr0, [r9], #52	; 0x34
 80014b0:	fbe6f506 	blx	79be8d2 <__flash_size+0x793e8d2>
 80014b4:	e1fbf5ee 	mvns	pc, lr, ror #11
 80014b8:	f60f10ef 			; <UNDEFINED> instruction: 0xf60f10ef
 80014bc:	0bfc17f6 	bleq	7f0749c <__flash_size+0x7e8749c>
 80014c0:	150606eb 	strne	r0, [r6, #-1771]	; 0xfffff915
 80014c4:	07fbf711 			; <UNDEFINED> instruction: 0x07fbf711
 80014c8:	f710fc09 	pldw	[r0, -r9, lsl #24]
 80014cc:	020702f4 	andeq	r0, r7, #244, 4	; 0x4000000f
 80014d0:	0e07fbf7 	vmoveq.16	d23[1], pc
 80014d4:	f113f906 			; <UNDEFINED> instruction: 0xf113f906
 80014d8:	fd07e70f 	stc2	7, cr14, [r7, #-60]	; 0xffffffc4
 80014dc:	e3fc0a01 	mvns	r0, #4096	; 0x1000
 80014e0:	eb16262a 	bl	858ad90 <__flash_sram_init_src_addr+0x57c0b0>
 80014e4:	07eff30b 	strbeq	pc, [pc, fp, lsl #6]!	; <UNPREDICTABLE>
 80014e8:	f1070101 			; <UNDEFINED> instruction: 0xf1070101
 80014ec:	efdc01dd 	svc	0x00dc01dd
 80014f0:	031209fc 	tsteq	r2, #252, 18	; 0x3f0000
 80014f4:	fe1f0bf4 	mrc2	11, 0, r0, cr15, cr4, {7}	; <UNPREDICTABLE>
 80014f8:	f80802f1 			; <UNDEFINED> instruction: 0xf80802f1
 80014fc:	07f42717 			; <UNDEFINED> instruction: 0x07f42717
 8001500:	10e9f803 	rscne	pc, r9, r3, lsl #16
 8001504:	f714ee04 			; <UNDEFINED> instruction: 0xf714ee04
 8001508:	0006fd07 	andeq	pc, r6, r7, lsl #26
 800150c:	f9f71cfc 			; <UNDEFINED> instruction: 0xf9f71cfc
 8001510:	f2f1f822 	vmlal.s<illegal width 64>	<illegal reg q15.5>, d1, d18
 8001514:	0e0cf2fc 	mcreq	2, 0, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
 8001518:	f9010fde 			; <UNDEFINED> instruction: 0xf9010fde
 800151c:	f20cfcfe 	vfma.f32	<illegal reg q7.5>, q14, q15
 8001520:	1de60d0b 	stclne	13, cr0, [r6, #44]!	; 0x2c
 8001524:	f504e003 			; <UNDEFINED> instruction: 0xf504e003
 8001528:	d8f3eaf3 	ldmle	r3!, {r0, r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
 800152c:	fff202fb 			; <UNDEFINED> instruction: 0xfff202fb
 8001530:	e6e50b0c 	strbt	r0, [r5], ip, lsl #22
 8001534:	18f30025 	ldmne	r3!, {r0, r2, r5}^
 8001538:	2aefe004 	bcs	7bf9550 <__flash_size+0x7b79550>
 800153c:	1b1d0819 	blne	87435a8 <__flash_sram_init_src_addr+0x7348c8>
 8001540:	03f6fe04 	mvnseq	pc, #4, 28	; 0x40
 8001544:	16201003 	strtne	r1, [r0], -r3
 8001548:	fe070401 	cdp2	4, 0, cr0, cr7, cr1, {0}
 800154c:	f4fefefa 			; <UNDEFINED> instruction: 0xf4fefefa
 8001550:	f5f4ebfb 			; <UNDEFINED> instruction: 0xf5f4ebfb
 8001554:	fd0513f7 	stc2	3, cr1, [r5, #-988]	; 0xfffffc24
 8001558:	04ee01f6 	strbteq	r0, [lr], #502	; 0x1f6
 800155c:	01100c0e 	tsteq	r0, lr, lsl #24
 8001560:	fefd0e15 	mrc2	14, 7, r0, cr13, cr5, {0}
 8001564:	fe0eed0e 	cdp2	13, 0, cr14, cr14, cr14, {0}
 8001568:	070b0909 	streq	r0, [fp, -r9, lsl #18]
 800156c:	fc0201ff 	stc2	1, cr0, [r2], {255}	; 0xff
 8001570:	0e0d0c06 	cdpeq	12, 0, cr0, cr13, cr6, {0}
 8001574:	fad8e3fa 	blx	763a564 <__flash_size+0x75ba564>
 8001578:	150710fb 	strne	r1, [r7, #-251]	; 0xffffff05
 800157c:	ebfbdf1e 	bl	7ef91fc <__flash_size+0x7e791fc>
 8001580:	0226d1fb 	eoreq	sp, r6, #-1073741762	; 0xc000003e
 8001584:	150a1405 	strne	r1, [sl, #-1029]	; 0xfffffbfb
 8001588:	ea1cf322 	b	873e218 <__flash_sram_init_src_addr+0x72f538>
 800158c:	fd21eff9 	stc2	15, cr14, [r1, #-996]!	; 0xfffffc1c
 8001590:	040609fe 	streq	r0, [r6], #-2558	; 0xfffff602
 8001594:	e51ff0f7 	ldr	pc, [pc, #-247]	; 80014a5 <DENSE_MATRIX+0x6b5>
 8001598:	fef4ee1d 	mrc2	14, 7, lr, cr4, cr13, {0}
 800159c:	ed06e5ed 	cfstr32	mvfx14, [r6, #-948]	; 0xfffffc4c
 80015a0:	fe3711df 	mrc2	1, 1, r1, cr7, cr15, {6}
 80015a4:	1a18f418 	bne	863e60c <__flash_sram_init_src_addr+0x62f92c>
 80015a8:	09faf609 	ldmibeq	sl!, {r0, r3, r9, sl, ip, sp, lr, pc}^
 80015ac:	2a1600eb 	bcs	8581960 <__flash_sram_init_src_addr+0x572c80>
 80015b0:	1b1ee8ef 	blne	87bb974 <__flash_sram_init_src_addr+0x7acc94>
 80015b4:	df242004 	svcle	0x00242004
 80015b8:	fbfb0a12 	blx	7ec3e0a <__flash_size+0x7e43e0a>
 80015bc:	f8f0fcea 			; <UNDEFINED> instruction: 0xf8f0fcea
 80015c0:	f112eadf 			; <UNDEFINED> instruction: 0xf112eadf
 80015c4:	04f9f7fb 	ldrbteq	pc, [r9], #2043	; 0x7fb	; <UNPREDICTABLE>
 80015c8:	1a0202da 	bne	8082138 <__flash_sram_init_src_addr+0x73458>
 80015cc:	340916f6 	strcc	r1, [r9], #-1782	; 0xfffff90a
 80015d0:	0717e7df 			; <UNDEFINED> instruction: 0x0717e7df
 80015d4:	f916f317 			; <UNDEFINED> instruction: 0xf916f317
 80015d8:	0df30def 	ldcleq	13, cr0, [r3, #956]!	; 0x3bc
 80015dc:	f5f9e4ef 			; <UNDEFINED> instruction: 0xf5f9e4ef
 80015e0:	ef1704e1 	svc	0x001704e1
 80015e4:	ecf2e61a 	ldcl	6, cr14, [r2], #104	; 0x68
 80015e8:	1002efd9 	ldrdne	lr, [r2], -r9
 80015ec:	1a0af8e2 	bne	82bf97c <__flash_sram_init_src_addr+0x2b0c9c>
 80015f0:	0b2d0fe2 	bleq	8b45580 <__flash_sram_init_src_addr+0xb368a0>
 80015f4:	0fe723fc 	svceq	0x00e723fc
 80015f8:	13e30205 	mvnne	r0, #1342177280	; 0x50000000
 80015fc:	fe25e011 	mcr2	0, 1, lr, cr5, cr1, {0}
 8001600:	10f001f6 	ldrshtne	r0, [r0], #22
 8001604:	22f901ee 	rscscs	r0, r9, #-2147483589	; 0x8000003b
 8001608:	1e0f01e8 	adfne<illegal precision>z	f0, f7, #0.0
 800160c:	02dd05f2 	sbcseq	r0, sp, #1015021568	; 0x3c800000
 8001610:	e615f5e1 	ldr	pc, [r5], -r1, ror #11
 8001614:	f7e60d08 			; <UNDEFINED> instruction: 0xf7e60d08
 8001618:	1104f526 	tstne	r4, r6, lsr #10	; <UNPREDICTABLE>
 800161c:	fafcf504 	blx	7f3ea34 <__flash_size+0x7ebea34>
 8001620:	11f1e1ed 	mvnsne	lr, sp, ror #3
 8001624:	fc17ff03 	ldc2	15, cr15, [r7], {3}
 8001628:	1b0a04e0 	blne	82829b0 <__flash_sram_init_src_addr+0x273cd0>
 800162c:	21ea00fb 	strdcs	r0, [sl, #11]!
 8001630:	1224f4ee 	eorne	pc, r4, #-301989888	; 0xee000000
 8001634:	f4070d0c 			; <UNDEFINED> instruction: 0xf4070d0c
 8001638:	18f1eeee 	ldmne	r1!, {r1, r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
 800163c:	1611f1f6 			; <UNDEFINED> instruction: 0x1611f1f6
 8001640:	2913ef04 	ldmdbcs	r3, {r2, r8, r9, sl, fp, sp, lr, pc}
 8001644:	e429f72d 	strt	pc, [r9], #-1837	; 0xfffff8d3
 8001648:	0cf40bf2 	vldmiaeq	r4!, {d16-<overflow reg d72>}
 800164c:	2ec5ffd3 	mcrcs	15, 6, pc, cr5, cr3, {6}	; <UNPREDICTABLE>
 8001650:	12fb1bf4 	rscsne	r1, fp, #244, 22	; 0x3d000
 8001654:	0707ece0 	streq	lr, [r7, -r0, ror #25]
 8001658:	20ef05f8 	strdcs	r0, [pc], #88	; <UNPREDICTABLE>
 800165c:	f613e70c 			; <UNDEFINED> instruction: 0xf613e70c
 8001660:	1d0bf3fe 	stcne	3, cr15, [fp, #-1016]	; 0xfffffc08
 8001664:	f4e11311 	vld4.8	{d17[0],d18[0],d19[0],d20[0]}, [r1 :32], r1
 8001668:	12f1120b 	rscsne	r1, r1, #-1342177280	; 0xb0000000
 800166c:	33ebf2d7 	mvncc	pc, #1879048205	; 0x7000000d
 8001670:	f4f8f3fd 			; <UNDEFINED> instruction: 0xf4f8f3fd
 8001674:	ee1bfc18 	mrc	12, 0, APSR_nzcv, cr11, cr8, {0}
 8001678:	fe09ea07 	vseleq.f32	s28, s18, s14
 800167c:	0508060d 	streq	r0, [r8, #-1549]	; 0xfffff9f3
 8001680:	061ffe07 	ldreq	pc, [pc], -r7, lsl #28
 8001684:	fb151308 	blx	85462ae <__flash_sram_init_src_addr+0x5375ce>
 8001688:	13f212f4 	mvnsne	r1, #244, 4	; 0x4000000f
 800168c:	0c05dbc6 			; <UNDEFINED> instruction: 0x0c05dbc6
 8001690:	0e02110a 	adfeqs	f1, f2, #2.0
 8001694:	f0dde20a 			; <UNDEFINED> instruction: 0xf0dde20a
 8001698:	0009fc1f 	andeq	pc, r9, pc, lsl ip	; <UNPREDICTABLE>
 800169c:	f80f0d0c 			; <UNDEFINED> instruction: 0xf80f0d0c
 80016a0:	ee161cf4 	mrc	12, 0, r1, cr6, cr4, {7}
 80016a4:	f310e81d 	vceq.i16	d14, d0, d13
 80016a8:	17011d02 	strne	r1, [r1, -r2, lsl #26]
 80016ac:	0030fc0b 	eorseq	pc, r0, fp, lsl #24
 80016b0:	f7f2f209 			; <UNDEFINED> instruction: 0xf7f2f209
 80016b4:	fbe0e20e 	blx	7839ef6 <__flash_size+0x77b9ef6>
 80016b8:	fc271321 	stc2	3, cr1, [r7], #-132	; 0xffffff7c
 80016bc:	0ffe1dff 	svceq	0x00fe1dff
 80016c0:	f4f1da17 			; <UNDEFINED> instruction: 0xf4f1da17
 80016c4:	d50ef60b 	strle	pc, [lr, #-1547]	; 0xfffff9f5
 80016c8:	0a0e1c0d 	beq	8388704 <__flash_sram_init_src_addr+0x379a24>
 80016cc:	ed0718f2 	stc	8, cr1, [r7, #-968]	; 0xfffffc38
 80016d0:	ebe61eed 	bl	798928c <__flash_size+0x790928c>
 80016d4:	f507f4d7 			; <UNDEFINED> instruction: 0xf507f4d7
 80016d8:	e90bfa0a 	stmdb	fp, {r1, r3, r9, fp, ip, sp, lr, pc}
 80016dc:	ef1803f8 	svc	0x001803f8
 80016e0:	d8fedc03 	ldmle	lr!, {r0, r1, sl, fp, ip, lr, pc}^
 80016e4:	f00f0f06 			; <UNDEFINED> instruction: 0xf00f0f06
 80016e8:	f801fffa 			; <UNDEFINED> instruction: 0xf801fffa
 80016ec:	e207ffe5 	and	pc, r7, #916	; 0x394
 80016f0:	19f418fd 	ldmibne	r4!, {r0, r2, r3, r4, r5, r6, r7, fp, ip}^
 80016f4:	f7070b03 			; <UNDEFINED> instruction: 0xf7070b03
 80016f8:	f810ed14 			; <UNDEFINED> instruction: 0xf810ed14
 80016fc:	0ae7f10f 	beq	79fdb40 <__flash_size+0x797db40>
 8001700:	0bfbf8e9 	bleq	7effaac <__flash_size+0x7e7faac>
 8001704:	09f3021a 	ldmibeq	r3!, {r1, r3, r4, r9}^
 8001708:	faf7f4f4 	blx	7dfeae0 <__flash_size+0x7d7eae0>
 800170c:	e70b10da 			; <UNDEFINED> instruction: 0xe70b10da
 8001710:	0ff9f901 	svceq	0x00f9f901
 8001714:	fc15ebe6 	ldc2	11, cr14, [r5], {230}	; 0xe6	; <UNPREDICTABLE>
 8001718:	e8180b09 	ldmda	r8, {r0, r3, r8, r9, fp}
 800171c:	02250e06 	eoreq	r0, r5, #6, 28	; 0x60
 8001720:	000c0f11 	andeq	r0, ip, r1, lsl pc
 8001724:	1a14010d 	bne	8501b60 <__flash_sram_init_src_addr+0x4f2e80>
 8001728:	fe0202fd 	mcr2	2, 0, r0, cr2, cr13, {7}
 800172c:	fd081beb 	stc2	11, cr1, [r8, #-940]	; 0xfffffc54	; <UNPREDICTABLE>
 8001730:	1b0a0616 	blne	8282f90 <__flash_sram_init_src_addr+0x2742b0>
 8001734:	e60f1023 	str	r1, [pc], -r3, lsr #32
 8001738:	ef1000fa 	svc	0x001000fa
 800173c:	0fece700 	svceq	0x00ece700
 8001740:	e3ee230b 	mvn	r2, #738197504	; 0x2c000000
 8001744:	101a0d17 	andsne	r0, sl, r7, lsl sp
 8001748:	f103f6f7 			; <UNDEFINED> instruction: 0xf103f6f7
 800174c:	e21411da 	ands	r1, r4, #-2147483594	; 0x80000036
 8001750:	0b0f08d7 	bleq	83c3ab4 <__flash_sram_init_src_addr+0x3b4dd4>
 8001754:	0efaf51b 	mrceq	5, 7, APSR_nzcv, cr10, cr11, {0}
 8001758:	06250ffa 	qsub8eq	r0, r5, sl
 800175c:	29ff0501 	ldmibcs	pc!, {r0, r8, sl}^	; <UNPREDICTABLE>
 8001760:	00181303 	andseq	r1, r8, r3, lsl #6
 8001764:	010df705 	tsteq	sp, r5, lsl #14	; <UNPREDICTABLE>
 8001768:	f30b01fe 	veor	q0, <illegal reg q13.5>, q15
 800176c:	00ea01d6 	ldrdeq	r0, [sl], #22	; <UNPREDICTABLE>
 8001770:	111f0c02 	tstne	pc, r2, lsl #24
 8001774:	0428f6ee 	strteq	pc, [r8], #-1774	; 0xfffff912
 8001778:	f210f9ee 	vmla.i16	<illegal reg q7.5>, q8, q15
 800177c:	f70cf002 			; <UNDEFINED> instruction: 0xf70cf002
 8001780:	eae729f3 	b	79cbf54 <__flash_size+0x794bf54>
 8001784:	f8ee0106 			; <UNDEFINED> instruction: 0xf8ee0106
 8001788:	e0f7e9ed 	rscs	lr, r7, sp, ror #19
 800178c:	09fa1103 	ldmibeq	sl!, {r0, r1, r8, ip}^
 8001790:	0e0302ec 	cdpeq	2, 0, cr0, cr3, cr12, {7}
 8001794:	1315fa01 	tstne	r5, #4096	; 0x1000	; <UNPREDICTABLE>
 8001798:	f40cebf2 			; <UNDEFINED> instruction: 0xf40cebf2
 800179c:	001d160f 	andseq	r1, sp, pc, lsl #12
 80017a0:	09010e05 	stmdbeq	r1, {r0, r2, r9, sl, fp}
 80017a4:	fa001017 	blx	8005808 <INPUT_MATRIX+0xb98>
 80017a8:	f512090b 			; <UNDEFINED> instruction: 0xf512090b
 80017ac:	0cee0efb 	stcleq	14, cr0, [lr], #1004	; 0x3ec
 80017b0:	ff011c0f 			; <UNDEFINED> instruction: 0xff011c0f
 80017b4:	18f10a05 	ldmne	r1!, {r0, r2, r9, fp}^
 80017b8:	08f8e303 	ldmeq	r8!, {r0, r1, r8, r9, sp, lr, pc}^
 80017bc:	0d0bd313 	stceq	3, cr13, [fp, #-76]	; 0xffffffb4
 80017c0:	faf301ff 	blx	7cc1fc4 <__flash_size+0x7c41fc4>
 80017c4:	defde306 	cdple	3, 15, cr14, cr13, cr6, {0}
 80017c8:	fa040002 	blx	81017d8 <__flash_sram_init_src_addr+0xf2af8>
 80017cc:	03f806f5 	mvnseq	r0, #256901120	; 0xf500000
 80017d0:	f202e2f4 	vqsub.s8	q7, q9, q10
 80017d4:	f31ee918 	vmul.p16	d14, d14, d8
 80017d8:	1b0e192b 	blne	8387c8c <__flash_sram_init_src_addr+0x378fac>
 80017dc:	ebf3eff0 	bl	7cfd7a4 <__flash_size+0x7c7d7a4>
 80017e0:	06021200 	streq	r1, [r2], -r0, lsl #4
 80017e4:	ea10f317 	b	843e448 <__flash_sram_init_src_addr+0x42f768>
 80017e8:	fbfdfcfc 	blx	7f80be2 <__flash_size+0x7f00be2>
 80017ec:	ff0702fd 			; <UNDEFINED> instruction: 0xff0702fd
 80017f0:	0d0b0b05 	vstreq	d0, [fp, #-20]	; 0xffffffec
 80017f4:	f5090c0b 			; <UNDEFINED> instruction: 0xf5090c0b
 80017f8:	10030d0e 	andne	r0, r3, lr, lsl #26
 80017fc:	1710ed14 			; <UNDEFINED> instruction: 0x1710ed14
 8001800:	f83efde1 			; <UNDEFINED> instruction: 0xf83efde1
 8001804:	e808f624 	stmda	r8, {r2, r5, r9, sl, ip, sp, lr, pc}
 8001808:	f10ef908 			; <UNDEFINED> instruction: 0xf10ef908
 800180c:	f10ce924 			; <UNDEFINED> instruction: 0xf10ce924
 8001810:	f5f4f2e6 			; <UNDEFINED> instruction: 0xf5f4f2e6
 8001814:	00e728eb 	rsceq	r2, r7, fp, ror #17
 8001818:	03fdfe21 	mvnseq	pc, #528	; 0x210
 800181c:	0a1c0312 	beq	870246c <__flash_sram_init_src_addr+0x6f378c>
 8001820:	0927ecfb 	stmdbeq	r7!, {r0, r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
 8001824:	0a1a0312 	beq	8682474 <__flash_sram_init_src_addr+0x673794>
 8001828:	f3ed00e7 	vmla.i32	q8, <illegal reg q14.5>, d7[1]
 800182c:	fbe1f8f4 	blx	787fc06 <__flash_size+0x77ffc06>
 8001830:	3308dee8 	movwcc	sp, #36584	; 0x8ee8
 8001834:	26dc0d0e 	ldrbcs	r0, [ip], lr, lsl #26
 8001838:	e7d92518 	bfi	r2, r8, #10, #16
 800183c:	17f107ee 	ldrbne	r0, [r1, lr, ror #15]!
 8001840:	e31e1af5 	tst	lr, #1003520	; 0xf5000
 8001844:	fa07e7f3 	blx	81fb818 <__flash_sram_init_src_addr+0x1ecb38>
 8001848:	1f12fdd9 	svcne	0x0012fdd9
 800184c:	24f129f3 	ldrbtcs	r2, [r1], #2547	; 0x9f3
 8001850:	fc10d8db 	ldc2	8, cr13, [r0], {219}	; 0xdb
 8001854:	07fbf7ec 	ldrbeq	pc, [fp, ip, ror #15]!	; <UNPREDICTABLE>
 8001858:	02c8fb0c 	sbceq	pc, r8, #12, 22	; 0x3000
 800185c:	e208de1e 	and	sp, r8, #480	; 0x1e0
 8001860:	eb0f0ccf 	bl	83c4ba4 <__flash_sram_init_src_addr+0x3b5ec4>
 8001864:	08030814 	stmdaeq	r3, {r2, r4, fp}
 8001868:	2c1d06db 	ldccs	6, cr0, [sp], {219}	; 0xdb
 800186c:	f8dc22e3 			; <UNDEFINED> instruction: 0xf8dc22e3
 8001870:	0223eedc 	eoreq	lr, r3, #220, 28	; 0xdc0
 8001874:	1f041d02 	svcne	0x00041d02
 8001878:	04f9050c 	ldrbteq	r0, [r9], #1292	; 0x50c
 800187c:	eb0a07fb 	bl	8283870 <__flash_sram_init_src_addr+0x274b90>
 8001880:	0bfff0db 	bleq	7ffdbf4 <__flash_size+0x7f7dbf4>
 8001884:	0408fb1b 	streq	pc, [r8], #-2843	; 0xfffff4e5
 8001888:	170efed0 			; <UNDEFINED> instruction: 0x170efed0
 800188c:	f7c907fe 			; <UNDEFINED> instruction: 0xf7c907fe
 8001890:	ff39f1f9 			; <UNDEFINED> instruction: 0xff39f1f9
 8001894:	1c0a04fe 	cfstrsne	mvf0, [sl], {254}	; 0xfe
 8001898:	ed01e92a 	vstr.16	s28, [r1, #-84]	; 0xffffffac
 800189c:	000701f5 	strdeq	r0, [r7], -r5
 80018a0:	3fecfc00 	svccc	0x00ecfc00
 80018a4:	d5e0f10b 	strble	pc, [r0, #267]!	; 0x10b	; <UNPREDICTABLE>
 80018a8:	170500cd 	strne	r0, [r5, -sp, asr #1]
 80018ac:	1de8ebe0 			; <UNDEFINED> instruction: 0x1de8ebe0
 80018b0:	fe14e3e2 	cdp2	3, 1, cr14, cr4, cr2, {7}
 80018b4:	03d8080e 	bicseq	r0, r8, #917504	; 0xe0000
 80018b8:	f1e1ec04 			; <UNDEFINED> instruction: 0xf1e1ec04
 80018bc:	1cfafef8 	ldclne	14, cr15, [sl], #992	; 0x3e0
 80018c0:	17d604da 			; <UNDEFINED> instruction: 0x17d604da
 80018c4:	ecf8eb1c 	vldmia	r8!, {d30-<overflow reg d43>}
 80018c8:	0eedfce5 	cdpeq	12, 14, cr15, cr13, cr5, {7}
 80018cc:	54db010f 	ldrbpl	r0, [fp], #271	; 0x10f
 80018d0:	eefff6e8 	cdp	6, 15, cr15, cr15, cr8, {7}
 80018d4:	f51d0ef4 			; <UNDEFINED> instruction: 0xf51d0ef4
 80018d8:	25f5dff7 	ldrbcs	sp, [r5, #4087]!	; 0xff7
 80018dc:	fa17f815 	blx	85ff938 <__flash_sram_init_src_addr+0x5f0c58>
 80018e0:	080f1206 	stmdaeq	pc, {r1, r2, r9, ip}	; <UNPREDICTABLE>
 80018e4:	ee1ce3f8 	mrc	3, 0, lr, cr12, cr8, {7}
 80018e8:	13dc1602 	bicsne	r1, ip, #2097152	; 0x200000
 80018ec:	32eddcf7 	rsccc	sp, sp, #63232	; 0xf700
 80018f0:	0eff210f 	cdpeq	1, 15, cr2, cr15, cr15, {0}
 80018f4:	d8ff0afb 	ldmle	pc!, {r0, r1, r3, r4, r5, r6, r7, r9, fp}^	; <UNPREDICTABLE>
 80018f8:	0904e617 	stmdbeq	r4, {r0, r1, r2, r4, r9, sl, sp, lr, pc}
 80018fc:	0f1306f9 	svceq	0x001306f9
 8001900:	eef5e5da 	mrc	5, 7, lr, cr5, cr10, {6}
 8001904:	e5e71001 	strb	r1, [r7, #1]!
 8001908:	06d207da 			; <UNDEFINED> instruction: 0x06d207da
 800190c:	1012f7d1 			; <UNDEFINED> instruction: 0x1012f7d1
 8001910:	f4db1ef6 			; <UNDEFINED> instruction: 0xf4db1ef6
 8001914:	fbe1de02 	blx	7879126 <__flash_size+0x77f9126>
 8001918:	e413e3fd 	ldr	lr, [r3], #-1021	; 0xfffffc03
 800191c:	fb110716 	blx	844357e <__flash_sram_init_src_addr+0x43489e>
 8001920:	092316f1 	stmdbeq	r3!, {r0, r4, r5, r6, r7, r9, sl, ip}
 8001924:	de0eede4 	cdple	13, 0, cr14, cr14, cr4, {7}
 8001928:	13f923fa 	mvnsne	r2, #-402653181	; 0xe8000003
 800192c:	ff31f207 			; <UNDEFINED> instruction: 0xff31f207
 8001930:	02dc12ee 	sbcseq	r1, ip, #-536870898	; 0xe000000e
 8001934:	f9ef0d0a 			; <UNDEFINED> instruction: 0xf9ef0d0a
 8001938:	ec07e9f3 			; <UNDEFINED> instruction: 0xec07e9f3
 800193c:	0a0af9fd 	beq	82c0138 <__flash_sram_init_src_addr+0x2b1458>
 8001940:	0020e8f2 	strdeq	lr, [r0], -r2	; <UNPREDICTABLE>
 8001944:	e9f2fe23 	ldmib	r2!, {r0, r1, r5, r9, sl, fp, ip, sp, lr, pc}^
 8001948:	fdf90ef0 	ldc2l	14, cr0, [r9, #960]!	; 0x3c0
 800194c:	dc1302e1 	lfmle	f0, 4, [r3], {225}	; 0xe1
 8001950:	06ff180a 	ldrbteq	r1, [pc], sl, lsl #16
 8001954:	041c0a1a 	ldreq	r0, [ip], #-2586	; 0xfffff5e6
 8001958:	db2aea12 	blle	8abc1a8 <__flash_sram_init_src_addr+0xaad4c8>
 800195c:	06dfec1f 			; <UNDEFINED> instruction: 0x06dfec1f
 8001960:	01dbfbef 	bicseq	pc, fp, pc, ror #23
 8001964:	f8e7fe27 			; <UNDEFINED> instruction: 0xf8e7fe27
 8001968:	09110c09 	ldmdbeq	r1, {r0, r3, sl, fp}
 800196c:	e2f21bf1 	rscs	r1, r2, #246784	; 0x3c400
 8001970:	0cfd190c 			; <UNDEFINED> instruction: 0x0cfd190c
 8001974:	14fb2013 	ldrbtne	r2, [fp], #19
 8001978:	da28fa23 	ble	8a4020c <__flash_sram_init_src_addr+0xa3152c>
 800197c:	fe0007fd 	mcr2	7, 0, r0, cr0, cr13, {7}
 8001980:	2015e5f5 			; <UNDEFINED> instruction: 0x2015e5f5
 8001984:	e3030c03 	movw	r0, #15363	; 0x3c03
 8001988:	090204fe 	stmdbeq	r2, {r1, r2, r3, r4, r5, r6, r7, sl}
 800198c:	da202709 	ble	880b5b8 <__flash_sram_init_src_addr+0x7fc8d8>
 8001990:	1407dbfd 	strne	sp, [r7], #-3069	; 0xfffff403
 8001994:	12f7e616 	rscsne	lr, r7, #23068672	; 0x1600000
 8001998:	e119fef8 			; <UNDEFINED> instruction: 0xe119fef8
 800199c:	05130d07 	ldreq	r0, [r3, #-3335]	; 0xfffff2f9
 80019a0:	ff130a08 			; <UNDEFINED> instruction: 0xff130a08
 80019a4:	f3f60a25 	vtbl.8	d16, {d6-d8}, d21
 80019a8:	0009fe08 	andeq	pc, r9, r8, lsl #28
 80019ac:	08fe39f8 	ldmeq	lr!, {r3, r4, r5, r6, r7, r8, fp, ip, sp}^
 80019b0:	fbfdddf6 	blx	7f79192 <__flash_size+0x7ef9192>
 80019b4:	f120de0a 			; <UNDEFINED> instruction: 0xf120de0a
 80019b8:	fd1405f1 	ldc2	5, cr0, [r4, #-964]	; 0xfffffc3c
 80019bc:	f3f5ecf5 			; <UNDEFINED> instruction: 0xf3f5ecf5
 80019c0:	04f50907 	ldrbteq	r0, [r5], #2311	; 0x907
 80019c4:	fafc0509 	blx	7f02df0 <__flash_size+0x7e82df0>
 80019c8:	08140a05 	ldmdaeq	r4, {r0, r2, r9, fp}
 80019cc:	ff0e2ccc 			; <UNDEFINED> instruction: 0xff0e2ccc
 80019d0:	0117f4f8 			; <UNDEFINED> instruction: 0x0117f4f8
 80019d4:	1dfe0208 	lfmne	f0, 2, [lr, #32]!
 80019d8:	0b151f13 	bleq	854962c <__flash_sram_init_src_addr+0x53a94c>
 80019dc:	fd04d3f9 	stc2	3, cr13, [r4, #-996]	; 0xfffffc1c
 80019e0:	0af9241d 	beq	7e4aa5c <__flash_size+0x7dcaa5c>
 80019e4:	f4f6ee11 			; <UNDEFINED> instruction: 0xf4f6ee11
 80019e8:	fb1d0f0f 	blx	874562e <__flash_sram_init_src_addr+0x73694e>
 80019ec:	fcf63cdc 	ldc2l	12, cr3, [r6], #880	; 0x370
 80019f0:	f91bf5ee 			; <UNDEFINED> instruction: 0xf91bf5ee
 80019f4:	19e4fdf3 	stmibne	r4!, {r0, r1, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
 80019f8:	edeef827 	stcl	8, cr15, [lr, #156]!	; 0x9c
 80019fc:	fcfdf8f9 	ldc2l	8, cr15, [sp], #996	; 0x3e4
 8001a00:	f20012f9 	vqsub.s8	<illegal reg q0.5>, q8, <illegal reg q12.5>
 8001a04:	06e9f522 	strbteq	pc, [r9], r2, lsr #10	; <UNPREDICTABLE>
 8001a08:	e7eef3fa 			; <UNDEFINED> instruction: 0xe7eef3fa
 8001a0c:	02ce190d 	sbceq	r1, lr, #212992	; 0x34000
 8001a10:	f60ff9e2 			; <UNDEFINED> instruction: 0xf60ff9e2
 8001a14:	0c20da13 			; <UNDEFINED> instruction: 0x0c20da13
 8001a18:	fc05f6fb 	stc2	6, cr15, [r5], {251}	; 0xfb
 8001a1c:	fb020a11 	blx	808426a <__flash_sram_init_src_addr+0x7558a>
 8001a20:	010d0a03 	tsteq	sp, r3, lsl #20
 8001a24:	0c06f41e 	cfstrseq	mvf15, [r6], {30}
 8001a28:	eb0509ff 	bl	814422c <__flash_sram_init_src_addr+0x13554c>
 8001a2c:	1bf80ffb 	blne	7e05a20 <__flash_size+0x7d85a20>
 8001a30:	ffeffced 			; <UNDEFINED> instruction: 0xffeffced
 8001a34:	ffdf00f1 			; <UNDEFINED> instruction: 0xffdf00f1
 8001a38:	0816010e 	ldmdaeq	r6, {r1, r2, r3, r8}
 8001a3c:	1d17010b 	ldfnes	f0, [r7, #-44]	; 0xffffffd4
 8001a40:	f7e6f30f 			; <UNDEFINED> instruction: 0xf7e6f30f
 8001a44:	e8f1f800 	ldm	r1!, {fp, ip, sp, lr, pc}^
 8001a48:	fc100506 	ldc2	5, cr0, [r0], {6}
 8001a4c:	f4f3f3e0 			; <UNDEFINED> instruction: 0xf4f3f3e0
 8001a50:	0c060c15 	stceq	12, cr0, [r6], {21}
 8001a54:	fa0419f3 	blx	8108228 <__flash_sram_init_src_addr+0xf9548>
 8001a58:	f1db0e13 			; <UNDEFINED> instruction: 0xf1db0e13
 8001a5c:	eefbfdfc 	mrc	13, 7, APSR_nzcv, cr11, cr12, {7}
 8001a60:	ede7fa18 			; <UNDEFINED> instruction: 0xede7fa18
 8001a64:	ddf8e1f9 	ldflep	f6, [r8, #996]!	; 0x3e4
 8001a68:	fc02fcff 	stc2	12, cr15, [r2], {255}	; 0xff
 8001a6c:	06110c09 	ldreq	r0, [r1], -r9, lsl #24
 8001a70:	05ff03fa 	ldrbeq	r0, [pc, #1018]!	; 8001e72 <DENSE_MATRIX+0x1082>
 8001a74:	dc0dfb1f 			; <UNDEFINED> instruction: 0xdc0dfb1f
 8001a78:	1a0a1b12 	bne	82886c8 <__flash_sram_init_src_addr+0x2799e8>
 8001a7c:	fcfa06e5 	ldc2l	6, cr0, [sl], #916	; 0x394
 8001a80:	f927cce2 			; <UNDEFINED> instruction: 0xf927cce2
 8001a84:	070ae406 	streq	lr, [sl, -r6, lsl #8]
 8001a88:	dffc08f9 	svcle	0x00fc08f9
 8001a8c:	1be8f9f4 	blne	7a40264 <__flash_size+0x79c0264>
 8001a90:	14111007 	ldrne	r1, [r1], #-7
 8001a94:	0c17e915 			; <UNDEFINED> instruction: 0x0c17e915
 8001a98:	fcf0060b 	ldc2l	6, cr0, [r0], #44	; 0x2c
 8001a9c:	010d0004 	tsteq	sp, r4
 8001aa0:	160d17db 			; <UNDEFINED> instruction: 0x160d17db
 8001aa4:	e1eee80d 	mvn	lr, sp, lsl #16
 8001aa8:	eddf0deb 	ldcl	13, cr0, [pc, #940]	; 8001e5c <DENSE_MATRIX+0x106c>
 8001aac:	09dd12f3 	ldmibeq	sp, {r0, r1, r4, r5, r6, r7, r9, ip}^
 8001ab0:	34f1cae6 	ldrbtcc	ip, [r1], #2790	; 0xae6
 8001ab4:	ee15f506 	cfmul32	mvfx15, mvfx5, mvfx6
 8001ab8:	e4d623e5 	ldrb	r2, [r6], #997	; 0x3e5
 8001abc:	1cf7e4ee 	cfldrdne	mvd14, [r7], #952	; 0x3b8
 8001ac0:	1b0021d8 	blne	800a228 <INPUT_MATRIX+0x55b8>
 8001ac4:	fceff622 	stc2l	6, cr15, [pc], #136	; 8001b54 <DENSE_MATRIX+0xd64>
 8001ac8:	3b2e19d8 	blcc	8b88230 <__flash_sram_init_src_addr+0xb79550>
 8001acc:	03e63310 	mvneq	r3, #16, 6	; 0x40000000
 8001ad0:	1524ddea 	strne	sp, [r4, #-3562]!	; 0xfffff216
 8001ad4:	f2fdfaf9 			; <UNDEFINED> instruction: 0xf2fdfaf9
 8001ad8:	ebd50c1c 	bl	7544b50 <__flash_size+0x74c4b50>
 8001adc:	140401f7 	strne	r0, [r4], #-503	; 0xfffffe09
 8001ae0:	00f014d3 	ldrsbteq	r1, [r0], #67	; 0x43
 8001ae4:	dd080711 	stcle	7, cr0, [r8, #-68]	; 0xffffffbc
 8001ae8:	240800c3 	strcs	r0, [r8], #-195	; 0xffffff3d
 8001aec:	04ed34f8 	strbteq	r3, [sp], #1272	; 0x4f8
 8001af0:	f122dade 			; <UNDEFINED> instruction: 0xf122dade
 8001af4:	ed070505 	cfstr32	mvfx0, [r7, #-20]	; 0xffffffec
 8001af8:	fde10700 	stc2l	7, cr0, [r1]
 8001afc:	e60901e6 	str	r0, [r9], -r6, ror #3
 8001b00:	32d00707 	sbcscc	r0, r0, #1835008	; 0x1c0000
 8001b04:	f90be4fd 			; <UNDEFINED> instruction: 0xf90be4fd
 8001b08:	241806d3 	ldrcs	r0, [r8], #-1747	; 0xfffff92d
 8001b0c:	04e62403 	strbteq	r2, [r6], #1027	; 0x403
 8001b10:	0e3f02ea 	cdpeq	2, 3, cr0, cr15, cr10, {7}
 8001b14:	220affe0 	andcs	pc, sl, #224, 30	; 0x380
 8001b18:	03e5f013 	mvneq	pc, #19
 8001b1c:	14e20914 	strbtne	r0, [r2], #2324	; 0x914
 8001b20:	2ff9fccf 	svccs	0x00f9fccf
 8001b24:	f508f4eb 			; <UNDEFINED> instruction: 0xf508f4eb
 8001b28:	1a0203cd 	bne	8082a64 <__flash_sram_init_src_addr+0x73d84>
 8001b2c:	37d606d3 			; <UNDEFINED> instruction: 0x37d606d3
 8001b30:	f413eede 			; <UNDEFINED> instruction: 0xf413eede
 8001b34:	181508f5 	ldmdane	r5, {r0, r2, r4, r5, r6, r7, fp}
 8001b38:	03bde2f0 			; <UNDEFINED> instruction: 0x03bde2f0
 8001b3c:	0f001d0c 	svceq	0x00001d0c
 8001b40:	4b0efa0c 	blmi	83c0378 <__flash_sram_init_src_addr+0x3b1698>
 8001b44:	e6f80cfa 			; <UNDEFINED> instruction: 0xe6f80cfa
 8001b48:	0de2fceb 	stcleq	12, cr15, [r2, #940]!	; 0x3ac
 8001b4c:	5cca02d3 	sfmpl	f0, 2, [sl], {211}	; 0xd3
 8001b50:	f7ec03fb 			; <UNDEFINED> instruction: 0xf7ec03fb
 8001b54:	1f0ee5fd 	svcne	0x000ee5fd
 8001b58:	1ce6f008 	stclne	0, cr15, [r6], #32
 8001b5c:	e6efe2f9 			; <UNDEFINED> instruction: 0xe6efe2f9
 8001b60:	23150af4 	tstcs	r5, #244, 20	; 0xf4000
 8001b64:	0c111810 	ldceq	8, cr1, [r1], {16}
 8001b68:	15cb12fa 	strbne	r1, [fp, #762]	; 0x2fa
 8001b6c:	4edf0cd3 	mrcmi	12, 6, r0, cr15, cr3, {6}
 8001b70:	e0f91ef4 	ldrsht	r1, [r9], #228	; 0xe4
 8001b74:	05032011 	streq	r2, [r3, #-17]	; 0xffffffef
 8001b78:	1c22ed11 	stcne	13, cr14, [r2], #-68	; 0xffffffbc
 8001b7c:	ec1020f8 	ldc	0, cr2, [r0], {248}	; 0xf8
 8001b80:	fffbe4ef 			; <UNDEFINED> instruction: 0xfffbe4ef
 8001b84:	04f901f8 	ldrbteq	r0, [r9], #504	; 0x1f8
 8001b88:	13e52af8 	mvnne	r2, #248, 20	; 0xf8000
 8001b8c:	150809f1 	strne	r0, [r8, #-2545]	; 0xfffff60f
 8001b90:	eee10dfc 	mcr	13, 7, r0, cr1, cr12, {7}
 8001b94:	07110ee1 	ldreq	r0, [r1, -r1, ror #29]
 8001b98:	ec10d0f7 	ldc	0, cr13, [r0], {247}	; 0xf7
 8001b9c:	0cfcf412 	cfldrdeq	mvd15, [ip], #72	; 0x48
 8001ba0:	ddfadd04 	ldclle	13, cr13, [sl, #16]!
 8001ba4:	f800fdf4 			; <UNDEFINED> instruction: 0xf800fdf4
 8001ba8:	0ef82bfb 	vmoveq.u8	r2, d24[7]
 8001bac:	0330f2ed 	teqeq	r0, #-805306354	; 0xd000000e	; <UNPREDICTABLE>
 8001bb0:	0ce508ef 	stcleq	8, cr0, [r5], #956	; 0x3bc
 8001bb4:	1f080c0c 	svcne	0x00080c0c
 8001bb8:	e814f8fd 	ldmda	r4, {r0, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
 8001bbc:	0ee8f71c 	mcreq	7, 7, pc, cr8, cr12, {0}	; <UNPREDICTABLE>
 8001bc0:	f512fcfe 	pldw	[r2, #-3326]	; 0xfffff302
 8001bc4:	ece2f90e 			; <UNDEFINED> instruction: 0xece2f90e
 8001bc8:	fc0415fd 	stc2	5, cr1, [r4], {253}	; 0xfd
 8001bcc:	e219efe2 	ands	lr, r9, #904	; 0x388
 8001bd0:	e80b19fe 	stmda	fp, {r1, r2, r3, r4, r5, r6, r7, r8, fp, ip}
 8001bd4:	fbfa1c0a 	blx	7e88c06 <__flash_size+0x7e08c06>
 8001bd8:	f6330102 			; <UNDEFINED> instruction: 0xf6330102
 8001bdc:	00f3fffe 	ldrshteq	pc, [r3], #254	; 0xfe	; <UNPREDICTABLE>
 8001be0:	e5ece2e6 	strb	lr, [ip, #742]!	; 0x2e6
 8001be4:	eafe011f 	b	7f82068 <__flash_size+0x7f02068>
 8001be8:	f3f8f3ef 			; <UNDEFINED> instruction: 0xf3f8f3ef
 8001bec:	d32530e5 			; <UNDEFINED> instruction: 0xd32530e5
 8001bf0:	f5f80ee6 			; <UNDEFINED> instruction: 0xf5f80ee6
 8001bf4:	fd21fbf8 	stc2	11, cr15, [r1, #-992]!	; 0xfffffc20	; <UNPREDICTABLE>
 8001bf8:	d2281516 	eorle	r1, r8, #92274688	; 0x5800000
 8001bfc:	fdefe827 	stc2l	8, cr14, [pc, #156]!	; 8001ca0 <DENSE_MATRIX+0xeb0>
 8001c00:	1b001ce8 	blne	8008fa8 <INPUT_MATRIX+0x4338>
 8001c04:	edde0020 	ldcl	0, cr0, [lr, #128]	; 0x80
 8001c08:	09fffa05 	ldmibeq	pc!, {r0, r2, r9, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
 8001c0c:	d12b16e3 			; <UNDEFINED> instruction: 0xd12b16e3
 8001c10:	2303eff1 	movwcs	lr, #16369	; 0x3ff1
 8001c14:	fafceaef 	blx	7f3c7d8 <__flash_size+0x7ebc7d8>
 8001c18:	d410fbee 	ldrle	pc, [r0], #-3054	; 0xfffff412
 8001c1c:	f70c05ed 			; <UNDEFINED> instruction: 0xf70c05ed
 8001c20:	e9cff00d 	stmib	pc, {r0, r2, r3, ip, sp, lr, pc}^	; <UNPREDICTABLE>
 8001c24:	f0fd0e11 			; <UNDEFINED> instruction: 0xf0fd0e11
 8001c28:	0a190216 	beq	8642488 <__flash_sram_init_src_addr+0x6337a8>
 8001c2c:	d60a13fb 			; <UNDEFINED> instruction: 0xd60a13fb
 8001c30:	140cf4f3 	strne	pc, [ip], #-1267	; 0xfffffb0d
 8001c34:	03f201ff 	mvnseq	r0, #-1073741761	; 0xc000003f
 8001c38:	e6f70314 	usat	r0, #23, r4, lsl #6
 8001c3c:	100ce501 	andne	lr, ip, r1, lsl #10
 8001c40:	f4fd29ff 			; <UNDEFINED> instruction: 0xf4fd29ff
 8001c44:	18020715 	stmdane	r2, {r0, r2, r4, r8, r9, sl}
 8001c48:	fe1c0910 	mrc2	9, 0, r0, cr12, cr0, {0}	; <UNPREDICTABLE>
 8001c4c:	e1df2402 	bics	r2, pc, r2, lsl #8
 8001c50:	0b26f9e5 	bleq	89c03ec <__flash_sram_init_src_addr+0x9b170c>
 8001c54:	250de328 	strcs	lr, [sp, #-808]	; 0xfffffcd8
 8001c58:	f5f0f829 			; <UNDEFINED> instruction: 0xf5f0f829
 8001c5c:	fc0bde13 	stc2	14, cr13, [fp], {19}
 8001c60:	e9ce2d13 	stmib	lr, {r0, r1, r4, r8, sl, fp, sp}^
 8001c64:	f215f416 	vqshl.s16	d15, d6, d5
 8001c68:	e9fbf5e6 	ldmib	fp!, {r1, r2, r5, r6, r7, r8, sl, ip, sp, lr, pc}^
 8001c6c:	f4ec4000 	vld1.8	{d20[0]}, [ip], r0
 8001c70:	0d27edd2 	stceq	13, cr14, [r7, #-840]!	; 0xfffffcb8
 8001c74:	f5f6df26 			; <UNDEFINED> instruction: 0xf5f6df26
 8001c78:	00f907fd 	ldrshteq	r0, [r9], #125	; 0x7d
 8001c7c:	f9e5ef03 			; <UNDEFINED> instruction: 0xf9e5ef03
 8001c80:	17e20f04 	strbne	r0, [r2, r4, lsl #30]!
 8001c84:	02fb0a05 	rscseq	r0, fp, #20480	; 0x5000
 8001c88:	fdfd0b07 	ldc2l	11, cr0, [sp, #28]!	; <UNPREDICTABLE>
 8001c8c:	03d83206 	bicseq	r3, r8, #1610612736	; 0x60000000
 8001c90:	04280df1 	strteq	r0, [r8], #-3569	; 0xfffff20f
 8001c94:	f8ece80e 			; <UNDEFINED> instruction: 0xf8ece80e
 8001c98:	f5e90005 			; <UNDEFINED> instruction: 0xf5e90005
 8001c9c:	14f2e60d 	ldrbtne	lr, [r2], #1549	; 0x60d
 8001ca0:	e3caf6e2 	bic	pc, sl, #236978176	; 0xe200000
 8001ca4:	d309fc0f 	movwle	pc, #39951	; 0x9c0f	; <UNPREDICTABLE>
 8001ca8:	eb02fd02 	bl	80c10b8 <__flash_sram_init_src_addr+0xb23d8>
 8001cac:	e70619e1 	str	r1, [r6, -r1, ror #19]
 8001cb0:	090c1107 	stmdbeq	ip, {r0, r1, r2, r8, ip}
 8001cb4:	f3fa09f7 			; <UNDEFINED> instruction: 0xf3fa09f7
 8001cb8:	1405f31c 	strne	pc, [r5], #-796	; 0xfffffce4
 8001cbc:	170103fa 			; <UNDEFINED> instruction: 0x170103fa
 8001cc0:	eed5ea14 			; <UNDEFINED> instruction: 0xeed5ea14
 8001cc4:	e60af130 			; <UNDEFINED> instruction: 0xe60af130
 8001cc8:	f602fbf7 			; <UNDEFINED> instruction: 0xf602fbf7
 8001ccc:	fffb02ee 			; <UNDEFINED> instruction: 0xfffb02ee
 8001cd0:	1104fd00 	tstne	r4, r0, lsl #26	; <UNPREDICTABLE>
 8001cd4:	261706fa 			; <UNDEFINED> instruction: 0x261706fa
 8001cd8:	f4ddff3d 	pli	[sp, #3901]	; 0xf3d
 8001cdc:	f7fefe06 			; <UNDEFINED> instruction: 0xf7fefe06
 8001ce0:	02eb091c 	rsceq	r0, fp, #28, 18	; 0x70000
 8001ce4:	faf1ec04 	blx	7c7ccfc <__flash_size+0x7bfccfc>
 8001ce8:	05090606 	streq	r0, [r9, #-1542]	; 0xfffff9fa
 8001cec:	08100c07 	ldmdaeq	r0, {r0, r1, r2, sl, fp}
 8001cf0:	16121505 	ldrne	r1, [r2], -r5, lsl #10
 8001cf4:	fffff91a 			; <UNDEFINED> instruction: 0xfffff91a
 8001cf8:	0d000610 	stceq	6, cr0, [r0, #-64]	; 0xffffffc0
 8001cfc:	f7e0d7f6 			; <UNDEFINED> instruction: 0xf7e0d7f6
 8001d00:	f126e3ee 			; <UNDEFINED> instruction: 0xf126e3ee
 8001d04:	f7f7f70a 			; <UNDEFINED> instruction: 0xf7f7f70a
 8001d08:	e6ededeb 	strbt	lr, [sp], fp, ror #27
 8001d0c:	fbf40104 	blx	7d02126 <__flash_size+0x7c82126>
 8001d10:	040003eb 	streq	r0, [r0], #-1003	; 0xfffffc15
 8001d14:	04f2fddf 	ldrbteq	pc, [r2], #3551	; 0xddf	; <UNPREDICTABLE>
 8001d18:	07fa141d 			; <UNDEFINED> instruction: 0x07fa141d
 8001d1c:	02070109 	andeq	r0, r7, #1073741826	; 0x40000002
 8001d20:	04020ed5 	streq	r0, [r2], #-3797	; 0xfffff12b
 8001d24:	09f5e0e8 	ldmibeq	r5!, {r3, r5, r6, r7, sp, lr, pc}^
 8001d28:	f50637d6 			; <UNDEFINED> instruction: 0xf50637d6
 8001d2c:	fce80df4 	stc2l	13, cr0, [r8], #976	; 0x3d0
 8001d30:	5f03d2f0 	svcpl	0x0003d2f0
 8001d34:	d6fd180f 	ldrbtle	r1, [sp], pc, lsl #16
 8001d38:	e7dc2f1d 	bfi	r2, sp, (invalid: 30:28)
 8001d3c:	2af2eaea 	bcs	7cbc8ec <__flash_size+0x7c3c8ec>
 8001d40:	23c212f2 	biccs	r1, r2, #536870927	; 0x2000000f
 8001d44:	f4ff0df8 			; <UNDEFINED> instruction: 0xf4ff0df8
 8001d48:	1b0b05a6 	blne	82c33e8 <__flash_sram_init_src_addr+0x2b4708>
 8001d4c:	06d63a0b 	ldrbeq	r3, [r6], fp, lsl #20
 8001d50:	0125d5dc 	ldrdeq	sp, [r5, -ip]!
 8001d54:	ea040709 	b	8103980 <__flash_sram_init_src_addr+0xf4ca0>
 8001d58:	e7e91e08 	strb	r1, [r9, r8, lsl #28]!
 8001d5c:	05f0f224 	ldrbeq	pc, [r0, #548]!	; 0x224	; <UNPREDICTABLE>
 8001d60:	25d921ee 	ldrbcs	r2, [r9, #494]	; 0x1ee
 8001d64:	e3081124 	movw	r1, #33060	; 0x8124
 8001d68:	2509f9aa 	strcs	pc, [r9, #-2474]	; 0xfffff656
 8001d6c:	07c536e4 	strbeq	r3, [r5, r4, ror #13]
 8001d70:	ea23d3cb 	b	88f6ca4 <__flash_sram_init_src_addr+0x8e7fc4>
 8001d74:	fb12f515 	blx	84bf1d2 <__flash_sram_init_src_addr+0x4b04f2>
 8001d78:	fbf612ef 	blx	7d8693e <__flash_size+0x7d0693e>
 8001d7c:	0913f6e7 	ldmdbeq	r3, {r0, r1, r2, r5, r6, r7, r9, sl, ip, sp, lr, pc}
 8001d80:	2511fbe9 	ldrcs	pc, [r1, #-3049]	; 0xfffff417
 8001d84:	def3f60c 	cdple	6, 15, cr15, cr3, cr12, {0}
 8001d88:	371806cf 	ldrcc	r0, [r8, -pc, asr #13]
 8001d8c:	04f00f06 	ldrbteq	r0, [r0], #3846	; 0xf06
 8001d90:	0734dee3 	ldreq	sp, [r4, -r3, ror #29]!
 8001d94:	e5fef912 	ldrb	pc, [lr, #2322]!	; 0x912	; <UNPREDICTABLE>
 8001d98:	fffe0611 			; <UNDEFINED> instruction: 0xfffe0611
 8001d9c:	14ed0900 	strbtne	r0, [sp], #2304	; 0x900
 8001da0:	2feadf07 	svccs	0x00eadf07
 8001da4:	0a02ff14 	beq	80c19fc <__flash_sram_init_src_addr+0xb2d1c>
 8001da8:	30170bd7 			; <UNDEFINED> instruction: 0x30170bd7
 8001dac:	23dcf3de 	bicscs	pc, ip, #2013265923	; 0x78000003
 8001db0:	041bf5f6 	ldreq	pc, [fp], #-1526	; 0xfffffa0a
 8001db4:	f01b010f 			; <UNDEFINED> instruction: 0xf01b010f
 8001db8:	23eaf10b 	mvncs	pc, #-1073741822	; 0xc0000002
 8001dbc:	fefeea04 			; <UNDEFINED> instruction: 0xfefeea04
 8001dc0:	1ceaf2fb 	sfmne	f7, 3, [sl], #1004	; 0x3ec
 8001dc4:	d2fe020d 	rscsle	r0, lr, #-805306368	; 0xd0000000
 8001dc8:	2bf212f8 	blcs	7c869b0 <__flash_size+0x7c069b0>
 8001dcc:	55c4fc0d 	strbpl	pc, [r4, #3085]	; 0xc0d	; <UNPREDICTABLE>
 8001dd0:	01fd0ef6 	ldrsheq	r0, [sp, #230]!	; 0xe6
 8001dd4:	e504ee1b 	str	lr, [r4, #-3611]	; 0xfffff1e5
 8001dd8:	26e9f8f1 			; <UNDEFINED> instruction: 0x26e9f8f1
 8001ddc:	fe0deb21 	vseleq.f64	d14, d13, d17
 8001de0:	140d00dd 	strne	r0, [sp], #-221	; 0xffffff23
 8001de4:	ed09effc 	stc	15, cr14, [r9, #-1008]	; 0xfffffc10
 8001de8:	24ca21f4 	strbcs	r2, [sl], #500	; 0x1f4
 8001dec:	46d40fe9 	ldrbmi	r0, [r4], r9, ror #31
 8001df0:	e6e109f8 			; <UNDEFINED> instruction: 0xe6e109f8
 8001df4:	ee04efe8 	cdp	15, 0, cr14, cr4, cr8, {7}
 8001df8:	0f1eebf7 	svceq	0x001eebf7
 8001dfc:	fdff1e06 	ldc2l	14, cr1, [pc, #24]!	; 8001e1c <DENSE_MATRIX+0x102c>
 8001e00:	ed0fef03 	stc	15, cr14, [pc, #-12]	; 8001dfc <DENSE_MATRIX+0x100c>
 8001e04:	efeff21e 	svc	0x00eff21e
 8001e08:	0ed626ce 	cdpeq	6, 13, cr2, cr6, cr14, {6}
 8001e0c:	1e0ff9e1 	vmlsne.f16	s30, s31, s3	; <UNPREDICTABLE>
 8001e10:	05d517ea 	ldrbeq	r1, [r5, #2026]	; 0x7ea
 8001e14:	0af8f1f6 	beq	7e3e5f4 <__flash_size+0x7dbe5f4>
 8001e18:	1226f105 	eorne	pc, r6, #1073741825	; 0x40000001
 8001e1c:	ffd6f0f9 			; <UNDEFINED> instruction: 0xffd6f0f9
 8001e20:	e4330c16 	ldrt	r0, [r3], #-3094	; 0xfffff3ea
 8001e24:	f5e81015 			; <UNDEFINED> instruction: 0xf5e81015
 8001e28:	0cf51d04 	ldcleq	13, cr1, [r5], #16
 8001e2c:	ed3bffe0 	ldc	15, cr15, [fp, #-896]!	; 0xfffffc80
 8001e30:	fdf11d14 	ldc2l	13, cr1, [r1, #80]!	; 0x50
 8001e34:	eae806f7 	b	7a03a18 <__flash_size+0x7983a18>
 8001e38:	0d39031e 	ldceq	3, cr0, [r9, #-120]!	; 0xffffff88
 8001e3c:	13e8f61c 	mvnne	pc, #28, 12	; 0x1c00000
 8001e40:	1a08fb0a 	bne	8240a70 <__flash_sram_init_src_addr+0x231d90>
 8001e44:	e5e51427 	strb	r1, [r5, #1063]!	; 0x427
 8001e48:	fc011bef 	stc2	11, cr1, [r1], {239}	; 0xef	; <UNPREDICTABLE>
 8001e4c:	c20203f3 	andgt	r0, r2, #-872415229	; 0xcc000003
 8001e50:	ef04220f 	svc	0x0004220f
 8001e54:	0af6fdf3 	beq	7dc1628 <__flash_size+0x7d41628>
 8001e58:	e219ecee 	ands	lr, r9, #60928	; 0xee00
 8001e5c:	0f0a0304 	svceq	0x000a0304
 8001e60:	fed0faf8 	mrc2	10, 6, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
 8001e64:	ffebf8f1 			; <UNDEFINED> instruction: 0xffebf8f1
 8001e68:	0c0b0107 	stfeqs	f0, [fp], {7}
 8001e6c:	f0152be3 			; <UNDEFINED> instruction: 0xf0152be3
 8001e70:	fff71e05 			; <UNDEFINED> instruction: 0xfff71e05
 8001e74:	df0e1b0b 	svcle	0x000e1b0b
 8001e78:	ea230900 	b	88c4280 <__flash_sram_init_src_addr+0x8b55a0>
 8001e7c:	00f6091c 	rscseq	r0, r6, ip, lsl r9
 8001e80:	f6f40715 			; <UNDEFINED> instruction: 0xf6f40715
 8001e84:	e1d8ff27 	bics	pc, r8, r7, lsr #30
 8001e88:	04f4f007 	ldrbteq	pc, [r4], #7	; <UNPREDICTABLE>
 8001e8c:	d81720f7 	ldmdale	r7, {r0, r1, r2, r4, r5, r6, r7, sp}
 8001e90:	2623eefa 			; <UNDEFINED> instruction: 0x2623eefa
 8001e94:	2025140b 	eorcs	r1, r5, fp, lsl #8
 8001e98:	dc14fbfa 			; <UNDEFINED> instruction: 0xdc14fbfa
 8001e9c:	f401f6fa 	vst1.64	{d15-d17}, [r1 :256], sl
 8001ea0:	19d7f817 	ldmibne	r7, {r0, r1, r2, r4, fp, ip, sp, lr, pc}^
 8001ea4:	06fd1113 	usateq	r1, #29, r3, lsl #2
 8001ea8:	e8f9d9e1 	ldm	r9!, {r0, r5, r6, r7, r8, fp, ip, lr, pc}^
 8001eac:	d21f29f5 	andsle	r2, pc, #4014080	; 0x3d4000
 8001eb0:	101bf4fb 			; <UNDEFINED> instruction: 0x101bf4fb
 8001eb4:	0411fa0c 	ldreq	pc, [r1], #-2572	; 0xfffff5f4
 8001eb8:	f10a0721 			; <UNDEFINED> instruction: 0xf10a0721
 8001ebc:	0218ef2f 	andseq	lr, r8, #47, 30	; 0xbc
 8001ec0:	0cf520d7 	ldcleq	0, cr2, [r5], #860	; 0x35c
 8001ec4:	06f5f9fb 			; <UNDEFINED> instruction: 0x06f5f9fb
 8001ec8:	f00ff2f5 			; <UNDEFINED> instruction: 0xf00ff2f5
 8001ecc:	f0e030fd 			; <UNDEFINED> instruction: 0xf0e030fd
 8001ed0:	042eeed3 	strteq	lr, [lr], #-3795	; 0xfffff12d
 8001ed4:	1f01f0f4 	svcne	0x0001f0f4
 8001ed8:	f4e5f307 	vld4.8	{d31[0],d32[0],d33[0],d34[0]}, [r5], r7
 8001edc:	f5dbd60e 			; <UNDEFINED> instruction: 0xf5dbd60e
 8001ee0:	ede20dfd 	stcl	13, cr0, [r2, #1012]!	; 0x3f4
 8001ee4:	f1f2fe0b 			; <UNDEFINED> instruction: 0xf1f2fe0b
 8001ee8:	fa1403fc 	blx	8502ee0 <__flash_sram_init_src_addr+0x4f4200>
 8001eec:	f1fa36fa 			; <UNDEFINED> instruction: 0xf1fa36fa
 8001ef0:	042af5f5 	strteq	pc, [sl], #-1525	; 0xfffffa0b
 8001ef4:	0200d70e 	andeq	sp, r0, #3670016	; 0x380000
 8001ef8:	f8e20102 			; <UNDEFINED> instruction: 0xf8e20102
 8001efc:	fbeae6fa 	blx	7abbaee <__flash_size+0x7a3baee>
 8001f00:	04fd04fa 	ldrbteq	r0, [sp], #1274	; 0x4fa
 8001f04:	f10ef019 			; <UNDEFINED> instruction: 0xf10ef019
 8001f08:	e5fc05fd 	ldrb	r0, [ip, #1533]!	; 0x5fd
 8001f0c:	e4c11ffa 	strb	r1, [r1], #4090	; 0xffa
 8001f10:	0a350ffc 	beq	8d45f08 <__flash_sram_init_src_addr+0xd37228>
 8001f14:	f008dd13 			; <UNDEFINED> instruction: 0xf008dd13
 8001f18:	fef6ff24 	cdp2	15, 15, cr15, cr6, cr4, {1}
 8001f1c:	eff9f80c 	svc	0x00f9f80c
 8001f20:	1cec1fe4 	stclne	15, cr1, [ip], #912	; 0x390
 8001f24:	e300f231 	movw	pc, #561	; 0x231	; <UNPREDICTABLE>
 8001f28:	eb0604f8 	bl	8183310 <__flash_sram_init_src_addr+0x174630>
 8001f2c:	f3003712 	vaba.u8	d3, d0, d2
 8001f30:	000bfaf4 	strdeq	pc, [fp], -r4
 8001f34:	17f60004 	ldrbne	r0, [r6, r4]!
 8001f38:	0101fd18 	tsteq	r1, r8, lsl sp	; <UNPREDICTABLE>
 8001f3c:	13fef829 	mvnsne	pc, #2686976	; 0x290000
 8001f40:	19ea1027 	stmibne	sl!, {r0, r1, r2, r5, ip}^
 8001f44:	da0be119 	ble	82fa3b0 <__flash_sram_init_src_addr+0x2eb6d0>
 8001f48:	f808fbfc 			; <UNDEFINED> instruction: 0xf808fbfc
 8001f4c:	06050d08 	streq	r0, [r5], -r8, lsl #26
 8001f50:	dee4ed11 	mcrle	13, 7, lr, cr4, cr1, {0}
 8001f54:	11eaf6e3 	mvnne	pc, r3, ror #13
 8001f58:	ead7e207 	b	75fa77c <__flash_size+0x757a77c>
 8001f5c:	f7fdfefe 			; <UNDEFINED> instruction: 0xf7fdfefe
 8001f60:	f4ee0826 	vld1.32			; <UNDEFINED> instruction: 0xf4ee0826
 8001f64:	eff3fe40 	svc	0x00f3fe40
 8001f68:	030c0705 	movweq	r0, #50949	; 0xc705
 8001f6c:	040c0802 	streq	r0, [ip], #-2050	; 0xfffff7fe
 8001f70:	0b0d0804 	bleq	8343f88 <__flash_sram_init_src_addr+0x3352a8>
 8001f74:	e8021102 	stmda	r2, {r1, r8, ip}
 8001f78:	08fd0a0f 	ldmeq	sp!, {r0, r1, r2, r3, r9, fp}^
 8001f7c:	0eeef0ee 	cdpeq	0, 14, cr15, cr14, cr14, {7}
 8001f80:	e217f8f4 	ands	pc, r7, #244, 16	; 0xf40000
 8001f84:	ee10f527 	cfmul64	mvdx15, mvdx0, mvdx7
 8001f88:	de1304ea 	cdple	4, 1, cr0, cr3, cr10, {7}
 8001f8c:	06fdeaf4 			; <UNDEFINED> instruction: 0x06fdeaf4
 8001f90:	0e0708f5 	mcreq	8, 0, r0, cr7, cr5, {7}
 8001f94:	29031211 	stmdbcs	r3, {r0, r4, r9, ip}
 8001f98:	fbf80626 	blx	7e0383a <__flash_size+0x7d8383a>
 8001f9c:	fa0c0d0b 	blx	83053d0 <__flash_sram_init_src_addr+0x2f66f0>
 8001fa0:	00d40fe7 	sbcseq	r0, r4, r7, ror #31
 8001fa4:	02ed1005 	rsceq	r1, sp, #5
 8001fa8:	ecfe40d2 	ldcl	0, cr4, [lr], #840	; 0x348
 8001fac:	1b0728f6 	blne	81cc38c <__flash_sram_init_src_addr+0x1bd6ac>
 8001fb0:	52f4c0ea 	rscspl	ip, r4, #234	; 0xea
 8001fb4:	ffeefbfa 			; <UNDEFINED> instruction: 0xffeefbfa
 8001fb8:	def43f0b 	cdple	15, 15, cr3, cr4, cr11, {0}
 8001fbc:	3a0308f9 	bcc	80c43a8 <__flash_sram_init_src_addr+0xb56c8>
 8001fc0:	2fc21dfa 	svccs	0x00c21dfa
 8001fc4:	13180916 	tstne	r8, #360448	; 0x58000
 8001fc8:	302c1bba 	strhtcc	r1, [ip], -sl
 8001fcc:	e9d13d00 	ldmib	r1, {r8, sl, fp, ip, sp}^
 8001fd0:	ff33eefb 			; <UNDEFINED> instruction: 0xff33eefb
 8001fd4:	f6d8f40d 	pli	[r8, sp, lsl #8]
 8001fd8:	e7db290b 	ldrb	r2, [fp, fp, lsl #18]
 8001fdc:	15fa13f9 	ldrbne	r1, [sl, #1017]!	; 0x3f9
 8001fe0:	1ded20e6 	stclne	0, cr2, [sp, #920]!	; 0x398
 8001fe4:	d910fcf6 	ldmdble	r0, {r1, r2, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
 8001fe8:	3c1c11c5 	ldfccs	f1, [ip], {197}	; 0xc5
 8001fec:	0fe34cf8 	svceq	0x00e34cf8
 8001ff0:	e637dbf6 			; <UNDEFINED> instruction: 0xe637dbf6
 8001ff4:	140a0201 	strne	r0, [sl], #-513	; 0xfffffdff
 8001ff8:	eeea150f 	cdp	5, 14, cr1, cr10, cr15, {0}
 8001ffc:	13fe05ed 	mvnsne	r0, #994050048	; 0x3b400000
 8002000:	1ff6eced 	svcne	0x00f6eced
 8002004:	e7efeb13 			; <UNDEFINED> instruction: 0xe7efeb13
 8002008:	33200acd 			; <UNDEFINED> instruction: 0x33200acd
 800200c:	08ed220d 	stmiaeq	sp!, {r0, r2, r3, r9, sp}^
 8002010:	fc32e7da 	ldc2	7, cr14, [r2], #-872	; 0xfffffc98
 8002014:	06f70006 	ldrbteq	r0, [r7], r6
 8002018:	0cf50217 	lfmeq	f0, 2, [r5], #92	; 0x5c
 800201c:	08f301ee 	ldmeq	r3!, {r1, r2, r3, r5, r6, r7, r8}^
 8002020:	19cad407 	stmibne	sl, {r0, r1, r2, sl, ip, lr, pc}^
 8002024:	d9fdea1d 	ldmible	sp!, {r0, r2, r3, r4, r9, fp, sp, lr, pc}^
 8002028:	2b0a0ab8 	blcs	8284b10 <__flash_sram_init_src_addr+0x275e30>
 800202c:	1fcff3fa 	svcne	0x00cff3fa
 8002030:	070de3e2 	streq	lr, [sp, -r2, ror #7]
 8002034:	1010f8ea 	andsne	pc, r0, sl, ror #17
 8002038:	24def5f2 	ldrbcs	pc, [lr], #1522	; 0x5f2	; <UNPREDICTABLE>
 800203c:	1607faee 	strne	pc, [r7], -lr, ror #21
 8002040:	29180104 	ldmdbcs	r8, {r2, r8}
 8002044:	fc100d00 	ldc2	13, cr0, [r0], {-0}
 8002048:	31f019dc 	ldrsbcc	r1, [r0, #156]!	; 0x9c
 800204c:	4dd606d0 	ldclmi	6, cr0, [r6, #832]	; 0x340
 8002050:	f00c24fb 			; <UNDEFINED> instruction: 0xf00c24fb
 8002054:	d90413f5 	stmdble	r4, {r0, r2, r4, r5, r6, r7, r8, r9, ip}
 8002058:	3feb02ec 	svccc	0x00eb02ec
 800205c:	f21af5fe 	vqrshl.s16	<illegal reg q7.5>, q15, q13
 8002060:	20f9f1f1 	ldrshtcs	pc, [r9], #17	; <UNPREDICTABLE>
 8002064:	e208f10d 	and	pc, r8, #1073741827	; 0x40000003
 8002068:	25c41bf0 	strbcs	r1, [r4, #3056]	; 0xbf0
 800206c:	49cb0fdb 	stmibmi	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp}^
 8002070:	e5e419f9 	strb	r1, [r4, #2553]!	; 0x9f9
 8002074:	ec0b040d 	cfstrs	mvf0, [fp], {13}
 8002078:	0a19e303 	beq	867ac8c <__flash_sram_init_src_addr+0x66bfac>
 800207c:	f5fcf903 			; <UNDEFINED> instruction: 0xf5fcf903
 8002080:	f229e70e 	vabd.s32	d14, d9, d14
 8002084:	d9f6020a 	ldmible	r6!, {r1, r3, r9}^
 8002088:	22ec29da 	rsccs	r2, ip, #3571712	; 0x368000
 800208c:	1f07fcd6 	svcne	0x0007fcd6
 8002090:	edf32901 			; <UNDEFINED> instruction: 0xedf32901
 8002094:	22edecf2 	rsccs	lr, sp, #61952	; 0xf200
 8002098:	022be906 	eoreq	lr, fp, #98304	; 0x18000
 800209c:	0ae90414 	beq	7a430f4 <__flash_size+0x79c30f4>
 80020a0:	16fadc1c 	usatne	sp, #26, ip, lsl #24
 80020a4:	0802221f 	stmdaeq	r2, {r0, r1, r2, r3, r4, r9, sp}
 80020a8:	f7ec1de8 			; <UNDEFINED> instruction: 0xf7ec1de8
 80020ac:	fb2bfde8 	blx	8b01856 <__flash_sram_init_src_addr+0xaf2b76>
 80020b0:	0ef01f0e 	cdpeq	15, 15, cr1, cr0, cr14, {0}
 80020b4:	fbf201fd 	blx	7c828b2 <__flash_size+0x7c028b2>
 80020b8:	fb2dec0c 	blx	8b7d0f2 <__flash_sram_init_src_addr+0xb6e412>
 80020bc:	1de8e8f5 	stclne	8, cr14, [r8, #980]!	; 0x3d4
 80020c0:	f3edf5f3 	vsli.64	<illegal reg q15.5>, <illegal reg q9.5>, #45	; 0x2d
 80020c4:	1c00143d 	cfstrsne	mvf1, [r0], {61}	; 0x3d
 80020c8:	f6121bf3 			; <UNDEFINED> instruction: 0xf6121bf3
 80020cc:	e1131905 	tst	r3, r5, lsl #18
 80020d0:	cfed0610 	svcgt	0x00ed0610
 80020d4:	191a0efa 	ldmdbne	sl, {r1, r3, r4, r5, r6, r7, r9, sl, fp}
 80020d8:	f43d021b 			; <UNDEFINED> instruction: 0xf43d021b
 80020dc:	0ff00d18 	svceq	0x00f00d18
 80020e0:	ee05f908 	vmla.f16	s30, s10, s16
 80020e4:	f9040636 			; <UNDEFINED> instruction: 0xf9040636
 80020e8:	04fcfc09 	ldrbteq	pc, [ip], #3081	; 0xc09	; <UNPREDICTABLE>
 80020ec:	d11315f1 			; <UNDEFINED> instruction: 0xd11315f1
 80020f0:	f91007eb 			; <UNDEFINED> instruction: 0xf91007eb
 80020f4:	e201faf9 	and	pc, r1, #1019904	; 0xf9000
 80020f8:	da400c22 	ble	9005188 <__flash_sram_init_src_addr+0xff64a8>
 80020fc:	f1f2e101 			; <UNDEFINED> instruction: 0xf1f2e101
 8002100:	240618f3 	strcs	r1, [r6], #-2291	; 0xfffff70d
 8002104:	f5021af7 			; <UNDEFINED> instruction: 0xf5021af7
 8002108:	07f9e8ff 			; <UNDEFINED> instruction: 0x07f9e8ff
 800210c:	df221bf0 	svcle	0x00221bf0
 8002110:	1d24e90c 			; <UNDEFINED> instruction: 0x1d24e90c
 8002114:	f9ffefe9 			; <UNDEFINED> instruction: 0xf9ffefe9
 8002118:	db180a01 	blle	8604924 <__flash_sram_init_src_addr+0x5f5c44>
 800211c:	18001829 	stmdane	r0, {r0, r3, r5, fp, ip}
 8002120:	0bebfc21 	bleq	7b011ac <__flash_size+0x7a811ac>
 8002124:	eae80515 	b	7a03580 <__flash_size+0x7983580>
 8002128:	0814f903 	ldmdaeq	r4, {r0, r1, r8, fp, ip, sp, lr, pc}
 800212c:	caf914ee 	bgt	7e474ec <__flash_size+0x7dc74ec>
 8002130:	f225dce9 	sha1m.32	<illegal reg q6.5>, <illegal reg q10.5>, <illegal reg q12.5>
 8002134:	fae0041a 	blx	78031a4 <__flash_size+0x77831a4>
 8002138:	ecff01f7 	ldfe	f0, [pc], #988	; 800251c <DENSE_MATRIX+0x172c>
 800213c:	0403ff15 	streq	pc, [r3], #-3861	; 0xfffff0eb
 8002140:	0ee50706 	cdpeq	7, 14, cr0, cr5, cr6, {0}
 8002144:	17fdfd25 	ldrbne	pc, [sp, r5, lsr #26]!	; <UNPREDICTABLE>
 8002148:	ed08f0fa 	stc	0, cr15, [r8, #-1000]	; 0xfffffc18
 800214c:	f1ea2cf0 			; <UNDEFINED> instruction: 0xf1ea2cf0
 8002150:	062ef2e4 	strteq	pc, [lr], -r4, ror #5
 8002154:	150becf1 	strne	lr, [fp, #-3313]	; 0xfffff30f
 8002158:	fc050e1f 	stc2	14, cr0, [r5], {31}
 800215c:	fde7e701 	stc2l	7, cr14, [r7, #4]!
 8002160:	08de1adc 	ldmeq	lr, {r2, r3, r4, r6, r7, r9, fp, ip}^
 8002164:	fae4052d 	blx	7903620 <__flash_size+0x7883620>
 8002168:	e3f5e8ce 	mvns	lr, #13500416	; 0xce0000
 800216c:	e4ea35e9 	strbt	r3, [sl], #1513	; 0x5e9
 8002170:	0a3a13ea 	beq	8e87120 <__flash_sram_init_src_addr+0xe78440>
 8002174:	fcf4090b 	ldc2l	9, cr0, [r4], #22	; <UNPREDICTABLE>
 8002178:	eef4f906 	vmov.f16	s31, #70	; 0x3e300000  0.1718750
 800217c:	08e7072c 	stmiaeq	r7!, {r2, r3, r5, r8, r9, sl}^
 8002180:	f5edfe0a 			; <UNDEFINED> instruction: 0xf5edfe0a
 8002184:	09ecfa30 	stmibeq	ip!, {r4, r5, r9, fp, ip, sp, lr, pc}^
 8002188:	eff80de7 	svc	0x00f80de7
 800218c:	eeee4009 	cdp	0, 14, cr4, cr14, cr9, {0}
 8002190:	06300cf4 			; <UNDEFINED> instruction: 0x06300cf4
 8002194:	ef0aeaf0 	svc	0x000aeaf0
 8002198:	e1dbf410 	bics	pc, fp, r0, lsl r4	; <UNPREDICTABLE>
 800219c:	19050429 	stmdbne	r5, {r0, r3, r5, sl}
 80021a0:	07f701f9 			; <UNDEFINED> instruction: 0x07f701f9
 80021a4:	e816113d 	ldmda	r6, {r0, r2, r3, r4, r5, r8, ip}
 80021a8:	e6fffce7 	ldrbt	pc, [pc], r7, ror #25	; <UNPREDICTABLE>
 80021ac:	dff723dc 	svcle	0x00f723dc
 80021b0:	eafaebe4 	b	7ebd148 <__flash_size+0x7e3d148>
 80021b4:	0d1ff4f7 	cfldrseq	mvf15, [pc, #-988]	; 8001de0 <DENSE_MATRIX+0xff0>
 80021b8:	f1efe93b 			; <UNDEFINED> instruction: 0xf1efe93b
 80021bc:	16e40427 	strbtne	r0, [r4], r7, lsr #8
 80021c0:	eeceeb23 	vdiv.f64	d30, d14, d19
 80021c4:	edf8e73a 	ldcl	7, cr14, [r8, #232]!	; 0xe8
 80021c8:	f813070a 			; <UNDEFINED> instruction: 0xf813070a
 80021cc:	09040906 	stmdbeq	r4, {r1, r2, r8, fp}
 80021d0:	faf9fb0e 	blx	7e80e10 <__flash_size+0x7e00e10>
 80021d4:	fb01f1fd 	blx	807e9d2 <__flash_sram_init_src_addr+0x6fcf2>
 80021d8:	0ce1f62c 	stcleq	6, cr15, [r1], #176	; 0xb0
 80021dc:	f803fd07 			; <UNDEFINED> instruction: 0xf803fd07
 80021e0:	ebf9022b 	bl	7e42a94 <__flash_size+0x7dc2a94>
 80021e4:	daf9fa1c 	ble	7e80a5c <__flash_size+0x7e00a5c>
 80021e8:	000802fa 	strdeq	r0, [r8], -sl
 80021ec:	fc04ff00 	stc2	15, cr15, [r4], {-0}
 80021f0:	04fa00f9 	ldrbteq	r0, [sl], #249	; 0xf9
 80021f4:	fee4ff11 	mcr2	15, 7, pc, cr4, cr1, {0}	; <UNPREDICTABLE>
 80021f8:	f5e7f1ea 			; <UNDEFINED> instruction: 0xf5e7f1ea
 80021fc:	fff7f114 			; <UNDEFINED> instruction: 0xfff7f114
 8002200:	f6281aeb 			; <UNDEFINED> instruction: 0xf6281aeb
 8002204:	e1fde9fc 	ldrsh	lr, [sp, #156]!	; 0x9c
 8002208:	0cfd1018 	ldcleq	0, cr1, [sp], #96	; 0x60
 800220c:	0a00e303 	beq	803ae20 <__flash_sram_init_src_addr+0x2c140>
 8002210:	13fc0bf1 	mvnsne	r0, #246784	; 0x3c400
 8002214:	0dfb0c16 	ldcleq	12, cr0, [fp, #88]!	; 0x58
 8002218:	f6ef0812 			; <UNDEFINED> instruction: 0xf6ef0812
 800221c:	f50a0404 			; <UNDEFINED> instruction: 0xf50a0404
 8002220:	15ec1bcf 	strbne	r1, [ip, #3023]!	; 0xbcf
 8002224:	070c0a12 	smladeq	ip, r2, sl, r0
 8002228:	ca0a2bdd 	bgt	828d1a4 <__flash_sram_init_src_addr+0x27e4c4>
 800222c:	ecd210e4 	ldcl	0, cr1, [r2], {228}	; 0xe4
 8002230:	5005e10e 	andpl	lr, r5, lr, lsl #2
 8002234:	0efb01f0 	mrceq	1, 7, r0, cr11, cr0, {7}
 8002238:	d0cd1f09 	sbcle	r1, sp, r9, lsl #30
 800223c:	26fb06e8 	ldrbtcs	r0, [fp], r8, ror #13
 8002240:	4c9d04f3 	cfldrsmi	mvf0, [sp], {243}	; 0xf3
 8002244:	f8eaecfb 			; <UNDEFINED> instruction: 0xf8eaecfb
 8002248:	231c19a8 	tstcs	ip, #168, 18	; 0x2a0000
 800224c:	ebe549f9 	bl	7954a38 <__flash_size+0x78d4a38>
 8002250:	ff25eeee 			; <UNDEFINED> instruction: 0xff25eeee
 8002254:	08e8f8fb 	stmiaeq	r8!, {r0, r1, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}^
 8002258:	e3ea221e 	mvn	r2, #-536870911	; 0xe0000001
 800225c:	110b0c1d 	tstne	fp, sp, lsl ip
 8002260:	2cf020fd 	ldclcs	0, cr2, [r0], #1012	; 0x3f4
 8002264:	f9f30205 			; <UNDEFINED> instruction: 0xf9f30205
 8002268:	2a0d07ab 	bcs	834411c <__flash_sram_init_src_addr+0x33543c>
 800226c:	f1ab31e5 			; <UNDEFINED> instruction: 0xf1ab31e5
 8002270:	e949e7ff 	stmdb	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
 8002274:	0b0eff01 	bleq	83c1e80 <__flash_sram_init_src_addr+0x3b31a0>
 8002278:	e9eb0ffe 	stmib	fp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}^
 800227c:	0f00f004 	svceq	0x0000f004
 8002280:	15e2fdf9 	strbne	pc, [r2, #3577]!	; 0xdf9	; <UNPREDICTABLE>
 8002284:	ec03ea02 			; <UNDEFINED> instruction: 0xec03ea02
 8002288:	332913b9 			; <UNDEFINED> instruction: 0x332913b9
 800228c:	11e026dc 	ldrdne	r2, [r0, #108]!	; 0x6c
 8002290:	0c3dcedf 	ldceq	14, cr12, [sp], #-892	; 0xfffffc84
 8002294:	0d06fa05 	vstreq	s30, [r6, #-20]	; 0xffffffec
 8002298:	01f7fff1 	ldrsheq	pc, [r7, #241]!	; 0xf1	; <UNPREDICTABLE>
 800229c:	01f8eeef 	mvnseq	lr, pc, ror #29
 80022a0:	32cfe9f1 	sbccc	lr, pc, #3948544	; 0x3c4000
 80022a4:	e30cfe1e 	movw	pc, #52766	; 0xce1e	; <UNPREDICTABLE>
 80022a8:	411a15c7 	tstmi	sl, r7, asr #11
 80022ac:	27d608ee 	ldrbcs	r0, [r6, lr, ror #17]
 80022b0:	111f04f7 			; <UNDEFINED> instruction: 0x111f04f7
 80022b4:	02ef051e 	rsceq	r0, pc, #125829120	; 0x7800000
 80022b8:	2efd0d00 	cdpcs	13, 15, cr0, cr13, cr0, {0}
 80022bc:	07fffa00 	ldrbeq	pc, [pc, r0, lsl #20]!	; <UNPREDICTABLE>
 80022c0:	09efddf8 	stmibeq	pc!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}^	; <UNPREDICTABLE>
 80022c4:	e30cf810 	movw	pc, #51216	; 0xc810	; <UNPREDICTABLE>
 80022c8:	22db07ec 	sbcscs	r0, fp, #236, 14	; 0x3b00000
 80022cc:	4de00be8 			; <UNDEFINED> instruction: 0x4de00be8
 80022d0:	f1203304 			; <UNDEFINED> instruction: 0xf1203304
 80022d4:	0506ef0f 	streq	lr, [r6, #-3855]	; 0xfffff0f1
 80022d8:	27dfecf6 			; <UNDEFINED> instruction: 0x27dfecf6
 80022dc:	031af9ff 	tsteq	sl, #4177920	; 0x3fc000	; <UNPREDICTABLE>
 80022e0:	25e7d904 	strbcs	sp, [r7, #2308]!	; 0x904
 80022e4:	f5fce609 			; <UNDEFINED> instruction: 0xf5fce609
 80022e8:	2cb21de0 	ldccs	13, cr1, [r2], #896	; 0x380
 80022ec:	3bd1100a 	blcc	744631c <__flash_size+0x73c631c>
 80022f0:	f4df410e 			; <UNDEFINED> instruction: 0xf4df410e
 80022f4:	0013f6e4 	andseq	pc, r3, r4, ror #13
 80022f8:	1607dff0 			; <UNDEFINED> instruction: 0x1607dff0
 80022fc:	0b1f11f1 	bleq	87c6ac8 <__flash_sram_init_src_addr+0x7b7de8>
 8002300:	ec0ce316 	stc	3, cr14, [ip], {22}
 8002304:	fef7142b 	cdp2	4, 15, cr1, cr7, cr11, {1}
 8002308:	17de1dd3 			; <UNDEFINED> instruction: 0x17de1dd3
 800230c:	0d0afbe1 	vstreq	d15, [sl, #-900]	; 0xfffffc7c
 8002310:	ffdb2b0a 			; <UNDEFINED> instruction: 0xffdb2b0a
 8002314:	e7df15ef 	ldrb	r1, [pc, pc, ror #11]
 8002318:	fe1adcf9 	mrc2	12, 0, sp, cr10, cr9, {7}
 800231c:	24f509fe 	ldrbtcs	r0, [r5], #2558	; 0x9fe
 8002320:	0629f60b 	strteq	pc, [r9], -fp, lsl #12
 8002324:	ee0d0522 	cfsh32	mvfx0, mvfx13, #18
 8002328:	f0eb16f5 			; <UNDEFINED> instruction: 0xf0eb16f5
 800232c:	e92c0001 	stmdb	ip!, {r0}
 8002330:	facf1c0a 	blx	73c9360 <__flash_size+0x7349360>
 8002334:	1c0e27f8 	stcne	7, cr2, [lr], {248}	; 0xf8
 8002338:	f226e402 	vshl.s32	d14, d2, d6
 800233c:	19fefc00 	ldmibne	lr!, {sl, fp, ip, sp, lr, pc}^
 8002340:	08eff717 	stmiaeq	pc!, {r0, r1, r2, r4, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
 8002344:	fa041619 	blx	8107bb0 <__flash_sram_init_src_addr+0xf8ed0>
 8002348:	fff508f3 			; <UNDEFINED> instruction: 0xfff508f3
 800234c:	d2140805 	andsle	r0, r4, #327680	; 0x50000
 8002350:	01092f21 	tsteq	r9, r1, lsr #30
 8002354:	0213ddfa 	andseq	sp, r3, #16000	; 0x3e80
 8002358:	ea34f8ee 	b	8d40718 <__flash_sram_init_src_addr+0xd31a38>
 800235c:	05fffaee 	ldrbeq	pc, [pc, #2798]!	; 8002e52 <DENSE_MATRIX+0x2062>	; <UNPREDICTABLE>
 8002360:	f2fee912 	vqshrn.s64	d30, q1, #2
 8002364:	f40e0ef2 			; <UNDEFINED> instruction: 0xf40e0ef2
 8002368:	0b060bfa 	bleq	8185358 <__flash_sram_init_src_addr+0x176678>
 800236c:	d20e0bf5 	andle	r0, lr, #250880	; 0x3d400
 8002370:	f9100205 			; <UNDEFINED> instruction: 0xf9100205
 8002374:	0df91212 	lfmeq	f1, 2, [r9, #72]!	; 0x48
 8002378:	cd2a02ee 	sfmgt	f0, 4, [sl, #-952]!	; 0xfffffc48
 800237c:	0d0bfde4 	stceq	13, cr15, [fp, #-912]	; 0xfffffc70
 8002380:	12e61928 	rscne	r1, r6, #40, 18	; 0xa0000
 8002384:	f2fe03fa 	vrsra.s64	q8, q13, #2
 8002388:	0ef1ebf1 	vmoveq.u8	lr, d17[7]
 800238c:	e11a1103 	tst	sl, r3, lsl #2
 8002390:	1f36f415 	svcne	0x0036f415
 8002394:	00290916 	eoreq	r0, r9, r6, lsl r9
 8002398:	e7290918 			; <UNDEFINED> instruction: 0xe7290918
 800239c:	140515fd 	strne	r1, [r5], #-1533	; 0xfffffa03
 80023a0:	0405120f 	streq	r1, [r5], #-527	; 0xfffffdf1
 80023a4:	ffd80d21 			; <UNDEFINED> instruction: 0xffd80d21
 80023a8:	0914ef04 	ldmdbeq	r4, {r2, r8, r9, sl, fp, sp, lr, pc}
 80023ac:	db121cf4 	blle	8489784 <__flash_sram_init_src_addr+0x47aaa4>
 80023b0:	fc26e4e5 	stc2	4, cr14, [r6], #-916	; 0xfffffc6c
 80023b4:	d90bfe0c 	stmdble	fp, {r2, r3, r9, sl, fp, ip, sp, lr, pc}
 80023b8:	06181706 	ldreq	r1, [r8], -r6, lsl #14
 80023bc:	f9ff0c13 			; <UNDEFINED> instruction: 0xf9ff0c13
 80023c0:	ebd709de 	bl	75c4b40 <__flash_size+0x7544b40>
 80023c4:	01df0436 	bicseq	r0, pc, r6, lsr r4	; <UNPREDICTABLE>
 80023c8:	ef0feae8 	svc	0x000feae8
 80023cc:	faed2ffb 	blx	7b4e3c0 <__flash_size+0x7ace3c0>
 80023d0:	fb31f2e7 	blx	8c7ef76 <__flash_sram_init_src_addr+0xc70296>
 80023d4:	f5f71efd 			; <UNDEFINED> instruction: 0xf5f71efd
 80023d8:	fcfc02f6 	ldc2l	2, cr0, [ip], #984	; 0x3d8
 80023dc:	fbecfb12 	blx	7b4102e <__flash_size+0x7ac102e>
 80023e0:	140bfe0e 	strne	pc, [fp], #-3598	; 0xfffff1f2
 80023e4:	e2efe31d 	rsc	lr, pc, #1946157056	; 0x74000000
 80023e8:	f90c00ea 			; <UNDEFINED> instruction: 0xf90c00ea
 80023ec:	f5d22ef8 			; <UNDEFINED> instruction: 0xf5d22ef8
 80023f0:	023004d4 	eorseq	r0, r0, #212, 8	; 0xd4000000
 80023f4:	fdf9f9e8 	ldc2l	9, cr15, [r9, #464]!	; 0x1d0	; <UNPREDICTABLE>
 80023f8:	fc040c19 	stc2	12, cr0, [r4], {25}
 80023fc:	01fe0507 	mvnseq	r0, r7, lsl #10
 8002400:	f7ef27e5 			; <UNDEFINED> instruction: 0xf7ef27e5
 8002404:	f3e40c1c 	vcvt.f16.u16	d16, d12, #28
 8002408:	00fb07f7 	ldrshteq	r0, [fp], #119	; 0x77
 800240c:	ecd12d0c 	ldcl	13, cr2, [r1], {12}
 8002410:	e732f7ef 	ldr	pc, [r2, -pc, ror #15]!
 8002414:	f2e50b05 	vqdmlsl.s32	q8, d5, d5
 8002418:	00eefb0f 	rsceq	pc, lr, pc, lsl #22
 800241c:	f1f0f909 			; <UNDEFINED> instruction: 0xf1f0f909
 8002420:	110c1cdd 	ldrdne	r1, [ip, -sp]
 8002424:	ece6df1a 	stcl	15, cr13, [r6], #104	; 0x68
 8002428:	f01311ea 			; <UNDEFINED> instruction: 0xf01311ea
 800242c:	e9ed36d7 	stmib	sp!, {r0, r1, r2, r4, r6, r7, r9, sl, ip, sp}^
 8002430:	111e05f9 			; <UNDEFINED> instruction: 0x111e05f9
 8002434:	0a0bf2f9 	beq	82ff020 <__flash_sram_init_src_addr+0x2f0340>
 8002438:	07e40212 			; <UNDEFINED> instruction: 0x07e40212
 800243c:	04e0f817 	strbteq	pc, [r0], #2071	; 0x817	; <UNPREDICTABLE>
 8002440:	01fa0b2e 	mvnseq	r0, lr, lsr #22
 8002444:	eef40710 	mrc	7, 7, r0, cr4, cr0, {0}
 8002448:	fb140508 	blx	8503872 <__flash_sram_init_src_addr+0x4f4b92>
 800244c:	f2f4fbfe 			; <UNDEFINED> instruction: 0xf2f4fbfe
 8002450:	1418fc14 	ldrne	pc, [r8], #-3092	; 0xfffff3ec
 8002454:	01f70ef5 	ldrsheq	r0, [r7, #229]!	; 0xe5
 8002458:	12d9131d 	sbcsne	r1, r9, #1946157056	; 0x74000000
 800245c:	f0f6fafa 			; <UNDEFINED> instruction: 0xf0f6fafa
 8002460:	f2edfb06 	vqdmlsl.s32	<illegal reg q15.5>, d13, d6
 8002464:	f1ea0933 			; <UNDEFINED> instruction: 0xf1ea0933
 8002468:	f0fcf5ed 			; <UNDEFINED> instruction: 0xf0fcf5ed
 800246c:	fb06fdfe 	blx	81c1c6e <__flash_sram_init_src_addr+0x1b2f8e>
 8002470:	08fc06f7 	ldmeq	ip!, {r0, r1, r2, r4, r5, r6, r7, r9, sl}^
 8002474:	03f51511 	mvnseq	r1, #71303168	; 0x4400000
 8002478:	f8edf9f0 			; <UNDEFINED> instruction: 0xf8edf9f0
 800247c:	01eb0315 	mvneq	r0, r5, lsl r3
 8002480:	e80518e2 	stmda	r5, {r1, r5, r6, r7, fp, ip}
 8002484:	f903fd24 			; <UNDEFINED> instruction: 0xf903fd24
 8002488:	171b1af6 			; <UNDEFINED> instruction: 0x171b1af6
 800248c:	260b0a0a 	strcs	r0, [fp], -sl, lsl #20
 8002490:	0fff03e2 	svceq	0x00ff03e2
 8002494:	ea0be2fc 	b	82fb08c <__flash_sram_init_src_addr+0x2ec3ac>
 8002498:	f7effb23 			; <UNDEFINED> instruction: 0xf7effb23
 800249c:	f8010012 			; <UNDEFINED> instruction: 0xf8010012
 80024a0:	1ef11edd 	mrcne	14, 7, r1, cr1, cr13, {6}
 80024a4:	fe16fe11 	mrc2	14, 0, pc, cr6, cr1, {0}
 80024a8:	f2054ffd 	vrecps.f32	q2, <illegal reg q10.5>, <illegal reg q14.5>
 80024ac:	f80027e5 			; <UNDEFINED> instruction: 0xf80027e5
 80024b0:	3feee108 	svccc	0x00eee108
 80024b4:	000af7ff 	strdeq	pc, [sl], -pc	; <UNPREDICTABLE>
 80024b8:	d4db3115 	ldrble	r3, [fp], #277	; 0x115
 80024bc:	1c10f0f6 	ldcne	0, cr15, [r0], {246}	; 0xf6
 80024c0:	53b41bf1 			; <UNDEFINED> instruction: 0x53b41bf1
 80024c4:	fe14ec1b 	mrc2	12, 0, lr, cr4, cr11, {0}
 80024c8:	1e0f07ae 	cdpne	7, 0, cr0, cr15, cr14, {5}
 80024cc:	0fe15ffe 	svceq	0x00e15ffe
 80024d0:	ef1ce2e6 	svc	0x001ce2e6
 80024d4:	ddfdf815 	ldclle	8, cr15, [sp, #84]!	; 0x54
 80024d8:	edf0402c 	ldcl	0, cr4, [r0, #176]!	; 0xb0
 80024dc:	10f8052d 	rscsne	r0, r8, sp, lsr #10
 80024e0:	19c31715 	stmibne	r3, {r0, r2, r4, r8, r9, sl, ip}^
 80024e4:	e7112415 			; <UNDEFINED> instruction: 0xe7112415
 80024e8:	34170cc5 	ldrcc	r0, [r7], #-3269	; 0xfffff33b
 80024ec:	0eba3cf8 	mrceq	12, 5, r3, cr10, cr8, {7}
 80024f0:	de47f3ea 	cdple	3, 4, cr15, cr7, cr10, {7}
 80024f4:	df1510e7 	svcle	0x001510e7
 80024f8:	fae61307 	blx	798711c <__flash_size+0x790711c>
 80024fc:	0e01f804 	cdpeq	8, 0, cr15, cr1, cr4, {0}
 8002500:	29ea0bfe 	stmibcs	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp}^
 8002504:	e3f1f328 	mvns	pc, #40, 6	; 0xa0000000
 8002508:	160cf9a1 	strne	pc, [ip], -r1, lsr #19
 800250c:	090836f2 	stmdbeq	r8, {r1, r4, r5, r6, r7, r9, sl, ip, sp}
 8002510:	064ae1e1 	strbeq	lr, [sl], -r1, ror #3
 8002514:	1215f3f9 	andsne	pc, r5, #-469762045	; 0xe4000003
 8002518:	ebf0f4f8 	bl	7c3f900 <__flash_size+0x7bbf900>
 800251c:	f9f7e8ff 			; <UNDEFINED> instruction: 0xf9f7e8ff
 8002520:	32eaeff4 	rsccc	lr, sl, #244, 30	; 0x3d0
 8002524:	e000f822 	and	pc, r0, r2, lsr #16
 8002528:	1af5fcb4 	bne	7d81800 <__flash_size+0x7d01800>
 800252c:	1dd4ebdb 	vldrne	d30, [r4, #876]	; 0x36c
 8002530:	f3f1e303 	vabs.s8	d30, d3
 8002534:	edfffb20 			; <UNDEFINED> instruction: 0xedfffb20
 8002538:	10e0f0e6 	rscne	pc, r0, r6, ror #1
 800253c:	070ceef3 			; <UNDEFINED> instruction: 0x070ceef3
 8002540:	31f4db0e 	mvnscc	sp, lr, lsl #22
 8002544:	f2170619 	vmin.s16	d0, d7, d9
 8002548:	12d80ce3 	sbcsne	r0, r8, #58112	; 0xe300
 800254c:	52ea110a 	rscpl	r1, sl, #-2147483646	; 0x80000002
 8002550:	eb031efa 	bl	80ca140 <__flash_sram_init_src_addr+0xbb460>
 8002554:	f7ff10ee 			; <UNDEFINED> instruction: 0xf7ff10ee
 8002558:	1ed5e2f3 	mrcne	2, 6, lr, cr5, cr3, {7}
 800255c:	f718e9e5 			; <UNDEFINED> instruction: 0xf718e9e5
 8002560:	1afbebd8 	bne	7efd4c8 <__flash_size+0x7e7d4c8>
 8002564:	dc070df9 	stcle	13, cr0, [r7], {249}	; 0xf9
 8002568:	3ec734f1 	mcrcc	4, 6, r3, cr7, cr1, {7}
 800256c:	33c90fde 	biccc	r0, r9, #888	; 0x378
 8002570:	e3dd4306 	bics	r4, sp, #402653184	; 0x18000000
 8002574:	fbf3d905 	blx	7cf8992 <__flash_size+0x7c78992>
 8002578:	1f15eff2 	svcne	0x0015eff2
 800257c:	0b0d08f5 	bleq	8344958 <__flash_sram_init_src_addr+0x335c78>
 8002580:	0822ece7 	stmdaeq	r2!, {r0, r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}
 8002584:	feea0516 	mcr2	5, 7, r0, cr10, cr6, {0}
 8002588:	13db1dd8 	bicsne	r1, fp, #216, 26	; 0x3600
 800258c:	1a0a02fe 	bne	828318c <__flash_sram_init_src_addr+0x2744ac>
 8002590:	f4d63307 			; <UNDEFINED> instruction: 0xf4d63307
 8002594:	f809efea 			; <UNDEFINED> instruction: 0xf809efea
 8002598:	fe1df4ee 	cdp2	4, 1, cr15, cr13, cr14, {7}
 800259c:	08e5f70e 	stmiaeq	r5!, {r1, r2, r3, r8, r9, sl, ip, sp, lr, pc}^
 80025a0:	fc2de6fa 	stc2	6, cr14, [sp], #-1000	; 0xfffffc18
 80025a4:	e904f9ff 	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
 80025a8:	fefc22db 	mrc2	2, 7, r2, cr12, cr11, {6}
 80025ac:	eb3507e7 	bl	8d44550 <__flash_sram_init_src_addr+0xd35870>
 80025b0:	e6c60403 	strb	r0, [r6], r3, lsl #8
 80025b4:	f60e06ed 			; <UNDEFINED> instruction: 0xf60e06ed
 80025b8:	0233e901 	eorseq	lr, r3, #16384	; 0x4000
 80025bc:	18f102fd 	ldmne	r1!, {r0, r2, r3, r4, r5, r6, r7, r9}^
 80025c0:	02d7f009 	sbcseq	pc, r7, #9
 80025c4:	e8eafc1a 	stmia	sl!, {r1, r3, r4, sl, fp, ip, sp, lr, pc}^
 80025c8:	fb0124fa 	blx	804b9ba <__flash_sram_init_src_addr+0x3ccda>
 80025cc:	f31b20e6 	vhadd.u16	q1, <illegal reg q13.5>, q11
 80025d0:	010e2405 	tsteq	lr, r5, lsl #8
 80025d4:	08011710 	stmdaeq	r1, {r4, r8, r9, sl, ip}
 80025d8:	d72ae6e9 	strle	lr, [sl, -r9, ror #13]!
 80025dc:	13ff0f01 	mvnsne	r0, #1, 30
 80025e0:	04ef051f 	strbteq	r0, [pc], #1311	; 80025e8 <DENSE_MATRIX+0x17f8>
 80025e4:	e6f1f613 	usat	pc, #17, r3, lsl #12	; <UNPREDICTABLE>
 80025e8:	02f7fcf7 	rscseq	pc, r7, #63232	; 0xf700
 80025ec:	e60f1ff6 			; <UNDEFINED> instruction: 0xe60f1ff6
 80025f0:	d7fff2fb 			; <UNDEFINED> instruction: 0xd7fff2fb
 80025f4:	01000113 	tsteq	r0, r3, lsl r1
 80025f8:	d43b0dff 	ldrtle	r0, [fp], #-3583	; 0xfffff201
 80025fc:	f0e8e7db 			; <UNDEFINED> instruction: 0xf0e8e7db
 8002600:	0e0affed 	cdpeq	15, 0, cr15, cr10, cr13, {7}
 8002604:	05ff1dfe 	ldrbeq	r1, [pc, #3582]!	; 800340a <DENSE_MATRIX+0x261a>
 8002608:	18f4f00a 	ldmne	r4!, {r1, r3, ip, sp, lr, pc}^
 800260c:	e50dfa10 	str	pc, [sp, #-2576]	; 0xfffff5f0
 8002610:	081fd009 	ldmdaeq	pc, {r0, r3, ip, lr, pc}	; <UNPREDICTABLE>
 8002614:	e5040029 	str	r0, [r4, #-41]	; 0xffffffd7
 8002618:	d217fff5 	andsle	pc, r7, #980	; 0x3d4
 800261c:	16f70e04 	ldrbtne	r0, [r7], r4, lsl #28
 8002620:	12df23f5 	sbcsne	r2, pc, #-738197501	; 0xd4000003
 8002624:	feecf926 			; <UNDEFINED> instruction: 0xfeecf926
 8002628:	0e12f30d 	cdpeq	3, 1, cr15, cr2, cr13, {0}
 800262c:	d326110c 			; <UNDEFINED> instruction: 0xd326110c
 8002630:	fc36def9 	ldc2	14, cr13, [r6], #-996	; 0xfffffc1c
 8002634:	1f070d16 	svcne	0x00070d16
 8002638:	e90c05fa 	stmdb	ip, {r1, r3, r4, r5, r6, r7, r8, sl}
 800263c:	f8060402 			; <UNDEFINED> instruction: 0xf8060402
 8002640:	11e70bf4 	strdne	r0, [r7, #180]!	; 0xb4
 8002644:	06d60b2e 	ldrbeq	r0, [r6], lr, lsr #22
 8002648:	f313fbde 	vqrdmlah.s16	<illegal reg q7.5>, <illegal reg q9.5>, q7
 800264c:	d5e326f5 	strble	r2, [r3, #1781]!	; 0x6f5
 8002650:	f8300de1 			; <UNDEFINED> instruction: 0xf8300de1
 8002654:	ff090d1d 			; <UNDEFINED> instruction: 0xff090d1d
 8002658:	f000fffb 			; <UNDEFINED> instruction: 0xf000fffb
 800265c:	04f5e802 	ldrbteq	lr, [r5], #2050	; 0x802
 8002660:	0ae0160b 	beq	7807e94 <__flash_size+0x7787e94>
 8002664:	d9f3e823 	ldmible	r3!, {r0, r1, r5, fp, sp, lr, pc}^
 8002668:	f8110b07 			; <UNDEFINED> instruction: 0xf8110b07
 800266c:	fde23cea 	stc2l	12, cr3, [r2, #936]!	; 0x3a8
 8002670:	f53818d9 			; <UNDEFINED> instruction: 0xf53818d9
 8002674:	120de40a 	andne	lr, sp, #167772160	; 0xa000000
 8002678:	fff604f3 			; <UNDEFINED> instruction: 0xfff604f3
 800267c:	0605ff0a 	streq	pc, [r5], -sl, lsl #30
 8002680:	1becfa0f 	blne	7b40ec4 <__flash_size+0x7ac0ec4>
 8002684:	e605f31e 			; <UNDEFINED> instruction: 0xe605f31e
 8002688:	fe00ffe7 	cdp2	15, 0, cr15, cr0, cr7, {7}
 800268c:	fee540f1 	mcr2	0, 7, r4, cr5, cr1, {7}
 8002690:	de24eed7 	mcrle	14, 1, lr, cr4, cr7, {6}
 8002694:	eeef060b 	cdp	6, 14, cr0, cr15, cr11, {0}
 8002698:	f6fefcf6 			; <UNDEFINED> instruction: 0xf6fefcf6
 800269c:	18f80dff 	ldmne	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, fp}^
 80026a0:	f100000d 	cps	#13
 80026a4:	f8d8f724 			; <UNDEFINED> instruction: 0xf8d8f724
 80026a8:	061813cc 	ldreq	r1, [r8], -ip, asr #7
 80026ac:	f3f13f0a 			; <UNDEFINED> instruction: 0xf3f13f0a
 80026b0:	0226f7ee 	eoreq	pc, r6, #62390272	; 0x3b80000
 80026b4:	ea0b13da 	b	82c7624 <__flash_sram_init_src_addr+0x2b8944>
 80026b8:	04f20614 	ldrbteq	r0, [r2], #1556	; 0x614
 80026bc:	14fc0812 	ldrbtne	r0, [ip], #2066	; 0x812
 80026c0:	fce0f911 	stc2l	9, cr15, [r0], #34	; 0x22	; <UNPREDICTABLE>
 80026c4:	eee41329 	cdp	3, 14, cr1, cr4, cr9, {1}
 80026c8:	e606f2f4 			; <UNDEFINED> instruction: 0xe606f2f4
 80026cc:	090b191a 	stmdbeq	fp, {r1, r3, r4, r8, fp, ip}
 80026d0:	f91afdef 			; <UNDEFINED> instruction: 0xf91afdef
 80026d4:	ee05f90b 	vmla.f16	s30, s10, s22
 80026d8:	e3c6f3fa 	bic	pc, r6, #-402653181	; 0xe8000003
 80026dc:	e7f6e6ec 	ldrb	lr, [r6, ip, ror #13]!
 80026e0:	fce8fc0c 	stc2l	12, cr15, [r8], #48	; 0x30
 80026e4:	d9de071b 	ldmible	lr, {r0, r1, r3, r4, r8, r9, sl}^
 80026e8:	effef6f4 	svc	0x00fef6f4
 80026ec:	fc0cfdff 	stc2	13, cr15, [ip], {255}	; 0xff
 80026f0:	0a030af5 	beq	80c52cc <__flash_sram_init_src_addr+0xb65ec>
 80026f4:	0c0922ef 	sfmeq	f2, 4, [r9], {239}	; 0xef
 80026f8:	03fe000f 	mvnseq	r0, #15
 80026fc:	f6e20110 			; <UNDEFINED> instruction: 0xf6e20110
 8002700:	e21819d4 	ands	r1, r8, #212, 18	; 0x350000
 8002704:	111bff04 	tstne	fp, r4, lsl #30	; <UNPREDICTABLE>
 8002708:	0ffbe7f9 	svceq	0x00fbe7f9
 800270c:	19f7fff8 	ldmibne	r7!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
 8002710:	180608ec 	stmdane	r6, {r2, r3, r5, r6, r7, fp}
 8002714:	10f1fdf9 	ldrshtne	pc, [r1], #217	; 0xd9	; <UNPREDICTABLE>
 8002718:	effe0321 	svc	0x00fe0321
 800271c:	e5f6fd05 	ldrb	pc, [r6, #3333]!	; 0xd05	; <UNPREDICTABLE>
 8002720:	22ef1fd3 	rsccs	r1, pc, #844	; 0x34c
 8002724:	f51be727 			; <UNDEFINED> instruction: 0xf51be727
 8002728:	e50728f3 	str	r2, [r7, #-2291]	; 0xfffff70d
 800272c:	e90d0817 	stmdb	sp, {r0, r1, r2, r4, fp}
 8002730:	4b01deff 	blmi	807a334 <__flash_sram_init_src_addr+0x6b654>
 8002734:	f70af3f6 			; <UNDEFINED> instruction: 0xf70af3f6
 8002738:	dbed4315 	blle	7b53394 <__flash_size+0x7ad3394>
 800273c:	0cf0f6f9 	ldcleq	6, cr15, [r0], #996	; 0x3e4
 8002740:	4fad0ced 	svcmi	0x00ad0ced
 8002744:	de1afe0a 	cdple	14, 1, cr15, cr10, cr10, {0}
 8002748:	22171eac 	andscs	r1, r7, #172, 28	; 0xac0
 800274c:	16d65202 	ldrbne	r5, [r6], r2, lsl #4
 8002750:	0937f2fd 	ldmdbeq	r7!, {r0, r2, r3, r4, r5, r6, r7, r9, ip, sp, lr, pc}
 8002754:	16fd04fb 			; <UNDEFINED> instruction: 0x16fd04fb
 8002758:	d1d81704 	bicsle	r1, r8, r4, lsl #14
 800275c:	f8ecf229 			; <UNDEFINED> instruction: 0xf8ecf229
 8002760:	19ca0806 	stmibne	sl, {r1, r2, fp}^
 8002764:	e0f10d03 	rscs	r0, r1, r3, lsl #26
 8002768:	241504b8 	ldrcs	r0, [r5], #-1208	; 0xfffffb48
 800276c:	fec438e6 	cdp2	8, 12, cr3, cr4, cr6, {7}
 8002770:	b833ded5 	ldmdalt	r3!, {r0, r2, r4, r6, r7, r9, sl, fp, ip, lr, pc}
 8002774:	fbf10c17 	blx	7c457da <__flash_size+0x7bc57da>
 8002778:	e5ed1009 	strb	r1, [sp, #9]!
 800277c:	12f0ef1b 	rscsne	lr, r0, #27, 30	; 0x6c
 8002780:	1ce9dff6 	stclne	15, cr13, [r9], #984	; 0x3d8
 8002784:	e3150f1b 	tst	r5, #27, 30	; 0x6c
 8002788:	220d01ab 	andcs	r0, sp, #-1073741782	; 0xc000002a
 800278c:	09f224dc 	ldmibeq	r2!, {r2, r3, r4, r6, r7, sl, sp}^
 8002790:	0536dedf 	ldreq	sp, [r6, #-3807]!	; 0xfffff121
 8002794:	29dee1fd 	ldmibcs	lr, {r0, r2, r3, r4, r5, r6, r7, r8, sp, lr, pc}^
 8002798:	f7fd0d06 			; <UNDEFINED> instruction: 0xf7fd0d06
 800279c:	100efd09 	andne	pc, lr, r9, lsl #26
 80027a0:	31fbd409 	mvnscc	sp, r9, lsl #8
 80027a4:	e110f637 	tst	r0, r7, lsr r6	; <UNPREDICTABLE>
 80027a8:	330f12bb 	movwcc	r1, #62139	; 0xf2bb
 80027ac:	3ff60eed 	svccc	0x00f60eed
 80027b0:	fdf9ed19 	ldc2l	13, cr14, [r9, #100]!	; 0x64
 80027b4:	ed0c01d7 	stfs	f0, [ip, #-860]	; 0xfffffca4
 80027b8:	04eaf0e2 	strbteq	pc, [sl], #226	; 0xe2	; <UNPREDICTABLE>
 80027bc:	03f0f3dd 	mvnseq	pc, #1946157059	; 0x74000003
 80027c0:	2ee5fd05 	cdpcs	13, 14, cr15, cr5, cr5, {0}
 80027c4:	ed0bff01 	stc	15, cr15, [fp, #-4]
 80027c8:	30ee18ec 	rsccc	r1, lr, ip, ror #17
 80027cc:	36c1f3fb 			; <UNDEFINED> instruction: 0x36c1f3fb
 80027d0:	ee1036e4 	cfmsub32	mvax7, mvfx3, mvfx0, mvfx4
 80027d4:	16f4da0e 	ldrbtne	sp, [r4], lr, lsl #20
 80027d8:	2fe8f6eb 	svccs	0x00e8f6eb
 80027dc:	f51feff0 			; <UNDEFINED> instruction: 0xf51feff0
 80027e0:	1beee803 	blne	7bbc7f4 <__flash_size+0x7b3c7f4>
 80027e4:	dc00ef17 	stcle	15, cr14, [r0], {23}
 80027e8:	3ad03704 	bcc	7410400 <__flash_size+0x7390400>
 80027ec:	56e427eb 	strbtpl	r2, [r4], fp, ror #15
 80027f0:	e5e74e09 	strb	r4, [r7, #3593]!	; 0xe09
 80027f4:	ef13f8ee 	svc	0x0013f8ee
 80027f8:	2607f4eb 	strcs	pc, [r7], -fp, ror #9
 80027fc:	ff27ffe7 			; <UNDEFINED> instruction: 0xff27ffe7
 8002800:	0312e50c 	tsteq	r2, #12, 10	; 0x3000000
 8002804:	d7eaf316 			; <UNDEFINED> instruction: 0xd7eaf316
 8002808:	31ea32cb 	mvncc	r3, fp, asr #5
 800280c:	160f0b0e 	strne	r0, [pc], -lr, lsl #22
 8002810:	efea3617 	svc	0x00ea3617
 8002814:	f1f408d8 			; <UNDEFINED> instruction: 0xf1f408d8
 8002818:	0814e9e1 	ldmdaeq	r4, {r0, r5, r6, r7, r8, fp, sp, lr, pc}
 800281c:	13eef6f8 	mvnne	pc, #248, 12	; 0xf800000
 8002820:	01fee22b 	mvnseq	lr, fp, lsr #4
 8002824:	02091319 	andeq	r1, r9, #1677721600	; 0x64000000
 8002828:	03fb21de 	mvnseq	r2, #-2147483593	; 0x80000037
 800282c:	f131feeb 			; <UNDEFINED> instruction: 0xf131feeb
 8002830:	f2db1210 	vrshr.s16	d17, d0, #5
 8002834:	081bedf2 	ldmdaeq	fp, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
 8002838:	ff1cddff 			; <UNDEFINED> instruction: 0xff1cddff
 800283c:	05e7fbf8 	strbeq	pc, [r7, #3064]!	; 0xbf8	; <UNPREDICTABLE>
 8002840:	12eff8ee 	rscne	pc, pc, #15597568	; 0xee0000
 8002844:	f2f5050e 	vext.8	d16, d5, d14, #5
 8002848:	eef70fe7 	cdp	15, 15, cr0, cr7, cr7, {7}
 800284c:	da1a03f0 	ble	8683814 <__flash_sram_init_src_addr+0x674b34>
 8002850:	ed061c15 	stc	12, cr1, [r6, #-84]	; 0xffffffac
 8002854:	ec010408 	cfstrs	mvf0, [r1], {8}
 8002858:	ea2cfcf8 	b	8b41c40 <__flash_sram_init_src_addr+0xb32f60>
 800285c:	f7edf2df 			; <UNDEFINED> instruction: 0xf7edf2df
 8002860:	0cfb2306 	ldcleq	3, cr2, [fp], #24
 8002864:	f1040e0d 			; <UNDEFINED> instruction: 0xf1040e0d
 8002868:	09fa03f9 	ldmibeq	sl!, {r0, r3, r4, r5, r6, r7, r8, r9}^
 800286c:	e607fc14 			; <UNDEFINED> instruction: 0xe607fc14
 8002870:	e619f9fa 			; <UNDEFINED> instruction: 0xe619f9fa
 8002874:	00ec180b 	rsceq	r1, ip, fp, lsl #16
 8002878:	cc2bf704 	stcgt	7, cr15, [fp], #-16
 800287c:	100d01fd 	strdne	r0, [sp], -sp
 8002880:	0dfc1b15 			; <UNDEFINED> instruction: 0x0dfc1b15
 8002884:	0dd80323 	ldcleq	3, cr0, [r8, #140]	; 0x8c
 8002888:	20fcf520 	rscscs	pc, ip, r0, lsr #10
 800288c:	f40ffdff 			; <UNDEFINED> instruction: 0xf40ffdff
 8002890:	181fdefd 	ldmdane	pc, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, lr, pc}	; <UNPREDICTABLE>
 8002894:	23fcf31d 	mvnscs	pc, #1946157056	; 0x74000000
 8002898:	ec2d190c 			; <UNDEFINED> instruction: 0xec2d190c
 800289c:	f9f3fcf1 			; <UNDEFINED> instruction: 0xf9f3fcf1
 80028a0:	00c911fe 	strdeq	r1, [r9], #30
 80028a4:	e4da0215 	ldrb	r0, [sl], #533	; 0x215
 80028a8:	070ae70a 	streq	lr, [sl, -sl, lsl #14]
 80028ac:	d4fe1302 	ldrbtle	r1, [lr], #770	; 0x302
 80028b0:	fb29deed 	blx	8a7a46e <__flash_sram_init_src_addr+0xa6b78e>
 80028b4:	1600d8fe 			; <UNDEFINED> instruction: 0x1600d8fe
 80028b8:	d2faf2fb 	rscsle	pc, sl, #-1342177265	; 0xb000000f
 80028bc:	01090504 	tsteq	r9, r4, lsl #10
 80028c0:	e6e828fb 			; <UNDEFINED> instruction: 0xe6e828fb
 80028c4:	01f6021e 	mvnseq	r0, lr, lsl r2
 80028c8:	062102dd 			; <UNDEFINED> instruction: 0x062102dd
 80028cc:	f0f32705 			; <UNDEFINED> instruction: 0xf0f32705
 80028d0:	fe4a07e0 	cdp2	7, 4, cr0, cr10, cr0, {7}
 80028d4:	031a0816 	tsteq	sl, #1441792	; 0x160000
 80028d8:	f3f8fff9 			; <UNDEFINED> instruction: 0xf3f8fff9
 80028dc:	090007f6 	stmdbeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl}
 80028e0:	01e727fd 	strdeq	r2, [r7, #125]!	; 0x7d
 80028e4:	0df00e32 	ldcleq	14, cr0, [r0, #200]!	; 0xc8
 80028e8:	052119dc 	streq	r1, [r1, #-2524]!	; 0xfffff624
 80028ec:	f70140f2 			; <UNDEFINED> instruction: 0xf70140f2
 80028f0:	d422fbd3 	strtle	pc, [r2], #-3027	; 0xfffff42d
 80028f4:	02f30208 	rscseq	r0, r3, #8, 4	; 0x80000000
 80028f8:	fb000cf4 	blx	8005cd2 <INPUT_MATRIX+0x1062>
 80028fc:	fbe9f6ec 	blx	7a804b6 <__flash_size+0x7a004b6>
 8002900:	08060d17 	stmdaeq	r6, {r0, r1, r2, r4, r8, sl, fp}
 8002904:	f0e30725 			; <UNDEFINED> instruction: 0xf0e30725
 8002908:	1f150fe2 	svcne	0x00150fe2
 800290c:	f3d747f0 	vqshl.u64	q10, q8, #23
 8002910:	fe3df8ee 	cdp2	8, 3, cr15, cr13, cr14, {7}
 8002914:	eb0c05f1 	bl	83040e0 <__flash_sram_init_src_addr+0x2f5400>
 8002918:	02070e0d 	andeq	r0, r7, #13, 28	; 0xd0
 800291c:	0ef1fdfe 	mrceq	13, 7, APSR_nzcv, cr1, cr14, {7}
 8002920:	1bf30313 	blne	7cc3574 <__flash_size+0x7c43574>
 8002924:	0fec1e2d 	svceq	0x00ec1e2d
 8002928:	04170701 	ldreq	r0, [r7], #-1793	; 0xfffff8ff
 800292c:	f5df3211 			; <UNDEFINED> instruction: 0xf5df3211
 8002930:	f029e7d4 			; <UNDEFINED> instruction: 0xf029e7d4
 8002934:	1f1bf6e4 	svcne	0x001bf6e4
 8002938:	14fd2407 	ldrbtne	r2, [sp], #1031	; 0x407
 800293c:	f7fe01fb 			; <UNDEFINED> instruction: 0xf7fe01fb
 8002940:	06eb0132 			; <UNDEFINED> instruction: 0x06eb0132
 8002944:	dced0211 	sfmle	f0, 2, [sp], #68	; 0x44
 8002948:	f9170a14 			; <UNDEFINED> instruction: 0xf9170a14
 800294c:	e9f6ff07 	ldmib	r6!, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}^
 8002950:	0123f6d7 	ldrdeq	pc, [r3, -r7]!
 8002954:	ff0a2602 			; <UNDEFINED> instruction: 0xff0a2602
 8002958:	08ea1510 	stmiaeq	sl!, {r4, r8, sl, ip}^
 800295c:	f2eef0eb 	vmla.i32	d31, d30, d11[1]
 8002960:	06f9042b 	ldrbteq	r0, [r9], fp, lsr #8
 8002964:	fff3131d 			; <UNDEFINED> instruction: 0xfff3131d
 8002968:	ff0f0301 			; <UNDEFINED> instruction: 0xff0f0301
 800296c:	f30cfafc 	vpmin.u8	<illegal reg q7.5>, q14, q14
 8002970:	05f8fef3 	ldrbeq	pc, [r8, #3827]!	; 0xef3	; <UNPREDICTABLE>
 8002974:	1af5f6f0 	bne	7d8053c <__flash_size+0x7d0053c>
 8002978:	fcedf113 	stc2l	1, cr15, [sp], #76	; 0x4c
 800297c:	fae8091a 	blx	7a04dec <__flash_size+0x7984dec>
 8002980:	eb1c2adb 	bl	870d4f4 <__flash_sram_init_src_addr+0x6fe814>
 8002984:	fb14e620 	blx	853c20e <__flash_sram_init_src_addr+0x52d52e>
 8002988:	fa07ea00 	blx	81fd190 <__flash_sram_init_src_addr+0x1ee4b0>
 800298c:	1217f6f0 	andsne	pc, r7, #240, 12	; 0xf000000
 8002990:	200b17f0 	strdcs	r1, [fp], -r0
 8002994:	f60d1305 			; <UNDEFINED> instruction: 0xf60d1305
 8002998:	e0edeb16 	rsc	lr, sp, r6, lsl fp
 800299c:	e8f7ff03 	ldm	r7!, {r0, r1, r8, r9, sl, fp, ip, sp, lr, pc}^
 80029a0:	1ced15d4 	cfstr64ne	mvdx1, [sp], #848	; 0x350
 80029a4:	fa10ebe3 	blx	843d938 <__flash_sram_init_src_addr+0x42ec58>
 80029a8:	d60723c2 	strle	r2, [r7], -r2, asr #7
 80029ac:	0dd506f0 	ldcleq	6, cr0, [r5, #960]	; 0x3c0
 80029b0:	2cf2c806 	ldclcs	8, cr12, [r2], #24
 80029b4:	0409f602 	streq	pc, [r9], #-1538	; 0xfffff9fe
 80029b8:	e1d6331e 	bics	r3, r6, lr, lsl r3
 80029bc:	09f7eb0a 	ldmibeq	r7!, {r1, r3, r8, r9, fp, sp, lr, pc}^
 80029c0:	3bb5f4ec 	blcc	6d7fd78 <__flash_size+0x6cffd78>
 80029c4:	d3f6e71f 	mvnsle	lr, #8126464	; 0x7c0000
 80029c8:	2a1912ab 	bcs	864747c <__flash_sram_init_src_addr+0x63879c>
 80029cc:	eec92aea 			; <UNDEFINED> instruction: 0xeec92aea
 80029d0:	f725e3fa 			; <UNDEFINED> instruction: 0xf725e3fa
 80029d4:	ed15e6e3 	ldc	6, cr14, [r5, #-908]	; 0xfffffc74
 80029d8:	f1e83220 			; <UNDEFINED> instruction: 0xf1e83220
 80029dc:	f7f5fa22 			; <UNDEFINED> instruction: 0xf7f5fa22
 80029e0:	0dc41603 	stcleq	6, cr1, [r4, #12]
 80029e4:	f0f9151b 			; <UNDEFINED> instruction: 0xf0f9151b
 80029e8:	322a17b3 	eorcc	r1, sl, #46923776	; 0x2cc0000
 80029ec:	0fb0400e 	svceq	0x00b0400e
 80029f0:	c939f1e3 	ldmdbgt	r9!, {r0, r1, r5, r6, r7, r8, ip, sp, lr, pc}
 80029f4:	0e0e08f3 	mcreq	8, 0, r0, cr14, cr3, {7}
 80029f8:	00021a1d 	andeq	r1, r2, sp, lsl sl
 80029fc:	1011f327 	andsne	pc, r1, r7, lsr #6
 8002a00:	24f0f6e3 	ldrbtcs	pc, [r0], #1763	; 0x6e3	; <UNPREDICTABLE>
 8002a04:	fbf70c10 	blx	7dc5a4e <__flash_size+0x7d45a4e>
 8002a08:	311d0ca7 	tstcc	sp, r7, lsr #25
 8002a0c:	f0eb11da 			; <UNDEFINED> instruction: 0xf0eb11da
 8002a10:	f439d0f3 			; <UNDEFINED> instruction: 0xf439d0f3
 8002a14:	dd102200 	lfmle	f2, 4, [r0, #-0]
 8002a18:	f502020a 			; <UNDEFINED> instruction: 0xf502020a
 8002a1c:	0415ee0a 	ldreq	lr, [r5], #-3594	; 0xfffff1f6
 8002a20:	25e0ea04 	strbcs	lr, [r0, #2564]!	; 0xa04
 8002a24:	c708f4fb 			; <UNDEFINED> instruction: 0xc708f4fb
 8002a28:	2701f8b2 			; <UNDEFINED> instruction: 0x2701f8b2
 8002a2c:	25eef90f 	strbcs	pc, [lr, #2319]!	; 0x90f	; <UNPREDICTABLE>
 8002a30:	161c130c 	ldrne	r1, [ip], -ip, lsl #6
 8002a34:	111e10f5 	ldrshne	r1, [lr, -r5]
 8002a38:	2e081707 	cdpcs	7, 0, cr1, cr8, cr7, {0}
 8002a3c:	0904f5ff 	stmdbeq	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp, lr, pc}
 8002a40:	30f2f113 	rscscc	pc, r2, r3, lsl r1	; <UNPREDICTABLE>
 8002a44:	d1020a1e 	tstle	r2, lr, lsl sl
 8002a48:	2ce80edb 	stclcs	14, cr0, [r8], #876	; 0x36c
 8002a4c:	34dafdf6 	ldrbcc	pc, [sl], #3574	; 0xdf6	; <UNPREDICTABLE>
 8002a50:	e6fa32f9 			; <UNDEFINED> instruction: 0xe6fa32f9
 8002a54:	f0fbdaef 			; <UNDEFINED> instruction: 0xf0fbdaef
 8002a58:	21e0f1e8 	mvncs	pc, r8, ror #3
 8002a5c:	f5fee2e7 			; <UNDEFINED> instruction: 0xf5fee2e7
 8002a60:	2105dbfb 	strdcs	sp, [r5, -fp]
 8002a64:	c802f218 	stmdagt	r2, {r3, r4, r9, ip, sp, lr, pc}
 8002a68:	40d334eb 	sbcsmi	r3, r3, fp, ror #9
 8002a6c:	39ca1fec 	stmibcc	sl, {r2, r3, r5, r6, r7, r8, r9, sl, fp, ip}^
 8002a70:	def45309 	cdple	3, 15, cr5, cr4, cr9, {0}
 8002a74:	f0ecfcda 			; <UNDEFINED> instruction: 0xf0ecfcda
 8002a78:	1210e4f1 	andsne	lr, r0, #-251658240	; 0xf1000000
 8002a7c:	f316f2f0 	vqsub.u16	<illegal reg q7.5>, q11, q8
 8002a80:	1005f60b 	andne	pc, r5, fp, lsl #12
 8002a84:	e80df204 	stmda	sp, {r2, r9, ip, sp, lr, pc}
 8002a88:	1fd71de1 	svcne	0x00d71de1
 8002a8c:	180904fa 	stmdane	r9, {r1, r3, r4, r5, r6, r7, sl}
 8002a90:	fadc4a1c 	blx	7715308 <__flash_size+0x7695308>
 8002a94:	eaf6ec25 	b	7dbdb30 <__flash_size+0x7d3db30>
 8002a98:	071eeeee 	ldreq	lr, [lr, -lr, ror #29]
 8002a9c:	11f80601 	mvnsne	r0, r1, lsl #12
 8002aa0:	df10df0b 	svcle	0x0010df0b
 8002aa4:	eded0129 	stfe	f0, [sp, #164]!	; 0xa4
 8002aa8:	faf71ad7 	blx	7dc960c <__flash_size+0x7d4960c>
 8002aac:	f027040c 			; <UNDEFINED> instruction: 0xf027040c
 8002ab0:	07f52704 	ldrbeq	r2, [r5, r4, lsl #14]!
 8002ab4:	ef08fc0b 	svc	0x0008fc0b
 8002ab8:	f328e6ef 	vmax.u32	q7, q12, <illegal reg q15.5>
 8002abc:	05eefdfd 	strbeq	pc, [lr, #3581]!	; 0xdfd	; <UNPREDICTABLE>
 8002ac0:	10ecd91c 	rscne	sp, ip, ip, lsl r9
 8002ac4:	e5e0fdfc 	strb	pc, [r0, #3580]!	; 0xdfc	; <UNPREDICTABLE>
 8002ac8:	f3f80ef1 			; <UNDEFINED> instruction: 0xf3f80ef1
 8002acc:	e91700fb 	ldmdb	r7, {r0, r1, r3, r4, r5, r6, r7}
 8002ad0:	e9fb0c0b 	ldmib	fp!, {r0, r1, r3, sl, fp}^
 8002ad4:	e823160f 	stmda	r3!, {r0, r1, r2, r3, r9, sl, ip}
 8002ad8:	d62ef3df 			; <UNDEFINED> instruction: 0xd62ef3df
 8002adc:	01f103ed 	mvnseq	r0, sp, ror #7
 8002ae0:	f9faf717 			; <UNDEFINED> instruction: 0xf9faf717
 8002ae4:	05f5fc38 	ldrbeq	pc, [r5, #3128]!	; 0xc38	; <UNPREDICTABLE>
 8002ae8:	0bfc0e0c 	bleq	7f06320 <__flash_size+0x7e86320>
 8002aec:	ee1a0fd7 	mrc	15, 0, r0, cr10, cr7, {6}
 8002af0:	f91009ff 			; <UNDEFINED> instruction: 0xf91009ff
 8002af4:	12f706fd 	rscsne	r0, r7, #265289728	; 0xfd00000
 8002af8:	e3320601 	teq	r2, #1048576	; 0x100000
 8002afc:	05fb04fc 	ldrbeq	r0, [fp, #1276]!	; 0x4fc
 8002b00:	fdfb08fb 	ldc2l	8, cr0, [fp, #1004]!	; 0x3ec
 8002b04:	e6e802fb 			; <UNDEFINED> instruction: 0xe6e802fb
 8002b08:	16f1ed18 	usatne	lr, #17, r8, lsl #26
 8002b0c:	e203f51a 	and	pc, r3, #109051904	; 0x6800000
 8002b10:	1b24e418 	blne	893bb78 <__flash_sram_init_src_addr+0x92ce98>
 8002b14:	12ebe6e3 	rscne	lr, fp, #238026752	; 0xe300000
 8002b18:	c52507f9 	strgt	r0, [r5, #-2041]!	; 0xfffff807
 8002b1c:	00f906f4 	ldrshteq	r0, [r9], #100	; 0x64
 8002b20:	fdca03fa 	stc2l	3, cr0, [sl, #1000]	; 0x3e8
 8002b24:	02f11820 	rscseq	r1, r1, #32, 16	; 0x200000
 8002b28:	04feea06 	ldrbteq	lr, [lr], #2566	; 0xa06
 8002b2c:	d2011309 	andle	r1, r1, #603979776	; 0x24000000
 8002b30:	ff2ee211 			; <UNDEFINED> instruction: 0xff2ee211
 8002b34:	ec07fa08 			; <UNDEFINED> instruction: 0xec07fa08
 8002b38:	f618101d 			; <UNDEFINED> instruction: 0xf618101d
 8002b3c:	fd03f2f8 	stc2	2, cr15, [r3, #-992]	; 0xfffffc20
 8002b40:	00e502fa 	strdeq	r0, [r5], #42	; 0x2a	; <UNPREDICTABLE>
 8002b44:	e4eaec1d 	strbt	lr, [sl], #3101	; 0xc1d
 8002b48:	f71003f5 			; <UNDEFINED> instruction: 0xf71003f5
 8002b4c:	f3fa3c1c 	vcvt.f16.u16	d19, d12, #6
 8002b50:	eb3bf6f5 	bl	8f0072c <__flash_sram_init_src_addr+0xef1a4c>
 8002b54:	fa07f6fe 	blx	8200754 <__flash_sram_init_src_addr+0x1f1a74>
 8002b58:	f80f0a03 			; <UNDEFINED> instruction: 0xf80f0a03
 8002b5c:	0d111007 	ldceq	0, cr1, [r1, #-28]	; 0xffffffe4
 8002b60:	030409e4 	movweq	r0, #18916	; 0x49e4
 8002b64:	faf7f833 	blx	7e00c38 <__flash_size+0x7d80c38>
 8002b68:	fe1d15c8 	cdp2	5, 1, cr1, cr13, cr8, {6}
 8002b6c:	e4f1240c 	ldrbt	r2, [r1], #1036	; 0x40c
 8002b70:	db24fde1 	blle	89422fc <__flash_sram_init_src_addr+0x93361c>
 8002b74:	e3d90d13 	bics	r0, r9, #1216	; 0x4c0
 8002b78:	060809ff 			; <UNDEFINED> instruction: 0x060809ff
 8002b7c:	ffef01e5 			; <UNDEFINED> instruction: 0xffef01e5
 8002b80:	f4020010 	vst4.8	{d0-d3}, [r2 :64], r0
 8002b84:	f2ddff2c 			; <UNDEFINED> instruction: 0xf2ddff2c
 8002b88:	1b0700d3 	blne	81c2edc <__flash_sram_init_src_addr+0x1b41fc>
 8002b8c:	f1c81af0 			; <UNDEFINED> instruction: 0xf1c81af0
 8002b90:	f72cf0ed 			; <UNDEFINED> instruction: 0xf72cf0ed
 8002b94:	020dee04 	andeq	lr, sp, #4, 28	; 0x40
 8002b98:	01060807 	tsteq	r6, r7, lsl #16
 8002b9c:	04ec0301 	strbteq	r0, [ip], #769	; 0x301
 8002ba0:	13171df1 	tstne	r7, #15424	; 0x3c40
 8002ba4:	e5da0516 	ldrb	r0, [sl, #1302]	; 0x516
 8002ba8:	0c2116e0 	stceq	6, cr1, [r1], #-896	; 0xfffffc80
 8002bac:	05df4613 	ldrbeq	r4, [pc, #1555]	; 80031c7 <DENSE_MATRIX+0x23d7>
 8002bb0:	f734e6fa 			; <UNDEFINED> instruction: 0xf734e6fa
 8002bb4:	0ad9f811 	beq	7680c00 <__flash_size+0x7600c00>
 8002bb8:	03fb0807 	mvnseq	r0, #458752	; 0x70000
 8002bbc:	03f200fa 	mvnseq	r0, #250	; 0xfa
 8002bc0:	0bf40919 	bleq	7d0502c <__flash_size+0x7c8502c>
 8002bc4:	03ec0916 	mvneq	r0, #360448	; 0x58000
 8002bc8:	ee0eff01 	cdp	15, 0, cr15, cr14, cr1, {0}
 8002bcc:	f70a0100 			; <UNDEFINED> instruction: 0xf70a0100
 8002bd0:	210ffc07 	tstcs	pc, r7, lsl #24	; <UNPREDICTABLE>
 8002bd4:	200f2026 	andcs	r2, pc, r6, lsr #32
 8002bd8:	ffdbfc00 			; <UNDEFINED> instruction: 0xffdbfc00
 8002bdc:	f3f0ecec 	vqdmulh.s<illegal width 64>	q15, q8, d28[0]
 8002be0:	09fb051d 	ldmibeq	fp!, {r0, r2, r3, r4, r8, sl}^
 8002be4:	e5e61b23 	strb	r1, [r6, #2851]!	; 0xb23
 8002be8:	ff0f0305 			; <UNDEFINED> instruction: 0xff0f0305
 8002bec:	ec00f1f4 	stfd	f7, [r0], {244}	; 0xf4
 8002bf0:	17041207 	strne	r1, [r4, -r7, lsl #4]
 8002bf4:	00f9e417 	rscseq	lr, r9, r7, lsl r4
 8002bf8:	0601fa2c 	streq	pc, [r1], -ip, lsr #20
 8002bfc:	1405241d 	strne	r2, [r5], #-1053	; 0xfffffbe3
 8002c00:	eb051cee 	bl	8149fc0 <__flash_sram_init_src_addr+0x13b2e0>
 8002c04:	f2fef5f0 	vshl.s64	<illegal reg q15.5>, q8, #62	; 0x3e
 8002c08:	1808f20c 	stmdane	r8, {r2, r3, r9, ip, sp, lr, pc}
 8002c0c:	16f30509 	ldrbtne	r0, [r3], r9, lsl #10
 8002c10:	1f0e11e3 	svcne	0x000e11e3
 8002c14:	ecf2e71a 	ldcl	7, cr14, [r2], #104	; 0x68
 8002c18:	eefbfa24 			; <UNDEFINED> instruction: 0xeefbfa24
 8002c1c:	e101020b 	tst	r1, fp, lsl #4
 8002c20:	1efd20f3 	mrcne	0, 7, r2, cr13, cr3, {7}
 8002c24:	0318ea1e 	tsteq	r8, #122880	; 0x1e000
 8002c28:	fa1d31ce 	blx	874f368 <__flash_sram_init_src_addr+0x740688>
 8002c2c:	fef610fe 	mrc2	0, 7, r1, cr6, cr14, {7}
 8002c30:	28eecffe 	stmiacs	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr, pc}^
 8002c34:	0306d812 	movweq	sp, #26642	; 0x6812
 8002c38:	c9cf3321 	stmibgt	pc, {r0, r5, r8, r9, ip, sp}^	; <UNPREDICTABLE>
 8002c3c:	0cfcee1a 	ldcleq	14, cr14, [ip], #104	; 0x68
 8002c40:	3faefff6 	svccc	0x00aefff6
 8002c44:	d8270923 	stmdale	r7!, {r0, r1, r5, r8, fp}
 8002c48:	302120c3 	eorcc	r2, r1, r3, asr #1
 8002c4c:	16d23f03 	ldrbne	r3, [r2], r3, lsl #30
 8002c50:	0333e2f4 	teqeq	r3, #244, 4	; 0x4000000f
 8002c54:	f8030a10 			; <UNDEFINED> instruction: 0xf8030a10
 8002c58:	e9e0291a 	stmib	r0!, {r1, r3, r4, r8, fp, sp}^
 8002c5c:	fbe0ee2a 	blx	783e50e <__flash_size+0x77be50e>
 8002c60:	28c93af4 	stmiacs	r9, {r2, r4, r5, r6, r7, r9, fp, ip, sp}^
 8002c64:	e1fbf208 	mvns	pc, r8, lsl #4
 8002c68:	363a1ebf 			; <UNDEFINED> instruction: 0x363a1ebf
 8002c6c:	0abd39ff 	beq	6f51470 <__flash_size+0x6ed1470>
 8002c70:	df4d0204 	svcle	0x004d0204
 8002c74:	e5041ef4 	str	r1, [r4, #-3828]	; 0xfffff10c
 8002c78:	ebe8fe0b 	bl	7a424ac <__flash_size+0x79c24ac>
 8002c7c:	08f5f21d 	ldmeq	r5!, {r0, r2, r3, r4, r9, ip, sp, lr, pc}^
 8002c80:	1ce6ef1a 	stclne	15, cr14, [r6], #104	; 0x68
 8002c84:	cdebe2f8 	sfmgt	f6, 3, [fp, #992]!	; 0x3e0
 8002c88:	29190dcc 	ldmdbcs	r9, {r2, r3, r6, r7, r8, sl, fp}
 8002c8c:	f2f20f00 			; <UNDEFINED> instruction: 0xf2f20f00
 8002c90:	fc4bf1f7 	mcrr2	1, 15, pc, fp, cr7	; <UNPREDICTABLE>
 8002c94:	0a1d1913 	beq	87490e8 <__flash_sram_init_src_addr+0x73a408>
 8002c98:	edfc02f4 	lfm	f0, 2, [ip, #976]!	; 0x3d0
 8002c9c:	01f7e7fd 	ldrsheq	lr, [r7, #125]!	; 0x7d
 8002ca0:	29d9ecf4 	ldmibcs	r9, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
 8002ca4:	f1ffff19 			; <UNDEFINED> instruction: 0xf1ffff19
 8002ca8:	20fefebd 	ldrhtcs	pc, [lr], #237	; 0xed	; <UNPREDICTABLE>
 8002cac:	13eae4ef 	mvnne	lr, #-285212672	; 0xef000000
 8002cb0:	040ffe0c 	streq	pc, [pc], #-3596	; 8002cb8 <DENSE_MATRIX+0x1ec8>
 8002cb4:	ec04fb0d 			; <UNDEFINED> instruction: 0xec04fb0d
 8002cb8:	170e0202 	strne	r0, [lr, -r2, lsl #4]
 8002cbc:	0a00f6fc 	beq	80408b4 <__flash_sram_init_src_addr+0x31bd4>
 8002cc0:	35edf112 	strbcc	pc, [sp, #274]!	; 0x112	; <UNPREDICTABLE>
 8002cc4:	c319f413 	tstgt	r9, #318767104	; 0x13000000	; <UNPREDICTABLE>
 8002cc8:	1ae907e9 	bne	7a44c74 <__flash_size+0x79c4c74>
 8002ccc:	46e91ae7 	strbtmi	r1, [r9], r7, ror #21
 8002cd0:	e0ff2af5 	ldrsht	r2, [pc], #165
 8002cd4:	d711f9fa 			; <UNDEFINED> instruction: 0xd711f9fa
 8002cd8:	3cef06fa 	stclcc	6, cr0, [pc], #1000	; 80030c8 <DENSE_MATRIX+0x22d8>
 8002cdc:	0914f9f6 	ldmdbeq	r4, {r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
 8002ce0:	2801da1a 	stmdacs	r1, {r1, r3, r4, r9, fp, ip, lr, pc}
 8002ce4:	d117f42e 	tstle	r7, lr, lsr #8	; <UNPREDICTABLE>
 8002ce8:	22bc22ce 	adcscs	r2, ip, #-536870900	; 0xe000000c
 8002cec:	20b502d4 	ldrsbtcs	r0, [r5], r4
 8002cf0:	d5ef4f01 	strble	r4, [pc, #3841]!	; 8003bf9 <DENSE_MATRIX+0x2e09>
 8002cf4:	fa0c0a12 	blx	8305544 <__flash_sram_init_src_addr+0x2f6864>
 8002cf8:	2822f3fd 	stmdacs	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp, lr, pc}
 8002cfc:	fa27fcfc 	blx	8a020f4 <__flash_sram_init_src_addr+0x9f3414>
 8002d00:	ff0ff326 			; <UNDEFINED> instruction: 0xff0ff326
 8002d04:	ea01f610 	b	808054c <__flash_sram_init_src_addr+0x7186c>
 8002d08:	1dd425cc 	cfldr64ne	mvdx2, [r4, #816]	; 0x330
 8002d0c:	23030ae7 	movwcs	r0, #15079	; 0x3ae7
 8002d10:	e0ce28ee 	sbc	r2, lr, lr, ror #17
 8002d14:	07010113 	smladeq	r1, r3, r1, r0
 8002d18:	0725f7ee 	streq	pc, [r5, -lr, ror #15]!
 8002d1c:	0fff09ff 	svceq	0x00ff09ff
 8002d20:	f1f9e6ef 			; <UNDEFINED> instruction: 0xf1f9e6ef
 8002d24:	f1f005ea 			; <UNDEFINED> instruction: 0xf1f005ea
 8002d28:	080a2800 	stmdaeq	sl, {fp, sp}
 8002d2c:	f01cf70e 			; <UNDEFINED> instruction: 0xf01cf70e
 8002d30:	f8e51e1a 			; <UNDEFINED> instruction: 0xf8e51e1a
 8002d34:	ff0ff217 			; <UNDEFINED> instruction: 0xff0ff217
 8002d38:	051cee04 	ldreq	lr, [ip, #-3588]	; 0xfffff1fc
 8002d3c:	1bee130c 	blne	7b87974 <__flash_size+0x7b07974>
 8002d40:	05f4ee04 	ldrbeq	lr, [r4, #3588]!	; 0xe04
 8002d44:	faf1050c 	blx	7c4417c <__flash_size+0x7bc417c>
 8002d48:	f0f40fe6 			; <UNDEFINED> instruction: 0xf0f40fe6
 8002d4c:	fb0c0af3 	blx	8305922 <__flash_sram_init_src_addr+0x2f6c42>
 8002d50:	e30009f6 	movw	r0, #2550	; 0x9f6
 8002d54:	e408e8db 	str	lr, [r8], #-2267	; 0xfffff725
 8002d58:	cc1ce8dd 	ldcgt	8, cr14, [ip], {221}	; 0xdd
 8002d5c:	1af40e04 	bne	7d06574 <__flash_size+0x7c86574>
 8002d60:	f9d505f4 			; <UNDEFINED> instruction: 0xf9d505f4
 8002d64:	09f11222 	ldmibeq	r1!, {r1, r5, r9, ip}^
 8002d68:	06fc0f11 	usateq	r0, #28, r1, lsl #30
 8002d6c:	ee1f1516 	mrc	5, 0, r1, cr15, cr6, {0}
 8002d70:	f41102f3 			; <UNDEFINED> instruction: 0xf41102f3
 8002d74:	0300ec07 	movweq	lr, #3079	; 0xc07
 8002d78:	d018f8ec 	andsle	pc, r8, ip, ror #17
 8002d7c:	140302f8 	strne	r0, [r3], #-760	; 0xfffffd08
 8002d80:	f4f7f7f2 			; <UNDEFINED> instruction: 0xf4f7f7f2
 8002d84:	ffe40507 			; <UNDEFINED> instruction: 0xffe40507
 8002d88:	1dfff803 	ldclne	8, cr15, [pc, #12]!	; 8002d9c <DENSE_MATRIX+0x1fac>
 8002d8c:	e807ff02 	stmda	r7, {r1, r8, r9, sl, fp, ip, sp, lr, pc}
 8002d90:	1109dcf5 	strdne	sp, [r9, -r5]
 8002d94:	f41a000a 			; <UNDEFINED> instruction: 0xf41a000a
 8002d98:	d11801f6 			; <UNDEFINED> instruction: 0xd11801f6
 8002d9c:	f4ff0002 			; <UNDEFINED> instruction: 0xf4ff0002
 8002da0:	04ea121d 	strbteq	r1, [sl], #541	; 0x21d
 8002da4:	0bec171b 	bleq	7b08a18 <__flash_size+0x7a88a18>
 8002da8:	fbfdec11 	blx	7f7ddf6 <__flash_size+0x7efddf6>
 8002dac:	dc131906 			; <UNDEFINED> instruction: 0xdc131906
 8002db0:	0a2bfaf8 	beq	8b01998 <__flash_sram_init_src_addr+0xaf2cb8>
 8002db4:	0cf80906 			; <UNDEFINED> instruction: 0x0cf80906
 8002db8:	eb0cfa02 	bl	83415c8 <__flash_sram_init_src_addr+0x3328e8>
 8002dbc:	edfaf3ea 	ldcl	3, cr15, [sl, #936]!	; 0x3a8
 8002dc0:	06df1df3 			; <UNDEFINED> instruction: 0x06df1df3
 8002dc4:	f3f60b1d 			; <UNDEFINED> instruction: 0xf3f60b1d
 8002dc8:	041107ce 	ldreq	r0, [r1], #-1998	; 0xfffff832
 8002dcc:	ddda2500 	cfldr64le	mvdx2, [sl]
 8002dd0:	df2aeaed 	svcle	0x002aeaed
 8002dd4:	f9dc0cf9 			; <UNDEFINED> instruction: 0xf9dc0cf9
 8002dd8:	eafcf5ef 	b	7f4059c <__flash_size+0x7ec059c>
 8002ddc:	fcfffaf6 	ldc2l	10, cr15, [pc], #984	; 80031bc <DENSE_MATRIX+0x23cc>	; <UNPREDICTABLE>
 8002de0:	f5ff04ec 			; <UNDEFINED> instruction: 0xf5ff04ec
 8002de4:	f2ecf722 	vabdl.s32	<illegal reg q15.5>, d12, d18
 8002de8:	fb12fec7 	blx	84c290e <__flash_sram_init_src_addr+0x4b3c2e>
 8002dec:	eae133f0 	b	784fdb4 <__flash_size+0x77cfdb4>
 8002df0:	e337feed 	teq	r7, #3792	; 0xed0	; <UNPREDICTABLE>
 8002df4:	03fd14db 	mvnseq	r1, #-620756992	; 0xdb000000
 8002df8:	eeebefe0 	cdp	15, 14, cr14, cr11, cr0, {7}
 8002dfc:	0efe0402 	cdpeq	4, 15, cr0, cr14, cr2, {0}
 8002e00:	ffeaf011 			; <UNDEFINED> instruction: 0xffeaf011
 8002e04:	dbd10007 	blle	7442e28 <__flash_size+0x73c2e28>
 8002e08:	1e1200e8 	cdpne	0, 1, cr0, cr2, cr8, {7}
 8002e0c:	04fa3af0 	ldrbteq	r3, [sl], #2800	; 0xaf0
 8002e10:	f728ead1 			; <UNDEFINED> instruction: 0xf728ead1
 8002e14:	1a1afaed 	bne	86c19d0 <__flash_sram_init_src_addr+0x6b2cf0>
 8002e18:	040d10ff 	streq	r1, [sp], #-255	; 0xffffff01
 8002e1c:	0cf001fd 	ldfeqe	f0, [r0], #1012	; 0x3f4
 8002e20:	0df7e40c 	cfldrdeq	mvd14, [r7, #48]!	; 0x30
 8002e24:	dae0002e 	ble	7802ee4 <__flash_size+0x7782ee4>
 8002e28:	040cffd4 	streq	pc, [ip], #-4052	; 0xfffff02c
 8002e2c:	e9eb23ed 	stmib	fp!, {r0, r2, r3, r5, r6, r7, r8, r9, sp}^
 8002e30:	ff35e9ec 			; <UNDEFINED> instruction: 0xff35e9ec
 8002e34:	0414260e 	ldreq	r2, [r4], #-1550	; 0xfffff9f2
 8002e38:	00eb15f1 	strdeq	r1, [fp], #81	; 0x51	; <UNPREDICTABLE>
 8002e3c:	0c001007 	stceq	0, cr1, [r0], {7}
 8002e40:	f9eb0401 			; <UNDEFINED> instruction: 0xf9eb0401
 8002e44:	e4e7140e 	strbt	r1, [r7], #1038	; 0x40e
 8002e48:	fb1b0d0e 	blx	86c628a <__flash_sram_init_src_addr+0x6b75aa>
 8002e4c:	f6fc08fe 			; <UNDEFINED> instruction: 0xf6fc08fe
 8002e50:	1409f8da 	strne	pc, [r9], #-2266	; 0xfffff726
 8002e54:	de00fd0b 	cdple	13, 0, cr15, cr0, cr11, {0}
 8002e58:	1bf2100a 	blne	7c86e88 <__flash_size+0x7c06e88>
 8002e5c:	0004fb0a 	andeq	pc, r4, sl, lsl #22
 8002e60:	0bf9001f 	bleq	7e42ee4 <__flash_size+0x7dc2ee4>
 8002e64:	fee5212e 	cdp2	1, 14, cr2, cr5, cr14, {1}
 8002e68:	061a0613 			; <UNDEFINED> instruction: 0x061a0613
 8002e6c:	f80efa07 			; <UNDEFINED> instruction: 0xf80efa07
 8002e70:	0f080f00 	svceq	0x00080f00
 8002e74:	dc120807 	ldcle	8, cr0, [r2], {7}
 8002e78:	01f8f114 	mvnseq	pc, r4, lsl r1	; <UNPREDICTABLE>
 8002e7c:	effe0921 	svc	0x00fe0921
 8002e80:	ef0928e9 	svc	0x000928e9
 8002e84:	0d0ff0fc 	stceq	0, cr15, [pc, #-1008]	; 8002a9c <DENSE_MATRIX+0x1cac>
 8002e88:	f80dd8f0 			; <UNDEFINED> instruction: 0xf80dd8f0
 8002e8c:	f1ea0d1e 			; <UNDEFINED> instruction: 0xf1ea0d1e
 8002e90:	0f0308d7 	svceq	0x000308d7
 8002e94:	f9e109ea 			; <UNDEFINED> instruction: 0xf9e109ea
 8002e98:	f9fe0234 			; <UNDEFINED> instruction: 0xf9fe0234
 8002e9c:	dff2fb07 	svcle	0x00f2fb07
 8002ea0:	0dec12c6 	sfmeq	f1, 2, [ip, #792]!	; 0x318
 8002ea4:	e40d030c 	str	r0, [sp], #-780	; 0xfffffcf4
 8002ea8:	d9020ed4 	stmdble	r2, {r2, r4, r6, r7, r9, sl, fp}
 8002eac:	f9dbfbec 			; <UNDEFINED> instruction: 0xf9dbfbec
 8002eb0:	2b04cefd 	blcs	8136aac <__flash_sram_init_src_addr+0x127dcc>
 8002eb4:	ee1df006 	cdp	0, 1, cr15, cr13, cr6, {0}
 8002eb8:	e8d43924 	ldm	r4, {r2, r5, r8, fp, ip, sp}^
 8002ebc:	0901e50a 	stmdbeq	r1, {r1, r3, r8, sl, sp, lr, pc}
 8002ec0:	40ca09f3 	strdmi	r0, [sl], #147	; 0x93
 8002ec4:	f913f615 			; <UNDEFINED> instruction: 0xf913f615
 8002ec8:	2f291faf 	svccs	0x00291faf
 8002ecc:	0aca35ff 	beq	72906d0 <__flash_size+0x72106d0>
 8002ed0:	fa28dde9 	blx	8a3a67c <__flash_sram_init_src_addr+0xa2b99c>
 8002ed4:	e8041cf1 	stmda	r4, {r0, r4, r5, r6, r7, sl, fp, ip}
 8002ed8:	e9e2250d 	stmib	r2!, {r0, r2, r3, r8, sl, sp}^
 8002edc:	01f1ef3e 	mvnseq	lr, lr, lsr pc
 8002ee0:	0edb17e9 	cdpeq	7, 13, cr1, cr11, cr9, {7}
 8002ee4:	e70b0c18 	smlad	fp, r8, ip, r0
 8002ee8:	232cf6ba 	msrcs	CPSR_fs, #195035136	; 0xba00000
 8002eec:	0acd3e13 	beq	7352740 <__flash_size+0x72d2740>
 8002ef0:	d044f0ed 	suble	pc, r4, sp, ror #1
 8002ef4:	190021d7 	stmdbne	r0, {r0, r1, r2, r4, r6, r7, r8, sp}
 8002ef8:	d3e7080b 	mvnle	r0, #720896	; 0xb0000
 8002efc:	0ef4ff31 	mrceq	15, 7, APSR_nzcv, cr4, cr1, {1}
 8002f00:	04d0d705 	ldrbeq	sp, [r0], #1797	; 0x705
 8002f04:	da12fc0e 	ble	84c1f44 <__flash_sram_init_src_addr+0x4b3264>
 8002f08:	2b15fdaf 	blcs	85825cc <__flash_sram_init_src_addr+0x5738ec>
 8002f0c:	0fff1f13 	svceq	0x00ff1f13
 8002f10:	e742e5d6 			; <UNDEFINED> instruction: 0xe742e5d6
 8002f14:	e611180e 	ldr	r1, [r1], -lr, lsl #16
 8002f18:	f3051210 	vqsub.u8	d1, d5, d0
 8002f1c:	fbfde902 	blx	7f7d32e <__flash_size+0x7efd32e>
 8002f20:	2cd9f502 	cfldr64cs	mvdx15, [r9], {2}
 8002f24:	d311e914 	tstle	r1, #20, 18	; 0x50000
 8002f28:	361c12cb 	ldrcc	r1, [ip], -fp, asr #5
 8002f2c:	19f4f6d5 	ldmibne	r4!, {r0, r2, r4, r6, r7, r9, sl, ip, sp, lr, pc}^
 8002f30:	0e1502f9 	mrceq	2, 0, r0, cr5, cr9, {7}
 8002f34:	feec130c 	cdp2	3, 14, cr1, cr12, cr12, {0}
 8002f38:	03f2f4f9 	mvnseq	pc, #-117440512	; 0xf9000000
 8002f3c:	1a240a0e 	bne	890577c <__flash_sram_init_src_addr+0x8f6a9c>
 8002f40:	2ed6fd1f 	mrccs	13, 6, APSR_nzcv, cr6, cr15, {0}
 8002f44:	d01d0324 	andsle	r0, sp, r4, lsr #6
 8002f48:	23ec09d5 	mvncs	r0, #3489792	; 0x354000
 8002f4c:	32da08eb 	sbcscc	r0, sl, #15400960	; 0xeb0000
 8002f50:	f1f52fff 			; <UNDEFINED> instruction: 0xf1f52fff
 8002f54:	e1ec07f1 	strd	r0, [ip, #113]!	; 0x71
 8002f58:	2ae5eef5 	bcs	797eb34 <__flash_size+0x78feb34>
 8002f5c:	0922fd0c 	stmdbeq	r2!, {r2, r3, r8, sl, fp, ip, sp, lr, pc}
 8002f60:	1bf2d708 	blne	7cb8b88 <__flash_size+0x7c38b88>
 8002f64:	f60b0007 			; <UNDEFINED> instruction: 0xf60b0007
 8002f68:	29bd2bf4 	ldmibcs	sp!, {r2, r4, r5, r6, r7, r8, r9, fp, sp}
 8002f6c:	3ed029d7 			; <UNDEFINED> instruction: 0x3ed029d7
 8002f70:	ceeb3b06 	vfmagt.f64	d19, d11, d6
 8002f74:	1505db10 	strne	sp, [r5, #-2832]	; 0xfffff4f0
 8002f78:	0a07dee8 	beq	81fab20 <__flash_sram_init_src_addr+0x1ebe40>
 8002f7c:	e81bf1ef 	ldmda	fp, {r0, r1, r2, r3, r5, r6, r7, r8, ip, sp, lr, pc}
 8002f80:	ec01e1fc 	stfd	f6, [r1], {252}	; 0xfc
 8002f84:	dfedf72f 	svcle	0x00edf72f
 8002f88:	44f547ee 	ldrbtmi	r4, [r5], #2030	; 0x7ee
 8002f8c:	280212f1 	stmdacs	r2, {r0, r4, r5, r6, r7, r9, ip}
 8002f90:	d9cf3518 	stmible	pc, {r3, r4, r8, sl, ip, sp}^	; <UNPREDICTABLE>
 8002f94:	fd080cf8 	stc2	12, cr0, [r8, #-992]	; 0xfffffc20
 8002f98:	fa15e4f4 	blx	857c370 <__flash_sram_init_src_addr+0x56d690>
 8002f9c:	09fd0902 	ldmibeq	sp!, {r1, r8, fp}^
 8002fa0:	ff1cef11 			; <UNDEFINED> instruction: 0xff1cef11
 8002fa4:	e7e51721 	strb	r1, [r5, r1, lsr #14]!
 8002fa8:	08042bd3 	stmdaeq	r4, {r0, r1, r4, r6, r7, r8, r9, fp, sp}
 8002fac:	ec19ea12 			; <UNDEFINED> instruction: 0xec19ea12
 8002fb0:	f4c72d14 	vst2.<illegal width 64>	{d18[0],d19[0]}, [r7 :128], r4
 8002fb4:	ef25f8e4 	svc	0x0025f8e4
 8002fb8:	0122e8f4 	strdeq	lr, [r2, -r4]!
 8002fbc:	19f31802 	ldmibne	r3!, {r1, fp, ip}^
 8002fc0:	11deef05 	bicsne	lr, lr, r5, lsl #30
 8002fc4:	f3fb0324 	vcvtm.s32.f32	d16, d20
 8002fc8:	ebfb11ca 	bl	7ec76f8 <__flash_size+0x7e476f8>
 8002fcc:	eb200af2 	bl	8805b9c <__flash_sram_init_src_addr+0x7f6ebc>
 8002fd0:	edf610f3 	ldcl	0, cr1, [r6, #972]!	; 0x3cc
 8002fd4:	1aebffeb 	bne	7b02f88 <__flash_size+0x7a82f88>
 8002fd8:	dd25e8e7 	stcle	8, cr14, [r5, #-924]!	; 0xfffffc64
 8002fdc:	15fe07f8 	ldrbne	r0, [lr, #2040]!	; 0x7f8
 8002fe0:	0ff50c16 	svceq	0x00f50c16
 8002fe4:	0708071a 	smladeq	r8, sl, r7, r0
 8002fe8:	fef503eb 	cdp2	3, 15, cr0, cr5, cr11, {7}
 8002fec:	eb17180d 	bl	85c9028 <__flash_sram_init_src_addr+0x5ba348>
 8002ff0:	ff0e0505 			; <UNDEFINED> instruction: 0xff0e0505
 8002ff4:	d6040816 			; <UNDEFINED> instruction: 0xd6040816
 8002ff8:	d51cf8f1 	ldrle	pc, [ip, #-2289]	; 0xfffff70f
 8002ffc:	04f9f8ec 	ldrbteq	pc, [r9], #2284	; 0x8ec	; <UNPREDICTABLE>
 8003000:	f5ee0611 			; <UNDEFINED> instruction: 0xf5ee0611
 8003004:	07ec181c 			; <UNDEFINED> instruction: 0x07ec181c
 8003008:	10e1e909 	rscne	lr, r1, r9, lsl #18
 800300c:	e606f91e 			; <UNDEFINED> instruction: 0xe606f91e
 8003010:	0c12e0e0 	ldceq	0, cr14, [r2], {224}	; 0xe0
 8003014:	e4ff0fe6 	ldrbt	r0, [pc], #4070	; 800301c <DENSE_MATRIX+0x222c>
 8003018:	da2a0dfa 	ble	8a86808 <__flash_sram_init_src_addr+0xa77b28>
 800301c:	0c13180e 	ldceq	8, cr1, [r3], {14}
 8003020:	08ed040d 	stmiaeq	sp!, {r0, r2, r3, sl}^
 8003024:	eefe012a 	cdp	1, 15, cr0, cr14, cr10, {1}
 8003028:	0605f0ea 	streq	pc, [r5], -sl, ror #1
 800302c:	d8181c2e 	ldmdale	r8, {r1, r2, r3, r5, sl, fp, ip}
 8003030:	f825f6ed 			; <UNDEFINED> instruction: 0xf825f6ed
 8003034:	f12014f9 			; <UNDEFINED> instruction: 0xf12014f9
 8003038:	e009fdf7 	strd	pc, [r9], -r7
 800303c:	01131216 	tsteq	r3, r6, lsl r2
 8003040:	08ea0c09 	stmiaeq	sl!, {r0, r3, sl, fp}^
 8003044:	fed70c05 	cdp2	12, 13, cr0, cr7, cr5, {0}
 8003048:	f90502dd 			; <UNDEFINED> instruction: 0xf90502dd
 800304c:	f30634d6 	vqshl.u8	<illegal reg q1.5>, q3, q11
 8003050:	df33f602 	svcle	0x0033f602
 8003054:	0325e6eb 			; <UNDEFINED> instruction: 0x0325e6eb
 8003058:	e6fffdf5 			; <UNDEFINED> instruction: 0xe6fffdf5
 800305c:	f40af9f3 	vst2.<illegal width 64>	{d15,d17}, [sl :256], r3
 8003060:	0af0f9e4 	beq	7c417f8 <__flash_size+0x7bc17f8>
 8003064:	ffeafd3b 			; <UNDEFINED> instruction: 0xffeafd3b
 8003068:	f21700ed 	vhadd.s16	q0, <illegal reg q11.5>, <illegal reg q14.5>
 800306c:	e0e12a04 	rsc	r2, r1, r4, lsl #20
 8003070:	d930fce0 	ldmdble	r0!, {r5, r6, r7, sl, fp, ip, sp, lr, pc}
 8003074:	ebfaf90e 	bl	7ec14b4 <__flash_size+0x7e414b4>
 8003078:	010dfffd 	strdeq	pc, [sp, -sp]
 800307c:	100a0a09 	andne	r0, sl, r9, lsl #20
 8003080:	0204fefd 	andeq	pc, r4, #4048	; 0xfd0
 8003084:	fc001b35 	stc2	11, cr1, [r0], {53}	; 0x35	; <UNPREDICTABLE>
 8003088:	0d0ef5dc 	cfstr32eq	mvfx15, [lr, #-880]	; 0xfffffc90
 800308c:	14e93418 	strbtne	r3, [r9], #1048	; 0x418
 8003090:	ea16dcf3 	b	85ba464 <__flash_sram_init_src_addr+0x5ab784>
 8003094:	f820f904 			; <UNDEFINED> instruction: 0xf820f904
 8003098:	030d15fa 	movweq	r1, #54778	; 0xd5fa
 800309c:	18021305 	stmdane	r2, {r0, r2, r8, r9, ip}
 80030a0:	f3e8e715 	vqshl.u32	d30, d5, #8
 80030a4:	09ed1b34 	stmibeq	sp!, {r2, r4, r5, r8, r9, fp, ip}^
 80030a8:	fc07f7e5 	stc2	7, cr15, [r7], {229}	; 0xe5
 80030ac:	0ce825e1 	cfstr64eq	mvdx2, [r8], #900	; 0x384
 80030b0:	0b3cfde4 	bleq	8f42848 <__flash_sram_init_src_addr+0xf33b68>
 80030b4:	1ff109f4 	svcne	0x00f109f4
 80030b8:	f5d908e0 			; <UNDEFINED> instruction: 0xf5d908e0
 80030bc:	05fa0af9 	ldrbeq	r0, [sl, #2809]!	; 0xaf9
 80030c0:	f7e1f008 			; <UNDEFINED> instruction: 0xf7e1f008
 80030c4:	f9ed1732 			; <UNDEFINED> instruction: 0xf9ed1732
 80030c8:	00180f04 	andseq	r0, r8, r4, lsl #30
 80030cc:	fdfc0408 	ldc2l	4, cr0, [ip, #32]!
 80030d0:	04f0f4f4 	ldrbteq	pc, [r0], #1268	; 0x4f4	; <UNPREDICTABLE>
 80030d4:	fc09e90f 	stc2	9, cr14, [r9], {15}	; <UNPREDICTABLE>
 80030d8:	16e306ff 			; <UNDEFINED> instruction: 0x16e306ff
 80030dc:	07050708 	streq	r0, [r5, -r8, lsl #14]
 80030e0:	00fef509 	rscseq	pc, lr, r9, lsl #10
 80030e4:	dfd1022f 	svcle	0x00d1022f
 80030e8:	f90bfc06 			; <UNDEFINED> instruction: 0xf90bfc06
 80030ec:	fa0ef502 	blx	83c04fc <__flash_sram_init_src_addr+0x3b181c>
 80030f0:	0cf509fd 			; <UNDEFINED> instruction: 0x0cf509fd
 80030f4:	fb25ee05 	blx	897e912 <__flash_sram_init_src_addr+0x96fc32>
 80030f8:	f4fdf10c 			; <UNDEFINED> instruction: 0xf4fdf10c
 80030fc:	f7fb0724 			; <UNDEFINED> instruction: 0xf7fb0724
 8003100:	f03038e3 			; <UNDEFINED> instruction: 0xf03038e3
 8003104:	eb1e031e 	bl	8783d84 <__flash_sram_init_src_addr+0x7750a4>
 8003108:	070805f5 			; <UNDEFINED> instruction: 0x070805f5
 800310c:	17fc0f0c 	ldrbne	r0, [ip, ip, lsl #30]!
 8003110:	200c16dd 	ldrdcs	r1, [ip], -sp
 8003114:	fb210ff8 	blx	88470fe <__flash_sram_init_src_addr+0x83841e>
 8003118:	f0eaed18 			; <UNDEFINED> instruction: 0xf0eaed18
 800311c:	ecfcff20 	ldcl	15, cr15, [ip], #128	; 0x80
 8003120:	04e521d8 	strbteq	r2, [r5], #472	; 0x1d8
 8003124:	001ef814 	andseq	pc, lr, r4, lsl r8	; <UNPREDICTABLE>
 8003128:	f81634ef 			; <UNDEFINED> instruction: 0xf81634ef
 800312c:	f2f507f4 	vqshl.s64	q8, q10, #53	; 0x35
 8003130:	2df4d117 	ldfcsp	f5, [r4, #92]!	; 0x5c
 8003134:	f9fcf908 			; <UNDEFINED> instruction: 0xf9fcf908
 8003138:	d9f02725 	ldmible	r0!, {r0, r2, r5, r8, r9, sl, sp}^
 800313c:	0bea0014 	bleq	7a83194 <__flash_size+0x7a03194>
 8003140:	55c40c04 	strbpl	r0, [r4, #3076]	; 0xc04
 8003144:	ec212106 	stfs	f2, [r1], #-24	; 0xffffffe8
 8003148:	332718b0 			; <UNDEFINED> instruction: 0x332718b0
 800314c:	26e942f5 			; <UNDEFINED> instruction: 0x26e942f5
 8003150:	f82be6f5 			; <UNDEFINED> instruction: 0xf82be6f5
 8003154:	0adb0209 	beq	76c3980 <__flash_size+0x7643980>
 8003158:	f2db1a0f 	vmlsl.s16	<illegal reg q8.5>, d11, d15
 800315c:	0becf13e 	bleq	7b3f65c <__flash_size+0x7abf65c>
 8003160:	25e52fff 	strbcs	r2, [r5, #4095]!	; 0xfff
 8003164:	dffef128 	svcle	0x00fef128
 8003168:	29370eb3 	ldmdbcs	r7!, {r0, r1, r4, r5, r7, r9, sl, fp}
 800316c:	05e23bf5 	strbeq	r3, [r2, #3061]!	; 0xbf5
 8003170:	d146ee19 	cmple	r6, r9, lsl lr
 8003174:	1425f8d8 	strtne	pc, [r5], #-2264	; 0xfffff728
 8003178:	e2fa0814 	rscs	r0, sl, #20, 16	; 0x140000
 800317c:	f2ecea21 	vmlsl.s32	q15, d12, d17
 8003180:	12e4fed9 	rscne	pc, r4, #3472	; 0xd90
 8003184:	ddf3f9f7 			; <UNDEFINED> instruction: 0xddf3f9f7
 8003188:	281903b7 	ldmdacs	r9, {r0, r1, r2, r4, r5, r7, r8, r9}
 800318c:	fcf218e5 	ldc2l	8, cr1, [r2], #916	; 0x394
 8003190:	ec4cf5fe 	cfstr64	mvdx15, [ip], {254}	; 0xfe
 8003194:	0806f8e7 	stmdaeq	r6, {r0, r1, r2, r5, r6, r7, fp, ip, sp, lr, pc}
 8003198:	fd000d07 	stc2	13, cr0, [r0, #-28]	; 0xffffffe4
 800319c:	02fbeb1e 	rscseq	lr, fp, #30720	; 0x7800
 80031a0:	3aeb0104 	bcc	7ac35b8 <__flash_size+0x7a435b8>
 80031a4:	e6101015 			; <UNDEFINED> instruction: 0xe6101015
 80031a8:	291009c5 	ldmdbcs	r0, {r0, r2, r6, r7, r8, fp}
 80031ac:	25f702f9 	ldrbcs	r0, [r7, #761]!	; 0x2f9
 80031b0:	0d2a1514 	cfstr32eq	mvfx1, [sl, #-80]!	; 0xffffffb0
 80031b4:	10f8fb20 	rscsne	pc, r8, r0, lsr #22
 80031b8:	09e9f1eb 	stmibeq	r9!, {r0, r1, r3, r5, r6, r7, r8, ip, sp, lr, pc}^
 80031bc:	0a180b01 	beq	8605dc8 <__flash_sram_init_src_addr+0x5f70e8>
 80031c0:	32eef201 	rsccc	pc, lr, #268435456	; 0x10000000
 80031c4:	f5210618 			; <UNDEFINED> instruction: 0xf5210618
 80031c8:	17e808ce 	strbne	r0, [r8, lr, asr #17]!
 80031cc:	2dd50900 	vldrcs.16	s1, [r5]	; <UNPREDICTABLE>
 80031d0:	eaf42fe6 	b	7d0f170 <__flash_size+0x7c8f170>
 80031d4:	fb0a19e2 	blx	8289966 <__flash_sram_init_src_addr+0x27ac86>
 80031d8:	35ed02f7 	strbcc	r0, [sp, #759]!	; 0x2f7
 80031dc:	fc24fefb 	stc2	14, cr15, [r4], #-1004	; 0xfffffc14
 80031e0:	28fee4f3 	ldmcs	lr!, {r0, r1, r4, r5, r6, r7, sl, sp, lr, pc}^
 80031e4:	d0f9060d 	rscsle	r0, r9, sp, lsl #12
 80031e8:	29b21fd3 	ldmibcs	r2!, {r0, r1, r4, r6, r7, r8, r9, sl, fp, ip}
 80031ec:	2fbc17f3 	svccs	0x00bc17f3
 80031f0:	cbf34904 	blgt	7cd5608 <__flash_size+0x7c55608>
 80031f4:	061df2f8 			; <UNDEFINED> instruction: 0x061df2f8
 80031f8:	0f00e2f0 	svceq	0x0000e2f0
 80031fc:	042f0203 	strteq	r0, [pc], #-515	; 8003204 <DENSE_MATRIX+0x2414>
 8003200:	f207eff1 	vrecps.f32	q7, <illegal reg q11.5>, <illegal reg q8.5>
 8003204:	f3080425 	vshl.u8	d0, d21, d8
 8003208:	34e126b5 	strbtcc	r2, [r1], #1717	; 0x6b5
 800320c:	1cf116ef 	ldclne	6, cr1, [r1], #956	; 0x3bc
 8003210:	f4ed3f05 	vld4.8	{d19[]-d22[]}, [sp], r5
 8003214:	082708e0 	stmdaeq	r7!, {r5, r6, r7, fp}
 8003218:	0527f101 	streq	pc, [r7, #-257]!	; 0xfffffeff
 800321c:	fcfe0af6 	ldc2l	10, cr0, [lr], #984	; 0x3d8	; <UNPREDICTABLE>
 8003220:	fd22fd04 	stc2	13, cr15, [r2, #-16]!
 8003224:	edfdf916 			; <UNDEFINED> instruction: 0xedfdf916
 8003228:	0f0228d1 	svceq	0x000228d1
 800322c:	f8200101 			; <UNDEFINED> instruction: 0xf8200101
 8003230:	e9d8150a 	ldmib	r8, {r1, r3, r8, sl, ip}^
 8003234:	f0050b21 			; <UNDEFINED> instruction: 0xf0050b21
 8003238:	0925f901 	stmdbeq	r5!, {r0, r8, fp, ip, sp, lr, pc}
 800323c:	16ec1005 	strbtne	r1, [ip], r5
 8003240:	fef1dc0e 	cdp2	12, 15, cr13, cr1, cr14, {0}
 8003244:	02ff0201 	rscseq	r0, pc, #268435456	; 0x10000000
 8003248:	ff0a20f0 			; <UNDEFINED> instruction: 0xff0a20f0
 800324c:	d40ff70a 	strle	pc, [pc], #-1802	; 8003254 <DENSE_MATRIX+0x2464>
 8003250:	eae616f3 	b	7988e24 <__flash_size+0x7908e24>
 8003254:	0afee600 	beq	7fbca5c <__flash_size+0x7f3ca5c>
 8003258:	eb460903 	bl	918566c <__flash_sram_init_src_addr+0x117698c>
 800325c:	0cfd03f8 	ldcleq	3, cr0, [sp], #992	; 0x3e0
 8003260:	f8e1f1fa 			; <UNDEFINED> instruction: 0xf8e1f1fa
 8003264:	f4caf503 	vst2.16	{d31[0],d32[0]}, [sl], r3
 8003268:	09f7120b 	ldmibeq	r7!, {r0, r1, r3, r9, ip}^
 800326c:	f4221cde 			; <UNDEFINED> instruction: 0xf4221cde
 8003270:	f203fbfe 	vpadd.i8	<illegal reg q7.5>, <illegal reg q9.5>, q15
 8003274:	07082aff 			; <UNDEFINED> instruction: 0x07082aff
 8003278:	d92108fb 	stmdble	r1!, {r0, r1, r3, r4, r5, r6, r7, fp}
 800327c:	0bf5faea 	bleq	7d81e2c <__flash_size+0x7d01e2c>
 8003280:	fd0f0a09 	stc2	10, cr0, [pc, #-36]	; 8003264 <DENSE_MATRIX+0x2474>	; <UNPREDICTABLE>
 8003284:	e4f71602 	ldrbt	r1, [r7], #1538	; 0x602
 8003288:	1afbf6f5 	bne	7f00e64 <__flash_size+0x7e80e64>
 800328c:	ef0c15e8 	svc	0x000c15e8
 8003290:	14fbf0e7 	ldrbtne	pc, [fp], #231	; 0xe7	; <UNPREDICTABLE>
 8003294:	08140608 	ldmdaeq	r4, {r3, r9, sl}
 8003298:	d82d1100 	stmdale	sp!, {r8, ip}
 800329c:	fc03fdf5 	stc2	13, cr15, [r3], {245}	; 0xf5
 80032a0:	f5e50ef8 			; <UNDEFINED> instruction: 0xf5e50ef8
 80032a4:	e1e4f90f 	mvn	pc, pc, lsl #18
 80032a8:	0309f613 	movweq	pc, #38419	; 0x9613	; <UNPREDICTABLE>
 80032ac:	cf0b12fa 	svcgt	0x000b12fa
 80032b0:	f11aedeb 			; <UNDEFINED> instruction: 0xf11aedeb
 80032b4:	11e6f3e8 	mvnne	pc, r8, ror #7
 80032b8:	db01fdfb 	blle	8082aac <__flash_sram_init_src_addr+0x73dcc>
 80032bc:	15281f1f 	strne	r1, [r8, #-3871]!	; 0xfffff0e1
 80032c0:	07e90b08 	strbeq	r0, [r9, r8, lsl #22]!
 80032c4:	10d6fa16 	sbcsne	pc, r6, r6, lsl sl	; <UNPREDICTABLE>
 80032c8:	f80b08e6 			; <UNDEFINED> instruction: 0xf80b08e6
 80032cc:	fcf730fa 	ldc2l	0, cr3, [r7], #1000	; 0x3e8
 80032d0:	e22cf8e1 	eor	pc, ip, #14745600	; 0xe10000
 80032d4:	f1fbff00 			; <UNDEFINED> instruction: 0xf1fbff00
 80032d8:	f5110b03 			; <UNDEFINED> instruction: 0xf5110b03
 80032dc:	deeeebdd 			; <UNDEFINED> instruction: 0xdeeeebdd
 80032e0:	ff0b10f1 			; <UNDEFINED> instruction: 0xff0b10f1
 80032e4:	e7edff26 	strb	pc, [sp, r6, lsr #30]!	; <UNPREDICTABLE>
 80032e8:	011707e5 	tsteq	r7, r5, ror #15
 80032ec:	eaf0221d 	b	7c0bb68 <__flash_size+0x7b8bb68>
 80032f0:	ee3c0dd9 	mrc	13, 1, r0, cr12, cr9, {6}
 80032f4:	e9f507ff 	ldmib	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl}^
 80032f8:	020809f2 	andeq	r0, r8, #3964928	; 0x3c8000
 80032fc:	0afa03f8 	beq	7e842e4 <__flash_size+0x7e042e4>
 8003300:	18f8f6ff 	ldmne	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, lr, pc}^
 8003304:	eccdf833 	stcl	8, cr15, [sp], {51}	; 0x33
 8003308:	fe17fcea 	cdp2	12, 1, cr15, cr7, cr10, {7}
 800330c:	f9fa26e5 			; <UNDEFINED> instruction: 0xf9fa26e5
 8003310:	0939f803 	ldmdbeq	r9!, {r0, r1, fp, ip, sp, lr, pc}
 8003314:	f3eaee0c 	vmull.p64	q15, d10, d12
 8003318:	0e111107 	mufeqs	f1, f1, f7
 800331c:	02f502f9 	rscseq	r0, r5, #-1879048177	; 0x9000000f
 8003320:	f1ed03f8 			; <UNDEFINED> instruction: 0xf1ed03f8
 8003324:	fcee0a0f 	stc2l	10, cr0, [lr], #60	; 0x3c	; <UNPREDICTABLE>
 8003328:	f90aefe1 			; <UNDEFINED> instruction: 0xf90aefe1
 800332c:	16ec381e 	usatne	r3, #12, lr, lsl #16
 8003330:	0541fedd 	strbeq	pc, [r1, #-3805]	; 0xfffff123	; <UNPREDICTABLE>
 8003334:	07d6130f 	ldrbeq	r1, [r6, pc, lsl #6]
 8003338:	09e71b00 	stmibeq	r7!, {r8, r9, fp, ip}^
 800333c:	0df909f1 			; <UNDEFINED> instruction: 0x0df909f1
 8003340:	0efafe06 	cdpeq	14, 15, cr15, cr10, cr6, {0}
 8003344:	f7c80621 			; <UNDEFINED> instruction: 0xf7c80621
 8003348:	04150509 	ldreq	r0, [r5], #-1289	; 0xfffffaf7
 800334c:	edf7f305 	ldcl	3, cr15, [r7, #20]!
 8003350:	040804f3 	streq	r0, [r8], #-1267	; 0xfffffb0d
 8003354:	db0edfec 	blle	83bb30c <__flash_sram_init_src_addr+0x3ac62c>
 8003358:	04e3fce6 	strbteq	pc, [r3], #3302	; 0xce6	; <UNPREDICTABLE>
 800335c:	04080004 	streq	r0, [r8], #-4
 8003360:	f6e8e707 			; <UNDEFINED> instruction: 0xf6e8e707
 8003364:	dcec1532 	cfstr64le	mvdx1, [ip], #200	; 0xc8
 8003368:	eefdecf1 	mrc	12, 7, lr, cr13, cr1, {7}
 800336c:	ecfef1f9 	ldfp	f7, [lr], #996	; 0x3e4
 8003370:	f5f1f8f2 			; <UNDEFINED> instruction: 0xf5f1f8f2
 8003374:	fe00fc01 	cdp2	12, 0, cr15, cr0, cr1, {0}
 8003378:	f4e9ed18 	vld2.8	{d30[]-d31[]}, [r9 :16], r8
 800337c:	02f4051f 	rscseq	r0, r4, #130023424	; 0x7c00000
 8003380:	e4090ed2 	str	r0, [r9], #-3794	; 0xfffff12e
 8003384:	0b26f3e2 	bleq	89c0314 <__flash_sram_init_src_addr+0x9b1634>
 8003388:	e002150a 	and	r1, r2, sl, lsl #10
 800338c:	171609f4 			; <UNDEFINED> instruction: 0x171609f4
 8003390:	0af001ca 	beq	7c03ac0 <__flash_size+0x7b83ac0>
 8003394:	e0010dfc 	strd	r0, [r1], -ip
 8003398:	f7effd28 			; <UNDEFINED> instruction: 0xf7effd28
 800339c:	dc010016 	stcle	0, cr0, [r1], {22}
 80033a0:	11ff24c2 	mvnsne	r2, r2, asr #9
 80033a4:	d603e210 			; <UNDEFINED> instruction: 0xd603e210
 80033a8:	fe2231f2 	mcr2	1, 1, r3, cr2, cr2, {7}
 80033ac:	fadb13fc 	blx	76c83a4 <__flash_size+0x76483a4>
 80033b0:	35fcd508 	ldrbcc	sp, [ip, #1288]!	; 0x508
 80033b4:	def51be9 			; <UNDEFINED> instruction: 0xdef51be9
 80033b8:	e6de2b2a 	ldrb	r2, [lr], sl, lsr #22
 80033bc:	06e5e80f 	strbteq	lr, [r5], pc, lsl #16
 80033c0:	44c403fa 	strbmi	r0, [r4], #1018	; 0x3fa
 80033c4:	f90108f5 			; <UNDEFINED> instruction: 0xf90108f5
 80033c8:	35281da9 	strcc	r1, [r8, #-3497]!	; 0xfffff257
 80033cc:	0ad43307 	beq	750fff0 <__flash_size+0x748fff0>
 80033d0:	fb38dcec 	blx	8e3a78a <__flash_sram_init_src_addr+0xe2baaa>
 80033d4:	ff08fde9 			; <UNDEFINED> instruction: 0xff08fde9
 80033d8:	ecd02419 	cfldrd	mvd2, [r0], {25}
 80033dc:	fbece443 	blx	7b3c4f2 <__flash_size+0x7abc4f2>
 80033e0:	16d5200b 	ldrbne	r2, [r5], fp
 80033e4:	d904fa1c 	stmdble	r4, {r2, r3, r4, r9, fp, ip, sp, lr, pc}
 80033e8:	232f07a6 			; <UNDEFINED> instruction: 0x232f07a6
 80033ec:	0fce33e9 	svceq	0x00ce33e9
 80033f0:	d44e01f4 	strble	r0, [lr], #-500	; 0xfffffe0c
 80033f4:	efeb1216 	svc	0x00eb1216
 80033f8:	dff9060d 	svcle	0x00f9060d
 80033fc:	06e7f52b 	strbteq	pc, [r7], fp, lsr #10	; <UNPREDICTABLE>
 8003400:	0bdfeffc 	bleq	77ff3f8 <__flash_size+0x777f3f8>
 8003404:	d9f0f711 	ldmible	r0!, {r0, r4, r8, r9, sl, ip, sp, lr, pc}^
 8003408:	251bfa9a 	ldrcs	pc, [fp, #-2714]	; 0xfffff566
 800340c:	fff513e1 			; <UNDEFINED> instruction: 0xfff513e1
 8003410:	f84201f1 			; <UNDEFINED> instruction: 0xf84201f1
 8003414:	ebf1ec1c 	bl	7c7e48c <__flash_size+0x7bfe48c>
 8003418:	f4f6eef5 			; <UNDEFINED> instruction: 0xf4f6eef5
 800341c:	0a09e00f 	beq	827b460 <__flash_sram_init_src_addr+0x26c780>
 8003420:	20d5fde4 	sbcscs	pc, r5, r4, ror #27
 8003424:	e50a0d18 	str	r0, [sl, #-3352]	; 0xfffff2e8
 8003428:	220dffc0 	andcs	pc, sp, #192, 30	; 0x300
 800342c:	1c0809d9 			; <UNDEFINED> instruction: 0x1c0809d9
 8003430:	eb04f614 	bl	8140c88 <__flash_sram_init_src_addr+0x131fa8>
 8003434:	f4050026 	vst4.8	{d0-d3}, [r5 :128], r6
 8003438:	0de2ede6 	stcleq	13, cr14, [r2, #920]!	; 0x398
 800343c:	0c0e07f8 	stceq	7, cr0, [lr], {248}	; 0xf8
 8003440:	19d7ea0a 	ldmibne	r7, {r1, r3, r9, fp, sp, lr, pc}^
 8003444:	e1190e17 	tst	r9, r7, lsl lr
 8003448:	1edbffec 	cdpne	15, 13, cr15, cr11, cr12, {7}
 800344c:	31da0efb 	ldrshcc	r0, [sl, #235]	; 0xeb
 8003450:	e9e126e1 	stmib	r1!, {r0, r5, r6, r7, r9, sl, sp}^
 8003454:	fb25fc22 	blx	89824e6 <__flash_sram_init_src_addr+0x973806>
 8003458:	20def0df 	ldrsbcs	pc, [lr], #15	; <UNPREDICTABLE>
 800345c:	f015e7f2 			; <UNDEFINED> instruction: 0xf015e7f2
 8003460:	230ee7fe 	movwcs	lr, #59390	; 0xe7fe
 8003464:	fe14fe1e 	mrc2	14, 0, pc, cr4, cr14, {0}
 8003468:	35bd30d4 	ldrcc	r3, [sp, #212]!	; 0xd4
 800346c:	28b0ffeb 	ldmcs	r0!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 8003470:	b4e324d7 	strbtlt	r2, [r3], #1239	; 0x4d7
 8003474:	06e5040e 	strbteq	r0, [r5], lr, lsl #8
 8003478:	28240608 	stmdacs	r4!, {r3, r9, sl}
 800347c:	e71ef4f6 			; <UNDEFINED> instruction: 0xe71ef4f6
 8003480:	fbf8f5ef 	blx	7e40c46 <__flash_size+0x7dc0c46>
 8003484:	e90df8fc 	stmdb	sp, {r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
 8003488:	2ad823e6 	bcs	760c428 <__flash_size+0x758c428>
 800348c:	1af70ed4 	bne	7dc6fe4 <__flash_size+0x7d46fe4>
 8003490:	eff23df7 	svc	0x00f23df7
 8003494:	15fff20b 	ldrbne	pc, [pc, #523]!	; 80036a7 <DENSE_MATRIX+0x28b7>	; <UNPREDICTABLE>
 8003498:	0c18fdfb 	ldceq	13, cr15, [r8], {251}	; 0xfb
 800349c:	edf504f5 	cfldrd	mvd0, [r5, #980]!	; 0x3d4
 80034a0:	f107e801 			; <UNDEFINED> instruction: 0xf107e801
 80034a4:	04f0fb25 	ldrbteq	pc, [r0], #2853	; 0xb25	; <UNPREDICTABLE>
 80034a8:	0e0223d7 	mcreq	3, 0, r2, cr2, cr7, {6}
 80034ac:	0a25fefb 	beq	89830a0 <__flash_sram_init_src_addr+0x9743c0>
 80034b0:	ffd5330d 			; <UNDEFINED> instruction: 0xffd5330d
 80034b4:	161ee1fe 			; <UNDEFINED> instruction: 0x161ee1fe
 80034b8:	012e01ff 	strdeq	r0, [lr, -pc]!
 80034bc:	04dffdf3 	ldrbeq	pc, [pc], #3571	; 80034c4 <DENSE_MATRIX+0x26d4>	; <UNPREDICTABLE>
 80034c0:	17e7dc1d 			; <UNDEFINED> instruction: 0x17e7dc1d
 80034c4:	ea05fb32 	b	8182194 <__flash_sram_init_src_addr+0x1734b4>
 80034c8:	ecef0efe 	stcl	14, cr0, [pc], #1016	; 80038c8 <DENSE_MATRIX+0x2ad8>
 80034cc:	dc11faee 			; <UNDEFINED> instruction: 0xdc11faee
 80034d0:	f4e82212 	vld3.8			; <UNDEFINED> instruction: 0xf4e82212
 80034d4:	f7e7fbf2 			; <UNDEFINED> instruction: 0xf7e7fbf2
 80034d8:	0447110c 	strbeq	r1, [r7], #-268	; 0xfffffef4
 80034dc:	16f4faec 	ldrbtne	pc, [r4], ip, ror #21	; <UNPREDICTABLE>
 80034e0:	1fe1ff02 	svcne	0x00e1ff02
 80034e4:	0ade0810 	beq	778552c <__flash_size+0x770552c>
 80034e8:	110921ef 	smlattne	r9, pc, r1, r2
 80034ec:	ef363001 	svc	0x00363001
 80034f0:	121a13f2 	andsne	r1, sl, #-939524093	; 0xc8000003
 80034f4:	df11030b 	svcle	0x0011030b
 80034f8:	d911f2f3 	ldmdble	r1, {r0, r1, r4, r5, r6, r7, r9, ip, sp, lr, pc}
 80034fc:	0cf503f7 	ldcleq	3, cr0, [r5], #988	; 0x3dc
 8003500:	f512f8fa 	pldw	[r2, #-2298]	; 0xfffff706
 8003504:	10e50f25 	rscne	r0, r5, r5, lsr #30
 8003508:	02e7ecfb 	rsceq	lr, r7, #64256	; 0xfb00
 800350c:	f3180d0d 	vpadd.f16	d0, d8, d13
 8003510:	1001ef11 	andne	lr, r1, r1, lsl pc
 8003514:	03170f15 	tsteq	r7, #21, 30	; 0x54
 8003518:	d32a1004 			; <UNDEFINED> instruction: 0xd32a1004
 800351c:	f50310fc 			; <UNDEFINED> instruction: 0xf50310fc
 8003520:	0b050f0c 	bleq	8147158 <__flash_sram_init_src_addr+0x138478>
 8003524:	02eaf621 	rsceq	pc, sl, #34603008	; 0x2100000
 8003528:	0009f912 	andeq	pc, r9, r2, lsl r9	; <UNPREDICTABLE>
 800352c:	cb0b1e29 	blgt	82cadd8 <__flash_sram_init_src_addr+0x2bc0f8>
 8003530:	f612f700 	pldw	[r2], -r0, lsl #14
 8003534:	2304e5fa 	movwcs	lr, #17914	; 0x45fa
 8003538:	f61708f6 			; <UNDEFINED> instruction: 0xf61708f6
 800353c:	f1f0faf5 			; <UNDEFINED> instruction: 0xf1f0faf5
 8003540:	1fee0906 	svcne	0x00ee0906
 8003544:	f9d7ff22 			; <UNDEFINED> instruction: 0xf9d7ff22
 8003548:	fc1100ea 	ldc2	0, cr0, [r1], {234}	; 0xea
 800354c:	f0ed15e2 			; <UNDEFINED> instruction: 0xf0ed15e2
 8003550:	f63c02ee 			; <UNDEFINED> instruction: 0xf63c02ee
 8003554:	fe170000 	cdp2	0, 1, cr0, cr7, cr0, {0}
 8003558:	fa1608fd 	blx	8585954 <__flash_sram_init_src_addr+0x576c74>
 800355c:	f8fffef0 			; <UNDEFINED> instruction: 0xf8fffef0
 8003560:	f902fb0b 			; <UNDEFINED> instruction: 0xf902fb0b
 8003564:	f4dc0e1d 			; <UNDEFINED> instruction: 0xf4dc0e1d
 8003568:	fb2115d3 	blx	8848cbe <__flash_sram_init_src_addr+0x839fde>
 800356c:	0af328e4 	beq	7ccd904 <__flash_size+0x7c4d904>
 8003570:	d62efae4 	strtle	pc, [lr], -r4, ror #21
 8003574:	29e5fb0a 	stmibcs	r5!, {r1, r3, r8, r9, fp, ip, sp, lr, pc}^
 8003578:	091313fc 	ldmdbeq	r3, {r2, r3, r4, r5, r6, r7, r8, r9, ip}
 800357c:	02ef06e8 	rsceq	r0, pc, #232, 12	; 0xe800000
 8003580:	00ecfbea 	rsceq	pc, ip, sl, ror #23
 8003584:	fce2052c 	stc2l	5, cr0, [r2], #176	; 0xb0
 8003588:	fc10f6ed 	ldc2	6, cr15, [r0], {237}	; 0xed
 800358c:	eed011ed 	cdp	1, 13, cr1, cr0, cr13, {7}
 8003590:	f52ef6ef 			; <UNDEFINED> instruction: 0xf52ef6ef
 8003594:	05ee0be8 	strbeq	r0, [lr, #3048]!	; 0xbe8
 8003598:	fbff06f2 	blx	7fc516a <__flash_size+0x7f4516a>
 800359c:	1e011505 	cfsh32ne	mvfx1, mvfx1, #5
 80035a0:	f1e0e1fd 			; <UNDEFINED> instruction: 0xf1e0e1fd
 80035a4:	f1e50015 			; <UNDEFINED> instruction: 0xf1e50015
 80035a8:	f30be9d8 	vmul.p8	q7, <illegal reg q13.5>, q4
 80035ac:	02da0fda 	sbcseq	r0, sl, #872	; 0x368
 80035b0:	ec1fe1ca 	ldfd	f6, [pc], {202}	; 0xca
 80035b4:	1cf81dee 	ldclne	13, cr1, [r8], #952	; 0x3b8
 80035b8:	0cf618fa 	ldcleq	8, cr1, [r6], #1000	; 0x3e8
 80035bc:	0efbfd00 	cdpeq	13, 15, cr15, cr11, cr0, {0}
 80035c0:	0b070bfe 	bleq	81c65c0 <__flash_sram_init_src_addr+0x1b78e0>
 80035c4:	04db0f0e 	ldrbeq	r0, [fp], #3854	; 0xf0e
 80035c8:	f605fff2 			; <UNDEFINED> instruction: 0xf605fff2
 80035cc:	e7f6f2f0 	udf	#28448	; 0x6f20
 80035d0:	140cf50e 	strne	pc, [ip], #-1294	; 0xfffffaf2
 80035d4:	08f3fdf5 	ldmeq	r3!, {r0, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
 80035d8:	27f01404 	ldrbcs	r1, [r0, r4, lsl #8]!
 80035dc:	0110ff03 	tsteq	r0, r3, lsl #30	; <UNPREDICTABLE>
 80035e0:	fef9f41d 	mrc2	4, 7, pc, cr9, cr13, {0}
 80035e4:	e5f5fe2b 	ldrb	pc, [r5, #3627]!	; 0xe2b	; <UNPREDICTABLE>
 80035e8:	e7f2e2ee 	ldrb	lr, [r2, lr, ror #5]!
 80035ec:	010df805 	tsteq	sp, r5, lsl #16	; <UNPREDICTABLE>
 80035f0:	1b10140f 	blne	8408634 <__flash_sram_init_src_addr+0x3f9954>
 80035f4:	f0f70b10 			; <UNDEFINED> instruction: 0xf0f70b10
 80035f8:	f6f6eb13 			; <UNDEFINED> instruction: 0xf6f6eb13
 80035fc:	ffff0735 			; <UNDEFINED> instruction: 0xffff0735
 8003600:	f42b35e2 	vld3.<illegal width 64>	{d3,d5,d7}, [fp :128], r2
 8003604:	e70de204 	str	lr, [sp, -r4, lsl #4]
 8003608:	ee06eb10 	vmov.32	d6[0], lr
 800360c:	181e0bdf 	ldmdane	lr, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp}
 8003610:	0df304cf 	cfldrdeq	mvd0, [r3, #828]!	; 0x33c
 8003614:	080c22eb 	stmdaeq	ip, {r0, r1, r3, r5, r6, r7, r9, sp}
 8003618:	f8e9fe40 			; <UNDEFINED> instruction: 0xf8e9fe40
 800361c:	d6010e26 	strle	r0, [r1], -r6, lsr #28
 8003620:	07f21de4 	ldrbeq	r1, [r2, r4, ror #27]!
 8003624:	f423f203 	vld1.8	{d15-d18}, [r3], r3
 8003628:	08fe24f3 	ldmeq	lr!, {r0, r1, r4, r5, r6, r7, sl, sp}^
 800362c:	ffe911f9 			; <UNDEFINED> instruction: 0xffe911f9
 8003630:	1dddccf5 	ldclne	12, cr12, [sp, #980]	; 0x3d4
 8003634:	1312ec14 	tstne	r2, #20, 24	; 0x1400
 8003638:	e7dd2524 	ldrb	r2, [sp, r4, lsr #10]
 800363c:	0bf7f72a 	bleq	7e012ec <__flash_size+0x7d812ec>
 8003640:	42bbffdf 	adcsmi	pc, fp, #892	; 0x37c
 8003644:	ef22f9fe 	svc	0x0022f9fe
 8003648:	281b06ab 	ldmdacs	fp, {r0, r1, r3, r5, r7, r9, sl}
 800364c:	00d429e5 	sbcseq	r2, r4, r5, ror #19
 8003650:	f938e4fe 			; <UNDEFINED> instruction: 0xf938e4fe
 8003654:	f029071c 			; <UNDEFINED> instruction: 0xf029071c
 8003658:	f3d41c27 	vmull.u16	<illegal reg q8.5>, d4, d23
 800365c:	00cfdb35 	sbceq	sp, pc, r5, lsr fp	; <UNPREDICTABLE>
 8003660:	15f5f8db 	ldrbne	pc, [r5, #2267]!	; 0x8db	; <UNPREDICTABLE>
 8003664:	fdf91dff 	ldc2l	13, cr1, [r9, #1020]!	; 0x3fc
 8003668:	1a27faac 	bne	8a02120 <__flash_sram_init_src_addr+0x9f3440>
 800366c:	22dd4401 	sbcscs	r4, sp, #16777216	; 0x1000000
 8003670:	c147f2f6 	strdgt	pc, [r7, #-38]	; 0xffffffda
 8003674:	f50001fc 			; <UNDEFINED> instruction: 0xf50001fc
 8003678:	e0f20f19 	rscs	r0, r2, r9, lsl pc
 800367c:	f8e5e61a 			; <UNDEFINED> instruction: 0xf8e5e61a
 8003680:	09091111 	stmdbeq	r9, {r0, r4, r8, ip}
 8003684:	e6fc031f 	usat	r0, #28, pc, lsl #6	; <UNPREDICTABLE>
 8003688:	0e0eeea8 	cdpeq	14, 0, cr14, cr14, cr8, {5}
 800368c:	05f917f5 	ldrbeq	r1, [r9, #2037]!	; 0x7f5
 8003690:	f9340602 			; <UNDEFINED> instruction: 0xf9340602
 8003694:	f60ae00f 			; <UNDEFINED> instruction: 0xf60ae00f
 8003698:	01020c1a 	tsteq	r2, sl, lsl ip
 800369c:	01fdd81f 	mvnseq	sp, pc, lsl r8
 80036a0:	13ece9f7 	mvnne	lr, #4046848	; 0x3dc000
 80036a4:	dc25fdf2 	stcle	13, cr15, [r5], #-968	; 0xfffffc38
 80036a8:	1f1d11a2 	svcne	0x001d11a2
 80036ac:	0d03fe00 	stceq	14, cr15, [r3, #-0]
 80036b0:	fb150715 	blx	854530e <__flash_sram_init_src_addr+0x53662e>
 80036b4:	0409dd22 	streq	sp, [r9], #-3362	; 0xfffff2de
 80036b8:	08f1eae4 	ldmeq	r1!, {r2, r5, r6, r7, r9, fp, sp, lr, pc}^
 80036bc:	0b1bff13 	bleq	8703310 <__flash_sram_init_src_addr+0x6f4630>
 80036c0:	15d0de00 	ldrbne	sp, [r0, #3584]	; 0xe00
 80036c4:	db17dd09 	blle	85faaf0 <__flash_sram_init_src_addr+0x5ebe10>
 80036c8:	28da0ad9 	ldmcs	sl, {r0, r3, r4, r6, r7, r9, fp}^
 80036cc:	34da09d5 	ldrbcc	r0, [sl], #2517	; 0x9d5
 80036d0:	ede73002 	stcl	0, cr3, [r7, #8]!
 80036d4:	0b07f219 	bleq	81fff40 <__flash_sram_init_src_addr+0x1f1260>
 80036d8:	3ae301fd 	bcc	78c3ed4 <__flash_size+0x7843ed4>
 80036dc:	ed15e4f8 	cfldrs	mvf14, [r5, #-992]	; 0xfffffc20
 80036e0:	16f1e0e7 	ldrbtne	lr, [r1], r7, ror #1
 80036e4:	e302ebff 	movw	lr, #11263	; 0x2bff
 80036e8:	39b92dfb 	ldmibcc	r9!, {r0, r1, r3, r4, r5, r6, r7, r8, sl, fp, sp}
 80036ec:	32ce12e0 	sbccc	r1, lr, #224, 4
 80036f0:	c4e62def 	strbtgt	r2, [r6], #3567	; 0xdef
 80036f4:	0b0cebf7 	bleq	833e6d8 <__flash_sram_init_src_addr+0x32f9f8>
 80036f8:	2010fcee 	andscs	pc, r0, lr, ror #25
 80036fc:	e731f0f3 			; <UNDEFINED> instruction: 0xe731f0f3
 8003700:	f7fee8f3 			; <UNDEFINED> instruction: 0xf7fee8f3
 8003704:	02f7f919 	rscseq	pc, r7, #409600	; 0x64000
 8003708:	35d91fb0 	ldrbcc	r1, [r9, #4016]	; 0xfb0
 800370c:	24fa08df 	ldrbtcs	r0, [sl], #2271	; 0x8df
 8003710:	fced3f00 	stc2l	15, cr3, [sp]
 8003714:	e8edeb0f 	stmia	sp!, {r0, r1, r2, r3, r8, r9, fp, sp, lr, pc}^
 8003718:	1c330e08 	ldcne	14, cr0, [r3], #-32	; 0xffffffe0
 800371c:	f8f413f3 			; <UNDEFINED> instruction: 0xf8f413f3
 8003720:	f119f915 			; <UNDEFINED> instruction: 0xf119f915
 8003724:	fae70c17 	blx	79c6788 <__flash_size+0x7946788>
 8003728:	0cfe1cec 	ldcleq	12, cr1, [lr], #944	; 0x3b0
 800372c:	1d3f020f 	lfmne	f0, 4, [pc, #-60]!	; 80036f8 <DENSE_MATRIX+0x2908>
 8003730:	f2e52511 	vshl.s32	d18, d1, #5
 8003734:	0506ec14 	streq	lr, [r6, #-3092]	; 0xfffff3ec
 8003738:	ff2ef602 			; <UNDEFINED> instruction: 0xff2ef602
 800373c:	12e60508 	rscne	r0, r6, #8, 10	; 0x2000000
 8003740:	0ff2f310 	svceq	0x00f2f310
 8003744:	01dcf417 	bicseq	pc, ip, r7, lsl r4	; <UNPREDICTABLE>
 8003748:	ecf518e6 	ldcl	8, cr1, [r5], #920	; 0x398
 800374c:	ea180808 	b	8605774 <__flash_sram_init_src_addr+0x5f6a94>
 8003750:	f0e612f7 			; <UNDEFINED> instruction: 0xf0e612f7
 8003754:	0301e900 	movweq	lr, #6400	; 0x1900
 8003758:	e72ffbed 	str	pc, [pc, -sp, ror #23]!
 800375c:	15eefdf7 	strbne	pc, [lr, #3575]!	; 0xdf7	; <UNPREDICTABLE>
 8003760:	fde7f929 	stc2l	9, cr15, [r7, #82]!	; 0x52	; <UNPREDICTABLE>
 8003764:	05e40807 	strbeq	r0, [r4, #2055]!	; 0x807
 8003768:	08fe1310 	ldmeq	lr!, {r4, r8, r9, ip}^
 800376c:	e02c1c05 	eor	r1, ip, r5, lsl #24
 8003770:	1b030805 	blne	80c578c <__flash_sram_init_src_addr+0xb6aac>
 8003774:	f8f7ece7 			; <UNDEFINED> instruction: 0xf8f7ece7
 8003778:	e120feed 	msr	R8_usr, sp
 800377c:	1e0502f4 	mcrne	2, 0, r0, cr5, cr4, {7}
 8003780:	ed07f1f9 	stfd	f7, [r7, #-996]	; 0xfffffc1c
 8003784:	dce21915 			; <UNDEFINED> instruction: 0xdce21915
 8003788:	1106f3f9 	strdne	pc, [r6, -r9]
 800378c:	eb1e1df0 	bl	878af54 <__flash_sram_init_src_addr+0x77c274>
 8003790:	fd05f108 	stc2	1, cr15, [r5, #-32]	; 0xffffffe0
 8003794:	1aed0700 	bne	7b4539c <__flash_size+0x7ac539c>
 8003798:	eb2f1103 	bl	8bc7bac <__flash_sram_init_src_addr+0xbb8ecc>
 800379c:	09031209 	stmdbeq	r3, {r0, r3, r9, ip}
 80037a0:	f9eafa21 			; <UNDEFINED> instruction: 0xf9eafa21
 80037a4:	f3f8f228 	vpaddl.s32	d31, d24
 80037a8:	000ef6f6 	strdeq	pc, [lr], -r6
 80037ac:	e80c0d0e 	stmda	ip, {r1, r2, r3, r8, sl, fp}
 80037b0:	e61ffffb 	ssub8	pc, pc, fp	; <UNPREDICTABLE>
 80037b4:	08ff17f3 	ldmeq	pc!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip}^	; <UNPREDICTABLE>
 80037b8:	f7200a03 			; <UNDEFINED> instruction: 0xf7200a03
 80037bc:	def4fbf7 	vmovle.u8	pc, d20[7]
 80037c0:	1ee81f0f 	cdpne	15, 14, cr1, cr8, cr15, {0}
 80037c4:	00e1f80c 	rsceq	pc, r1, ip, lsl #16
 80037c8:	001c11f0 			; <UNDEFINED> instruction: 0x001c11f0
 80037cc:	00ec24f5 	strdeq	r2, [ip], #69	; 0x45	; <UNPREDICTABLE>
 80037d0:	e422f6e3 	strt	pc, [r2], #-1763	; 0xfffff91d
 80037d4:	091efcd8 	ldmdbeq	lr, {r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
 80037d8:	f205fef8 			; <UNDEFINED> instruction: 0xf205fef8
 80037dc:	f8fd07f2 			; <UNDEFINED> instruction: 0xf8fd07f2
 80037e0:	e7f5ed09 	ldrb	lr, [r5, r9, lsl #26]!
 80037e4:	f2ca051c 	vshl.s8	d16, d12, #2
 80037e8:	0d301ce7 	ldceq	12, cr1, [r0, #-924]!	; 0xfffffc64
 80037ec:	fae921fb 	blx	7a4bfe0 <__flash_size+0x79cbfe0>
 80037f0:	e230fee4 	eors	pc, r0, #228, 28	; 0xe40
 80037f4:	0fe4fef6 	svceq	0x00e4fef6
 80037f8:	041416fa 	ldreq	r1, [r4], #-1786	; 0xfffff906
 80037fc:	08ff0df8 	ldmeq	pc!, {r3, r4, r5, r6, r7, r8, sl, fp}^	; <UNPREDICTABLE>
 8003800:	f2f208f1 			; <UNDEFINED> instruction: 0xf2f208f1
 8003804:	13dc0f42 	bicsne	r0, ip, #264	; 0x108
 8003808:	f81709f6 			; <UNDEFINED> instruction: 0xf81709f6
 800380c:	f9f833da 			; <UNDEFINED> instruction: 0xf9f833da
 8003810:	f126f4dd 			; <UNDEFINED> instruction: 0xf126f4dd
 8003814:	ffe11fd7 			; <UNDEFINED> instruction: 0xffe11fd7
 8003818:	030b14fa 	movweq	r1, #46330	; 0xb4fa
 800381c:	11010cff 	strdne	r0, [r1, -pc]
 8003820:	1211fe2f 	andsne	pc, r1, #752	; 0x2f0
 8003824:	e9c2f52c 	stmib	r2, {r2, r3, r5, r8, sl, ip, sp, lr, pc}^
 8003828:	f402ebda 			; <UNDEFINED> instruction: 0xf402ebda
 800382c:	13f12a0a 	mvnsne	r2, #40960	; 0xa000
 8003830:	0736eede 			; <UNDEFINED> instruction: 0x0736eede
 8003834:	0c10f3ec 	ldceq	3, cr15, [r0], {236}	; 0xec
 8003838:	130212f1 	movwne	r1, #8945	; 0x22f1
 800383c:	2b051914 	blcs	8149c94 <__flash_sram_init_src_addr+0x13afb4>
 8003840:	f7edecfb 			; <UNDEFINED> instruction: 0xf7edecfb
 8003844:	ddf1011d 	ldflee	f0, [r1, #116]!	; 0x74
 8003848:	f91506eb 			; <UNDEFINED> instruction: 0xf91506eb
 800384c:	e9faf7ee 	ldmib	sl!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
 8003850:	fa1705f2 	blx	85c5020 <__flash_sram_init_src_addr+0x5b6340>
 8003854:	dbf822eb 	blle	7e0c408 <__flash_size+0x7d8c408>
 8003858:	1df70bf3 			; <UNDEFINED> instruction: 0x1df70bf3
 800385c:	f6f1ebed 			; <UNDEFINED> instruction: 0xf6f1ebed
 8003860:	f6e8eb0e 			; <UNDEFINED> instruction: 0xf6e8eb0e
 8003864:	f9d30635 			; <UNDEFINED> instruction: 0xf9d30635
 8003868:	e4fde1f0 	ldrbt	lr, [sp], #496	; 0x1f0
 800386c:	f608f506 			; <UNDEFINED> instruction: 0xf608f506
 8003870:	0dfb0d19 	ldcleq	13, cr0, [fp, #100]!	; 0x64
 8003874:	eb27ee04 	bl	89ff08c <__flash_sram_init_src_addr+0x9f03ac>
 8003878:	0df5fb2f 			; <UNDEFINED> instruction: 0x0df5fb2f
 800387c:	08f50a23 	ldmeq	r5!, {r0, r1, r5, r9, fp}^
 8003880:	e71331e2 	ldr	r3, [r3, -r2, ror #3]
 8003884:	e706ff07 	str	pc, [r6, -r7, lsl #30]
 8003888:	f20be313 	vcge.s8	d14, d11, d3
 800388c:	03f0ea0f 	mvnseq	lr, #61440	; 0xf000
 8003890:	1d0118e9 	stcne	8, cr1, [r1, #-932]	; 0xfffffc5c
 8003894:	d9f909f0 	ldmible	r9!, {r4, r5, r6, r7, r8, fp}^
 8003898:	d8d7e322 	ldmle	r7, {r1, r5, r8, r9, sp, lr, pc}^
 800389c:	e40e072e 	str	r0, [lr], #-1838	; 0xfffff8d2
 80038a0:	f7ec1ad9 			; <UNDEFINED> instruction: 0xf7ec1ad9
 80038a4:	ea12f81a 	b	84c1914 <__flash_sram_init_src_addr+0x4b2c34>
 80038a8:	dcfe15cb 	cfldr64le	mvdx1, [lr], #812	; 0x32c
 80038ac:	dcfdfced 	ldclle	12, cr15, [sp], #948	; 0x3b4
 80038b0:	26eeccfd 			; <UNDEFINED> instruction: 0x26eeccfd
 80038b4:	0225f204 	eoreq	pc, r5, #4, 4	; 0x40000000
 80038b8:	eed82a27 	vfnms.f32	s5, s16, s15
 80038bc:	faf1e51e 	blx	7c7cd3c <__flash_size+0x7bfcd3c>
 80038c0:	38b201f6 	ldmcc	r2!, {r1, r2, r4, r5, r6, r7, r8}
 80038c4:	fc09ea07 	stc2	10, cr14, [r9], {7}	; <UNPREDICTABLE>
 80038c8:	1a1c1096 	bne	8707b28 <__flash_sram_init_src_addr+0x6f8e48>
 80038cc:	efbf1fd6 	svc	0x00bf1fd6
 80038d0:	da34d9d8 	ble	8d3a038 <__flash_sram_init_src_addr+0xd2b358>
 80038d4:	f1ea0211 			; <UNDEFINED> instruction: 0xf1ea0211
 80038d8:	dfc81318 	svcle	0x00c81318
 80038dc:	0beaf656 	bleq	7ac123c <__flash_size+0x7a4123c>
 80038e0:	1adb16d2 	bne	76c9430 <__flash_size+0x7649430>
 80038e4:	e00e01fb 	strd	r0, [lr], -fp
 80038e8:	16240e92 			; <UNDEFINED> instruction: 0x16240e92
 80038ec:	16de3cfc 			; <UNDEFINED> instruction: 0x16de3cfc
 80038f0:	dc47020b 	sfmle	f0, 2, [r7], {11}
 80038f4:	04fe170a 	ldrbteq	r1, [lr], #1802	; 0x70a
 80038f8:	fadc0417 	blx	770495c <__flash_size+0x768495c>
 80038fc:	f7e0f12c 			; <UNDEFINED> instruction: 0xf7e0f12c
 8003900:	eef3f7e5 	cdp	7, 15, cr15, cr3, cr5, {7}
 8003904:	02060204 	andeq	r0, r6, #4, 4	; 0x40000000
 8003908:	252007a2 	strcs	r0, [r0, #-1954]!	; 0xfffff85e
 800390c:	02fe0cf8 	rscseq	r0, lr, #248, 24	; 0xf800
 8003910:	f52b02e2 			; <UNDEFINED> instruction: 0xf52b02e2
 8003914:	fbf61f04 	blx	7d8b52e <__flash_size+0x7d0b52e>
 8003918:	0818f41a 	ldmdaeq	r8, {r1, r3, r4, sl, ip, sp, lr, pc}
 800391c:	f614e60d 			; <UNDEFINED> instruction: 0xf614e60d
 8003920:	11cdf0eb 	bicne	pc, sp, fp, ror #1
 8003924:	f519e911 			; <UNDEFINED> instruction: 0xf519e911
 8003928:	121605a2 	andsne	r0, r6, #679477248	; 0x28800000
 800392c:	08fef4e5 	ldmeq	lr!, {r0, r2, r5, r6, r7, sl, ip, sp, lr, pc}^
 8003930:	f41afde5 	pldw	[sl], #-3557	; 0xfffff21b
 8003934:	e315e4f8 	tst	r5, #248, 8	; 0xf8000000
 8003938:	1bf8f702 	blne	7e41548 <__flash_size+0x7dc1548>
 800393c:	f511e9f7 			; <UNDEFINED> instruction: 0xf511e9f7
 8003940:	3af4fc17 	bcc	7d429a4 <__flash_size+0x7cc29a4>
 8003944:	dc22ef03 	stcle	15, cr14, [r2], #-12
 8003948:	20d706ca 	sbcscs	r0, r7, sl, asr #13
 800394c:	2ecc02e9 	cdpcs	2, 12, cr0, cr12, cr9, {7}
 8003950:	e0dd260c 	sbcs	r2, sp, ip, lsl #12
 8003954:	f515f11f 	pldw	[r5, #-287]	; 0xfffffee1
 8003958:	30dcf1fe 	ldrshcc	pc, [ip], #30	; <UNPREDICTABLE>
 800395c:	e414ebf5 	ldr	lr, [r4], #-3061	; 0xfffff40b
 8003960:	09f9e918 	ldmibeq	r9!, {r3, r4, r8, fp, sp, lr, pc}^
 8003964:	f802e612 			; <UNDEFINED> instruction: 0xf802e612
 8003968:	3cbb30dd 	ldccc	0, cr3, [fp], #884	; 0x374
 800396c:	45ca1c08 	strbmi	r1, [sl, #3080]	; 0xc08
 8003970:	d3e33815 	mvnle	r3, #1376256	; 0x150000
 8003974:	08f30fff 	ldmeq	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}^
 8003978:	230d03fc 	movwcs	r0, #54268	; 0xd3fc
 800397c:	d81ef1f6 	ldmdale	lr, {r1, r2, r4, r5, r6, r7, r8, ip, sp, lr, pc}
 8003980:	092a10e1 	stmdbeq	sl!, {r0, r5, r6, r7, ip}
 8003984:	e40c041d 	str	r0, [ip], #-1053	; 0xfffffbe3
 8003988:	35e430e2 	strbcc	r3, [r4, #226]!	; 0xe2
 800398c:	300519e1 	andcc	r1, r5, r1, ror #19
 8003990:	e4e01ffe 	strbt	r1, [r0], #4094	; 0xffe
 8003994:	fe18fbfc 	mrc2	11, 0, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
 8003998:	072afc03 	streq	pc, [sl, -r3, lsl #24]!
 800399c:	f60705ff 			; <UNDEFINED> instruction: 0xf60705ff
 80039a0:	0520e2f2 	streq	lr, [r0, #-754]!	; 0xfffffd0e
 80039a4:	01edfe23 	mvneq	pc, r3, lsr #28
 80039a8:	05f618d2 	ldrbeq	r1, [r6, #2258]!	; 0x8d2
 80039ac:	ff17f201 			; <UNDEFINED> instruction: 0xff17f201
 80039b0:	f6cf1c13 			; <UNDEFINED> instruction: 0xf6cf1c13
 80039b4:	0df4f2dd 	lfmeq	f7, 3, [r4, #884]!	; 0x374
 80039b8:	022af5f3 	eoreq	pc, sl, #1019215872	; 0x3cc00000
 80039bc:	fdd60ef4 	ldc2l	14, cr0, [r6, #976]	; 0x3d0
 80039c0:	03fbf2f2 	mvnseq	pc, #536870927	; 0x2000000f
 80039c4:	05ce0507 	strbeq	r0, [lr, #1287]	; 0x507
 80039c8:	0d031def 	stceq	13, cr1, [r3, #-956]	; 0xfffffc44
 80039cc:	00372803 	eorseq	r2, r7, r3, lsl #16
 80039d0:	f5e21215 			; <UNDEFINED> instruction: 0xf5e21215
 80039d4:	d6fdf021 	ldrbtle	pc, [sp], r1, lsr #32	; <UNPREDICTABLE>
 80039d8:	cf1df0d8 	svcgt	0x001df0d8
 80039dc:	19fb0ff8 	ldmibne	fp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp}^
 80039e0:	06e50a09 	strbteq	r0, [r5], r9, lsl #20
 80039e4:	eee003f3 	mcr	3, 7, r0, cr0, cr3, {7}
 80039e8:	0d051ae8 	vstreq	s2, [r5, #-928]	; 0xfffffc60
 80039ec:	f2291aea 	vpmax.s32	<illegal reg q0.5>, <illegal reg q12.5>, q13
 80039f0:	01eff3e8 	mvneq	pc, r8, ror #7
 80039f4:	181608f2 	ldmdane	r6, {r1, r4, r5, r6, r7, fp}
 80039f8:	ef231308 	svc	0x00231308
 80039fc:	12f7eff0 	rscsne	lr, r7, #240, 30	; 0x3c0
 8003a00:	0401f504 	streq	pc, [r1], #-1284	; 0xfffffafc
 8003a04:	02f41c1a 	rscseq	r1, r4, #6656	; 0x1a00
 8003a08:	210c06f2 	strdcs	r0, [ip, -r2]
 8003a0c:	d9140019 	ldmdble	r4, {r0, r3, r4}
 8003a10:	02ffeefb 	rscseq	lr, pc, #4016	; 0xfb0
 8003a14:	0dee121b 	sfmeq	f1, 2, [lr, #108]!	; 0x6c
 8003a18:	eb311d15 	bl	8c4ae74 <__flash_sram_init_src_addr+0xc3c194>
 8003a1c:	e9f903fc 	ldmib	r9!, {r2, r3, r4, r5, r6, r7, r8, r9}^
 8003a20:	1312181d 	tstne	r2, #1900544	; 0x1d0000
 8003a24:	08f90630 	ldmeq	r9!, {r4, r5, r9, sl}^
 8003a28:	15140ae5 	ldrne	r0, [r4, #-2789]	; 0xfffff51b
 8003a2c:	f0f60e1e 			; <UNDEFINED> instruction: 0xf0f60e1e
 8003a30:	ee0cf009 	cdp	0, 0, cr15, cr12, cr9, {0}
 8003a34:	03f6ebe8 	mvnseq	lr, #232, 22	; 0x3a000
 8003a38:	ec0bfae9 			; <UNDEFINED> instruction: 0xec0bfae9
 8003a3c:	060f0d09 	streq	r0, [pc], -r9, lsl #26
 8003a40:	17d808f7 			; <UNDEFINED> instruction: 0x17d808f7
 8003a44:	eddcff2a 	ldcl	15, cr15, [ip, #168]	; 0xa8
 8003a48:	00fe06e1 	rscseq	r0, lr, r1, ror #13
 8003a4c:	1a0f240e 	bne	83cca8c <__flash_sram_init_src_addr+0x3bddac>
 8003a50:	ee370f00 	cdp	15, 3, cr0, cr7, cr0, {0}
 8003a54:	f2fa0321 	vext.8	d16, d10, d17, #3
 8003a58:	fc010af3 	stc2	10, cr0, [r1], {243}	; 0xf3	; <UNPREDICTABLE>
 8003a5c:	09090fff 	stmdbeq	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8003a60:	ec040efb 	stc	14, cr0, [r4], {251}	; 0xfb
 8003a64:	f8d1ff01 			; <UNDEFINED> instruction: 0xf8d1ff01
 8003a68:	f80b08df 			; <UNDEFINED> instruction: 0xf80b08df
 8003a6c:	180c33f2 	stmdane	ip, {r1, r4, r5, r6, r7, r8, r9, ip, sp}
 8003a70:	f429fcfe 			; <UNDEFINED> instruction: 0xf429fcfe
 8003a74:	13f300f4 	mvnsne	r0, #244	; 0xf4
 8003a78:	040a0efc 	streq	r0, [sl], #-3836	; 0xfffff104
 8003a7c:	f6f9fbf0 			; <UNDEFINED> instruction: 0xf6f9fbf0
 8003a80:	02edfb0b 	rsceq	pc, sp, #11264	; 0x2c00
 8003a84:	f0c2050b 			; <UNDEFINED> instruction: 0xf0c2050b
 8003a88:	fc1807dd 	ldc2	7, cr0, [r8], {221}	; 0xdd
 8003a8c:	fef419e4 			; <UNDEFINED> instruction: 0xfef419e4
 8003a90:	e325e8d2 			; <UNDEFINED> instruction: 0xe325e8d2
 8003a94:	0118e714 	tsteq	r8, r4, lsl r7
 8003a98:	0a0f12f7 	beq	83c867c <__flash_sram_init_src_addr+0x3b999c>
 8003a9c:	1c0811fe 	stfnes	f1, [r8], {254}	; 0xfe
 8003aa0:	1bf7150b 	blne	7dc8ed4 <__flash_size+0x7d48ed4>
 8003aa4:	ecedf739 	stcl	7, cr15, [sp], #228	; 0xe4
 8003aa8:	0e1f0c01 	cdpeq	12, 1, cr0, cr15, cr1, {0}
 8003aac:	01f71ae6 	mvnseq	r1, r6, ror #21
 8003ab0:	fb4ff6e4 	blx	940164a <__flash_sram_init_src_addr+0x13f296a>
 8003ab4:	080e2827 	stmdaeq	lr, {r0, r1, r2, r5, fp, sp}
 8003ab8:	11f008fa 	ldrshne	r0, [r0, #138]!	; 0x8a
 8003abc:	f5e4ebe4 			; <UNDEFINED> instruction: 0xf5e4ebe4
 8003ac0:	0000f204 	andeq	pc, r0, r4, lsl #4
 8003ac4:	14eb252c 	strbtne	r2, [fp], #1324	; 0x52c
 8003ac8:	e6faeee2 	ldrbt	lr, [sl], r2, ror #29
 8003acc:	121a0104 	andsne	r0, sl, #4, 2
 8003ad0:	070c03f5 			; <UNDEFINED> instruction: 0x070c03f5
 8003ad4:	f403ec07 			; <UNDEFINED> instruction: 0xf403ec07
 8003ad8:	15e9edf2 	strbne	lr, [r9, #3570]!	; 0xdf2
 8003adc:	07fcfa03 	ldrbeq	pc, [ip, r3, lsl #20]!	; <UNPREDICTABLE>
 8003ae0:	fcf0f0f0 	ldc2l	0, cr15, [r0], #960	; 0x3c0
 8003ae4:	fbccf210 	blx	734032e <__flash_size+0x72c032e>
 8003ae8:	f506eff5 			; <UNDEFINED> instruction: 0xf506eff5
 8003aec:	f105f1f6 			; <UNDEFINED> instruction: 0xf105f1f6
 8003af0:	01f202fc 	ldrsheq	r0, [r2, #44]!	; 0x2c
 8003af4:	21122316 	tstcs	r2, r6, lsl r3
 8003af8:	0104ef22 	tsteq	r4, r2, lsr #30
 8003afc:	e9e2011b 	stmib	r2!, {r0, r1, r3, r4, r8}^
 8003b00:	e81641f8 	ldmda	r6, {r3, r4, r5, r6, r7, r8, lr}
 8003b04:	ef0afa11 	svc	0x000afa11
 8003b08:	db0af4e4 	blle	82c0ea0 <__flash_sram_init_src_addr+0x2b21c0>
 8003b0c:	dff3f409 	svcle	0x00f3f409
 8003b10:	1f0b15f6 	svcne	0x000b15f6
 8003b14:	0af3f5f0 	beq	7d012dc <__flash_size+0x7c812dc>
 8003b18:	dddcf541 	cfldr64le	mvdx15, [ip, #260]	; 0x104
 8003b1c:	d1fdf91e 	mvnsle	pc, lr, lsl r9	; <UNPREDICTABLE>
 8003b20:	161028cf 	ldrne	r2, [r0], -pc, asr #17
 8003b24:	04fcde04 	ldrbteq	sp, [ip], #3588	; 0xe04
 8003b28:	fd0e20ea 	stc2	0, cr2, [lr, #-936]	; 0xfffffc58
 8003b2c:	e1e2f6ee 	mvn	pc, lr, ror #13
 8003b30:	24e0c70e 	strbtcs	ip, [r0], #1806	; 0x70e
 8003b34:	f0fedef6 			; <UNDEFINED> instruction: 0xf0fedef6
 8003b38:	ecf0211b 	ldfe	f2, [r0], #108	; 0x6c
 8003b3c:	f4ffe42f 			; <UNDEFINED> instruction: 0xf4ffe42f
 8003b40:	38b1fec7 	ldmcc	r1!, {r0, r1, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
 8003b44:	e106ecf1 	strd	lr, [r6, -r1]
 8003b48:	161b0dba 			; <UNDEFINED> instruction: 0x161b0dba
 8003b4c:	fde42cef 	stc2l	12, cr2, [r4, #956]!	; 0x3bc
 8003b50:	e030ee0f 	eors	lr, r0, pc, lsl #28
 8003b54:	ec132416 	cfldrs	mvf2, [r3], {22}
 8003b58:	e7c6101e 	bfi	r1, lr, #0, #7
 8003b5c:	0cc3f039 	stcleq	0, cr15, [r3], {57}	; 0x39
 8003b60:	2afa1d05 	bcs	7e8af7c <__flash_size+0x7e0af7c>
 8003b64:	040c121e 	streq	r1, [ip], #-542	; 0xfffffde2
 8003b68:	0c1e0e90 	ldceq	14, cr0, [lr], {144}	; 0x90
 8003b6c:	17d92be6 	ldrbne	r2, [r9, r6, ror #23]
 8003b70:	dc57060d 	mrrcle	6, 0, r0, r7, cr13
 8003b74:	e811f8fa 	ldmda	r1, {r1, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
 8003b78:	f2e1fd22 	vqdmull.s32	<illegal reg q15.5>, d1, d18
 8003b7c:	03d6013f 	bicseq	r0, r6, #-1073741809	; 0xc000000f
 8003b80:	ecfa08e3 	ldcl	8, cr0, [sl], #908	; 0x38c
 8003b84:	fdeeef23 	stc2l	15, cr14, [lr, #140]!	; 0x8c
 8003b88:	191dfda5 	ldmdbne	sp, {r0, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}
 8003b8c:	fef70fe3 	cdp2	15, 15, cr0, cr7, cr3, {7}
 8003b90:	f337ebe9 	vqrdmulh.s<illegal width 64>	q7, <illegal reg q11.5>, <illegal reg q12.5>
 8003b94:	f0eaed0f 			; <UNDEFINED> instruction: 0xf0eaed0f
 8003b98:	f3f0e105 	vrev16.8	d30, d5
 8003b9c:	fb05df27 	blx	817b842 <__flash_sram_init_src_addr+0x16cb62>
 8003ba0:	18eff102 	stmiane	pc!, {r1, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
 8003ba4:	df24e511 	svcle	0x0024e511
 8003ba8:	1c1e1699 	ldcne	6, cr1, [lr], {153}	; 0x99
 8003bac:	00f1e305 	rscseq	lr, r1, r5, lsl #6
 8003bb0:	091008fa 	ldmdbeq	r0, {r1, r3, r4, r5, r6, r7, fp}
 8003bb4:	f4e8fc05 	vld1.8	{d31[]}, [r8], r5
 8003bb8:	18ebf603 	stmiane	fp!, {r0, r1, r9, sl, ip, sp, lr, pc}^
 8003bbc:	0b19f601 	bleq	86813c8 <__flash_sram_init_src_addr+0x6726e8>
 8003bc0:	1fd1d8ff 	svcne	0x00d1d8ff
 8003bc4:	f618f026 	pldw	[r8], -r6, lsr #32
 8003bc8:	34f523d3 	ldrbtcc	r2, [r5], #979	; 0x3d3
 8003bcc:	22c8fcf7 	sbccs	pc, r8, #63232	; 0xf700
 8003bd0:	f4f82bf7 			; <UNDEFINED> instruction: 0xf4f82bf7
 8003bd4:	22ecf5f9 	rsccs	pc, ip, #1044381696	; 0x3e400000
 8003bd8:	45f5ff05 	ldrbmi	pc, [r5, #3845]!	; 0xf05	; <UNPREDICTABLE>
 8003bdc:	eb1fe7f4 	bl	87fdbb4 <__flash_sram_init_src_addr+0x7eeed4>
 8003be0:	23f2f4ef 	mvnscs	pc, #-285212672	; 0xef000000
 8003be4:	cfffe923 	svcgt	0x00ffe923
 8003be8:	32b329d2 	adcscc	r2, r3, #3440640	; 0x348000
 8003bec:	34d209dd 	ldrbcc	r0, [r2], #2525	; 0x9dd
 8003bf0:	f2e62b05 	vqdmlsl.s32	q9, d6, d5
 8003bf4:	f90e0c08 			; <UNDEFINED> instruction: 0xf90e0c08
 8003bf8:	2906fffa 	stmdbcs	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 8003bfc:	d42e08ff 	strtle	r0, [lr], #-2303	; 0xfffff701
 8003c00:	f7070b03 			; <UNDEFINED> instruction: 0xf7070b03
 8003c04:	0b17ed04 	bleq	85ff01c <__flash_sram_init_src_addr+0x5f033c>
 8003c08:	38e029bd 	stmiacc	r0!, {r0, r2, r3, r4, r5, r7, r8, fp, sp}^
 8003c0c:	2af514d7 	bcs	7d48f70 <__flash_size+0x7cc8f70>
 8003c10:	09023c14 	stmdbeq	r2, {r2, r4, sl, fp, ip, sp}
 8003c14:	e6f9f506 	ldrbt	pc, [r9], r6, lsl #10	; <UNPREDICTABLE>
 8003c18:	0520ebef 	streq	lr, [r0, #-3055]!	; 0xfffff411
 8003c1c:	01071806 	tsteq	r7, r6, lsl #16
 8003c20:	0b16f6e5 	bleq	85c17bc <__flash_sram_init_src_addr+0x5b2adc>
 8003c24:	fe081005 	cdp2	0, 0, cr1, cr8, cr5, {0}
 8003c28:	17e822ea 	strbne	r2, [r8, sl, ror #5]!
 8003c2c:	fb1df9ea 	blx	87823de <__flash_sram_init_src_addr+0x7736fe>
 8003c30:	00d31702 	sbcseq	r1, r3, r2, lsl #14
 8003c34:	eb0823fd 	bl	820cc30 <__flash_sram_init_src_addr+0x1fdf50>
 8003c38:	0834020d 	ldmdaeq	r4!, {r0, r2, r3, r9}
 8003c3c:	fdda0c00 	ldc2l	12, cr0, [sl]
 8003c40:	0cf2f608 	ldcleq	6, cr15, [r2], #32
 8003c44:	02cefaff 	sbceq	pc, lr, #1044480	; 0xff000
 8003c48:	1dfb2fe7 	ldclne	15, cr2, [fp, #924]!	; 0x39c
 8003c4c:	ea1ffefb 	b	8803840 <__flash_sram_init_src_addr+0x7f4b60>
 8003c50:	fae11efe 	blx	784b850 <__flash_size+0x77cb850>
 8003c54:	0b00eb13 	bleq	803e8a8 <__flash_sram_init_src_addr+0x2fbc8>
 8003c58:	eb2dfdfe 	bl	8b83458 <__flash_sram_init_src_addr+0xb74778>
 8003c5c:	09db03ec 	ldmibeq	fp, {r2, r3, r5, r6, r7, r8, r9}^
 8003c60:	fedff0f9 	mrc2	0, 6, pc, cr15, cr9, {7}
 8003c64:	fecc0702 	cdp2	7, 12, cr0, cr12, cr2, {0}
 8003c68:	10051cf3 	strdne	r1, [r5], -r3
 8003c6c:	e0fb09ff 	ldrsht	r0, [fp], #159	; 0x9f
 8003c70:	f6f7faff 			; <UNDEFINED> instruction: 0xf6f7faff
 8003c74:	0600e108 	streq	lr, [r0], -r8, lsl #2
 8003c78:	f0330d04 			; <UNDEFINED> instruction: 0xf0330d04
 8003c7c:	15f90fed 	ldrbne	r0, [r9, #4077]!	; 0xfed
 8003c80:	f30b1819 	vceq.i8	d1, d11, d9
 8003c84:	0901031d 	stmdbeq	r1, {r0, r2, r3, r4, r8, r9}
 8003c88:	1113fefa 			; <UNDEFINED> instruction: 0x1113fefa
 8003c8c:	e428f00a 	strt	pc, [r8], #-10
 8003c90:	f9f8ec0d 			; <UNDEFINED> instruction: 0xf9f8ec0d
 8003c94:	07070bf2 			; <UNDEFINED> instruction: 0x07070bf2
 8003c98:	e124100f 			; <UNDEFINED> instruction: 0xe124100f
 8003c9c:	edf802ec 	lfm	f0, 2, [r8, #944]!	; 0x3b0
 8003ca0:	170f1425 	strne	r1, [pc, -r5, lsr #8]
 8003ca4:	0503061c 	streq	r0, [r3, #-1564]	; 0xfffff9e4
 8003ca8:	0c0defec 	stceq	15, cr14, [sp], {236}	; 0xec
 8003cac:	e1e9f70b 	mvn	pc, fp, lsl #14
 8003cb0:	db06ea01 	blle	81be4bc <__flash_sram_init_src_addr+0x1af7dc>
 8003cb4:	f2fe0bff 			; <UNDEFINED> instruction: 0xf2fe0bff
 8003cb8:	f8180501 			; <UNDEFINED> instruction: 0xf8180501
 8003cbc:	eaf9fef6 	b	7e8389c <__flash_size+0x7e0389c>
 8003cc0:	22ed1f08 	rsccs	r1, sp, #8, 30
 8003cc4:	e9f50609 	ldmib	r5!, {r0, r3, r9, sl}^
 8003cc8:	020c0ee8 	andeq	r0, ip, #232, 28	; 0xe80
 8003ccc:	00e007e2 	rsceq	r0, r0, r2, ror #15
 8003cd0:	fd2c00ec 	stc2	0, cr0, [ip, #-944]!	; 0xfffffc50
 8003cd4:	e70ee123 	str	lr, [lr, -r3, lsr #2]
 8003cd8:	f2f901e5 	vext.8	q8, <illegal reg q12.5>, <illegal reg q10.5>, #1
 8003cdc:	f80601e9 			; <UNDEFINED> instruction: 0xf80601e9
 8003ce0:	f9fb07f0 			; <UNDEFINED> instruction: 0xf9fb07f0
 8003ce4:	fcce052e 	stc2l	5, cr0, [lr], {46}	; 0x2e
 8003ce8:	fa2709bd 	blx	89c63e4 <__flash_sram_init_src_addr+0x9b7704>
 8003cec:	e8e8f7e1 	stmia	r8!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
 8003cf0:	e829efef 	stmda	r9!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
 8003cf4:	eb191514 	bl	864914c <__flash_sram_init_src_addr+0x63a46c>
 8003cf8:	e9f9f7e9 	ldmib	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
 8003cfc:	0d0112f6 	sfmeq	f1, 4, [r1, #-984]	; 0xfffffc28
 8003d00:	040e05f5 	streq	r0, [lr], #-1525	; 0xfffffa0b
 8003d04:	f8c8031d 			; <UNDEFINED> instruction: 0xf8c8031d
 8003d08:	f82504dc 			; <UNDEFINED> instruction: 0xf82504dc
 8003d0c:	f7ed1de3 			; <UNDEFINED> instruction: 0xf7ed1de3
 8003d10:	f83004d7 			; <UNDEFINED> instruction: 0xf83004d7
 8003d14:	0deb10fc 	stcleq	0, cr1, [fp, #1008]!	; 0x3f0
 8003d18:	030112f9 	movweq	r1, #4857	; 0x12f9
 8003d1c:	0cfe06f2 	ldcleq	6, cr0, [lr], #968	; 0x3c8
 8003d20:	131005fe 	tstne	r0, #1065353216	; 0x3f800000
 8003d24:	f2dc0024 	vaddl.s16	q8, d12, d20
 8003d28:	0f1e08f2 	svceq	0x001e08f2
 8003d2c:	f9001805 			; <UNDEFINED> instruction: 0xf9001805
 8003d30:	e61ed6d5 			; <UNDEFINED> instruction: 0xe61ed6d5
 8003d34:	fd10f2ed 	ldc2	2, cr15, [r0, #-948]	; 0xfffffc4c
 8003d38:	0ff9fae9 	svceq	0x00f9fae9
 8003d3c:	190007f9 	stmdbne	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl}
 8003d40:	08fcf8fa 	ldmeq	ip!, {r1, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}^
 8003d44:	f7c8122d 			; <UNDEFINED> instruction: 0xf7c8122d
 8003d48:	fa0e07f0 	blx	8385d10 <__flash_sram_init_src_addr+0x377030>
 8003d4c:	0104fdfe 	strdeq	pc, [r4, -lr]
 8003d50:	f313ddee 	vpadd.f16	<illegal reg q6.5>, <illegal reg q9.5>, q15
 8003d54:	120400f2 	andne	r0, r4, #242	; 0xf2
 8003d58:	1ef004e8 	cdpne	4, 15, cr0, cr0, cr8, {7}
 8003d5c:	0502fbf7 	streq	pc, [r2, #-3063]	; 0xfffff409
 8003d60:	0afef806 	beq	7fc1d80 <__flash_size+0x7f41d80>
 8003d64:	09d80914 	ldmibeq	r8, {r2, r4, r8, fp}^
 8003d68:	fd0ff301 	stc2	3, cr15, [pc, #-4]	; 8003d6c <DENSE_MATRIX+0x2f7c>
 8003d6c:	0b1b0910 	bleq	86c61b4 <__flash_sram_init_src_addr+0x6b74d4>
 8003d70:	07f7fb06 	ldrbeq	pc, [r7, r6, lsl #22]!	; <UNPREDICTABLE>
 8003d74:	08e1f0f3 	stmiaeq	r1!, {r0, r1, r4, r5, r6, r7, ip, sp, lr, pc}^
 8003d78:	02f8e80e 	rscseq	lr, r8, #917504	; 0xe0000
 8003d7c:	fcde090e 	ldc2l	9, cr0, [lr], {14}	; <UNPREDICTABLE>
 8003d80:	d61227c2 	ldrle	r2, [r2], -r2, asr #15
 8003d84:	e8e2f51d 	stmia	r2!, {r0, r2, r3, r4, r8, sl, ip, sp, lr, pc}^
 8003d88:	14eff8f2 	strbtne	pc, [pc], #2290	; 8003d90 <DENSE_MATRIX+0x2fa0>	; <UNPREDICTABLE>
 8003d8c:	010a061c 	tsteq	sl, ip, lsl r6
 8003d90:	130201ed 	movwne	r0, #8685	; 0x21ed
 8003d94:	19e002e3 	stmibne	r0!, {r0, r1, r5, r6, r7, r9}^
 8003d98:	efdd0e53 	svc	0x00dd0e53
 8003d9c:	daf1f621 	ble	7c81628 <__flash_size+0x7c01628>
 8003da0:	0e0e1fb8 	mcreq	15, 0, r1, cr14, cr8, {5}
 8003da4:	0a2afa0c 	beq	8ac25dc <__flash_sram_init_src_addr+0xab38fc>
 8003da8:	072529de 			; <UNDEFINED> instruction: 0x072529de
 8003dac:	ef15f803 	svc	0x0015f803
 8003db0:	34ebd615 	strbtcc	sp, [fp], #1557	; 0x615
 8003db4:	e00201eb 	and	r0, r2, fp, ror #3
 8003db8:	05f42246 	ldrbeq	r2, [r4, #582]!	; 0x246
 8003dbc:	1ef0f839 	mrcne	8, 7, APSR_nzcv, cr0, cr9, {1}
 8003dc0:	4ebf1ddf 	mrcmi	13, 5, r1, cr15, cr15, {6}
 8003dc4:	e9fce3f6 	ldmib	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sp, lr, pc}^
 8003dc8:	19271aa3 	stmdbne	r7!, {r0, r1, r5, r7, r9, fp, ip}
 8003dcc:	ffdc39ee 			; <UNDEFINED> instruction: 0xffdc39ee
 8003dd0:	e1420af6 	strd	r0, [r2, #-166]	; 0xffffff5a
 8003dd4:	040f0de0 	streq	r0, [pc], #-3552	; 8003ddc <DENSE_MATRIX+0x2fec>
 8003dd8:	fbe91933 	blx	7a4a2ae <__flash_size+0x79ca2ae>
 8003ddc:	0ebff550 	mrceq	5, 5, APSR_nzcv, cr15, cr0, {2}
 8003de0:	11e812dd 	ldrdne	r1, [r8, #45]!	; 0x2d
 8003de4:	0520fb27 	streq	pc, [r0, #-2855]!	; 0xfffff4d9
 8003de8:	1f331d9f 	svcne	0x00331d9f
 8003dec:	15c92a07 	strbne	r2, [r9, #2567]	; 0xa07
 8003df0:	d43f0313 	ldrtle	r0, [pc], #-787	; 8003df8 <DENSE_MATRIX+0x3008>
 8003df4:	ec10f6e2 	ldc	6, cr15, [r0], {226}	; 0xe2
 8003df8:	f9ec0c1f 			; <UNDEFINED> instruction: 0xf9ec0c1f
 8003dfc:	e7f3f235 			; <UNDEFINED> instruction: 0xe7f3f235
 8003e00:	f903fded 			; <UNDEFINED> instruction: 0xf903fded
 8003e04:	fc02ec1f 	stc2	12, cr14, [r2], {31}
 8003e08:	252c18b7 	strcs	r1, [ip, #-2231]!	; 0xfffff749
 8003e0c:	ff041307 			; <UNDEFINED> instruction: 0xff041307
 8003e10:	0638fe11 			; <UNDEFINED> instruction: 0x0638fe11
 8003e14:	f2061aed 	vpmax.s8	<illegal reg q0.5>, q11, <illegal reg q14.5>
 8003e18:	010ae817 	tsteq	sl, r7, lsl r8
 8003e1c:	f6f9dd28 			; <UNDEFINED> instruction: 0xf6f9dd28
 8003e20:	2ae501f4 	bcs	79445f8 <__flash_size+0x78c45f8>
 8003e24:	171cf820 	ldrne	pc, [ip, -r0, lsr #16]
 8003e28:	243f30c1 	ldrtcs	r3, [pc], #-193	; 8003e30 <DENSE_MATRIX+0x3040>
 8003e2c:	110f01ec 	smlattne	pc, ip, r1, r0
 8003e30:	f30cf8ef 	vsub.i8	<illegal reg q7.5>, q14, <illegal reg q15.5>
 8003e34:	1a25fe16 	bne	8983694 <__flash_sram_init_src_addr+0x9749b4>
 8003e38:	1fe2e402 	svcne	0x00e2e402
 8003e3c:	fb06e7fa 	blx	81bde2e <__flash_sram_init_src_addr+0x1af14e>
 8003e40:	32e6ffe0 	rsccc	pc, r6, #224, 30	; 0x380
 8003e44:	eb03eb1b 	bl	80feab8 <__flash_sram_init_src_addr+0xefdd8>
 8003e48:	33f423f7 	mvnscc	r2, #-603979773	; 0xdc000003
 8003e4c:	2fd7fadb 	svccs	0x00d7fadb
 8003e50:	00fe2cfd 	ldrshteq	r2, [lr], #205	; 0xcd
 8003e54:	08f6f00a 	ldmeq	r6!, {r1, r3, ip, sp, lr, pc}^
 8003e58:	2ce7fce7 	stclcs	12, cr15, [r7], #924	; 0x39c
 8003e5c:	f02fe7fb 			; <UNDEFINED> instruction: 0xf02fe7fb
 8003e60:	26fa0ae7 	ldrbtcs	r0, [sl], r7, ror #21
 8003e64:	f403f825 	vst2.8	{d15-d16}, [r3 :128], r5
 8003e68:	25b618e2 	ldrcs	r1, [r6, #2274]!	; 0x8e2
 8003e6c:	36cb10e7 	strbcc	r1, [fp], r7, ror #1
 8003e70:	d9f123f8 	ldmible	r1!, {r3, r4, r5, r6, r7, r8, r9, sp}^
 8003e74:	f11101f0 			; <UNDEFINED> instruction: 0xf11101f0
 8003e78:	1a0afaee 	bne	82c2a38 <__flash_sram_init_src_addr+0x2b3d58>
 8003e7c:	d52ce8e9 	strle	lr, [ip, #-2281]!	; 0xfffff717
 8003e80:	ecfcf102 	ldfp	f7, [ip], #8
 8003e84:	f91efa06 			; <UNDEFINED> instruction: 0xf91efa06
 8003e88:	32e01dc9 	rsccc	r1, r0, #12864	; 0x3240
 8003e8c:	27ff0ee4 	ldrbcs	r0, [pc, r4, ror #29]!
 8003e90:	fcc21714 	stc2l	7, cr1, [r2], {20}
 8003e94:	f4dde7e3 			; <UNDEFINED> instruction: 0xf4dde7e3
 8003e98:	f01de4e2 			; <UNDEFINED> instruction: 0xf01de4e2
 8003e9c:	e3f3f5f7 	mvns	pc, #1035993088	; 0x3dc00000
 8003ea0:	fa10f9f8 	blx	8442688 <__flash_sram_init_src_addr+0x4339a8>
 8003ea4:	0cfa0cfd 	ldcleq	12, cr0, [sl], #1012	; 0x3f4
 8003ea8:	160717dd 			; <UNDEFINED> instruction: 0x160717dd
 8003eac:	171e0ce2 	ldrne	r0, [lr, -r2, ror #25]
 8003eb0:	faf61308 	blx	7d88ad8 <__flash_size+0x7d08ad8>
 8003eb4:	f920e80a 			; <UNDEFINED> instruction: 0xf920e80a
 8003eb8:	e507e1e4 	str	lr, [r7, #-484]	; 0xfffffe1c
 8003ebc:	1fe61705 	svcne	0x00e61705
 8003ec0:	1ff119f5 	svcne	0x00f119f5
 8003ec4:	fa0a0516 	blx	8285324 <__flash_sram_init_src_addr+0x276644>
 8003ec8:	ffe80be7 			; <UNDEFINED> instruction: 0xffe80be7
 8003ecc:	fd270f01 	stc2	15, cr0, [r7, #-4]!
 8003ed0:	0df12300 	ldcleq	3, cr2, [r1]
 8003ed4:	02f5ed1c 	rscseq	lr, r5, #28, 26	; 0x700
 8003ed8:	e924ffe7 	stmdb	r4!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 8003edc:	0eedfef0 	mcreq	14, 7, pc, cr13, cr0, {7}	; <UNPREDICTABLE>
 8003ee0:	f0fde0f6 			; <UNDEFINED> instruction: 0xf0fde0f6
 8003ee4:	12ee1419 	rscne	r1, lr, #419430400	; 0x19000000
 8003ee8:	091316fe 	ldmdbeq	r3, {r1, r2, r3, r4, r5, r6, r7, r9, sl, ip}
 8003eec:	da15000c 	ble	8543f24 <__flash_sram_init_src_addr+0x535244>
 8003ef0:	02e90df2 	rsceq	r0, r9, #15488	; 0x3c80
 8003ef4:	eae21c06 	b	788af14 <__flash_size+0x780af14>
 8003ef8:	e5220b03 	str	r0, [r2, #-2819]!	; 0xfffff4fd
 8003efc:	0ae5f5e8 	beq	79816a4 <__flash_size+0x79016a4>
 8003f00:	fff9fb0b 			; <UNDEFINED> instruction: 0xfff9fb0b
 8003f04:	03dd18fe 	bicseq	r1, sp, #16646144	; 0xfe0000
 8003f08:	131deee3 	tstne	sp, #3632	; 0xe30
 8003f0c:	f032ff19 			; <UNDEFINED> instruction: 0xf032ff19
 8003f10:	0a04ff08 	beq	8143b38 <__flash_sram_init_src_addr+0x134e58>
 8003f14:	f9faf31a 			; <UNDEFINED> instruction: 0xf9faf31a
 8003f18:	e9251810 	stmdb	r5!, {r4, fp, ip}
 8003f1c:	ff000cfd 			; <UNDEFINED> instruction: 0xff000cfd
 8003f20:	10ee0500 	rscne	r0, lr, r0, lsl #10
 8003f24:	fcfdfa21 	ldc2l	10, cr15, [sp], #132	; 0x84	; <UNPREDICTABLE>
 8003f28:	1a0bf6f0 	bne	8301af0 <__flash_sram_init_src_addr+0x2f2e10>
 8003f2c:	f30efeeb 	vcge.f32	<illegal reg q7.5>, q15, <illegal reg q13.5>
 8003f30:	f723fe18 			; <UNDEFINED> instruction: 0xf723fe18
 8003f34:	0ffaf802 	svceq	0x00faf802
 8003f38:	f40ff8f3 	vst2.<illegal width 64>	{d15-d16}, [pc :256], r3
 8003f3c:	fa010904 	blx	8046354 <__flash_sram_init_src_addr+0x37674>
 8003f40:	f4f8eff0 			; <UNDEFINED> instruction: 0xf4f8eff0
 8003f44:	05f0f818 	ldrbeq	pc, [r0, #2072]!	; 0x818	; <UNPREDICTABLE>
 8003f48:	10150edb 			; <UNDEFINED> instruction: 0x10150edb
 8003f4c:	0ae4f005 	beq	793ff68 <__flash_size+0x78bff68>
 8003f50:	dd210001 	stcle	0, cr0, [r1, #-4]!
 8003f54:	09f7f8de 	ldmibeq	r7!, {r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
 8003f58:	f7100ced 			; <UNDEFINED> instruction: 0xf7100ced
 8003f5c:	f0f9f8e9 			; <UNDEFINED> instruction: 0xf0f9f8e9
 8003f60:	e5e7f623 	strb	pc, [r7, #1571]!	; 0x623	; <UNPREDICTABLE>
 8003f64:	07c30715 	bfieq	r0, r5, (invalid: 14:3)
 8003f68:	071916af 	ldreq	r1, [r9, -pc, lsr #13]
 8003f6c:	fae111e6 	blx	784870c <__flash_size+0x77c870c>
 8003f70:	0234f8f1 	eorseq	pc, r4, #15794176	; 0xf10000
 8003f74:	d7ffea0a 	ldrble	lr, [pc, sl, lsl #20]!
 8003f78:	f8edffe6 			; <UNDEFINED> instruction: 0xf8edffe6
 8003f7c:	f7f4ffea 			; <UNDEFINED> instruction: 0xf7f4ffea
 8003f80:	01ef0101 	mvneq	r0, r1, lsl #2
 8003f84:	fbd72018 	blx	75cbfee <__flash_size+0x754bfee>
 8003f88:	0e2107d8 	mcreq	7, 1, r0, cr1, cr8, {6}
 8003f8c:	f80108fd 			; <UNDEFINED> instruction: 0xf80108fd
 8003f90:	0731fdf1 			; <UNDEFINED> instruction: 0x0731fdf1
 8003f94:	0fee1ce6 	svceq	0x00ee1ce6
 8003f98:	fef7fcec 	cdp2	12, 15, cr15, cr7, cr12, {7}
 8003f9c:	03f206f5 	mvnseq	r0, #256901120	; 0xf500000
 8003fa0:	12f3ed0e 	rscsne	lr, r3, #896	; 0x380
 8003fa4:	05e50d1e 	strbeq	r0, [r5, #3358]!	; 0xd1e
 8003fa8:	090a08cc 	stmdbeq	sl, {r2, r3, r6, r7, fp}
 8003fac:	13ee15fc 	mvnne	r1, #252, 10	; 0x3f000000
 8003fb0:	f82ef0e7 			; <UNDEFINED> instruction: 0xf82ef0e7
 8003fb4:	dc1e2500 	cfldr32le	mvfx2, [lr], {-0}
 8003fb8:	fdf201e9 	ldc2l	1, cr0, [r2, #932]!	; 0x3a4
 8003fbc:	270c1b11 	smladcs	ip, r1, fp, r1
 8003fc0:	0f070000 	svceq	0x00070000
 8003fc4:	ecc20230 	sfm	f0, 2, [r2], {48}	; 0x30
 8003fc8:	f708fef9 			; <UNDEFINED> instruction: 0xf708fef9
 8003fcc:	070a0114 	smladeq	sl, r4, r1, r0
 8003fd0:	001405f4 			; <UNDEFINED> instruction: 0x001405f4
 8003fd4:	fc140119 	ldc2	1, cr0, [r4], {25}
 8003fd8:	1200fddd 	andne	pc, r0, #14144	; 0x3740
 8003fdc:	f8fcf1f7 			; <UNDEFINED> instruction: 0xf8fcf1f7
 8003fe0:	fbf9e5f7 	blx	7e7d7c6 <__flash_size+0x7dfd7c6>
 8003fe4:	ead60c2f 	b	75870a8 <__flash_size+0x75070a8>
 8003fe8:	e4fbe4f4 	ldrbt	lr, [fp], #1268	; 0x4f4
 8003fec:	e9f8e1f2 	ldmib	r8!, {r1, r4, r5, r6, r7, r8, sp, lr, pc}^
 8003ff0:	e9e5f0ff 	stmib	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp, lr, pc}^
 8003ff4:	e0f1fa27 	rscs	pc, r1, r7, lsr #20
 8003ff8:	fffaee15 			; <UNDEFINED> instruction: 0xfffaee15
 8003ffc:	dce00e1c 	stclle	14, cr0, [r0], #112	; 0x70
 8004000:	d61535bc 			; <UNDEFINED> instruction: 0xd61535bc
 8004004:	eb21ee2f 	bl	887f8c8 <__flash_sram_init_src_addr+0x870be8>
 8004008:	f2ef15e9 	vmls.f32	d17, d31, d9[1]
 800400c:	f706ef14 			; <UNDEFINED> instruction: 0xf706ef14
 8004010:	0df90af5 			; <UNDEFINED> instruction: 0x0df90af5
 8004014:	1b00f9e8 	blne	80427bc <__flash_sram_init_src_addr+0x33adc>
 8004018:	e9f50144 	ldmib	r5!, {r2, r6, r8}^
 800401c:	c4f4f530 	ldrbtgt	pc, [r4], #1328	; 0x530	; <UNPREDICTABLE>
 8004020:	060b1fe8 	streq	r1, [fp], -r8, ror #31
 8004024:	000b051d 	andeq	r0, fp, sp, lsl r5
 8004028:	fd181fe4 	ldc2	15, cr1, [r8, #-912]	; 0xfffffc70
 800402c:	04020d18 	streq	r0, [r2], #-3352	; 0xfffff2e8
 8004030:	46f5e111 	usatmi	lr, #21, r1, lsl #2
 8004034:	f904f400 			; <UNDEFINED> instruction: 0xf904f400
 8004038:	e9dbff0c 	ldmib	fp, {r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}^
 800403c:	13fdf52b 	mvnsne	pc, #180355072	; 0xac00000
 8004040:	2dcc23f3 	stclcs	3, cr2, [ip, #972]	; 0x3cc
 8004044:	0c320229 	lfmeq	f0, 4, [r2], #-164	; 0xffffff5c
 8004048:	1f1d1896 	svcne	0x001d1896
 800404c:	f8c930e0 			; <UNDEFINED> instruction: 0xf8c930e0
 8004050:	d33bfc06 	teqle	fp, #1536	; 0x600	; <UNPREDICTABLE>
 8004054:	0c12f0ee 	ldceq	0, cr15, [r2], {238}	; 0xee
 8004058:	14d90d3e 	ldrbne	r0, [r9], #3390	; 0xd3e
 800405c:	11af0455 			; <UNDEFINED> instruction: 0x11af0455
 8004060:	05cf0ddc 	strbeq	r0, [pc, #3548]	; 8004e44 <INPUT_MATRIX+0x1d4>
 8004064:	e50f0613 	str	r0, [pc, #-1555]	; 8003a59 <DENSE_MATRIX+0x2c69>
 8004068:	27262998 			; <UNDEFINED> instruction: 0x27262998
 800406c:	08de1ddf 	ldmeq	lr, {r0, r1, r2, r3, r4, r6, r7, r8, sl, fp, ip}^
 8004070:	c535f9f0 	ldrgt	pc, [r5, #-2544]!	; 0xfffff610
 8004074:	efe408fe 	svc	0x00e408fe
 8004078:	dfdb0617 	svcle	0x00db0617
 800407c:	ddd3e533 	cfldr64le	mvdx14, [r3, #204]	; 0xcc
 8004080:	042213e8 	strteq	r1, [r2], #-1000	; 0xfffffc18
 8004084:	f811fd09 			; <UNDEFINED> instruction: 0xf811fd09
 8004088:	112e0da3 	smulwbne	lr, r3, sp
 800408c:	10fb2607 	rscsne	r2, fp, r7, lsl #12
 8004090:	f036efef 			; <UNDEFINED> instruction: 0xf036efef
 8004094:	e7fa090e 	ldrb	r0, [sl, lr, lsl #18]!
 8004098:	fbfddc1d 	blx	7f7b116 <__flash_size+0x7efb116>
 800409c:	0302f237 	movweq	pc, #8759	; 0x2237	; <UNPREDICTABLE>
 80040a0:	3ceb05dd 	cfstr64cc	mvdx0, [fp], #884	; 0x374
 80040a4:	e70fdffe 			; <UNDEFINED> instruction: 0xe70fdffe
 80040a8:	14370cb5 	ldrtne	r0, [r7], #-3253	; 0xfffff34b
 80040ac:	0c0bf600 	stceq	6, cr15, [fp], {-0}
 80040b0:	f414f3f7 	pldw	[r4], #-1015	; 0xfffffc09
 80040b4:	f61dd9e0 			; <UNDEFINED> instruction: 0xf61dd9e0
 80040b8:	1bddf8ea 	blne	7782468 <__flash_size+0x7702468>
 80040bc:	0a1808fd 	beq	86064b8 <__flash_sram_init_src_addr+0x5f77d8>
 80040c0:	23e0effd 	mvncs	lr, #1012	; 0x3f4
 80040c4:	f210eb19 	vpadd.i16	d14, d0, d9
 80040c8:	2de00fbc 	stclcs	15, cr0, [r0, #752]!	; 0x2f0
 80040cc:	1adff9fd 	bne	78028c8 <__flash_size+0x77828c8>
 80040d0:	08143a15 	ldmdaeq	r4, {r0, r2, r4, r9, fp, ip, sp}
 80040d4:	fff903fe 			; <UNDEFINED> instruction: 0xfff903fe
 80040d8:	32f0ff01 	rscscc	pc, r0, #1, 30
 80040dc:	e719e0f3 			; <UNDEFINED> instruction: 0xe719e0f3
 80040e0:	1af7f7d5 	bne	7e0203c <__flash_size+0x7d8203c>
 80040e4:	05fbf020 	ldrbeq	pc, [fp, #32]!	; <UNPREDICTABLE>
 80040e8:	2bc415bf 	blcs	71097ec <__flash_size+0x70897ec>
 80040ec:	34e512e3 	strbtcc	r1, [r5], #739	; 0x2e3
 80040f0:	f1e74115 			; <UNDEFINED> instruction: 0xf1e74115
 80040f4:	0a110b0e 	beq	8446d34 <__flash_sram_init_src_addr+0x438054>
 80040f8:	0001f1f0 	strdeq	pc, [r1], -r0
 80040fc:	e83104f6 	ldmda	r1!, {r1, r2, r4, r5, r6, r7, sl}
 8004100:	021a04f2 	andseq	r0, sl, #-234881024	; 0xf2000000
 8004104:	dff7e214 	svcle	0x00f7e214
 8004108:	2cd80ecc 	ldclcs	14, cr0, [r8], {204}	; 0xcc
 800410c:	2af10bf0 	bcs	7c470d4 <__flash_size+0x7bc70d4>
 8004110:	03e92cf7 	mvneq	r2, #63232	; 0xf700
 8004114:	e6f30304 	ldrbt	r0, [r3], r4, lsl #6
 8004118:	fc21eaf2 	stc2	10, cr14, [r1], #-968	; 0xfffffc38	; <UNPREDICTABLE>
 800411c:	eff902ff 	svc	0x00f902ff
 8004120:	fcfefb0b 	ldc2l	11, cr15, [lr], #44	; 0x2c	; <UNPREDICTABLE>
 8004124:	e4e4e702 	strbt	lr, [r4], #1794	; 0x702
 8004128:	03e908d2 	mvneq	r0, #13762560	; 0xd20000
 800412c:	0102e9d8 	ldrdeq	lr, [r2, -r8]
 8004130:	03d022fa 	bicseq	r2, r0, #-1610612721	; 0xa000000f
 8004134:	ee06f3fc 	mcr	3, 0, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
 8004138:	e914f2e5 	ldmdb	r4, {r0, r2, r5, r6, r7, r9, ip, sp, lr, pc}
 800413c:	15d71c02 	ldrbne	r1, [r7, #3074]	; 0xc02
 8004140:	05fcfa00 	ldrbeq	pc, [ip, #2560]!	; 0xa00	; <UNPREDICTABLE>
 8004144:	03ecf3fb 	mvneq	pc, #-335544317	; 0xec000003
 8004148:	130611f0 	movwne	r1, #25072	; 0x61f0
 800414c:	111004dc 			; <UNDEFINED> instruction: 0x111004dc
 8004150:	0efc1f1e 	mrceq	15, 7, r1, cr12, cr14, {0}
 8004154:	eef0f510 	mrc	5, 7, APSR_nzcv, cr0, cr0, {0}
 8004158:	f51c0202 			; <UNDEFINED> instruction: 0xf51c0202
 800415c:	22e70f01 	rsccs	r0, r7, #1, 30
 8004160:	1bec1a00 	blne	7b0a968 <__flash_size+0x7a8a968>
 8004164:	0ee31f18 	mcreq	15, 7, r1, cr3, cr8, {0}
 8004168:	fd0324e9 	stc2	4, cr2, [r3, #-932]	; 0xfffffc5c
 800416c:	f3210bdb 	vqrdmlah.s32	q0, <illegal reg q8.5>, <illegal reg q5.5>
 8004170:	0ae4061e 	beq	79059f0 <__flash_size+0x78859f0>
 8004174:	02041ff6 	andeq	r1, r4, #984	; 0x3d8
 8004178:	dd12f3fc 	ldcle	3, cr15, [r2, #-1008]	; 0xfffffc10
 800417c:	20f00603 	rscscs	r0, r0, r3, lsl #12
 8004180:	ebf300ef 	bl	7cc4544 <__flash_size+0x7c44544>
 8004184:	06ed020a 	strbteq	r0, [sp], sl, lsl #4
 8004188:	f816e800 			; <UNDEFINED> instruction: 0xf816e800
 800418c:	e236f616 	eors	pc, r6, #23068672	; 0x1600000
 8004190:	0602f400 	streq	pc, [r2], -r0, lsl #8
 8004194:	0efde80f 	cdpeq	8, 15, cr14, cr13, cr15, {0}
 8004198:	de1307f4 	mrcle	7, 0, r0, cr3, cr4, {7}
 800419c:	0d112e16 	ldceq	14, cr2, [r1, #-88]	; 0xffffffa8
 80041a0:	f9dffbfa 			; <UNDEFINED> instruction: 0xf9dffbfa
 80041a4:	16ebf80b 	strbtne	pc, [fp], fp, lsl #16	; <UNPREDICTABLE>
 80041a8:	1c1910e2 	ldcne	0, cr1, [r9], {226}	; 0xe2
 80041ac:	0c0709fa 			; <UNDEFINED> instruction: 0x0c0709fa
 80041b0:	e010f0e0 	ands	pc, r0, r0, ror #1
 80041b4:	f00c0e07 			; <UNDEFINED> instruction: 0xf00c0e07
 80041b8:	ecf9fffb 	ldcl	15, cr15, [r9], #1004	; 0x3ec
 80041bc:	0c08fe02 	stceq	14, cr15, [r8], {2}
 80041c0:	0ff81c21 	svceq	0x00f81c21
 80041c4:	f2f4140e 	vext.8	d17, d4, d14, #4
 80041c8:	271d17dd 			; <UNDEFINED> instruction: 0x271d17dd
 80041cc:	1dfd060b 	ldclne	6, cr0, [sp, #44]!	; 0x2c
 80041d0:	de1de2ea 	cdple	2, 1, cr14, cr13, cr10, {7}
 80041d4:	e616f1f0 			; <UNDEFINED> instruction: 0xe616f1f0
 80041d8:	f0f4faeb 			; <UNDEFINED> instruction: 0xf0f4faeb
 80041dc:	f90a01fb 			; <UNDEFINED> instruction: 0xf90a01fb
 80041e0:	f0081119 			; <UNDEFINED> instruction: 0xf0081119
 80041e4:	02ec1309 	rsceq	r1, ip, #603979776	; 0x24000000
 80041e8:	0a0c12d4 	beq	8308d40 <__flash_sram_init_src_addr+0x2fa060>
 80041ec:	070929f2 			; <UNDEFINED> instruction: 0x070929f2
 80041f0:	063df1ef 	ldrteq	pc, [sp], -pc, ror #3	; <UNPREDICTABLE>
 80041f4:	f9e00f0b 			; <UNDEFINED> instruction: 0xf9e00f0b
 80041f8:	0f0b1f00 	svceq	0x000b1f00
 80041fc:	faeefaeb 	blx	7bc2db0 <__flash_size+0x7b42db0>
 8004200:	f010fd1a 			; <UNDEFINED> instruction: 0xf010fd1a
 8004204:	eed1fd2f 	cdp	13, 13, cr15, cr1, cr15, {1}
 8004208:	f11e02ea 			; <UNDEFINED> instruction: 0xf11e02ea
 800420c:	f7150706 			; <UNDEFINED> instruction: 0xf7150706
 8004210:	ff430e03 			; <UNDEFINED> instruction: 0xff430e03
 8004214:	02ebfbf6 	rsceq	pc, fp, #251904	; 0x3d800
 8004218:	0bfa0ef8 	bleq	7e87e00 <__flash_size+0x7e07e00>
 800421c:	0df304fb 	cfldrdeq	mvd0, [r3, #1004]!	; 0x3ec
 8004220:	1b0501fe 	blne	8144a20 <__flash_sram_init_src_addr+0x135d40>
 8004224:	eec7011d 	mcr	1, 6, r0, cr7, cr13, {0}
 8004228:	f6f2edea 			; <UNDEFINED> instruction: 0xf6f2edea
 800422c:	05d9fedd 	ldrbeq	pc, [r9, #3805]	; 0xedd	; <UNPREDICTABLE>
 8004230:	ff25deed 			; <UNDEFINED> instruction: 0xff25deed
 8004234:	1c20fdfd 	stcne	13, cr15, [r0], #-1012	; 0xfffffc0c
 8004238:	17ee08fb 			; <UNDEFINED> instruction: 0x17ee08fb
 800423c:	04e9efe7 	strbteq	lr, [r9], #4071	; 0xfe7
 8004240:	05fdf6fe 	ldrbeq	pc, [sp, #1790]!	; 0x6fe	; <UNPREDICTABLE>
 8004244:	17ce0a18 	bfine	r0, r8, (invalid: 20:14)
 8004248:	0016fff4 			; <UNDEFINED> instruction: 0x0016fff4
 800424c:	ff0c0ffc 			; <UNDEFINED> instruction: 0xff0c0ffc
 8004250:	0d27e70b 	stceq	7, cr14, [r7, #-44]!	; 0xffffffd4
 8004254:	f306f2f6 	vqsub.u8	<illegal reg q7.5>, q11, q11
 8004258:	230a0ffc 	movwcs	r0, #45052	; 0xaffc
 800425c:	1006020b 	andne	r0, r6, fp, lsl #4
 8004260:	fdf9eafb 	ldc2l	10, cr14, [r9, #1004]!	; 0x3ec	; <UNPREDICTABLE>
 8004264:	05d61028 	ldrbeq	r1, [r6, #40]	; 0x28
 8004268:	fb0bf907 	blx	830268e <__flash_sram_init_src_addr+0x2f39ae>
 800426c:	ea05ecff 	b	817f670 <__flash_sram_init_src_addr+0x170990>
 8004270:	03e8fd07 	mvneq	pc, #448	; 0x1c0
 8004274:	1002091e 	andne	r0, r2, lr, lsl r9
 8004278:	07e8ea03 	strbeq	lr, [r8, r3, lsl #20]!
 800427c:	d7d21f21 	ldrble	r1, [r2, r1, lsr #30]
 8004280:	f71046cf 			; <UNDEFINED> instruction: 0xf71046cf
 8004284:	ff01dd22 			; <UNDEFINED> instruction: 0xff01dd22
 8004288:	f3f2e205 	vmovn.i16	d30, <illegal reg q2.5>
 800428c:	f115f7e6 			; <UNDEFINED> instruction: 0xf115f7e6
 8004290:	170908ea 	strne	r0, [r9, -sl, ror #17]
 8004294:	ed04f5e7 	cfstr32	mvfx15, [r4, #-924]	; 0xfffffc64
 8004298:	d3d3f743 	bicsle	pc, r3, #17563648	; 0x10c0000
 800429c:	cbe2e92e 	blgt	78be75c <__flash_size+0x783e75c>
 80042a0:	14fe33e7 	ldrbtne	r3, [lr], #999	; 0x3e7
 80042a4:	1cf0fb14 	vldmiane	r0!, {d31-<overflow reg d40>}
 80042a8:	f5322ffb 			; <UNDEFINED> instruction: 0xf5322ffb
 80042ac:	031bf60a 	tsteq	fp, #10485760	; 0xa00000	; <UNPREDICTABLE>
 80042b0:	47d9b51e 	bfimi	fp, lr, #10, #16
 80042b4:	f6f51dfe 			; <UNDEFINED> instruction: 0xf6f51dfe
 80042b8:	f7ea152c 			; <UNDEFINED> instruction: 0xf7ea152c
 80042bc:	f2cceb24 	vqdmlsl.s<illegal width 8>	q15, d12, d20
 80042c0:	3ecb11d5 	mcrcc	1, 6, r1, cr11, cr5, {6}
 80042c4:	f210f7fd 	vaba.s16	<illegal reg q7.5>, q8, <illegal reg q14.5>
 80042c8:	221c2a9e 	andscs	r2, ip, #647168	; 0x9e000
 80042cc:	f4f12ed1 			; <UNDEFINED> instruction: 0xf4f12ed1
 80042d0:	ed3b08f2 	ldc	8, cr0, [fp, #-968]!	; 0xfffffc38
 80042d4:	fc021d1c 	stc2	13, cr1, [r2], {28}
 80042d8:	eed4f432 	mrc	4, 6, APSR_nzcv, cr4, cr2, {1}
 80042dc:	0bbffb51 	bleq	7003028 <__flash_size+0x6f83028>
 80042e0:	f4ca1501 	vst2.16	{d17[0],d18[0]}, [sl], r1
 80042e4:	f1fefaf3 			; <UNDEFINED> instruction: 0xf1fefaf3
 80042e8:	251222ac 	ldrcs	r2, [r2, #-684]	; 0xfffffd54
 80042ec:	10db34e1 	sbcsne	r3, fp, r1, ror #9
 80042f0:	d03bfff4 	ldrshtle	pc, [fp], -r4	; <UNPREDICTABLE>
 80042f4:	f6f806e5 			; <UNDEFINED> instruction: 0xf6f806e5
 80042f8:	00d5f61c 	sbcseq	pc, r5, ip, lsl r6	; <UNPREDICTABLE>
 80042fc:	efe7fd37 	svc	0x00e7fd37
 8004300:	1013faf1 			; <UNDEFINED> instruction: 0x1013faf1
 8004304:	fc10f90f 	ldc2	9, cr15, [r0], {15}	; <UNPREDICTABLE>
 8004308:	151a03a7 	ldrne	r0, [sl, #-935]	; 0xfffffc59
 800430c:	e5f4f5db 	ldrb	pc, [r4, #1499]!	; 0x5db	; <UNPREDICTABLE>
 8004310:	db38f400 	blle	8e41318 <__flash_sram_init_src_addr+0xe32638>
 8004314:	f309f4f6 	vqshl.u8	<illegal reg q7.5>, q11, <illegal reg q12.5>
 8004318:	ea08d50f 	b	823975c <__flash_sram_init_src_addr+0x22aa7c>
 800431c:	10eeea18 	rscne	lr, lr, r8, lsl sl
 8004320:	22f401e1 	rscscs	r0, r4, #1073741880	; 0x40000038
 8004324:	f2f40810 	vshrn.i64	d16, q0, #12
 8004328:	2b3c22c9 	blcs	8f0ce54 <__flash_sram_init_src_addr+0xefe174>
 800432c:	11f7f1c5 	mvnsne	pc, r5, asr #3
 8004330:	f915f2e8 			; <UNDEFINED> instruction: 0xf915f2e8
 8004334:	0a0406eb 	beq	8105ee8 <__flash_sram_init_src_addr+0xf7208>
 8004338:	fce4d1f2 	stc2l	1, cr13, [r4], #968	; 0x3c8
 800433c:	f5fae5fd 			; <UNDEFINED> instruction: 0xf5fae5fd
 8004340:	53f40cf6 	mvnspl	r0, #62976	; 0xf600
 8004344:	1604ef02 	strne	lr, [r4], -r2, lsl #30
 8004348:	25ee12c2 	strbcs	r1, [lr, #706]!	; 0x2c2
 800434c:	43f403ff 	mvnsmi	r0, #-67108861	; 0xfc000003
 8004350:	e0070800 	and	r0, r7, r0, lsl #16
 8004354:	0ef80219 	mrceq	2, 7, r0, cr8, cr9, {0}
 8004358:	13e9f703 	mvnne	pc, #786432	; 0xc0000
 800435c:	fc3b050f 	ldc2	5, cr0, [fp], #-60	; 0xffffffc4
 8004360:	2de21b02 			; <UNDEFINED> instruction: 0x2de21b02
 8004364:	e21f0722 	ands	r0, pc, #8912896	; 0x880000
 8004368:	55d539d4 	ldrbpl	r3, [r5, #2516]	; 0x9d4
 800436c:	65ed34e7 	strbvs	r3, [sp, #1255]!	; 0x4e7
 8004370:	f4e62107 	vld2.8	{d18[0],d19[0]}, [r6], r7
 8004374:	08fde20f 	ldmeq	sp!, {r0, r1, r2, r3, r9, sp, lr, pc}^
 8004378:	0118e3e5 	tsteq	r8, r5, ror #7
 800437c:	df490b1a 	svcle	0x00490b1a
 8004380:	0a210c09 	beq	88473ac <__flash_sram_init_src_addr+0x8386cc>
 8004384:	0006f60b 	andeq	pc, r6, fp, lsl #12
 8004388:	49d829dc 	ldmibmi	r8, {r2, r3, r4, r6, r7, r8, fp, sp}^
 800438c:	1cdef7d2 	ldclne	7, cr15, [lr], {210}	; 0xd2
 8004390:	fefa2400 	cdp2	4, 15, cr2, cr10, cr0, {0}
 8004394:	dff00a05 	svcle	0x00f00a05
 8004398:	ef1bfcee 	svc	0x001bfcee
 800439c:	f2fefff8 			; <UNDEFINED> instruction: 0xf2fefff8
 80043a0:	f9de1adc 			; <UNDEFINED> instruction: 0xf9de1adc
 80043a4:	f608fd14 			; <UNDEFINED> instruction: 0xf608fd14
 80043a8:	fdf705d0 	ldc2l	5, cr0, [r7, #832]!	; 0x340
 80043ac:	ff14ff0a 			; <UNDEFINED> instruction: 0xff14ff0a
 80043b0:	f3c7ff0a 			; <UNDEFINED> instruction: 0xf3c7ff0a
 80043b4:	020f0efa 	andeq	r0, pc, #4000	; 0xfa0
 80043b8:	f61d0aeb 			; <UNDEFINED> instruction: 0xf61d0aeb
 80043bc:	14cf1a04 	strbne	r1, [pc], #2564	; 80043c4 <DENSE_MATRIX+0x35d4>
 80043c0:	0b0009f3 	bleq	8006b94 <INPUT_MATRIX+0x1f24>
 80043c4:	e8eafb06 	stmia	sl!, {r1, r2, r8, r9, fp, ip, sp, lr, pc}^
 80043c8:	09ff15de 	ldmibeq	pc!, {r1, r2, r3, r4, r6, r7, r8, sl, ip}^	; <UNPREDICTABLE>
 80043cc:	fc1b0405 	ldc2	4, cr0, [fp], {5}
 80043d0:	fcd503fb 	ldc2l	3, cr0, [r5], {251}	; 0xfb
 80043d4:	e208f7fd 	and	pc, r8, #66322432	; 0x3f40000
 80043d8:	e50dfee3 	str	pc, [sp, #-3811]	; 0xfffff11d
 80043dc:	11d900ec 	bicsne	r0, r9, ip, ror #1
 80043e0:	03f1fcfd 	mvnseq	pc, #64768	; 0xfd00
 80043e4:	09f4fb14 	ldmibeq	r4!, {r2, r4, r8, r9, fp, ip, sp, lr, pc}^
 80043e8:	fb1611d7 	blx	8588b4e <__flash_sram_init_src_addr+0x579e6e>
 80043ec:	0623fa11 			; <UNDEFINED> instruction: 0x0623fa11
 80043f0:	10d81d0e 	sbcsne	r1, r8, lr, lsl #26
 80043f4:	1a0c0ee6 	bne	8307f94 <__flash_sram_init_src_addr+0x2f92b4>
 80043f8:	f3290606 	vmax.u32	d0, d9, d6
 80043fc:	0ddcedec 	ldcleq	13, cr14, [ip, #944]	; 0x3b0
 8004400:	faf1fcde 	blx	7c83780 <__flash_size+0x7c03780>
 8004404:	0af22322 	beq	7c8d094 <__flash_size+0x7c0d094>
 8004408:	d521d8d7 	strle	sp, [r1, #-2263]!	; 0xfffff729
 800440c:	f549f200 			; <UNDEFINED> instruction: 0xf549f200
 8004410:	1afc0403 	bne	7f05424 <__flash_size+0x7e85424>
 8004414:	11e2e5f5 	strdne	lr, [r2, #85]!	; 0x55
 8004418:	f2080ff5 	vrecps.f32	q0, q12, <illegal reg q10.5>
 800441c:	fc01160d 	stc2	6, cr1, [r1], {13}
 8004420:	1ff02901 	svcne	0x00f02901
 8004424:	fef8fe05 	cdp2	14, 15, cr15, cr8, cr5, {0}
 8004428:	0e17f5ea 	cdpeq	5, 1, cr15, cr7, cr10, {7}
 800442c:	e4f9ec0b 	ldrbt	lr, [r9], #3083	; 0xc0b
 8004430:	ef0fe216 	svc	0x000fe216
 8004434:	d7f50e04 	ldrble	r0, [r5, r4, lsl #28]!
 8004438:	eefaebff 	vmov.u8	lr, d26[7]
 800443c:	061a0913 			; <UNDEFINED> instruction: 0x061a0913
 8004440:	1eef1df3 	mcrne	13, 7, r1, cr15, cr3, {7}
 8004444:	04ec1112 	strbteq	r1, [ip], #274	; 0x112
 8004448:	120905d2 	andne	r0, r9, #880803840	; 0x34800000
 800444c:	28eb11df 	stmiacs	fp!, {r0, r1, r2, r3, r4, r6, r7, r8, ip}^
 8004450:	f71ae40b 			; <UNDEFINED> instruction: 0xf71ae40b
 8004454:	0e0c29e4 	vmlseq.f16	s4, s25, s9	; <UNPREDICTABLE>
 8004458:	06171206 	ldreq	r1, [r7], -r6, lsl #4
 800445c:	f80902f6 			; <UNDEFINED> instruction: 0xf80902f6
 8004460:	ee111208 	cdp	2, 1, cr1, cr1, cr8, {0}
 8004464:	f0e9192d 			; <UNDEFINED> instruction: 0xf0e9192d
 8004468:	1a1a0ed3 	bne	8687fbc <__flash_sram_init_src_addr+0x6792dc>
 800446c:	01f71ad6 	ldrsbeq	r1, [r7, #166]!	; 0xa6
 8004470:	f729eee7 			; <UNDEFINED> instruction: 0xf729eee7
 8004474:	fdf9f90a 	ldc2l	9, cr15, [r9, #20]!	; <UNPREDICTABLE>
 8004478:	03fd05ec 	mvnseq	r0, #236, 10	; 0x3b000000
 800447c:	110709ff 	strdne	r0, [r7, -pc]
 8004480:	1901f5fe 	stmdbne	r1, {r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp, lr, pc}
 8004484:	10ddfd01 	sbcsne	pc, sp, r1, lsl #26
 8004488:	040a05df 	streq	r0, [sl], #-1503	; 0xfffffa21
 800448c:	fbec04f4 	blx	7b05866 <__flash_size+0x7a85866>
 8004490:	d722e4df 			; <UNDEFINED> instruction: 0xd722e4df
 8004494:	fa15f11c 	blx	858090c <__flash_sram_init_src_addr+0x571c2c>
 8004498:	160317fe 			; <UNDEFINED> instruction: 0x160317fe
 800449c:	06fd01f9 			; <UNDEFINED> instruction: 0x06fd01f9
 80044a0:	07e2f2f7 			; <UNDEFINED> instruction: 0x07e2f2f7
 80044a4:	23d2fe13 	bicscs	pc, r2, #304	; 0x130
 80044a8:	fa150bca 	blx	85473d8 <__flash_sram_init_src_addr+0x5386f8>
 80044ac:	14ecf4ff 	strbtne	pc, [ip], #1279	; 0x4ff	; <UNPREDICTABLE>
 80044b0:	114d0d03 	cmpne	sp, r3, lsl #26
 80044b4:	f1d70406 			; <UNDEFINED> instruction: 0xf1d70406
 80044b8:	12fc06e9 	rscsne	r0, ip, #244318208	; 0xe900000
 80044bc:	10f6fef7 	ldrshtne	pc, [r6], #231	; 0xe7	; <UNPREDICTABLE>
 80044c0:	040bff06 	streq	pc, [fp], #-3846	; 0xfffff0fa
 80044c4:	e1ccec08 	bic	lr, ip, r8, lsl #24
 80044c8:	ee0ee9d7 			; <UNDEFINED> instruction: 0xee0ee9d7
 80044cc:	f70400f3 			; <UNDEFINED> instruction: 0xf70400f3
 80044d0:	2103ffed 	smlattcs	r3, sp, pc, pc	; <UNPREDICTABLE>
 80044d4:	0ef70308 	cdpeq	3, 15, cr0, cr7, cr8, {0}
 80044d8:	0afb03e3 	beq	7ec546c <__flash_size+0x7e4546c>
 80044dc:	0afbfdfd 	beq	7f03cd8 <__flash_size+0x7e83cd8>
 80044e0:	f80df10c 			; <UNDEFINED> instruction: 0xf80df10c
 80044e4:	07eb1511 			; <UNDEFINED> instruction: 0x07eb1511
 80044e8:	0a19fc15 	beq	8683544 <__flash_sram_init_src_addr+0x674864>
 80044ec:	ee07f3fb 	mcr	3, 0, pc, cr7, cr11, {7}	; <UNPREDICTABLE>
 80044f0:	03f4ff15 	mvnseq	pc, #21, 30	; 0x54
 80044f4:	1ff4fe08 	svcne	0x00f4fe08
 80044f8:	fae50928 	blx	79469a0 <__flash_size+0x78c69a0>
 80044fc:	c4deee40 	ldrbgt	lr, [lr], #3648	; 0xe40
 8004500:	ec223ce7 	stc	12, cr3, [r2], #-924	; 0xfffffc64
 8004504:	1207010d 	andne	r0, r7, #1073741827	; 0x40000003
 8004508:	01eaec08 	mvneq	lr, r8, lsl #24
 800450c:	1ef702ec 	cdpne	2, 15, cr0, cr7, cr12, {7}
 8004510:	fdebf0e8 	stc2l	0, cr15, [fp, #928]!	; 0x3a0
 8004514:	f123f616 			; <UNDEFINED> instruction: 0xf123f616
 8004518:	e8c82067 	stmia	r8, {r0, r1, r2, r5, r6, sp}^
 800451c:	cceeeb46 	vstmiagt	lr!, {d30-<overflow reg d64>}
 8004520:	f40316c8 	vst1.64	{d1-d3}, [r3], r8
 8004524:	17040716 	smladne	r4, r6, r7, r0
 8004528:	ff0f32f1 			; <UNDEFINED> instruction: 0xff0f32f1
 800452c:	dd19f302 	ldcle	3, cr15, [r9, #-8]
 8004530:	45c3ce24 	strbmi	ip, [r3, #3620]	; 0xe24
 8004534:	10f8f000 	rscsne	pc, r8, r0
 8004538:	ee06023a 	mcr	2, 0, r0, cr6, cr10, {1}
 800453c:	fad0d443 	blx	7439650 <__flash_size+0x73b9650>
 8004540:	3df711d6 	ldfcce	f1, [r7, #856]!	; 0x358
 8004544:	e7fee612 			; <UNDEFINED> instruction: 0xe7fee612
 8004548:	270e28ae 	strcs	r2, [lr, -lr, lsr #17]
 800454c:	dde70ee7 	stclle	14, cr0, [r7, #924]!	; 0x39c
 8004550:	d70ae3f4 			; <UNDEFINED> instruction: 0xd70ae3f4
 8004554:	f90221f8 			; <UNDEFINED> instruction: 0xf90221f8
 8004558:	f4b0ee3a 			; <UNDEFINED> instruction: 0xf4b0ee3a
 800455c:	f6b8ce65 			; <UNDEFINED> instruction: 0xf6b8ce65
 8004560:	06001ee4 	streq	r1, [r0], -r4, ror #29
 8004564:	f8fbd90c 			; <UNDEFINED> instruction: 0xf8fbd90c
 8004568:	1e1823b2 	mrcne	3, 0, r2, cr8, cr2, {5}
 800456c:	130f26ef 	movwne	r2, #63215	; 0xf6ef
 8004570:	e722061f 			; <UNDEFINED> instruction: 0xe722061f
 8004574:	e2f7fae8 	rscs	pc, r7, #232, 20	; 0xe8000
 8004578:	f1e9f929 			; <UNDEFINED> instruction: 0xf1e9f929
 800457c:	e3dcf159 	bics	pc, ip, #1073741846	; 0x40000016
 8004580:	f30901f8 	veor	q0, <illegal reg q12.5>, q12
 8004584:	f715e611 			; <UNDEFINED> instruction: 0xf715e611
 8004588:	18230bc4 	stmdane	r3!, {r2, r6, r7, r8, r9, fp}
 800458c:	120d07e1 	andne	r0, sp, #58982400	; 0x3840000
 8004590:	e422dcfe 	strt	sp, [r2], #-3326	; 0xfffff302
 8004594:	0a1321fa 	beq	84ccd84 <__flash_sram_init_src_addr+0x4be0a4>
 8004598:	dbe2bc27 	blle	78b363c <__flash_size+0x783363c>
 800459c:	ffede343 			; <UNDEFINED> instruction: 0xffede343
 80045a0:	ffebefc9 			; <UNDEFINED> instruction: 0xffebefc9
 80045a4:	fe18f81e 	mrc2	8, 0, pc, cr8, cr14, {0}
 80045a8:	202012bb 	strhtcs	r1, [r0], -fp
 80045ac:	090bfcfb 	stmdbeq	fp, {r0, r1, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
 80045b0:	0012e6f3 			; <UNDEFINED> instruction: 0x0012e6f3
 80045b4:	f7fcfe13 			; <UNDEFINED> instruction: 0xf7fcfe13
 80045b8:	2302f515 	movwcs	pc, #9493	; 0x2515	; <UNPREDICTABLE>
 80045bc:	f6f1d40d 			; <UNDEFINED> instruction: 0xf6f1d40d
 80045c0:	2ddb15f1 	cfldr64cs	mvdx1, [fp, #964]	; 0x3c4
 80045c4:	140e0a13 	strne	r0, [lr], #-2579	; 0xfffff5ed
 80045c8:	26e100cd 	strbtcs	r0, [r1], sp, asr #1
 80045cc:	280413f0 	stmdacs	r4, {r4, r5, r6, r7, r8, r9, ip}
 80045d0:	e5dbfc07 	ldrb	pc, [fp, #3079]	; 0xc07	; <UNPREDICTABLE>
 80045d4:	ff0fec19 			; <UNDEFINED> instruction: 0xff0fec19
 80045d8:	0ff3f307 	svceq	0x00f3f307
 80045dc:	e31ad600 	tst	sl, #0, 12
 80045e0:	1d061ad8 	vstrne	s2, [r6, #-864]	; 0xfffffca0
 80045e4:	e8efe3eb 	stmia	pc!, {r0, r1, r3, r5, r6, r7, r8, r9, sp, lr, pc}^	; <UNPREDICTABLE>
 80045e8:	56db21bf 			; <UNDEFINED> instruction: 0x56db21bf
 80045ec:	43dc36f0 	bicsmi	r3, ip, #240, 12	; 0xf000000
 80045f0:	e7dd2afc 			; <UNDEFINED> instruction: 0xe7dd2afc
 80045f4:	fbfb03f6 	blx	7ec55d6 <__flash_size+0x7e455d6>
 80045f8:	f900e9ef 			; <UNDEFINED> instruction: 0xf900e9ef
 80045fc:	e62ae316 			; <UNDEFINED> instruction: 0xe62ae316
 8004600:	e920ff01 	stmdb	r0!, {r0, r8, r9, sl, fp, ip, sp, lr, pc}
 8004604:	e2fd0002 	rscs	r0, sp, #2
 8004608:	19c113c1 	stmibne	r1, {r0, r6, r7, r8, r9, ip}^
 800460c:	19e31cdf 	stmibne	r3!, {r0, r1, r2, r3, r4, r6, r7, sl, fp, ip}^
 8004610:	08ef0efd 	stmiaeq	pc!, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp}^	; <UNPREDICTABLE>
 8004614:	fa0120e9 	blx	804c9c0 <__flash_sram_init_src_addr+0x3dce0>
 8004618:	f314e506 	vrshl.u16	d14, d6, d4
 800461c:	e5f2f506 	ldrb	pc, [r2, #1286]!	; 0x506	; <UNPREDICTABLE>
 8004620:	231424f1 	tstcs	r4, #-251658240	; 0xf1000000
 8004624:	07000b08 	streq	r0, [r0, -r8, lsl #22]
 8004628:	0f0f20d7 	svceq	0x000f20d7
 800462c:	f82814cc 			; <UNDEFINED> instruction: 0xf82814cc
 8004630:	f8d913fb 			; <UNDEFINED> instruction: 0xf8d913fb
 8004634:	f3fff80e 	vtbl.8	d31, {d15}, d14
 8004638:	fcf404fc 	ldc2l	4, cr0, [r4], #1008	; 0x3f0
 800463c:	11dc1b14 	bicsne	r1, ip, r4, lsl fp
 8004640:	2a092ff2 	bcs	8250610 <__flash_sram_init_src_addr+0x241930>
 8004644:	05fa0a1a 	ldrbeq	r0, [sl, #2586]!	; 0xa1a
 8004648:	f41c15e2 			; <UNDEFINED> instruction: 0xf41c15e2
 800464c:	f108000d 	cps	#13
 8004650:	fad1f4eb 	blx	7481a04 <__flash_size+0x7401a04>
 8004654:	fb031a09 	blx	80cae82 <__flash_sram_init_src_addr+0xbc1a2>
 8004658:	f10a1107 			; <UNDEFINED> instruction: 0xf10a1107
 800465c:	1ef40d10 	mrcne	13, 7, r0, cr4, cr0, {0}
 8004660:	13e403e6 	mvnne	r0, #-1744830461	; 0x98000003
 8004664:	0fdb1813 	svceq	0x00db1813
 8004668:	f9200feb 			; <UNDEFINED> instruction: 0xf9200feb
 800466c:	f53018f5 			; <UNDEFINED> instruction: 0xf53018f5
 8004670:	faea0415 	blx	7a856cc <__flash_size+0x7a056cc>
 8004674:	09061f14 	stmdbeq	r6, {r2, r4, r8, r9, sl, fp, ip}
 8004678:	f911fbeb 			; <UNDEFINED> instruction: 0xf911fbeb
 800467c:	03e2f2fe 	mvneq	pc, #-536870897	; 0xe000000f
 8004680:	f0261ff9 			; <UNDEFINED> instruction: 0xf0261ff9
 8004684:	f0f71517 			; <UNDEFINED> instruction: 0xf0f71517
 8004688:	e71603d2 			; <UNDEFINED> instruction: 0xe71603d2
 800468c:	ec22fbe3 			; <UNDEFINED> instruction: 0xec22fbe3
 8004690:	f1f90b1e 			; <UNDEFINED> instruction: 0xf1f90b1e
 8004694:	0c0717f5 	stceq	7, cr1, [r7], {245}	; 0xf5
 8004698:	e602fb04 	str	pc, [r2], -r4, lsl #22
 800469c:	eef50b0a 	vmov.f64	d16, #90	; 0x3ed00000  0.4062500
 80046a0:	f6f61bf1 			; <UNDEFINED> instruction: 0xf6f61bf1
 80046a4:	20fb1f0e 	rscscs	r1, fp, lr, lsl #30
 80046a8:	0f1df4de 	svceq	0x001df4de
 80046ac:	e90c07e7 	stmdb	ip, {r0, r1, r2, r5, r6, r7, r8, r9, sl}
 80046b0:	0016f901 	andseq	pc, r6, r1, lsl #18
 80046b4:	f40af920 	vst2.8	{d15,d17}, [sl :128], r0
 80046b8:	fe07f80c 	cdp2	8, 0, cr15, cr7, cr12, {0}
 80046bc:	f0f9f4fc 			; <UNDEFINED> instruction: 0xf0f9f4fc
 80046c0:	131114dc 	tstne	r1, #220, 8	; 0xdc000000
 80046c4:	0ade0ff9 	beq	77886b0 <__flash_size+0x77086b0>
 80046c8:	1720f6e5 	strne	pc, [r0, -r5, ror #13]!
 80046cc:	1308fee9 	movwne	pc, #36585	; 0x8ee9	; <UNPREDICTABLE>
 80046d0:	ee19ddff 	mrc	13, 0, sp, cr9, cr15, {7}
 80046d4:	13040b1d 	movwne	r0, #19229	; 0x4b1d
 80046d8:	fb0aff0a 	blx	82c430a <__flash_sram_init_src_addr+0x2b562a>
 80046dc:	ff0b01fe 			; <UNDEFINED> instruction: 0xff0b01fe
 80046e0:	f80c18ec 			; <UNDEFINED> instruction: 0xf80c18ec
 80046e4:	fdf70425 	ldc2l	4, cr0, [r7, #148]!	; 0x94
 80046e8:	f4f41baf 			; <UNDEFINED> instruction: 0xf4f41baf
 80046ec:	e2fc0ad2 	rscs	r0, ip, #860160	; 0xd2000
 80046f0:	e841ed01 	stmda	r1, {r0, r8, sl, fp, sp, lr, pc}^
 80046f4:	06f1e716 	usateq	lr, #17, r6, lsl #14
 80046f8:	fcf8f9fc 	ldc2l	9, cr15, [r8], #504	; 0x1f8	; <UNPREDICTABLE>
 80046fc:	14161617 	ldrne	r1, [r6], #-1559	; 0xfffff9e9
 8004700:	030902e8 	movweq	r0, #37608	; 0x92e8
 8004704:	17dc011e 	bfine	r0, lr, #2, #27
 8004708:	000e00cd 	andeq	r0, lr, sp, asr #1
 800470c:	031af7d9 	tsteq	sl, #56885248	; 0x3640000	; <UNPREDICTABLE>
 8004710:	e62bf1e2 	strt	pc, [fp], -r2, ror #3
 8004714:	fd1f07f1 	ldc2	7, cr0, [pc, #-964]	; 8004358 <DENSE_MATRIX+0x3568>
 8004718:	f2e7f0eb 	vmla.i32	d31, d23, d11[1]
 800471c:	12fe0608 	rscsne	r0, lr, #8, 12	; 0x800000
 8004720:	1201f8ff 	andne	pc, r1, #16711680	; 0xff0000
 8004724:	20e00b33 	rsccs	r0, r0, r3, lsr fp
 8004728:	ebfd02e5 	bl	7f452c4 <__flash_size+0x7ec52c4>
 800472c:	10e2f3fb 	strdne	pc, [r2], #59	; 0x3b	; <UNPREDICTABLE>
 8004730:	0234ffeb 	eorseq	pc, r4, #940	; 0x3ac
 8004734:	f7ec2004 			; <UNDEFINED> instruction: 0xf7ec2004
 8004738:	13f3fdfe 	mvnsne	pc, #16256	; 0x3f80
 800473c:	0df501f7 	ldfeqe	f0, [r5, #988]!	; 0x3dc
 8004740:	110304fd 	strdne	r0, [r3, -sp]
 8004744:	fdecf51f 	stc2l	5, cr15, [ip, #124]!	; 0x7c
 8004748:	de0bd9ee 	vmlsle.f16	s26, s23, s29	; <UNPREDICTABLE>
 800474c:	f5fbf4ff 			; <UNDEFINED> instruction: 0xf5fbf4ff
 8004750:	0704f4ed 	streq	pc, [r4, -sp, ror #9]
 8004754:	f3f6f2f8 	vrshr.u64	<illegal reg q15.5>, q12, #10
 8004758:	04dde8e0 	ldrbeq	lr, [sp], #2272	; 0x8e0
 800475c:	fffdffff 			; <UNDEFINED> instruction: 0xfffdffff
 8004760:	060604fd 			; <UNDEFINED> instruction: 0x060604fd
 8004764:	0514002b 	ldreq	r0, [r4, #-43]	; 0xffffffd5
 8004768:	fb0df00a 	blx	838079a <__flash_sram_init_src_addr+0x371aba>
 800476c:	eafae2f5 	b	7ebd348 <__flash_size+0x7e3d348>
 8004770:	f0fcfe15 			; <UNDEFINED> instruction: 0xf0fcfe15
 8004774:	0af1ed1d 	beq	7c7fbf0 <__flash_size+0x7bffbf0>
 8004778:	000a1bf3 	strdeq	r1, [sl], -r3
 800477c:	b5caef3f 	strblt	lr, [sl, #3903]	; 0xf3f
 8004780:	e8012016 	stmda	r1, {r1, r2, r4, sp}
 8004784:	1aecfaf6 	bne	7b43364 <__flash_size+0x7ac3364>
 8004788:	030efbf2 	movweq	pc, #60402	; 0xebf2	; <UNPREDICTABLE>
 800478c:	fe0ef4ee 	cdp2	4, 0, cr15, cr14, cr14, {7}
 8004790:	0dec02f4 	sfmeq	f0, 2, [ip, #976]!	; 0x3d0
 8004794:	1ad718ef 	bne	75cab58 <__flash_size+0x754ab58>
 8004798:	e7ee07f0 			; <UNDEFINED> instruction: 0xe7ee07f0
 800479c:	c0d4fb56 	sbcsgt	pc, r4, r6, asr fp	; <UNPREDICTABLE>
 80047a0:	d6f2ef0a 	ldrbtle	lr, [r2], sl, lsl #30
 80047a4:	dcfee41a 	cfldrdle	mvd14, [lr], #104	; 0x68
 80047a8:	f61608bc 			; <UNDEFINED> instruction: 0xf61608bc
 80047ac:	f8fa0dfc 			; <UNDEFINED> instruction: 0xf8fa0dfc
 80047b0:	39bde12f 	ldmibcc	sp!, {r0, r1, r2, r3, r5, r8, sp, lr, pc}
 80047b4:	f50d0efb 			; <UNDEFINED> instruction: 0xf50d0efb
 80047b8:	d5ef25f0 	strble	r2, [pc, #1520]!	; 8004db0 <INPUT_MATRIX+0x140>
 80047bc:	f8cbc656 			; <UNDEFINED> instruction: 0xf8cbc656
 80047c0:	22c4fd1e 	sbccs	pc, r4, #1920	; 0x780
 80047c4:	faee0c0e 	blx	7b87804 <__flash_size+0x7b07804>
 80047c8:	22ed1cc6 	rsccs	r1, sp, #50688	; 0xc600
 80047cc:	05130be8 	ldreq	r0, [r3, #-3048]	; 0xfffff418
 80047d0:	d010f006 	andsle	pc, r0, r6
 80047d4:	f419010b 			; <UNDEFINED> instruction: 0xf419010b
 80047d8:	2df81c11 	ldclcs	12, cr1, [r8, #68]!	; 0x44
 80047dc:	fcb1d462 	ldc2	4, cr13, [r1], #392	; 0x188
 80047e0:	00f1113e 	rscseq	r1, r1, lr, lsr r1
 80047e4:	0ae3f5f9 	beq	7901fd0 <__flash_size+0x7881fd0>
 80047e8:	1b001bb8 	blne	800b6d0 <INPUT_MATRIX+0x6a60>
 80047ec:	fcf309c9 	ldc2l	9, cr0, [r3], #402	; 0x192	; <UNPREDICTABLE>
 80047f0:	e60cfbed 	str	pc, [ip], -sp, ror #23
 80047f4:	09f6daeb 	ldmibeq	r6!, {r0, r1, r3, r5, r6, r7, r9, fp, ip, lr, pc}^
 80047f8:	14de1302 	ldrbne	r1, [lr], #770	; 0x302
 80047fc:	fac6e363 	blx	71bd590 <__flash_size+0x713d590>
 8004800:	0015f92c 	andseq	pc, r5, ip, lsr #18
 8004804:	1d2710fd 	stcne	0, cr1, [r7, #-1012]!	; 0xfffffc0c
 8004808:	1a1414c5 	bne	8509b24 <__flash_sram_init_src_addr+0x4fae44>
 800480c:	fd29f0e9 	stc2	0, cr15, [r9, #-932]!	; 0xfffffc5c
 8004810:	f315f000 	vhadd.u16	d15, d5, d0
 8004814:	18f6fd17 	ldmne	r6!, {r0, r1, r2, r4, r8, sl, fp, ip, sp, lr, pc}^
 8004818:	fcf41f0f 	ldc2l	15, cr1, [r4], #60	; 0x3c
 800481c:	ebf5cf37 	bl	7d78500 <__flash_size+0x7cf8500>
 8004820:	15e7f4fe 	strbne	pc, [r7, #1278]!	; 0x4fe	; <UNPREDICTABLE>
 8004824:	f500e420 			; <UNDEFINED> instruction: 0xf500e420
 8004828:	0e0bfbcc 	vmlseq.f64	d15, d27, d12
 800482c:	0a2f0ee0 	beq	8bc83b4 <__flash_sram_init_src_addr+0xbb96d4>
 8004830:	f30c0ae0 	vpmax.u8	q0, q14, q8
 8004834:	f1ef110e 			; <UNDEFINED> instruction: 0xf1ef110e
 8004838:	1b03ede6 	blne	80fffd8 <__flash_sram_init_src_addr+0xf12f8>
 800483c:	050fdc20 	streq	sp, [pc, #-3104]	; 8003c24 <DENSE_MATRIX+0x2e34>
 8004840:	14fdfc0a 	ldrbtne	pc, [sp], #3082	; 0xc0a	; <UNPREDICTABLE>
 8004844:	0308e6fd 	movweq	lr, #34557	; 0x86fd
 8004848:	2df3f7df 	ldclcs	7, cr15, [r3, #892]!	; 0x37c
 800484c:	27f9fcee 	ldrbcs	pc, [r9, lr, ror #25]!	; <UNPREDICTABLE>
 8004850:	fbf9130b 	blx	7e49486 <__flash_size+0x7dc9486>
 8004854:	1805e102 	stmdane	r5, {r1, r8, sp, lr, pc}
 8004858:	220d0bee 	andcs	r0, sp, #243712	; 0x3b800
 800485c:	ef34e41f 	svc	0x0034e41f
 8004860:	f61504fb 			; <UNDEFINED> instruction: 0xf61504fb
 8004864:	061b1106 	ldreq	r1, [fp], -r6, lsl #2
 8004868:	28c8eed2 	stmiacs	r8, {r1, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
 800486c:	2bd121ed 	blcs	744d028 <__flash_size+0x73cd028>
 8004870:	def214fe 	mrcle	4, 7, r1, cr2, cr14, {7}
 8004874:	ec1be1eb 	ldfd	f6, [fp], {235}	; 0xeb
 8004878:	ef0a07fc 	svc	0x000a07fc
 800487c:	e822e412 	stmda	r2!, {r1, r4, sl, sp, lr, pc}
 8004880:	d312fbfd 	tstle	r2, #259072	; 0x3f400	; <UNPREDICTABLE>
 8004884:	fe110814 	mrc2	8, 0, r0, cr1, cr4, {0}
 8004888:	17e90300 	strbne	r0, [r9, r0, lsl #6]!
 800488c:	12f42bd8 	rscsne	r2, r4, #216, 22	; 0x36000
 8004890:	01e12708 	mvneq	r2, r8, lsl #14
 8004894:	132af6f6 	msrne	CPSR_fx, #257949696	; 0xf600000
 8004898:	05200dec 	streq	r0, [r0, #-3564]!	; 0xfffff214
 800489c:	f7030217 			; <UNDEFINED> instruction: 0xf7030217
 80048a0:	00f21bf9 	ldrshteq	r1, [r2], #185	; 0xb9
 80048a4:	def80910 			; <UNDEFINED> instruction: 0xdef80910
 80048a8:	f3140900 	vmls.i16	d0, d4, d0
 80048ac:	e50bf8d9 	str	pc, [fp, #-2265]	; 0xfffff727
 80048b0:	03d01418 	bicseq	r1, r0, #24, 8	; 0x18000000
 80048b4:	fbf419f1 	blx	7d0b082 <__flash_size+0x7c8b082>
 80048b8:	070e0fee 	streq	r0, [lr, -lr, ror #31]
 80048bc:	0bbf0b0f 	bleq	6fc7500 <__flash_size+0x6f47500>
 80048c0:	fdc601f4 	stc2l	1, cr0, [r6, #976]	; 0x3d0
 80048c4:	dcd81003 	ldclle	0, cr1, [r8], {3}
 80048c8:	df0409ee 	svcle	0x000409ee
 80048cc:	030512eb 	movweq	r1, #21227	; 0x52eb
 80048d0:	0cf803f0 	ldcleq	3, cr0, [r8], #960	; 0x3c0
 80048d4:	00f4f5ef 	rscseq	pc, r4, pc, ror #11
 80048d8:	fa0418f2 	blx	810aca8 <__flash_sram_init_src_addr+0xfbfc8>
 80048dc:	06c9f306 	strbeq	pc, [r9], r6, lsl #6	; <UNPREDICTABLE>
 80048e0:	0eeafb04 	vfmaeq.f64	d31, d10, d4
 80048e4:	02fdf500 	rscseq	pc, sp, #0, 10
 80048e8:	05f702f4 	ldrbeq	r0, [r7, #756]!	; 0x2f4
 80048ec:	fafa0e0f 	blx	7e88130 <__flash_size+0x7e08130>
 80048f0:	fde30d09 	stc2l	13, cr0, [r3, #36]!	; 0x24
 80048f4:	ed1b0006 	ldc	0, cr0, [fp, #-24]	; 0xffffffe8
 80048f8:	091107f7 	ldmdbeq	r1, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl}
 80048fc:	0cdefc0b 	ldcleq	12, cr15, [lr], {11}
 8004900:	fd0c18fd 	stc2	8, cr1, [ip, #-1012]	; 0xfffffc0c
 8004904:	fb112501 	blx	844dd12 <__flash_sram_init_src_addr+0x43f032>
 8004908:	0c250b03 			; <UNDEFINED> instruction: 0x0c250b03
 800490c:	f029f003 			; <UNDEFINED> instruction: 0xf029f003
 8004910:	e4e5f9f4 	strbt	pc, [r5], #2548	; 0x9f4	; <UNPREDICTABLE>
 8004914:	0402e6f6 	streq	lr, [r2], #-1782	; 0xfffff90a
 8004918:	d6ef08dd 	usatle	r0, #15, sp, asr #17
 800491c:	f3ef0114 	vsra.u32	d16, d4, #17
 8004920:	0902241c 	stmdbeq	r2, {r2, r3, r4, sl, sp}
 8004924:	0afa14ef 	beq	7e89ce8 <__flash_size+0x7e09ce8>
 8004928:	f91afaf1 			; <UNDEFINED> instruction: 0xf91afaf1
 800492c:	f821eddd 			; <UNDEFINED> instruction: 0xf821eddd
 8004930:	e219e5f7 	ands	lr, r9, #1035993088	; 0x3dc00000
 8004934:	ef091f13 	svc	0x00091f13
 8004938:	df0809d9 	svcle	0x000809d9
 800493c:	f005fe15 			; <UNDEFINED> instruction: 0xf005fe15
 8004940:	f80408ef 			; <UNDEFINED> instruction: 0xf80408ef
 8004944:	03e5ee02 	mvneq	lr, #2, 28
 8004948:	0ffa1ad2 	svceq	0x00fa1ad2
 800494c:	20ed1ae7 	rsccs	r1, sp, r7, ror #21
 8004950:	f42d0505 	vld3.8	{d0,d2,d4}, [sp], r5
 8004954:	e3260005 			; <UNDEFINED> instruction: 0xe3260005
 8004958:	f8faffe2 			; <UNDEFINED> instruction: 0xf8faffe2
 800495c:	02170c09 	andseq	r0, r7, #2304	; 0x900
 8004960:	e2f6fef2 	rscs	pc, r6, #3872	; 0xf20
 8004964:	e5e8f911 	strb	pc, [r8, #2321]!	; 0x911	; <UNPREDICTABLE>
 8004968:	251211f5 	ldrcs	r1, [r2, #-501]	; 0xfffffe0b
 800496c:	0f1211ba 	svceq	0x001211ba
 8004970:	eb31eaf0 	bl	8c7f538 <__flash_sram_init_src_addr+0xc70858>
 8004974:	f8fcfe04 			; <UNDEFINED> instruction: 0xf8fcfe04
 8004978:	e90d08e0 	stmdb	sp, {r5, r6, r7, fp}
 800497c:	fd00f901 	stc2	9, cr15, [r0, #-2]	; <UNPREDICTABLE>
 8004980:	04f7f006 	ldrbteq	pc, [r7], #6	; <UNPREDICTABLE>
 8004984:	0cebe410 	cfstrdeq	mvd14, [fp], #64	; 0x40
 8004988:	0c1901e6 	ldfeqs	f0, [r9], {230}	; 0xe6
 800498c:	fef10def 	cdp2	13, 15, cr0, cr1, cr15, {7}
 8004990:	012af1fc 	strdeq	pc, [sl, -ip]!
 8004994:	08060012 	stmdaeq	r6, {r1, r4}
 8004998:	fc140bf9 	ldc2	11, cr0, [r4], {249}	; 0xf9	; <UNPREDICTABLE>
 800499c:	fceceaf4 	stc2l	10, cr14, [ip], #976	; 0x3d0	; <UNPREDICTABLE>
 80049a0:	1b08191b 	blne	820ae14 <__flash_sram_init_src_addr+0x1fc134>
 80049a4:	01d3ea2f 	bicseq	lr, r3, pc, lsr #20
 80049a8:	e521f3e3 	str	pc, [r1, #-995]!	; 0xfffffc1d
 80049ac:	1307f80f 	movwne	pc, #30735	; 0x780f	; <UNPREDICTABLE>
 80049b0:	f93208d7 			; <UNDEFINED> instruction: 0xf93208d7
 80049b4:	e8e312f6 	stmia	r3!, {r1, r2, r4, r5, r6, r7, r9, ip}^
 80049b8:	07021c0b 	streq	r1, [r2, -fp, lsl #24]
 80049bc:	200b1f11 	andcs	r1, fp, r1, lsl pc
 80049c0:	fefbfbf7 	mrc2	11, 7, pc, cr11, cr7, {7}	; <UNPREDICTABLE>
 80049c4:	06d8ef0c 	ldrbeq	lr, [r8], ip, lsl #30
 80049c8:	ec27f000 	stc	0, cr15, [r7], #-0
 80049cc:	fe07f206 	cdp2	2, 0, cr15, cr7, cr6, {0}
 80049d0:	09051418 	stmdbeq	r5, {r3, r4, sl, ip}
 80049d4:	efe6e1ef 	svc	0x00e6e1ef
 80049d8:	14f50306 	ldrbtne	r0, [r5], #774	; 0x306
 80049dc:	04f5fa03 	ldrbteq	pc, [r5], #2563	; 0xa03	; <UNPREDICTABLE>
 80049e0:	0b0af90a 	bleq	82c2e10 <__flash_sram_init_src_addr+0x2b4130>
 80049e4:	f5f7da09 			; <UNDEFINED> instruction: 0xf5f7da09
 80049e8:	e72ce9f6 			; <UNDEFINED> instruction: 0xe72ce9f6
 80049ec:	ff2afc1a 			; <UNDEFINED> instruction: 0xff2afc1a
 80049f0:	0ad8f30d 	beq	764162c <__flash_size+0x75c162c>
 80049f4:	021bffed 	andseq	pc, fp, #948	; 0x3b4
 80049f8:	09da12fe 	ldmibeq	sl, {r1, r2, r3, r4, r5, r6, r7, r9, ip}^
 80049fc:	e9f7042c 	ldmib	r7!, {r2, r3, r5, sl}^
 8004a00:	c4eaf743 	strbtgt	pc, [sl], #1859	; 0x743	; <UNPREDICTABLE>
 8004a04:	16f6fcf4 			; <UNDEFINED> instruction: 0x16f6fcf4
 8004a08:	0df917e5 	ldcleq	7, cr1, [r9, #916]!	; 0x394
 8004a0c:	e70e0fde 			; <UNDEFINED> instruction: 0xe70e0fde
 8004a10:	15f8fcf5 	ldrbne	pc, [r8, #3317]!	; 0xcf5	; <UNPREDICTABLE>
 8004a14:	140c2902 	strne	r2, [ip], #-2306	; 0xfffff6fe
 8004a18:	f1050325 			; <UNDEFINED> instruction: 0xf1050325
 8004a1c:	d0c7e55a 	sbcle	lr, r7, sl, asr r5
 8004a20:	ecd6f249 	lfm	f7, 3, [r6], {73}	; 0x49
 8004a24:	e706eed4 			; <UNDEFINED> instruction: 0xe706eed4
 8004a28:	f0121ee6 			; <UNDEFINED> instruction: 0xf0121ee6
 8004a2c:	f0e3fa24 			; <UNDEFINED> instruction: 0xf0e3fa24
 8004a30:	33e1041e 	mvncc	r0, #503316480	; 0x1e000000
 8004a34:	05e1edf7 	strbeq	lr, [r1, #3575]!	; 0xdf7
 8004a38:	dad8250e 	ble	760de78 <__flash_size+0x758de78>
 8004a3c:	f2dbf45c 			; <UNDEFINED> instruction: 0xf2dbf45c
 8004a40:	0bc6e15d 	bleq	71bcfbc <__flash_size+0x713cfbc>
 8004a44:	08f815f0 	ldmeq	r8!, {r4, r5, r6, r7, r8, sl, ip}^
 8004a48:	38e610f9 	stmiacc	r6!, {r0, r3, r4, r5, r6, r7, ip}^
 8004a4c:	01fa1ee4 	mvnseq	r1, r4, ror #29
 8004a50:	070cef1c 	smladeq	ip, ip, pc, lr	; <UNPREDICTABLE>
 8004a54:	fd071ceb 	stc2	12, cr1, [r7, #-940]	; 0xfffffc54
 8004a58:	d8f80428 	ldmle	r8!, {r3, r5, sl}^
 8004a5c:	06e7de7f 			; <UNDEFINED> instruction: 0x06e7de7f
 8004a60:	d9e1e55b 	stmible	r1!, {r0, r1, r3, r4, r6, r8, sl, sp, lr, pc}^
 8004a64:	f00f08ec 			; <UNDEFINED> instruction: 0xf00f08ec
 8004a68:	160021fa 			; <UNDEFINED> instruction: 0x160021fa
 8004a6c:	1ff3fddb 	svcne	0x00f3fddb
 8004a70:	ff03fd0c 			; <UNDEFINED> instruction: 0xff03fd0c
 8004a74:	f7f0eaf5 			; <UNDEFINED> instruction: 0xf7f0eaf5
 8004a78:	e0de0320 	sbcs	r0, lr, r0, lsr #6
 8004a7c:	d8ccca49 	stmiale	ip, {r0, r3, r6, r9, fp, lr, pc}^
 8004a80:	f3f5da51 			; <UNDEFINED> instruction: 0xf3f5da51
 8004a84:	f7fc26e1 			; <UNDEFINED> instruction: 0xf7fc26e1
 8004a88:	12ef00ed 	rscne	r0, pc, #237	; 0xed
 8004a8c:	081e0ae6 	ldmdaeq	lr, {r1, r2, r5, r6, r7, r9, fp}
 8004a90:	0e16fd0e 	cdpeq	13, 1, cr15, cr6, cr14, {0}
 8004a94:	05130526 	ldreq	r0, [r3, #-1318]	; 0xfffffada
 8004a98:	f6fbf028 			; <UNDEFINED> instruction: 0xf6fbf028
 8004a9c:	03f4d433 	mvnseq	sp, #855638016	; 0x33000000
 8004aa0:	ef03e135 	svc	0x0003e135
 8004aa4:	1be91a05 	blne	7a4b2c0 <__flash_size+0x79cb2c0>
 8004aa8:	12fce4e1 	rscsne	lr, ip, #-520093696	; 0xe1000000
 8004aac:	f4faf5e4 			; <UNDEFINED> instruction: 0xf4faf5e4
 8004ab0:	e815071f 	ldmda	r5, {r0, r1, r2, r3, r4, r8, r9, sl}
 8004ab4:	0fe8e7fc 	svceq	0x00e8e7fc
 8004ab8:	0215faf9 	andseq	pc, r5, #1019904	; 0xf9000
 8004abc:	fd09df39 	stc2	15, cr13, [r9, #-228]	; 0xffffff1c
 8004ac0:	f2f1d418 			; <UNDEFINED> instruction: 0xf2f1d418
 8004ac4:	160d0304 	strne	r0, [sp], -r4, lsl #6
 8004ac8:	26dbf0ed 	ldrbcs	pc, [fp], sp, ror #1	; <UNPREDICTABLE>
 8004acc:	220a10ed 	andcs	r1, sl, #237	; 0xed
 8004ad0:	e0e81501 	rsc	r1, r8, r1, lsl #10
 8004ad4:	07090ce7 	streq	r0, [r9, -r7, ror #25]
 8004ad8:	f7f5f4e6 			; <UNDEFINED> instruction: 0xf7f5f4e6
 8004adc:	e61aed08 	ldr	lr, [sl], -r8, lsl #26
 8004ae0:	eb04e309 	bl	813d70c <__flash_sram_init_src_addr+0x12ea2c>
 8004ae4:	16f8fb03 	ldrbtne	pc, [r8], r3, lsl #22	; <UNPREDICTABLE>
 8004ae8:	22d80fe7 	sbcscs	r0, r8, #924	; 0x39c
 8004aec:	1ad41ef9 	bne	750c6d8 <__flash_size+0x748c6d8>
 8004af0:	0b04160e 	bleq	810a330 <__flash_sram_init_src_addr+0xfb650>
 8004af4:	01ee0906 	mvneq	r0, r6, lsl #18
 8004af8:	f52500ec 			; <UNDEFINED> instruction: 0xf52500ec
 8004afc:	ea29ec08 	b	8a7fb24 <__flash_sram_init_src_addr+0xa70e44>
 8004b00:	d209ea12 	andle	lr, r9, #73728	; 0x12000
 8004b04:	22fe131a 	rscscs	r1, lr, #1744830464	; 0x68000000
 8004b08:	0ff316da 	svceq	0x00f316da
 8004b0c:	13f50bef 	mvnsne	r0, #244736	; 0x3bc00
 8004b10:	15d401df 	ldrbne	r0, [r4, #479]	; 0x1df
 8004b14:	080afbf9 	stmdaeq	sl, {r0, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
 8004b18:	f015ffe2 			; <UNDEFINED> instruction: 0xf015ffe2
 8004b1c:	fb19001e 	blx	8644b9e <__flash_sram_init_src_addr+0x635ebe>
 8004b20:	edf5fb1c 			; <UNDEFINED> instruction: 0xedf5fb1c
 8004b24:	11120700 	tstne	r2, r0, lsl #14
 8004b28:	f3fe1312 	vrsra.u32	d17, d2, #2
 8004b2c:	e90408d7 	stmdb	r4, {r0, r1, r2, r4, r6, r7, fp}
 8004b30:	ffe7f401 			; <UNDEFINED> instruction: 0xffe7f401
 8004b34:	de01e4f7 	mcrle	4, 0, lr, cr1, cr7, {7}
 8004b38:	0aeb1221 	beq	7ac93c4 <__flash_size+0x7a493c4>
 8004b3c:	18de0017 	ldmne	lr, {r0, r1, r2, r4}^
 8004b40:	0fbefb13 	svceq	0x00befb13
 8004b44:	02fefa19 	rscseq	pc, lr, #102400	; 0x19000
 8004b48:	fb09fcde 	blx	8283eca <__flash_sram_init_src_addr+0x2751ea>
 8004b4c:	f91208e0 			; <UNDEFINED> instruction: 0xf91208e0
 8004b50:	fbdfebec 	blx	77ffb0a <__flash_size+0x777fb0a>
 8004b54:	e8131916 	ldmda	r3, {r1, r2, r4, r8, fp, ip}
 8004b58:	12e00201 	rscne	r0, r0, #268435456	; 0x10000000
 8004b5c:	18ef1c1b 	stmiane	pc!, {r0, r1, r3, r4, sl, fp, ip}^	; <UNPREDICTABLE>
 8004b60:	01c7e806 	biceq	lr, r7, r6, lsl #16
 8004b64:	f4ff260c 			; <UNDEFINED> instruction: 0xf4ff260c
 8004b68:	f603f3f0 			; <UNDEFINED> instruction: 0xf603f3f0
 8004b6c:	f80810e8 			; <UNDEFINED> instruction: 0xf80810e8
 8004b70:	f0fe0918 			; <UNDEFINED> instruction: 0xf0fe0918
 8004b74:	1ff20f03 	svcne	0x00f20f03
 8004b78:	24191906 	ldrcs	r1, [r9], #-2310	; 0xfffff6fa
 8004b7c:	15e0020e 	strbne	r0, [r0, #526]!	; 0x20e
 8004b80:	f5e4fb09 			; <UNDEFINED> instruction: 0xf5e4fb09
 8004b84:	000cecfa 	strdeq	lr, [ip], -sl
 8004b88:	1c22f703 	stcne	7, cr15, [r2], #-12
 8004b8c:	f91ee2f3 			; <UNDEFINED> instruction: 0xf91ee2f3
 8004b90:	0105fbdd 	ldrdeq	pc, [r5, -sp]
 8004b94:	0af7fa01 	beq	7e033a0 <__flash_size+0x7d833a0>
 8004b98:	111611fb 			; <UNDEFINED> instruction: 0x111611fb
 8004b9c:	d5f2f30a 	ldrble	pc, [r2, #778]!	; 0x30a	; <UNPREDICTABLE>
 8004ba0:	01f90b2a 	mvnseq	r0, sl, lsr #22
 8004ba4:	120608f4 	andne	r0, r6, #244, 16	; 0xf40000
 8004ba8:	0217fff6 	andseq	pc, r7, #984	; 0x3d8
 8004bac:	ecf6d9da 			; <UNDEFINED> instruction: 0xecf6d9da
 8004bb0:	fd0cf8e9 	stc2	8, cr15, [ip, #-932]	; 0xfffffc5c
 8004bb4:	071e12fe 			; <UNDEFINED> instruction: 0x071e12fe
 8004bb8:	f22318e9 	vadd.i32	<illegal reg q0.5>, <illegal reg q9.5>, <illegal reg q12.5>
 8004bbc:	ea080612 	b	820640c <__flash_sram_init_src_addr+0x1f772c>
 8004bc0:	f9fe0719 			; <UNDEFINED> instruction: 0xf9fe0719
 8004bc4:	ffdc22e9 			; <UNDEFINED> instruction: 0xffdc22e9
 8004bc8:	f7fdff05 			; <UNDEFINED> instruction: 0xf7fdff05
 8004bcc:	fb1719df 	blx	85cb352 <__flash_sram_init_src_addr+0x5bc672>
 8004bd0:	1511f500 	ldrne	pc, [r1, #-1280]	; 0xfffffb00
 8004bd4:	ecdf0beb 	fldmiax	pc, {d16-d132}	;@ Deprecated
 8004bd8:	e5f50af2 	ldrb	r0, [r5, #2802]!	; 0xaf2
 8004bdc:	010f1310 	tsteq	pc, r0, lsl r3	; <UNPREDICTABLE>
 8004be0:	eb01f20c 	bl	8081418 <__flash_sram_init_src_addr+0x72738>
 8004be4:	0503fae1 	streq	pc, [r3, #-2785]	; 0xfffff51f
 8004be8:	f90802cd 			; <UNDEFINED> instruction: 0xf90802cd
 8004bec:	10ee21cb 	rscne	r2, lr, fp, asr #3
 8004bf0:	fe1bebf2 	mrc2	11, 0, lr, cr11, cr2, {7}	; <UNPREDICTABLE>
 8004bf4:	2802111f 	stmdacs	r2, {r0, r1, r2, r3, r4, r8, ip}
 8004bf8:	e50b17d9 	str	r1, [fp, #-2009]	; 0xfffff827
 8004bfc:	0a1b170c 	beq	86ca834 <__flash_sram_init_src_addr+0x6bbb54>
 8004c00:	eb0cecfa 	bl	833fff0 <__flash_sram_init_src_addr+0x331310>
 8004c04:	1b16e1fb 	blne	85bd3f8 <__flash_sram_init_src_addr+0x5ae718>
 8004c08:	0e1a0ee8 	cdpeq	14, 1, cr0, cr10, cr8, {7}
 8004c0c:	f900f7de 			; <UNDEFINED> instruction: 0xf900f7de
 8004c10:	de0fe800 	cdple	8, 0, cr14, cr15, cr0, {0}
 8004c14:	0226d8fc 	eoreq	sp, r6, #252, 16	; 0xfc0000
 8004c18:	15140ee5 	ldrne	r0, [r4, #-3813]	; 0xfffff11b
 8004c1c:	0af80100 	beq	7e05024 <__flash_size+0x7d85024>
 8004c20:	fff4f111 			; <UNDEFINED> instruction: 0xfff4f111
 8004c24:	fef3ed02 	cdp2	13, 15, cr14, cr3, cr2, {0}
 8004c28:	1119ede6 	tstne	r9, r6, ror #27
 8004c2c:	2416f017 	ldrcs	pc, [r6], #-23	; 0xffffffe9
 8004c30:	03220914 			; <UNDEFINED> instruction: 0x03220914
 8004c34:	f80af700 			; <UNDEFINED> instruction: 0xf80af700
 8004c38:	00d0e7f2 	ldrsheq	lr, [r0], #114	; 0x72
 8004c3c:	08f9fdfd 	ldmeq	r9!, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
 8004c40:	fdf1f000 	ldc2l	0, cr15, [r1]
 8004c44:	0e05f9e1 	vmlseq.f16	s30, s11, s3	; <UNPREDICTABLE>
 8004c48:	eb2bdb10 	bl	8afb890 <__flash_sram_init_src_addr+0xaecbb0>
 8004c4c:	f31eee24 	vcge.f16	d14, d14, d20
 8004c50:	f61edc12 			; <UNDEFINED> instruction: 0xf61edc12
 8004c54:	f7effbec 			; <UNDEFINED> instruction: 0xf7effbec
 8004c58:	14f5f8ed 	ldrbtne	pc, [r5], #2285	; 0x8ed	; <UNPREDICTABLE>
 8004c5c:	0e060a1e 			; <UNDEFINED> instruction: 0x0e060a1e
 8004c60:	fc05f509 	stc2	5, cr15, [r5], {9}
 8004c64:	f5e70b18 			; <UNDEFINED> instruction: 0xf5e70b18
 8004c68:	de3fd403 	cdple	4, 3, cr13, cr15, cr3, {0}
 8004c6c:	f52ad70c 			; <UNDEFINED> instruction: 0xf52ad70c

08004c70 <INPUT_MATRIX>:
 8004c70:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004c74:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004c78:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004c7c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004c80:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004c84:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004c88:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004c8c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004c90:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004c94:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004c98:	1f1fe0e0 	svcne	0x001fe0e0
 8004c9c:	1f1f1f1f 	svcne	0x001f1f1f
 8004ca0:	1f1f1f1f 	svcne	0x001f1f1f
 8004ca4:	1f1f1f1f 	svcne	0x001f1f1f
 8004ca8:	1f1f1f1f 	svcne	0x001f1f1f
 8004cac:	18e0e0e0 	stmiane	r0!, {r5, r6, r7, sp, lr, pc}^
 8004cb0:	1f1f1f1f 	svcne	0x001f1f1f
 8004cb4:	1f1f1f1b 	svcne	0x001f1f1b
 8004cb8:	1f0f1f1f 	svcne	0x000f1f1f
 8004cbc:	1f1f1f1f 	svcne	0x001f1f1f
 8004cc0:	f0fee0e0 			; <UNDEFINED> instruction: 0xf0fee0e0
 8004cc4:	1f1f1fe0 	svcne	0x001f1fe0
 8004cc8:	1f031f1f 	svcne	0x00031f1f
 8004ccc:	1f191f11 	svcne	0x00191f11
 8004cd0:	1ffff2fc 	svcne	0x00fff2fc
 8004cd4:	18e0e0e0 	stmiane	r0!, {r5, r6, r7, sp, lr, pc}^
 8004cd8:	091fe0fc 	ldmdbeq	pc, {r2, r3, r4, r5, r6, r7, sp, lr, pc}	; <UNPREDICTABLE>
 8004cdc:	1f1f1f1f 	svcne	0x001f1f1f
 8004ce0:	1f0a1910 	svcne	0x000a1910
 8004ce4:	04ea1f1f 	strbteq	r1, [sl], #3871	; 0xf1f
 8004ce8:	f8e0e0e0 			; <UNDEFINED> instruction: 0xf8e0e0e0
 8004cec:	fa1f001f 	blx	87c4d70 <__flash_sram_init_src_addr+0x7b6090>
 8004cf0:	f4e0f0f6 	vld1.8			; <UNDEFINED> instruction: 0xf4e0f0f6
 8004cf4:	1f081e12 	svcne	0x00081e12
 8004cf8:	06e0e0e0 	strbteq	lr, [r0], r0, ror #1
 8004cfc:	f0eae0e0 			; <UNDEFINED> instruction: 0xf0eae0e0
 8004d00:	ef1fe01f 	svc	0x001fe01f
 8004d04:	e0e0140b 	rsc	r1, r0, fp, lsl #8
 8004d08:	fdfde0e0 	ldc2l	0, cr14, [sp, #896]!	; 0x380
 8004d0c:	f0e0e0e0 			; <UNDEFINED> instruction: 0xf0e0e0e0
 8004d10:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004d14:	f9e6e31d 			; <UNDEFINED> instruction: 0xf9e6e31d
 8004d18:	e0e0e001 	rsc	lr, r0, r1
 8004d1c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004d20:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004d24:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004d28:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004d2c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004d30:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004d34:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004d38:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 8004d3c:	15e0e0f4 	strbne	lr, [r0, #244]!	; 0xf4
 8004d40:	e6e0e0e0 	strbt	lr, [r0], r0, ror #1
 8004d44:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004d48:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004d4c:	e00ce0e0 	and	lr, ip, r0, ror #1
 8004d50:	e0f2e0e0 	rscs	lr, r2, r0, ror #1
 8004d54:	0b08e0e3 	bleq	823d0e8 <__flash_sram_init_src_addr+0x22e408>
 8004d58:	fde3e0e0 	stc2l	0, cr14, [r3, #896]!	; 0x380
 8004d5c:	ea1fe0fa 	b	87fd14c <__flash_sram_init_src_addr+0x7ee46c>
 8004d60:	f005e0e0 			; <UNDEFINED> instruction: 0xf005e0e0
 8004d64:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004d68:	e0e0eae0 	rsc	lr, r0, r0, ror #21
 8004d6c:	19e3e0e0 	stmibne	r3!, {r5, r6, r7, sp, lr, pc}^
 8004d70:	06effc1a 	usateq	pc, #15, sl, lsl #24	; <UNPREDICTABLE>
 8004d74:	1f1fe0e0 	svcne	0x001fe0e0
 8004d78:	1f1f1f1f 	svcne	0x001f1f1f
 8004d7c:	1f1f1f16 	svcne	0x001f1f16
 8004d80:	1f1f1f1f 	svcne	0x001f1f1f
 8004d84:	fde0e31f 	stc2l	3, cr14, [r0, #124]!	; 0x7c
 8004d88:	1f1fe0e0 	svcne	0x001fe0e0
 8004d8c:	1f1f1f1f 	svcne	0x001f1f1f
 8004d90:	1f1f1f1f 	svcne	0x001f1f1f
 8004d94:	1f1f1f1f 	svcne	0x001f1f1f
 8004d98:	faea0f1f 	blx	7a88a1c <__flash_size+0x7a08a1c>
 8004d9c:	1f1fe0e0 	svcne	0x001fe0e0
 8004da0:	1f1f1f1f 	svcne	0x001f1f1f
 8004da4:	1f1f1f1f 	svcne	0x001f1f1f
 8004da8:	1f1f1f1f 	svcne	0x001f1f1f
 8004dac:	1f16f81f 	svcne	0x0016f81f
 8004db0:	1f1fe0e0 	svcne	0x001fe0e0
 8004db4:	1f1f1f07 	svcne	0x001f1f07
 8004db8:	1f1f1f1f 	svcne	0x001f1f1f
 8004dbc:	0d131f1f 	ldceq	15, cr1, [r3, #-124]	; 0xffffff84
 8004dc0:	1fe0e01f 	svcne	0x00e0e01f
 8004dc4:	1f16e0e0 	svcne	0x0016e0e0
 8004dc8:	1f1f1fea 	svcne	0x001f1fea
 8004dcc:	e01b1d1f 	ands	r1, fp, pc, lsl sp
 8004dd0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004dd4:	eceae0e3 	stcl	0, cr14, [sl], #908	; 0x38c
 8004dd8:	e00ee0e0 	and	lr, lr, r0, ror #1
 8004ddc:	1ce0e0f9 	stclne	0, cr14, [r0], #996	; 0x3e4
 8004de0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004de4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004de8:	1f1f1ff6 	svcne	0x001f1ff6
 8004dec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004df0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004df4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004df8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004dfc:	1f1f1fe0 	svcne	0x001f1fe0
 8004e00:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e04:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e08:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e0c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e10:	1f1f00e0 	svcne	0x001f00e0
 8004e14:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e18:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e1c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e20:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e24:	1f1f1fe3 	svcne	0x001f1fe3
 8004e28:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e2c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e30:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e34:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e38:	1f1f1fe0 	svcne	0x001f1fe0
 8004e3c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e40:	1f0100e0 	svcne	0x000100e0
 8004e44:	1f1f060a 	svcne	0x001f060a
 8004e48:	e0e0e01d 	rsc	lr, r0, sp, lsl r0
 8004e4c:	e0e0f8e0 	rsc	pc, r0, r0, ror #17
 8004e50:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e54:	fde0e0e0 	stc2l	0, cr14, [r0, #896]!	; 0x380
 8004e58:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e5c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e60:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e64:	00000000 	andeq	r0, r0, r0
 8004e68:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e6c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e70:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e74:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e78:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e7c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e80:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e84:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e88:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e8c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004e90:	1f1f1fe0 	svcne	0x001f1fe0
 8004e94:	1f1f1f1f 	svcne	0x001f1f1f
 8004e98:	1f1f1f1f 	svcne	0x001f1f1f
 8004e9c:	1f1f1f1f 	svcne	0x001f1f1f
 8004ea0:	1f1f1f1f 	svcne	0x001f1f1f
 8004ea4:	1f0c1fe0 	svcne	0x000c1fe0
 8004ea8:	1f1f1f1f 	svcne	0x001f1f1f
 8004eac:	1f1f1f1f 	svcne	0x001f1f1f
 8004eb0:	1f1f1f1f 	svcne	0x001f1f1f
 8004eb4:	1f1f1f1f 	svcne	0x001f1f1f
 8004eb8:	1f1f1fe0 	svcne	0x001f1fe0
 8004ebc:	1f1f1f1f 	svcne	0x001f1f1f
 8004ec0:	1f1f1f1f 	svcne	0x001f1f1f
 8004ec4:	1f1f1f1f 	svcne	0x001f1f1f
 8004ec8:	1f1f1f1f 	svcne	0x001f1f1f
 8004ecc:	1f1f1fe0 	svcne	0x001f1fe0
 8004ed0:	1f1f1f0f 	svcne	0x001f1f0f
 8004ed4:	1f1f1f1f 	svcne	0x001f1f1f
 8004ed8:	1f1f1f15 	svcne	0x001f1f15
 8004edc:	1b1f1e1f 	blne	87cc760 <__flash_sram_init_src_addr+0x7bda80>
 8004ee0:	1fff0ae0 	svcne	0x00ff0ae0
 8004ee4:	041f1f00 	ldreq	r1, [pc], #-3840	; 8004eec <INPUT_MATRIX+0x27c>
 8004ee8:	1f1f1f1f 	svcne	0x001f1f1f
 8004eec:	1f1f1f1f 	svcne	0x001f1f1f
 8004ef0:	1ff8fe1f 	svcne	0x00f8fe1f
 8004ef4:	1f1fe0e0 	svcne	0x001fe0e0
 8004ef8:	091f1f1d 	ldmdbeq	pc, {r0, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 8004efc:	fa1e1d1f 	blx	878c380 <__flash_sram_init_src_addr+0x77d6a0>
 8004f00:	1f1ffc1f 	svcne	0x001ffc1f
 8004f04:	00120df0 			; <UNDEFINED> instruction: 0x00120df0
 8004f08:	1f17e0e0 	svcne	0x0017e0e0
 8004f0c:	1f1e1f03 	svcne	0x001e1f03
 8004f10:	180d07e0 	stmdane	sp, {r5, r6, r7, r8, r9, sl}
 8004f14:	e0010d06 	and	r0, r1, r6, lsl #26
 8004f18:	1609f000 	strne	pc, [r9], -r0
 8004f1c:	1fe0e0e0 	svcne	0x00e0e0e0
 8004f20:	0af00d08 	beq	7c08348 <__flash_size+0x7b88348>
 8004f24:	e610e0e0 	ldr	lr, [r0], -r0, ror #1
 8004f28:	f2ea150a 	vabal.s32	<illegal reg q8.5>, d10, d10
 8004f2c:	fa08f2e0 	blx	8241ab4 <__flash_sram_init_src_addr+0x232dd4>
 8004f30:	031fe0e0 	tsteq	pc, #224	; 0xe0
 8004f34:	1ee00a1f 			; <UNDEFINED> instruction: 0x1ee00a1f
 8004f38:	170dfce0 	strne	pc, [sp, -r0, ror #25]
 8004f3c:	e0e016e0 	rsc	r1, r0, r0, ror #13
 8004f40:	fff6e6ea 			; <UNDEFINED> instruction: 0xfff6e6ea
 8004f44:	000803e0 	andeq	r0, r8, r0, ror #7
 8004f48:	10191fe0 	andsne	r1, r9, r0, ror #31
 8004f4c:	0b1f1fef 	bleq	87ccf10 <__flash_sram_init_src_addr+0x7be230>
 8004f50:	1f1f150e 	svcne	0x001f150e
 8004f54:	f91e1f1f 			; <UNDEFINED> instruction: 0xf91e1f1f
 8004f58:	1f1f1fe0 	svcne	0x001f1fe0
 8004f5c:	1fe0f2e0 	svcne	0x00e0f2e0
 8004f60:	ff1b1f1c 			; <UNDEFINED> instruction: 0xff1b1f1c
 8004f64:	1f1ffe1c 	svcne	0x001ffe1c
 8004f68:	19191f1f 	ldmdbne	r9, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}
 8004f6c:	1f1f1fe0 	svcne	0x001f1fe0
 8004f70:	1e1f1f1f 	mrcne	15, 0, r1, cr15, cr15, {0}
 8004f74:	1f1f1f1f 	svcne	0x001f1f1f
 8004f78:	1f1f1f1f 	svcne	0x001f1f1f
 8004f7c:	1f0d1f1f 	svcne	0x000d1f1f
 8004f80:	1f1f1fe0 	svcne	0x001f1fe0
 8004f84:	1f1f1f1f 	svcne	0x001f1f1f
 8004f88:	1f1f1f1f 	svcne	0x001f1f1f
 8004f8c:	1f1f1f1f 	svcne	0x001f1f1f
 8004f90:	1f1e191f 	svcne	0x001e191f
 8004f94:	1f1f1fe0 	svcne	0x001f1fe0
 8004f98:	1f1f1f1f 	svcne	0x001f1f1f
 8004f9c:	1f1f1f1f 	svcne	0x001f1f1f
 8004fa0:	1f1f1f1f 	svcne	0x001f1f1f
 8004fa4:	1f1f1f1f 	svcne	0x001f1f1f
 8004fa8:	1f1f1fe0 	svcne	0x001f1fe0
 8004fac:	1f1f1f1f 	svcne	0x001f1f1f
 8004fb0:	1f1f1f1f 	svcne	0x001f1f1f
 8004fb4:	1f1f1f1f 	svcne	0x001f1f1f
 8004fb8:	1f1f131f 	svcne	0x001f131f
 8004fbc:	1f1f1fe0 	svcne	0x001f1fe0
 8004fc0:	1f1f1f1f 	svcne	0x001f1f1f
 8004fc4:	f2181f1f 	vrecps.f16	d1, d8, d15
 8004fc8:	1cf41ff6 	ldclne	15, cr1, [r4], #984	; 0x3d8
 8004fcc:	1f1508ef 	svcne	0x001508ef
 8004fd0:	1ff81fe0 	svcne	0x00f81fe0
 8004fd4:	1ffae00c 	svcne	0x00fae00c
 8004fd8:	e0f20de0 	rscs	r0, r2, r0, ror #27
 8004fdc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004fe0:	1f1f1f1f 	svcne	0x001f1f1f
 8004fe4:	e0e01ee0 	rsc	r1, r0, r0, ror #29
 8004fe8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004fec:	e0e0fae0 	rsc	pc, r0, r0, ror #21
 8004ff0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004ff4:	1f1f1f1f 	svcne	0x001f1f1f
 8004ff8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8004ffc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005000:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005004:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005008:	1f1f1f1f 	svcne	0x001f1f1f
 800500c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005010:	12e0e0e0 	rscne	lr, r0, #224	; 0xe0
 8005014:	e0e0ea00 	rsc	lr, r0, r0, lsl #20
 8005018:	1013e0e0 	andsne	lr, r3, r0, ror #1
 800501c:	1f1f1f1f 	svcne	0x001f1f1f
 8005020:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005024:	efe0e0e0 	svc	0x00e0e0e0
 8005028:	e0e0e000 	rsc	lr, r0, r0
 800502c:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 8005030:	1f1f1f1f 	svcne	0x001f1f1f
 8005034:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005038:	1f1f1ffc 	svcne	0x001f1ffc
 800503c:	1f1f1f1f 	svcne	0x001f1f1f
 8005040:	01e0e019 	mvneq	lr, r9, lsl r0
 8005044:	f0e01fe0 			; <UNDEFINED> instruction: 0xf0e01fe0
 8005048:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800504c:	1ee0e0e0 	cdpne	0, 14, cr14, cr0, cr0, {7}
 8005050:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005054:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005058:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800505c:	00000000 	andeq	r0, r0, r0
 8005060:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005064:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005068:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800506c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005070:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005074:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005078:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800507c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005080:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005084:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005088:	1f1f1fe0 	svcne	0x001f1fe0
 800508c:	1f1f1f1f 	svcne	0x001f1f1f
 8005090:	1f1f1f1f 	svcne	0x001f1f1f
 8005094:	1f1f1f1f 	svcne	0x001f1f1f
 8005098:	1f1f1f1f 	svcne	0x001f1f1f
 800509c:	1f18e0e0 	svcne	0x0018e0e0
 80050a0:	1b1f1f1f 	blne	87ccd24 <__flash_sram_init_src_addr+0x7be044>
 80050a4:	1f1f1f1f 	svcne	0x001f1f1f
 80050a8:	1f1f0f1f 	svcne	0x001f0f1f
 80050ac:	1f1f1f1f 	svcne	0x001f1f1f
 80050b0:	e0f0fee0 	rscs	pc, r0, r0, ror #29
 80050b4:	1f1f1f1f 	svcne	0x001f1f1f
 80050b8:	111f031f 	tstne	pc, pc, lsl r3	; <UNPREDICTABLE>
 80050bc:	fc1f191f 	ldc2	9, cr1, [pc], {31}	; <UNPREDICTABLE>
 80050c0:	081ffff2 	ldmdaeq	pc, {r1, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
 80050c4:	fc18e0e0 	ldc2	0, cr14, [r8], {224}	; 0xe0
 80050c8:	1f091fe0 	svcne	0x00091fe0
 80050cc:	101f1f1f 	andsne	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80050d0:	1f1f0a19 	svcne	0x001f0a19
 80050d4:	1004ea1f 	andne	lr, r4, pc, lsl sl
 80050d8:	1ff8e0e0 	svcne	0x00f8e0e0
 80050dc:	f6fa1f00 			; <UNDEFINED> instruction: 0xf6fa1f00
 80050e0:	12f4e0f0 	rscsne	lr, r4, #240	; 0xf0
 80050e4:	e01f081e 	ands	r0, pc, lr, lsl r8	; <UNPREDICTABLE>
 80050e8:	f806e0e0 			; <UNDEFINED> instruction: 0xf806e0e0
 80050ec:	1ff0eae0 	svcne	0x00f0eae0
 80050f0:	0bef1fe0 	bleq	7bcd078 <__flash_size+0x7b4d078>
 80050f4:	e0e0e014 	rsc	lr, r0, r4, lsl r0
 80050f8:	e0fdfde0 	rscs	pc, sp, r0, ror #27
 80050fc:	e0f0e0e0 	rscs	lr, r0, r0, ror #1
 8005100:	1de0e0e0 	stclne	0, cr14, [r0, #896]!	; 0x380
 8005104:	01f9e6e3 	mvnseq	lr, r3, ror #13
 8005108:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800510c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005110:	e6e0e0e0 	strbt	lr, [r0], r0, ror #1
 8005114:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005118:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800511c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005120:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005124:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005128:	f4e3e0e0 	vld1.8	{d30[7]}, [r3], r0
 800512c:	e015e0e0 	ands	lr, r5, r0, ror #1
 8005130:	e0e6e0e0 	rsc	lr, r6, r0, ror #1
 8005134:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005138:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800513c:	e0e00ce0 	rsc	r0, r0, r0, ror #25
 8005140:	e3e0f2e0 	mvn	pc, #224, 4
 8005144:	e00b08e0 	and	r0, fp, r0, ror #17
 8005148:	fafde3e0 	blx	7f7e0d0 <__flash_size+0x7efe0d0>
 800514c:	e6ea1fe0 	strbt	r1, [sl], r0, ror #31
 8005150:	e0f005e0 	rscs	r0, r0, r0, ror #11
 8005154:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005158:	e0e0e0ea 	rsc	lr, r0, sl, ror #1
 800515c:	1a19e3e0 	bne	867e0e4 <__flash_sram_init_src_addr+0x66f404>
 8005160:	f206effc 	vrecps.f32	q7, q11, q14
 8005164:	1f1f1fe0 	svcne	0x001f1fe0
 8005168:	161f1f1f 	sadd16ne	r1, pc, pc	; <UNPREDICTABLE>
 800516c:	1f1f1f1f 	svcne	0x001f1f1f
 8005170:	1f1f1f1f 	svcne	0x001f1f1f
 8005174:	0dfde0e3 	ldcleq	0, cr14, [sp, #908]!	; 0x38c
 8005178:	1f1f1fe0 	svcne	0x001f1fe0
 800517c:	1f1f1f1f 	svcne	0x001f1f1f
 8005180:	1f1f1f1f 	svcne	0x001f1f1f
 8005184:	1f1f1f1f 	svcne	0x001f1f1f
 8005188:	1ffaea0f 	svcne	0x00faea0f
 800518c:	1f1f1fe0 	svcne	0x001f1fe0
 8005190:	1f1f1f1f 	svcne	0x001f1f1f
 8005194:	1f1f1f1f 	svcne	0x001f1f1f
 8005198:	1f1f1f1f 	svcne	0x001f1f1f
 800519c:	1f1f16f8 	svcne	0x001f16f8
 80051a0:	071f1fe0 	ldreq	r1, [pc, -r0, ror #31]
 80051a4:	1f1f1f1f 	svcne	0x001f1f1f
 80051a8:	1f1f1f1f 	svcne	0x001f1f1f
 80051ac:	1f0d131f 	svcne	0x000d131f
 80051b0:	0c1fe0e0 	ldceq	0, cr14, [pc], {224}	; 0xe0
 80051b4:	ea1f16e0 	b	87cad3c <__flash_sram_init_src_addr+0x7bc05c>
 80051b8:	1f1f1f1f 	svcne	0x001f1f1f
 80051bc:	e0e01b1d 	rsc	r1, r0, sp, lsl fp
 80051c0:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 80051c4:	f4eceae0 	vld3.32			; <UNDEFINED> instruction: 0xf4eceae0
 80051c8:	f9e00ee0 			; <UNDEFINED> instruction: 0xf9e00ee0
 80051cc:	e01ce0e0 	ands	lr, ip, r0, ror #1
 80051d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80051d4:	f6e0e0e0 			; <UNDEFINED> instruction: 0xf6e0e0e0
 80051d8:	1f1f1f1f 	svcne	0x001f1f1f
 80051dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80051e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80051e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80051e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80051ec:	1f1f1f1f 	svcne	0x001f1f1f
 80051f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80051f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80051f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80051fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005200:	1f1f1f00 	svcne	0x001f1f00
 8005204:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005208:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800520c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005210:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 8005214:	1f1f1f1f 	svcne	0x001f1f1f
 8005218:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800521c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005220:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005224:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005228:	1f1f1f1f 	svcne	0x001f1f1f
 800522c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005230:	0a1f0100 	beq	87c5638 <__flash_sram_init_src_addr+0x7b6958>
 8005234:	1d1f1f06 	ldcne	15, cr1, [pc, #-24]	; 8005224 <INPUT_MATRIX+0x5b4>
 8005238:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800523c:	e0e0e0f8 	strd	lr, [r0], #8	; <UNPREDICTABLE>
 8005240:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005244:	e0fde0e0 	rscs	lr, sp, r0, ror #1
 8005248:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800524c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005250:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005254:	00000000 	andeq	r0, r0, r0
 8005258:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800525c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005260:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005264:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005268:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800526c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005270:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005274:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005278:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800527c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005280:	1f1f1f1f 	svcne	0x001f1f1f
 8005284:	1f1f1f1f 	svcne	0x001f1f1f
 8005288:	1f1f1f1f 	svcne	0x001f1f1f
 800528c:	1f1f1f1f 	svcne	0x001f1f1f
 8005290:	1f1f1f1f 	svcne	0x001f1f1f
 8005294:	1f1f0c1f 	svcne	0x001f0c1f
 8005298:	1f1f1f1f 	svcne	0x001f1f1f
 800529c:	1f1f1f1f 	svcne	0x001f1f1f
 80052a0:	1f1f1f1f 	svcne	0x001f1f1f
 80052a4:	1f1f1f1f 	svcne	0x001f1f1f
 80052a8:	1f1f1f1f 	svcne	0x001f1f1f
 80052ac:	1f1f1f1f 	svcne	0x001f1f1f
 80052b0:	1f1f1f1f 	svcne	0x001f1f1f
 80052b4:	1f1f1f1f 	svcne	0x001f1f1f
 80052b8:	1f1f1f1f 	svcne	0x001f1f1f
 80052bc:	0f1f1f1f 	svceq	0x001f1f1f
 80052c0:	1f1f1f1f 	svcne	0x001f1f1f
 80052c4:	151f1f1f 	ldrne	r1, [pc, #-3871]	; 80043ad <DENSE_MATRIX+0x35bd>
 80052c8:	1f1f1f1f 	svcne	0x001f1f1f
 80052cc:	141b1f1e 	ldrne	r1, [fp], #-3870	; 0xfffff0e2
 80052d0:	001fff0a 	andseq	pc, pc, sl, lsl #30
 80052d4:	1f041f1f 	svcne	0x00041f1f
 80052d8:	1f1f1f1f 	svcne	0x001f1f1f
 80052dc:	1f1f1f1f 	svcne	0x001f1f1f
 80052e0:	0e1ff8fe 	mrceq	8, 0, APSR_nzcv, cr15, cr14, {7}
 80052e4:	1d1f1fe0 	ldcne	15, cr1, [pc, #-896]	; 8004f6c <INPUT_MATRIX+0x2fc>
 80052e8:	1f091f1f 	svcne	0x00091f1f
 80052ec:	1ffa1e1d 	svcne	0x00fa1e1d
 80052f0:	f01f1ffc 			; <UNDEFINED> instruction: 0xf01f1ffc
 80052f4:	0400120d 	streq	r1, [r0], #-525	; 0xfffffdf3
 80052f8:	031f17e0 	tsteq	pc, #224, 14	; 0x3800000
 80052fc:	e01f1e1f 	ands	r1, pc, pc, lsl lr	; <UNPREDICTABLE>
 8005300:	06180d07 	ldreq	r0, [r8], -r7, lsl #26
 8005304:	00e0010d 	rsceq	r0, r0, sp, lsl #2
 8005308:	0b1609f0 	bleq	8587ad0 <__flash_sram_init_src_addr+0x578df0>
 800530c:	081fe0e0 	ldmdaeq	pc, {r5, r6, r7, sp, lr, pc}	; <UNPREDICTABLE>
 8005310:	e00af00d 	and	pc, sl, sp
 8005314:	0ae610e0 	beq	798969c <__flash_size+0x790969c>
 8005318:	e0f2ea15 	rscs	lr, r2, r5, lsl sl
 800531c:	16fa08f2 			; <UNDEFINED> instruction: 0x16fa08f2
 8005320:	1f031fe0 	svcne	0x00031fe0
 8005324:	e01ee00a 	ands	lr, lr, sl
 8005328:	e0170dfc 			; <UNDEFINED> instruction: 0xe0170dfc
 800532c:	eae0e016 	b	783d38c <__flash_size+0x77bd38c>
 8005330:	0bfff6e6 	bleq	8002ed0 <DENSE_MATRIX+0x20e0>
 8005334:	e0000803 	and	r0, r0, r3, lsl #16
 8005338:	ef10191f 	svc	0x0010191f
 800533c:	0e0b1f1f 	mcreq	15, 0, r1, cr11, cr15, {0}
 8005340:	1f1f1f15 	svcne	0x001f1f15
 8005344:	12f91e1f 	rscsne	r1, r9, #496	; 0x1f0
 8005348:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800534c:	1c1fe0f2 	ldcne	0, cr14, [pc], {242}	; 0xf2
 8005350:	1cff1b1f 	fldmiaxne	pc!, {d17-d31}	;@ Deprecated
 8005354:	1f1f1ffe 	svcne	0x001f1ffe
 8005358:	1319191f 	tstne	r9, #507904	; 0x7c000
 800535c:	1f1f1f1f 	svcne	0x001f1f1f
 8005360:	1f1e1f1f 	svcne	0x001e1f1f
 8005364:	1f1f1f1f 	svcne	0x001f1f1f
 8005368:	1f1f1f1f 	svcne	0x001f1f1f
 800536c:	1f1f0d1f 	svcne	0x001f0d1f
 8005370:	1f1f1f1f 	svcne	0x001f1f1f
 8005374:	1f1f1f1f 	svcne	0x001f1f1f
 8005378:	1f1f1f1f 	svcne	0x001f1f1f
 800537c:	1f1f1f1f 	svcne	0x001f1f1f
 8005380:	1f1f1e19 	svcne	0x001f1e19
 8005384:	1f1f1f1f 	svcne	0x001f1f1f
 8005388:	1f1f1f1f 	svcne	0x001f1f1f
 800538c:	1f1f1f1f 	svcne	0x001f1f1f
 8005390:	1f1f1f1f 	svcne	0x001f1f1f
 8005394:	1f1f1f1f 	svcne	0x001f1f1f
 8005398:	1f1f1f1f 	svcne	0x001f1f1f
 800539c:	1f1f1f1f 	svcne	0x001f1f1f
 80053a0:	1f1f1f1f 	svcne	0x001f1f1f
 80053a4:	1f1f1f1f 	svcne	0x001f1f1f
 80053a8:	1f1f1f13 	svcne	0x001f1f13
 80053ac:	1f1f1f1f 	svcne	0x001f1f1f
 80053b0:	1f1f1f1f 	svcne	0x001f1f1f
 80053b4:	f6f2181f 			; <UNDEFINED> instruction: 0xf6f2181f
 80053b8:	ef1cf41f 	svc	0x001cf41f
 80053bc:	1f1f1508 	svcne	0x001f1508
 80053c0:	0c1ff81f 	ldceq	8, cr15, [pc], {31}
 80053c4:	e01ffae0 	ands	pc, pc, r0, ror #21
 80053c8:	e0e0f20d 	rsc	pc, r0, sp, lsl #4
 80053cc:	1fe0e0e0 	svcne	0x00e0e0e0
 80053d0:	1f1f1f1f 	svcne	0x001f1f1f
 80053d4:	e0e0e01e 	rsc	lr, r0, lr, lsl r0
 80053d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80053dc:	e0e0e0fa 	strd	lr, [r0], #10	; <UNPREDICTABLE>
 80053e0:	1fe0e0e0 	svcne	0x00e0e0e0
 80053e4:	1f1f1f1f 	svcne	0x001f1f1f
 80053e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80053ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80053f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80053f4:	1fe0e0e0 	svcne	0x00e0e0e0
 80053f8:	1f1f1f1f 	svcne	0x001f1f1f
 80053fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005400:	0012e0e0 	andseq	lr, r2, r0, ror #1
 8005404:	e0e0e0ea 	rsc	lr, r0, sl, ror #1
 8005408:	1f1013e0 	svcne	0x001013e0
 800540c:	1f1f1f1f 	svcne	0x001f1f1f
 8005410:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005414:	00efe0e0 	rsceq	lr, pc, r0, ror #1
 8005418:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800541c:	1fe3e0e0 	svcne	0x00e3e0e0
 8005420:	1f1f1f1f 	svcne	0x001f1f1f
 8005424:	fce0e0e0 	stc2l	0, cr14, [r0], #896	; 0x380
 8005428:	1f1f1f1f 	svcne	0x001f1f1f
 800542c:	191f1f1f 	ldmdbne	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 8005430:	e001e0e0 	and	lr, r1, r0, ror #1
 8005434:	e0f0e01f 	rscs	lr, r0, pc, lsl r0
 8005438:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800543c:	e01ee0e0 	ands	lr, lr, r0, ror #1
 8005440:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005444:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005448:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800544c:	00000000 	andeq	r0, r0, r0
 8005450:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005454:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005458:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800545c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005460:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005464:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005468:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800546c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005470:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005474:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005478:	1f1f1f1f 	svcne	0x001f1f1f
 800547c:	1f1f1f1f 	svcne	0x001f1f1f
 8005480:	1f1f1f1f 	svcne	0x001f1f1f
 8005484:	1f1f1f1f 	svcne	0x001f1f1f
 8005488:	1f1f1f1f 	svcne	0x001f1f1f
 800548c:	1f1f18e0 	svcne	0x001f18e0
 8005490:	1f1b1f1f 	svcne	0x001b1f1f
 8005494:	1f1f1f1f 	svcne	0x001f1f1f
 8005498:	1f1f1f0f 	svcne	0x001f1f0f
 800549c:	1f1f1f1f 	svcne	0x001f1f1f
 80054a0:	1fe0f0fe 	svcne	0x00e0f0fe
 80054a4:	1f1f1f1f 	svcne	0x001f1f1f
 80054a8:	1f111f03 	svcne	0x00111f03
 80054ac:	f2fc1f19 	vcvt.s32.f32	d17, d9, #4
 80054b0:	16081fff 			; <UNDEFINED> instruction: 0x16081fff
 80054b4:	e0fc18e0 	rscs	r1, ip, r0, ror #17
 80054b8:	1f1f091f 	svcne	0x001f091f
 80054bc:	19101f1f 	ldmdbne	r0, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}
 80054c0:	1f1f1f0a 	svcne	0x001f1f0a
 80054c4:	031004ea 	tsteq	r0, #-369098752	; 0xea000000
 80054c8:	001ff8e0 	andseq	pc, pc, r0, ror #17
 80054cc:	f0f6fa1f 			; <UNDEFINED> instruction: 0xf0f6fa1f
 80054d0:	1e12f4e0 	cdpne	4, 1, cr15, cr2, cr0, {7}
 80054d4:	e0e01f08 	rsc	r1, r0, r8, lsl #30
 80054d8:	e0f806e0 	rscs	r0, r8, r0, ror #13
 80054dc:	e01ff0ea 	ands	pc, pc, sl, ror #1
 80054e0:	140bef1f 	strne	lr, [fp], #-3871	; 0xfffff0e1
 80054e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80054e8:	e0e0fdfd 	strd	pc, [r0], #221	; 0xdd	; <UNPREDICTABLE>
 80054ec:	e3e0f0e0 	mvn	pc, #224	; 0xe0
 80054f0:	e31de0e0 	tst	sp, #224	; 0xe0
 80054f4:	e001f9e6 	and	pc, r1, r6, ror #19
 80054f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80054fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005500:	e0e6e0e0 	rsc	lr, r6, r0, ror #1
 8005504:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005508:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800550c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005510:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005514:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005518:	e0f4e3e0 	rscs	lr, r4, r0, ror #7
 800551c:	e0e015e0 	rsc	r1, r0, r0, ror #11
 8005520:	e0e0e6e0 	rsc	lr, r0, r0, ror #13
 8005524:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005528:	e6e0e0e0 	strbt	lr, [r0], r0, ror #1
 800552c:	e0e0e00c 	rsc	lr, r0, ip
 8005530:	e0e3e0f2 	strd	lr, [r3], #2	; <UNPREDICTABLE>
 8005534:	e0e00b08 	rsc	r0, r0, r8, lsl #22
 8005538:	e0fafde3 	rscs	pc, sl, r3, ror #27
 800553c:	e0e6ea1f 	rsc	lr, r6, pc, lsl sl
 8005540:	e0e0f005 	rsc	pc, r0, r5
 8005544:	eae0e0e0 	b	783d8cc <__flash_size+0x77bd8cc>
 8005548:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800554c:	fc1a19e3 	ldc2	9, cr1, [sl], {227}	; 0xe3	; <UNPREDICTABLE>
 8005550:	f9f206ef 			; <UNDEFINED> instruction: 0xf9f206ef
 8005554:	1f1f1f1f 	svcne	0x001f1f1f
 8005558:	1f161f1f 	svcne	0x00161f1f
 800555c:	1f1f1f1f 	svcne	0x001f1f1f
 8005560:	e31f1f1f 	tst	pc, #31, 30	; 0x7c
 8005564:	1f0dfde0 	svcne	0x000dfde0
 8005568:	1f1f1f1f 	svcne	0x001f1f1f
 800556c:	1f1f1f1f 	svcne	0x001f1f1f
 8005570:	1f1f1f1f 	svcne	0x001f1f1f
 8005574:	0f1f1f1f 	svceq	0x001f1f1f
 8005578:	1f1ffaea 	svcne	0x001ffaea
 800557c:	1f1f1f1f 	svcne	0x001f1f1f
 8005580:	1f1f1f1f 	svcne	0x001f1f1f
 8005584:	1f1f1f1f 	svcne	0x001f1f1f
 8005588:	f81f1f1f 			; <UNDEFINED> instruction: 0xf81f1f1f
 800558c:	1f1f1f16 	svcne	0x001f1f16
 8005590:	1f071f1f 	svcne	0x00071f1f
 8005594:	1f1f1f1f 	svcne	0x001f1f1f
 8005598:	1f1f1f1f 	svcne	0x001f1f1f
 800559c:	e01f0d13 	ands	r0, pc, r3, lsl sp	; <UNPREDICTABLE>
 80055a0:	1f0c1fe0 	svcne	0x000c1fe0
 80055a4:	1fea1f16 	svcne	0x00ea1f16
 80055a8:	1d1f1f1f 	ldcne	15, cr1, [pc, #-124]	; 8005534 <INPUT_MATRIX+0x8c4>
 80055ac:	e0e0e01b 	rsc	lr, r0, fp, lsl r0
 80055b0:	e0e3e0e0 	rsc	lr, r3, r0, ror #1
 80055b4:	f0f4ecea 			; <UNDEFINED> instruction: 0xf0f4ecea
 80055b8:	e0f9e00e 	rscs	lr, r9, lr
 80055bc:	e0e01ce0 	rsc	r1, r0, r0, ror #25
 80055c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80055c4:	1ff6e0e0 	svcne	0x00f6e0e0
 80055c8:	1f1f1f1f 	svcne	0x001f1f1f
 80055cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80055d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80055d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80055d8:	1fe0e0e0 	svcne	0x00e0e0e0
 80055dc:	1f1f1f1f 	svcne	0x001f1f1f
 80055e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80055e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80055e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80055ec:	00e0e0e0 	rsceq	lr, r0, r0, ror #1
 80055f0:	1f1f1f1f 	svcne	0x001f1f1f
 80055f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80055f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80055fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005600:	1fe3e0e0 	svcne	0x00e3e0e0
 8005604:	1f1f1f1f 	svcne	0x001f1f1f
 8005608:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800560c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005610:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005614:	1fe0e0e0 	svcne	0x00e0e0e0
 8005618:	f81f1f1f 			; <UNDEFINED> instruction: 0xf81f1f1f
 800561c:	00e0e0e0 	rsceq	lr, r0, r0, ror #1
 8005620:	060a1f01 	streq	r1, [sl], -r1, lsl #30
 8005624:	e01d1f1f 	ands	r1, sp, pc, lsl pc
 8005628:	f8e0e0e0 			; <UNDEFINED> instruction: 0xf8e0e0e0
 800562c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005630:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005634:	e0e0fde0 	rsc	pc, r0, r0, ror #27
 8005638:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800563c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005640:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005644:	00000000 	andeq	r0, r0, r0
 8005648:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800564c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005650:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005654:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005658:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800565c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005660:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005664:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005668:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800566c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005670:	1f1f1f1f 	svcne	0x001f1f1f
 8005674:	1f1f1f1f 	svcne	0x001f1f1f
 8005678:	1f1f1f1f 	svcne	0x001f1f1f
 800567c:	1f1f1f1f 	svcne	0x001f1f1f
 8005680:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8005684:	1f1f1f0c 	svcne	0x001f1f0c
 8005688:	1f1f1f1f 	svcne	0x001f1f1f
 800568c:	1f1f1f1f 	svcne	0x001f1f1f
 8005690:	1f1f1f1f 	svcne	0x001f1f1f
 8005694:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8005698:	1f1f1f1f 	svcne	0x001f1f1f
 800569c:	1f1f1f1f 	svcne	0x001f1f1f
 80056a0:	1f1f1f1f 	svcne	0x001f1f1f
 80056a4:	1f1f1f1f 	svcne	0x001f1f1f
 80056a8:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80056ac:	1f0f1f1f 	svcne	0x000f1f1f
 80056b0:	1f1f1f1f 	svcne	0x001f1f1f
 80056b4:	1f151f1f 	svcne	0x00151f1f
 80056b8:	1e1f1f1f 	mrcne	15, 0, r1, cr15, cr15, {0}
 80056bc:	e0141b1f 	ands	r1, r4, pc, lsl fp
 80056c0:	1f001fff 	svcne	0x00001fff
 80056c4:	1f1f041f 	svcne	0x001f041f
 80056c8:	1f1f1f1f 	svcne	0x001f1f1f
 80056cc:	fe1f1f1f 	mrc2	15, 0, r1, cr15, cr15, {0}
 80056d0:	e00e1ff8 	strd	r1, [lr], -r8
 80056d4:	1f1d1f1f 	svcne	0x001d1f1f
 80056d8:	1d1f091f 	vldrne.16	s0, [pc, #-62]	; 80056a2 <INPUT_MATRIX+0xa32>	; <UNPREDICTABLE>
 80056dc:	fc1ffa1e 	ldc2	10, cr15, [pc], {30}	; <UNPREDICTABLE>
 80056e0:	0df01f1f 	ldcleq	15, cr1, [r0, #124]!	; 0x7c
 80056e4:	e0040012 	and	r0, r4, r2, lsl r0
 80056e8:	1f031f17 	svcne	0x00031f17
 80056ec:	07e01f1e 			; <UNDEFINED> instruction: 0x07e01f1e
 80056f0:	0d06180d 	stceq	8, cr1, [r6, #-52]	; 0xffffffcc
 80056f4:	f000e001 			; <UNDEFINED> instruction: 0xf000e001
 80056f8:	e00b1609 	and	r1, fp, r9, lsl #12
 80056fc:	0d081fe0 	stceq	15, cr1, [r8, #-896]	; 0xfffffc80
 8005700:	e0e00af0 	strd	r0, [r0], #160	; 0xa0	; <UNPREDICTABLE>
 8005704:	150ae610 	strne	lr, [sl, #-1552]	; 0xfffff9f0
 8005708:	f2e0f2ea 	vmlal.s32	<illegal reg q15.5>, d16, d10[1]
 800570c:	e016fa08 	ands	pc, r6, r8, lsl #20
 8005710:	0a1f031f 	beq	87c6394 <__flash_sram_init_src_addr+0x7b76b4>
 8005714:	fce01ee0 	stc2l	14, cr1, [r0], #896	; 0x380
 8005718:	16e0170d 	strbtne	r1, [r0], sp, lsl #14
 800571c:	e6eae0e0 	strbt	lr, [sl], r0, ror #1
 8005720:	e00bfff6 	strd	pc, [fp], -r6
 8005724:	1fe00008 	svcne	0x00e00008
 8005728:	1fef1019 	svcne	0x00ef1019
 800572c:	150e0b1f 	strne	r0, [lr, #-2847]	; 0xfffff4e1
 8005730:	1f1f1f1f 	svcne	0x001f1f1f
 8005734:	e012f91e 	ands	pc, r2, lr, lsl r9	; <UNPREDICTABLE>
 8005738:	f2e01f1f 	vcvt.s32.f32	d17, d15, #32
 800573c:	1f1c1fe0 	svcne	0x001c1fe0
 8005740:	fe1cff1b 	mrc2	15, 0, pc, cr12, cr11, {0}
 8005744:	1f1f1f1f 	svcne	0x001f1f1f
 8005748:	e0131919 	ands	r1, r3, r9, lsl r9
 800574c:	1f1f1f1f 	svcne	0x001f1f1f
 8005750:	1f1f1e1f 	svcne	0x001f1e1f
 8005754:	1f1f1f1f 	svcne	0x001f1f1f
 8005758:	1f1f1f1f 	svcne	0x001f1f1f
 800575c:	e01f1f0d 	ands	r1, pc, sp, lsl #30
 8005760:	1f1f1f1f 	svcne	0x001f1f1f
 8005764:	1f1f1f1f 	svcne	0x001f1f1f
 8005768:	1f1f1f1f 	svcne	0x001f1f1f
 800576c:	191f1f1f 	ldmdbne	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 8005770:	e01f1f1e 	ands	r1, pc, lr, lsl pc	; <UNPREDICTABLE>
 8005774:	1f1f1f1f 	svcne	0x001f1f1f
 8005778:	1f1f1f1f 	svcne	0x001f1f1f
 800577c:	1f1f1f1f 	svcne	0x001f1f1f
 8005780:	1f1f1f1f 	svcne	0x001f1f1f
 8005784:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8005788:	1f1f1f1f 	svcne	0x001f1f1f
 800578c:	1f1f1f1f 	svcne	0x001f1f1f
 8005790:	1f1f1f1f 	svcne	0x001f1f1f
 8005794:	131f1f1f 	tstne	pc, #31, 30	; 0x7c
 8005798:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800579c:	1f1f1f1f 	svcne	0x001f1f1f
 80057a0:	1f1f1f1f 	svcne	0x001f1f1f
 80057a4:	1ff6f218 	svcne	0x00f6f218
 80057a8:	08ef1cf4 	stmiaeq	pc!, {r2, r4, r5, r6, r7, sl, fp, ip}^	; <UNPREDICTABLE>
 80057ac:	e01f1f15 	ands	r1, pc, r5, lsl pc	; <UNPREDICTABLE>
 80057b0:	e00c1ff8 	strd	r1, [ip], -r8
 80057b4:	0de01ffa 	stcleq	15, cr1, [r0, #1000]!	; 0x3e8
 80057b8:	e0e0e0f2 	strd	lr, [r0], #2	; <UNPREDICTABLE>
 80057bc:	1f1fe0e0 	svcne	0x001fe0e0
 80057c0:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80057c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80057c8:	fae0e0e0 	blx	783db50 <__flash_size+0x77bdb50>
 80057cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80057d0:	1f1fe0e0 	svcne	0x001fe0e0
 80057d4:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80057d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80057dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80057e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80057e4:	1f1fe0e0 	svcne	0x001fe0e0
 80057e8:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80057ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80057f0:	ea0012e0 	b	800a378 <INPUT_MATRIX+0x5708>
 80057f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80057f8:	1f1f1013 	svcne	0x001f1013
 80057fc:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8005800:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005804:	e000efe0 	and	lr, r0, r0, ror #31
 8005808:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800580c:	1f1fe3e0 	svcne	0x001fe3e0
 8005810:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8005814:	1ffce0e0 	svcne	0x00fce0e0
 8005818:	1f1f1f1f 	svcne	0x001f1f1f
 800581c:	e0191f1f 	ands	r1, r9, pc, lsl pc
 8005820:	1fe001e0 	svcne	0x00e001e0
 8005824:	e0e0f0e0 	rsc	pc, r0, r0, ror #1
 8005828:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800582c:	e0e01ee0 	rsc	r1, r0, r0, ror #29
 8005830:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005834:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005838:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800583c:	00000000 	andeq	r0, r0, r0
 8005840:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005844:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005848:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800584c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005850:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005854:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005858:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800585c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005860:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005864:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005868:	1f1f1f1f 	svcne	0x001f1f1f
 800586c:	1f1f1f1f 	svcne	0x001f1f1f
 8005870:	1f1f1f1f 	svcne	0x001f1f1f
 8005874:	1f1f1f1f 	svcne	0x001f1f1f
 8005878:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800587c:	1f1f1f18 	svcne	0x001f1f18
 8005880:	1f1f1b1f 	svcne	0x001f1b1f
 8005884:	0f1f1f1f 	svceq	0x001f1f1f
 8005888:	1f1f1f1f 	svcne	0x001f1f1f
 800588c:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8005890:	1f1fe0f0 	svcne	0x001fe0f0
 8005894:	031f1f1f 	tsteq	pc, #31, 30	; 0x7c
 8005898:	191f111f 	ldmdbne	pc, {r0, r1, r2, r3, r4, r8, ip}	; <UNPREDICTABLE>
 800589c:	fff2fc1f 			; <UNDEFINED> instruction: 0xfff2fc1f
 80058a0:	e016081f 	ands	r0, r6, pc, lsl r8
 80058a4:	1fe0fc18 	svcne	0x00e0fc18
 80058a8:	1f1f1f09 	svcne	0x001f1f09
 80058ac:	0a19101f 	beq	8649930 <__flash_sram_init_src_addr+0x63ac50>
 80058b0:	ea1f1f1f 	b	87cd534 <__flash_sram_init_src_addr+0x7be854>
 80058b4:	e0031004 	and	r1, r3, r4
 80058b8:	1f001ff8 	svcne	0x00001ff8
 80058bc:	e0f0f6fa 	ldrsht	pc, [r0], #106	; 0x6a	; <UNPREDICTABLE>
 80058c0:	081e12f4 	ldmdaeq	lr, {r2, r4, r5, r6, r7, r9, ip}
 80058c4:	e0e0e01f 	rsc	lr, r0, pc, lsl r0
 80058c8:	e0e0f806 	rsc	pc, r0, r6, lsl #16
 80058cc:	1fe01ff0 	svcne	0x00e01ff0
 80058d0:	e0140bef 	ands	r0, r4, pc, ror #23
 80058d4:	fde0e0e0 	stc2l	0, cr14, [r0, #896]!	; 0x380
 80058d8:	e0e0e0fd 	strd	lr, [r0], #13	; <UNPREDICTABLE>
 80058dc:	e0e3e0f0 	strd	lr, [r3], #0	; <UNPREDICTABLE>
 80058e0:	e6e31de0 	strbt	r1, [r3], r0, ror #27
 80058e4:	e0e001f9 	strd	r0, [r0], #25	; <UNPREDICTABLE>
 80058e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80058ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80058f0:	e0e0e6e0 	rsc	lr, r0, r0, ror #13
 80058f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80058f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80058fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005900:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005904:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005908:	e0e0f4e3 	rsc	pc, r0, r3, ror #9
 800590c:	e0e0e015 	rsc	lr, r0, r5, lsl r0
 8005910:	e0e0e0e6 	rsc	lr, r0, r6, ror #1
 8005914:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005918:	e0e6e0e0 	rsc	lr, r6, r0, ror #1
 800591c:	f2e0e0e0 	vmla.i32	d30, d16, d0[1]
 8005920:	08e0e3e0 	stmiaeq	r0!, {r5, r6, r7, r8, r9, sp, lr, pc}^
 8005924:	e3e0e00b 	mvn	lr, #11
 8005928:	1fe0fafd 	svcne	0x00e0fafd
 800592c:	e0e0e6ea 	rsc	lr, r0, sl, ror #13
 8005930:	e0e0e0f0 	strd	lr, [r0], #0	; <UNPREDICTABLE>
 8005934:	e0eae0e0 	rsc	lr, sl, r0, ror #1
 8005938:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 800593c:	effc1a19 	svc	0x00fc1a19
 8005940:	e0f9f206 	rscs	pc, r9, r6, lsl #4
 8005944:	1f1f1f1f 	svcne	0x001f1f1f
 8005948:	1f1f161f 	svcne	0x001f161f
 800594c:	1f1f1f1f 	svcne	0x001f1f1f
 8005950:	e0e31f1f 	rsc	r1, r3, pc, lsl pc
 8005954:	e01f0dfd 			; <UNDEFINED> instruction: 0xe01f0dfd
 8005958:	1f1f1f1f 	svcne	0x001f1f1f
 800595c:	1f1f1f1f 	svcne	0x001f1f1f
 8005960:	1f1f1f1f 	svcne	0x001f1f1f
 8005964:	ea0f1f1f 	b	83cd5e8 <__flash_sram_init_src_addr+0x3be908>
 8005968:	e01f1ffa 			; <UNDEFINED> instruction: 0xe01f1ffa
 800596c:	1f1f1f1f 	svcne	0x001f1f1f
 8005970:	1f1f1f1f 	svcne	0x001f1f1f
 8005974:	1f1f1f1f 	svcne	0x001f1f1f
 8005978:	16f81f1f 	usatne	r1, #24, pc, lsl #30	; <UNPREDICTABLE>
 800597c:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8005980:	1f1f071f 	svcne	0x001f071f
 8005984:	1f1f1f1f 	svcne	0x001f1f1f
 8005988:	131f1f1f 	tstne	pc, #31, 30	; 0x7c
 800598c:	e0e01f0d 	rsc	r1, r0, sp, lsl #30
 8005990:	e01f0c1f 	ands	r0, pc, pc, lsl ip	; <UNPREDICTABLE>
 8005994:	1f1fea1f 	svcne	0x001fea1f
 8005998:	1b1d1f1f 	blne	874d61c <__flash_sram_init_src_addr+0x73e93c>
 800599c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80059a0:	eae0e3e0 	b	783e928 <__flash_size+0x77be928>
 80059a4:	e0f0f4ec 	rscs	pc, r0, ip, ror #9
 80059a8:	e0e0f9e0 	rsc	pc, r0, r0, ror #19
 80059ac:	e0e0e01c 	rsc	lr, r0, ip, lsl r0
 80059b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80059b4:	1f1ff6e0 	svcne	0x001ff6e0
 80059b8:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80059bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80059c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80059c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80059c8:	1f1fe0e0 	svcne	0x001fe0e0
 80059cc:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80059d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80059d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80059d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80059dc:	1f00e0e0 	svcne	0x0000e0e0
 80059e0:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80059e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80059e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80059ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80059f0:	1f1fe3e0 	svcne	0x001fe3e0
 80059f4:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80059f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80059fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005a00:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005a04:	1f1fe0e0 	svcne	0x001fe0e0
 8005a08:	e0f81f1f 	rscs	r1, r8, pc, lsl pc
 8005a0c:	0100e0e0 	smlatteq	r0, r0, r0, lr
 8005a10:	1f060a1f 	svcne	0x00060a1f
 8005a14:	e0e01d1f 	rsc	r1, r0, pc, lsl sp
 8005a18:	e0f8e0e0 	rscs	lr, r8, r0, ror #1
 8005a1c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005a20:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005a24:	e0e0e0fd 	strd	lr, [r0], #13	; <UNPREDICTABLE>
 8005a28:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005a2c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005a30:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005a34:	00000000 	andeq	r0, r0, r0
 8005a38:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005a3c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005a40:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005a44:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005a48:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005a4c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005a50:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005a54:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005a58:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005a5c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005a60:	1f1f1f1f 	svcne	0x001f1f1f
 8005a64:	1f1f1f1f 	svcne	0x001f1f1f
 8005a68:	1f1f1f1f 	svcne	0x001f1f1f
 8005a6c:	1f1f1f1f 	svcne	0x001f1f1f
 8005a70:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8005a74:	1f1f1f1f 	svcne	0x001f1f1f
 8005a78:	1f1f1f1f 	svcne	0x001f1f1f
 8005a7c:	1f1f1f1f 	svcne	0x001f1f1f
 8005a80:	1f1f1f1f 	svcne	0x001f1f1f
 8005a84:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8005a88:	1f1f1f1f 	svcne	0x001f1f1f
 8005a8c:	1f1f1f1f 	svcne	0x001f1f1f
 8005a90:	1f1f1f1f 	svcne	0x001f1f1f
 8005a94:	1f1f1f1f 	svcne	0x001f1f1f
 8005a98:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8005a9c:	1f1f0f1f 	svcne	0x001f0f1f
 8005aa0:	1f1f1f1f 	svcne	0x001f1f1f
 8005aa4:	1f1f151f 	svcne	0x001f151f
 8005aa8:	1f1e1f1f 	svcne	0x001e1f1f
 8005aac:	e0e0141b 	rsc	r1, r0, fp, lsl r4
 8005ab0:	1f1f001f 	svcne	0x001f001f
 8005ab4:	1f1f1f04 	svcne	0x001f1f04
 8005ab8:	1f1f1f1f 	svcne	0x001f1f1f
 8005abc:	f8fe1f1f 			; <UNDEFINED> instruction: 0xf8fe1f1f
 8005ac0:	e0e00e1f 	rsc	r0, r0, pc, lsl lr
 8005ac4:	1f1f1d1f 	svcne	0x001f1d1f
 8005ac8:	1e1d1f09 	cdpne	15, 1, cr1, cr13, cr9, {0}
 8005acc:	1ffc1ffa 	svcne	0x00fc1ffa
 8005ad0:	120df01f 	andne	pc, sp, #31
 8005ad4:	e0e00400 	rsc	r0, r0, r0, lsl #8
 8005ad8:	1e1f031f 	mrcne	3, 0, r0, cr15, cr15, {0}
 8005adc:	0d07e01f 	stceq	0, cr14, [r7, #-124]	; 0xffffff84
 8005ae0:	010d0618 	tsteq	sp, r8, lsl r6
 8005ae4:	09f000e0 	ldmibeq	r0!, {r5, r6, r7}^
 8005ae8:	e0e00b16 	rsc	r0, r0, r6, lsl fp
 8005aec:	f00d081f 			; <UNDEFINED> instruction: 0xf00d081f
 8005af0:	10e0e00a 	rscne	lr, r0, sl
 8005af4:	ea150ae6 	b	8548694 <__flash_sram_init_src_addr+0x5399b4>
 8005af8:	08f2e0f2 	ldmeq	r2!, {r1, r4, r5, r6, r7, sp, lr, pc}^
 8005afc:	e0e016fa 	strd	r1, [r0], #106	; 0x6a	; <UNPREDICTABLE>
 8005b00:	e00a1f03 	and	r1, sl, r3, lsl #30
 8005b04:	0dfce01e 	ldcleq	0, cr14, [ip, #120]!	; 0x78
 8005b08:	e016e017 	ands	lr, r6, r7, lsl r0
 8005b0c:	f6e6eae0 			; <UNDEFINED> instruction: 0xf6e6eae0
 8005b10:	e0e00bff 	strd	r0, [r0], #191	; 0xbf	; <UNPREDICTABLE>
 8005b14:	191fe000 	ldmdbne	pc, {sp, lr, pc}	; <UNPREDICTABLE>
 8005b18:	1f1fef10 	svcne	0x001fef10
 8005b1c:	1f150e0b 	svcne	0x00150e0b
 8005b20:	1e1f1f1f 	mrcne	15, 0, r1, cr15, cr15, {0}
 8005b24:	e0e012f9 	strd	r1, [r0], #41	; 0x29	; <UNPREDICTABLE>
 8005b28:	e0f2e01f 	rscs	lr, r2, pc, lsl r0
 8005b2c:	1b1f1c1f 	blne	87ccbb0 <__flash_sram_init_src_addr+0x7bded0>
 8005b30:	1ffe1cff 	svcne	0x00fe1cff
 8005b34:	191f1f1f 	ldmdbne	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 8005b38:	e0e01319 	rsc	r1, r0, r9, lsl r3
 8005b3c:	1f1f1f1f 	svcne	0x001f1f1f
 8005b40:	1f1f1f1e 	svcne	0x001f1f1e
 8005b44:	1f1f1f1f 	svcne	0x001f1f1f
 8005b48:	0d1f1f1f 	ldceq	15, cr1, [pc, #-124]	; 8005ad4 <INPUT_MATRIX+0xe64>
 8005b4c:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8005b50:	1f1f1f1f 	svcne	0x001f1f1f
 8005b54:	1f1f1f1f 	svcne	0x001f1f1f
 8005b58:	1f1f1f1f 	svcne	0x001f1f1f
 8005b5c:	1e191f1f 	mrcne	15, 0, r1, cr9, cr15, {0}
 8005b60:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8005b64:	1f1f1f1f 	svcne	0x001f1f1f
 8005b68:	1f1f1f1f 	svcne	0x001f1f1f
 8005b6c:	1f1f1f1f 	svcne	0x001f1f1f
 8005b70:	1f1f1f1f 	svcne	0x001f1f1f
 8005b74:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8005b78:	1f1f1f1f 	svcne	0x001f1f1f
 8005b7c:	1f1f1f1f 	svcne	0x001f1f1f
 8005b80:	1f1f1f1f 	svcne	0x001f1f1f
 8005b84:	1f131f1f 	svcne	0x00131f1f
 8005b88:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8005b8c:	1f1f1f1f 	svcne	0x001f1f1f
 8005b90:	181f1f1f 	ldmdane	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 8005b94:	f41ff6f2 	pldw	[pc], #-1778	; 8005b9c <INPUT_MATRIX+0xf2c>
 8005b98:	1508ef1c 	strne	lr, [r8, #-3868]	; 0xfffff0e4
 8005b9c:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8005ba0:	fae00c1f 	blx	7808c24 <__flash_size+0x7788c24>
 8005ba4:	f20de01f 	vqadd.s8	d14, d13, d15
 8005ba8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005bac:	1f1f1fe0 	svcne	0x001f1fe0
 8005bb0:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8005bb4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005bb8:	e0fae0e0 	rscs	lr, sl, r0, ror #1
 8005bbc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005bc0:	1f1f1fe0 	svcne	0x001f1fe0
 8005bc4:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8005bc8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005bcc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005bd0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005bd4:	1f1f1fe0 	svcne	0x001f1fe0
 8005bd8:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8005bdc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005be0:	e0ea0012 	rsc	r0, sl, r2, lsl r0
 8005be4:	13e0e0e0 	mvnne	lr, #224	; 0xe0
 8005be8:	1f1f1f10 	svcne	0x001f1f10
 8005bec:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8005bf0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005bf4:	e0e000ef 	rsc	r0, r0, pc, ror #1
 8005bf8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005bfc:	1f1f1fe3 	svcne	0x001f1fe3
 8005c00:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8005c04:	1f1ffce0 	svcne	0x001ffce0
 8005c08:	1f1f1f1f 	svcne	0x001f1f1f
 8005c0c:	e0e0191f 	rsc	r1, r0, pc, lsl r9
 8005c10:	e01fe001 	ands	lr, pc, r1
 8005c14:	e0e0e0f0 	strd	lr, [r0], #0	; <UNPREDICTABLE>
 8005c18:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005c1c:	e0e0e01e 	rsc	lr, r0, lr, lsl r0
 8005c20:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005c24:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005c28:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005c2c:	00000000 	andeq	r0, r0, r0
 8005c30:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005c34:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005c38:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005c3c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005c40:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005c44:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005c48:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005c4c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005c50:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005c54:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005c58:	1f1fe0e0 	svcne	0x001fe0e0
 8005c5c:	1f1f1f1f 	svcne	0x001f1f1f
 8005c60:	1f1a1f1f 	svcne	0x001a1f1f
 8005c64:	1f1f1f1f 	svcne	0x001f1f1f
 8005c68:	1f1f1f1f 	svcne	0x001f1f1f
 8005c6c:	1f1fe0e0 	svcne	0x001fe0e0
 8005c70:	1f1f1f1f 	svcne	0x001f1f1f
 8005c74:	fa1f1e1f 	blx	87cd4f8 <__flash_sram_init_src_addr+0x7be818>
 8005c78:	f81f1f10 			; <UNDEFINED> instruction: 0xf81f1f10
 8005c7c:	1f19101f 	svcne	0x0019101f
 8005c80:	f2e0e0e0 	vmla.i32	d30, d16, d0[1]
 8005c84:	1a1f1f1f 	bne	87cd908 <__flash_sram_init_src_addr+0x7bec28>
 8005c88:	1ee01f1f 	mcrne	15, 7, r1, cr0, cr15, {0}
 8005c8c:	1f161f1f 	svcne	0x00161f1f
 8005c90:	1dea1f1f 	stclne	15, cr1, [sl, #124]!	; 0x7c
 8005c94:	18e0e0e0 	stmiane	r0!, {r5, r6, r7, sp, lr, pc}^
 8005c98:	1f0b1fe0 	svcne	0x000b1fe0
 8005c9c:	0c1fe013 	ldceq	0, cr14, [pc], {19}
 8005ca0:	1f1a1f1f 	svcne	0x001a1f1f
 8005ca4:	e016f614 	ands	pc, r6, r4, lsl r6	; <UNPREDICTABLE>
 8005ca8:	1ff0e0e0 	svcne	0x00f0e0e0
 8005cac:	051e000a 	ldreq	r0, [lr, #-10]
 8005cb0:	0819e0fd 	ldmdaeq	r9, {r0, r2, r3, r4, r5, r6, r7, sp, lr, pc}
 8005cb4:	0401ea03 	streq	lr, [r1], #-2563	; 0xfffff5fd
 8005cb8:	e0e3e0e0 	rsc	lr, r3, r0, ror #1
 8005cbc:	fa01e0e0 	blx	807e044 <__flash_sram_init_src_addr+0x6f364>
 8005cc0:	031ffe09 	tsteq	pc, #9, 28	; 0x90	; <UNPREDICTABLE>
 8005cc4:	e0e016e0 	rsc	r1, r0, r0, ror #13
 8005cc8:	e0f9e0e0 	rscs	lr, r9, r0, ror #1
 8005ccc:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 8005cd0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005cd4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005cd8:	e3e0f4e0 	mvn	pc, #224, 8	; 0xe0000000
 8005cdc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005ce0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005ce4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005ce8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005cec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005cf0:	e0e0e0f6 	strd	lr, [r0], #6	; <UNPREDICTABLE>
 8005cf4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005cf8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005cfc:	eae0e0e0 	b	783e084 <__flash_size+0x77be084>
 8005d00:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005d04:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005d08:	e014f2e0 	ands	pc, r4, r0, ror #5
 8005d0c:	1ffae0e0 	svcne	0x00fae0e0
 8005d10:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005d14:	e0ece01f 	rsc	lr, ip, pc, lsl r0
 8005d18:	0700e3e0 	streq	lr, [r0, -r0, ror #7]
 8005d1c:	051ae317 	ldreq	lr, [sl, #-791]	; 0xfffffce9
 8005d20:	e31fe0e0 	tst	pc, #224	; 0xe0
 8005d24:	ece00810 	stcl	8, cr0, [r0], #64	; 0x40
 8005d28:	e315e00c 	tst	r5, #12
 8005d2c:	e00fe30d 	and	lr, pc, sp, lsl #6
 8005d30:	03f0091f 	mvnseq	r0, #507904	; 0x7c000
 8005d34:	1f1fe0e0 	svcne	0x001fe0e0
 8005d38:	1f1f1f1f 	svcne	0x001f1f1f
 8005d3c:	1f1f1f1f 	svcne	0x001f1f1f
 8005d40:	1f1f1f1f 	svcne	0x001f1f1f
 8005d44:	0f050d1f 	svceq	0x00050d1f
 8005d48:	1f1fe0e0 	svcne	0x001fe0e0
 8005d4c:	1f1f1f1f 	svcne	0x001f1f1f
 8005d50:	1f1f1f1f 	svcne	0x001f1f1f
 8005d54:	1f1f1f1f 	svcne	0x001f1f1f
 8005d58:	0fe31f1f 	svceq	0x00e31f1f
 8005d5c:	1f1fe0e0 	svcne	0x001fe0e0
 8005d60:	1f1f1f1f 	svcne	0x001f1f1f
 8005d64:	1f1f1f1f 	svcne	0x001f1f1f
 8005d68:	1f1f1f1f 	svcne	0x001f1f1f
 8005d6c:	19e00a1f 	stmibne	r0!, {r0, r1, r2, r3, r4, r9, fp}^
 8005d70:	1f1fe0e0 	svcne	0x001fe0e0
 8005d74:	1f1f1f15 	svcne	0x001f1f15
 8005d78:	1f1f1f1f 	svcne	0x001f1f1f
 8005d7c:	1b1f191a 	blne	87cc1ec <__flash_sram_init_src_addr+0x7bd50c>
 8005d80:	1fece01f 	svcne	0x00ece01f
 8005d84:	1010e0e0 	andsne	lr, r0, r0, ror #1
 8005d88:	0e1f1514 	mrceq	5, 0, r1, cr15, cr4, {0}
 8005d8c:	f81b0b1f 			; <UNDEFINED> instruction: 0xf81b0b1f
 8005d90:	e0e0e3e0 	rsc	lr, r0, r0, ror #7
 8005d94:	f9e0e0e0 			; <UNDEFINED> instruction: 0xf9e0e0e0
 8005d98:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005d9c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005da0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005da4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005da8:	1f1f1fe0 	svcne	0x001f1fe0
 8005dac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005db0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005db4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005db8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005dbc:	1f1f1fe0 	svcne	0x001f1fe0
 8005dc0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005dc4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005dc8:	e0e0f6e0 	rsc	pc, r0, r0, ror #13
 8005dcc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005dd0:	1f1f1fe0 	svcne	0x001f1fe0
 8005dd4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005dd8:	00e0e0e0 	rsceq	lr, r0, r0, ror #1
 8005ddc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005de0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005de4:	1f1f1eea 	svcne	0x001f1eea
 8005de8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005dec:	eae0e0e0 	b	783e174 <__flash_size+0x77be174>
 8005df0:	e0e006e0 	rsc	r0, r0, r0, ror #13
 8005df4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005df8:	ef1f1fe0 	svc	0x001f1fe0
 8005dfc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005e00:	f9e0e0e0 			; <UNDEFINED> instruction: 0xf9e0e0e0
 8005e04:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005e08:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005e0c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005e10:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005e14:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005e18:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005e1c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005e20:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005e24:	00000000 	andeq	r0, r0, r0
 8005e28:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005e2c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005e30:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005e34:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005e38:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005e3c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005e40:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005e44:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005e48:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005e4c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005e50:	1f1f1fe0 	svcne	0x001f1fe0
 8005e54:	1f1f1f1f 	svcne	0x001f1f1f
 8005e58:	1f1f1f1f 	svcne	0x001f1f1f
 8005e5c:	1f1f1f1f 	svcne	0x001f1f1f
 8005e60:	1f1f1f1f 	svcne	0x001f1f1f
 8005e64:	1f1f1fe0 	svcne	0x001f1fe0
 8005e68:	1f1f1f1f 	svcne	0x001f1f1f
 8005e6c:	1f1f1f1f 	svcne	0x001f1f1f
 8005e70:	1f1f1f1f 	svcne	0x001f1f1f
 8005e74:	1f1f1f1f 	svcne	0x001f1f1f
 8005e78:	1f0d1fe0 	svcne	0x000d1fe0
 8005e7c:	1f1f1f1f 	svcne	0x001f1f1f
 8005e80:	1f1f1d1f 	svcne	0x001f1d1f
 8005e84:	1f1f1f1f 	svcne	0x001f1f1f
 8005e88:	181f1f1f 	ldmdane	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 8005e8c:	161f1fe0 	ldrne	r1, [pc], -r0, ror #31
 8005e90:	1f1f1f1f 	svcne	0x001f1f1f
 8005e94:	1f1f1f1f 	svcne	0x001f1f1f
 8005e98:	1f1f1f1f 	svcne	0x001f1f1f
 8005e9c:	0d121f1f 	ldceq	15, cr1, [r2, #-124]	; 0xffffff84
 8005ea0:	1f1f1fe0 	svcne	0x001f1fe0
 8005ea4:	1f1f1f1f 	svcne	0x001f1f1f
 8005ea8:	001f1f1f 	andseq	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8005eac:	1f151a1f 	svcne	0x00151a1f
 8005eb0:	1f1f0dfa 	svcne	0x001f0dfa
 8005eb4:	1f1fe0e0 	svcne	0x001fe0e0
 8005eb8:	1f1f1f18 	svcne	0x001f1f18
 8005ebc:	fc0f1f05 	stc2	15, cr1, [pc], {5}
 8005ec0:	e31f1209 	tst	pc, #-1879048192	; 0x90000000
 8005ec4:	17f40019 			; <UNDEFINED> instruction: 0x17f40019
 8005ec8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005ecc:	e0e0140e 	rsc	r1, r0, lr, lsl #8
 8005ed0:	03f0e6f4 	mvnseq	lr, #244, 12	; 0xf400000
 8005ed4:	e0e0ff13 	rsc	pc, r0, r3, lsl pc	; <UNPREDICTABLE>
 8005ed8:	00fae3ea 	rscseq	lr, sl, sl, ror #7
 8005edc:	e0e3e0e0 	rsc	lr, r3, r0, ror #1
 8005ee0:	e0e0f60d 	rsc	pc, r0, sp, lsl #12
 8005ee4:	ec17e3e0 	ldc	3, cr14, [r7], {224}	; 0xe0
 8005ee8:	e0e0fef0 	strd	pc, [r0], #224	; 0xe0	; <UNPREDICTABLE>
 8005eec:	f411eae0 			; <UNDEFINED> instruction: 0xf411eae0
 8005ef0:	1be0e0e0 	blne	783e278 <__flash_size+0x77be278>
 8005ef4:	1ffe1a12 	svcne	0x00fe1a12
 8005ef8:	141e1f01 	ldrne	r1, [lr], #-3841	; 0xfffff0ff
 8005efc:	180d13f8 	stmdane	sp, {r3, r4, r5, r6, r7, r8, r9, ip}
 8005f00:	ef041c1f 	svc	0x00041c1f
 8005f04:	1c1f1fe0 	ldcne	15, cr1, [pc], {224}	; 0xe0
 8005f08:	08e01914 	stmiaeq	r0!, {r2, r4, r8, fp, ip}^
 8005f0c:	0f071f1f 	svceq	0x00071f1f
 8005f10:	1f1fe308 	svcne	0x001fe308
 8005f14:	0b1a1f1f 	bleq	868db98 <__flash_sram_init_src_addr+0x67eeb8>
 8005f18:	1f1f1fe0 	svcne	0x001f1fe0
 8005f1c:	1fe01f1c 	svcne	0x00e01f1c
 8005f20:	141fe3f4 	ldrne	lr, [pc], #-1012	; 8005f28 <INPUT_MATRIX+0x12b8>
 8005f24:	1f1f0c17 	svcne	0x001f0c17
 8005f28:	1f1e0a1c 	svcne	0x001e0a1c
 8005f2c:	1f1f1fe0 	svcne	0x001f1fe0
 8005f30:	1a1f1f1f 	bne	87cdbb4 <__flash_sram_init_src_addr+0x7beed4>
 8005f34:	1f1f1f1f 	svcne	0x001f1f1f
 8005f38:	1f1f1f1f 	svcne	0x001f1f1f
 8005f3c:	1f1f1f1f 	svcne	0x001f1f1f
 8005f40:	1f1f1fe0 	svcne	0x001f1fe0
 8005f44:	1f1f1f1f 	svcne	0x001f1f1f
 8005f48:	1f1f1f1f 	svcne	0x001f1f1f
 8005f4c:	1f1f1f1f 	svcne	0x001f1f1f
 8005f50:	1f1f1c1f 	svcne	0x001f1c1f
 8005f54:	1f1f1fe0 	svcne	0x001f1fe0
 8005f58:	1f1f1f1f 	svcne	0x001f1f1f
 8005f5c:	1f1f1f1f 	svcne	0x001f1f1f
 8005f60:	1f1f1f1f 	svcne	0x001f1f1f
 8005f64:	1f1f1f1f 	svcne	0x001f1f1f
 8005f68:	1f1f1fe0 	svcne	0x001f1fe0
 8005f6c:	1f1f1f1f 	svcne	0x001f1f1f
 8005f70:	1f1f1f1f 	svcne	0x001f1f1f
 8005f74:	1f1f1f1f 	svcne	0x001f1f1f
 8005f78:	1f1f1f1f 	svcne	0x001f1f1f
 8005f7c:	1f1f1fe0 	svcne	0x001f1fe0
 8005f80:	1f1f1f1f 	svcne	0x001f1f1f
 8005f84:	f61f1f1f 			; <UNDEFINED> instruction: 0xf61f1f1f
 8005f88:	e0e01fe0 	rsc	r1, r0, r0, ror #31
 8005f8c:	1f16e014 	svcne	0x0016e014
 8005f90:	e0f81fe0 	rscs	r1, r8, r0, ror #31
 8005f94:	1fe0e01f 	svcne	0x00e0e01f
 8005f98:	e0e0f9e0 	rsc	pc, r0, r0, ror #19
 8005f9c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005fa0:	1f1f1f1f 	svcne	0x001f1f1f
 8005fa4:	e0e0f4e0 	rsc	pc, r0, r0, ror #9
 8005fa8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005fac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005fb0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005fb4:	1f1f1fe0 	svcne	0x001f1fe0
 8005fb8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005fbc:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 8005fc0:	e0e0ef08 	rsc	lr, r0, r8, lsl #30
 8005fc4:	fce0e0e0 	stc2l	0, cr14, [r0], #896	; 0x380
 8005fc8:	1f1f1f18 	svcne	0x001f1f18
 8005fcc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005fd0:	1fe0e0e0 	svcne	0x00e0e0e0
 8005fd4:	e0e0e0f6 	strd	lr, [r0], #6	; <UNPREDICTABLE>
 8005fd8:	09e6e0e0 	stmibeq	r6!, {r5, r6, r7, sp, lr, pc}^
 8005fdc:	1f1f1f1f 	svcne	0x001f1f1f
 8005fe0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8005fe4:	16e0e0e0 	strbtne	lr, [r0], r0, ror #1
 8005fe8:	e0e0e0ec 	rsc	lr, r0, ip, ror #1
 8005fec:	0ee0e0e0 	cdpeq	0, 14, cr14, cr0, cr0, {7}
 8005ff0:	1f1f1f0e 	svcne	0x001f1f0e
 8005ff4:	e000e0e0 	and	lr, r0, r0, ror #1
 8005ff8:	1ff4e0e0 	svcne	0x00f4e0e0
 8005ffc:	e0e0e0fc 	strd	lr, [r0], #12	; <UNPREDICTABLE>
 8006000:	e0e0e0fa 	strd	lr, [r0], #10	; <UNPREDICTABLE>
 8006004:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006008:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800600c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006010:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006014:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006018:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800601c:	00000000 	andeq	r0, r0, r0
 8006020:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006024:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006028:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800602c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006030:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006034:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006038:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800603c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006040:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006044:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006048:	1f1f1fe0 	svcne	0x001f1fe0
 800604c:	1f1f1f1f 	svcne	0x001f1f1f
 8006050:	1f1f1a1f 	svcne	0x001f1a1f
 8006054:	1f1f1f1f 	svcne	0x001f1f1f
 8006058:	1f1f1f1f 	svcne	0x001f1f1f
 800605c:	1f1f1fe0 	svcne	0x001f1fe0
 8006060:	1f1f1f1f 	svcne	0x001f1f1f
 8006064:	10fa1f1e 	rscsne	r1, sl, lr, lsl pc
 8006068:	1ff81f1f 	svcne	0x00f81f1f
 800606c:	1f1f1910 	svcne	0x001f1910
 8006070:	1ff2e0e0 	svcne	0x00f2e0e0
 8006074:	1f1a1f1f 	svcne	0x001a1f1f
 8006078:	1f1ee01f 	svcne	0x001ee01f
 800607c:	1f1f161f 	svcne	0x001f161f
 8006080:	111dea1f 	tstne	sp, pc, lsl sl
 8006084:	e018e0e0 	ands	lr, r8, r0, ror #1
 8006088:	131f0b1f 	tstne	pc, #31744	; 0x7c00
 800608c:	1f0c1fe0 	svcne	0x000c1fe0
 8006090:	141f1a1f 	ldrne	r1, [pc], #-2591	; 8006098 <INPUT_MATRIX+0x1428>
 8006094:	f2e016f6 			; <UNDEFINED> instruction: 0xf2e016f6
 8006098:	0a1ff0e0 	beq	8802420 <__flash_sram_init_src_addr+0x7f3740>
 800609c:	fd051e00 	stc2	14, cr1, [r5, #-0]
 80060a0:	030819e0 	movweq	r1, #35296	; 0x89e0
 80060a4:	e00401ea 	and	r0, r4, sl, ror #3
 80060a8:	e3e0e3e0 	mvn	lr, #224, 6	; 0x80000003
 80060ac:	09fa01e0 	ldmibeq	sl!, {r5, r6, r7, r8}^
 80060b0:	e0031ffe 	strd	r1, [r3], -lr
 80060b4:	e0e0e016 	rsc	lr, r0, r6, lsl r0
 80060b8:	e0e0f9e0 	rsc	pc, r0, r0, ror #19
 80060bc:	fde3e0e0 	stc2l	0, cr14, [r3, #896]!	; 0x380
 80060c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80060c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80060c8:	e0e3e0f4 	strd	lr, [r3], #4	; <UNPREDICTABLE>
 80060cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80060d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80060d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80060d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80060dc:	f6e0e0e0 			; <UNDEFINED> instruction: 0xf6e0e0e0
 80060e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80060e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80060e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80060ec:	e0eae0e0 	rsc	lr, sl, r0, ror #1
 80060f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80060f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80060f8:	e0e014f2 	strd	r1, [r0], #66	; 0x42	; <UNPREDICTABLE>
 80060fc:	e01ffae0 	ands	pc, pc, r0, ror #21
 8006100:	1fe0e0e0 	svcne	0x00e0e0e0
 8006104:	e0e0ece0 	rsc	lr, r0, r0, ror #25
 8006108:	170700e3 	strne	r0, [r7, -r3, ror #1]
 800610c:	e0051ae3 	and	r1, r5, r3, ror #21
 8006110:	10e31fe0 	rscne	r1, r3, r0, ror #31
 8006114:	0cece008 	stcleq	0, cr14, [ip], #32
 8006118:	0de315e0 	cfstr64eq	mvdx1, [r3, #896]!	; 0x380
 800611c:	1fe00fe3 	svcne	0x00e00fe3
 8006120:	f803f009 			; <UNDEFINED> instruction: 0xf803f009
 8006124:	1f1f1fe0 	svcne	0x001f1fe0
 8006128:	1f1f1f1f 	svcne	0x001f1f1f
 800612c:	1f1f1f1f 	svcne	0x001f1f1f
 8006130:	1f1f1f1f 	svcne	0x001f1f1f
 8006134:	1f0f050d 	svcne	0x000f050d
 8006138:	1f1f1fe0 	svcne	0x001f1fe0
 800613c:	1f1f1f1f 	svcne	0x001f1f1f
 8006140:	1f1f1f1f 	svcne	0x001f1f1f
 8006144:	1f1f1f1f 	svcne	0x001f1f1f
 8006148:	1b0fe31f 	blne	83fedcc <__flash_sram_init_src_addr+0x3f00ec>
 800614c:	1f1f1fe0 	svcne	0x001f1fe0
 8006150:	1f1f1f1f 	svcne	0x001f1f1f
 8006154:	1f1f1f1f 	svcne	0x001f1f1f
 8006158:	1f1f1f1f 	svcne	0x001f1f1f
 800615c:	0619e00a 	ldreq	lr, [r9], -sl
 8006160:	151f1fe0 	ldrne	r1, [pc, #-4064]	; 8005188 <INPUT_MATRIX+0x518>
 8006164:	1f1f1f1f 	svcne	0x001f1f1f
 8006168:	1a1f1f1f 	bne	87cddec <__flash_sram_init_src_addr+0x7bf10c>
 800616c:	1f1b1f19 	svcne	0x001b1f19
 8006170:	1f1fece0 	svcne	0x001fece0
 8006174:	141010e0 	ldrne	r1, [r0], #-224	; 0xffffff20
 8006178:	1f0e1f15 	svcne	0x000e1f15
 800617c:	e0f81b0b 	rscs	r1, r8, fp, lsl #22
 8006180:	e0e0e0e3 	rsc	lr, r0, r3, ror #1
 8006184:	1ff9e0e0 	svcne	0x00f9e0e0
 8006188:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800618c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006190:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006194:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006198:	1f1f1f1f 	svcne	0x001f1f1f
 800619c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80061a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80061a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80061a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80061ac:	1f1f1f1f 	svcne	0x001f1f1f
 80061b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80061b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80061b8:	e0e0e0f6 	strd	lr, [r0], #6	; <UNPREDICTABLE>
 80061bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80061c0:	1f1f1f1f 	svcne	0x001f1f1f
 80061c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80061c8:	e000e0e0 	and	lr, r0, r0, ror #1
 80061cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80061d0:	eae0e0e0 	b	783e558 <__flash_size+0x77be558>
 80061d4:	171f1f1e 			; <UNDEFINED> instruction: 0x171f1f1e
 80061d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80061dc:	e0eae0e0 	rsc	lr, sl, r0, ror #1
 80061e0:	e0e0e006 	rsc	lr, r0, r6
 80061e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80061e8:	f6ef1f1f 			; <UNDEFINED> instruction: 0xf6ef1f1f
 80061ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80061f0:	e0f9e0e0 	rscs	lr, r9, r0, ror #1
 80061f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80061f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80061fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006200:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006204:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006208:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800620c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006210:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006214:	00000000 	andeq	r0, r0, r0
 8006218:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800621c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006220:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006224:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006228:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800622c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006230:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006234:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006238:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800623c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006240:	1f1f1f1f 	svcne	0x001f1f1f
 8006244:	1f1f1f1f 	svcne	0x001f1f1f
 8006248:	1f1f1f1f 	svcne	0x001f1f1f
 800624c:	1f1f1f1f 	svcne	0x001f1f1f
 8006250:	1f1f1f1f 	svcne	0x001f1f1f
 8006254:	1f1f1f1f 	svcne	0x001f1f1f
 8006258:	1f1f1f1f 	svcne	0x001f1f1f
 800625c:	1f1f1f1f 	svcne	0x001f1f1f
 8006260:	1f1f1f1f 	svcne	0x001f1f1f
 8006264:	1f1f1f1f 	svcne	0x001f1f1f
 8006268:	1f1f0d1f 	svcne	0x001f0d1f
 800626c:	1f1f1f1f 	svcne	0x001f1f1f
 8006270:	1f1f1f1d 	svcne	0x001f1f1d
 8006274:	1f1f1f1f 	svcne	0x001f1f1f
 8006278:	1f181f1f 	svcne	0x00181f1f
 800627c:	1f161f1f 	svcne	0x00161f1f
 8006280:	1f1f1f1f 	svcne	0x001f1f1f
 8006284:	1f1f1f1f 	svcne	0x001f1f1f
 8006288:	1f1f1f1f 	svcne	0x001f1f1f
 800628c:	1f0d121f 	svcne	0x000d121f
 8006290:	1f1f1f1f 	svcne	0x001f1f1f
 8006294:	1f1f1f1f 	svcne	0x001f1f1f
 8006298:	1f001f1f 	svcne	0x00001f1f
 800629c:	fa1f151a 	blx	87cb70c <__flash_sram_init_src_addr+0x7bca2c>
 80062a0:	1f1f1f0d 	svcne	0x001f1f0d
 80062a4:	181f1fe0 	ldmdane	pc, {r5, r6, r7, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 80062a8:	051f1f1f 	ldreq	r1, [pc, #-3871]	; 8005391 <INPUT_MATRIX+0x721>
 80062ac:	09fc0f1f 	ldmibeq	ip!, {r0, r1, r2, r3, r4, r8, r9, sl, fp}^
 80062b0:	19e31f12 	stmibne	r3!, {r1, r4, r8, r9, sl, fp, ip}^
 80062b4:	1d17f400 	cfldrsne	mvf15, [r7, #-0]
 80062b8:	0ee0e0e0 	cdpeq	0, 14, cr14, cr0, cr0, {7}
 80062bc:	f4e0e014 	vld1.8			; <UNDEFINED> instruction: 0xf4e0e014
 80062c0:	1303f0e6 	movwne	pc, #12518	; 0x30e6	; <UNPREDICTABLE>
 80062c4:	eae0e0ff 	b	783e6c8 <__flash_size+0x77be6c8>
 80062c8:	f800fae3 			; <UNDEFINED> instruction: 0xf800fae3
 80062cc:	0de0e3e0 	stcleq	3, cr14, [r0, #896]!	; 0x380
 80062d0:	e0e0e0f6 	strd	lr, [r0], #6	; <UNPREDICTABLE>
 80062d4:	f0ec17e3 			; <UNDEFINED> instruction: 0xf0ec17e3
 80062d8:	e0e0e0fe 	strd	lr, [r0], #14	; <UNPREDICTABLE>
 80062dc:	00f411ea 	rscseq	r1, r4, sl, ror #3
 80062e0:	121be0e0 	andsne	lr, fp, #224	; 0xe0
 80062e4:	011ffe1a 	tsteq	pc, sl, lsl lr	; <UNPREDICTABLE>
 80062e8:	f8141e1f 			; <UNDEFINED> instruction: 0xf8141e1f
 80062ec:	1f180d13 	svcne	0x00180d13
 80062f0:	ffef041c 			; <UNDEFINED> instruction: 0xffef041c
 80062f4:	141c1f1f 	ldrne	r1, [ip], #-3871	; 0xfffff0e1
 80062f8:	1f08e019 	svcne	0x0008e019
 80062fc:	080f071f 	stmdaeq	pc, {r0, r1, r2, r3, r4, r8, r9, sl}	; <UNPREDICTABLE>
 8006300:	1f1f1fe3 	svcne	0x001f1fe3
 8006304:	100b1a1f 	andne	r1, fp, pc, lsl sl
 8006308:	1c1f1f1f 	ldcne	15, cr1, [pc], {31}
 800630c:	f41fe01f 			; <UNDEFINED> instruction: 0xf41fe01f
 8006310:	17141fe3 	ldrne	r1, [r4, -r3, ror #31]
 8006314:	1c1f1f0c 	ldcne	15, cr1, [pc], {12}
 8006318:	191f1e0a 	ldmdbne	pc, {r1, r3, r9, sl, fp, ip}	; <UNPREDICTABLE>
 800631c:	1f1f1f1f 	svcne	0x001f1f1f
 8006320:	1f1a1f1f 	svcne	0x001a1f1f
 8006324:	1f1f1f1f 	svcne	0x001f1f1f
 8006328:	1f1f1f1f 	svcne	0x001f1f1f
 800632c:	1f1f1f1f 	svcne	0x001f1f1f
 8006330:	1f1f1f1f 	svcne	0x001f1f1f
 8006334:	1f1f1f1f 	svcne	0x001f1f1f
 8006338:	1f1f1f1f 	svcne	0x001f1f1f
 800633c:	1f1f1f1f 	svcne	0x001f1f1f
 8006340:	1f1f1f1c 	svcne	0x001f1f1c
 8006344:	1f1f1f1f 	svcne	0x001f1f1f
 8006348:	1f1f1f1f 	svcne	0x001f1f1f
 800634c:	1f1f1f1f 	svcne	0x001f1f1f
 8006350:	1f1f1f1f 	svcne	0x001f1f1f
 8006354:	1f1f1f1f 	svcne	0x001f1f1f
 8006358:	1f1f1f1f 	svcne	0x001f1f1f
 800635c:	1f1f1f1f 	svcne	0x001f1f1f
 8006360:	1f1f1f1f 	svcne	0x001f1f1f
 8006364:	1f1f1f1f 	svcne	0x001f1f1f
 8006368:	1f1f1f1f 	svcne	0x001f1f1f
 800636c:	1f1f1f1f 	svcne	0x001f1f1f
 8006370:	1f1f1f1f 	svcne	0x001f1f1f
 8006374:	e0f61f1f 	rscs	r1, r6, pc, lsl pc
 8006378:	14e0e01f 	strbtne	lr, [r0], #31
 800637c:	1b1f16e0 	blne	87cbf04 <__flash_sram_init_src_addr+0x7bd224>
 8006380:	1fe0f81f 	svcne	0x00e0f81f
 8006384:	e01fe0e0 	ands	lr, pc, r0, ror #1
 8006388:	e0e0e0f9 	strd	lr, [r0], #9	; <UNPREDICTABLE>
 800638c:	1fe0e0e0 	svcne	0x00e0e0e0
 8006390:	1f1f1f1f 	svcne	0x001f1f1f
 8006394:	e0e0e0f4 	strd	lr, [r0], #4	; <UNPREDICTABLE>
 8006398:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800639c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80063a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80063a4:	1f1f1f1f 	svcne	0x001f1f1f
 80063a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80063ac:	08e3e0e0 	stmiaeq	r3!, {r5, r6, r7, sp, lr, pc}^
 80063b0:	e0e0e0ef 	rsc	lr, r0, pc, ror #1
 80063b4:	18fce0e0 	ldmne	ip!, {r5, r6, r7, sp, lr, pc}^
 80063b8:	1f1f1f1f 	svcne	0x001f1f1f
 80063bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80063c0:	f61fe0e0 			; <UNDEFINED> instruction: 0xf61fe0e0
 80063c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80063c8:	1f09e6e0 	svcne	0x0009e6e0
 80063cc:	1f1f1f1f 	svcne	0x001f1f1f
 80063d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80063d4:	ec16e0e0 	ldc	0, cr14, [r6], {224}	; 0xe0
 80063d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80063dc:	0e0ee0e0 	cdpeq	0, 0, cr14, cr14, cr0, {7}
 80063e0:	1f1f1f1f 	svcne	0x001f1f1f
 80063e4:	e0e000e0 	rsc	r0, r0, r0, ror #1
 80063e8:	fc1ff4e0 	ldc2	4, cr15, [pc], {224}	; 0xe0
 80063ec:	fae0e0e0 	blx	783e774 <__flash_size+0x77be774>
 80063f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80063f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80063f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80063fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006400:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006404:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006408:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800640c:	00000000 	andeq	r0, r0, r0
 8006410:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006414:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006418:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800641c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006420:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006424:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006428:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800642c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006430:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006434:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006438:	1f1f1f1f 	svcne	0x001f1f1f
 800643c:	1f1f1f1f 	svcne	0x001f1f1f
 8006440:	1f1f1f1a 	svcne	0x001f1f1a
 8006444:	1f1f1f1f 	svcne	0x001f1f1f
 8006448:	1f1f1f1f 	svcne	0x001f1f1f
 800644c:	1f1f1f1f 	svcne	0x001f1f1f
 8006450:	1e1f1f1f 	mrcne	15, 0, r1, cr15, cr15, {0}
 8006454:	1f10fa1f 	svcne	0x0010fa1f
 8006458:	101ff81f 	andsne	pc, pc, pc, lsl r8	; <UNPREDICTABLE>
 800645c:	0f1f1f19 	svceq	0x001f1f19
 8006460:	1f1ff2e0 	svcne	0x001ff2e0
 8006464:	1f1f1a1f 	svcne	0x001f1a1f
 8006468:	1f1f1ee0 	svcne	0x001f1ee0
 800646c:	1f1f1f16 	svcne	0x001f1f16
 8006470:	16111dea 	ldrne	r1, [r1], -sl, ror #27
 8006474:	1fe018e0 	svcne	0x00e018e0
 8006478:	e0131f0b 	ands	r1, r3, fp, lsl #30
 800647c:	1f1f0c1f 	svcne	0x001f0c1f
 8006480:	f6141f1a 			; <UNDEFINED> instruction: 0xf6141f1a
 8006484:	f2f2e016 	vshr.s32	d30, d6, #14
 8006488:	000a1ff0 	strdeq	r1, [sl], -r0
 800648c:	e0fd051e 	rscs	r0, sp, lr, lsl r5
 8006490:	ea030819 	b	80c84fc <__flash_sram_init_src_addr+0xb981c>
 8006494:	e0e00401 	rsc	r0, r0, r1, lsl #8
 8006498:	fce3e0e3 	stc2l	0, cr14, [r3], #908	; 0x38c
 800649c:	fe09fa01 	vseleq.f32	s30, s18, s2
 80064a0:	16e0031f 	usatne	r0, #0, pc, lsl #6	; <UNPREDICTABLE>
 80064a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80064a8:	e0e0e0f9 	strd	lr, [r0], #9	; <UNPREDICTABLE>
 80064ac:	e0fde3e0 	rscs	lr, sp, r0, ror #7
 80064b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80064b4:	f4e0e0e0 	vld1.8	{d30[7]}, [r0], r0
 80064b8:	e0e0e3e0 	rsc	lr, r0, r0, ror #7
 80064bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80064c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80064c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80064c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80064cc:	e0f6e0e0 	rscs	lr, r6, r0, ror #1
 80064d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80064d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80064d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80064dc:	e0e0eae0 	rsc	lr, r0, r0, ror #21
 80064e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80064e4:	f2e0e0e0 	vmla.i32	d30, d16, d0[1]
 80064e8:	e0e0e014 	rsc	lr, r0, r4, lsl r0
 80064ec:	e0e01ffa 	strd	r1, [r0], #250	; 0xfa	; <UNPREDICTABLE>
 80064f0:	e01fe0e0 	ands	lr, pc, r0, ror #1
 80064f4:	e3e0e0ec 	mvn	lr, #236	; 0xec
 80064f8:	e3170700 	tst	r7, #0, 14
 80064fc:	f4e0051a 	vld2.16	{d16[0],d17[0]}, [r0 :32], sl
 8006500:	0810e31f 	ldmdaeq	r0, {r0, r1, r2, r3, r4, r8, r9, sp, lr, pc}
 8006504:	e00cece0 	and	lr, ip, r0, ror #25
 8006508:	e30de315 	movw	lr, #54037	; 0xd315
 800650c:	091fe00f 	ldmdbeq	pc, {r0, r1, r2, r3, sp, lr, pc}	; <UNPREDICTABLE>
 8006510:	e3f803f0 	mvns	r0, #240, 6	; 0xc0000003
 8006514:	1f1f1f1f 	svcne	0x001f1f1f
 8006518:	1f1f1f1f 	svcne	0x001f1f1f
 800651c:	1f1f1f1f 	svcne	0x001f1f1f
 8006520:	0d1f1f1f 	ldceq	15, cr1, [pc, #-124]	; 80064ac <INPUT_MATRIX+0x183c>
 8006524:	1f1f0f05 	svcne	0x001f0f05
 8006528:	1f1f1f1f 	svcne	0x001f1f1f
 800652c:	1f1f1f1f 	svcne	0x001f1f1f
 8006530:	1f1f1f1f 	svcne	0x001f1f1f
 8006534:	1f1f1f1f 	svcne	0x001f1f1f
 8006538:	1f1b0fe3 	svcne	0x001b0fe3
 800653c:	1f1f1f1f 	svcne	0x001f1f1f
 8006540:	1f1f1f1f 	svcne	0x001f1f1f
 8006544:	1f1f1f1f 	svcne	0x001f1f1f
 8006548:	0a1f1f1f 	beq	87ce1cc <__flash_sram_init_src_addr+0x7bf4ec>
 800654c:	1f0619e0 	svcne	0x000619e0
 8006550:	1f151f1f 	svcne	0x00151f1f
 8006554:	1f1f1f1f 	svcne	0x001f1f1f
 8006558:	191a1f1f 	ldmdbne	sl, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}
 800655c:	e01f1b1f 	ands	r1, pc, pc, lsl fp	; <UNPREDICTABLE>
 8006560:	1f1f1fec 	svcne	0x001f1fec
 8006564:	15141010 	ldrne	r1, [r4, #-16]
 8006568:	0b1f0e1f 	bleq	87c9dec <__flash_sram_init_src_addr+0x7bb10c>
 800656c:	e3e0f81b 	mvn	pc, #1769472	; 0x1b0000
 8006570:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006574:	e01ff9e0 	ands	pc, pc, r0, ror #19
 8006578:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800657c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006580:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006584:	1fe0e0e0 	svcne	0x00e0e0e0
 8006588:	1f1f1f1f 	svcne	0x001f1f1f
 800658c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006590:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006594:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006598:	1fe0e0e0 	svcne	0x00e0e0e0
 800659c:	1f1f1f1f 	svcne	0x001f1f1f
 80065a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80065a4:	f6e0e0e0 			; <UNDEFINED> instruction: 0xf6e0e0e0
 80065a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80065ac:	1fe0e0e0 	svcne	0x00e0e0e0
 80065b0:	1f1f1f1f 	svcne	0x001f1f1f
 80065b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80065b8:	e0e000e0 	rsc	r0, r0, r0, ror #1
 80065bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80065c0:	1eeae0e0 	cdpne	0, 14, cr14, cr10, cr0, {7}
 80065c4:	1e171f1f 	mrcne	15, 0, r1, cr7, cr15, {0}
 80065c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80065cc:	06e0eae0 	strbteq	lr, [r0], r0, ror #21
 80065d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80065d4:	1fe0e0e0 	svcne	0x00e0e0e0
 80065d8:	e0f6ef1f 	rscs	lr, r6, pc, lsl pc
 80065dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80065e0:	e0e0f9e0 	rsc	pc, r0, r0, ror #19
 80065e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80065e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80065ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80065f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80065f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80065f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80065fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006600:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006604:	00000000 	andeq	r0, r0, r0
 8006608:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800660c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006610:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006614:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006618:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800661c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006620:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006624:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006628:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800662c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006630:	1f1f1f1f 	svcne	0x001f1f1f
 8006634:	1f1f1f1f 	svcne	0x001f1f1f
 8006638:	1f1f1f1f 	svcne	0x001f1f1f
 800663c:	1f1f1f1f 	svcne	0x001f1f1f
 8006640:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8006644:	1f1f1f1f 	svcne	0x001f1f1f
 8006648:	1f1f1f1f 	svcne	0x001f1f1f
 800664c:	1f1f1f1f 	svcne	0x001f1f1f
 8006650:	1f1f1f1f 	svcne	0x001f1f1f
 8006654:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8006658:	1f1f1f0d 	svcne	0x001f1f0d
 800665c:	1d1f1f1f 	ldcne	15, cr1, [pc, #-124]	; 80065e8 <INPUT_MATRIX+0x1978>
 8006660:	1f1f1f1f 	svcne	0x001f1f1f
 8006664:	1f1f1f1f 	svcne	0x001f1f1f
 8006668:	e01f181f 	ands	r1, pc, pc, lsl r8	; <UNPREDICTABLE>
 800666c:	1f1f161f 	svcne	0x001f161f
 8006670:	1f1f1f1f 	svcne	0x001f1f1f
 8006674:	1f1f1f1f 	svcne	0x001f1f1f
 8006678:	1f1f1f1f 	svcne	0x001f1f1f
 800667c:	e01f0d12 	ands	r0, pc, r2, lsl sp	; <UNPREDICTABLE>
 8006680:	1f1f1f1f 	svcne	0x001f1f1f
 8006684:	1f1f1f1f 	svcne	0x001f1f1f
 8006688:	1a1f001f 	bne	87c670c <__flash_sram_init_src_addr+0x7b7a2c>
 800668c:	0dfa1f15 	ldcleq	15, cr1, [sl, #84]!	; 0x54
 8006690:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8006694:	1f181f1f 	svcne	0x00181f1f
 8006698:	1f051f1f 	svcne	0x00051f1f
 800669c:	1209fc0f 	andne	pc, r9, #3840	; 0xf00
 80066a0:	0019e31f 	andseq	lr, r9, pc, lsl r3
 80066a4:	e01d17f4 			; <UNDEFINED> instruction: 0xe01d17f4
 80066a8:	140ee0e0 	strne	lr, [lr], #-224	; 0xffffff20
 80066ac:	e6f4e0e0 	ldrbt	lr, [r4], r0, ror #1
 80066b0:	ff1303f0 			; <UNDEFINED> instruction: 0xff1303f0
 80066b4:	e3eae0e0 	mvn	lr, #224	; 0xe0
 80066b8:	e0f800fa 	ldrsht	r0, [r8], #10
 80066bc:	f60de0e3 			; <UNDEFINED> instruction: 0xf60de0e3
 80066c0:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 80066c4:	fef0ec17 	mrc2	12, 7, lr, cr0, cr7, {0}
 80066c8:	eae0e0e0 	b	783ea50 <__flash_size+0x77bea50>
 80066cc:	e000f411 	and	pc, r0, r1, lsl r4	; <UNPREDICTABLE>
 80066d0:	1a121be0 	bne	848d658 <__flash_sram_init_src_addr+0x47e978>
 80066d4:	1f011ffe 	svcne	0x00011ffe
 80066d8:	13f8141e 	mvnsne	r1, #503316480	; 0x1e000000
 80066dc:	1c1f180d 	ldcne	8, cr1, [pc], {13}
 80066e0:	e0ffef04 	rscs	lr, pc, r4, lsl #30
 80066e4:	19141c1f 	ldmdbne	r4, {r0, r1, r2, r3, r4, sl, fp, ip}
 80066e8:	1f1f08e0 	svcne	0x001f08e0
 80066ec:	e3080f07 	movw	r0, #36615	; 0x8f07
 80066f0:	1f1f1f1f 	svcne	0x001f1f1f
 80066f4:	e0100b1a 	ands	r0, r0, sl, lsl fp
 80066f8:	1f1c1f1f 	svcne	0x001c1f1f
 80066fc:	e3f41fe0 	mvns	r1, #224, 30	; 0x380
 8006700:	0c17141f 	cfldrseq	mvf1, [r7], {31}
 8006704:	0a1c1f1f 	beq	870e388 <__flash_sram_init_src_addr+0x6ff6a8>
 8006708:	e0191f1e 	ands	r1, r9, lr, lsl pc
 800670c:	1f1f1f1f 	svcne	0x001f1f1f
 8006710:	1f1f1a1f 	svcne	0x001f1a1f
 8006714:	1f1f1f1f 	svcne	0x001f1f1f
 8006718:	1f1f1f1f 	svcne	0x001f1f1f
 800671c:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8006720:	1f1f1f1f 	svcne	0x001f1f1f
 8006724:	1f1f1f1f 	svcne	0x001f1f1f
 8006728:	1f1f1f1f 	svcne	0x001f1f1f
 800672c:	1c1f1f1f 	ldcne	15, cr1, [pc], {31}
 8006730:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8006734:	1f1f1f1f 	svcne	0x001f1f1f
 8006738:	1f1f1f1f 	svcne	0x001f1f1f
 800673c:	1f1f1f1f 	svcne	0x001f1f1f
 8006740:	1f1f1f1f 	svcne	0x001f1f1f
 8006744:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8006748:	1f1f1f1f 	svcne	0x001f1f1f
 800674c:	1f1f1f1f 	svcne	0x001f1f1f
 8006750:	1f1f1f1f 	svcne	0x001f1f1f
 8006754:	1f1f1f1f 	svcne	0x001f1f1f
 8006758:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800675c:	1f1f1f1f 	svcne	0x001f1f1f
 8006760:	1f1f1f1f 	svcne	0x001f1f1f
 8006764:	1fe0f61f 	svcne	0x00e0f61f
 8006768:	e014e0e0 	ands	lr, r4, r0, ror #1
 800676c:	e01b1f16 	ands	r1, fp, r6, lsl pc
 8006770:	e01fe0f8 	ldrsh	lr, [pc], -r8
 8006774:	f9e01fe0 			; <UNDEFINED> instruction: 0xf9e01fe0
 8006778:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800677c:	1f1fe0e0 	svcne	0x001fe0e0
 8006780:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8006784:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006788:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800678c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006790:	1fe0e0e0 	svcne	0x00e0e0e0
 8006794:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8006798:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800679c:	ef08e3e0 	svc	0x0008e3e0
 80067a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80067a4:	1f18fce0 	svcne	0x0018fce0
 80067a8:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80067ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80067b0:	e0f61fe0 	rscs	r1, r6, r0, ror #31
 80067b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80067b8:	1f1f09e6 	svcne	0x001f09e6
 80067bc:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80067c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80067c4:	e0ec16e0 	rsc	r1, ip, r0, ror #13
 80067c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80067cc:	1f0e0ee0 	svcne	0x000e0ee0
 80067d0:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80067d4:	e0e0e000 	rsc	lr, r0, r0
 80067d8:	e0fc1ff4 	ldrsht	r1, [ip], #244	; 0xf4
 80067dc:	e0fae0e0 	rscs	lr, sl, r0, ror #1
 80067e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80067e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80067e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80067ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80067f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80067f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80067f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80067fc:	00000000 	andeq	r0, r0, r0
 8006800:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006804:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006808:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800680c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006810:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006814:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006818:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800681c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006820:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006824:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006828:	1f1f1f1f 	svcne	0x001f1f1f
 800682c:	1a1f1f1f 	bne	87ce4b0 <__flash_sram_init_src_addr+0x7bf7d0>
 8006830:	1f1f1f1f 	svcne	0x001f1f1f
 8006834:	1f1f1f1f 	svcne	0x001f1f1f
 8006838:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800683c:	1f1f1f1f 	svcne	0x001f1f1f
 8006840:	1f1e1f1f 	svcne	0x001e1f1f
 8006844:	1f1f10fa 	svcne	0x001f10fa
 8006848:	19101ff8 	ldmdbne	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 800684c:	e00f1f1f 	and	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8006850:	1f1f1ff2 	svcne	0x001f1ff2
 8006854:	e01f1f1a 	ands	r1, pc, sl, lsl pc	; <UNPREDICTABLE>
 8006858:	161f1f1e 	sadd16ne	r1, pc, lr	; <UNPREDICTABLE>
 800685c:	ea1f1f1f 	b	87ce4e0 <__flash_sram_init_src_addr+0x7bf800>
 8006860:	e016111d 	ands	r1, r6, sp, lsl r1
 8006864:	0b1fe018 	bleq	87fe8cc <__flash_sram_init_src_addr+0x7efbec>
 8006868:	1fe0131f 	svcne	0x00e0131f
 800686c:	1a1f1f0c 	bne	87ce4a4 <__flash_sram_init_src_addr+0x7bf7c4>
 8006870:	16f6141f 	usatne	r1, #22, pc, lsl #8	; <UNPREDICTABLE>
 8006874:	e0f2f2e0 	rscs	pc, r2, r0, ror #5
 8006878:	1e000a1f 			; <UNDEFINED> instruction: 0x1e000a1f
 800687c:	19e0fd05 	stmibne	r0!, {r0, r2, r8, sl, fp, ip, sp, lr, pc}^
 8006880:	01ea0308 	mvneq	r0, r8, lsl #6
 8006884:	e3e0e004 	mvn	lr, #4
 8006888:	e0fce3e0 	rscs	lr, ip, r0, ror #7
 800688c:	1ffe09fa 	svcne	0x00fe09fa
 8006890:	e016e003 	ands	lr, r6, r3
 8006894:	f9e0e0e0 			; <UNDEFINED> instruction: 0xf9e0e0e0
 8006898:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800689c:	e0e0fde3 	rsc	pc, r0, r3, ror #27
 80068a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80068a4:	e0f4e0e0 	rscs	lr, r4, r0, ror #1
 80068a8:	e0e0e0e3 	rsc	lr, r0, r3, ror #1
 80068ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80068b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80068b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80068b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80068bc:	e0e0f6e0 	rsc	pc, r0, r0, ror #13
 80068c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80068c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80068c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80068cc:	e0e0e0ea 	rsc	lr, r0, sl, ror #1
 80068d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80068d4:	14f2e0e0 	ldrbtne	lr, [r2], #224	; 0xe0
 80068d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80068dc:	e0e0e01f 	rsc	lr, r0, pc, lsl r0
 80068e0:	ece01fe0 	stcl	15, cr1, [r0], #896	; 0x380
 80068e4:	00e3e0e0 	rsceq	lr, r3, r0, ror #1
 80068e8:	1ae31707 	bne	78cc50c <__flash_size+0x784c50c>
 80068ec:	e0f4e005 	rscs	lr, r4, r5
 80068f0:	e00810e3 	and	r1, r8, r3, ror #1
 80068f4:	15e00cec 	strbne	r0, [r0, #3308]!	; 0xcec
 80068f8:	0fe30de3 	svceq	0x00e30de3
 80068fc:	f0091fe0 			; <UNDEFINED> instruction: 0xf0091fe0
 8006900:	e0e3f803 	rsc	pc, r3, r3, lsl #16
 8006904:	1f1f1f1f 	svcne	0x001f1f1f
 8006908:	1f1f1f1f 	svcne	0x001f1f1f
 800690c:	1f1f1f1f 	svcne	0x001f1f1f
 8006910:	050d1f1f 	streq	r1, [sp, #-3871]	; 0xfffff0e1
 8006914:	e01f1f0f 	ands	r1, pc, pc, lsl #30
 8006918:	1f1f1f1f 	svcne	0x001f1f1f
 800691c:	1f1f1f1f 	svcne	0x001f1f1f
 8006920:	1f1f1f1f 	svcne	0x001f1f1f
 8006924:	e31f1f1f 	tst	pc, #31, 30	; 0x7c
 8006928:	e01f1b0f 	ands	r1, pc, pc, lsl #22
 800692c:	1f1f1f1f 	svcne	0x001f1f1f
 8006930:	1f1f1f1f 	svcne	0x001f1f1f
 8006934:	1f1f1f1f 	svcne	0x001f1f1f
 8006938:	e00a1f1f 	and	r1, sl, pc, lsl pc
 800693c:	e01f0619 	ands	r0, pc, r9, lsl r6	; <UNPREDICTABLE>
 8006940:	1f1f151f 	svcne	0x001f151f
 8006944:	1f1f1f1f 	svcne	0x001f1f1f
 8006948:	1f191a1f 	svcne	0x00191a1f
 800694c:	ece01f1b 	stcl	15, cr1, [r0], #108	; 0x6c
 8006950:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8006954:	1f151410 	svcne	0x00151410
 8006958:	1b0b1f0e 	blne	82ce598 <__flash_sram_init_src_addr+0x2bf8b8>
 800695c:	e0e3e0f8 	strd	lr, [r3], #8	; <UNPREDICTABLE>
 8006960:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006964:	e0e01ff9 	strd	r1, [r0], #249	; 0xf9	; <UNPREDICTABLE>
 8006968:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800696c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006970:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006974:	1f1fe0e0 	svcne	0x001fe0e0
 8006978:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800697c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006980:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006984:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006988:	1f1fe0e0 	svcne	0x001fe0e0
 800698c:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8006990:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006994:	e0f6e0e0 	rscs	lr, r6, r0, ror #1
 8006998:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800699c:	1f1fe0e0 	svcne	0x001fe0e0
 80069a0:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80069a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80069a8:	e0e0e000 	rsc	lr, r0, r0
 80069ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80069b0:	1f1eeae0 	svcne	0x001eeae0
 80069b4:	e01e171f 	ands	r1, lr, pc, lsl r7
 80069b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80069bc:	e006e0ea 	and	lr, r6, sl, ror #1
 80069c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80069c4:	1f1fe0e0 	svcne	0x001fe0e0
 80069c8:	e0e0f6ef 	rsc	pc, r0, pc, ror #13
 80069cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80069d0:	e0e0e0f9 	strd	lr, [r0], #9	; <UNPREDICTABLE>
 80069d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80069d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80069dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80069e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80069e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80069e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80069ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80069f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80069f4:	00000000 	andeq	r0, r0, r0
 80069f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80069fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006a00:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006a04:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006a08:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006a0c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006a10:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006a14:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006a18:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006a1c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006a20:	1f1f1f1f 	svcne	0x001f1f1f
 8006a24:	1f1f1f1f 	svcne	0x001f1f1f
 8006a28:	1f1f1f1f 	svcne	0x001f1f1f
 8006a2c:	1f1f1f1f 	svcne	0x001f1f1f
 8006a30:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8006a34:	1f1f1f1f 	svcne	0x001f1f1f
 8006a38:	1f1f1f1f 	svcne	0x001f1f1f
 8006a3c:	1f1f1f1f 	svcne	0x001f1f1f
 8006a40:	1f1f1f1f 	svcne	0x001f1f1f
 8006a44:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8006a48:	1f1f1f1f 	svcne	0x001f1f1f
 8006a4c:	1f1d1f1f 	svcne	0x001d1f1f
 8006a50:	1f1f1f1f 	svcne	0x001f1f1f
 8006a54:	1f1f1f1f 	svcne	0x001f1f1f
 8006a58:	e0e01f18 	rsc	r1, r0, r8, lsl pc
 8006a5c:	1f1f1f16 	svcne	0x001f1f16
 8006a60:	1f1f1f1f 	svcne	0x001f1f1f
 8006a64:	1f1f1f1f 	svcne	0x001f1f1f
 8006a68:	121f1f1f 	andsne	r1, pc, #31, 30	; 0x7c
 8006a6c:	e0e01f0d 	rsc	r1, r0, sp, lsl #30
 8006a70:	1f1f1f1f 	svcne	0x001f1f1f
 8006a74:	1f1f1f1f 	svcne	0x001f1f1f
 8006a78:	151a1f00 	ldrne	r1, [sl, #-3840]	; 0xfffff100
 8006a7c:	1f0dfa1f 	svcne	0x000dfa1f
 8006a80:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8006a84:	1f1f181f 	svcne	0x001f181f
 8006a88:	0f1f051f 	svceq	0x001f051f
 8006a8c:	1f1209fc 	svcne	0x001209fc
 8006a90:	f40019e3 	vst2.<illegal width 64>	{d1,d3}, [r0 :128], r3
 8006a94:	e0e01d17 	rsc	r1, r0, r7, lsl sp
 8006a98:	e0140ee0 	ands	r0, r4, r0, ror #29
 8006a9c:	f0e6f4e0 			; <UNDEFINED> instruction: 0xf0e6f4e0
 8006aa0:	e0ff1303 	rscs	r1, pc, r3, lsl #6
 8006aa4:	fae3eae0 	blx	790162c <__flash_size+0x788162c>
 8006aa8:	e0e0f800 	rsc	pc, r0, r0, lsl #16
 8006aac:	e0f60de0 	rscs	r0, r6, r0, ror #27
 8006ab0:	17e3e0e0 	strbne	lr, [r3, r0, ror #1]!
 8006ab4:	e0fef0ec 	rscs	pc, lr, ip, ror #1
 8006ab8:	11eae0e0 	mvnne	lr, r0, ror #1
 8006abc:	e0e000f4 	strd	r0, [r0], #4	; <UNPREDICTABLE>
 8006ac0:	fe1a121b 	mrc2	2, 0, r1, cr10, cr11, {0}
 8006ac4:	1e1f011f 	mrcne	1, 0, r0, cr15, cr15, {0}
 8006ac8:	0d13f814 	ldceq	8, cr15, [r3, #-80]	; 0xffffffb0
 8006acc:	041c1f18 	ldreq	r1, [ip], #-3864	; 0xfffff0e8
 8006ad0:	e0e0ffef 	rsc	pc, r0, pc, ror #31
 8006ad4:	e019141c 	ands	r1, r9, ip, lsl r4
 8006ad8:	071f1f08 	ldreq	r1, [pc, -r8, lsl #30]
 8006adc:	1fe3080f 	svcne	0x00e3080f
 8006ae0:	1a1f1f1f 	bne	87ce764 <__flash_sram_init_src_addr+0x7bfa84>
 8006ae4:	e0e0100b 	rsc	r1, r0, fp
 8006ae8:	e01f1c1f 	ands	r1, pc, pc, lsl ip	; <UNPREDICTABLE>
 8006aec:	1fe3f41f 	svcne	0x00e3f41f
 8006af0:	1f0c1714 	svcne	0x000c1714
 8006af4:	1e0a1c1f 	mcrne	12, 0, r1, cr10, cr15, {0}
 8006af8:	e0e0191f 	rsc	r1, r0, pc, lsl r9
 8006afc:	1f1f1f1f 	svcne	0x001f1f1f
 8006b00:	1f1f1f1a 	svcne	0x001f1f1a
 8006b04:	1f1f1f1f 	svcne	0x001f1f1f
 8006b08:	1f1f1f1f 	svcne	0x001f1f1f
 8006b0c:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8006b10:	1f1f1f1f 	svcne	0x001f1f1f
 8006b14:	1f1f1f1f 	svcne	0x001f1f1f
 8006b18:	1f1f1f1f 	svcne	0x001f1f1f
 8006b1c:	1f1c1f1f 	svcne	0x001c1f1f
 8006b20:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8006b24:	1f1f1f1f 	svcne	0x001f1f1f
 8006b28:	1f1f1f1f 	svcne	0x001f1f1f
 8006b2c:	1f1f1f1f 	svcne	0x001f1f1f
 8006b30:	1f1f1f1f 	svcne	0x001f1f1f
 8006b34:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8006b38:	1f1f1f1f 	svcne	0x001f1f1f
 8006b3c:	1f1f1f1f 	svcne	0x001f1f1f
 8006b40:	1f1f1f1f 	svcne	0x001f1f1f
 8006b44:	1f1f1f1f 	svcne	0x001f1f1f
 8006b48:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8006b4c:	1f1f1f1f 	svcne	0x001f1f1f
 8006b50:	1f1f1f1f 	svcne	0x001f1f1f
 8006b54:	e01fe0f6 	ldrsh	lr, [pc], -r6
 8006b58:	16e014e0 	strbtne	r1, [r0], r0, ror #9
 8006b5c:	e0e01b1f 	rsc	r1, r0, pc, lsl fp
 8006b60:	e0e01fe0 	rsc	r1, r0, r0, ror #31
 8006b64:	e0f9e01f 	rscs	lr, r9, pc, lsl r0
 8006b68:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006b6c:	1f1f1fe0 	svcne	0x001f1fe0
 8006b70:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8006b74:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006b78:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006b7c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006b80:	1f1fe0e0 	svcne	0x001fe0e0
 8006b84:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8006b88:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006b8c:	e0ef08e3 	rsc	r0, pc, r3, ror #17
 8006b90:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006b94:	1f1f18fc 	svcne	0x001f18fc
 8006b98:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8006b9c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006ba0:	e0e0f61f 	rsc	pc, r0, pc, lsl r6	; <UNPREDICTABLE>
 8006ba4:	e6e0e0e0 	strbt	lr, [r0], r0, ror #1
 8006ba8:	1f1f1f09 	svcne	0x001f1f09
 8006bac:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8006bb0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006bb4:	e0e0ec16 	rsc	lr, r0, r6, lsl ip
 8006bb8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006bbc:	1f1f0e0e 	svcne	0x001f0e0e
 8006bc0:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8006bc4:	f4e0e0e0 	vld1.8	{d30[7]}, [r0], r0
 8006bc8:	e0e0fc1f 	rsc	pc, r0, pc, lsl ip	; <UNPREDICTABLE>
 8006bcc:	e0e0fae0 	rsc	pc, r0, r0, ror #21
 8006bd0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006bd4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006bd8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006bdc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006be0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006be4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006be8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006bec:	00000000 	andeq	r0, r0, r0
 8006bf0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006bf4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006bf8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006bfc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006c00:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006c04:	1f1fe0e0 	svcne	0x001fe0e0
 8006c08:	1f1f1f1f 	svcne	0x001f1f1f
 8006c0c:	1f1f1f1f 	svcne	0x001f1f1f
 8006c10:	1f1f1f1f 	svcne	0x001f1f1f
 8006c14:	1f1f1f1f 	svcne	0x001f1f1f
 8006c18:	18e0e0e0 	stmiane	r0!, {r5, r6, r7, sp, lr, pc}^
 8006c1c:	1f1f1f1f 	svcne	0x001f1f1f
 8006c20:	1f1f1f1b 	svcne	0x001f1f1b
 8006c24:	1f0f1f1f 	svcne	0x000f1f1f
 8006c28:	1f1f1f1f 	svcne	0x001f1f1f
 8006c2c:	f0fee0e0 			; <UNDEFINED> instruction: 0xf0fee0e0
 8006c30:	1f1f1fe0 	svcne	0x001f1fe0
 8006c34:	1f031f1f 	svcne	0x00031f1f
 8006c38:	1f191f11 	svcne	0x00191f11
 8006c3c:	1ffff2fc 	svcne	0x00fff2fc
 8006c40:	18e0e0e0 	stmiane	r0!, {r5, r6, r7, sp, lr, pc}^
 8006c44:	091fe0fc 	ldmdbeq	pc, {r2, r3, r4, r5, r6, r7, sp, lr, pc}	; <UNPREDICTABLE>
 8006c48:	1f1f1f1f 	svcne	0x001f1f1f
 8006c4c:	1f0a1910 	svcne	0x000a1910
 8006c50:	04ea1f1f 	strbteq	r1, [sl], #3871	; 0xf1f
 8006c54:	f8e0e0e0 			; <UNDEFINED> instruction: 0xf8e0e0e0
 8006c58:	fa1f001f 	blx	87c6cdc <__flash_sram_init_src_addr+0x7b7ffc>
 8006c5c:	f4e0f0f6 	vld1.8			; <UNDEFINED> instruction: 0xf4e0f0f6
 8006c60:	1f081e12 	svcne	0x00081e12
 8006c64:	06e0e0e0 	strbteq	lr, [r0], r0, ror #1
 8006c68:	f0eae0e0 			; <UNDEFINED> instruction: 0xf0eae0e0
 8006c6c:	ef1fe01f 	svc	0x001fe01f
 8006c70:	e0e0140b 	rsc	r1, r0, fp, lsl #8
 8006c74:	fdfde0e0 	ldc2l	0, cr14, [sp, #896]!	; 0x380
 8006c78:	f0e0e0e0 			; <UNDEFINED> instruction: 0xf0e0e0e0
 8006c7c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006c80:	f9e6e31d 			; <UNDEFINED> instruction: 0xf9e6e31d
 8006c84:	e0e0e001 	rsc	lr, r0, r1
 8006c88:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006c8c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006c90:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006c94:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006c98:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006c9c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006ca0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006ca4:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 8006ca8:	15e0e0f4 	strbne	lr, [r0, #244]!	; 0xf4
 8006cac:	e6e0e0e0 	strbt	lr, [r0], r0, ror #1
 8006cb0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006cb4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006cb8:	e00ce0e0 	and	lr, ip, r0, ror #1
 8006cbc:	e0f2e0e0 	rscs	lr, r2, r0, ror #1
 8006cc0:	0b08e0e3 	bleq	823f054 <__flash_sram_init_src_addr+0x230374>
 8006cc4:	fde3e0e0 	stc2l	0, cr14, [r3, #896]!	; 0x380
 8006cc8:	ea1fe0fa 	b	87ff0b8 <__flash_sram_init_src_addr+0x7f03d8>
 8006ccc:	f005e0e0 			; <UNDEFINED> instruction: 0xf005e0e0
 8006cd0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006cd4:	e0e0eae0 	rsc	lr, r0, r0, ror #21
 8006cd8:	19e3e0e0 	stmibne	r3!, {r5, r6, r7, sp, lr, pc}^
 8006cdc:	06effc1a 	usateq	pc, #15, sl, lsl #24	; <UNPREDICTABLE>
 8006ce0:	1f1fe0e0 	svcne	0x001fe0e0
 8006ce4:	1f1f1f1f 	svcne	0x001f1f1f
 8006ce8:	1f1f1f16 	svcne	0x001f1f16
 8006cec:	1f1f1f1f 	svcne	0x001f1f1f
 8006cf0:	fde0e31f 	stc2l	3, cr14, [r0, #124]!	; 0x7c
 8006cf4:	1f1fe0e0 	svcne	0x001fe0e0
 8006cf8:	1f1f1f1f 	svcne	0x001f1f1f
 8006cfc:	1f1f1f1f 	svcne	0x001f1f1f
 8006d00:	1f1f1f1f 	svcne	0x001f1f1f
 8006d04:	faea0f1f 	blx	7a8a988 <__flash_size+0x7a0a988>
 8006d08:	1f1fe0e0 	svcne	0x001fe0e0
 8006d0c:	1f1f1f1f 	svcne	0x001f1f1f
 8006d10:	1f1f1f1f 	svcne	0x001f1f1f
 8006d14:	1f1f1f1f 	svcne	0x001f1f1f
 8006d18:	1f16f81f 	svcne	0x0016f81f
 8006d1c:	1f1fe0e0 	svcne	0x001fe0e0
 8006d20:	1f1f1f07 	svcne	0x001f1f07
 8006d24:	1f1f1f1f 	svcne	0x001f1f1f
 8006d28:	0d131f1f 	ldceq	15, cr1, [r3, #-124]	; 0xffffff84
 8006d2c:	1fe0e01f 	svcne	0x00e0e01f
 8006d30:	1f16e0e0 	svcne	0x0016e0e0
 8006d34:	1f1f1fea 	svcne	0x001f1fea
 8006d38:	e01b1d1f 	ands	r1, fp, pc, lsl sp
 8006d3c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006d40:	eceae0e3 	stcl	0, cr14, [sl], #908	; 0x38c
 8006d44:	e00ee0e0 	and	lr, lr, r0, ror #1
 8006d48:	1ce0e0f9 	stclne	0, cr14, [r0], #996	; 0x3e4
 8006d4c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006d50:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006d54:	1f1f1ff6 	svcne	0x001f1ff6
 8006d58:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006d5c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006d60:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006d64:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006d68:	1f1f1fe0 	svcne	0x001f1fe0
 8006d6c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006d70:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006d74:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006d78:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006d7c:	1f1f00e0 	svcne	0x001f00e0
 8006d80:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006d84:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006d88:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006d8c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006d90:	1f1f1fe3 	svcne	0x001f1fe3
 8006d94:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006d98:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006d9c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006da0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006da4:	1f1f1fe0 	svcne	0x001f1fe0
 8006da8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006dac:	1f0100e0 	svcne	0x000100e0
 8006db0:	1f1f060a 	svcne	0x001f060a
 8006db4:	e0e0e01d 	rsc	lr, r0, sp, lsl r0
 8006db8:	e0e0f8e0 	rsc	pc, r0, r0, ror #17
 8006dbc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006dc0:	fde0e0e0 	stc2l	0, cr14, [r0, #896]!	; 0x380
 8006dc4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006dc8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006dcc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006dd0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006dd4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006dd8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006ddc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006de0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006de4:	00000000 	andeq	r0, r0, r0
 8006de8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006dec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006df0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006df4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006df8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006dfc:	1f1f1fe0 	svcne	0x001f1fe0
 8006e00:	1f1f1f1f 	svcne	0x001f1f1f
 8006e04:	1f1f1f1f 	svcne	0x001f1f1f
 8006e08:	1f1f1f1f 	svcne	0x001f1f1f
 8006e0c:	1f1f1f1f 	svcne	0x001f1f1f
 8006e10:	1f0c1fe0 	svcne	0x000c1fe0
 8006e14:	1f1f1f1f 	svcne	0x001f1f1f
 8006e18:	1f1f1f1f 	svcne	0x001f1f1f
 8006e1c:	1f1f1f1f 	svcne	0x001f1f1f
 8006e20:	1f1f1f1f 	svcne	0x001f1f1f
 8006e24:	1f1f1fe0 	svcne	0x001f1fe0
 8006e28:	1f1f1f1f 	svcne	0x001f1f1f
 8006e2c:	1f1f1f1f 	svcne	0x001f1f1f
 8006e30:	1f1f1f1f 	svcne	0x001f1f1f
 8006e34:	1f1f1f1f 	svcne	0x001f1f1f
 8006e38:	1f1f1fe0 	svcne	0x001f1fe0
 8006e3c:	1f1f1f0f 	svcne	0x001f1f0f
 8006e40:	1f1f1f1f 	svcne	0x001f1f1f
 8006e44:	1f1f1f15 	svcne	0x001f1f15
 8006e48:	1b1f1e1f 	blne	87ce6cc <__flash_sram_init_src_addr+0x7bf9ec>
 8006e4c:	1fff0ae0 	svcne	0x00ff0ae0
 8006e50:	041f1f00 	ldreq	r1, [pc], #-3840	; 8006e58 <INPUT_MATRIX+0x21e8>
 8006e54:	1f1f1f1f 	svcne	0x001f1f1f
 8006e58:	1f1f1f1f 	svcne	0x001f1f1f
 8006e5c:	1ff8fe1f 	svcne	0x00f8fe1f
 8006e60:	1f1fe0e0 	svcne	0x001fe0e0
 8006e64:	091f1f1d 	ldmdbeq	pc, {r0, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 8006e68:	fa1e1d1f 	blx	878e2ec <__flash_sram_init_src_addr+0x77f60c>
 8006e6c:	1f1ffc1f 	svcne	0x001ffc1f
 8006e70:	00120df0 			; <UNDEFINED> instruction: 0x00120df0
 8006e74:	1f17e0e0 	svcne	0x0017e0e0
 8006e78:	1f1e1f03 	svcne	0x001e1f03
 8006e7c:	180d07e0 	stmdane	sp, {r5, r6, r7, r8, r9, sl}
 8006e80:	e0010d06 	and	r0, r1, r6, lsl #26
 8006e84:	1609f000 	strne	pc, [r9], -r0
 8006e88:	1fe0e0e0 	svcne	0x00e0e0e0
 8006e8c:	0af00d08 	beq	7c0a2b4 <__flash_size+0x7b8a2b4>
 8006e90:	e610e0e0 	ldr	lr, [r0], -r0, ror #1
 8006e94:	f2ea150a 	vabal.s32	<illegal reg q8.5>, d10, d10
 8006e98:	fa08f2e0 	blx	8243a20 <__flash_sram_init_src_addr+0x234d40>
 8006e9c:	031fe0e0 	tsteq	pc, #224	; 0xe0
 8006ea0:	1ee00a1f 			; <UNDEFINED> instruction: 0x1ee00a1f
 8006ea4:	170dfce0 	strne	pc, [sp, -r0, ror #25]
 8006ea8:	e0e016e0 	rsc	r1, r0, r0, ror #13
 8006eac:	fff6e6ea 			; <UNDEFINED> instruction: 0xfff6e6ea
 8006eb0:	000803e0 	andeq	r0, r8, r0, ror #7
 8006eb4:	10191fe0 	andsne	r1, r9, r0, ror #31
 8006eb8:	0b1f1fef 	bleq	87cee7c <__flash_sram_init_src_addr+0x7c019c>
 8006ebc:	1f1f150e 	svcne	0x001f150e
 8006ec0:	f91e1f1f 			; <UNDEFINED> instruction: 0xf91e1f1f
 8006ec4:	1f1f1fe0 	svcne	0x001f1fe0
 8006ec8:	1fe0f2e0 	svcne	0x00e0f2e0
 8006ecc:	ff1b1f1c 			; <UNDEFINED> instruction: 0xff1b1f1c
 8006ed0:	1f1ffe1c 	svcne	0x001ffe1c
 8006ed4:	19191f1f 	ldmdbne	r9, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}
 8006ed8:	1f1f1fe0 	svcne	0x001f1fe0
 8006edc:	1e1f1f1f 	mrcne	15, 0, r1, cr15, cr15, {0}
 8006ee0:	1f1f1f1f 	svcne	0x001f1f1f
 8006ee4:	1f1f1f1f 	svcne	0x001f1f1f
 8006ee8:	1f0d1f1f 	svcne	0x000d1f1f
 8006eec:	1f1f1fe0 	svcne	0x001f1fe0
 8006ef0:	1f1f1f1f 	svcne	0x001f1f1f
 8006ef4:	1f1f1f1f 	svcne	0x001f1f1f
 8006ef8:	1f1f1f1f 	svcne	0x001f1f1f
 8006efc:	1f1e191f 	svcne	0x001e191f
 8006f00:	1f1f1fe0 	svcne	0x001f1fe0
 8006f04:	1f1f1f1f 	svcne	0x001f1f1f
 8006f08:	1f1f1f1f 	svcne	0x001f1f1f
 8006f0c:	1f1f1f1f 	svcne	0x001f1f1f
 8006f10:	1f1f1f1f 	svcne	0x001f1f1f
 8006f14:	1f1f1fe0 	svcne	0x001f1fe0
 8006f18:	1f1f1f1f 	svcne	0x001f1f1f
 8006f1c:	1f1f1f1f 	svcne	0x001f1f1f
 8006f20:	1f1f1f1f 	svcne	0x001f1f1f
 8006f24:	1f1f131f 	svcne	0x001f131f
 8006f28:	1f1f1fe0 	svcne	0x001f1fe0
 8006f2c:	1f1f1f1f 	svcne	0x001f1f1f
 8006f30:	f2181f1f 	vrecps.f16	d1, d8, d15
 8006f34:	1cf41ff6 	ldclne	15, cr1, [r4], #984	; 0x3d8
 8006f38:	1f1508ef 	svcne	0x001508ef
 8006f3c:	1ff81fe0 	svcne	0x00f81fe0
 8006f40:	1ffae00c 	svcne	0x00fae00c
 8006f44:	e0f20de0 	rscs	r0, r2, r0, ror #27
 8006f48:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006f4c:	1f1f1f1f 	svcne	0x001f1f1f
 8006f50:	e0e01ee0 	rsc	r1, r0, r0, ror #29
 8006f54:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006f58:	e0e0fae0 	rsc	pc, r0, r0, ror #21
 8006f5c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006f60:	1f1f1f1f 	svcne	0x001f1f1f
 8006f64:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006f68:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006f6c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006f70:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006f74:	1f1f1f1f 	svcne	0x001f1f1f
 8006f78:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006f7c:	12e0e0e0 	rscne	lr, r0, #224	; 0xe0
 8006f80:	e0e0ea00 	rsc	lr, r0, r0, lsl #20
 8006f84:	1013e0e0 	andsne	lr, r3, r0, ror #1
 8006f88:	1f1f1f1f 	svcne	0x001f1f1f
 8006f8c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006f90:	efe0e0e0 	svc	0x00e0e0e0
 8006f94:	e0e0e000 	rsc	lr, r0, r0
 8006f98:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 8006f9c:	1f1f1f1f 	svcne	0x001f1f1f
 8006fa0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006fa4:	1f1f1ffc 	svcne	0x001f1ffc
 8006fa8:	1f1f1f1f 	svcne	0x001f1f1f
 8006fac:	01e0e019 	mvneq	lr, r9, lsl r0
 8006fb0:	f0e01fe0 			; <UNDEFINED> instruction: 0xf0e01fe0
 8006fb4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006fb8:	1ee0e0e0 	cdpne	0, 14, cr14, cr0, cr0, {7}
 8006fbc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006fc0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006fc4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006fc8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006fcc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006fd0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006fd4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006fd8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006fdc:	00000000 	andeq	r0, r0, r0
 8006fe0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006fe4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006fe8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006fec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006ff0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8006ff4:	1f1f1fe0 	svcne	0x001f1fe0
 8006ff8:	1f1f1f1f 	svcne	0x001f1f1f
 8006ffc:	1f1f1f1f 	svcne	0x001f1f1f
 8007000:	1f1f1f1f 	svcne	0x001f1f1f
 8007004:	1f1f1f1f 	svcne	0x001f1f1f
 8007008:	1f18e0e0 	svcne	0x0018e0e0
 800700c:	1b1f1f1f 	blne	87cec90 <__flash_sram_init_src_addr+0x7bffb0>
 8007010:	1f1f1f1f 	svcne	0x001f1f1f
 8007014:	1f1f0f1f 	svcne	0x001f0f1f
 8007018:	1f1f1f1f 	svcne	0x001f1f1f
 800701c:	e0f0fee0 	rscs	pc, r0, r0, ror #29
 8007020:	1f1f1f1f 	svcne	0x001f1f1f
 8007024:	111f031f 	tstne	pc, pc, lsl r3	; <UNPREDICTABLE>
 8007028:	fc1f191f 	ldc2	9, cr1, [pc], {31}	; <UNPREDICTABLE>
 800702c:	081ffff2 	ldmdaeq	pc, {r1, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
 8007030:	fc18e0e0 	ldc2	0, cr14, [r8], {224}	; 0xe0
 8007034:	1f091fe0 	svcne	0x00091fe0
 8007038:	101f1f1f 	andsne	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800703c:	1f1f0a19 	svcne	0x001f0a19
 8007040:	1004ea1f 	andne	lr, r4, pc, lsl sl
 8007044:	1ff8e0e0 	svcne	0x00f8e0e0
 8007048:	f6fa1f00 			; <UNDEFINED> instruction: 0xf6fa1f00
 800704c:	12f4e0f0 	rscsne	lr, r4, #240	; 0xf0
 8007050:	e01f081e 	ands	r0, pc, lr, lsl r8	; <UNPREDICTABLE>
 8007054:	f806e0e0 			; <UNDEFINED> instruction: 0xf806e0e0
 8007058:	1ff0eae0 	svcne	0x00f0eae0
 800705c:	0bef1fe0 	bleq	7bcefe4 <__flash_size+0x7b4efe4>
 8007060:	e0e0e014 	rsc	lr, r0, r4, lsl r0
 8007064:	e0fdfde0 	rscs	pc, sp, r0, ror #27
 8007068:	e0f0e0e0 	rscs	lr, r0, r0, ror #1
 800706c:	1de0e0e0 	stclne	0, cr14, [r0, #896]!	; 0x380
 8007070:	01f9e6e3 	mvnseq	lr, r3, ror #13
 8007074:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007078:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800707c:	e6e0e0e0 	strbt	lr, [r0], r0, ror #1
 8007080:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007084:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007088:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800708c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007090:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007094:	f4e3e0e0 	vld1.8	{d30[7]}, [r3], r0
 8007098:	e015e0e0 	ands	lr, r5, r0, ror #1
 800709c:	e0e6e0e0 	rsc	lr, r6, r0, ror #1
 80070a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80070a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80070a8:	e0e00ce0 	rsc	r0, r0, r0, ror #25
 80070ac:	e3e0f2e0 	mvn	pc, #224, 4
 80070b0:	e00b08e0 	and	r0, fp, r0, ror #17
 80070b4:	fafde3e0 	blx	7f8003c <__flash_size+0x7f0003c>
 80070b8:	e6ea1fe0 	strbt	r1, [sl], r0, ror #31
 80070bc:	e0f005e0 	rscs	r0, r0, r0, ror #11
 80070c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80070c4:	e0e0e0ea 	rsc	lr, r0, sl, ror #1
 80070c8:	1a19e3e0 	bne	8680050 <__flash_sram_init_src_addr+0x671370>
 80070cc:	f206effc 	vrecps.f32	q7, q11, q14
 80070d0:	1f1f1fe0 	svcne	0x001f1fe0
 80070d4:	161f1f1f 	sadd16ne	r1, pc, pc	; <UNPREDICTABLE>
 80070d8:	1f1f1f1f 	svcne	0x001f1f1f
 80070dc:	1f1f1f1f 	svcne	0x001f1f1f
 80070e0:	0dfde0e3 	ldcleq	0, cr14, [sp, #908]!	; 0x38c
 80070e4:	1f1f1fe0 	svcne	0x001f1fe0
 80070e8:	1f1f1f1f 	svcne	0x001f1f1f
 80070ec:	1f1f1f1f 	svcne	0x001f1f1f
 80070f0:	1f1f1f1f 	svcne	0x001f1f1f
 80070f4:	1ffaea0f 	svcne	0x00faea0f
 80070f8:	1f1f1fe0 	svcne	0x001f1fe0
 80070fc:	1f1f1f1f 	svcne	0x001f1f1f
 8007100:	1f1f1f1f 	svcne	0x001f1f1f
 8007104:	1f1f1f1f 	svcne	0x001f1f1f
 8007108:	1f1f16f8 	svcne	0x001f16f8
 800710c:	071f1fe0 	ldreq	r1, [pc, -r0, ror #31]
 8007110:	1f1f1f1f 	svcne	0x001f1f1f
 8007114:	1f1f1f1f 	svcne	0x001f1f1f
 8007118:	1f0d131f 	svcne	0x000d131f
 800711c:	0c1fe0e0 	ldceq	0, cr14, [pc], {224}	; 0xe0
 8007120:	ea1f16e0 	b	87ccca8 <__flash_sram_init_src_addr+0x7bdfc8>
 8007124:	1f1f1f1f 	svcne	0x001f1f1f
 8007128:	e0e01b1d 	rsc	r1, r0, sp, lsl fp
 800712c:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 8007130:	f4eceae0 	vld3.32			; <UNDEFINED> instruction: 0xf4eceae0
 8007134:	f9e00ee0 			; <UNDEFINED> instruction: 0xf9e00ee0
 8007138:	e01ce0e0 	ands	lr, ip, r0, ror #1
 800713c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007140:	f6e0e0e0 			; <UNDEFINED> instruction: 0xf6e0e0e0
 8007144:	1f1f1f1f 	svcne	0x001f1f1f
 8007148:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800714c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007150:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007154:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007158:	1f1f1f1f 	svcne	0x001f1f1f
 800715c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007160:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007164:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007168:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800716c:	1f1f1f00 	svcne	0x001f1f00
 8007170:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007174:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007178:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800717c:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 8007180:	1f1f1f1f 	svcne	0x001f1f1f
 8007184:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007188:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800718c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007190:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007194:	1f1f1f1f 	svcne	0x001f1f1f
 8007198:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800719c:	0a1f0100 	beq	87c75a4 <__flash_sram_init_src_addr+0x7b88c4>
 80071a0:	1d1f1f06 	ldcne	15, cr1, [pc, #-24]	; 8007190 <INPUT_MATRIX+0x2520>
 80071a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80071a8:	e0e0e0f8 	strd	lr, [r0], #8	; <UNPREDICTABLE>
 80071ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80071b0:	e0fde0e0 	rscs	lr, sp, r0, ror #1
 80071b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80071b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80071bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80071c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80071c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80071c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80071cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80071d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80071d4:	00000000 	andeq	r0, r0, r0
 80071d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80071dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80071e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80071e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80071e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80071ec:	1f1f1f1f 	svcne	0x001f1f1f
 80071f0:	1f1f1f1f 	svcne	0x001f1f1f
 80071f4:	1f1f1f1f 	svcne	0x001f1f1f
 80071f8:	1f1f1f1f 	svcne	0x001f1f1f
 80071fc:	1f1f1f1f 	svcne	0x001f1f1f
 8007200:	1f1f0c1f 	svcne	0x001f0c1f
 8007204:	1f1f1f1f 	svcne	0x001f1f1f
 8007208:	1f1f1f1f 	svcne	0x001f1f1f
 800720c:	1f1f1f1f 	svcne	0x001f1f1f
 8007210:	1f1f1f1f 	svcne	0x001f1f1f
 8007214:	1f1f1f1f 	svcne	0x001f1f1f
 8007218:	1f1f1f1f 	svcne	0x001f1f1f
 800721c:	1f1f1f1f 	svcne	0x001f1f1f
 8007220:	1f1f1f1f 	svcne	0x001f1f1f
 8007224:	1f1f1f1f 	svcne	0x001f1f1f
 8007228:	0f1f1f1f 	svceq	0x001f1f1f
 800722c:	1f1f1f1f 	svcne	0x001f1f1f
 8007230:	151f1f1f 	ldrne	r1, [pc, #-3871]	; 8006319 <INPUT_MATRIX+0x16a9>
 8007234:	1f1f1f1f 	svcne	0x001f1f1f
 8007238:	141b1f1e 	ldrne	r1, [fp], #-3870	; 0xfffff0e2
 800723c:	001fff0a 	andseq	pc, pc, sl, lsl #30
 8007240:	1f041f1f 	svcne	0x00041f1f
 8007244:	1f1f1f1f 	svcne	0x001f1f1f
 8007248:	1f1f1f1f 	svcne	0x001f1f1f
 800724c:	0e1ff8fe 	mrceq	8, 0, APSR_nzcv, cr15, cr14, {7}
 8007250:	1d1f1fe0 	ldcne	15, cr1, [pc, #-896]	; 8006ed8 <INPUT_MATRIX+0x2268>
 8007254:	1f091f1f 	svcne	0x00091f1f
 8007258:	1ffa1e1d 	svcne	0x00fa1e1d
 800725c:	f01f1ffc 			; <UNDEFINED> instruction: 0xf01f1ffc
 8007260:	0400120d 	streq	r1, [r0], #-525	; 0xfffffdf3
 8007264:	031f17e0 	tsteq	pc, #224, 14	; 0x3800000
 8007268:	e01f1e1f 	ands	r1, pc, pc, lsl lr	; <UNPREDICTABLE>
 800726c:	06180d07 	ldreq	r0, [r8], -r7, lsl #26
 8007270:	00e0010d 	rsceq	r0, r0, sp, lsl #2
 8007274:	0b1609f0 	bleq	8589a3c <__flash_sram_init_src_addr+0x57ad5c>
 8007278:	081fe0e0 	ldmdaeq	pc, {r5, r6, r7, sp, lr, pc}	; <UNPREDICTABLE>
 800727c:	e00af00d 	and	pc, sl, sp
 8007280:	0ae610e0 	beq	798b608 <__flash_size+0x790b608>
 8007284:	e0f2ea15 	rscs	lr, r2, r5, lsl sl
 8007288:	16fa08f2 			; <UNDEFINED> instruction: 0x16fa08f2
 800728c:	1f031fe0 	svcne	0x00031fe0
 8007290:	e01ee00a 	ands	lr, lr, sl
 8007294:	e0170dfc 			; <UNDEFINED> instruction: 0xe0170dfc
 8007298:	eae0e016 	b	783f2f8 <__flash_size+0x77bf2f8>
 800729c:	0bfff6e6 	bleq	8004e3c <INPUT_MATRIX+0x1cc>
 80072a0:	e0000803 	and	r0, r0, r3, lsl #16
 80072a4:	ef10191f 	svc	0x0010191f
 80072a8:	0e0b1f1f 	mcreq	15, 0, r1, cr11, cr15, {0}
 80072ac:	1f1f1f15 	svcne	0x001f1f15
 80072b0:	12f91e1f 	rscsne	r1, r9, #496	; 0x1f0
 80072b4:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80072b8:	1c1fe0f2 	ldcne	0, cr14, [pc], {242}	; 0xf2
 80072bc:	1cff1b1f 	fldmiaxne	pc!, {d17-d31}	;@ Deprecated
 80072c0:	1f1f1ffe 	svcne	0x001f1ffe
 80072c4:	1319191f 	tstne	r9, #507904	; 0x7c000
 80072c8:	1f1f1f1f 	svcne	0x001f1f1f
 80072cc:	1f1e1f1f 	svcne	0x001e1f1f
 80072d0:	1f1f1f1f 	svcne	0x001f1f1f
 80072d4:	1f1f1f1f 	svcne	0x001f1f1f
 80072d8:	1f1f0d1f 	svcne	0x001f0d1f
 80072dc:	1f1f1f1f 	svcne	0x001f1f1f
 80072e0:	1f1f1f1f 	svcne	0x001f1f1f
 80072e4:	1f1f1f1f 	svcne	0x001f1f1f
 80072e8:	1f1f1f1f 	svcne	0x001f1f1f
 80072ec:	1f1f1e19 	svcne	0x001f1e19
 80072f0:	1f1f1f1f 	svcne	0x001f1f1f
 80072f4:	1f1f1f1f 	svcne	0x001f1f1f
 80072f8:	1f1f1f1f 	svcne	0x001f1f1f
 80072fc:	1f1f1f1f 	svcne	0x001f1f1f
 8007300:	1f1f1f1f 	svcne	0x001f1f1f
 8007304:	1f1f1f1f 	svcne	0x001f1f1f
 8007308:	1f1f1f1f 	svcne	0x001f1f1f
 800730c:	1f1f1f1f 	svcne	0x001f1f1f
 8007310:	1f1f1f1f 	svcne	0x001f1f1f
 8007314:	1f1f1f13 	svcne	0x001f1f13
 8007318:	1f1f1f1f 	svcne	0x001f1f1f
 800731c:	1f1f1f1f 	svcne	0x001f1f1f
 8007320:	f6f2181f 			; <UNDEFINED> instruction: 0xf6f2181f
 8007324:	ef1cf41f 	svc	0x001cf41f
 8007328:	1f1f1508 	svcne	0x001f1508
 800732c:	0c1ff81f 	ldceq	8, cr15, [pc], {31}
 8007330:	e01ffae0 	ands	pc, pc, r0, ror #21
 8007334:	e0e0f20d 	rsc	pc, r0, sp, lsl #4
 8007338:	1fe0e0e0 	svcne	0x00e0e0e0
 800733c:	1f1f1f1f 	svcne	0x001f1f1f
 8007340:	e0e0e01e 	rsc	lr, r0, lr, lsl r0
 8007344:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007348:	e0e0e0fa 	strd	lr, [r0], #10	; <UNPREDICTABLE>
 800734c:	1fe0e0e0 	svcne	0x00e0e0e0
 8007350:	1f1f1f1f 	svcne	0x001f1f1f
 8007354:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007358:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800735c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007360:	1fe0e0e0 	svcne	0x00e0e0e0
 8007364:	1f1f1f1f 	svcne	0x001f1f1f
 8007368:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800736c:	0012e0e0 	andseq	lr, r2, r0, ror #1
 8007370:	e0e0e0ea 	rsc	lr, r0, sl, ror #1
 8007374:	1f1013e0 	svcne	0x001013e0
 8007378:	1f1f1f1f 	svcne	0x001f1f1f
 800737c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007380:	00efe0e0 	rsceq	lr, pc, r0, ror #1
 8007384:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007388:	1fe3e0e0 	svcne	0x00e3e0e0
 800738c:	1f1f1f1f 	svcne	0x001f1f1f
 8007390:	fce0e0e0 	stc2l	0, cr14, [r0], #896	; 0x380
 8007394:	1f1f1f1f 	svcne	0x001f1f1f
 8007398:	191f1f1f 	ldmdbne	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 800739c:	e001e0e0 	and	lr, r1, r0, ror #1
 80073a0:	e0f0e01f 	rscs	lr, r0, pc, lsl r0
 80073a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80073a8:	e01ee0e0 	ands	lr, lr, r0, ror #1
 80073ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80073b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80073b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80073b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80073bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80073c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80073c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80073c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80073cc:	00000000 	andeq	r0, r0, r0
 80073d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80073d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80073d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80073dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80073e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80073e4:	1f1f1f1f 	svcne	0x001f1f1f
 80073e8:	1f1f1f1f 	svcne	0x001f1f1f
 80073ec:	1f1f1f1f 	svcne	0x001f1f1f
 80073f0:	1f1f1f1f 	svcne	0x001f1f1f
 80073f4:	1f1f1f1f 	svcne	0x001f1f1f
 80073f8:	1f1f18e0 	svcne	0x001f18e0
 80073fc:	1f1b1f1f 	svcne	0x001b1f1f
 8007400:	1f1f1f1f 	svcne	0x001f1f1f
 8007404:	1f1f1f0f 	svcne	0x001f1f0f
 8007408:	1f1f1f1f 	svcne	0x001f1f1f
 800740c:	1fe0f0fe 	svcne	0x00e0f0fe
 8007410:	1f1f1f1f 	svcne	0x001f1f1f
 8007414:	1f111f03 	svcne	0x00111f03
 8007418:	f2fc1f19 	vcvt.s32.f32	d17, d9, #4
 800741c:	16081fff 			; <UNDEFINED> instruction: 0x16081fff
 8007420:	e0fc18e0 	rscs	r1, ip, r0, ror #17
 8007424:	1f1f091f 	svcne	0x001f091f
 8007428:	19101f1f 	ldmdbne	r0, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}
 800742c:	1f1f1f0a 	svcne	0x001f1f0a
 8007430:	031004ea 	tsteq	r0, #-369098752	; 0xea000000
 8007434:	001ff8e0 	andseq	pc, pc, r0, ror #17
 8007438:	f0f6fa1f 			; <UNDEFINED> instruction: 0xf0f6fa1f
 800743c:	1e12f4e0 	cdpne	4, 1, cr15, cr2, cr0, {7}
 8007440:	e0e01f08 	rsc	r1, r0, r8, lsl #30
 8007444:	e0f806e0 	rscs	r0, r8, r0, ror #13
 8007448:	e01ff0ea 	ands	pc, pc, sl, ror #1
 800744c:	140bef1f 	strne	lr, [fp], #-3871	; 0xfffff0e1
 8007450:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007454:	e0e0fdfd 	strd	pc, [r0], #221	; 0xdd	; <UNPREDICTABLE>
 8007458:	e3e0f0e0 	mvn	pc, #224	; 0xe0
 800745c:	e31de0e0 	tst	sp, #224	; 0xe0
 8007460:	e001f9e6 	and	pc, r1, r6, ror #19
 8007464:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007468:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800746c:	e0e6e0e0 	rsc	lr, r6, r0, ror #1
 8007470:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007474:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007478:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800747c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007480:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007484:	e0f4e3e0 	rscs	lr, r4, r0, ror #7
 8007488:	e0e015e0 	rsc	r1, r0, r0, ror #11
 800748c:	e0e0e6e0 	rsc	lr, r0, r0, ror #13
 8007490:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007494:	e6e0e0e0 	strbt	lr, [r0], r0, ror #1
 8007498:	e0e0e00c 	rsc	lr, r0, ip
 800749c:	e0e3e0f2 	strd	lr, [r3], #2	; <UNPREDICTABLE>
 80074a0:	e0e00b08 	rsc	r0, r0, r8, lsl #22
 80074a4:	e0fafde3 	rscs	pc, sl, r3, ror #27
 80074a8:	e0e6ea1f 	rsc	lr, r6, pc, lsl sl
 80074ac:	e0e0f005 	rsc	pc, r0, r5
 80074b0:	eae0e0e0 	b	783f838 <__flash_size+0x77bf838>
 80074b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80074b8:	fc1a19e3 	ldc2	9, cr1, [sl], {227}	; 0xe3	; <UNPREDICTABLE>
 80074bc:	f9f206ef 			; <UNDEFINED> instruction: 0xf9f206ef
 80074c0:	1f1f1f1f 	svcne	0x001f1f1f
 80074c4:	1f161f1f 	svcne	0x00161f1f
 80074c8:	1f1f1f1f 	svcne	0x001f1f1f
 80074cc:	e31f1f1f 	tst	pc, #31, 30	; 0x7c
 80074d0:	1f0dfde0 	svcne	0x000dfde0
 80074d4:	1f1f1f1f 	svcne	0x001f1f1f
 80074d8:	1f1f1f1f 	svcne	0x001f1f1f
 80074dc:	1f1f1f1f 	svcne	0x001f1f1f
 80074e0:	0f1f1f1f 	svceq	0x001f1f1f
 80074e4:	1f1ffaea 	svcne	0x001ffaea
 80074e8:	1f1f1f1f 	svcne	0x001f1f1f
 80074ec:	1f1f1f1f 	svcne	0x001f1f1f
 80074f0:	1f1f1f1f 	svcne	0x001f1f1f
 80074f4:	f81f1f1f 			; <UNDEFINED> instruction: 0xf81f1f1f
 80074f8:	1f1f1f16 	svcne	0x001f1f16
 80074fc:	1f071f1f 	svcne	0x00071f1f
 8007500:	1f1f1f1f 	svcne	0x001f1f1f
 8007504:	1f1f1f1f 	svcne	0x001f1f1f
 8007508:	e01f0d13 	ands	r0, pc, r3, lsl sp	; <UNPREDICTABLE>
 800750c:	1f0c1fe0 	svcne	0x000c1fe0
 8007510:	1fea1f16 	svcne	0x00ea1f16
 8007514:	1d1f1f1f 	ldcne	15, cr1, [pc, #-124]	; 80074a0 <INPUT_MATRIX+0x2830>
 8007518:	e0e0e01b 	rsc	lr, r0, fp, lsl r0
 800751c:	e0e3e0e0 	rsc	lr, r3, r0, ror #1
 8007520:	f0f4ecea 			; <UNDEFINED> instruction: 0xf0f4ecea
 8007524:	e0f9e00e 	rscs	lr, r9, lr
 8007528:	e0e01ce0 	rsc	r1, r0, r0, ror #25
 800752c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007530:	1ff6e0e0 	svcne	0x00f6e0e0
 8007534:	1f1f1f1f 	svcne	0x001f1f1f
 8007538:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800753c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007540:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007544:	1fe0e0e0 	svcne	0x00e0e0e0
 8007548:	1f1f1f1f 	svcne	0x001f1f1f
 800754c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007550:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007554:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007558:	00e0e0e0 	rsceq	lr, r0, r0, ror #1
 800755c:	1f1f1f1f 	svcne	0x001f1f1f
 8007560:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007564:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007568:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800756c:	1fe3e0e0 	svcne	0x00e3e0e0
 8007570:	1f1f1f1f 	svcne	0x001f1f1f
 8007574:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007578:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800757c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007580:	1fe0e0e0 	svcne	0x00e0e0e0
 8007584:	f81f1f1f 			; <UNDEFINED> instruction: 0xf81f1f1f
 8007588:	00e0e0e0 	rsceq	lr, r0, r0, ror #1
 800758c:	060a1f01 	streq	r1, [sl], -r1, lsl #30
 8007590:	e01d1f1f 	ands	r1, sp, pc, lsl pc
 8007594:	f8e0e0e0 			; <UNDEFINED> instruction: 0xf8e0e0e0
 8007598:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800759c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80075a0:	e0e0fde0 	rsc	pc, r0, r0, ror #27
 80075a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80075a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80075ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80075b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80075b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80075b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80075bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80075c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80075c4:	00000000 	andeq	r0, r0, r0
 80075c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80075cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80075d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80075d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80075d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80075dc:	1f1f1f1f 	svcne	0x001f1f1f
 80075e0:	1f1f1f1f 	svcne	0x001f1f1f
 80075e4:	1f1f1f1f 	svcne	0x001f1f1f
 80075e8:	1f1f1f1f 	svcne	0x001f1f1f
 80075ec:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80075f0:	1f1f1f0c 	svcne	0x001f1f0c
 80075f4:	1f1f1f1f 	svcne	0x001f1f1f
 80075f8:	1f1f1f1f 	svcne	0x001f1f1f
 80075fc:	1f1f1f1f 	svcne	0x001f1f1f
 8007600:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8007604:	1f1f1f1f 	svcne	0x001f1f1f
 8007608:	1f1f1f1f 	svcne	0x001f1f1f
 800760c:	1f1f1f1f 	svcne	0x001f1f1f
 8007610:	1f1f1f1f 	svcne	0x001f1f1f
 8007614:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8007618:	1f0f1f1f 	svcne	0x000f1f1f
 800761c:	1f1f1f1f 	svcne	0x001f1f1f
 8007620:	1f151f1f 	svcne	0x00151f1f
 8007624:	1e1f1f1f 	mrcne	15, 0, r1, cr15, cr15, {0}
 8007628:	e0141b1f 	ands	r1, r4, pc, lsl fp
 800762c:	1f001fff 	svcne	0x00001fff
 8007630:	1f1f041f 	svcne	0x001f041f
 8007634:	1f1f1f1f 	svcne	0x001f1f1f
 8007638:	fe1f1f1f 	mrc2	15, 0, r1, cr15, cr15, {0}
 800763c:	e00e1ff8 	strd	r1, [lr], -r8
 8007640:	1f1d1f1f 	svcne	0x001d1f1f
 8007644:	1d1f091f 	vldrne.16	s0, [pc, #-62]	; 800760e <INPUT_MATRIX+0x299e>	; <UNPREDICTABLE>
 8007648:	fc1ffa1e 	ldc2	10, cr15, [pc], {30}	; <UNPREDICTABLE>
 800764c:	0df01f1f 	ldcleq	15, cr1, [r0, #124]!	; 0x7c
 8007650:	e0040012 	and	r0, r4, r2, lsl r0
 8007654:	1f031f17 	svcne	0x00031f17
 8007658:	07e01f1e 			; <UNDEFINED> instruction: 0x07e01f1e
 800765c:	0d06180d 	stceq	8, cr1, [r6, #-52]	; 0xffffffcc
 8007660:	f000e001 			; <UNDEFINED> instruction: 0xf000e001
 8007664:	e00b1609 	and	r1, fp, r9, lsl #12
 8007668:	0d081fe0 	stceq	15, cr1, [r8, #-896]	; 0xfffffc80
 800766c:	e0e00af0 	strd	r0, [r0], #160	; 0xa0	; <UNPREDICTABLE>
 8007670:	150ae610 	strne	lr, [sl, #-1552]	; 0xfffff9f0
 8007674:	f2e0f2ea 	vmlal.s32	<illegal reg q15.5>, d16, d10[1]
 8007678:	e016fa08 	ands	pc, r6, r8, lsl #20
 800767c:	0a1f031f 	beq	87c8300 <__flash_sram_init_src_addr+0x7b9620>
 8007680:	fce01ee0 	stc2l	14, cr1, [r0], #896	; 0x380
 8007684:	16e0170d 	strbtne	r1, [r0], sp, lsl #14
 8007688:	e6eae0e0 	strbt	lr, [sl], r0, ror #1
 800768c:	e00bfff6 	strd	pc, [fp], -r6
 8007690:	1fe00008 	svcne	0x00e00008
 8007694:	1fef1019 	svcne	0x00ef1019
 8007698:	150e0b1f 	strne	r0, [lr, #-2847]	; 0xfffff4e1
 800769c:	1f1f1f1f 	svcne	0x001f1f1f
 80076a0:	e012f91e 	ands	pc, r2, lr, lsl r9	; <UNPREDICTABLE>
 80076a4:	f2e01f1f 	vcvt.s32.f32	d17, d15, #32
 80076a8:	1f1c1fe0 	svcne	0x001c1fe0
 80076ac:	fe1cff1b 	mrc2	15, 0, pc, cr12, cr11, {0}
 80076b0:	1f1f1f1f 	svcne	0x001f1f1f
 80076b4:	e0131919 	ands	r1, r3, r9, lsl r9
 80076b8:	1f1f1f1f 	svcne	0x001f1f1f
 80076bc:	1f1f1e1f 	svcne	0x001f1e1f
 80076c0:	1f1f1f1f 	svcne	0x001f1f1f
 80076c4:	1f1f1f1f 	svcne	0x001f1f1f
 80076c8:	e01f1f0d 	ands	r1, pc, sp, lsl #30
 80076cc:	1f1f1f1f 	svcne	0x001f1f1f
 80076d0:	1f1f1f1f 	svcne	0x001f1f1f
 80076d4:	1f1f1f1f 	svcne	0x001f1f1f
 80076d8:	191f1f1f 	ldmdbne	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 80076dc:	e01f1f1e 	ands	r1, pc, lr, lsl pc	; <UNPREDICTABLE>
 80076e0:	1f1f1f1f 	svcne	0x001f1f1f
 80076e4:	1f1f1f1f 	svcne	0x001f1f1f
 80076e8:	1f1f1f1f 	svcne	0x001f1f1f
 80076ec:	1f1f1f1f 	svcne	0x001f1f1f
 80076f0:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80076f4:	1f1f1f1f 	svcne	0x001f1f1f
 80076f8:	1f1f1f1f 	svcne	0x001f1f1f
 80076fc:	1f1f1f1f 	svcne	0x001f1f1f
 8007700:	131f1f1f 	tstne	pc, #31, 30	; 0x7c
 8007704:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8007708:	1f1f1f1f 	svcne	0x001f1f1f
 800770c:	1f1f1f1f 	svcne	0x001f1f1f
 8007710:	1ff6f218 	svcne	0x00f6f218
 8007714:	08ef1cf4 	stmiaeq	pc!, {r2, r4, r5, r6, r7, sl, fp, ip}^	; <UNPREDICTABLE>
 8007718:	e01f1f15 	ands	r1, pc, r5, lsl pc	; <UNPREDICTABLE>
 800771c:	e00c1ff8 	strd	r1, [ip], -r8
 8007720:	0de01ffa 	stcleq	15, cr1, [r0, #1000]!	; 0x3e8
 8007724:	e0e0e0f2 	strd	lr, [r0], #2	; <UNPREDICTABLE>
 8007728:	1f1fe0e0 	svcne	0x001fe0e0
 800772c:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8007730:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007734:	fae0e0e0 	blx	783fabc <__flash_size+0x77bfabc>
 8007738:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800773c:	1f1fe0e0 	svcne	0x001fe0e0
 8007740:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8007744:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007748:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800774c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007750:	1f1fe0e0 	svcne	0x001fe0e0
 8007754:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8007758:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800775c:	ea0012e0 	b	800c2e4 <INPUT_MATRIX+0x7674>
 8007760:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007764:	1f1f1013 	svcne	0x001f1013
 8007768:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800776c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007770:	e000efe0 	and	lr, r0, r0, ror #31
 8007774:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007778:	1f1fe3e0 	svcne	0x001fe3e0
 800777c:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8007780:	1ffce0e0 	svcne	0x00fce0e0
 8007784:	1f1f1f1f 	svcne	0x001f1f1f
 8007788:	e0191f1f 	ands	r1, r9, pc, lsl pc
 800778c:	1fe001e0 	svcne	0x00e001e0
 8007790:	e0e0f0e0 	rsc	pc, r0, r0, ror #1
 8007794:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007798:	e0e01ee0 	rsc	r1, r0, r0, ror #29
 800779c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80077a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80077a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80077a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80077ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80077b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80077b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80077b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80077bc:	00000000 	andeq	r0, r0, r0
 80077c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80077c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80077c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80077cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80077d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80077d4:	1f1f1f1f 	svcne	0x001f1f1f
 80077d8:	1f1f1f1f 	svcne	0x001f1f1f
 80077dc:	1f1f1f1f 	svcne	0x001f1f1f
 80077e0:	1f1f1f1f 	svcne	0x001f1f1f
 80077e4:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80077e8:	1f1f1f18 	svcne	0x001f1f18
 80077ec:	1f1f1b1f 	svcne	0x001f1b1f
 80077f0:	0f1f1f1f 	svceq	0x001f1f1f
 80077f4:	1f1f1f1f 	svcne	0x001f1f1f
 80077f8:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80077fc:	1f1fe0f0 	svcne	0x001fe0f0
 8007800:	031f1f1f 	tsteq	pc, #31, 30	; 0x7c
 8007804:	191f111f 	ldmdbne	pc, {r0, r1, r2, r3, r4, r8, ip}	; <UNPREDICTABLE>
 8007808:	fff2fc1f 			; <UNDEFINED> instruction: 0xfff2fc1f
 800780c:	e016081f 	ands	r0, r6, pc, lsl r8
 8007810:	1fe0fc18 	svcne	0x00e0fc18
 8007814:	1f1f1f09 	svcne	0x001f1f09
 8007818:	0a19101f 	beq	864b89c <__flash_sram_init_src_addr+0x63cbbc>
 800781c:	ea1f1f1f 	b	87cf4a0 <__flash_sram_init_src_addr+0x7c07c0>
 8007820:	e0031004 	and	r1, r3, r4
 8007824:	1f001ff8 	svcne	0x00001ff8
 8007828:	e0f0f6fa 	ldrsht	pc, [r0], #106	; 0x6a	; <UNPREDICTABLE>
 800782c:	081e12f4 	ldmdaeq	lr, {r2, r4, r5, r6, r7, r9, ip}
 8007830:	e0e0e01f 	rsc	lr, r0, pc, lsl r0
 8007834:	e0e0f806 	rsc	pc, r0, r6, lsl #16
 8007838:	1fe01ff0 	svcne	0x00e01ff0
 800783c:	e0140bef 	ands	r0, r4, pc, ror #23
 8007840:	fde0e0e0 	stc2l	0, cr14, [r0, #896]!	; 0x380
 8007844:	e0e0e0fd 	strd	lr, [r0], #13	; <UNPREDICTABLE>
 8007848:	e0e3e0f0 	strd	lr, [r3], #0	; <UNPREDICTABLE>
 800784c:	e6e31de0 	strbt	r1, [r3], r0, ror #27
 8007850:	e0e001f9 	strd	r0, [r0], #25	; <UNPREDICTABLE>
 8007854:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007858:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800785c:	e0e0e6e0 	rsc	lr, r0, r0, ror #13
 8007860:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007864:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007868:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800786c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007870:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007874:	e0e0f4e3 	rsc	pc, r0, r3, ror #9
 8007878:	e0e0e015 	rsc	lr, r0, r5, lsl r0
 800787c:	e0e0e0e6 	rsc	lr, r0, r6, ror #1
 8007880:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007884:	e0e6e0e0 	rsc	lr, r6, r0, ror #1
 8007888:	f2e0e0e0 	vmla.i32	d30, d16, d0[1]
 800788c:	08e0e3e0 	stmiaeq	r0!, {r5, r6, r7, r8, r9, sp, lr, pc}^
 8007890:	e3e0e00b 	mvn	lr, #11
 8007894:	1fe0fafd 	svcne	0x00e0fafd
 8007898:	e0e0e6ea 	rsc	lr, r0, sl, ror #13
 800789c:	e0e0e0f0 	strd	lr, [r0], #0	; <UNPREDICTABLE>
 80078a0:	e0eae0e0 	rsc	lr, sl, r0, ror #1
 80078a4:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 80078a8:	effc1a19 	svc	0x00fc1a19
 80078ac:	e0f9f206 	rscs	pc, r9, r6, lsl #4
 80078b0:	1f1f1f1f 	svcne	0x001f1f1f
 80078b4:	1f1f161f 	svcne	0x001f161f
 80078b8:	1f1f1f1f 	svcne	0x001f1f1f
 80078bc:	e0e31f1f 	rsc	r1, r3, pc, lsl pc
 80078c0:	e01f0dfd 			; <UNDEFINED> instruction: 0xe01f0dfd
 80078c4:	1f1f1f1f 	svcne	0x001f1f1f
 80078c8:	1f1f1f1f 	svcne	0x001f1f1f
 80078cc:	1f1f1f1f 	svcne	0x001f1f1f
 80078d0:	ea0f1f1f 	b	83cf554 <__flash_sram_init_src_addr+0x3c0874>
 80078d4:	e01f1ffa 			; <UNDEFINED> instruction: 0xe01f1ffa
 80078d8:	1f1f1f1f 	svcne	0x001f1f1f
 80078dc:	1f1f1f1f 	svcne	0x001f1f1f
 80078e0:	1f1f1f1f 	svcne	0x001f1f1f
 80078e4:	16f81f1f 	usatne	r1, #24, pc, lsl #30	; <UNPREDICTABLE>
 80078e8:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80078ec:	1f1f071f 	svcne	0x001f071f
 80078f0:	1f1f1f1f 	svcne	0x001f1f1f
 80078f4:	131f1f1f 	tstne	pc, #31, 30	; 0x7c
 80078f8:	e0e01f0d 	rsc	r1, r0, sp, lsl #30
 80078fc:	e01f0c1f 	ands	r0, pc, pc, lsl ip	; <UNPREDICTABLE>
 8007900:	1f1fea1f 	svcne	0x001fea1f
 8007904:	1b1d1f1f 	blne	874f588 <__flash_sram_init_src_addr+0x7408a8>
 8007908:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800790c:	eae0e3e0 	b	7840894 <__flash_size+0x77c0894>
 8007910:	e0f0f4ec 	rscs	pc, r0, ip, ror #9
 8007914:	e0e0f9e0 	rsc	pc, r0, r0, ror #19
 8007918:	e0e0e01c 	rsc	lr, r0, ip, lsl r0
 800791c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007920:	1f1ff6e0 	svcne	0x001ff6e0
 8007924:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8007928:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800792c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007930:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007934:	1f1fe0e0 	svcne	0x001fe0e0
 8007938:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800793c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007940:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007944:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007948:	1f00e0e0 	svcne	0x0000e0e0
 800794c:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8007950:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007954:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007958:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800795c:	1f1fe3e0 	svcne	0x001fe3e0
 8007960:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8007964:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007968:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800796c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007970:	1f1fe0e0 	svcne	0x001fe0e0
 8007974:	e0f81f1f 	rscs	r1, r8, pc, lsl pc
 8007978:	0100e0e0 	smlatteq	r0, r0, r0, lr
 800797c:	1f060a1f 	svcne	0x00060a1f
 8007980:	e0e01d1f 	rsc	r1, r0, pc, lsl sp
 8007984:	e0f8e0e0 	rscs	lr, r8, r0, ror #1
 8007988:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800798c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007990:	e0e0e0fd 	strd	lr, [r0], #13	; <UNPREDICTABLE>
 8007994:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007998:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800799c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80079a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80079a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80079a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80079ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80079b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80079b4:	00000000 	andeq	r0, r0, r0
 80079b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80079bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80079c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80079c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80079c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80079cc:	1f1f1f1f 	svcne	0x001f1f1f
 80079d0:	1f1f1f1f 	svcne	0x001f1f1f
 80079d4:	1f1f1f1f 	svcne	0x001f1f1f
 80079d8:	1f1f1f1f 	svcne	0x001f1f1f
 80079dc:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 80079e0:	1f1f1f1f 	svcne	0x001f1f1f
 80079e4:	1f1f1f1f 	svcne	0x001f1f1f
 80079e8:	1f1f1f1f 	svcne	0x001f1f1f
 80079ec:	1f1f1f1f 	svcne	0x001f1f1f
 80079f0:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 80079f4:	1f1f1f1f 	svcne	0x001f1f1f
 80079f8:	1f1f1f1f 	svcne	0x001f1f1f
 80079fc:	1f1f1f1f 	svcne	0x001f1f1f
 8007a00:	1f1f1f1f 	svcne	0x001f1f1f
 8007a04:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8007a08:	1f1f0f1f 	svcne	0x001f0f1f
 8007a0c:	1f1f1f1f 	svcne	0x001f1f1f
 8007a10:	1f1f151f 	svcne	0x001f151f
 8007a14:	1f1e1f1f 	svcne	0x001e1f1f
 8007a18:	e0e0141b 	rsc	r1, r0, fp, lsl r4
 8007a1c:	1f1f001f 	svcne	0x001f001f
 8007a20:	1f1f1f04 	svcne	0x001f1f04
 8007a24:	1f1f1f1f 	svcne	0x001f1f1f
 8007a28:	f8fe1f1f 			; <UNDEFINED> instruction: 0xf8fe1f1f
 8007a2c:	e0e00e1f 	rsc	r0, r0, pc, lsl lr
 8007a30:	1f1f1d1f 	svcne	0x001f1d1f
 8007a34:	1e1d1f09 	cdpne	15, 1, cr1, cr13, cr9, {0}
 8007a38:	1ffc1ffa 	svcne	0x00fc1ffa
 8007a3c:	120df01f 	andne	pc, sp, #31
 8007a40:	e0e00400 	rsc	r0, r0, r0, lsl #8
 8007a44:	1e1f031f 	mrcne	3, 0, r0, cr15, cr15, {0}
 8007a48:	0d07e01f 	stceq	0, cr14, [r7, #-124]	; 0xffffff84
 8007a4c:	010d0618 	tsteq	sp, r8, lsl r6
 8007a50:	09f000e0 	ldmibeq	r0!, {r5, r6, r7}^
 8007a54:	e0e00b16 	rsc	r0, r0, r6, lsl fp
 8007a58:	f00d081f 			; <UNDEFINED> instruction: 0xf00d081f
 8007a5c:	10e0e00a 	rscne	lr, r0, sl
 8007a60:	ea150ae6 	b	854a600 <__flash_sram_init_src_addr+0x53b920>
 8007a64:	08f2e0f2 	ldmeq	r2!, {r1, r4, r5, r6, r7, sp, lr, pc}^
 8007a68:	e0e016fa 	strd	r1, [r0], #106	; 0x6a	; <UNPREDICTABLE>
 8007a6c:	e00a1f03 	and	r1, sl, r3, lsl #30
 8007a70:	0dfce01e 	ldcleq	0, cr14, [ip, #120]!	; 0x78
 8007a74:	e016e017 	ands	lr, r6, r7, lsl r0
 8007a78:	f6e6eae0 			; <UNDEFINED> instruction: 0xf6e6eae0
 8007a7c:	e0e00bff 	strd	r0, [r0], #191	; 0xbf	; <UNPREDICTABLE>
 8007a80:	191fe000 	ldmdbne	pc, {sp, lr, pc}	; <UNPREDICTABLE>
 8007a84:	1f1fef10 	svcne	0x001fef10
 8007a88:	1f150e0b 	svcne	0x00150e0b
 8007a8c:	1e1f1f1f 	mrcne	15, 0, r1, cr15, cr15, {0}
 8007a90:	e0e012f9 	strd	r1, [r0], #41	; 0x29	; <UNPREDICTABLE>
 8007a94:	e0f2e01f 	rscs	lr, r2, pc, lsl r0
 8007a98:	1b1f1c1f 	blne	87ceb1c <__flash_sram_init_src_addr+0x7bfe3c>
 8007a9c:	1ffe1cff 	svcne	0x00fe1cff
 8007aa0:	191f1f1f 	ldmdbne	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 8007aa4:	e0e01319 	rsc	r1, r0, r9, lsl r3
 8007aa8:	1f1f1f1f 	svcne	0x001f1f1f
 8007aac:	1f1f1f1e 	svcne	0x001f1f1e
 8007ab0:	1f1f1f1f 	svcne	0x001f1f1f
 8007ab4:	0d1f1f1f 	ldceq	15, cr1, [pc, #-124]	; 8007a40 <INPUT_MATRIX+0x2dd0>
 8007ab8:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8007abc:	1f1f1f1f 	svcne	0x001f1f1f
 8007ac0:	1f1f1f1f 	svcne	0x001f1f1f
 8007ac4:	1f1f1f1f 	svcne	0x001f1f1f
 8007ac8:	1e191f1f 	mrcne	15, 0, r1, cr9, cr15, {0}
 8007acc:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8007ad0:	1f1f1f1f 	svcne	0x001f1f1f
 8007ad4:	1f1f1f1f 	svcne	0x001f1f1f
 8007ad8:	1f1f1f1f 	svcne	0x001f1f1f
 8007adc:	1f1f1f1f 	svcne	0x001f1f1f
 8007ae0:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8007ae4:	1f1f1f1f 	svcne	0x001f1f1f
 8007ae8:	1f1f1f1f 	svcne	0x001f1f1f
 8007aec:	1f1f1f1f 	svcne	0x001f1f1f
 8007af0:	1f131f1f 	svcne	0x00131f1f
 8007af4:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8007af8:	1f1f1f1f 	svcne	0x001f1f1f
 8007afc:	181f1f1f 	ldmdane	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 8007b00:	f41ff6f2 	pldw	[pc], #-1778	; 8007b08 <INPUT_MATRIX+0x2e98>
 8007b04:	1508ef1c 	strne	lr, [r8, #-3868]	; 0xfffff0e4
 8007b08:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8007b0c:	fae00c1f 	blx	780ab90 <__flash_size+0x778ab90>
 8007b10:	f20de01f 	vqadd.s8	d14, d13, d15
 8007b14:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007b18:	1f1f1fe0 	svcne	0x001f1fe0
 8007b1c:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8007b20:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007b24:	e0fae0e0 	rscs	lr, sl, r0, ror #1
 8007b28:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007b2c:	1f1f1fe0 	svcne	0x001f1fe0
 8007b30:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8007b34:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007b38:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007b3c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007b40:	1f1f1fe0 	svcne	0x001f1fe0
 8007b44:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8007b48:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007b4c:	e0ea0012 	rsc	r0, sl, r2, lsl r0
 8007b50:	13e0e0e0 	mvnne	lr, #224	; 0xe0
 8007b54:	1f1f1f10 	svcne	0x001f1f10
 8007b58:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8007b5c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007b60:	e0e000ef 	rsc	r0, r0, pc, ror #1
 8007b64:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007b68:	1f1f1fe3 	svcne	0x001f1fe3
 8007b6c:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8007b70:	1f1ffce0 	svcne	0x001ffce0
 8007b74:	1f1f1f1f 	svcne	0x001f1f1f
 8007b78:	e0e0191f 	rsc	r1, r0, pc, lsl r9
 8007b7c:	e01fe001 	ands	lr, pc, r1
 8007b80:	e0e0e0f0 	strd	lr, [r0], #0	; <UNPREDICTABLE>
 8007b84:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007b88:	e0e0e01e 	rsc	lr, r0, lr, lsl r0
 8007b8c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007b90:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007b94:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007b98:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007b9c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007ba0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007ba4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007ba8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007bac:	00000000 	andeq	r0, r0, r0
 8007bb0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007bb4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007bb8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007bbc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007bc0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007bc4:	1f1fe0e0 	svcne	0x001fe0e0
 8007bc8:	1f1f1f1f 	svcne	0x001f1f1f
 8007bcc:	1f1a1f1f 	svcne	0x001a1f1f
 8007bd0:	1f1f1f1f 	svcne	0x001f1f1f
 8007bd4:	1f1f1f1f 	svcne	0x001f1f1f
 8007bd8:	1f1fe0e0 	svcne	0x001fe0e0
 8007bdc:	1f1f1f1f 	svcne	0x001f1f1f
 8007be0:	fa1f1e1f 	blx	87cf464 <__flash_sram_init_src_addr+0x7c0784>
 8007be4:	f81f1f10 			; <UNDEFINED> instruction: 0xf81f1f10
 8007be8:	1f19101f 	svcne	0x0019101f
 8007bec:	f2e0e0e0 	vmla.i32	d30, d16, d0[1]
 8007bf0:	1a1f1f1f 	bne	87cf874 <__flash_sram_init_src_addr+0x7c0b94>
 8007bf4:	1ee01f1f 	mcrne	15, 7, r1, cr0, cr15, {0}
 8007bf8:	1f161f1f 	svcne	0x00161f1f
 8007bfc:	1dea1f1f 	stclne	15, cr1, [sl, #124]!	; 0x7c
 8007c00:	18e0e0e0 	stmiane	r0!, {r5, r6, r7, sp, lr, pc}^
 8007c04:	1f0b1fe0 	svcne	0x000b1fe0
 8007c08:	0c1fe013 	ldceq	0, cr14, [pc], {19}
 8007c0c:	1f1a1f1f 	svcne	0x001a1f1f
 8007c10:	e016f614 	ands	pc, r6, r4, lsl r6	; <UNPREDICTABLE>
 8007c14:	1ff0e0e0 	svcne	0x00f0e0e0
 8007c18:	051e000a 	ldreq	r0, [lr, #-10]
 8007c1c:	0819e0fd 	ldmdaeq	r9, {r0, r2, r3, r4, r5, r6, r7, sp, lr, pc}
 8007c20:	0401ea03 	streq	lr, [r1], #-2563	; 0xfffff5fd
 8007c24:	e0e3e0e0 	rsc	lr, r3, r0, ror #1
 8007c28:	fa01e0e0 	blx	807ffb0 <__flash_sram_init_src_addr+0x712d0>
 8007c2c:	031ffe09 	tsteq	pc, #9, 28	; 0x90	; <UNPREDICTABLE>
 8007c30:	e0e016e0 	rsc	r1, r0, r0, ror #13
 8007c34:	e0f9e0e0 	rscs	lr, r9, r0, ror #1
 8007c38:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 8007c3c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007c40:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007c44:	e3e0f4e0 	mvn	pc, #224, 8	; 0xe0000000
 8007c48:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007c4c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007c50:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007c54:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007c58:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007c5c:	e0e0e0f6 	strd	lr, [r0], #6	; <UNPREDICTABLE>
 8007c60:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007c64:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007c68:	eae0e0e0 	b	783fff0 <__flash_size+0x77bfff0>
 8007c6c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007c70:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007c74:	e014f2e0 	ands	pc, r4, r0, ror #5
 8007c78:	1ffae0e0 	svcne	0x00fae0e0
 8007c7c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007c80:	e0ece01f 	rsc	lr, ip, pc, lsl r0
 8007c84:	0700e3e0 	streq	lr, [r0, -r0, ror #7]
 8007c88:	051ae317 	ldreq	lr, [sl, #-791]	; 0xfffffce9
 8007c8c:	e31fe0e0 	tst	pc, #224	; 0xe0
 8007c90:	ece00810 	stcl	8, cr0, [r0], #64	; 0x40
 8007c94:	e315e00c 	tst	r5, #12
 8007c98:	e00fe30d 	and	lr, pc, sp, lsl #6
 8007c9c:	03f0091f 	mvnseq	r0, #507904	; 0x7c000
 8007ca0:	1f1fe0e0 	svcne	0x001fe0e0
 8007ca4:	1f1f1f1f 	svcne	0x001f1f1f
 8007ca8:	1f1f1f1f 	svcne	0x001f1f1f
 8007cac:	1f1f1f1f 	svcne	0x001f1f1f
 8007cb0:	0f050d1f 	svceq	0x00050d1f
 8007cb4:	1f1fe0e0 	svcne	0x001fe0e0
 8007cb8:	1f1f1f1f 	svcne	0x001f1f1f
 8007cbc:	1f1f1f1f 	svcne	0x001f1f1f
 8007cc0:	1f1f1f1f 	svcne	0x001f1f1f
 8007cc4:	0fe31f1f 	svceq	0x00e31f1f
 8007cc8:	1f1fe0e0 	svcne	0x001fe0e0
 8007ccc:	1f1f1f1f 	svcne	0x001f1f1f
 8007cd0:	1f1f1f1f 	svcne	0x001f1f1f
 8007cd4:	1f1f1f1f 	svcne	0x001f1f1f
 8007cd8:	19e00a1f 	stmibne	r0!, {r0, r1, r2, r3, r4, r9, fp}^
 8007cdc:	1f1fe0e0 	svcne	0x001fe0e0
 8007ce0:	1f1f1f15 	svcne	0x001f1f15
 8007ce4:	1f1f1f1f 	svcne	0x001f1f1f
 8007ce8:	1b1f191a 	blne	87ce158 <__flash_sram_init_src_addr+0x7bf478>
 8007cec:	1fece01f 	svcne	0x00ece01f
 8007cf0:	1010e0e0 	andsne	lr, r0, r0, ror #1
 8007cf4:	0e1f1514 	mrceq	5, 0, r1, cr15, cr4, {0}
 8007cf8:	f81b0b1f 			; <UNDEFINED> instruction: 0xf81b0b1f
 8007cfc:	e0e0e3e0 	rsc	lr, r0, r0, ror #7
 8007d00:	f9e0e0e0 			; <UNDEFINED> instruction: 0xf9e0e0e0
 8007d04:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d08:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d0c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d10:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d14:	1f1f1fe0 	svcne	0x001f1fe0
 8007d18:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d1c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d20:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d24:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d28:	1f1f1fe0 	svcne	0x001f1fe0
 8007d2c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d30:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d34:	e0e0f6e0 	rsc	pc, r0, r0, ror #13
 8007d38:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d3c:	1f1f1fe0 	svcne	0x001f1fe0
 8007d40:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d44:	00e0e0e0 	rsceq	lr, r0, r0, ror #1
 8007d48:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d4c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d50:	1f1f1eea 	svcne	0x001f1eea
 8007d54:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d58:	eae0e0e0 	b	78400e0 <__flash_size+0x77c00e0>
 8007d5c:	e0e006e0 	rsc	r0, r0, r0, ror #13
 8007d60:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d64:	ef1f1fe0 	svc	0x001f1fe0
 8007d68:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d6c:	f9e0e0e0 			; <UNDEFINED> instruction: 0xf9e0e0e0
 8007d70:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d74:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d78:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d7c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d80:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d84:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d88:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d8c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d90:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d94:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d98:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007d9c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007da0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007da4:	00000000 	andeq	r0, r0, r0
 8007da8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007dac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007db0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007db4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007db8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007dbc:	1f1f1fe0 	svcne	0x001f1fe0
 8007dc0:	1f1f1f1f 	svcne	0x001f1f1f
 8007dc4:	1f1f1f1f 	svcne	0x001f1f1f
 8007dc8:	1f1f1f1f 	svcne	0x001f1f1f
 8007dcc:	1f1f1f1f 	svcne	0x001f1f1f
 8007dd0:	1f1f1fe0 	svcne	0x001f1fe0
 8007dd4:	1f1f1f1f 	svcne	0x001f1f1f
 8007dd8:	1f1f1f1f 	svcne	0x001f1f1f
 8007ddc:	1f1f1f1f 	svcne	0x001f1f1f
 8007de0:	1f1f1f1f 	svcne	0x001f1f1f
 8007de4:	1f0d1fe0 	svcne	0x000d1fe0
 8007de8:	1f1f1f1f 	svcne	0x001f1f1f
 8007dec:	1f1f1d1f 	svcne	0x001f1d1f
 8007df0:	1f1f1f1f 	svcne	0x001f1f1f
 8007df4:	181f1f1f 	ldmdane	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 8007df8:	161f1fe0 	ldrne	r1, [pc], -r0, ror #31
 8007dfc:	1f1f1f1f 	svcne	0x001f1f1f
 8007e00:	1f1f1f1f 	svcne	0x001f1f1f
 8007e04:	1f1f1f1f 	svcne	0x001f1f1f
 8007e08:	0d121f1f 	ldceq	15, cr1, [r2, #-124]	; 0xffffff84
 8007e0c:	1f1f1fe0 	svcne	0x001f1fe0
 8007e10:	1f1f1f1f 	svcne	0x001f1f1f
 8007e14:	001f1f1f 	andseq	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8007e18:	1f151a1f 	svcne	0x00151a1f
 8007e1c:	1f1f0dfa 	svcne	0x001f0dfa
 8007e20:	1f1fe0e0 	svcne	0x001fe0e0
 8007e24:	1f1f1f18 	svcne	0x001f1f18
 8007e28:	fc0f1f05 	stc2	15, cr1, [pc], {5}
 8007e2c:	e31f1209 	tst	pc, #-1879048192	; 0x90000000
 8007e30:	17f40019 			; <UNDEFINED> instruction: 0x17f40019
 8007e34:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007e38:	e0e0140e 	rsc	r1, r0, lr, lsl #8
 8007e3c:	03f0e6f4 	mvnseq	lr, #244, 12	; 0xf400000
 8007e40:	e0e0ff13 	rsc	pc, r0, r3, lsl pc	; <UNPREDICTABLE>
 8007e44:	00fae3ea 	rscseq	lr, sl, sl, ror #7
 8007e48:	e0e3e0e0 	rsc	lr, r3, r0, ror #1
 8007e4c:	e0e0f60d 	rsc	pc, r0, sp, lsl #12
 8007e50:	ec17e3e0 	ldc	3, cr14, [r7], {224}	; 0xe0
 8007e54:	e0e0fef0 	strd	pc, [r0], #224	; 0xe0	; <UNPREDICTABLE>
 8007e58:	f411eae0 			; <UNDEFINED> instruction: 0xf411eae0
 8007e5c:	1be0e0e0 	blne	78401e4 <__flash_size+0x77c01e4>
 8007e60:	1ffe1a12 	svcne	0x00fe1a12
 8007e64:	141e1f01 	ldrne	r1, [lr], #-3841	; 0xfffff0ff
 8007e68:	180d13f8 	stmdane	sp, {r3, r4, r5, r6, r7, r8, r9, ip}
 8007e6c:	ef041c1f 	svc	0x00041c1f
 8007e70:	1c1f1fe0 	ldcne	15, cr1, [pc], {224}	; 0xe0
 8007e74:	08e01914 	stmiaeq	r0!, {r2, r4, r8, fp, ip}^
 8007e78:	0f071f1f 	svceq	0x00071f1f
 8007e7c:	1f1fe308 	svcne	0x001fe308
 8007e80:	0b1a1f1f 	bleq	868fb04 <__flash_sram_init_src_addr+0x680e24>
 8007e84:	1f1f1fe0 	svcne	0x001f1fe0
 8007e88:	1fe01f1c 	svcne	0x00e01f1c
 8007e8c:	141fe3f4 	ldrne	lr, [pc], #-1012	; 8007e94 <INPUT_MATRIX+0x3224>
 8007e90:	1f1f0c17 	svcne	0x001f0c17
 8007e94:	1f1e0a1c 	svcne	0x001e0a1c
 8007e98:	1f1f1fe0 	svcne	0x001f1fe0
 8007e9c:	1a1f1f1f 	bne	87cfb20 <__flash_sram_init_src_addr+0x7c0e40>
 8007ea0:	1f1f1f1f 	svcne	0x001f1f1f
 8007ea4:	1f1f1f1f 	svcne	0x001f1f1f
 8007ea8:	1f1f1f1f 	svcne	0x001f1f1f
 8007eac:	1f1f1fe0 	svcne	0x001f1fe0
 8007eb0:	1f1f1f1f 	svcne	0x001f1f1f
 8007eb4:	1f1f1f1f 	svcne	0x001f1f1f
 8007eb8:	1f1f1f1f 	svcne	0x001f1f1f
 8007ebc:	1f1f1c1f 	svcne	0x001f1c1f
 8007ec0:	1f1f1fe0 	svcne	0x001f1fe0
 8007ec4:	1f1f1f1f 	svcne	0x001f1f1f
 8007ec8:	1f1f1f1f 	svcne	0x001f1f1f
 8007ecc:	1f1f1f1f 	svcne	0x001f1f1f
 8007ed0:	1f1f1f1f 	svcne	0x001f1f1f
 8007ed4:	1f1f1fe0 	svcne	0x001f1fe0
 8007ed8:	1f1f1f1f 	svcne	0x001f1f1f
 8007edc:	1f1f1f1f 	svcne	0x001f1f1f
 8007ee0:	1f1f1f1f 	svcne	0x001f1f1f
 8007ee4:	1f1f1f1f 	svcne	0x001f1f1f
 8007ee8:	1f1f1fe0 	svcne	0x001f1fe0
 8007eec:	1f1f1f1f 	svcne	0x001f1f1f
 8007ef0:	f61f1f1f 			; <UNDEFINED> instruction: 0xf61f1f1f
 8007ef4:	e0e01fe0 	rsc	r1, r0, r0, ror #31
 8007ef8:	1f16e014 	svcne	0x0016e014
 8007efc:	e0f81fe0 	rscs	r1, r8, r0, ror #31
 8007f00:	1fe0e01f 	svcne	0x00e0e01f
 8007f04:	e0e0f9e0 	rsc	pc, r0, r0, ror #19
 8007f08:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007f0c:	1f1f1f1f 	svcne	0x001f1f1f
 8007f10:	e0e0f4e0 	rsc	pc, r0, r0, ror #9
 8007f14:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007f18:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007f1c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007f20:	1f1f1fe0 	svcne	0x001f1fe0
 8007f24:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007f28:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 8007f2c:	e0e0ef08 	rsc	lr, r0, r8, lsl #30
 8007f30:	fce0e0e0 	stc2l	0, cr14, [r0], #896	; 0x380
 8007f34:	1f1f1f18 	svcne	0x001f1f18
 8007f38:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007f3c:	1fe0e0e0 	svcne	0x00e0e0e0
 8007f40:	e0e0e0f6 	strd	lr, [r0], #6	; <UNPREDICTABLE>
 8007f44:	09e6e0e0 	stmibeq	r6!, {r5, r6, r7, sp, lr, pc}^
 8007f48:	1f1f1f1f 	svcne	0x001f1f1f
 8007f4c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007f50:	16e0e0e0 	strbtne	lr, [r0], r0, ror #1
 8007f54:	e0e0e0ec 	rsc	lr, r0, ip, ror #1
 8007f58:	0ee0e0e0 	cdpeq	0, 14, cr14, cr0, cr0, {7}
 8007f5c:	1f1f1f0e 	svcne	0x001f1f0e
 8007f60:	e000e0e0 	and	lr, r0, r0, ror #1
 8007f64:	1ff4e0e0 	svcne	0x00f4e0e0
 8007f68:	e0e0e0fc 	strd	lr, [r0], #12	; <UNPREDICTABLE>
 8007f6c:	e0e0e0fa 	strd	lr, [r0], #10	; <UNPREDICTABLE>
 8007f70:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007f74:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007f78:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007f7c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007f80:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007f84:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007f88:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007f8c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007f90:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007f94:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007f98:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007f9c:	00000000 	andeq	r0, r0, r0
 8007fa0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007fa4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007fa8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007fac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007fb0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8007fb4:	1f1f1fe0 	svcne	0x001f1fe0
 8007fb8:	1f1f1f1f 	svcne	0x001f1f1f
 8007fbc:	1f1f1a1f 	svcne	0x001f1a1f
 8007fc0:	1f1f1f1f 	svcne	0x001f1f1f
 8007fc4:	1f1f1f1f 	svcne	0x001f1f1f
 8007fc8:	1f1f1fe0 	svcne	0x001f1fe0
 8007fcc:	1f1f1f1f 	svcne	0x001f1f1f
 8007fd0:	10fa1f1e 	rscsne	r1, sl, lr, lsl pc
 8007fd4:	1ff81f1f 	svcne	0x00f81f1f
 8007fd8:	1f1f1910 	svcne	0x001f1910
 8007fdc:	1ff2e0e0 	svcne	0x00f2e0e0
 8007fe0:	1f1a1f1f 	svcne	0x001a1f1f
 8007fe4:	1f1ee01f 	svcne	0x001ee01f
 8007fe8:	1f1f161f 	svcne	0x001f161f
 8007fec:	111dea1f 	tstne	sp, pc, lsl sl
 8007ff0:	e018e0e0 	ands	lr, r8, r0, ror #1
 8007ff4:	131f0b1f 	tstne	pc, #31744	; 0x7c00
 8007ff8:	1f0c1fe0 	svcne	0x000c1fe0
 8007ffc:	141f1a1f 	ldrne	r1, [pc], #-2591	; 8008004 <INPUT_MATRIX+0x3394>
 8008000:	f2e016f6 			; <UNDEFINED> instruction: 0xf2e016f6
 8008004:	0a1ff0e0 	beq	880438c <__flash_sram_init_src_addr+0x7f56ac>
 8008008:	fd051e00 	stc2	14, cr1, [r5, #-0]
 800800c:	030819e0 	movweq	r1, #35296	; 0x89e0
 8008010:	e00401ea 	and	r0, r4, sl, ror #3
 8008014:	e3e0e3e0 	mvn	lr, #224, 6	; 0x80000003
 8008018:	09fa01e0 	ldmibeq	sl!, {r5, r6, r7, r8}^
 800801c:	e0031ffe 	strd	r1, [r3], -lr
 8008020:	e0e0e016 	rsc	lr, r0, r6, lsl r0
 8008024:	e0e0f9e0 	rsc	pc, r0, r0, ror #19
 8008028:	fde3e0e0 	stc2l	0, cr14, [r3, #896]!	; 0x380
 800802c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008030:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008034:	e0e3e0f4 	strd	lr, [r3], #4	; <UNPREDICTABLE>
 8008038:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800803c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008040:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008044:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008048:	f6e0e0e0 			; <UNDEFINED> instruction: 0xf6e0e0e0
 800804c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008050:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008054:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008058:	e0eae0e0 	rsc	lr, sl, r0, ror #1
 800805c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008060:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008064:	e0e014f2 	strd	r1, [r0], #66	; 0x42	; <UNPREDICTABLE>
 8008068:	e01ffae0 	ands	pc, pc, r0, ror #21
 800806c:	1fe0e0e0 	svcne	0x00e0e0e0
 8008070:	e0e0ece0 	rsc	lr, r0, r0, ror #25
 8008074:	170700e3 	strne	r0, [r7, -r3, ror #1]
 8008078:	e0051ae3 	and	r1, r5, r3, ror #21
 800807c:	10e31fe0 	rscne	r1, r3, r0, ror #31
 8008080:	0cece008 	stcleq	0, cr14, [ip], #32
 8008084:	0de315e0 	cfstr64eq	mvdx1, [r3, #896]!	; 0x380
 8008088:	1fe00fe3 	svcne	0x00e00fe3
 800808c:	f803f009 			; <UNDEFINED> instruction: 0xf803f009
 8008090:	1f1f1fe0 	svcne	0x001f1fe0
 8008094:	1f1f1f1f 	svcne	0x001f1f1f
 8008098:	1f1f1f1f 	svcne	0x001f1f1f
 800809c:	1f1f1f1f 	svcne	0x001f1f1f
 80080a0:	1f0f050d 	svcne	0x000f050d
 80080a4:	1f1f1fe0 	svcne	0x001f1fe0
 80080a8:	1f1f1f1f 	svcne	0x001f1f1f
 80080ac:	1f1f1f1f 	svcne	0x001f1f1f
 80080b0:	1f1f1f1f 	svcne	0x001f1f1f
 80080b4:	1b0fe31f 	blne	8400d38 <__flash_sram_init_src_addr+0x3f2058>
 80080b8:	1f1f1fe0 	svcne	0x001f1fe0
 80080bc:	1f1f1f1f 	svcne	0x001f1f1f
 80080c0:	1f1f1f1f 	svcne	0x001f1f1f
 80080c4:	1f1f1f1f 	svcne	0x001f1f1f
 80080c8:	0619e00a 	ldreq	lr, [r9], -sl
 80080cc:	151f1fe0 	ldrne	r1, [pc, #-4064]	; 80070f4 <INPUT_MATRIX+0x2484>
 80080d0:	1f1f1f1f 	svcne	0x001f1f1f
 80080d4:	1a1f1f1f 	bne	87cfd58 <__flash_sram_init_src_addr+0x7c1078>
 80080d8:	1f1b1f19 	svcne	0x001b1f19
 80080dc:	1f1fece0 	svcne	0x001fece0
 80080e0:	141010e0 	ldrne	r1, [r0], #-224	; 0xffffff20
 80080e4:	1f0e1f15 	svcne	0x000e1f15
 80080e8:	e0f81b0b 	rscs	r1, r8, fp, lsl #22
 80080ec:	e0e0e0e3 	rsc	lr, r0, r3, ror #1
 80080f0:	1ff9e0e0 	svcne	0x00f9e0e0
 80080f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80080f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80080fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008100:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008104:	1f1f1f1f 	svcne	0x001f1f1f
 8008108:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800810c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008110:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008114:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008118:	1f1f1f1f 	svcne	0x001f1f1f
 800811c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008120:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008124:	e0e0e0f6 	strd	lr, [r0], #6	; <UNPREDICTABLE>
 8008128:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800812c:	1f1f1f1f 	svcne	0x001f1f1f
 8008130:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008134:	e000e0e0 	and	lr, r0, r0, ror #1
 8008138:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800813c:	eae0e0e0 	b	78404c4 <__flash_size+0x77c04c4>
 8008140:	171f1f1e 			; <UNDEFINED> instruction: 0x171f1f1e
 8008144:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008148:	e0eae0e0 	rsc	lr, sl, r0, ror #1
 800814c:	e0e0e006 	rsc	lr, r0, r6
 8008150:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008154:	f6ef1f1f 			; <UNDEFINED> instruction: 0xf6ef1f1f
 8008158:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800815c:	e0f9e0e0 	rscs	lr, r9, r0, ror #1
 8008160:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008164:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008168:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800816c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008170:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008174:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008178:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800817c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008180:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008184:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008188:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800818c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008190:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008194:	00000000 	andeq	r0, r0, r0
 8008198:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800819c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80081a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80081a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80081a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80081ac:	1f1f1f1f 	svcne	0x001f1f1f
 80081b0:	1f1f1f1f 	svcne	0x001f1f1f
 80081b4:	1f1f1f1f 	svcne	0x001f1f1f
 80081b8:	1f1f1f1f 	svcne	0x001f1f1f
 80081bc:	1f1f1f1f 	svcne	0x001f1f1f
 80081c0:	1f1f1f1f 	svcne	0x001f1f1f
 80081c4:	1f1f1f1f 	svcne	0x001f1f1f
 80081c8:	1f1f1f1f 	svcne	0x001f1f1f
 80081cc:	1f1f1f1f 	svcne	0x001f1f1f
 80081d0:	1f1f1f1f 	svcne	0x001f1f1f
 80081d4:	1f1f0d1f 	svcne	0x001f0d1f
 80081d8:	1f1f1f1f 	svcne	0x001f1f1f
 80081dc:	1f1f1f1d 	svcne	0x001f1f1d
 80081e0:	1f1f1f1f 	svcne	0x001f1f1f
 80081e4:	1f181f1f 	svcne	0x00181f1f
 80081e8:	1f161f1f 	svcne	0x00161f1f
 80081ec:	1f1f1f1f 	svcne	0x001f1f1f
 80081f0:	1f1f1f1f 	svcne	0x001f1f1f
 80081f4:	1f1f1f1f 	svcne	0x001f1f1f
 80081f8:	1f0d121f 	svcne	0x000d121f
 80081fc:	1f1f1f1f 	svcne	0x001f1f1f
 8008200:	1f1f1f1f 	svcne	0x001f1f1f
 8008204:	1f001f1f 	svcne	0x00001f1f
 8008208:	fa1f151a 	blx	87cd678 <__flash_sram_init_src_addr+0x7be998>
 800820c:	1f1f1f0d 	svcne	0x001f1f0d
 8008210:	181f1fe0 	ldmdane	pc, {r5, r6, r7, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 8008214:	051f1f1f 	ldreq	r1, [pc, #-3871]	; 80072fd <INPUT_MATRIX+0x268d>
 8008218:	09fc0f1f 	ldmibeq	ip!, {r0, r1, r2, r3, r4, r8, r9, sl, fp}^
 800821c:	19e31f12 	stmibne	r3!, {r1, r4, r8, r9, sl, fp, ip}^
 8008220:	1d17f400 	cfldrsne	mvf15, [r7, #-0]
 8008224:	0ee0e0e0 	cdpeq	0, 14, cr14, cr0, cr0, {7}
 8008228:	f4e0e014 	vld1.8			; <UNDEFINED> instruction: 0xf4e0e014
 800822c:	1303f0e6 	movwne	pc, #12518	; 0x30e6	; <UNPREDICTABLE>
 8008230:	eae0e0ff 	b	7840634 <__flash_size+0x77c0634>
 8008234:	f800fae3 			; <UNDEFINED> instruction: 0xf800fae3
 8008238:	0de0e3e0 	stcleq	3, cr14, [r0, #896]!	; 0x380
 800823c:	e0e0e0f6 	strd	lr, [r0], #6	; <UNPREDICTABLE>
 8008240:	f0ec17e3 			; <UNDEFINED> instruction: 0xf0ec17e3
 8008244:	e0e0e0fe 	strd	lr, [r0], #14	; <UNPREDICTABLE>
 8008248:	00f411ea 	rscseq	r1, r4, sl, ror #3
 800824c:	121be0e0 	andsne	lr, fp, #224	; 0xe0
 8008250:	011ffe1a 	tsteq	pc, sl, lsl lr	; <UNPREDICTABLE>
 8008254:	f8141e1f 			; <UNDEFINED> instruction: 0xf8141e1f
 8008258:	1f180d13 	svcne	0x00180d13
 800825c:	ffef041c 			; <UNDEFINED> instruction: 0xffef041c
 8008260:	141c1f1f 	ldrne	r1, [ip], #-3871	; 0xfffff0e1
 8008264:	1f08e019 	svcne	0x0008e019
 8008268:	080f071f 	stmdaeq	pc, {r0, r1, r2, r3, r4, r8, r9, sl}	; <UNPREDICTABLE>
 800826c:	1f1f1fe3 	svcne	0x001f1fe3
 8008270:	100b1a1f 	andne	r1, fp, pc, lsl sl
 8008274:	1c1f1f1f 	ldcne	15, cr1, [pc], {31}
 8008278:	f41fe01f 			; <UNDEFINED> instruction: 0xf41fe01f
 800827c:	17141fe3 	ldrne	r1, [r4, -r3, ror #31]
 8008280:	1c1f1f0c 	ldcne	15, cr1, [pc], {12}
 8008284:	191f1e0a 	ldmdbne	pc, {r1, r3, r9, sl, fp, ip}	; <UNPREDICTABLE>
 8008288:	1f1f1f1f 	svcne	0x001f1f1f
 800828c:	1f1a1f1f 	svcne	0x001a1f1f
 8008290:	1f1f1f1f 	svcne	0x001f1f1f
 8008294:	1f1f1f1f 	svcne	0x001f1f1f
 8008298:	1f1f1f1f 	svcne	0x001f1f1f
 800829c:	1f1f1f1f 	svcne	0x001f1f1f
 80082a0:	1f1f1f1f 	svcne	0x001f1f1f
 80082a4:	1f1f1f1f 	svcne	0x001f1f1f
 80082a8:	1f1f1f1f 	svcne	0x001f1f1f
 80082ac:	1f1f1f1c 	svcne	0x001f1f1c
 80082b0:	1f1f1f1f 	svcne	0x001f1f1f
 80082b4:	1f1f1f1f 	svcne	0x001f1f1f
 80082b8:	1f1f1f1f 	svcne	0x001f1f1f
 80082bc:	1f1f1f1f 	svcne	0x001f1f1f
 80082c0:	1f1f1f1f 	svcne	0x001f1f1f
 80082c4:	1f1f1f1f 	svcne	0x001f1f1f
 80082c8:	1f1f1f1f 	svcne	0x001f1f1f
 80082cc:	1f1f1f1f 	svcne	0x001f1f1f
 80082d0:	1f1f1f1f 	svcne	0x001f1f1f
 80082d4:	1f1f1f1f 	svcne	0x001f1f1f
 80082d8:	1f1f1f1f 	svcne	0x001f1f1f
 80082dc:	1f1f1f1f 	svcne	0x001f1f1f
 80082e0:	e0f61f1f 	rscs	r1, r6, pc, lsl pc
 80082e4:	14e0e01f 	strbtne	lr, [r0], #31
 80082e8:	1b1f16e0 	blne	87cde70 <__flash_sram_init_src_addr+0x7bf190>
 80082ec:	1fe0f81f 	svcne	0x00e0f81f
 80082f0:	e01fe0e0 	ands	lr, pc, r0, ror #1
 80082f4:	e0e0e0f9 	strd	lr, [r0], #9	; <UNPREDICTABLE>
 80082f8:	1fe0e0e0 	svcne	0x00e0e0e0
 80082fc:	1f1f1f1f 	svcne	0x001f1f1f
 8008300:	e0e0e0f4 	strd	lr, [r0], #4	; <UNPREDICTABLE>
 8008304:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008308:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800830c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008310:	1f1f1f1f 	svcne	0x001f1f1f
 8008314:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008318:	08e3e0e0 	stmiaeq	r3!, {r5, r6, r7, sp, lr, pc}^
 800831c:	e0e0e0ef 	rsc	lr, r0, pc, ror #1
 8008320:	18fce0e0 	ldmne	ip!, {r5, r6, r7, sp, lr, pc}^
 8008324:	1f1f1f1f 	svcne	0x001f1f1f
 8008328:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800832c:	f61fe0e0 			; <UNDEFINED> instruction: 0xf61fe0e0
 8008330:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008334:	1f09e6e0 	svcne	0x0009e6e0
 8008338:	1f1f1f1f 	svcne	0x001f1f1f
 800833c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008340:	ec16e0e0 	ldc	0, cr14, [r6], {224}	; 0xe0
 8008344:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008348:	0e0ee0e0 	cdpeq	0, 0, cr14, cr14, cr0, {7}
 800834c:	1f1f1f1f 	svcne	0x001f1f1f
 8008350:	e0e000e0 	rsc	r0, r0, r0, ror #1
 8008354:	fc1ff4e0 	ldc2	4, cr15, [pc], {224}	; 0xe0
 8008358:	fae0e0e0 	blx	78406e0 <__flash_size+0x77c06e0>
 800835c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008360:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008364:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008368:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800836c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008370:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008374:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008378:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800837c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008380:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008384:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008388:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800838c:	00000000 	andeq	r0, r0, r0
 8008390:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008394:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008398:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800839c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80083a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80083a4:	1f1f1f1f 	svcne	0x001f1f1f
 80083a8:	1f1f1f1f 	svcne	0x001f1f1f
 80083ac:	1f1f1f1a 	svcne	0x001f1f1a
 80083b0:	1f1f1f1f 	svcne	0x001f1f1f
 80083b4:	1f1f1f1f 	svcne	0x001f1f1f
 80083b8:	1f1f1f1f 	svcne	0x001f1f1f
 80083bc:	1e1f1f1f 	mrcne	15, 0, r1, cr15, cr15, {0}
 80083c0:	1f10fa1f 	svcne	0x0010fa1f
 80083c4:	101ff81f 	andsne	pc, pc, pc, lsl r8	; <UNPREDICTABLE>
 80083c8:	0f1f1f19 	svceq	0x001f1f19
 80083cc:	1f1ff2e0 	svcne	0x001ff2e0
 80083d0:	1f1f1a1f 	svcne	0x001f1a1f
 80083d4:	1f1f1ee0 	svcne	0x001f1ee0
 80083d8:	1f1f1f16 	svcne	0x001f1f16
 80083dc:	16111dea 	ldrne	r1, [r1], -sl, ror #27
 80083e0:	1fe018e0 	svcne	0x00e018e0
 80083e4:	e0131f0b 	ands	r1, r3, fp, lsl #30
 80083e8:	1f1f0c1f 	svcne	0x001f0c1f
 80083ec:	f6141f1a 			; <UNDEFINED> instruction: 0xf6141f1a
 80083f0:	f2f2e016 	vshr.s32	d30, d6, #14
 80083f4:	000a1ff0 	strdeq	r1, [sl], -r0
 80083f8:	e0fd051e 	rscs	r0, sp, lr, lsl r5
 80083fc:	ea030819 	b	80ca468 <__flash_sram_init_src_addr+0xbb788>
 8008400:	e0e00401 	rsc	r0, r0, r1, lsl #8
 8008404:	fce3e0e3 	stc2l	0, cr14, [r3], #908	; 0x38c
 8008408:	fe09fa01 	vseleq.f32	s30, s18, s2
 800840c:	16e0031f 	usatne	r0, #0, pc, lsl #6	; <UNPREDICTABLE>
 8008410:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008414:	e0e0e0f9 	strd	lr, [r0], #9	; <UNPREDICTABLE>
 8008418:	e0fde3e0 	rscs	lr, sp, r0, ror #7
 800841c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008420:	f4e0e0e0 	vld1.8	{d30[7]}, [r0], r0
 8008424:	e0e0e3e0 	rsc	lr, r0, r0, ror #7
 8008428:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800842c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008430:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008434:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008438:	e0f6e0e0 	rscs	lr, r6, r0, ror #1
 800843c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008440:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008444:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008448:	e0e0eae0 	rsc	lr, r0, r0, ror #21
 800844c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008450:	f2e0e0e0 	vmla.i32	d30, d16, d0[1]
 8008454:	e0e0e014 	rsc	lr, r0, r4, lsl r0
 8008458:	e0e01ffa 	strd	r1, [r0], #250	; 0xfa	; <UNPREDICTABLE>
 800845c:	e01fe0e0 	ands	lr, pc, r0, ror #1
 8008460:	e3e0e0ec 	mvn	lr, #236	; 0xec
 8008464:	e3170700 	tst	r7, #0, 14
 8008468:	f4e0051a 	vld2.16	{d16[0],d17[0]}, [r0 :32], sl
 800846c:	0810e31f 	ldmdaeq	r0, {r0, r1, r2, r3, r4, r8, r9, sp, lr, pc}
 8008470:	e00cece0 	and	lr, ip, r0, ror #25
 8008474:	e30de315 	movw	lr, #54037	; 0xd315
 8008478:	091fe00f 	ldmdbeq	pc, {r0, r1, r2, r3, sp, lr, pc}	; <UNPREDICTABLE>
 800847c:	e3f803f0 	mvns	r0, #240, 6	; 0xc0000003
 8008480:	1f1f1f1f 	svcne	0x001f1f1f
 8008484:	1f1f1f1f 	svcne	0x001f1f1f
 8008488:	1f1f1f1f 	svcne	0x001f1f1f
 800848c:	0d1f1f1f 	ldceq	15, cr1, [pc, #-124]	; 8008418 <INPUT_MATRIX+0x37a8>
 8008490:	1f1f0f05 	svcne	0x001f0f05
 8008494:	1f1f1f1f 	svcne	0x001f1f1f
 8008498:	1f1f1f1f 	svcne	0x001f1f1f
 800849c:	1f1f1f1f 	svcne	0x001f1f1f
 80084a0:	1f1f1f1f 	svcne	0x001f1f1f
 80084a4:	1f1b0fe3 	svcne	0x001b0fe3
 80084a8:	1f1f1f1f 	svcne	0x001f1f1f
 80084ac:	1f1f1f1f 	svcne	0x001f1f1f
 80084b0:	1f1f1f1f 	svcne	0x001f1f1f
 80084b4:	0a1f1f1f 	beq	87d0138 <__flash_sram_init_src_addr+0x7c1458>
 80084b8:	1f0619e0 	svcne	0x000619e0
 80084bc:	1f151f1f 	svcne	0x00151f1f
 80084c0:	1f1f1f1f 	svcne	0x001f1f1f
 80084c4:	191a1f1f 	ldmdbne	sl, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}
 80084c8:	e01f1b1f 	ands	r1, pc, pc, lsl fp	; <UNPREDICTABLE>
 80084cc:	1f1f1fec 	svcne	0x001f1fec
 80084d0:	15141010 	ldrne	r1, [r4, #-16]
 80084d4:	0b1f0e1f 	bleq	87cbd58 <__flash_sram_init_src_addr+0x7bd078>
 80084d8:	e3e0f81b 	mvn	pc, #1769472	; 0x1b0000
 80084dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80084e0:	e01ff9e0 	ands	pc, pc, r0, ror #19
 80084e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80084e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80084ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80084f0:	1fe0e0e0 	svcne	0x00e0e0e0
 80084f4:	1f1f1f1f 	svcne	0x001f1f1f
 80084f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80084fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008500:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008504:	1fe0e0e0 	svcne	0x00e0e0e0
 8008508:	1f1f1f1f 	svcne	0x001f1f1f
 800850c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008510:	f6e0e0e0 			; <UNDEFINED> instruction: 0xf6e0e0e0
 8008514:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008518:	1fe0e0e0 	svcne	0x00e0e0e0
 800851c:	1f1f1f1f 	svcne	0x001f1f1f
 8008520:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008524:	e0e000e0 	rsc	r0, r0, r0, ror #1
 8008528:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800852c:	1eeae0e0 	cdpne	0, 14, cr14, cr10, cr0, {7}
 8008530:	1e171f1f 	mrcne	15, 0, r1, cr7, cr15, {0}
 8008534:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008538:	06e0eae0 	strbteq	lr, [r0], r0, ror #21
 800853c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008540:	1fe0e0e0 	svcne	0x00e0e0e0
 8008544:	e0f6ef1f 	rscs	lr, r6, pc, lsl pc
 8008548:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800854c:	e0e0f9e0 	rsc	pc, r0, r0, ror #19
 8008550:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008554:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008558:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800855c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008560:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008564:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008568:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800856c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008570:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008574:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008578:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800857c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008580:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008584:	00000000 	andeq	r0, r0, r0
 8008588:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800858c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008590:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008594:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008598:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800859c:	1f1f1f1f 	svcne	0x001f1f1f
 80085a0:	1f1f1f1f 	svcne	0x001f1f1f
 80085a4:	1f1f1f1f 	svcne	0x001f1f1f
 80085a8:	1f1f1f1f 	svcne	0x001f1f1f
 80085ac:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80085b0:	1f1f1f1f 	svcne	0x001f1f1f
 80085b4:	1f1f1f1f 	svcne	0x001f1f1f
 80085b8:	1f1f1f1f 	svcne	0x001f1f1f
 80085bc:	1f1f1f1f 	svcne	0x001f1f1f
 80085c0:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80085c4:	1f1f1f0d 	svcne	0x001f1f0d
 80085c8:	1d1f1f1f 	ldcne	15, cr1, [pc, #-124]	; 8008554 <INPUT_MATRIX+0x38e4>
 80085cc:	1f1f1f1f 	svcne	0x001f1f1f
 80085d0:	1f1f1f1f 	svcne	0x001f1f1f
 80085d4:	e01f181f 	ands	r1, pc, pc, lsl r8	; <UNPREDICTABLE>
 80085d8:	1f1f161f 	svcne	0x001f161f
 80085dc:	1f1f1f1f 	svcne	0x001f1f1f
 80085e0:	1f1f1f1f 	svcne	0x001f1f1f
 80085e4:	1f1f1f1f 	svcne	0x001f1f1f
 80085e8:	e01f0d12 	ands	r0, pc, r2, lsl sp	; <UNPREDICTABLE>
 80085ec:	1f1f1f1f 	svcne	0x001f1f1f
 80085f0:	1f1f1f1f 	svcne	0x001f1f1f
 80085f4:	1a1f001f 	bne	87c8678 <__flash_sram_init_src_addr+0x7b9998>
 80085f8:	0dfa1f15 	ldcleq	15, cr1, [sl, #84]!	; 0x54
 80085fc:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8008600:	1f181f1f 	svcne	0x00181f1f
 8008604:	1f051f1f 	svcne	0x00051f1f
 8008608:	1209fc0f 	andne	pc, r9, #3840	; 0xf00
 800860c:	0019e31f 	andseq	lr, r9, pc, lsl r3
 8008610:	e01d17f4 			; <UNDEFINED> instruction: 0xe01d17f4
 8008614:	140ee0e0 	strne	lr, [lr], #-224	; 0xffffff20
 8008618:	e6f4e0e0 	ldrbt	lr, [r4], r0, ror #1
 800861c:	ff1303f0 			; <UNDEFINED> instruction: 0xff1303f0
 8008620:	e3eae0e0 	mvn	lr, #224	; 0xe0
 8008624:	e0f800fa 	ldrsht	r0, [r8], #10
 8008628:	f60de0e3 			; <UNDEFINED> instruction: 0xf60de0e3
 800862c:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 8008630:	fef0ec17 	mrc2	12, 7, lr, cr0, cr7, {0}
 8008634:	eae0e0e0 	b	78409bc <__flash_size+0x77c09bc>
 8008638:	e000f411 	and	pc, r0, r1, lsl r4	; <UNPREDICTABLE>
 800863c:	1a121be0 	bne	848f5c4 <__flash_sram_init_src_addr+0x4808e4>
 8008640:	1f011ffe 	svcne	0x00011ffe
 8008644:	13f8141e 	mvnsne	r1, #503316480	; 0x1e000000
 8008648:	1c1f180d 	ldcne	8, cr1, [pc], {13}
 800864c:	e0ffef04 	rscs	lr, pc, r4, lsl #30
 8008650:	19141c1f 	ldmdbne	r4, {r0, r1, r2, r3, r4, sl, fp, ip}
 8008654:	1f1f08e0 	svcne	0x001f08e0
 8008658:	e3080f07 	movw	r0, #36615	; 0x8f07
 800865c:	1f1f1f1f 	svcne	0x001f1f1f
 8008660:	e0100b1a 	ands	r0, r0, sl, lsl fp
 8008664:	1f1c1f1f 	svcne	0x001c1f1f
 8008668:	e3f41fe0 	mvns	r1, #224, 30	; 0x380
 800866c:	0c17141f 	cfldrseq	mvf1, [r7], {31}
 8008670:	0a1c1f1f 	beq	87102f4 <__flash_sram_init_src_addr+0x701614>
 8008674:	e0191f1e 	ands	r1, r9, lr, lsl pc
 8008678:	1f1f1f1f 	svcne	0x001f1f1f
 800867c:	1f1f1a1f 	svcne	0x001f1a1f
 8008680:	1f1f1f1f 	svcne	0x001f1f1f
 8008684:	1f1f1f1f 	svcne	0x001f1f1f
 8008688:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800868c:	1f1f1f1f 	svcne	0x001f1f1f
 8008690:	1f1f1f1f 	svcne	0x001f1f1f
 8008694:	1f1f1f1f 	svcne	0x001f1f1f
 8008698:	1c1f1f1f 	ldcne	15, cr1, [pc], {31}
 800869c:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80086a0:	1f1f1f1f 	svcne	0x001f1f1f
 80086a4:	1f1f1f1f 	svcne	0x001f1f1f
 80086a8:	1f1f1f1f 	svcne	0x001f1f1f
 80086ac:	1f1f1f1f 	svcne	0x001f1f1f
 80086b0:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80086b4:	1f1f1f1f 	svcne	0x001f1f1f
 80086b8:	1f1f1f1f 	svcne	0x001f1f1f
 80086bc:	1f1f1f1f 	svcne	0x001f1f1f
 80086c0:	1f1f1f1f 	svcne	0x001f1f1f
 80086c4:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80086c8:	1f1f1f1f 	svcne	0x001f1f1f
 80086cc:	1f1f1f1f 	svcne	0x001f1f1f
 80086d0:	1fe0f61f 	svcne	0x00e0f61f
 80086d4:	e014e0e0 	ands	lr, r4, r0, ror #1
 80086d8:	e01b1f16 	ands	r1, fp, r6, lsl pc
 80086dc:	e01fe0f8 	ldrsh	lr, [pc], -r8
 80086e0:	f9e01fe0 			; <UNDEFINED> instruction: 0xf9e01fe0
 80086e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80086e8:	1f1fe0e0 	svcne	0x001fe0e0
 80086ec:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80086f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80086f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80086f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80086fc:	1fe0e0e0 	svcne	0x00e0e0e0
 8008700:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8008704:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008708:	ef08e3e0 	svc	0x0008e3e0
 800870c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008710:	1f18fce0 	svcne	0x0018fce0
 8008714:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8008718:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800871c:	e0f61fe0 	rscs	r1, r6, r0, ror #31
 8008720:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008724:	1f1f09e6 	svcne	0x001f09e6
 8008728:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800872c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008730:	e0ec16e0 	rsc	r1, ip, r0, ror #13
 8008734:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008738:	1f0e0ee0 	svcne	0x000e0ee0
 800873c:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8008740:	e0e0e000 	rsc	lr, r0, r0
 8008744:	e0fc1ff4 	ldrsht	r1, [ip], #244	; 0xf4
 8008748:	e0fae0e0 	rscs	lr, sl, r0, ror #1
 800874c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008750:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008754:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008758:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800875c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008760:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008764:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008768:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800876c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008770:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008774:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008778:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800877c:	00000000 	andeq	r0, r0, r0
 8008780:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008784:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008788:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800878c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008790:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008794:	1f1f1f1f 	svcne	0x001f1f1f
 8008798:	1a1f1f1f 	bne	87d041c <__flash_sram_init_src_addr+0x7c173c>
 800879c:	1f1f1f1f 	svcne	0x001f1f1f
 80087a0:	1f1f1f1f 	svcne	0x001f1f1f
 80087a4:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80087a8:	1f1f1f1f 	svcne	0x001f1f1f
 80087ac:	1f1e1f1f 	svcne	0x001e1f1f
 80087b0:	1f1f10fa 	svcne	0x001f10fa
 80087b4:	19101ff8 	ldmdbne	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80087b8:	e00f1f1f 	and	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80087bc:	1f1f1ff2 	svcne	0x001f1ff2
 80087c0:	e01f1f1a 	ands	r1, pc, sl, lsl pc	; <UNPREDICTABLE>
 80087c4:	161f1f1e 	sadd16ne	r1, pc, lr	; <UNPREDICTABLE>
 80087c8:	ea1f1f1f 	b	87d044c <__flash_sram_init_src_addr+0x7c176c>
 80087cc:	e016111d 	ands	r1, r6, sp, lsl r1
 80087d0:	0b1fe018 	bleq	8800838 <__flash_sram_init_src_addr+0x7f1b58>
 80087d4:	1fe0131f 	svcne	0x00e0131f
 80087d8:	1a1f1f0c 	bne	87d0410 <__flash_sram_init_src_addr+0x7c1730>
 80087dc:	16f6141f 	usatne	r1, #22, pc, lsl #8	; <UNPREDICTABLE>
 80087e0:	e0f2f2e0 	rscs	pc, r2, r0, ror #5
 80087e4:	1e000a1f 			; <UNDEFINED> instruction: 0x1e000a1f
 80087e8:	19e0fd05 	stmibne	r0!, {r0, r2, r8, sl, fp, ip, sp, lr, pc}^
 80087ec:	01ea0308 	mvneq	r0, r8, lsl #6
 80087f0:	e3e0e004 	mvn	lr, #4
 80087f4:	e0fce3e0 	rscs	lr, ip, r0, ror #7
 80087f8:	1ffe09fa 	svcne	0x00fe09fa
 80087fc:	e016e003 	ands	lr, r6, r3
 8008800:	f9e0e0e0 			; <UNDEFINED> instruction: 0xf9e0e0e0
 8008804:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008808:	e0e0fde3 	rsc	pc, r0, r3, ror #27
 800880c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008810:	e0f4e0e0 	rscs	lr, r4, r0, ror #1
 8008814:	e0e0e0e3 	rsc	lr, r0, r3, ror #1
 8008818:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800881c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008820:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008824:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008828:	e0e0f6e0 	rsc	pc, r0, r0, ror #13
 800882c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008830:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008834:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008838:	e0e0e0ea 	rsc	lr, r0, sl, ror #1
 800883c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008840:	14f2e0e0 	ldrbtne	lr, [r2], #224	; 0xe0
 8008844:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008848:	e0e0e01f 	rsc	lr, r0, pc, lsl r0
 800884c:	ece01fe0 	stcl	15, cr1, [r0], #896	; 0x380
 8008850:	00e3e0e0 	rsceq	lr, r3, r0, ror #1
 8008854:	1ae31707 	bne	78ce478 <__flash_size+0x784e478>
 8008858:	e0f4e005 	rscs	lr, r4, r5
 800885c:	e00810e3 	and	r1, r8, r3, ror #1
 8008860:	15e00cec 	strbne	r0, [r0, #3308]!	; 0xcec
 8008864:	0fe30de3 	svceq	0x00e30de3
 8008868:	f0091fe0 			; <UNDEFINED> instruction: 0xf0091fe0
 800886c:	e0e3f803 	rsc	pc, r3, r3, lsl #16
 8008870:	1f1f1f1f 	svcne	0x001f1f1f
 8008874:	1f1f1f1f 	svcne	0x001f1f1f
 8008878:	1f1f1f1f 	svcne	0x001f1f1f
 800887c:	050d1f1f 	streq	r1, [sp, #-3871]	; 0xfffff0e1
 8008880:	e01f1f0f 	ands	r1, pc, pc, lsl #30
 8008884:	1f1f1f1f 	svcne	0x001f1f1f
 8008888:	1f1f1f1f 	svcne	0x001f1f1f
 800888c:	1f1f1f1f 	svcne	0x001f1f1f
 8008890:	e31f1f1f 	tst	pc, #31, 30	; 0x7c
 8008894:	e01f1b0f 	ands	r1, pc, pc, lsl #22
 8008898:	1f1f1f1f 	svcne	0x001f1f1f
 800889c:	1f1f1f1f 	svcne	0x001f1f1f
 80088a0:	1f1f1f1f 	svcne	0x001f1f1f
 80088a4:	e00a1f1f 	and	r1, sl, pc, lsl pc
 80088a8:	e01f0619 	ands	r0, pc, r9, lsl r6	; <UNPREDICTABLE>
 80088ac:	1f1f151f 	svcne	0x001f151f
 80088b0:	1f1f1f1f 	svcne	0x001f1f1f
 80088b4:	1f191a1f 	svcne	0x00191a1f
 80088b8:	ece01f1b 	stcl	15, cr1, [r0], #108	; 0x6c
 80088bc:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80088c0:	1f151410 	svcne	0x00151410
 80088c4:	1b0b1f0e 	blne	82d0504 <__flash_sram_init_src_addr+0x2c1824>
 80088c8:	e0e3e0f8 	strd	lr, [r3], #8	; <UNPREDICTABLE>
 80088cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80088d0:	e0e01ff9 	strd	r1, [r0], #249	; 0xf9	; <UNPREDICTABLE>
 80088d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80088d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80088dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80088e0:	1f1fe0e0 	svcne	0x001fe0e0
 80088e4:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80088e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80088ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80088f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80088f4:	1f1fe0e0 	svcne	0x001fe0e0
 80088f8:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80088fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008900:	e0f6e0e0 	rscs	lr, r6, r0, ror #1
 8008904:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008908:	1f1fe0e0 	svcne	0x001fe0e0
 800890c:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8008910:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008914:	e0e0e000 	rsc	lr, r0, r0
 8008918:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800891c:	1f1eeae0 	svcne	0x001eeae0
 8008920:	e01e171f 	ands	r1, lr, pc, lsl r7
 8008924:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008928:	e006e0ea 	and	lr, r6, sl, ror #1
 800892c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008930:	1f1fe0e0 	svcne	0x001fe0e0
 8008934:	e0e0f6ef 	rsc	pc, r0, pc, ror #13
 8008938:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800893c:	e0e0e0f9 	strd	lr, [r0], #9	; <UNPREDICTABLE>
 8008940:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008944:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008948:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800894c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008950:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008954:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008958:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800895c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008960:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008964:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008968:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800896c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008970:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008974:	00000000 	andeq	r0, r0, r0
 8008978:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800897c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008980:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008984:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008988:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800898c:	1f1f1f1f 	svcne	0x001f1f1f
 8008990:	1f1f1f1f 	svcne	0x001f1f1f
 8008994:	1f1f1f1f 	svcne	0x001f1f1f
 8008998:	1f1f1f1f 	svcne	0x001f1f1f
 800899c:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 80089a0:	1f1f1f1f 	svcne	0x001f1f1f
 80089a4:	1f1f1f1f 	svcne	0x001f1f1f
 80089a8:	1f1f1f1f 	svcne	0x001f1f1f
 80089ac:	1f1f1f1f 	svcne	0x001f1f1f
 80089b0:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 80089b4:	1f1f1f1f 	svcne	0x001f1f1f
 80089b8:	1f1d1f1f 	svcne	0x001d1f1f
 80089bc:	1f1f1f1f 	svcne	0x001f1f1f
 80089c0:	1f1f1f1f 	svcne	0x001f1f1f
 80089c4:	e0e01f18 	rsc	r1, r0, r8, lsl pc
 80089c8:	1f1f1f16 	svcne	0x001f1f16
 80089cc:	1f1f1f1f 	svcne	0x001f1f1f
 80089d0:	1f1f1f1f 	svcne	0x001f1f1f
 80089d4:	121f1f1f 	andsne	r1, pc, #31, 30	; 0x7c
 80089d8:	e0e01f0d 	rsc	r1, r0, sp, lsl #30
 80089dc:	1f1f1f1f 	svcne	0x001f1f1f
 80089e0:	1f1f1f1f 	svcne	0x001f1f1f
 80089e4:	151a1f00 	ldrne	r1, [sl, #-3840]	; 0xfffff100
 80089e8:	1f0dfa1f 	svcne	0x000dfa1f
 80089ec:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 80089f0:	1f1f181f 	svcne	0x001f181f
 80089f4:	0f1f051f 	svceq	0x001f051f
 80089f8:	1f1209fc 	svcne	0x001209fc
 80089fc:	f40019e3 	vst2.<illegal width 64>	{d1,d3}, [r0 :128], r3
 8008a00:	e0e01d17 	rsc	r1, r0, r7, lsl sp
 8008a04:	e0140ee0 	ands	r0, r4, r0, ror #29
 8008a08:	f0e6f4e0 			; <UNDEFINED> instruction: 0xf0e6f4e0
 8008a0c:	e0ff1303 	rscs	r1, pc, r3, lsl #6
 8008a10:	fae3eae0 	blx	7903598 <__flash_size+0x7883598>
 8008a14:	e0e0f800 	rsc	pc, r0, r0, lsl #16
 8008a18:	e0f60de0 	rscs	r0, r6, r0, ror #27
 8008a1c:	17e3e0e0 	strbne	lr, [r3, r0, ror #1]!
 8008a20:	e0fef0ec 	rscs	pc, lr, ip, ror #1
 8008a24:	11eae0e0 	mvnne	lr, r0, ror #1
 8008a28:	e0e000f4 	strd	r0, [r0], #4	; <UNPREDICTABLE>
 8008a2c:	fe1a121b 	mrc2	2, 0, r1, cr10, cr11, {0}
 8008a30:	1e1f011f 	mrcne	1, 0, r0, cr15, cr15, {0}
 8008a34:	0d13f814 	ldceq	8, cr15, [r3, #-80]	; 0xffffffb0
 8008a38:	041c1f18 	ldreq	r1, [ip], #-3864	; 0xfffff0e8
 8008a3c:	e0e0ffef 	rsc	pc, r0, pc, ror #31
 8008a40:	e019141c 	ands	r1, r9, ip, lsl r4
 8008a44:	071f1f08 	ldreq	r1, [pc, -r8, lsl #30]
 8008a48:	1fe3080f 	svcne	0x00e3080f
 8008a4c:	1a1f1f1f 	bne	87d06d0 <__flash_sram_init_src_addr+0x7c19f0>
 8008a50:	e0e0100b 	rsc	r1, r0, fp
 8008a54:	e01f1c1f 	ands	r1, pc, pc, lsl ip	; <UNPREDICTABLE>
 8008a58:	1fe3f41f 	svcne	0x00e3f41f
 8008a5c:	1f0c1714 	svcne	0x000c1714
 8008a60:	1e0a1c1f 	mcrne	12, 0, r1, cr10, cr15, {0}
 8008a64:	e0e0191f 	rsc	r1, r0, pc, lsl r9
 8008a68:	1f1f1f1f 	svcne	0x001f1f1f
 8008a6c:	1f1f1f1a 	svcne	0x001f1f1a
 8008a70:	1f1f1f1f 	svcne	0x001f1f1f
 8008a74:	1f1f1f1f 	svcne	0x001f1f1f
 8008a78:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8008a7c:	1f1f1f1f 	svcne	0x001f1f1f
 8008a80:	1f1f1f1f 	svcne	0x001f1f1f
 8008a84:	1f1f1f1f 	svcne	0x001f1f1f
 8008a88:	1f1c1f1f 	svcne	0x001c1f1f
 8008a8c:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8008a90:	1f1f1f1f 	svcne	0x001f1f1f
 8008a94:	1f1f1f1f 	svcne	0x001f1f1f
 8008a98:	1f1f1f1f 	svcne	0x001f1f1f
 8008a9c:	1f1f1f1f 	svcne	0x001f1f1f
 8008aa0:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8008aa4:	1f1f1f1f 	svcne	0x001f1f1f
 8008aa8:	1f1f1f1f 	svcne	0x001f1f1f
 8008aac:	1f1f1f1f 	svcne	0x001f1f1f
 8008ab0:	1f1f1f1f 	svcne	0x001f1f1f
 8008ab4:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8008ab8:	1f1f1f1f 	svcne	0x001f1f1f
 8008abc:	1f1f1f1f 	svcne	0x001f1f1f
 8008ac0:	e01fe0f6 	ldrsh	lr, [pc], -r6
 8008ac4:	16e014e0 	strbtne	r1, [r0], r0, ror #9
 8008ac8:	e0e01b1f 	rsc	r1, r0, pc, lsl fp
 8008acc:	e0e01fe0 	rsc	r1, r0, r0, ror #31
 8008ad0:	e0f9e01f 	rscs	lr, r9, pc, lsl r0
 8008ad4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008ad8:	1f1f1fe0 	svcne	0x001f1fe0
 8008adc:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8008ae0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008ae4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008ae8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008aec:	1f1fe0e0 	svcne	0x001fe0e0
 8008af0:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8008af4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008af8:	e0ef08e3 	rsc	r0, pc, r3, ror #17
 8008afc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008b00:	1f1f18fc 	svcne	0x001f18fc
 8008b04:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8008b08:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008b0c:	e0e0f61f 	rsc	pc, r0, pc, lsl r6	; <UNPREDICTABLE>
 8008b10:	e6e0e0e0 	strbt	lr, [r0], r0, ror #1
 8008b14:	1f1f1f09 	svcne	0x001f1f09
 8008b18:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8008b1c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008b20:	e0e0ec16 	rsc	lr, r0, r6, lsl ip
 8008b24:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008b28:	1f1f0e0e 	svcne	0x001f0e0e
 8008b2c:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8008b30:	f4e0e0e0 	vld1.8	{d30[7]}, [r0], r0
 8008b34:	e0e0fc1f 	rsc	pc, r0, pc, lsl ip	; <UNPREDICTABLE>
 8008b38:	e0e0fae0 	rsc	pc, r0, r0, ror #21
 8008b3c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008b40:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008b44:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008b48:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008b4c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008b50:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008b54:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008b58:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008b5c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008b60:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008b64:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008b68:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008b6c:	00000000 	andeq	r0, r0, r0
 8008b70:	1f1fe0e0 	svcne	0x001fe0e0
 8008b74:	1f1f1f1f 	svcne	0x001f1f1f
 8008b78:	1f1f1f1f 	svcne	0x001f1f1f
 8008b7c:	1f1f1f1f 	svcne	0x001f1f1f
 8008b80:	1f1f1f1f 	svcne	0x001f1f1f
 8008b84:	18e0e0e0 	stmiane	r0!, {r5, r6, r7, sp, lr, pc}^
 8008b88:	1f1f1f1f 	svcne	0x001f1f1f
 8008b8c:	1f1f1f1b 	svcne	0x001f1f1b
 8008b90:	1f0f1f1f 	svcne	0x000f1f1f
 8008b94:	1f1f1f1f 	svcne	0x001f1f1f
 8008b98:	f0fee0e0 			; <UNDEFINED> instruction: 0xf0fee0e0
 8008b9c:	1f1f1fe0 	svcne	0x001f1fe0
 8008ba0:	1f031f1f 	svcne	0x00031f1f
 8008ba4:	1f191f11 	svcne	0x00191f11
 8008ba8:	1ffff2fc 	svcne	0x00fff2fc
 8008bac:	18e0e0e0 	stmiane	r0!, {r5, r6, r7, sp, lr, pc}^
 8008bb0:	091fe0fc 	ldmdbeq	pc, {r2, r3, r4, r5, r6, r7, sp, lr, pc}	; <UNPREDICTABLE>
 8008bb4:	1f1f1f1f 	svcne	0x001f1f1f
 8008bb8:	1f0a1910 	svcne	0x000a1910
 8008bbc:	04ea1f1f 	strbteq	r1, [sl], #3871	; 0xf1f
 8008bc0:	f8e0e0e0 			; <UNDEFINED> instruction: 0xf8e0e0e0
 8008bc4:	fa1f001f 	blx	87c8c48 <__flash_sram_init_src_addr+0x7b9f68>
 8008bc8:	f4e0f0f6 	vld1.8			; <UNDEFINED> instruction: 0xf4e0f0f6
 8008bcc:	1f081e12 	svcne	0x00081e12
 8008bd0:	06e0e0e0 	strbteq	lr, [r0], r0, ror #1
 8008bd4:	f0eae0e0 			; <UNDEFINED> instruction: 0xf0eae0e0
 8008bd8:	ef1fe01f 	svc	0x001fe01f
 8008bdc:	e0e0140b 	rsc	r1, r0, fp, lsl #8
 8008be0:	fdfde0e0 	ldc2l	0, cr14, [sp, #896]!	; 0x380
 8008be4:	f0e0e0e0 			; <UNDEFINED> instruction: 0xf0e0e0e0
 8008be8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008bec:	f9e6e31d 			; <UNDEFINED> instruction: 0xf9e6e31d
 8008bf0:	e0e0e001 	rsc	lr, r0, r1
 8008bf4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008bf8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008bfc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008c00:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008c04:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008c08:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008c0c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008c10:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 8008c14:	15e0e0f4 	strbne	lr, [r0, #244]!	; 0xf4
 8008c18:	e6e0e0e0 	strbt	lr, [r0], r0, ror #1
 8008c1c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008c20:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008c24:	e00ce0e0 	and	lr, ip, r0, ror #1
 8008c28:	e0f2e0e0 	rscs	lr, r2, r0, ror #1
 8008c2c:	0b08e0e3 	bleq	8240fc0 <__flash_sram_init_src_addr+0x2322e0>
 8008c30:	fde3e0e0 	stc2l	0, cr14, [r3, #896]!	; 0x380
 8008c34:	ea1fe0fa 	b	8801024 <__flash_sram_init_src_addr+0x7f2344>
 8008c38:	f005e0e0 			; <UNDEFINED> instruction: 0xf005e0e0
 8008c3c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008c40:	e0e0eae0 	rsc	lr, r0, r0, ror #21
 8008c44:	19e3e0e0 	stmibne	r3!, {r5, r6, r7, sp, lr, pc}^
 8008c48:	06effc1a 	usateq	pc, #15, sl, lsl #24	; <UNPREDICTABLE>
 8008c4c:	1f1fe0e0 	svcne	0x001fe0e0
 8008c50:	1f1f1f1f 	svcne	0x001f1f1f
 8008c54:	1f1f1f16 	svcne	0x001f1f16
 8008c58:	1f1f1f1f 	svcne	0x001f1f1f
 8008c5c:	fde0e31f 	stc2l	3, cr14, [r0, #124]!	; 0x7c
 8008c60:	1f1fe0e0 	svcne	0x001fe0e0
 8008c64:	1f1f1f1f 	svcne	0x001f1f1f
 8008c68:	1f1f1f1f 	svcne	0x001f1f1f
 8008c6c:	1f1f1f1f 	svcne	0x001f1f1f
 8008c70:	faea0f1f 	blx	7a8c8f4 <__flash_size+0x7a0c8f4>
 8008c74:	1f1fe0e0 	svcne	0x001fe0e0
 8008c78:	1f1f1f1f 	svcne	0x001f1f1f
 8008c7c:	1f1f1f1f 	svcne	0x001f1f1f
 8008c80:	1f1f1f1f 	svcne	0x001f1f1f
 8008c84:	1f16f81f 	svcne	0x0016f81f
 8008c88:	1f1fe0e0 	svcne	0x001fe0e0
 8008c8c:	1f1f1f07 	svcne	0x001f1f07
 8008c90:	1f1f1f1f 	svcne	0x001f1f1f
 8008c94:	0d131f1f 	ldceq	15, cr1, [r3, #-124]	; 0xffffff84
 8008c98:	1fe0e01f 	svcne	0x00e0e01f
 8008c9c:	1f16e0e0 	svcne	0x0016e0e0
 8008ca0:	1f1f1fea 	svcne	0x001f1fea
 8008ca4:	e01b1d1f 	ands	r1, fp, pc, lsl sp
 8008ca8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008cac:	eceae0e3 	stcl	0, cr14, [sl], #908	; 0x38c
 8008cb0:	e00ee0e0 	and	lr, lr, r0, ror #1
 8008cb4:	1ce0e0f9 	stclne	0, cr14, [r0], #996	; 0x3e4
 8008cb8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008cbc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008cc0:	1f1f1ff6 	svcne	0x001f1ff6
 8008cc4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008cc8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008ccc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008cd0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008cd4:	1f1f1fe0 	svcne	0x001f1fe0
 8008cd8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008cdc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008ce0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008ce4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008ce8:	1f1f00e0 	svcne	0x001f00e0
 8008cec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008cf0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008cf4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008cf8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008cfc:	1f1f1fe3 	svcne	0x001f1fe3
 8008d00:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008d04:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008d08:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008d0c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008d10:	1f1f1fe0 	svcne	0x001f1fe0
 8008d14:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008d18:	1f0100e0 	svcne	0x000100e0
 8008d1c:	1f1f060a 	svcne	0x001f060a
 8008d20:	e0e0e01d 	rsc	lr, r0, sp, lsl r0
 8008d24:	e0e0f8e0 	rsc	pc, r0, r0, ror #17
 8008d28:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008d2c:	fde0e0e0 	stc2l	0, cr14, [r0, #896]!	; 0x380
 8008d30:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008d34:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008d38:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008d3c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008d40:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008d44:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008d48:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008d4c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008d50:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008d54:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008d58:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008d5c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008d60:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008d64:	00000000 	andeq	r0, r0, r0
 8008d68:	1f1f1fe0 	svcne	0x001f1fe0
 8008d6c:	1f1f1f1f 	svcne	0x001f1f1f
 8008d70:	1f1f1f1f 	svcne	0x001f1f1f
 8008d74:	1f1f1f1f 	svcne	0x001f1f1f
 8008d78:	1f1f1f1f 	svcne	0x001f1f1f
 8008d7c:	1f0c1fe0 	svcne	0x000c1fe0
 8008d80:	1f1f1f1f 	svcne	0x001f1f1f
 8008d84:	1f1f1f1f 	svcne	0x001f1f1f
 8008d88:	1f1f1f1f 	svcne	0x001f1f1f
 8008d8c:	1f1f1f1f 	svcne	0x001f1f1f
 8008d90:	1f1f1fe0 	svcne	0x001f1fe0
 8008d94:	1f1f1f1f 	svcne	0x001f1f1f
 8008d98:	1f1f1f1f 	svcne	0x001f1f1f
 8008d9c:	1f1f1f1f 	svcne	0x001f1f1f
 8008da0:	1f1f1f1f 	svcne	0x001f1f1f
 8008da4:	1f1f1fe0 	svcne	0x001f1fe0
 8008da8:	1f1f1f0f 	svcne	0x001f1f0f
 8008dac:	1f1f1f1f 	svcne	0x001f1f1f
 8008db0:	1f1f1f15 	svcne	0x001f1f15
 8008db4:	1b1f1e1f 	blne	87d0638 <__flash_sram_init_src_addr+0x7c1958>
 8008db8:	1fff0ae0 	svcne	0x00ff0ae0
 8008dbc:	041f1f00 	ldreq	r1, [pc], #-3840	; 8008dc4 <INPUT_MATRIX+0x4154>
 8008dc0:	1f1f1f1f 	svcne	0x001f1f1f
 8008dc4:	1f1f1f1f 	svcne	0x001f1f1f
 8008dc8:	1ff8fe1f 	svcne	0x00f8fe1f
 8008dcc:	1f1fe0e0 	svcne	0x001fe0e0
 8008dd0:	091f1f1d 	ldmdbeq	pc, {r0, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 8008dd4:	fa1e1d1f 	blx	8790258 <__flash_sram_init_src_addr+0x781578>
 8008dd8:	1f1ffc1f 	svcne	0x001ffc1f
 8008ddc:	00120df0 			; <UNDEFINED> instruction: 0x00120df0
 8008de0:	1f17e0e0 	svcne	0x0017e0e0
 8008de4:	1f1e1f03 	svcne	0x001e1f03
 8008de8:	180d07e0 	stmdane	sp, {r5, r6, r7, r8, r9, sl}
 8008dec:	e0010d06 	and	r0, r1, r6, lsl #26
 8008df0:	1609f000 	strne	pc, [r9], -r0
 8008df4:	1fe0e0e0 	svcne	0x00e0e0e0
 8008df8:	0af00d08 	beq	7c0c220 <__flash_size+0x7b8c220>
 8008dfc:	e610e0e0 	ldr	lr, [r0], -r0, ror #1
 8008e00:	f2ea150a 	vabal.s32	<illegal reg q8.5>, d10, d10
 8008e04:	fa08f2e0 	blx	824598c <__flash_sram_init_src_addr+0x236cac>
 8008e08:	031fe0e0 	tsteq	pc, #224	; 0xe0
 8008e0c:	1ee00a1f 			; <UNDEFINED> instruction: 0x1ee00a1f
 8008e10:	170dfce0 	strne	pc, [sp, -r0, ror #25]
 8008e14:	e0e016e0 	rsc	r1, r0, r0, ror #13
 8008e18:	fff6e6ea 			; <UNDEFINED> instruction: 0xfff6e6ea
 8008e1c:	000803e0 	andeq	r0, r8, r0, ror #7
 8008e20:	10191fe0 	andsne	r1, r9, r0, ror #31
 8008e24:	0b1f1fef 	bleq	87d0de8 <__flash_sram_init_src_addr+0x7c2108>
 8008e28:	1f1f150e 	svcne	0x001f150e
 8008e2c:	f91e1f1f 			; <UNDEFINED> instruction: 0xf91e1f1f
 8008e30:	1f1f1fe0 	svcne	0x001f1fe0
 8008e34:	1fe0f2e0 	svcne	0x00e0f2e0
 8008e38:	ff1b1f1c 			; <UNDEFINED> instruction: 0xff1b1f1c
 8008e3c:	1f1ffe1c 	svcne	0x001ffe1c
 8008e40:	19191f1f 	ldmdbne	r9, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}
 8008e44:	1f1f1fe0 	svcne	0x001f1fe0
 8008e48:	1e1f1f1f 	mrcne	15, 0, r1, cr15, cr15, {0}
 8008e4c:	1f1f1f1f 	svcne	0x001f1f1f
 8008e50:	1f1f1f1f 	svcne	0x001f1f1f
 8008e54:	1f0d1f1f 	svcne	0x000d1f1f
 8008e58:	1f1f1fe0 	svcne	0x001f1fe0
 8008e5c:	1f1f1f1f 	svcne	0x001f1f1f
 8008e60:	1f1f1f1f 	svcne	0x001f1f1f
 8008e64:	1f1f1f1f 	svcne	0x001f1f1f
 8008e68:	1f1e191f 	svcne	0x001e191f
 8008e6c:	1f1f1fe0 	svcne	0x001f1fe0
 8008e70:	1f1f1f1f 	svcne	0x001f1f1f
 8008e74:	1f1f1f1f 	svcne	0x001f1f1f
 8008e78:	1f1f1f1f 	svcne	0x001f1f1f
 8008e7c:	1f1f1f1f 	svcne	0x001f1f1f
 8008e80:	1f1f1fe0 	svcne	0x001f1fe0
 8008e84:	1f1f1f1f 	svcne	0x001f1f1f
 8008e88:	1f1f1f1f 	svcne	0x001f1f1f
 8008e8c:	1f1f1f1f 	svcne	0x001f1f1f
 8008e90:	1f1f131f 	svcne	0x001f131f
 8008e94:	1f1f1fe0 	svcne	0x001f1fe0
 8008e98:	1f1f1f1f 	svcne	0x001f1f1f
 8008e9c:	f2181f1f 	vrecps.f16	d1, d8, d15
 8008ea0:	1cf41ff6 	ldclne	15, cr1, [r4], #984	; 0x3d8
 8008ea4:	1f1508ef 	svcne	0x001508ef
 8008ea8:	1ff81fe0 	svcne	0x00f81fe0
 8008eac:	1ffae00c 	svcne	0x00fae00c
 8008eb0:	e0f20de0 	rscs	r0, r2, r0, ror #27
 8008eb4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008eb8:	1f1f1f1f 	svcne	0x001f1f1f
 8008ebc:	e0e01ee0 	rsc	r1, r0, r0, ror #29
 8008ec0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008ec4:	e0e0fae0 	rsc	pc, r0, r0, ror #21
 8008ec8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008ecc:	1f1f1f1f 	svcne	0x001f1f1f
 8008ed0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008ed4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008ed8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008edc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008ee0:	1f1f1f1f 	svcne	0x001f1f1f
 8008ee4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008ee8:	12e0e0e0 	rscne	lr, r0, #224	; 0xe0
 8008eec:	e0e0ea00 	rsc	lr, r0, r0, lsl #20
 8008ef0:	1013e0e0 	andsne	lr, r3, r0, ror #1
 8008ef4:	1f1f1f1f 	svcne	0x001f1f1f
 8008ef8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008efc:	efe0e0e0 	svc	0x00e0e0e0
 8008f00:	e0e0e000 	rsc	lr, r0, r0
 8008f04:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 8008f08:	1f1f1f1f 	svcne	0x001f1f1f
 8008f0c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008f10:	1f1f1ffc 	svcne	0x001f1ffc
 8008f14:	1f1f1f1f 	svcne	0x001f1f1f
 8008f18:	01e0e019 	mvneq	lr, r9, lsl r0
 8008f1c:	f0e01fe0 			; <UNDEFINED> instruction: 0xf0e01fe0
 8008f20:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008f24:	1ee0e0e0 	cdpne	0, 14, cr14, cr0, cr0, {7}
 8008f28:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008f2c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008f30:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008f34:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008f38:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008f3c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008f40:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008f44:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008f48:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008f4c:	f8e0e0e0 			; <UNDEFINED> instruction: 0xf8e0e0e0
 8008f50:	e0e0e0e6 	rsc	lr, r0, r6, ror #1
 8008f54:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008f58:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008f5c:	00000000 	andeq	r0, r0, r0
 8008f60:	1f1f1fe0 	svcne	0x001f1fe0
 8008f64:	1f1f1f1f 	svcne	0x001f1f1f
 8008f68:	1f1f1f1f 	svcne	0x001f1f1f
 8008f6c:	1f1f1f1f 	svcne	0x001f1f1f
 8008f70:	1f1f1f1f 	svcne	0x001f1f1f
 8008f74:	1f18e0e0 	svcne	0x0018e0e0
 8008f78:	1b1f1f1f 	blne	87d0bfc <__flash_sram_init_src_addr+0x7c1f1c>
 8008f7c:	1f1f1f1f 	svcne	0x001f1f1f
 8008f80:	1f1f0f1f 	svcne	0x001f0f1f
 8008f84:	1f1f1f1f 	svcne	0x001f1f1f
 8008f88:	e0f0fee0 	rscs	pc, r0, r0, ror #29
 8008f8c:	1f1f1f1f 	svcne	0x001f1f1f
 8008f90:	111f031f 	tstne	pc, pc, lsl r3	; <UNPREDICTABLE>
 8008f94:	fc1f191f 	ldc2	9, cr1, [pc], {31}	; <UNPREDICTABLE>
 8008f98:	081ffff2 	ldmdaeq	pc, {r1, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
 8008f9c:	fc18e0e0 	ldc2	0, cr14, [r8], {224}	; 0xe0
 8008fa0:	1f091fe0 	svcne	0x00091fe0
 8008fa4:	101f1f1f 	andsne	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8008fa8:	1f1f0a19 	svcne	0x001f0a19
 8008fac:	1004ea1f 	andne	lr, r4, pc, lsl sl
 8008fb0:	1ff8e0e0 	svcne	0x00f8e0e0
 8008fb4:	f6fa1f00 			; <UNDEFINED> instruction: 0xf6fa1f00
 8008fb8:	12f4e0f0 	rscsne	lr, r4, #240	; 0xf0
 8008fbc:	e01f081e 	ands	r0, pc, lr, lsl r8	; <UNPREDICTABLE>
 8008fc0:	f806e0e0 			; <UNDEFINED> instruction: 0xf806e0e0
 8008fc4:	1ff0eae0 	svcne	0x00f0eae0
 8008fc8:	0bef1fe0 	bleq	7bd0f50 <__flash_size+0x7b50f50>
 8008fcc:	e0e0e014 	rsc	lr, r0, r4, lsl r0
 8008fd0:	e0fdfde0 	rscs	pc, sp, r0, ror #27
 8008fd4:	e0f0e0e0 	rscs	lr, r0, r0, ror #1
 8008fd8:	1de0e0e0 	stclne	0, cr14, [r0, #896]!	; 0x380
 8008fdc:	01f9e6e3 	mvnseq	lr, r3, ror #13
 8008fe0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008fe4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008fe8:	e6e0e0e0 	strbt	lr, [r0], r0, ror #1
 8008fec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008ff0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008ff4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008ff8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8008ffc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009000:	f4e3e0e0 	vld1.8	{d30[7]}, [r3], r0
 8009004:	e015e0e0 	ands	lr, r5, r0, ror #1
 8009008:	e0e6e0e0 	rsc	lr, r6, r0, ror #1
 800900c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009010:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009014:	e0e00ce0 	rsc	r0, r0, r0, ror #25
 8009018:	e3e0f2e0 	mvn	pc, #224, 4
 800901c:	e00b08e0 	and	r0, fp, r0, ror #17
 8009020:	fafde3e0 	blx	7f81fa8 <__flash_size+0x7f01fa8>
 8009024:	e6ea1fe0 	strbt	r1, [sl], r0, ror #31
 8009028:	e0f005e0 	rscs	r0, r0, r0, ror #11
 800902c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009030:	e0e0e0ea 	rsc	lr, r0, sl, ror #1
 8009034:	1a19e3e0 	bne	8681fbc <__flash_sram_init_src_addr+0x6732dc>
 8009038:	f206effc 	vrecps.f32	q7, q11, q14
 800903c:	1f1f1fe0 	svcne	0x001f1fe0
 8009040:	161f1f1f 	sadd16ne	r1, pc, pc	; <UNPREDICTABLE>
 8009044:	1f1f1f1f 	svcne	0x001f1f1f
 8009048:	1f1f1f1f 	svcne	0x001f1f1f
 800904c:	0dfde0e3 	ldcleq	0, cr14, [sp, #908]!	; 0x38c
 8009050:	1f1f1fe0 	svcne	0x001f1fe0
 8009054:	1f1f1f1f 	svcne	0x001f1f1f
 8009058:	1f1f1f1f 	svcne	0x001f1f1f
 800905c:	1f1f1f1f 	svcne	0x001f1f1f
 8009060:	1ffaea0f 	svcne	0x00faea0f
 8009064:	1f1f1fe0 	svcne	0x001f1fe0
 8009068:	1f1f1f1f 	svcne	0x001f1f1f
 800906c:	1f1f1f1f 	svcne	0x001f1f1f
 8009070:	1f1f1f1f 	svcne	0x001f1f1f
 8009074:	1f1f16f8 	svcne	0x001f16f8
 8009078:	071f1fe0 	ldreq	r1, [pc, -r0, ror #31]
 800907c:	1f1f1f1f 	svcne	0x001f1f1f
 8009080:	1f1f1f1f 	svcne	0x001f1f1f
 8009084:	1f0d131f 	svcne	0x000d131f
 8009088:	0c1fe0e0 	ldceq	0, cr14, [pc], {224}	; 0xe0
 800908c:	ea1f16e0 	b	87cec14 <__flash_sram_init_src_addr+0x7bff34>
 8009090:	1f1f1f1f 	svcne	0x001f1f1f
 8009094:	e0e01b1d 	rsc	r1, r0, sp, lsl fp
 8009098:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 800909c:	f4eceae0 	vld3.32			; <UNDEFINED> instruction: 0xf4eceae0
 80090a0:	f9e00ee0 			; <UNDEFINED> instruction: 0xf9e00ee0
 80090a4:	e01ce0e0 	ands	lr, ip, r0, ror #1
 80090a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80090ac:	f6e0e0e0 			; <UNDEFINED> instruction: 0xf6e0e0e0
 80090b0:	1f1f1f1f 	svcne	0x001f1f1f
 80090b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80090b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80090bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80090c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80090c4:	1f1f1f1f 	svcne	0x001f1f1f
 80090c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80090cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80090d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80090d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80090d8:	1f1f1f00 	svcne	0x001f1f00
 80090dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80090e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80090e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80090e8:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 80090ec:	1f1f1f1f 	svcne	0x001f1f1f
 80090f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80090f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80090f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80090fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009100:	1f1f1f1f 	svcne	0x001f1f1f
 8009104:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009108:	0a1f0100 	beq	87c9510 <__flash_sram_init_src_addr+0x7ba830>
 800910c:	1d1f1f06 	ldcne	15, cr1, [pc, #-24]	; 80090fc <INPUT_MATRIX+0x448c>
 8009110:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009114:	e0e0e0f8 	strd	lr, [r0], #8	; <UNPREDICTABLE>
 8009118:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800911c:	e0fde0e0 	rscs	lr, sp, r0, ror #1
 8009120:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009124:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009128:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800912c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009130:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009134:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009138:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800913c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009140:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009144:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009148:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800914c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009150:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009154:	00000000 	andeq	r0, r0, r0
 8009158:	1f1f1f1f 	svcne	0x001f1f1f
 800915c:	1f1f1f1f 	svcne	0x001f1f1f
 8009160:	1f1f1f1f 	svcne	0x001f1f1f
 8009164:	1f1f1f1f 	svcne	0x001f1f1f
 8009168:	1f1f1f1f 	svcne	0x001f1f1f
 800916c:	1f1f0c1f 	svcne	0x001f0c1f
 8009170:	1f1f1f1f 	svcne	0x001f1f1f
 8009174:	1f1f1f1f 	svcne	0x001f1f1f
 8009178:	1f1f1f1f 	svcne	0x001f1f1f
 800917c:	1f1f1f1f 	svcne	0x001f1f1f
 8009180:	1f1f1f1f 	svcne	0x001f1f1f
 8009184:	1f1f1f1f 	svcne	0x001f1f1f
 8009188:	1f1f1f1f 	svcne	0x001f1f1f
 800918c:	1f1f1f1f 	svcne	0x001f1f1f
 8009190:	1f1f1f1f 	svcne	0x001f1f1f
 8009194:	0f1f1f1f 	svceq	0x001f1f1f
 8009198:	1f1f1f1f 	svcne	0x001f1f1f
 800919c:	151f1f1f 	ldrne	r1, [pc, #-3871]	; 8008285 <INPUT_MATRIX+0x3615>
 80091a0:	1f1f1f1f 	svcne	0x001f1f1f
 80091a4:	141b1f1e 	ldrne	r1, [fp], #-3870	; 0xfffff0e2
 80091a8:	001fff0a 	andseq	pc, pc, sl, lsl #30
 80091ac:	1f041f1f 	svcne	0x00041f1f
 80091b0:	1f1f1f1f 	svcne	0x001f1f1f
 80091b4:	1f1f1f1f 	svcne	0x001f1f1f
 80091b8:	0e1ff8fe 	mrceq	8, 0, APSR_nzcv, cr15, cr14, {7}
 80091bc:	1d1f1fe0 	ldcne	15, cr1, [pc, #-896]	; 8008e44 <INPUT_MATRIX+0x41d4>
 80091c0:	1f091f1f 	svcne	0x00091f1f
 80091c4:	1ffa1e1d 	svcne	0x00fa1e1d
 80091c8:	f01f1ffc 			; <UNDEFINED> instruction: 0xf01f1ffc
 80091cc:	0400120d 	streq	r1, [r0], #-525	; 0xfffffdf3
 80091d0:	031f17e0 	tsteq	pc, #224, 14	; 0x3800000
 80091d4:	e01f1e1f 	ands	r1, pc, pc, lsl lr	; <UNPREDICTABLE>
 80091d8:	06180d07 	ldreq	r0, [r8], -r7, lsl #26
 80091dc:	00e0010d 	rsceq	r0, r0, sp, lsl #2
 80091e0:	0b1609f0 	bleq	858b9a8 <__flash_sram_init_src_addr+0x57ccc8>
 80091e4:	081fe0e0 	ldmdaeq	pc, {r5, r6, r7, sp, lr, pc}	; <UNPREDICTABLE>
 80091e8:	e00af00d 	and	pc, sl, sp
 80091ec:	0ae610e0 	beq	798d574 <__flash_size+0x790d574>
 80091f0:	e0f2ea15 	rscs	lr, r2, r5, lsl sl
 80091f4:	16fa08f2 			; <UNDEFINED> instruction: 0x16fa08f2
 80091f8:	1f031fe0 	svcne	0x00031fe0
 80091fc:	e01ee00a 	ands	lr, lr, sl
 8009200:	e0170dfc 			; <UNDEFINED> instruction: 0xe0170dfc
 8009204:	eae0e016 	b	7841264 <__flash_size+0x77c1264>
 8009208:	0bfff6e6 	bleq	8006da8 <INPUT_MATRIX+0x2138>
 800920c:	e0000803 	and	r0, r0, r3, lsl #16
 8009210:	ef10191f 	svc	0x0010191f
 8009214:	0e0b1f1f 	mcreq	15, 0, r1, cr11, cr15, {0}
 8009218:	1f1f1f15 	svcne	0x001f1f15
 800921c:	12f91e1f 	rscsne	r1, r9, #496	; 0x1f0
 8009220:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8009224:	1c1fe0f2 	ldcne	0, cr14, [pc], {242}	; 0xf2
 8009228:	1cff1b1f 	fldmiaxne	pc!, {d17-d31}	;@ Deprecated
 800922c:	1f1f1ffe 	svcne	0x001f1ffe
 8009230:	1319191f 	tstne	r9, #507904	; 0x7c000
 8009234:	1f1f1f1f 	svcne	0x001f1f1f
 8009238:	1f1e1f1f 	svcne	0x001e1f1f
 800923c:	1f1f1f1f 	svcne	0x001f1f1f
 8009240:	1f1f1f1f 	svcne	0x001f1f1f
 8009244:	1f1f0d1f 	svcne	0x001f0d1f
 8009248:	1f1f1f1f 	svcne	0x001f1f1f
 800924c:	1f1f1f1f 	svcne	0x001f1f1f
 8009250:	1f1f1f1f 	svcne	0x001f1f1f
 8009254:	1f1f1f1f 	svcne	0x001f1f1f
 8009258:	1f1f1e19 	svcne	0x001f1e19
 800925c:	1f1f1f1f 	svcne	0x001f1f1f
 8009260:	1f1f1f1f 	svcne	0x001f1f1f
 8009264:	1f1f1f1f 	svcne	0x001f1f1f
 8009268:	1f1f1f1f 	svcne	0x001f1f1f
 800926c:	1f1f1f1f 	svcne	0x001f1f1f
 8009270:	1f1f1f1f 	svcne	0x001f1f1f
 8009274:	1f1f1f1f 	svcne	0x001f1f1f
 8009278:	1f1f1f1f 	svcne	0x001f1f1f
 800927c:	1f1f1f1f 	svcne	0x001f1f1f
 8009280:	1f1f1f13 	svcne	0x001f1f13
 8009284:	1f1f1f1f 	svcne	0x001f1f1f
 8009288:	1f1f1f1f 	svcne	0x001f1f1f
 800928c:	f6f2181f 			; <UNDEFINED> instruction: 0xf6f2181f
 8009290:	ef1cf41f 	svc	0x001cf41f
 8009294:	1f1f1508 	svcne	0x001f1508
 8009298:	0c1ff81f 	ldceq	8, cr15, [pc], {31}
 800929c:	e01ffae0 	ands	pc, pc, r0, ror #21
 80092a0:	e0e0f20d 	rsc	pc, r0, sp, lsl #4
 80092a4:	1fe0e0e0 	svcne	0x00e0e0e0
 80092a8:	1f1f1f1f 	svcne	0x001f1f1f
 80092ac:	e0e0e01e 	rsc	lr, r0, lr, lsl r0
 80092b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80092b4:	e0e0e0fa 	strd	lr, [r0], #10	; <UNPREDICTABLE>
 80092b8:	1fe0e0e0 	svcne	0x00e0e0e0
 80092bc:	1f1f1f1f 	svcne	0x001f1f1f
 80092c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80092c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80092c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80092cc:	1fe0e0e0 	svcne	0x00e0e0e0
 80092d0:	1f1f1f1f 	svcne	0x001f1f1f
 80092d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80092d8:	0012e0e0 	andseq	lr, r2, r0, ror #1
 80092dc:	e0e0e0ea 	rsc	lr, r0, sl, ror #1
 80092e0:	1f1013e0 	svcne	0x001013e0
 80092e4:	1f1f1f1f 	svcne	0x001f1f1f
 80092e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80092ec:	00efe0e0 	rsceq	lr, pc, r0, ror #1
 80092f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80092f4:	1fe3e0e0 	svcne	0x00e3e0e0
 80092f8:	1f1f1f1f 	svcne	0x001f1f1f
 80092fc:	fce0e0e0 	stc2l	0, cr14, [r0], #896	; 0x380
 8009300:	1f1f1f1f 	svcne	0x001f1f1f
 8009304:	191f1f1f 	ldmdbne	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 8009308:	e001e0e0 	and	lr, r1, r0, ror #1
 800930c:	e0f0e01f 	rscs	lr, r0, pc, lsl r0
 8009310:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009314:	e01ee0e0 	ands	lr, lr, r0, ror #1
 8009318:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800931c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009320:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009324:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009328:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800932c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009330:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009334:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009338:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800933c:	e6f8e0e0 	ldrbt	lr, [r8], r0, ror #1
 8009340:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009344:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009348:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800934c:	00000000 	andeq	r0, r0, r0
 8009350:	1f1f1f1f 	svcne	0x001f1f1f
 8009354:	1f1f1f1f 	svcne	0x001f1f1f
 8009358:	1f1f1f1f 	svcne	0x001f1f1f
 800935c:	1f1f1f1f 	svcne	0x001f1f1f
 8009360:	1f1f1f1f 	svcne	0x001f1f1f
 8009364:	1f1f18e0 	svcne	0x001f18e0
 8009368:	1f1b1f1f 	svcne	0x001b1f1f
 800936c:	1f1f1f1f 	svcne	0x001f1f1f
 8009370:	1f1f1f0f 	svcne	0x001f1f0f
 8009374:	1f1f1f1f 	svcne	0x001f1f1f
 8009378:	1fe0f0fe 	svcne	0x00e0f0fe
 800937c:	1f1f1f1f 	svcne	0x001f1f1f
 8009380:	1f111f03 	svcne	0x00111f03
 8009384:	f2fc1f19 	vcvt.s32.f32	d17, d9, #4
 8009388:	16081fff 			; <UNDEFINED> instruction: 0x16081fff
 800938c:	e0fc18e0 	rscs	r1, ip, r0, ror #17
 8009390:	1f1f091f 	svcne	0x001f091f
 8009394:	19101f1f 	ldmdbne	r0, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}
 8009398:	1f1f1f0a 	svcne	0x001f1f0a
 800939c:	031004ea 	tsteq	r0, #-369098752	; 0xea000000
 80093a0:	001ff8e0 	andseq	pc, pc, r0, ror #17
 80093a4:	f0f6fa1f 			; <UNDEFINED> instruction: 0xf0f6fa1f
 80093a8:	1e12f4e0 	cdpne	4, 1, cr15, cr2, cr0, {7}
 80093ac:	e0e01f08 	rsc	r1, r0, r8, lsl #30
 80093b0:	e0f806e0 	rscs	r0, r8, r0, ror #13
 80093b4:	e01ff0ea 	ands	pc, pc, sl, ror #1
 80093b8:	140bef1f 	strne	lr, [fp], #-3871	; 0xfffff0e1
 80093bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80093c0:	e0e0fdfd 	strd	pc, [r0], #221	; 0xdd	; <UNPREDICTABLE>
 80093c4:	e3e0f0e0 	mvn	pc, #224	; 0xe0
 80093c8:	e31de0e0 	tst	sp, #224	; 0xe0
 80093cc:	e001f9e6 	and	pc, r1, r6, ror #19
 80093d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80093d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80093d8:	e0e6e0e0 	rsc	lr, r6, r0, ror #1
 80093dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80093e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80093e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80093e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80093ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80093f0:	e0f4e3e0 	rscs	lr, r4, r0, ror #7
 80093f4:	e0e015e0 	rsc	r1, r0, r0, ror #11
 80093f8:	e0e0e6e0 	rsc	lr, r0, r0, ror #13
 80093fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009400:	e6e0e0e0 	strbt	lr, [r0], r0, ror #1
 8009404:	e0e0e00c 	rsc	lr, r0, ip
 8009408:	e0e3e0f2 	strd	lr, [r3], #2	; <UNPREDICTABLE>
 800940c:	e0e00b08 	rsc	r0, r0, r8, lsl #22
 8009410:	e0fafde3 	rscs	pc, sl, r3, ror #27
 8009414:	e0e6ea1f 	rsc	lr, r6, pc, lsl sl
 8009418:	e0e0f005 	rsc	pc, r0, r5
 800941c:	eae0e0e0 	b	78417a4 <__flash_size+0x77c17a4>
 8009420:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009424:	fc1a19e3 	ldc2	9, cr1, [sl], {227}	; 0xe3	; <UNPREDICTABLE>
 8009428:	f9f206ef 			; <UNDEFINED> instruction: 0xf9f206ef
 800942c:	1f1f1f1f 	svcne	0x001f1f1f
 8009430:	1f161f1f 	svcne	0x00161f1f
 8009434:	1f1f1f1f 	svcne	0x001f1f1f
 8009438:	e31f1f1f 	tst	pc, #31, 30	; 0x7c
 800943c:	1f0dfde0 	svcne	0x000dfde0
 8009440:	1f1f1f1f 	svcne	0x001f1f1f
 8009444:	1f1f1f1f 	svcne	0x001f1f1f
 8009448:	1f1f1f1f 	svcne	0x001f1f1f
 800944c:	0f1f1f1f 	svceq	0x001f1f1f
 8009450:	1f1ffaea 	svcne	0x001ffaea
 8009454:	1f1f1f1f 	svcne	0x001f1f1f
 8009458:	1f1f1f1f 	svcne	0x001f1f1f
 800945c:	1f1f1f1f 	svcne	0x001f1f1f
 8009460:	f81f1f1f 			; <UNDEFINED> instruction: 0xf81f1f1f
 8009464:	1f1f1f16 	svcne	0x001f1f16
 8009468:	1f071f1f 	svcne	0x00071f1f
 800946c:	1f1f1f1f 	svcne	0x001f1f1f
 8009470:	1f1f1f1f 	svcne	0x001f1f1f
 8009474:	e01f0d13 	ands	r0, pc, r3, lsl sp	; <UNPREDICTABLE>
 8009478:	1f0c1fe0 	svcne	0x000c1fe0
 800947c:	1fea1f16 	svcne	0x00ea1f16
 8009480:	1d1f1f1f 	ldcne	15, cr1, [pc, #-124]	; 800940c <INPUT_MATRIX+0x479c>
 8009484:	e0e0e01b 	rsc	lr, r0, fp, lsl r0
 8009488:	e0e3e0e0 	rsc	lr, r3, r0, ror #1
 800948c:	f0f4ecea 			; <UNDEFINED> instruction: 0xf0f4ecea
 8009490:	e0f9e00e 	rscs	lr, r9, lr
 8009494:	e0e01ce0 	rsc	r1, r0, r0, ror #25
 8009498:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800949c:	1ff6e0e0 	svcne	0x00f6e0e0
 80094a0:	1f1f1f1f 	svcne	0x001f1f1f
 80094a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80094a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80094ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80094b0:	1fe0e0e0 	svcne	0x00e0e0e0
 80094b4:	1f1f1f1f 	svcne	0x001f1f1f
 80094b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80094bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80094c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80094c4:	00e0e0e0 	rsceq	lr, r0, r0, ror #1
 80094c8:	1f1f1f1f 	svcne	0x001f1f1f
 80094cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80094d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80094d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80094d8:	1fe3e0e0 	svcne	0x00e3e0e0
 80094dc:	1f1f1f1f 	svcne	0x001f1f1f
 80094e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80094e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80094e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80094ec:	1fe0e0e0 	svcne	0x00e0e0e0
 80094f0:	f81f1f1f 			; <UNDEFINED> instruction: 0xf81f1f1f
 80094f4:	00e0e0e0 	rsceq	lr, r0, r0, ror #1
 80094f8:	060a1f01 	streq	r1, [sl], -r1, lsl #30
 80094fc:	e01d1f1f 	ands	r1, sp, pc, lsl pc
 8009500:	f8e0e0e0 			; <UNDEFINED> instruction: 0xf8e0e0e0
 8009504:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009508:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800950c:	e0e0fde0 	rsc	pc, r0, r0, ror #27
 8009510:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009514:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009518:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800951c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009520:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009524:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009528:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800952c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009530:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009534:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009538:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800953c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009540:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009544:	00000000 	andeq	r0, r0, r0
 8009548:	1f1f1f1f 	svcne	0x001f1f1f
 800954c:	1f1f1f1f 	svcne	0x001f1f1f
 8009550:	1f1f1f1f 	svcne	0x001f1f1f
 8009554:	1f1f1f1f 	svcne	0x001f1f1f
 8009558:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800955c:	1f1f1f0c 	svcne	0x001f1f0c
 8009560:	1f1f1f1f 	svcne	0x001f1f1f
 8009564:	1f1f1f1f 	svcne	0x001f1f1f
 8009568:	1f1f1f1f 	svcne	0x001f1f1f
 800956c:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8009570:	1f1f1f1f 	svcne	0x001f1f1f
 8009574:	1f1f1f1f 	svcne	0x001f1f1f
 8009578:	1f1f1f1f 	svcne	0x001f1f1f
 800957c:	1f1f1f1f 	svcne	0x001f1f1f
 8009580:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8009584:	1f0f1f1f 	svcne	0x000f1f1f
 8009588:	1f1f1f1f 	svcne	0x001f1f1f
 800958c:	1f151f1f 	svcne	0x00151f1f
 8009590:	1e1f1f1f 	mrcne	15, 0, r1, cr15, cr15, {0}
 8009594:	e0141b1f 	ands	r1, r4, pc, lsl fp
 8009598:	1f001fff 	svcne	0x00001fff
 800959c:	1f1f041f 	svcne	0x001f041f
 80095a0:	1f1f1f1f 	svcne	0x001f1f1f
 80095a4:	fe1f1f1f 	mrc2	15, 0, r1, cr15, cr15, {0}
 80095a8:	e00e1ff8 	strd	r1, [lr], -r8
 80095ac:	1f1d1f1f 	svcne	0x001d1f1f
 80095b0:	1d1f091f 	vldrne.16	s0, [pc, #-62]	; 800957a <INPUT_MATRIX+0x490a>	; <UNPREDICTABLE>
 80095b4:	fc1ffa1e 	ldc2	10, cr15, [pc], {30}	; <UNPREDICTABLE>
 80095b8:	0df01f1f 	ldcleq	15, cr1, [r0, #124]!	; 0x7c
 80095bc:	e0040012 	and	r0, r4, r2, lsl r0
 80095c0:	1f031f17 	svcne	0x00031f17
 80095c4:	07e01f1e 			; <UNDEFINED> instruction: 0x07e01f1e
 80095c8:	0d06180d 	stceq	8, cr1, [r6, #-52]	; 0xffffffcc
 80095cc:	f000e001 			; <UNDEFINED> instruction: 0xf000e001
 80095d0:	e00b1609 	and	r1, fp, r9, lsl #12
 80095d4:	0d081fe0 	stceq	15, cr1, [r8, #-896]	; 0xfffffc80
 80095d8:	e0e00af0 	strd	r0, [r0], #160	; 0xa0	; <UNPREDICTABLE>
 80095dc:	150ae610 	strne	lr, [sl, #-1552]	; 0xfffff9f0
 80095e0:	f2e0f2ea 	vmlal.s32	<illegal reg q15.5>, d16, d10[1]
 80095e4:	e016fa08 	ands	pc, r6, r8, lsl #20
 80095e8:	0a1f031f 	beq	87ca26c <__flash_sram_init_src_addr+0x7bb58c>
 80095ec:	fce01ee0 	stc2l	14, cr1, [r0], #896	; 0x380
 80095f0:	16e0170d 	strbtne	r1, [r0], sp, lsl #14
 80095f4:	e6eae0e0 	strbt	lr, [sl], r0, ror #1
 80095f8:	e00bfff6 	strd	pc, [fp], -r6
 80095fc:	1fe00008 	svcne	0x00e00008
 8009600:	1fef1019 	svcne	0x00ef1019
 8009604:	150e0b1f 	strne	r0, [lr, #-2847]	; 0xfffff4e1
 8009608:	1f1f1f1f 	svcne	0x001f1f1f
 800960c:	e012f91e 	ands	pc, r2, lr, lsl r9	; <UNPREDICTABLE>
 8009610:	f2e01f1f 	vcvt.s32.f32	d17, d15, #32
 8009614:	1f1c1fe0 	svcne	0x001c1fe0
 8009618:	fe1cff1b 	mrc2	15, 0, pc, cr12, cr11, {0}
 800961c:	1f1f1f1f 	svcne	0x001f1f1f
 8009620:	e0131919 	ands	r1, r3, r9, lsl r9
 8009624:	1f1f1f1f 	svcne	0x001f1f1f
 8009628:	1f1f1e1f 	svcne	0x001f1e1f
 800962c:	1f1f1f1f 	svcne	0x001f1f1f
 8009630:	1f1f1f1f 	svcne	0x001f1f1f
 8009634:	e01f1f0d 	ands	r1, pc, sp, lsl #30
 8009638:	1f1f1f1f 	svcne	0x001f1f1f
 800963c:	1f1f1f1f 	svcne	0x001f1f1f
 8009640:	1f1f1f1f 	svcne	0x001f1f1f
 8009644:	191f1f1f 	ldmdbne	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 8009648:	e01f1f1e 	ands	r1, pc, lr, lsl pc	; <UNPREDICTABLE>
 800964c:	1f1f1f1f 	svcne	0x001f1f1f
 8009650:	1f1f1f1f 	svcne	0x001f1f1f
 8009654:	1f1f1f1f 	svcne	0x001f1f1f
 8009658:	1f1f1f1f 	svcne	0x001f1f1f
 800965c:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8009660:	1f1f1f1f 	svcne	0x001f1f1f
 8009664:	1f1f1f1f 	svcne	0x001f1f1f
 8009668:	1f1f1f1f 	svcne	0x001f1f1f
 800966c:	131f1f1f 	tstne	pc, #31, 30	; 0x7c
 8009670:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8009674:	1f1f1f1f 	svcne	0x001f1f1f
 8009678:	1f1f1f1f 	svcne	0x001f1f1f
 800967c:	1ff6f218 	svcne	0x00f6f218
 8009680:	08ef1cf4 	stmiaeq	pc!, {r2, r4, r5, r6, r7, sl, fp, ip}^	; <UNPREDICTABLE>
 8009684:	e01f1f15 	ands	r1, pc, r5, lsl pc	; <UNPREDICTABLE>
 8009688:	e00c1ff8 	strd	r1, [ip], -r8
 800968c:	0de01ffa 	stcleq	15, cr1, [r0, #1000]!	; 0x3e8
 8009690:	e0e0e0f2 	strd	lr, [r0], #2	; <UNPREDICTABLE>
 8009694:	1f1fe0e0 	svcne	0x001fe0e0
 8009698:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800969c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80096a0:	fae0e0e0 	blx	7841a28 <__flash_size+0x77c1a28>
 80096a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80096a8:	1f1fe0e0 	svcne	0x001fe0e0
 80096ac:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80096b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80096b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80096b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80096bc:	1f1fe0e0 	svcne	0x001fe0e0
 80096c0:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80096c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80096c8:	ea0012e0 	b	800e250 <INPUT_MATRIX+0x95e0>
 80096cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80096d0:	1f1f1013 	svcne	0x001f1013
 80096d4:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80096d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80096dc:	e000efe0 	and	lr, r0, r0, ror #31
 80096e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80096e4:	1f1fe3e0 	svcne	0x001fe3e0
 80096e8:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80096ec:	1ffce0e0 	svcne	0x00fce0e0
 80096f0:	1f1f1f1f 	svcne	0x001f1f1f
 80096f4:	e0191f1f 	ands	r1, r9, pc, lsl pc
 80096f8:	1fe001e0 	svcne	0x00e001e0
 80096fc:	e0e0f0e0 	rsc	pc, r0, r0, ror #1
 8009700:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009704:	e0e01ee0 	rsc	r1, r0, r0, ror #29
 8009708:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800970c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009710:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009714:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009718:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800971c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009720:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009724:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009728:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800972c:	e0e6f8e0 	rsc	pc, r6, r0, ror #17
 8009730:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009734:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009738:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800973c:	00000000 	andeq	r0, r0, r0
 8009740:	1f1f1f1f 	svcne	0x001f1f1f
 8009744:	1f1f1f1f 	svcne	0x001f1f1f
 8009748:	1f1f1f1f 	svcne	0x001f1f1f
 800974c:	1f1f1f1f 	svcne	0x001f1f1f
 8009750:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8009754:	1f1f1f18 	svcne	0x001f1f18
 8009758:	1f1f1b1f 	svcne	0x001f1b1f
 800975c:	0f1f1f1f 	svceq	0x001f1f1f
 8009760:	1f1f1f1f 	svcne	0x001f1f1f
 8009764:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8009768:	1f1fe0f0 	svcne	0x001fe0f0
 800976c:	031f1f1f 	tsteq	pc, #31, 30	; 0x7c
 8009770:	191f111f 	ldmdbne	pc, {r0, r1, r2, r3, r4, r8, ip}	; <UNPREDICTABLE>
 8009774:	fff2fc1f 			; <UNDEFINED> instruction: 0xfff2fc1f
 8009778:	e016081f 	ands	r0, r6, pc, lsl r8
 800977c:	1fe0fc18 	svcne	0x00e0fc18
 8009780:	1f1f1f09 	svcne	0x001f1f09
 8009784:	0a19101f 	beq	864d808 <__flash_sram_init_src_addr+0x63eb28>
 8009788:	ea1f1f1f 	b	87d140c <__flash_sram_init_src_addr+0x7c272c>
 800978c:	e0031004 	and	r1, r3, r4
 8009790:	1f001ff8 	svcne	0x00001ff8
 8009794:	e0f0f6fa 	ldrsht	pc, [r0], #106	; 0x6a	; <UNPREDICTABLE>
 8009798:	081e12f4 	ldmdaeq	lr, {r2, r4, r5, r6, r7, r9, ip}
 800979c:	e0e0e01f 	rsc	lr, r0, pc, lsl r0
 80097a0:	e0e0f806 	rsc	pc, r0, r6, lsl #16
 80097a4:	1fe01ff0 	svcne	0x00e01ff0
 80097a8:	e0140bef 	ands	r0, r4, pc, ror #23
 80097ac:	fde0e0e0 	stc2l	0, cr14, [r0, #896]!	; 0x380
 80097b0:	e0e0e0fd 	strd	lr, [r0], #13	; <UNPREDICTABLE>
 80097b4:	e0e3e0f0 	strd	lr, [r3], #0	; <UNPREDICTABLE>
 80097b8:	e6e31de0 	strbt	r1, [r3], r0, ror #27
 80097bc:	e0e001f9 	strd	r0, [r0], #25	; <UNPREDICTABLE>
 80097c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80097c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80097c8:	e0e0e6e0 	rsc	lr, r0, r0, ror #13
 80097cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80097d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80097d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80097d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80097dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80097e0:	e0e0f4e3 	rsc	pc, r0, r3, ror #9
 80097e4:	e0e0e015 	rsc	lr, r0, r5, lsl r0
 80097e8:	e0e0e0e6 	rsc	lr, r0, r6, ror #1
 80097ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80097f0:	e0e6e0e0 	rsc	lr, r6, r0, ror #1
 80097f4:	f2e0e0e0 	vmla.i32	d30, d16, d0[1]
 80097f8:	08e0e3e0 	stmiaeq	r0!, {r5, r6, r7, r8, r9, sp, lr, pc}^
 80097fc:	e3e0e00b 	mvn	lr, #11
 8009800:	1fe0fafd 	svcne	0x00e0fafd
 8009804:	e0e0e6ea 	rsc	lr, r0, sl, ror #13
 8009808:	e0e0e0f0 	strd	lr, [r0], #0	; <UNPREDICTABLE>
 800980c:	e0eae0e0 	rsc	lr, sl, r0, ror #1
 8009810:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 8009814:	effc1a19 	svc	0x00fc1a19
 8009818:	e0f9f206 	rscs	pc, r9, r6, lsl #4
 800981c:	1f1f1f1f 	svcne	0x001f1f1f
 8009820:	1f1f161f 	svcne	0x001f161f
 8009824:	1f1f1f1f 	svcne	0x001f1f1f
 8009828:	e0e31f1f 	rsc	r1, r3, pc, lsl pc
 800982c:	e01f0dfd 			; <UNDEFINED> instruction: 0xe01f0dfd
 8009830:	1f1f1f1f 	svcne	0x001f1f1f
 8009834:	1f1f1f1f 	svcne	0x001f1f1f
 8009838:	1f1f1f1f 	svcne	0x001f1f1f
 800983c:	ea0f1f1f 	b	83d14c0 <__flash_sram_init_src_addr+0x3c27e0>
 8009840:	e01f1ffa 			; <UNDEFINED> instruction: 0xe01f1ffa
 8009844:	1f1f1f1f 	svcne	0x001f1f1f
 8009848:	1f1f1f1f 	svcne	0x001f1f1f
 800984c:	1f1f1f1f 	svcne	0x001f1f1f
 8009850:	16f81f1f 	usatne	r1, #24, pc, lsl #30	; <UNPREDICTABLE>
 8009854:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8009858:	1f1f071f 	svcne	0x001f071f
 800985c:	1f1f1f1f 	svcne	0x001f1f1f
 8009860:	131f1f1f 	tstne	pc, #31, 30	; 0x7c
 8009864:	e0e01f0d 	rsc	r1, r0, sp, lsl #30
 8009868:	e01f0c1f 	ands	r0, pc, pc, lsl ip	; <UNPREDICTABLE>
 800986c:	1f1fea1f 	svcne	0x001fea1f
 8009870:	1b1d1f1f 	blne	87514f4 <__flash_sram_init_src_addr+0x742814>
 8009874:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009878:	eae0e3e0 	b	7842800 <__flash_size+0x77c2800>
 800987c:	e0f0f4ec 	rscs	pc, r0, ip, ror #9
 8009880:	e0e0f9e0 	rsc	pc, r0, r0, ror #19
 8009884:	e0e0e01c 	rsc	lr, r0, ip, lsl r0
 8009888:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800988c:	1f1ff6e0 	svcne	0x001ff6e0
 8009890:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8009894:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009898:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800989c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80098a0:	1f1fe0e0 	svcne	0x001fe0e0
 80098a4:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80098a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80098ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80098b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80098b4:	1f00e0e0 	svcne	0x0000e0e0
 80098b8:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80098bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80098c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80098c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80098c8:	1f1fe3e0 	svcne	0x001fe3e0
 80098cc:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 80098d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80098d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80098d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80098dc:	1f1fe0e0 	svcne	0x001fe0e0
 80098e0:	e0f81f1f 	rscs	r1, r8, pc, lsl pc
 80098e4:	0100e0e0 	smlatteq	r0, r0, r0, lr
 80098e8:	1f060a1f 	svcne	0x00060a1f
 80098ec:	e0e01d1f 	rsc	r1, r0, pc, lsl sp
 80098f0:	e0f8e0e0 	rscs	lr, r8, r0, ror #1
 80098f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80098f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 80098fc:	e0e0e0fd 	strd	lr, [r0], #13	; <UNPREDICTABLE>
 8009900:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009904:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009908:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800990c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009910:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009914:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009918:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800991c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009920:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009924:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009928:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800992c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009930:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009934:	00000000 	andeq	r0, r0, r0
 8009938:	1f1f1f1f 	svcne	0x001f1f1f
 800993c:	1f1f1f1f 	svcne	0x001f1f1f
 8009940:	1f1f1f1f 	svcne	0x001f1f1f
 8009944:	1f1f1f1f 	svcne	0x001f1f1f
 8009948:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800994c:	1f1f1f1f 	svcne	0x001f1f1f
 8009950:	1f1f1f1f 	svcne	0x001f1f1f
 8009954:	1f1f1f1f 	svcne	0x001f1f1f
 8009958:	1f1f1f1f 	svcne	0x001f1f1f
 800995c:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8009960:	1f1f1f1f 	svcne	0x001f1f1f
 8009964:	1f1f1f1f 	svcne	0x001f1f1f
 8009968:	1f1f1f1f 	svcne	0x001f1f1f
 800996c:	1f1f1f1f 	svcne	0x001f1f1f
 8009970:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8009974:	1f1f0f1f 	svcne	0x001f0f1f
 8009978:	1f1f1f1f 	svcne	0x001f1f1f
 800997c:	1f1f151f 	svcne	0x001f151f
 8009980:	1f1e1f1f 	svcne	0x001e1f1f
 8009984:	e0e0141b 	rsc	r1, r0, fp, lsl r4
 8009988:	1f1f001f 	svcne	0x001f001f
 800998c:	1f1f1f04 	svcne	0x001f1f04
 8009990:	1f1f1f1f 	svcne	0x001f1f1f
 8009994:	f8fe1f1f 			; <UNDEFINED> instruction: 0xf8fe1f1f
 8009998:	e0e00e1f 	rsc	r0, r0, pc, lsl lr
 800999c:	1f1f1d1f 	svcne	0x001f1d1f
 80099a0:	1e1d1f09 	cdpne	15, 1, cr1, cr13, cr9, {0}
 80099a4:	1ffc1ffa 	svcne	0x00fc1ffa
 80099a8:	120df01f 	andne	pc, sp, #31
 80099ac:	e0e00400 	rsc	r0, r0, r0, lsl #8
 80099b0:	1e1f031f 	mrcne	3, 0, r0, cr15, cr15, {0}
 80099b4:	0d07e01f 	stceq	0, cr14, [r7, #-124]	; 0xffffff84
 80099b8:	010d0618 	tsteq	sp, r8, lsl r6
 80099bc:	09f000e0 	ldmibeq	r0!, {r5, r6, r7}^
 80099c0:	e0e00b16 	rsc	r0, r0, r6, lsl fp
 80099c4:	f00d081f 			; <UNDEFINED> instruction: 0xf00d081f
 80099c8:	10e0e00a 	rscne	lr, r0, sl
 80099cc:	ea150ae6 	b	854c56c <__flash_sram_init_src_addr+0x53d88c>
 80099d0:	08f2e0f2 	ldmeq	r2!, {r1, r4, r5, r6, r7, sp, lr, pc}^
 80099d4:	e0e016fa 	strd	r1, [r0], #106	; 0x6a	; <UNPREDICTABLE>
 80099d8:	e00a1f03 	and	r1, sl, r3, lsl #30
 80099dc:	0dfce01e 	ldcleq	0, cr14, [ip, #120]!	; 0x78
 80099e0:	e016e017 	ands	lr, r6, r7, lsl r0
 80099e4:	f6e6eae0 			; <UNDEFINED> instruction: 0xf6e6eae0
 80099e8:	e0e00bff 	strd	r0, [r0], #191	; 0xbf	; <UNPREDICTABLE>
 80099ec:	191fe000 	ldmdbne	pc, {sp, lr, pc}	; <UNPREDICTABLE>
 80099f0:	1f1fef10 	svcne	0x001fef10
 80099f4:	1f150e0b 	svcne	0x00150e0b
 80099f8:	1e1f1f1f 	mrcne	15, 0, r1, cr15, cr15, {0}
 80099fc:	e0e012f9 	strd	r1, [r0], #41	; 0x29	; <UNPREDICTABLE>
 8009a00:	e0f2e01f 	rscs	lr, r2, pc, lsl r0
 8009a04:	1b1f1c1f 	blne	87d0a88 <__flash_sram_init_src_addr+0x7c1da8>
 8009a08:	1ffe1cff 	svcne	0x00fe1cff
 8009a0c:	191f1f1f 	ldmdbne	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 8009a10:	e0e01319 	rsc	r1, r0, r9, lsl r3
 8009a14:	1f1f1f1f 	svcne	0x001f1f1f
 8009a18:	1f1f1f1e 	svcne	0x001f1f1e
 8009a1c:	1f1f1f1f 	svcne	0x001f1f1f
 8009a20:	0d1f1f1f 	ldceq	15, cr1, [pc, #-124]	; 80099ac <INPUT_MATRIX+0x4d3c>
 8009a24:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8009a28:	1f1f1f1f 	svcne	0x001f1f1f
 8009a2c:	1f1f1f1f 	svcne	0x001f1f1f
 8009a30:	1f1f1f1f 	svcne	0x001f1f1f
 8009a34:	1e191f1f 	mrcne	15, 0, r1, cr9, cr15, {0}
 8009a38:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8009a3c:	1f1f1f1f 	svcne	0x001f1f1f
 8009a40:	1f1f1f1f 	svcne	0x001f1f1f
 8009a44:	1f1f1f1f 	svcne	0x001f1f1f
 8009a48:	1f1f1f1f 	svcne	0x001f1f1f
 8009a4c:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8009a50:	1f1f1f1f 	svcne	0x001f1f1f
 8009a54:	1f1f1f1f 	svcne	0x001f1f1f
 8009a58:	1f1f1f1f 	svcne	0x001f1f1f
 8009a5c:	1f131f1f 	svcne	0x00131f1f
 8009a60:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8009a64:	1f1f1f1f 	svcne	0x001f1f1f
 8009a68:	181f1f1f 	ldmdane	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 8009a6c:	f41ff6f2 	pldw	[pc], #-1778	; 8009a74 <INPUT_MATRIX+0x4e04>
 8009a70:	1508ef1c 	strne	lr, [r8, #-3868]	; 0xfffff0e4
 8009a74:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8009a78:	fae00c1f 	blx	780cafc <__flash_size+0x778cafc>
 8009a7c:	f20de01f 	vqadd.s8	d14, d13, d15
 8009a80:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009a84:	1f1f1fe0 	svcne	0x001f1fe0
 8009a88:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8009a8c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009a90:	e0fae0e0 	rscs	lr, sl, r0, ror #1
 8009a94:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009a98:	1f1f1fe0 	svcne	0x001f1fe0
 8009a9c:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8009aa0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009aa4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009aa8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009aac:	1f1f1fe0 	svcne	0x001f1fe0
 8009ab0:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8009ab4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009ab8:	e0ea0012 	rsc	r0, sl, r2, lsl r0
 8009abc:	13e0e0e0 	mvnne	lr, #224	; 0xe0
 8009ac0:	1f1f1f10 	svcne	0x001f1f10
 8009ac4:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8009ac8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009acc:	e0e000ef 	rsc	r0, r0, pc, ror #1
 8009ad0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009ad4:	1f1f1fe3 	svcne	0x001f1fe3
 8009ad8:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 8009adc:	1f1ffce0 	svcne	0x001ffce0
 8009ae0:	1f1f1f1f 	svcne	0x001f1f1f
 8009ae4:	e0e0191f 	rsc	r1, r0, pc, lsl r9
 8009ae8:	e01fe001 	ands	lr, pc, r1
 8009aec:	e0e0e0f0 	strd	lr, [r0], #0	; <UNPREDICTABLE>
 8009af0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009af4:	e0e0e01e 	rsc	lr, r0, lr, lsl r0
 8009af8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009afc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009b00:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009b04:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009b08:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009b0c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009b10:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009b14:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009b18:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009b1c:	e0e0e6f8 	strd	lr, [r0], #104	; 0x68	; <UNPREDICTABLE>
 8009b20:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009b24:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009b28:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009b2c:	00000000 	andeq	r0, r0, r0
 8009b30:	1f1fe0e0 	svcne	0x001fe0e0
 8009b34:	1f1f1f1f 	svcne	0x001f1f1f
 8009b38:	1f1a1f1f 	svcne	0x001a1f1f
 8009b3c:	1f1f1f1f 	svcne	0x001f1f1f
 8009b40:	1f1f1f1f 	svcne	0x001f1f1f
 8009b44:	1f1fe0e0 	svcne	0x001fe0e0
 8009b48:	1f1f1f1f 	svcne	0x001f1f1f
 8009b4c:	fa1f1e1f 	blx	87d13d0 <__flash_sram_init_src_addr+0x7c26f0>
 8009b50:	f81f1f10 			; <UNDEFINED> instruction: 0xf81f1f10
 8009b54:	1f19101f 	svcne	0x0019101f
 8009b58:	f2e0e0e0 	vmla.i32	d30, d16, d0[1]
 8009b5c:	1a1f1f1f 	bne	87d17e0 <__flash_sram_init_src_addr+0x7c2b00>
 8009b60:	1ee01f1f 	mcrne	15, 7, r1, cr0, cr15, {0}
 8009b64:	1f161f1f 	svcne	0x00161f1f
 8009b68:	1dea1f1f 	stclne	15, cr1, [sl, #124]!	; 0x7c
 8009b6c:	18e0e0e0 	stmiane	r0!, {r5, r6, r7, sp, lr, pc}^
 8009b70:	1f0b1fe0 	svcne	0x000b1fe0
 8009b74:	0c1fe013 	ldceq	0, cr14, [pc], {19}
 8009b78:	1f1a1f1f 	svcne	0x001a1f1f
 8009b7c:	e016f614 	ands	pc, r6, r4, lsl r6	; <UNPREDICTABLE>
 8009b80:	1ff0e0e0 	svcne	0x00f0e0e0
 8009b84:	051e000a 	ldreq	r0, [lr, #-10]
 8009b88:	0819e0fd 	ldmdaeq	r9, {r0, r2, r3, r4, r5, r6, r7, sp, lr, pc}
 8009b8c:	0401ea03 	streq	lr, [r1], #-2563	; 0xfffff5fd
 8009b90:	e0e3e0e0 	rsc	lr, r3, r0, ror #1
 8009b94:	fa01e0e0 	blx	8081f1c <__flash_sram_init_src_addr+0x7323c>
 8009b98:	031ffe09 	tsteq	pc, #9, 28	; 0x90	; <UNPREDICTABLE>
 8009b9c:	e0e016e0 	rsc	r1, r0, r0, ror #13
 8009ba0:	e0f9e0e0 	rscs	lr, r9, r0, ror #1
 8009ba4:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 8009ba8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009bac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009bb0:	e3e0f4e0 	mvn	pc, #224, 8	; 0xe0000000
 8009bb4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009bb8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009bbc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009bc0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009bc4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009bc8:	e0e0e0f6 	strd	lr, [r0], #6	; <UNPREDICTABLE>
 8009bcc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009bd0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009bd4:	eae0e0e0 	b	7841f5c <__flash_size+0x77c1f5c>
 8009bd8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009bdc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009be0:	e014f2e0 	ands	pc, r4, r0, ror #5
 8009be4:	1ffae0e0 	svcne	0x00fae0e0
 8009be8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009bec:	e0ece01f 	rsc	lr, ip, pc, lsl r0
 8009bf0:	0700e3e0 	streq	lr, [r0, -r0, ror #7]
 8009bf4:	051ae317 	ldreq	lr, [sl, #-791]	; 0xfffffce9
 8009bf8:	e31fe0e0 	tst	pc, #224	; 0xe0
 8009bfc:	ece00810 	stcl	8, cr0, [r0], #64	; 0x40
 8009c00:	e315e00c 	tst	r5, #12
 8009c04:	e00fe30d 	and	lr, pc, sp, lsl #6
 8009c08:	03f0091f 	mvnseq	r0, #507904	; 0x7c000
 8009c0c:	1f1fe0e0 	svcne	0x001fe0e0
 8009c10:	1f1f1f1f 	svcne	0x001f1f1f
 8009c14:	1f1f1f1f 	svcne	0x001f1f1f
 8009c18:	1f1f1f1f 	svcne	0x001f1f1f
 8009c1c:	0f050d1f 	svceq	0x00050d1f
 8009c20:	1f1fe0e0 	svcne	0x001fe0e0
 8009c24:	1f1f1f1f 	svcne	0x001f1f1f
 8009c28:	1f1f1f1f 	svcne	0x001f1f1f
 8009c2c:	1f1f1f1f 	svcne	0x001f1f1f
 8009c30:	0fe31f1f 	svceq	0x00e31f1f
 8009c34:	1f1fe0e0 	svcne	0x001fe0e0
 8009c38:	1f1f1f1f 	svcne	0x001f1f1f
 8009c3c:	1f1f1f1f 	svcne	0x001f1f1f
 8009c40:	1f1f1f1f 	svcne	0x001f1f1f
 8009c44:	19e00a1f 	stmibne	r0!, {r0, r1, r2, r3, r4, r9, fp}^
 8009c48:	1f1fe0e0 	svcne	0x001fe0e0
 8009c4c:	1f1f1f15 	svcne	0x001f1f15
 8009c50:	1f1f1f1f 	svcne	0x001f1f1f
 8009c54:	1b1f191a 	blne	87d00c4 <__flash_sram_init_src_addr+0x7c13e4>
 8009c58:	1fece01f 	svcne	0x00ece01f
 8009c5c:	1010e0e0 	andsne	lr, r0, r0, ror #1
 8009c60:	0e1f1514 	mrceq	5, 0, r1, cr15, cr4, {0}
 8009c64:	f81b0b1f 			; <UNDEFINED> instruction: 0xf81b0b1f
 8009c68:	e0e0e3e0 	rsc	lr, r0, r0, ror #7
 8009c6c:	f9e0e0e0 			; <UNDEFINED> instruction: 0xf9e0e0e0
 8009c70:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009c74:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009c78:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009c7c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009c80:	1f1f1fe0 	svcne	0x001f1fe0
 8009c84:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009c88:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009c8c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009c90:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009c94:	1f1f1fe0 	svcne	0x001f1fe0
 8009c98:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009c9c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009ca0:	e0e0f6e0 	rsc	pc, r0, r0, ror #13
 8009ca4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009ca8:	1f1f1fe0 	svcne	0x001f1fe0
 8009cac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009cb0:	00e0e0e0 	rsceq	lr, r0, r0, ror #1
 8009cb4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009cb8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009cbc:	1f1f1eea 	svcne	0x001f1eea
 8009cc0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009cc4:	eae0e0e0 	b	784204c <__flash_size+0x77c204c>
 8009cc8:	e0e006e0 	rsc	r0, r0, r0, ror #13
 8009ccc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009cd0:	ef1f1fe0 	svc	0x001f1fe0
 8009cd4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009cd8:	f9e0e0e0 			; <UNDEFINED> instruction: 0xf9e0e0e0
 8009cdc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009ce0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009ce4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009ce8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009cec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009cf0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009cf4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009cf8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009cfc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009d00:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009d04:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009d08:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009d0c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009d10:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009d14:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009d18:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009d1c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009d20:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009d24:	00000000 	andeq	r0, r0, r0
 8009d28:	1f1f1fe0 	svcne	0x001f1fe0
 8009d2c:	1f1f1f1f 	svcne	0x001f1f1f
 8009d30:	1f1f1f1f 	svcne	0x001f1f1f
 8009d34:	1f1f1f1f 	svcne	0x001f1f1f
 8009d38:	1f1f1f1f 	svcne	0x001f1f1f
 8009d3c:	1f1f1fe0 	svcne	0x001f1fe0
 8009d40:	1f1f1f1f 	svcne	0x001f1f1f
 8009d44:	1f1f1f1f 	svcne	0x001f1f1f
 8009d48:	1f1f1f1f 	svcne	0x001f1f1f
 8009d4c:	1f1f1f1f 	svcne	0x001f1f1f
 8009d50:	1f0d1fe0 	svcne	0x000d1fe0
 8009d54:	1f1f1f1f 	svcne	0x001f1f1f
 8009d58:	1f1f1d1f 	svcne	0x001f1d1f
 8009d5c:	1f1f1f1f 	svcne	0x001f1f1f
 8009d60:	181f1f1f 	ldmdane	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 8009d64:	161f1fe0 	ldrne	r1, [pc], -r0, ror #31
 8009d68:	1f1f1f1f 	svcne	0x001f1f1f
 8009d6c:	1f1f1f1f 	svcne	0x001f1f1f
 8009d70:	1f1f1f1f 	svcne	0x001f1f1f
 8009d74:	0d121f1f 	ldceq	15, cr1, [r2, #-124]	; 0xffffff84
 8009d78:	1f1f1fe0 	svcne	0x001f1fe0
 8009d7c:	1f1f1f1f 	svcne	0x001f1f1f
 8009d80:	001f1f1f 	andseq	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 8009d84:	1f151a1f 	svcne	0x00151a1f
 8009d88:	1f1f0dfa 	svcne	0x001f0dfa
 8009d8c:	1f1fe0e0 	svcne	0x001fe0e0
 8009d90:	1f1f1f18 	svcne	0x001f1f18
 8009d94:	fc0f1f05 	stc2	15, cr1, [pc], {5}
 8009d98:	e31f1209 	tst	pc, #-1879048192	; 0x90000000
 8009d9c:	17f40019 			; <UNDEFINED> instruction: 0x17f40019
 8009da0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009da4:	e0e0140e 	rsc	r1, r0, lr, lsl #8
 8009da8:	03f0e6f4 	mvnseq	lr, #244, 12	; 0xf400000
 8009dac:	e0e0ff13 	rsc	pc, r0, r3, lsl pc	; <UNPREDICTABLE>
 8009db0:	00fae3ea 	rscseq	lr, sl, sl, ror #7
 8009db4:	e0e3e0e0 	rsc	lr, r3, r0, ror #1
 8009db8:	e0e0f60d 	rsc	pc, r0, sp, lsl #12
 8009dbc:	ec17e3e0 	ldc	3, cr14, [r7], {224}	; 0xe0
 8009dc0:	e0e0fef0 	strd	pc, [r0], #224	; 0xe0	; <UNPREDICTABLE>
 8009dc4:	f411eae0 			; <UNDEFINED> instruction: 0xf411eae0
 8009dc8:	1be0e0e0 	blne	7842150 <__flash_size+0x77c2150>
 8009dcc:	1ffe1a12 	svcne	0x00fe1a12
 8009dd0:	141e1f01 	ldrne	r1, [lr], #-3841	; 0xfffff0ff
 8009dd4:	180d13f8 	stmdane	sp, {r3, r4, r5, r6, r7, r8, r9, ip}
 8009dd8:	ef041c1f 	svc	0x00041c1f
 8009ddc:	1c1f1fe0 	ldcne	15, cr1, [pc], {224}	; 0xe0
 8009de0:	08e01914 	stmiaeq	r0!, {r2, r4, r8, fp, ip}^
 8009de4:	0f071f1f 	svceq	0x00071f1f
 8009de8:	1f1fe308 	svcne	0x001fe308
 8009dec:	0b1a1f1f 	bleq	8691a70 <__flash_sram_init_src_addr+0x682d90>
 8009df0:	1f1f1fe0 	svcne	0x001f1fe0
 8009df4:	1fe01f1c 	svcne	0x00e01f1c
 8009df8:	141fe3f4 	ldrne	lr, [pc], #-1012	; 8009e00 <INPUT_MATRIX+0x5190>
 8009dfc:	1f1f0c17 	svcne	0x001f0c17
 8009e00:	1f1e0a1c 	svcne	0x001e0a1c
 8009e04:	1f1f1fe0 	svcne	0x001f1fe0
 8009e08:	1a1f1f1f 	bne	87d1a8c <__flash_sram_init_src_addr+0x7c2dac>
 8009e0c:	1f1f1f1f 	svcne	0x001f1f1f
 8009e10:	1f1f1f1f 	svcne	0x001f1f1f
 8009e14:	1f1f1f1f 	svcne	0x001f1f1f
 8009e18:	1f1f1fe0 	svcne	0x001f1fe0
 8009e1c:	1f1f1f1f 	svcne	0x001f1f1f
 8009e20:	1f1f1f1f 	svcne	0x001f1f1f
 8009e24:	1f1f1f1f 	svcne	0x001f1f1f
 8009e28:	1f1f1c1f 	svcne	0x001f1c1f
 8009e2c:	1f1f1fe0 	svcne	0x001f1fe0
 8009e30:	1f1f1f1f 	svcne	0x001f1f1f
 8009e34:	1f1f1f1f 	svcne	0x001f1f1f
 8009e38:	1f1f1f1f 	svcne	0x001f1f1f
 8009e3c:	1f1f1f1f 	svcne	0x001f1f1f
 8009e40:	1f1f1fe0 	svcne	0x001f1fe0
 8009e44:	1f1f1f1f 	svcne	0x001f1f1f
 8009e48:	1f1f1f1f 	svcne	0x001f1f1f
 8009e4c:	1f1f1f1f 	svcne	0x001f1f1f
 8009e50:	1f1f1f1f 	svcne	0x001f1f1f
 8009e54:	1f1f1fe0 	svcne	0x001f1fe0
 8009e58:	1f1f1f1f 	svcne	0x001f1f1f
 8009e5c:	f61f1f1f 			; <UNDEFINED> instruction: 0xf61f1f1f
 8009e60:	e0e01fe0 	rsc	r1, r0, r0, ror #31
 8009e64:	1f16e014 	svcne	0x0016e014
 8009e68:	e0f81fe0 	rscs	r1, r8, r0, ror #31
 8009e6c:	1fe0e01f 	svcne	0x00e0e01f
 8009e70:	e0e0f9e0 	rsc	pc, r0, r0, ror #19
 8009e74:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009e78:	1f1f1f1f 	svcne	0x001f1f1f
 8009e7c:	e0e0f4e0 	rsc	pc, r0, r0, ror #9
 8009e80:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009e84:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009e88:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009e8c:	1f1f1fe0 	svcne	0x001f1fe0
 8009e90:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009e94:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 8009e98:	e0e0ef08 	rsc	lr, r0, r8, lsl #30
 8009e9c:	fce0e0e0 	stc2l	0, cr14, [r0], #896	; 0x380
 8009ea0:	1f1f1f18 	svcne	0x001f1f18
 8009ea4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009ea8:	1fe0e0e0 	svcne	0x00e0e0e0
 8009eac:	e0e0e0f6 	strd	lr, [r0], #6	; <UNPREDICTABLE>
 8009eb0:	09e6e0e0 	stmibeq	r6!, {r5, r6, r7, sp, lr, pc}^
 8009eb4:	1f1f1f1f 	svcne	0x001f1f1f
 8009eb8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009ebc:	16e0e0e0 	strbtne	lr, [r0], r0, ror #1
 8009ec0:	e0e0e0ec 	rsc	lr, r0, ip, ror #1
 8009ec4:	0ee0e0e0 	cdpeq	0, 14, cr14, cr0, cr0, {7}
 8009ec8:	1f1f1f0e 	svcne	0x001f1f0e
 8009ecc:	e000e0e0 	and	lr, r0, r0, ror #1
 8009ed0:	1ff4e0e0 	svcne	0x00f4e0e0
 8009ed4:	e0e0e0fc 	strd	lr, [r0], #12	; <UNPREDICTABLE>
 8009ed8:	e0e0e0fa 	strd	lr, [r0], #10	; <UNPREDICTABLE>
 8009edc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009ee0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009ee4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009ee8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009eec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009ef0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009ef4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009ef8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009efc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009f00:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009f04:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009f08:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009f0c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009f10:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009f14:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009f18:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009f1c:	00000000 	andeq	r0, r0, r0
 8009f20:	1f1f1fe0 	svcne	0x001f1fe0
 8009f24:	1f1f1f1f 	svcne	0x001f1f1f
 8009f28:	1f1f1a1f 	svcne	0x001f1a1f
 8009f2c:	1f1f1f1f 	svcne	0x001f1f1f
 8009f30:	1f1f1f1f 	svcne	0x001f1f1f
 8009f34:	1f1f1fe0 	svcne	0x001f1fe0
 8009f38:	1f1f1f1f 	svcne	0x001f1f1f
 8009f3c:	10fa1f1e 	rscsne	r1, sl, lr, lsl pc
 8009f40:	1ff81f1f 	svcne	0x00f81f1f
 8009f44:	1f1f1910 	svcne	0x001f1910
 8009f48:	1ff2e0e0 	svcne	0x00f2e0e0
 8009f4c:	1f1a1f1f 	svcne	0x001a1f1f
 8009f50:	1f1ee01f 	svcne	0x001ee01f
 8009f54:	1f1f161f 	svcne	0x001f161f
 8009f58:	111dea1f 	tstne	sp, pc, lsl sl
 8009f5c:	e018e0e0 	ands	lr, r8, r0, ror #1
 8009f60:	131f0b1f 	tstne	pc, #31744	; 0x7c00
 8009f64:	1f0c1fe0 	svcne	0x000c1fe0
 8009f68:	141f1a1f 	ldrne	r1, [pc], #-2591	; 8009f70 <INPUT_MATRIX+0x5300>
 8009f6c:	f2e016f6 			; <UNDEFINED> instruction: 0xf2e016f6
 8009f70:	0a1ff0e0 	beq	88062f8 <__flash_sram_init_src_addr+0x7f7618>
 8009f74:	fd051e00 	stc2	14, cr1, [r5, #-0]
 8009f78:	030819e0 	movweq	r1, #35296	; 0x89e0
 8009f7c:	e00401ea 	and	r0, r4, sl, ror #3
 8009f80:	e3e0e3e0 	mvn	lr, #224, 6	; 0x80000003
 8009f84:	09fa01e0 	ldmibeq	sl!, {r5, r6, r7, r8}^
 8009f88:	e0031ffe 	strd	r1, [r3], -lr
 8009f8c:	e0e0e016 	rsc	lr, r0, r6, lsl r0
 8009f90:	e0e0f9e0 	rsc	pc, r0, r0, ror #19
 8009f94:	fde3e0e0 	stc2l	0, cr14, [r3, #896]!	; 0x380
 8009f98:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009f9c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009fa0:	e0e3e0f4 	strd	lr, [r3], #4	; <UNPREDICTABLE>
 8009fa4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009fa8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009fac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009fb0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009fb4:	f6e0e0e0 			; <UNDEFINED> instruction: 0xf6e0e0e0
 8009fb8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009fbc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009fc0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009fc4:	e0eae0e0 	rsc	lr, sl, r0, ror #1
 8009fc8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009fcc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 8009fd0:	e0e014f2 	strd	r1, [r0], #66	; 0x42	; <UNPREDICTABLE>
 8009fd4:	e01ffae0 	ands	pc, pc, r0, ror #21
 8009fd8:	1fe0e0e0 	svcne	0x00e0e0e0
 8009fdc:	e0e0ece0 	rsc	lr, r0, r0, ror #25
 8009fe0:	170700e3 	strne	r0, [r7, -r3, ror #1]
 8009fe4:	e0051ae3 	and	r1, r5, r3, ror #21
 8009fe8:	10e31fe0 	rscne	r1, r3, r0, ror #31
 8009fec:	0cece008 	stcleq	0, cr14, [ip], #32
 8009ff0:	0de315e0 	cfstr64eq	mvdx1, [r3, #896]!	; 0x380
 8009ff4:	1fe00fe3 	svcne	0x00e00fe3
 8009ff8:	f803f009 			; <UNDEFINED> instruction: 0xf803f009
 8009ffc:	1f1f1fe0 	svcne	0x001f1fe0
 800a000:	1f1f1f1f 	svcne	0x001f1f1f
 800a004:	1f1f1f1f 	svcne	0x001f1f1f
 800a008:	1f1f1f1f 	svcne	0x001f1f1f
 800a00c:	1f0f050d 	svcne	0x000f050d
 800a010:	1f1f1fe0 	svcne	0x001f1fe0
 800a014:	1f1f1f1f 	svcne	0x001f1f1f
 800a018:	1f1f1f1f 	svcne	0x001f1f1f
 800a01c:	1f1f1f1f 	svcne	0x001f1f1f
 800a020:	1b0fe31f 	blne	8402ca4 <__flash_sram_init_src_addr+0x3f3fc4>
 800a024:	1f1f1fe0 	svcne	0x001f1fe0
 800a028:	1f1f1f1f 	svcne	0x001f1f1f
 800a02c:	1f1f1f1f 	svcne	0x001f1f1f
 800a030:	1f1f1f1f 	svcne	0x001f1f1f
 800a034:	0619e00a 	ldreq	lr, [r9], -sl
 800a038:	151f1fe0 	ldrne	r1, [pc, #-4064]	; 8009060 <INPUT_MATRIX+0x43f0>
 800a03c:	1f1f1f1f 	svcne	0x001f1f1f
 800a040:	1a1f1f1f 	bne	87d1cc4 <__flash_sram_init_src_addr+0x7c2fe4>
 800a044:	1f1b1f19 	svcne	0x001b1f19
 800a048:	1f1fece0 	svcne	0x001fece0
 800a04c:	141010e0 	ldrne	r1, [r0], #-224	; 0xffffff20
 800a050:	1f0e1f15 	svcne	0x000e1f15
 800a054:	e0f81b0b 	rscs	r1, r8, fp, lsl #22
 800a058:	e0e0e0e3 	rsc	lr, r0, r3, ror #1
 800a05c:	1ff9e0e0 	svcne	0x00f9e0e0
 800a060:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a064:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a068:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a06c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a070:	1f1f1f1f 	svcne	0x001f1f1f
 800a074:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a078:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a07c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a080:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a084:	1f1f1f1f 	svcne	0x001f1f1f
 800a088:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a08c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a090:	e0e0e0f6 	strd	lr, [r0], #6	; <UNPREDICTABLE>
 800a094:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a098:	1f1f1f1f 	svcne	0x001f1f1f
 800a09c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a0a0:	e000e0e0 	and	lr, r0, r0, ror #1
 800a0a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a0a8:	eae0e0e0 	b	7842430 <__flash_size+0x77c2430>
 800a0ac:	171f1f1e 			; <UNDEFINED> instruction: 0x171f1f1e
 800a0b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a0b4:	e0eae0e0 	rsc	lr, sl, r0, ror #1
 800a0b8:	e0e0e006 	rsc	lr, r0, r6
 800a0bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a0c0:	f6ef1f1f 			; <UNDEFINED> instruction: 0xf6ef1f1f
 800a0c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a0c8:	e0f9e0e0 	rscs	lr, r9, r0, ror #1
 800a0cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a0d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a0d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a0d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a0dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a0e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a0e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a0e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a0ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a0f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a0f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a0f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a0fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a100:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a104:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a108:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a10c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a110:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a114:	00000000 	andeq	r0, r0, r0
 800a118:	1f1f1f1f 	svcne	0x001f1f1f
 800a11c:	1f1f1f1f 	svcne	0x001f1f1f
 800a120:	1f1f1f1f 	svcne	0x001f1f1f
 800a124:	1f1f1f1f 	svcne	0x001f1f1f
 800a128:	1f1f1f1f 	svcne	0x001f1f1f
 800a12c:	1f1f1f1f 	svcne	0x001f1f1f
 800a130:	1f1f1f1f 	svcne	0x001f1f1f
 800a134:	1f1f1f1f 	svcne	0x001f1f1f
 800a138:	1f1f1f1f 	svcne	0x001f1f1f
 800a13c:	1f1f1f1f 	svcne	0x001f1f1f
 800a140:	1f1f0d1f 	svcne	0x001f0d1f
 800a144:	1f1f1f1f 	svcne	0x001f1f1f
 800a148:	1f1f1f1d 	svcne	0x001f1f1d
 800a14c:	1f1f1f1f 	svcne	0x001f1f1f
 800a150:	1f181f1f 	svcne	0x00181f1f
 800a154:	1f161f1f 	svcne	0x00161f1f
 800a158:	1f1f1f1f 	svcne	0x001f1f1f
 800a15c:	1f1f1f1f 	svcne	0x001f1f1f
 800a160:	1f1f1f1f 	svcne	0x001f1f1f
 800a164:	1f0d121f 	svcne	0x000d121f
 800a168:	1f1f1f1f 	svcne	0x001f1f1f
 800a16c:	1f1f1f1f 	svcne	0x001f1f1f
 800a170:	1f001f1f 	svcne	0x00001f1f
 800a174:	fa1f151a 	blx	87cf5e4 <__flash_sram_init_src_addr+0x7c0904>
 800a178:	1f1f1f0d 	svcne	0x001f1f0d
 800a17c:	181f1fe0 	ldmdane	pc, {r5, r6, r7, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 800a180:	051f1f1f 	ldreq	r1, [pc, #-3871]	; 8009269 <INPUT_MATRIX+0x45f9>
 800a184:	09fc0f1f 	ldmibeq	ip!, {r0, r1, r2, r3, r4, r8, r9, sl, fp}^
 800a188:	19e31f12 	stmibne	r3!, {r1, r4, r8, r9, sl, fp, ip}^
 800a18c:	1d17f400 	cfldrsne	mvf15, [r7, #-0]
 800a190:	0ee0e0e0 	cdpeq	0, 14, cr14, cr0, cr0, {7}
 800a194:	f4e0e014 	vld1.8			; <UNDEFINED> instruction: 0xf4e0e014
 800a198:	1303f0e6 	movwne	pc, #12518	; 0x30e6	; <UNPREDICTABLE>
 800a19c:	eae0e0ff 	b	78425a0 <__flash_size+0x77c25a0>
 800a1a0:	f800fae3 			; <UNDEFINED> instruction: 0xf800fae3
 800a1a4:	0de0e3e0 	stcleq	3, cr14, [r0, #896]!	; 0x380
 800a1a8:	e0e0e0f6 	strd	lr, [r0], #6	; <UNPREDICTABLE>
 800a1ac:	f0ec17e3 			; <UNDEFINED> instruction: 0xf0ec17e3
 800a1b0:	e0e0e0fe 	strd	lr, [r0], #14	; <UNPREDICTABLE>
 800a1b4:	00f411ea 	rscseq	r1, r4, sl, ror #3
 800a1b8:	121be0e0 	andsne	lr, fp, #224	; 0xe0
 800a1bc:	011ffe1a 	tsteq	pc, sl, lsl lr	; <UNPREDICTABLE>
 800a1c0:	f8141e1f 			; <UNDEFINED> instruction: 0xf8141e1f
 800a1c4:	1f180d13 	svcne	0x00180d13
 800a1c8:	ffef041c 			; <UNDEFINED> instruction: 0xffef041c
 800a1cc:	141c1f1f 	ldrne	r1, [ip], #-3871	; 0xfffff0e1
 800a1d0:	1f08e019 	svcne	0x0008e019
 800a1d4:	080f071f 	stmdaeq	pc, {r0, r1, r2, r3, r4, r8, r9, sl}	; <UNPREDICTABLE>
 800a1d8:	1f1f1fe3 	svcne	0x001f1fe3
 800a1dc:	100b1a1f 	andne	r1, fp, pc, lsl sl
 800a1e0:	1c1f1f1f 	ldcne	15, cr1, [pc], {31}
 800a1e4:	f41fe01f 			; <UNDEFINED> instruction: 0xf41fe01f
 800a1e8:	17141fe3 	ldrne	r1, [r4, -r3, ror #31]
 800a1ec:	1c1f1f0c 	ldcne	15, cr1, [pc], {12}
 800a1f0:	191f1e0a 	ldmdbne	pc, {r1, r3, r9, sl, fp, ip}	; <UNPREDICTABLE>
 800a1f4:	1f1f1f1f 	svcne	0x001f1f1f
 800a1f8:	1f1a1f1f 	svcne	0x001a1f1f
 800a1fc:	1f1f1f1f 	svcne	0x001f1f1f
 800a200:	1f1f1f1f 	svcne	0x001f1f1f
 800a204:	1f1f1f1f 	svcne	0x001f1f1f
 800a208:	1f1f1f1f 	svcne	0x001f1f1f
 800a20c:	1f1f1f1f 	svcne	0x001f1f1f
 800a210:	1f1f1f1f 	svcne	0x001f1f1f
 800a214:	1f1f1f1f 	svcne	0x001f1f1f
 800a218:	1f1f1f1c 	svcne	0x001f1f1c
 800a21c:	1f1f1f1f 	svcne	0x001f1f1f
 800a220:	1f1f1f1f 	svcne	0x001f1f1f
 800a224:	1f1f1f1f 	svcne	0x001f1f1f
 800a228:	1f1f1f1f 	svcne	0x001f1f1f
 800a22c:	1f1f1f1f 	svcne	0x001f1f1f
 800a230:	1f1f1f1f 	svcne	0x001f1f1f
 800a234:	1f1f1f1f 	svcne	0x001f1f1f
 800a238:	1f1f1f1f 	svcne	0x001f1f1f
 800a23c:	1f1f1f1f 	svcne	0x001f1f1f
 800a240:	1f1f1f1f 	svcne	0x001f1f1f
 800a244:	1f1f1f1f 	svcne	0x001f1f1f
 800a248:	1f1f1f1f 	svcne	0x001f1f1f
 800a24c:	e0f61f1f 	rscs	r1, r6, pc, lsl pc
 800a250:	14e0e01f 	strbtne	lr, [r0], #31
 800a254:	1b1f16e0 	blne	87cfddc <__flash_sram_init_src_addr+0x7c10fc>
 800a258:	1fe0f81f 	svcne	0x00e0f81f
 800a25c:	e01fe0e0 	ands	lr, pc, r0, ror #1
 800a260:	e0e0e0f9 	strd	lr, [r0], #9	; <UNPREDICTABLE>
 800a264:	1fe0e0e0 	svcne	0x00e0e0e0
 800a268:	1f1f1f1f 	svcne	0x001f1f1f
 800a26c:	e0e0e0f4 	strd	lr, [r0], #4	; <UNPREDICTABLE>
 800a270:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a274:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a278:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a27c:	1f1f1f1f 	svcne	0x001f1f1f
 800a280:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a284:	08e3e0e0 	stmiaeq	r3!, {r5, r6, r7, sp, lr, pc}^
 800a288:	e0e0e0ef 	rsc	lr, r0, pc, ror #1
 800a28c:	18fce0e0 	ldmne	ip!, {r5, r6, r7, sp, lr, pc}^
 800a290:	1f1f1f1f 	svcne	0x001f1f1f
 800a294:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a298:	f61fe0e0 			; <UNDEFINED> instruction: 0xf61fe0e0
 800a29c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a2a0:	1f09e6e0 	svcne	0x0009e6e0
 800a2a4:	1f1f1f1f 	svcne	0x001f1f1f
 800a2a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a2ac:	ec16e0e0 	ldc	0, cr14, [r6], {224}	; 0xe0
 800a2b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a2b4:	0e0ee0e0 	cdpeq	0, 0, cr14, cr14, cr0, {7}
 800a2b8:	1f1f1f1f 	svcne	0x001f1f1f
 800a2bc:	e0e000e0 	rsc	r0, r0, r0, ror #1
 800a2c0:	fc1ff4e0 	ldc2	4, cr15, [pc], {224}	; 0xe0
 800a2c4:	fae0e0e0 	blx	784264c <__flash_size+0x77c264c>
 800a2c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a2cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a2d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a2d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a2d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a2dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a2e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a2e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a2e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a2ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a2f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a2f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a2f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a2fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a300:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a304:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a308:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a30c:	00000000 	andeq	r0, r0, r0
 800a310:	1f1f1f1f 	svcne	0x001f1f1f
 800a314:	1f1f1f1f 	svcne	0x001f1f1f
 800a318:	1f1f1f1a 	svcne	0x001f1f1a
 800a31c:	1f1f1f1f 	svcne	0x001f1f1f
 800a320:	1f1f1f1f 	svcne	0x001f1f1f
 800a324:	1f1f1f1f 	svcne	0x001f1f1f
 800a328:	1e1f1f1f 	mrcne	15, 0, r1, cr15, cr15, {0}
 800a32c:	1f10fa1f 	svcne	0x0010fa1f
 800a330:	101ff81f 	andsne	pc, pc, pc, lsl r8	; <UNPREDICTABLE>
 800a334:	0f1f1f19 	svceq	0x001f1f19
 800a338:	1f1ff2e0 	svcne	0x001ff2e0
 800a33c:	1f1f1a1f 	svcne	0x001f1a1f
 800a340:	1f1f1ee0 	svcne	0x001f1ee0
 800a344:	1f1f1f16 	svcne	0x001f1f16
 800a348:	16111dea 	ldrne	r1, [r1], -sl, ror #27
 800a34c:	1fe018e0 	svcne	0x00e018e0
 800a350:	e0131f0b 	ands	r1, r3, fp, lsl #30
 800a354:	1f1f0c1f 	svcne	0x001f0c1f
 800a358:	f6141f1a 			; <UNDEFINED> instruction: 0xf6141f1a
 800a35c:	f2f2e016 	vshr.s32	d30, d6, #14
 800a360:	000a1ff0 	strdeq	r1, [sl], -r0
 800a364:	e0fd051e 	rscs	r0, sp, lr, lsl r5
 800a368:	ea030819 	b	80cc3d4 <__flash_sram_init_src_addr+0xbd6f4>
 800a36c:	e0e00401 	rsc	r0, r0, r1, lsl #8
 800a370:	fce3e0e3 	stc2l	0, cr14, [r3], #908	; 0x38c
 800a374:	fe09fa01 	vseleq.f32	s30, s18, s2
 800a378:	16e0031f 	usatne	r0, #0, pc, lsl #6	; <UNPREDICTABLE>
 800a37c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a380:	e0e0e0f9 	strd	lr, [r0], #9	; <UNPREDICTABLE>
 800a384:	e0fde3e0 	rscs	lr, sp, r0, ror #7
 800a388:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a38c:	f4e0e0e0 	vld1.8	{d30[7]}, [r0], r0
 800a390:	e0e0e3e0 	rsc	lr, r0, r0, ror #7
 800a394:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a398:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a39c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a3a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a3a4:	e0f6e0e0 	rscs	lr, r6, r0, ror #1
 800a3a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a3ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a3b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a3b4:	e0e0eae0 	rsc	lr, r0, r0, ror #21
 800a3b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a3bc:	f2e0e0e0 	vmla.i32	d30, d16, d0[1]
 800a3c0:	e0e0e014 	rsc	lr, r0, r4, lsl r0
 800a3c4:	e0e01ffa 	strd	r1, [r0], #250	; 0xfa	; <UNPREDICTABLE>
 800a3c8:	e01fe0e0 	ands	lr, pc, r0, ror #1
 800a3cc:	e3e0e0ec 	mvn	lr, #236	; 0xec
 800a3d0:	e3170700 	tst	r7, #0, 14
 800a3d4:	f4e0051a 	vld2.16	{d16[0],d17[0]}, [r0 :32], sl
 800a3d8:	0810e31f 	ldmdaeq	r0, {r0, r1, r2, r3, r4, r8, r9, sp, lr, pc}
 800a3dc:	e00cece0 	and	lr, ip, r0, ror #25
 800a3e0:	e30de315 	movw	lr, #54037	; 0xd315
 800a3e4:	091fe00f 	ldmdbeq	pc, {r0, r1, r2, r3, sp, lr, pc}	; <UNPREDICTABLE>
 800a3e8:	e3f803f0 	mvns	r0, #240, 6	; 0xc0000003
 800a3ec:	1f1f1f1f 	svcne	0x001f1f1f
 800a3f0:	1f1f1f1f 	svcne	0x001f1f1f
 800a3f4:	1f1f1f1f 	svcne	0x001f1f1f
 800a3f8:	0d1f1f1f 	ldceq	15, cr1, [pc, #-124]	; 800a384 <INPUT_MATRIX+0x5714>
 800a3fc:	1f1f0f05 	svcne	0x001f0f05
 800a400:	1f1f1f1f 	svcne	0x001f1f1f
 800a404:	1f1f1f1f 	svcne	0x001f1f1f
 800a408:	1f1f1f1f 	svcne	0x001f1f1f
 800a40c:	1f1f1f1f 	svcne	0x001f1f1f
 800a410:	1f1b0fe3 	svcne	0x001b0fe3
 800a414:	1f1f1f1f 	svcne	0x001f1f1f
 800a418:	1f1f1f1f 	svcne	0x001f1f1f
 800a41c:	1f1f1f1f 	svcne	0x001f1f1f
 800a420:	0a1f1f1f 	beq	87d20a4 <__flash_sram_init_src_addr+0x7c33c4>
 800a424:	1f0619e0 	svcne	0x000619e0
 800a428:	1f151f1f 	svcne	0x00151f1f
 800a42c:	1f1f1f1f 	svcne	0x001f1f1f
 800a430:	191a1f1f 	ldmdbne	sl, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}
 800a434:	e01f1b1f 	ands	r1, pc, pc, lsl fp	; <UNPREDICTABLE>
 800a438:	1f1f1fec 	svcne	0x001f1fec
 800a43c:	15141010 	ldrne	r1, [r4, #-16]
 800a440:	0b1f0e1f 	bleq	87cdcc4 <__flash_sram_init_src_addr+0x7befe4>
 800a444:	e3e0f81b 	mvn	pc, #1769472	; 0x1b0000
 800a448:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a44c:	e01ff9e0 	ands	pc, pc, r0, ror #19
 800a450:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a454:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a458:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a45c:	1fe0e0e0 	svcne	0x00e0e0e0
 800a460:	1f1f1f1f 	svcne	0x001f1f1f
 800a464:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a468:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a46c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a470:	1fe0e0e0 	svcne	0x00e0e0e0
 800a474:	1f1f1f1f 	svcne	0x001f1f1f
 800a478:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a47c:	f6e0e0e0 			; <UNDEFINED> instruction: 0xf6e0e0e0
 800a480:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a484:	1fe0e0e0 	svcne	0x00e0e0e0
 800a488:	1f1f1f1f 	svcne	0x001f1f1f
 800a48c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a490:	e0e000e0 	rsc	r0, r0, r0, ror #1
 800a494:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a498:	1eeae0e0 	cdpne	0, 14, cr14, cr10, cr0, {7}
 800a49c:	1e171f1f 	mrcne	15, 0, r1, cr7, cr15, {0}
 800a4a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a4a4:	06e0eae0 	strbteq	lr, [r0], r0, ror #21
 800a4a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a4ac:	1fe0e0e0 	svcne	0x00e0e0e0
 800a4b0:	e0f6ef1f 	rscs	lr, r6, pc, lsl pc
 800a4b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a4b8:	e0e0f9e0 	rsc	pc, r0, r0, ror #19
 800a4bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a4c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a4c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a4c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a4cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a4d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a4d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a4d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a4dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a4e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a4e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a4e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a4ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a4f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a4f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a4f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a4fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a500:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a504:	00000000 	andeq	r0, r0, r0
 800a508:	1f1f1f1f 	svcne	0x001f1f1f
 800a50c:	1f1f1f1f 	svcne	0x001f1f1f
 800a510:	1f1f1f1f 	svcne	0x001f1f1f
 800a514:	1f1f1f1f 	svcne	0x001f1f1f
 800a518:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800a51c:	1f1f1f1f 	svcne	0x001f1f1f
 800a520:	1f1f1f1f 	svcne	0x001f1f1f
 800a524:	1f1f1f1f 	svcne	0x001f1f1f
 800a528:	1f1f1f1f 	svcne	0x001f1f1f
 800a52c:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800a530:	1f1f1f0d 	svcne	0x001f1f0d
 800a534:	1d1f1f1f 	ldcne	15, cr1, [pc, #-124]	; 800a4c0 <INPUT_MATRIX+0x5850>
 800a538:	1f1f1f1f 	svcne	0x001f1f1f
 800a53c:	1f1f1f1f 	svcne	0x001f1f1f
 800a540:	e01f181f 	ands	r1, pc, pc, lsl r8	; <UNPREDICTABLE>
 800a544:	1f1f161f 	svcne	0x001f161f
 800a548:	1f1f1f1f 	svcne	0x001f1f1f
 800a54c:	1f1f1f1f 	svcne	0x001f1f1f
 800a550:	1f1f1f1f 	svcne	0x001f1f1f
 800a554:	e01f0d12 	ands	r0, pc, r2, lsl sp	; <UNPREDICTABLE>
 800a558:	1f1f1f1f 	svcne	0x001f1f1f
 800a55c:	1f1f1f1f 	svcne	0x001f1f1f
 800a560:	1a1f001f 	bne	87ca5e4 <__flash_sram_init_src_addr+0x7bb904>
 800a564:	0dfa1f15 	ldcleq	15, cr1, [sl, #84]!	; 0x54
 800a568:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800a56c:	1f181f1f 	svcne	0x00181f1f
 800a570:	1f051f1f 	svcne	0x00051f1f
 800a574:	1209fc0f 	andne	pc, r9, #3840	; 0xf00
 800a578:	0019e31f 	andseq	lr, r9, pc, lsl r3
 800a57c:	e01d17f4 			; <UNDEFINED> instruction: 0xe01d17f4
 800a580:	140ee0e0 	strne	lr, [lr], #-224	; 0xffffff20
 800a584:	e6f4e0e0 	ldrbt	lr, [r4], r0, ror #1
 800a588:	ff1303f0 			; <UNDEFINED> instruction: 0xff1303f0
 800a58c:	e3eae0e0 	mvn	lr, #224	; 0xe0
 800a590:	e0f800fa 	ldrsht	r0, [r8], #10
 800a594:	f60de0e3 			; <UNDEFINED> instruction: 0xf60de0e3
 800a598:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 800a59c:	fef0ec17 	mrc2	12, 7, lr, cr0, cr7, {0}
 800a5a0:	eae0e0e0 	b	7842928 <__flash_size+0x77c2928>
 800a5a4:	e000f411 	and	pc, r0, r1, lsl r4	; <UNPREDICTABLE>
 800a5a8:	1a121be0 	bne	8491530 <__flash_sram_init_src_addr+0x482850>
 800a5ac:	1f011ffe 	svcne	0x00011ffe
 800a5b0:	13f8141e 	mvnsne	r1, #503316480	; 0x1e000000
 800a5b4:	1c1f180d 	ldcne	8, cr1, [pc], {13}
 800a5b8:	e0ffef04 	rscs	lr, pc, r4, lsl #30
 800a5bc:	19141c1f 	ldmdbne	r4, {r0, r1, r2, r3, r4, sl, fp, ip}
 800a5c0:	1f1f08e0 	svcne	0x001f08e0
 800a5c4:	e3080f07 	movw	r0, #36615	; 0x8f07
 800a5c8:	1f1f1f1f 	svcne	0x001f1f1f
 800a5cc:	e0100b1a 	ands	r0, r0, sl, lsl fp
 800a5d0:	1f1c1f1f 	svcne	0x001c1f1f
 800a5d4:	e3f41fe0 	mvns	r1, #224, 30	; 0x380
 800a5d8:	0c17141f 	cfldrseq	mvf1, [r7], {31}
 800a5dc:	0a1c1f1f 	beq	8712260 <__flash_sram_init_src_addr+0x703580>
 800a5e0:	e0191f1e 	ands	r1, r9, lr, lsl pc
 800a5e4:	1f1f1f1f 	svcne	0x001f1f1f
 800a5e8:	1f1f1a1f 	svcne	0x001f1a1f
 800a5ec:	1f1f1f1f 	svcne	0x001f1f1f
 800a5f0:	1f1f1f1f 	svcne	0x001f1f1f
 800a5f4:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800a5f8:	1f1f1f1f 	svcne	0x001f1f1f
 800a5fc:	1f1f1f1f 	svcne	0x001f1f1f
 800a600:	1f1f1f1f 	svcne	0x001f1f1f
 800a604:	1c1f1f1f 	ldcne	15, cr1, [pc], {31}
 800a608:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800a60c:	1f1f1f1f 	svcne	0x001f1f1f
 800a610:	1f1f1f1f 	svcne	0x001f1f1f
 800a614:	1f1f1f1f 	svcne	0x001f1f1f
 800a618:	1f1f1f1f 	svcne	0x001f1f1f
 800a61c:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800a620:	1f1f1f1f 	svcne	0x001f1f1f
 800a624:	1f1f1f1f 	svcne	0x001f1f1f
 800a628:	1f1f1f1f 	svcne	0x001f1f1f
 800a62c:	1f1f1f1f 	svcne	0x001f1f1f
 800a630:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800a634:	1f1f1f1f 	svcne	0x001f1f1f
 800a638:	1f1f1f1f 	svcne	0x001f1f1f
 800a63c:	1fe0f61f 	svcne	0x00e0f61f
 800a640:	e014e0e0 	ands	lr, r4, r0, ror #1
 800a644:	e01b1f16 	ands	r1, fp, r6, lsl pc
 800a648:	e01fe0f8 	ldrsh	lr, [pc], -r8
 800a64c:	f9e01fe0 			; <UNDEFINED> instruction: 0xf9e01fe0
 800a650:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a654:	1f1fe0e0 	svcne	0x001fe0e0
 800a658:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800a65c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a660:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a664:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a668:	1fe0e0e0 	svcne	0x00e0e0e0
 800a66c:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800a670:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a674:	ef08e3e0 	svc	0x0008e3e0
 800a678:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a67c:	1f18fce0 	svcne	0x0018fce0
 800a680:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800a684:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a688:	e0f61fe0 	rscs	r1, r6, r0, ror #31
 800a68c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a690:	1f1f09e6 	svcne	0x001f09e6
 800a694:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800a698:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a69c:	e0ec16e0 	rsc	r1, ip, r0, ror #13
 800a6a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a6a4:	1f0e0ee0 	svcne	0x000e0ee0
 800a6a8:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800a6ac:	e0e0e000 	rsc	lr, r0, r0
 800a6b0:	e0fc1ff4 	ldrsht	r1, [ip], #244	; 0xf4
 800a6b4:	e0fae0e0 	rscs	lr, sl, r0, ror #1
 800a6b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a6bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a6c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a6c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a6c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a6cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a6d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a6d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a6d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a6dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a6e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a6e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a6e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a6ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a6f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a6f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a6f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a6fc:	00000000 	andeq	r0, r0, r0
 800a700:	1f1f1f1f 	svcne	0x001f1f1f
 800a704:	1a1f1f1f 	bne	87d2388 <__flash_sram_init_src_addr+0x7c36a8>
 800a708:	1f1f1f1f 	svcne	0x001f1f1f
 800a70c:	1f1f1f1f 	svcne	0x001f1f1f
 800a710:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800a714:	1f1f1f1f 	svcne	0x001f1f1f
 800a718:	1f1e1f1f 	svcne	0x001e1f1f
 800a71c:	1f1f10fa 	svcne	0x001f10fa
 800a720:	19101ff8 	ldmdbne	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 800a724:	e00f1f1f 	and	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800a728:	1f1f1ff2 	svcne	0x001f1ff2
 800a72c:	e01f1f1a 	ands	r1, pc, sl, lsl pc	; <UNPREDICTABLE>
 800a730:	161f1f1e 	sadd16ne	r1, pc, lr	; <UNPREDICTABLE>
 800a734:	ea1f1f1f 	b	87d23b8 <__flash_sram_init_src_addr+0x7c36d8>
 800a738:	e016111d 	ands	r1, r6, sp, lsl r1
 800a73c:	0b1fe018 	bleq	88027a4 <__flash_sram_init_src_addr+0x7f3ac4>
 800a740:	1fe0131f 	svcne	0x00e0131f
 800a744:	1a1f1f0c 	bne	87d237c <__flash_sram_init_src_addr+0x7c369c>
 800a748:	16f6141f 	usatne	r1, #22, pc, lsl #8	; <UNPREDICTABLE>
 800a74c:	e0f2f2e0 	rscs	pc, r2, r0, ror #5
 800a750:	1e000a1f 			; <UNDEFINED> instruction: 0x1e000a1f
 800a754:	19e0fd05 	stmibne	r0!, {r0, r2, r8, sl, fp, ip, sp, lr, pc}^
 800a758:	01ea0308 	mvneq	r0, r8, lsl #6
 800a75c:	e3e0e004 	mvn	lr, #4
 800a760:	e0fce3e0 	rscs	lr, ip, r0, ror #7
 800a764:	1ffe09fa 	svcne	0x00fe09fa
 800a768:	e016e003 	ands	lr, r6, r3
 800a76c:	f9e0e0e0 			; <UNDEFINED> instruction: 0xf9e0e0e0
 800a770:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a774:	e0e0fde3 	rsc	pc, r0, r3, ror #27
 800a778:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a77c:	e0f4e0e0 	rscs	lr, r4, r0, ror #1
 800a780:	e0e0e0e3 	rsc	lr, r0, r3, ror #1
 800a784:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a788:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a78c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a790:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a794:	e0e0f6e0 	rsc	pc, r0, r0, ror #13
 800a798:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a79c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a7a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a7a4:	e0e0e0ea 	rsc	lr, r0, sl, ror #1
 800a7a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a7ac:	14f2e0e0 	ldrbtne	lr, [r2], #224	; 0xe0
 800a7b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a7b4:	e0e0e01f 	rsc	lr, r0, pc, lsl r0
 800a7b8:	ece01fe0 	stcl	15, cr1, [r0], #896	; 0x380
 800a7bc:	00e3e0e0 	rsceq	lr, r3, r0, ror #1
 800a7c0:	1ae31707 	bne	78d03e4 <__flash_size+0x78503e4>
 800a7c4:	e0f4e005 	rscs	lr, r4, r5
 800a7c8:	e00810e3 	and	r1, r8, r3, ror #1
 800a7cc:	15e00cec 	strbne	r0, [r0, #3308]!	; 0xcec
 800a7d0:	0fe30de3 	svceq	0x00e30de3
 800a7d4:	f0091fe0 			; <UNDEFINED> instruction: 0xf0091fe0
 800a7d8:	e0e3f803 	rsc	pc, r3, r3, lsl #16
 800a7dc:	1f1f1f1f 	svcne	0x001f1f1f
 800a7e0:	1f1f1f1f 	svcne	0x001f1f1f
 800a7e4:	1f1f1f1f 	svcne	0x001f1f1f
 800a7e8:	050d1f1f 	streq	r1, [sp, #-3871]	; 0xfffff0e1
 800a7ec:	e01f1f0f 	ands	r1, pc, pc, lsl #30
 800a7f0:	1f1f1f1f 	svcne	0x001f1f1f
 800a7f4:	1f1f1f1f 	svcne	0x001f1f1f
 800a7f8:	1f1f1f1f 	svcne	0x001f1f1f
 800a7fc:	e31f1f1f 	tst	pc, #31, 30	; 0x7c
 800a800:	e01f1b0f 	ands	r1, pc, pc, lsl #22
 800a804:	1f1f1f1f 	svcne	0x001f1f1f
 800a808:	1f1f1f1f 	svcne	0x001f1f1f
 800a80c:	1f1f1f1f 	svcne	0x001f1f1f
 800a810:	e00a1f1f 	and	r1, sl, pc, lsl pc
 800a814:	e01f0619 	ands	r0, pc, r9, lsl r6	; <UNPREDICTABLE>
 800a818:	1f1f151f 	svcne	0x001f151f
 800a81c:	1f1f1f1f 	svcne	0x001f1f1f
 800a820:	1f191a1f 	svcne	0x00191a1f
 800a824:	ece01f1b 	stcl	15, cr1, [r0], #108	; 0x6c
 800a828:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800a82c:	1f151410 	svcne	0x00151410
 800a830:	1b0b1f0e 	blne	82d2470 <__flash_sram_init_src_addr+0x2c3790>
 800a834:	e0e3e0f8 	strd	lr, [r3], #8	; <UNPREDICTABLE>
 800a838:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a83c:	e0e01ff9 	strd	r1, [r0], #249	; 0xf9	; <UNPREDICTABLE>
 800a840:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a844:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a848:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a84c:	1f1fe0e0 	svcne	0x001fe0e0
 800a850:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800a854:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a858:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a85c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a860:	1f1fe0e0 	svcne	0x001fe0e0
 800a864:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800a868:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a86c:	e0f6e0e0 	rscs	lr, r6, r0, ror #1
 800a870:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a874:	1f1fe0e0 	svcne	0x001fe0e0
 800a878:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800a87c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a880:	e0e0e000 	rsc	lr, r0, r0
 800a884:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a888:	1f1eeae0 	svcne	0x001eeae0
 800a88c:	e01e171f 	ands	r1, lr, pc, lsl r7
 800a890:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a894:	e006e0ea 	and	lr, r6, sl, ror #1
 800a898:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a89c:	1f1fe0e0 	svcne	0x001fe0e0
 800a8a0:	e0e0f6ef 	rsc	pc, r0, pc, ror #13
 800a8a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a8a8:	e0e0e0f9 	strd	lr, [r0], #9	; <UNPREDICTABLE>
 800a8ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a8b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a8b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a8b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a8bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a8c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a8c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a8c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a8cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a8d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a8d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a8d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a8dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a8e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a8e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a8e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a8ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a8f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800a8f4:	00000000 	andeq	r0, r0, r0
 800a8f8:	1f1f1f1f 	svcne	0x001f1f1f
 800a8fc:	1f1f1f1f 	svcne	0x001f1f1f
 800a900:	1f1f1f1f 	svcne	0x001f1f1f
 800a904:	1f1f1f1f 	svcne	0x001f1f1f
 800a908:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800a90c:	1f1f1f1f 	svcne	0x001f1f1f
 800a910:	1f1f1f1f 	svcne	0x001f1f1f
 800a914:	1f1f1f1f 	svcne	0x001f1f1f
 800a918:	1f1f1f1f 	svcne	0x001f1f1f
 800a91c:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800a920:	1f1f1f1f 	svcne	0x001f1f1f
 800a924:	1f1d1f1f 	svcne	0x001d1f1f
 800a928:	1f1f1f1f 	svcne	0x001f1f1f
 800a92c:	1f1f1f1f 	svcne	0x001f1f1f
 800a930:	e0e01f18 	rsc	r1, r0, r8, lsl pc
 800a934:	1f1f1f16 	svcne	0x001f1f16
 800a938:	1f1f1f1f 	svcne	0x001f1f1f
 800a93c:	1f1f1f1f 	svcne	0x001f1f1f
 800a940:	121f1f1f 	andsne	r1, pc, #31, 30	; 0x7c
 800a944:	e0e01f0d 	rsc	r1, r0, sp, lsl #30
 800a948:	1f1f1f1f 	svcne	0x001f1f1f
 800a94c:	1f1f1f1f 	svcne	0x001f1f1f
 800a950:	151a1f00 	ldrne	r1, [sl, #-3840]	; 0xfffff100
 800a954:	1f0dfa1f 	svcne	0x000dfa1f
 800a958:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800a95c:	1f1f181f 	svcne	0x001f181f
 800a960:	0f1f051f 	svceq	0x001f051f
 800a964:	1f1209fc 	svcne	0x001209fc
 800a968:	f40019e3 	vst2.<illegal width 64>	{d1,d3}, [r0 :128], r3
 800a96c:	e0e01d17 	rsc	r1, r0, r7, lsl sp
 800a970:	e0140ee0 	ands	r0, r4, r0, ror #29
 800a974:	f0e6f4e0 			; <UNDEFINED> instruction: 0xf0e6f4e0
 800a978:	e0ff1303 	rscs	r1, pc, r3, lsl #6
 800a97c:	fae3eae0 	blx	7905504 <__flash_size+0x7885504>
 800a980:	e0e0f800 	rsc	pc, r0, r0, lsl #16
 800a984:	e0f60de0 	rscs	r0, r6, r0, ror #27
 800a988:	17e3e0e0 	strbne	lr, [r3, r0, ror #1]!
 800a98c:	e0fef0ec 	rscs	pc, lr, ip, ror #1
 800a990:	11eae0e0 	mvnne	lr, r0, ror #1
 800a994:	e0e000f4 	strd	r0, [r0], #4	; <UNPREDICTABLE>
 800a998:	fe1a121b 	mrc2	2, 0, r1, cr10, cr11, {0}
 800a99c:	1e1f011f 	mrcne	1, 0, r0, cr15, cr15, {0}
 800a9a0:	0d13f814 	ldceq	8, cr15, [r3, #-80]	; 0xffffffb0
 800a9a4:	041c1f18 	ldreq	r1, [ip], #-3864	; 0xfffff0e8
 800a9a8:	e0e0ffef 	rsc	pc, r0, pc, ror #31
 800a9ac:	e019141c 	ands	r1, r9, ip, lsl r4
 800a9b0:	071f1f08 	ldreq	r1, [pc, -r8, lsl #30]
 800a9b4:	1fe3080f 	svcne	0x00e3080f
 800a9b8:	1a1f1f1f 	bne	87d263c <__flash_sram_init_src_addr+0x7c395c>
 800a9bc:	e0e0100b 	rsc	r1, r0, fp
 800a9c0:	e01f1c1f 	ands	r1, pc, pc, lsl ip	; <UNPREDICTABLE>
 800a9c4:	1fe3f41f 	svcne	0x00e3f41f
 800a9c8:	1f0c1714 	svcne	0x000c1714
 800a9cc:	1e0a1c1f 	mcrne	12, 0, r1, cr10, cr15, {0}
 800a9d0:	e0e0191f 	rsc	r1, r0, pc, lsl r9
 800a9d4:	1f1f1f1f 	svcne	0x001f1f1f
 800a9d8:	1f1f1f1a 	svcne	0x001f1f1a
 800a9dc:	1f1f1f1f 	svcne	0x001f1f1f
 800a9e0:	1f1f1f1f 	svcne	0x001f1f1f
 800a9e4:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800a9e8:	1f1f1f1f 	svcne	0x001f1f1f
 800a9ec:	1f1f1f1f 	svcne	0x001f1f1f
 800a9f0:	1f1f1f1f 	svcne	0x001f1f1f
 800a9f4:	1f1c1f1f 	svcne	0x001c1f1f
 800a9f8:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800a9fc:	1f1f1f1f 	svcne	0x001f1f1f
 800aa00:	1f1f1f1f 	svcne	0x001f1f1f
 800aa04:	1f1f1f1f 	svcne	0x001f1f1f
 800aa08:	1f1f1f1f 	svcne	0x001f1f1f
 800aa0c:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800aa10:	1f1f1f1f 	svcne	0x001f1f1f
 800aa14:	1f1f1f1f 	svcne	0x001f1f1f
 800aa18:	1f1f1f1f 	svcne	0x001f1f1f
 800aa1c:	1f1f1f1f 	svcne	0x001f1f1f
 800aa20:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800aa24:	1f1f1f1f 	svcne	0x001f1f1f
 800aa28:	1f1f1f1f 	svcne	0x001f1f1f
 800aa2c:	e01fe0f6 	ldrsh	lr, [pc], -r6
 800aa30:	16e014e0 	strbtne	r1, [r0], r0, ror #9
 800aa34:	e0e01b1f 	rsc	r1, r0, pc, lsl fp
 800aa38:	e0e01fe0 	rsc	r1, r0, r0, ror #31
 800aa3c:	e0f9e01f 	rscs	lr, r9, pc, lsl r0
 800aa40:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aa44:	1f1f1fe0 	svcne	0x001f1fe0
 800aa48:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800aa4c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aa50:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aa54:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aa58:	1f1fe0e0 	svcne	0x001fe0e0
 800aa5c:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800aa60:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aa64:	e0ef08e3 	rsc	r0, pc, r3, ror #17
 800aa68:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aa6c:	1f1f18fc 	svcne	0x001f18fc
 800aa70:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800aa74:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aa78:	e0e0f61f 	rsc	pc, r0, pc, lsl r6	; <UNPREDICTABLE>
 800aa7c:	e6e0e0e0 	strbt	lr, [r0], r0, ror #1
 800aa80:	1f1f1f09 	svcne	0x001f1f09
 800aa84:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800aa88:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aa8c:	e0e0ec16 	rsc	lr, r0, r6, lsl ip
 800aa90:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aa94:	1f1f0e0e 	svcne	0x001f0e0e
 800aa98:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800aa9c:	f4e0e0e0 	vld1.8	{d30[7]}, [r0], r0
 800aaa0:	e0e0fc1f 	rsc	pc, r0, pc, lsl ip	; <UNPREDICTABLE>
 800aaa4:	e0e0fae0 	rsc	pc, r0, r0, ror #21
 800aaa8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aaac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aab0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aab4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aab8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aabc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aac0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aac4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aac8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aacc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aad0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aad4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aad8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aadc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aae0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aae4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aae8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aaec:	00000000 	andeq	r0, r0, r0
 800aaf0:	18e0e0e0 	stmiane	r0!, {r5, r6, r7, sp, lr, pc}^
 800aaf4:	1f1f1f1f 	svcne	0x001f1f1f
 800aaf8:	1f1f1f1b 	svcne	0x001f1f1b
 800aafc:	1f0f1f1f 	svcne	0x000f1f1f
 800ab00:	1f1f1f1f 	svcne	0x001f1f1f
 800ab04:	f0fee0e0 			; <UNDEFINED> instruction: 0xf0fee0e0
 800ab08:	1f1f1fe0 	svcne	0x001f1fe0
 800ab0c:	1f031f1f 	svcne	0x00031f1f
 800ab10:	1f191f11 	svcne	0x00191f11
 800ab14:	1ffff2fc 	svcne	0x00fff2fc
 800ab18:	18e0e0e0 	stmiane	r0!, {r5, r6, r7, sp, lr, pc}^
 800ab1c:	091fe0fc 	ldmdbeq	pc, {r2, r3, r4, r5, r6, r7, sp, lr, pc}	; <UNPREDICTABLE>
 800ab20:	1f1f1f1f 	svcne	0x001f1f1f
 800ab24:	1f0a1910 	svcne	0x000a1910
 800ab28:	04ea1f1f 	strbteq	r1, [sl], #3871	; 0xf1f
 800ab2c:	f8e0e0e0 			; <UNDEFINED> instruction: 0xf8e0e0e0
 800ab30:	fa1f001f 	blx	87cabb4 <__flash_sram_init_src_addr+0x7bbed4>
 800ab34:	f4e0f0f6 	vld1.8			; <UNDEFINED> instruction: 0xf4e0f0f6
 800ab38:	1f081e12 	svcne	0x00081e12
 800ab3c:	06e0e0e0 	strbteq	lr, [r0], r0, ror #1
 800ab40:	f0eae0e0 			; <UNDEFINED> instruction: 0xf0eae0e0
 800ab44:	ef1fe01f 	svc	0x001fe01f
 800ab48:	e0e0140b 	rsc	r1, r0, fp, lsl #8
 800ab4c:	fdfde0e0 	ldc2l	0, cr14, [sp, #896]!	; 0x380
 800ab50:	f0e0e0e0 			; <UNDEFINED> instruction: 0xf0e0e0e0
 800ab54:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ab58:	f9e6e31d 			; <UNDEFINED> instruction: 0xf9e6e31d
 800ab5c:	e0e0e001 	rsc	lr, r0, r1
 800ab60:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ab64:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ab68:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ab6c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ab70:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ab74:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ab78:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ab7c:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 800ab80:	15e0e0f4 	strbne	lr, [r0, #244]!	; 0xf4
 800ab84:	e6e0e0e0 	strbt	lr, [r0], r0, ror #1
 800ab88:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ab8c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ab90:	e00ce0e0 	and	lr, ip, r0, ror #1
 800ab94:	e0f2e0e0 	rscs	lr, r2, r0, ror #1
 800ab98:	0b08e0e3 	bleq	8242f2c <__flash_sram_init_src_addr+0x23424c>
 800ab9c:	fde3e0e0 	stc2l	0, cr14, [r3, #896]!	; 0x380
 800aba0:	ea1fe0fa 	b	8802f90 <__flash_sram_init_src_addr+0x7f42b0>
 800aba4:	f005e0e0 			; <UNDEFINED> instruction: 0xf005e0e0
 800aba8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800abac:	e0e0eae0 	rsc	lr, r0, r0, ror #21
 800abb0:	19e3e0e0 	stmibne	r3!, {r5, r6, r7, sp, lr, pc}^
 800abb4:	06effc1a 	usateq	pc, #15, sl, lsl #24	; <UNPREDICTABLE>
 800abb8:	1f1fe0e0 	svcne	0x001fe0e0
 800abbc:	1f1f1f1f 	svcne	0x001f1f1f
 800abc0:	1f1f1f16 	svcne	0x001f1f16
 800abc4:	1f1f1f1f 	svcne	0x001f1f1f
 800abc8:	fde0e31f 	stc2l	3, cr14, [r0, #124]!	; 0x7c
 800abcc:	1f1fe0e0 	svcne	0x001fe0e0
 800abd0:	1f1f1f1f 	svcne	0x001f1f1f
 800abd4:	1f1f1f1f 	svcne	0x001f1f1f
 800abd8:	1f1f1f1f 	svcne	0x001f1f1f
 800abdc:	faea0f1f 	blx	7a8e860 <__flash_size+0x7a0e860>
 800abe0:	1f1fe0e0 	svcne	0x001fe0e0
 800abe4:	1f1f1f1f 	svcne	0x001f1f1f
 800abe8:	1f1f1f1f 	svcne	0x001f1f1f
 800abec:	1f1f1f1f 	svcne	0x001f1f1f
 800abf0:	1f16f81f 	svcne	0x0016f81f
 800abf4:	1f1fe0e0 	svcne	0x001fe0e0
 800abf8:	1f1f1f07 	svcne	0x001f1f07
 800abfc:	1f1f1f1f 	svcne	0x001f1f1f
 800ac00:	0d131f1f 	ldceq	15, cr1, [r3, #-124]	; 0xffffff84
 800ac04:	1fe0e01f 	svcne	0x00e0e01f
 800ac08:	1f16e0e0 	svcne	0x0016e0e0
 800ac0c:	1f1f1fea 	svcne	0x001f1fea
 800ac10:	e01b1d1f 	ands	r1, fp, pc, lsl sp
 800ac14:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ac18:	eceae0e3 	stcl	0, cr14, [sl], #908	; 0x38c
 800ac1c:	e00ee0e0 	and	lr, lr, r0, ror #1
 800ac20:	1ce0e0f9 	stclne	0, cr14, [r0], #996	; 0x3e4
 800ac24:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ac28:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ac2c:	1f1f1ff6 	svcne	0x001f1ff6
 800ac30:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ac34:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ac38:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ac3c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ac40:	1f1f1fe0 	svcne	0x001f1fe0
 800ac44:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ac48:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ac4c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ac50:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ac54:	1f1f00e0 	svcne	0x001f00e0
 800ac58:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ac5c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ac60:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ac64:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ac68:	1f1f1fe3 	svcne	0x001f1fe3
 800ac6c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ac70:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ac74:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ac78:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ac7c:	1f1f1fe0 	svcne	0x001f1fe0
 800ac80:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ac84:	1f0100e0 	svcne	0x000100e0
 800ac88:	1f1f060a 	svcne	0x001f060a
 800ac8c:	e0e0e01d 	rsc	lr, r0, sp, lsl r0
 800ac90:	e0e0f8e0 	rsc	pc, r0, r0, ror #17
 800ac94:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ac98:	fde0e0e0 	stc2l	0, cr14, [r0, #896]!	; 0x380
 800ac9c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aca0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aca4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aca8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800acac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800acb0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800acb4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800acb8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800acbc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800acc0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800acc4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800acc8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800accc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800acd0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800acd4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800acd8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800acdc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ace0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ace4:	00000000 	andeq	r0, r0, r0
 800ace8:	1f0c1fe0 	svcne	0x000c1fe0
 800acec:	1f1f1f1f 	svcne	0x001f1f1f
 800acf0:	1f1f1f1f 	svcne	0x001f1f1f
 800acf4:	1f1f1f1f 	svcne	0x001f1f1f
 800acf8:	1f1f1f1f 	svcne	0x001f1f1f
 800acfc:	1f1f1fe0 	svcne	0x001f1fe0
 800ad00:	1f1f1f1f 	svcne	0x001f1f1f
 800ad04:	1f1f1f1f 	svcne	0x001f1f1f
 800ad08:	1f1f1f1f 	svcne	0x001f1f1f
 800ad0c:	1f1f1f1f 	svcne	0x001f1f1f
 800ad10:	1f1f1fe0 	svcne	0x001f1fe0
 800ad14:	1f1f1f0f 	svcne	0x001f1f0f
 800ad18:	1f1f1f1f 	svcne	0x001f1f1f
 800ad1c:	1f1f1f15 	svcne	0x001f1f15
 800ad20:	1b1f1e1f 	blne	87d25a4 <__flash_sram_init_src_addr+0x7c38c4>
 800ad24:	1fff0ae0 	svcne	0x00ff0ae0
 800ad28:	041f1f00 	ldreq	r1, [pc], #-3840	; 800ad30 <INPUT_MATRIX+0x60c0>
 800ad2c:	1f1f1f1f 	svcne	0x001f1f1f
 800ad30:	1f1f1f1f 	svcne	0x001f1f1f
 800ad34:	1ff8fe1f 	svcne	0x00f8fe1f
 800ad38:	1f1fe0e0 	svcne	0x001fe0e0
 800ad3c:	091f1f1d 	ldmdbeq	pc, {r0, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 800ad40:	fa1e1d1f 	blx	87921c4 <__flash_sram_init_src_addr+0x7834e4>
 800ad44:	1f1ffc1f 	svcne	0x001ffc1f
 800ad48:	00120df0 			; <UNDEFINED> instruction: 0x00120df0
 800ad4c:	1f17e0e0 	svcne	0x0017e0e0
 800ad50:	1f1e1f03 	svcne	0x001e1f03
 800ad54:	180d07e0 	stmdane	sp, {r5, r6, r7, r8, r9, sl}
 800ad58:	e0010d06 	and	r0, r1, r6, lsl #26
 800ad5c:	1609f000 	strne	pc, [r9], -r0
 800ad60:	1fe0e0e0 	svcne	0x00e0e0e0
 800ad64:	0af00d08 	beq	7c0e18c <__flash_size+0x7b8e18c>
 800ad68:	e610e0e0 	ldr	lr, [r0], -r0, ror #1
 800ad6c:	f2ea150a 	vabal.s32	<illegal reg q8.5>, d10, d10
 800ad70:	fa08f2e0 	blx	82478f8 <__flash_sram_init_src_addr+0x238c18>
 800ad74:	031fe0e0 	tsteq	pc, #224	; 0xe0
 800ad78:	1ee00a1f 			; <UNDEFINED> instruction: 0x1ee00a1f
 800ad7c:	170dfce0 	strne	pc, [sp, -r0, ror #25]
 800ad80:	e0e016e0 	rsc	r1, r0, r0, ror #13
 800ad84:	fff6e6ea 			; <UNDEFINED> instruction: 0xfff6e6ea
 800ad88:	000803e0 	andeq	r0, r8, r0, ror #7
 800ad8c:	10191fe0 	andsne	r1, r9, r0, ror #31
 800ad90:	0b1f1fef 	bleq	87d2d54 <__flash_sram_init_src_addr+0x7c4074>
 800ad94:	1f1f150e 	svcne	0x001f150e
 800ad98:	f91e1f1f 			; <UNDEFINED> instruction: 0xf91e1f1f
 800ad9c:	1f1f1fe0 	svcne	0x001f1fe0
 800ada0:	1fe0f2e0 	svcne	0x00e0f2e0
 800ada4:	ff1b1f1c 			; <UNDEFINED> instruction: 0xff1b1f1c
 800ada8:	1f1ffe1c 	svcne	0x001ffe1c
 800adac:	19191f1f 	ldmdbne	r9, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}
 800adb0:	1f1f1fe0 	svcne	0x001f1fe0
 800adb4:	1e1f1f1f 	mrcne	15, 0, r1, cr15, cr15, {0}
 800adb8:	1f1f1f1f 	svcne	0x001f1f1f
 800adbc:	1f1f1f1f 	svcne	0x001f1f1f
 800adc0:	1f0d1f1f 	svcne	0x000d1f1f
 800adc4:	1f1f1fe0 	svcne	0x001f1fe0
 800adc8:	1f1f1f1f 	svcne	0x001f1f1f
 800adcc:	1f1f1f1f 	svcne	0x001f1f1f
 800add0:	1f1f1f1f 	svcne	0x001f1f1f
 800add4:	1f1e191f 	svcne	0x001e191f
 800add8:	1f1f1fe0 	svcne	0x001f1fe0
 800addc:	1f1f1f1f 	svcne	0x001f1f1f
 800ade0:	1f1f1f1f 	svcne	0x001f1f1f
 800ade4:	1f1f1f1f 	svcne	0x001f1f1f
 800ade8:	1f1f1f1f 	svcne	0x001f1f1f
 800adec:	1f1f1fe0 	svcne	0x001f1fe0
 800adf0:	1f1f1f1f 	svcne	0x001f1f1f
 800adf4:	1f1f1f1f 	svcne	0x001f1f1f
 800adf8:	1f1f1f1f 	svcne	0x001f1f1f
 800adfc:	1f1f131f 	svcne	0x001f131f
 800ae00:	1f1f1fe0 	svcne	0x001f1fe0
 800ae04:	1f1f1f1f 	svcne	0x001f1f1f
 800ae08:	f2181f1f 	vrecps.f16	d1, d8, d15
 800ae0c:	1cf41ff6 	ldclne	15, cr1, [r4], #984	; 0x3d8
 800ae10:	1f1508ef 	svcne	0x001508ef
 800ae14:	1ff81fe0 	svcne	0x00f81fe0
 800ae18:	1ffae00c 	svcne	0x00fae00c
 800ae1c:	e0f20de0 	rscs	r0, r2, r0, ror #27
 800ae20:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ae24:	1f1f1f1f 	svcne	0x001f1f1f
 800ae28:	e0e01ee0 	rsc	r1, r0, r0, ror #29
 800ae2c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ae30:	e0e0fae0 	rsc	pc, r0, r0, ror #21
 800ae34:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ae38:	1f1f1f1f 	svcne	0x001f1f1f
 800ae3c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ae40:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ae44:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ae48:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ae4c:	1f1f1f1f 	svcne	0x001f1f1f
 800ae50:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ae54:	12e0e0e0 	rscne	lr, r0, #224	; 0xe0
 800ae58:	e0e0ea00 	rsc	lr, r0, r0, lsl #20
 800ae5c:	1013e0e0 	andsne	lr, r3, r0, ror #1
 800ae60:	1f1f1f1f 	svcne	0x001f1f1f
 800ae64:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ae68:	efe0e0e0 	svc	0x00e0e0e0
 800ae6c:	e0e0e000 	rsc	lr, r0, r0
 800ae70:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 800ae74:	1f1f1f1f 	svcne	0x001f1f1f
 800ae78:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ae7c:	1f1f1ffc 	svcne	0x001f1ffc
 800ae80:	1f1f1f1f 	svcne	0x001f1f1f
 800ae84:	01e0e019 	mvneq	lr, r9, lsl r0
 800ae88:	f0e01fe0 			; <UNDEFINED> instruction: 0xf0e01fe0
 800ae8c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ae90:	1ee0e0e0 	cdpne	0, 14, cr14, cr0, cr0, {7}
 800ae94:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ae98:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ae9c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aea0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aea4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aea8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aeac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aeb0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aeb4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aeb8:	f8e0e0e0 			; <UNDEFINED> instruction: 0xf8e0e0e0
 800aebc:	e0e0e0e6 	rsc	lr, r0, r6, ror #1
 800aec0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aec4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aec8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aecc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aed0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aed4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aed8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800aedc:	00000000 	andeq	r0, r0, r0
 800aee0:	1f18e0e0 	svcne	0x0018e0e0
 800aee4:	1b1f1f1f 	blne	87d2b68 <__flash_sram_init_src_addr+0x7c3e88>
 800aee8:	1f1f1f1f 	svcne	0x001f1f1f
 800aeec:	1f1f0f1f 	svcne	0x001f0f1f
 800aef0:	1f1f1f1f 	svcne	0x001f1f1f
 800aef4:	e0f0fee0 	rscs	pc, r0, r0, ror #29
 800aef8:	1f1f1f1f 	svcne	0x001f1f1f
 800aefc:	111f031f 	tstne	pc, pc, lsl r3	; <UNPREDICTABLE>
 800af00:	fc1f191f 	ldc2	9, cr1, [pc], {31}	; <UNPREDICTABLE>
 800af04:	081ffff2 	ldmdaeq	pc, {r1, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
 800af08:	fc18e0e0 	ldc2	0, cr14, [r8], {224}	; 0xe0
 800af0c:	1f091fe0 	svcne	0x00091fe0
 800af10:	101f1f1f 	andsne	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800af14:	1f1f0a19 	svcne	0x001f0a19
 800af18:	1004ea1f 	andne	lr, r4, pc, lsl sl
 800af1c:	1ff8e0e0 	svcne	0x00f8e0e0
 800af20:	f6fa1f00 			; <UNDEFINED> instruction: 0xf6fa1f00
 800af24:	12f4e0f0 	rscsne	lr, r4, #240	; 0xf0
 800af28:	e01f081e 	ands	r0, pc, lr, lsl r8	; <UNPREDICTABLE>
 800af2c:	f806e0e0 			; <UNDEFINED> instruction: 0xf806e0e0
 800af30:	1ff0eae0 	svcne	0x00f0eae0
 800af34:	0bef1fe0 	bleq	7bd2ebc <__flash_size+0x7b52ebc>
 800af38:	e0e0e014 	rsc	lr, r0, r4, lsl r0
 800af3c:	e0fdfde0 	rscs	pc, sp, r0, ror #27
 800af40:	e0f0e0e0 	rscs	lr, r0, r0, ror #1
 800af44:	1de0e0e0 	stclne	0, cr14, [r0, #896]!	; 0x380
 800af48:	01f9e6e3 	mvnseq	lr, r3, ror #13
 800af4c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800af50:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800af54:	e6e0e0e0 	strbt	lr, [r0], r0, ror #1
 800af58:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800af5c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800af60:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800af64:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800af68:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800af6c:	f4e3e0e0 	vld1.8	{d30[7]}, [r3], r0
 800af70:	e015e0e0 	ands	lr, r5, r0, ror #1
 800af74:	e0e6e0e0 	rsc	lr, r6, r0, ror #1
 800af78:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800af7c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800af80:	e0e00ce0 	rsc	r0, r0, r0, ror #25
 800af84:	e3e0f2e0 	mvn	pc, #224, 4
 800af88:	e00b08e0 	and	r0, fp, r0, ror #17
 800af8c:	fafde3e0 	blx	7f83f14 <__flash_size+0x7f03f14>
 800af90:	e6ea1fe0 	strbt	r1, [sl], r0, ror #31
 800af94:	e0f005e0 	rscs	r0, r0, r0, ror #11
 800af98:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800af9c:	e0e0e0ea 	rsc	lr, r0, sl, ror #1
 800afa0:	1a19e3e0 	bne	8683f28 <__flash_sram_init_src_addr+0x675248>
 800afa4:	f206effc 	vrecps.f32	q7, q11, q14
 800afa8:	1f1f1fe0 	svcne	0x001f1fe0
 800afac:	161f1f1f 	sadd16ne	r1, pc, pc	; <UNPREDICTABLE>
 800afb0:	1f1f1f1f 	svcne	0x001f1f1f
 800afb4:	1f1f1f1f 	svcne	0x001f1f1f
 800afb8:	0dfde0e3 	ldcleq	0, cr14, [sp, #908]!	; 0x38c
 800afbc:	1f1f1fe0 	svcne	0x001f1fe0
 800afc0:	1f1f1f1f 	svcne	0x001f1f1f
 800afc4:	1f1f1f1f 	svcne	0x001f1f1f
 800afc8:	1f1f1f1f 	svcne	0x001f1f1f
 800afcc:	1ffaea0f 	svcne	0x00faea0f
 800afd0:	1f1f1fe0 	svcne	0x001f1fe0
 800afd4:	1f1f1f1f 	svcne	0x001f1f1f
 800afd8:	1f1f1f1f 	svcne	0x001f1f1f
 800afdc:	1f1f1f1f 	svcne	0x001f1f1f
 800afe0:	1f1f16f8 	svcne	0x001f16f8
 800afe4:	071f1fe0 	ldreq	r1, [pc, -r0, ror #31]
 800afe8:	1f1f1f1f 	svcne	0x001f1f1f
 800afec:	1f1f1f1f 	svcne	0x001f1f1f
 800aff0:	1f0d131f 	svcne	0x000d131f
 800aff4:	0c1fe0e0 	ldceq	0, cr14, [pc], {224}	; 0xe0
 800aff8:	ea1f16e0 	b	87d0b80 <__flash_sram_init_src_addr+0x7c1ea0>
 800affc:	1f1f1f1f 	svcne	0x001f1f1f
 800b000:	e0e01b1d 	rsc	r1, r0, sp, lsl fp
 800b004:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 800b008:	f4eceae0 	vld3.32			; <UNDEFINED> instruction: 0xf4eceae0
 800b00c:	f9e00ee0 			; <UNDEFINED> instruction: 0xf9e00ee0
 800b010:	e01ce0e0 	ands	lr, ip, r0, ror #1
 800b014:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b018:	f6e0e0e0 			; <UNDEFINED> instruction: 0xf6e0e0e0
 800b01c:	1f1f1f1f 	svcne	0x001f1f1f
 800b020:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b024:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b028:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b02c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b030:	1f1f1f1f 	svcne	0x001f1f1f
 800b034:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b038:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b03c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b040:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b044:	1f1f1f00 	svcne	0x001f1f00
 800b048:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b04c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b050:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b054:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 800b058:	1f1f1f1f 	svcne	0x001f1f1f
 800b05c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b060:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b064:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b068:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b06c:	1f1f1f1f 	svcne	0x001f1f1f
 800b070:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b074:	0a1f0100 	beq	87cb47c <__flash_sram_init_src_addr+0x7bc79c>
 800b078:	1d1f1f06 	ldcne	15, cr1, [pc, #-24]	; 800b068 <INPUT_MATRIX+0x63f8>
 800b07c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b080:	e0e0e0f8 	strd	lr, [r0], #8	; <UNPREDICTABLE>
 800b084:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b088:	e0fde0e0 	rscs	lr, sp, r0, ror #1
 800b08c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b090:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b094:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b098:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b09c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b0a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b0a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b0a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b0ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b0b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b0b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b0b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b0bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b0c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b0c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b0c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b0cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b0d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b0d4:	00000000 	andeq	r0, r0, r0
 800b0d8:	1f1f0c1f 	svcne	0x001f0c1f
 800b0dc:	1f1f1f1f 	svcne	0x001f1f1f
 800b0e0:	1f1f1f1f 	svcne	0x001f1f1f
 800b0e4:	1f1f1f1f 	svcne	0x001f1f1f
 800b0e8:	1f1f1f1f 	svcne	0x001f1f1f
 800b0ec:	1f1f1f1f 	svcne	0x001f1f1f
 800b0f0:	1f1f1f1f 	svcne	0x001f1f1f
 800b0f4:	1f1f1f1f 	svcne	0x001f1f1f
 800b0f8:	1f1f1f1f 	svcne	0x001f1f1f
 800b0fc:	1f1f1f1f 	svcne	0x001f1f1f
 800b100:	0f1f1f1f 	svceq	0x001f1f1f
 800b104:	1f1f1f1f 	svcne	0x001f1f1f
 800b108:	151f1f1f 	ldrne	r1, [pc, #-3871]	; 800a1f1 <INPUT_MATRIX+0x5581>
 800b10c:	1f1f1f1f 	svcne	0x001f1f1f
 800b110:	141b1f1e 	ldrne	r1, [fp], #-3870	; 0xfffff0e2
 800b114:	001fff0a 	andseq	pc, pc, sl, lsl #30
 800b118:	1f041f1f 	svcne	0x00041f1f
 800b11c:	1f1f1f1f 	svcne	0x001f1f1f
 800b120:	1f1f1f1f 	svcne	0x001f1f1f
 800b124:	0e1ff8fe 	mrceq	8, 0, APSR_nzcv, cr15, cr14, {7}
 800b128:	1d1f1fe0 	ldcne	15, cr1, [pc, #-896]	; 800adb0 <INPUT_MATRIX+0x6140>
 800b12c:	1f091f1f 	svcne	0x00091f1f
 800b130:	1ffa1e1d 	svcne	0x00fa1e1d
 800b134:	f01f1ffc 			; <UNDEFINED> instruction: 0xf01f1ffc
 800b138:	0400120d 	streq	r1, [r0], #-525	; 0xfffffdf3
 800b13c:	031f17e0 	tsteq	pc, #224, 14	; 0x3800000
 800b140:	e01f1e1f 	ands	r1, pc, pc, lsl lr	; <UNPREDICTABLE>
 800b144:	06180d07 	ldreq	r0, [r8], -r7, lsl #26
 800b148:	00e0010d 	rsceq	r0, r0, sp, lsl #2
 800b14c:	0b1609f0 	bleq	858d914 <__flash_sram_init_src_addr+0x57ec34>
 800b150:	081fe0e0 	ldmdaeq	pc, {r5, r6, r7, sp, lr, pc}	; <UNPREDICTABLE>
 800b154:	e00af00d 	and	pc, sl, sp
 800b158:	0ae610e0 	beq	798f4e0 <__flash_size+0x790f4e0>
 800b15c:	e0f2ea15 	rscs	lr, r2, r5, lsl sl
 800b160:	16fa08f2 			; <UNDEFINED> instruction: 0x16fa08f2
 800b164:	1f031fe0 	svcne	0x00031fe0
 800b168:	e01ee00a 	ands	lr, lr, sl
 800b16c:	e0170dfc 			; <UNDEFINED> instruction: 0xe0170dfc
 800b170:	eae0e016 	b	78431d0 <__flash_size+0x77c31d0>
 800b174:	0bfff6e6 	bleq	8008d14 <INPUT_MATRIX+0x40a4>
 800b178:	e0000803 	and	r0, r0, r3, lsl #16
 800b17c:	ef10191f 	svc	0x0010191f
 800b180:	0e0b1f1f 	mcreq	15, 0, r1, cr11, cr15, {0}
 800b184:	1f1f1f15 	svcne	0x001f1f15
 800b188:	12f91e1f 	rscsne	r1, r9, #496	; 0x1f0
 800b18c:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800b190:	1c1fe0f2 	ldcne	0, cr14, [pc], {242}	; 0xf2
 800b194:	1cff1b1f 	fldmiaxne	pc!, {d17-d31}	;@ Deprecated
 800b198:	1f1f1ffe 	svcne	0x001f1ffe
 800b19c:	1319191f 	tstne	r9, #507904	; 0x7c000
 800b1a0:	1f1f1f1f 	svcne	0x001f1f1f
 800b1a4:	1f1e1f1f 	svcne	0x001e1f1f
 800b1a8:	1f1f1f1f 	svcne	0x001f1f1f
 800b1ac:	1f1f1f1f 	svcne	0x001f1f1f
 800b1b0:	1f1f0d1f 	svcne	0x001f0d1f
 800b1b4:	1f1f1f1f 	svcne	0x001f1f1f
 800b1b8:	1f1f1f1f 	svcne	0x001f1f1f
 800b1bc:	1f1f1f1f 	svcne	0x001f1f1f
 800b1c0:	1f1f1f1f 	svcne	0x001f1f1f
 800b1c4:	1f1f1e19 	svcne	0x001f1e19
 800b1c8:	1f1f1f1f 	svcne	0x001f1f1f
 800b1cc:	1f1f1f1f 	svcne	0x001f1f1f
 800b1d0:	1f1f1f1f 	svcne	0x001f1f1f
 800b1d4:	1f1f1f1f 	svcne	0x001f1f1f
 800b1d8:	1f1f1f1f 	svcne	0x001f1f1f
 800b1dc:	1f1f1f1f 	svcne	0x001f1f1f
 800b1e0:	1f1f1f1f 	svcne	0x001f1f1f
 800b1e4:	1f1f1f1f 	svcne	0x001f1f1f
 800b1e8:	1f1f1f1f 	svcne	0x001f1f1f
 800b1ec:	1f1f1f13 	svcne	0x001f1f13
 800b1f0:	1f1f1f1f 	svcne	0x001f1f1f
 800b1f4:	1f1f1f1f 	svcne	0x001f1f1f
 800b1f8:	f6f2181f 			; <UNDEFINED> instruction: 0xf6f2181f
 800b1fc:	ef1cf41f 	svc	0x001cf41f
 800b200:	1f1f1508 	svcne	0x001f1508
 800b204:	0c1ff81f 	ldceq	8, cr15, [pc], {31}
 800b208:	e01ffae0 	ands	pc, pc, r0, ror #21
 800b20c:	e0e0f20d 	rsc	pc, r0, sp, lsl #4
 800b210:	1fe0e0e0 	svcne	0x00e0e0e0
 800b214:	1f1f1f1f 	svcne	0x001f1f1f
 800b218:	e0e0e01e 	rsc	lr, r0, lr, lsl r0
 800b21c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b220:	e0e0e0fa 	strd	lr, [r0], #10	; <UNPREDICTABLE>
 800b224:	1fe0e0e0 	svcne	0x00e0e0e0
 800b228:	1f1f1f1f 	svcne	0x001f1f1f
 800b22c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b230:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b234:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b238:	1fe0e0e0 	svcne	0x00e0e0e0
 800b23c:	1f1f1f1f 	svcne	0x001f1f1f
 800b240:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b244:	0012e0e0 	andseq	lr, r2, r0, ror #1
 800b248:	e0e0e0ea 	rsc	lr, r0, sl, ror #1
 800b24c:	1f1013e0 	svcne	0x001013e0
 800b250:	1f1f1f1f 	svcne	0x001f1f1f
 800b254:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b258:	00efe0e0 	rsceq	lr, pc, r0, ror #1
 800b25c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b260:	1fe3e0e0 	svcne	0x00e3e0e0
 800b264:	1f1f1f1f 	svcne	0x001f1f1f
 800b268:	fce0e0e0 	stc2l	0, cr14, [r0], #896	; 0x380
 800b26c:	1f1f1f1f 	svcne	0x001f1f1f
 800b270:	191f1f1f 	ldmdbne	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 800b274:	e001e0e0 	and	lr, r1, r0, ror #1
 800b278:	e0f0e01f 	rscs	lr, r0, pc, lsl r0
 800b27c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b280:	e01ee0e0 	ands	lr, lr, r0, ror #1
 800b284:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b288:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b28c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b290:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b294:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b298:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b29c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b2a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b2a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b2a8:	e6f8e0e0 	ldrbt	lr, [r8], r0, ror #1
 800b2ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b2b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b2b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b2b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b2bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b2c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b2c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b2c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b2cc:	00000000 	andeq	r0, r0, r0
 800b2d0:	1f1f18e0 	svcne	0x001f18e0
 800b2d4:	1f1b1f1f 	svcne	0x001b1f1f
 800b2d8:	1f1f1f1f 	svcne	0x001f1f1f
 800b2dc:	1f1f1f0f 	svcne	0x001f1f0f
 800b2e0:	1f1f1f1f 	svcne	0x001f1f1f
 800b2e4:	1fe0f0fe 	svcne	0x00e0f0fe
 800b2e8:	1f1f1f1f 	svcne	0x001f1f1f
 800b2ec:	1f111f03 	svcne	0x00111f03
 800b2f0:	f2fc1f19 	vcvt.s32.f32	d17, d9, #4
 800b2f4:	16081fff 			; <UNDEFINED> instruction: 0x16081fff
 800b2f8:	e0fc18e0 	rscs	r1, ip, r0, ror #17
 800b2fc:	1f1f091f 	svcne	0x001f091f
 800b300:	19101f1f 	ldmdbne	r0, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}
 800b304:	1f1f1f0a 	svcne	0x001f1f0a
 800b308:	031004ea 	tsteq	r0, #-369098752	; 0xea000000
 800b30c:	001ff8e0 	andseq	pc, pc, r0, ror #17
 800b310:	f0f6fa1f 			; <UNDEFINED> instruction: 0xf0f6fa1f
 800b314:	1e12f4e0 	cdpne	4, 1, cr15, cr2, cr0, {7}
 800b318:	e0e01f08 	rsc	r1, r0, r8, lsl #30
 800b31c:	e0f806e0 	rscs	r0, r8, r0, ror #13
 800b320:	e01ff0ea 	ands	pc, pc, sl, ror #1
 800b324:	140bef1f 	strne	lr, [fp], #-3871	; 0xfffff0e1
 800b328:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b32c:	e0e0fdfd 	strd	pc, [r0], #221	; 0xdd	; <UNPREDICTABLE>
 800b330:	e3e0f0e0 	mvn	pc, #224	; 0xe0
 800b334:	e31de0e0 	tst	sp, #224	; 0xe0
 800b338:	e001f9e6 	and	pc, r1, r6, ror #19
 800b33c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b340:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b344:	e0e6e0e0 	rsc	lr, r6, r0, ror #1
 800b348:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b34c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b350:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b354:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b358:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b35c:	e0f4e3e0 	rscs	lr, r4, r0, ror #7
 800b360:	e0e015e0 	rsc	r1, r0, r0, ror #11
 800b364:	e0e0e6e0 	rsc	lr, r0, r0, ror #13
 800b368:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b36c:	e6e0e0e0 	strbt	lr, [r0], r0, ror #1
 800b370:	e0e0e00c 	rsc	lr, r0, ip
 800b374:	e0e3e0f2 	strd	lr, [r3], #2	; <UNPREDICTABLE>
 800b378:	e0e00b08 	rsc	r0, r0, r8, lsl #22
 800b37c:	e0fafde3 	rscs	pc, sl, r3, ror #27
 800b380:	e0e6ea1f 	rsc	lr, r6, pc, lsl sl
 800b384:	e0e0f005 	rsc	pc, r0, r5
 800b388:	eae0e0e0 	b	7843710 <__flash_size+0x77c3710>
 800b38c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b390:	fc1a19e3 	ldc2	9, cr1, [sl], {227}	; 0xe3	; <UNPREDICTABLE>
 800b394:	f9f206ef 			; <UNDEFINED> instruction: 0xf9f206ef
 800b398:	1f1f1f1f 	svcne	0x001f1f1f
 800b39c:	1f161f1f 	svcne	0x00161f1f
 800b3a0:	1f1f1f1f 	svcne	0x001f1f1f
 800b3a4:	e31f1f1f 	tst	pc, #31, 30	; 0x7c
 800b3a8:	1f0dfde0 	svcne	0x000dfde0
 800b3ac:	1f1f1f1f 	svcne	0x001f1f1f
 800b3b0:	1f1f1f1f 	svcne	0x001f1f1f
 800b3b4:	1f1f1f1f 	svcne	0x001f1f1f
 800b3b8:	0f1f1f1f 	svceq	0x001f1f1f
 800b3bc:	1f1ffaea 	svcne	0x001ffaea
 800b3c0:	1f1f1f1f 	svcne	0x001f1f1f
 800b3c4:	1f1f1f1f 	svcne	0x001f1f1f
 800b3c8:	1f1f1f1f 	svcne	0x001f1f1f
 800b3cc:	f81f1f1f 			; <UNDEFINED> instruction: 0xf81f1f1f
 800b3d0:	1f1f1f16 	svcne	0x001f1f16
 800b3d4:	1f071f1f 	svcne	0x00071f1f
 800b3d8:	1f1f1f1f 	svcne	0x001f1f1f
 800b3dc:	1f1f1f1f 	svcne	0x001f1f1f
 800b3e0:	e01f0d13 	ands	r0, pc, r3, lsl sp	; <UNPREDICTABLE>
 800b3e4:	1f0c1fe0 	svcne	0x000c1fe0
 800b3e8:	1fea1f16 	svcne	0x00ea1f16
 800b3ec:	1d1f1f1f 	ldcne	15, cr1, [pc, #-124]	; 800b378 <INPUT_MATRIX+0x6708>
 800b3f0:	e0e0e01b 	rsc	lr, r0, fp, lsl r0
 800b3f4:	e0e3e0e0 	rsc	lr, r3, r0, ror #1
 800b3f8:	f0f4ecea 			; <UNDEFINED> instruction: 0xf0f4ecea
 800b3fc:	e0f9e00e 	rscs	lr, r9, lr
 800b400:	e0e01ce0 	rsc	r1, r0, r0, ror #25
 800b404:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b408:	1ff6e0e0 	svcne	0x00f6e0e0
 800b40c:	1f1f1f1f 	svcne	0x001f1f1f
 800b410:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b414:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b418:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b41c:	1fe0e0e0 	svcne	0x00e0e0e0
 800b420:	1f1f1f1f 	svcne	0x001f1f1f
 800b424:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b428:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b42c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b430:	00e0e0e0 	rsceq	lr, r0, r0, ror #1
 800b434:	1f1f1f1f 	svcne	0x001f1f1f
 800b438:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b43c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b440:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b444:	1fe3e0e0 	svcne	0x00e3e0e0
 800b448:	1f1f1f1f 	svcne	0x001f1f1f
 800b44c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b450:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b454:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b458:	1fe0e0e0 	svcne	0x00e0e0e0
 800b45c:	f81f1f1f 			; <UNDEFINED> instruction: 0xf81f1f1f
 800b460:	00e0e0e0 	rsceq	lr, r0, r0, ror #1
 800b464:	060a1f01 	streq	r1, [sl], -r1, lsl #30
 800b468:	e01d1f1f 	ands	r1, sp, pc, lsl pc
 800b46c:	f8e0e0e0 			; <UNDEFINED> instruction: 0xf8e0e0e0
 800b470:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b474:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b478:	e0e0fde0 	rsc	pc, r0, r0, ror #27
 800b47c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b480:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b484:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b488:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b48c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b490:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b494:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b498:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b49c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b4a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b4a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b4a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b4ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b4b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b4b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b4b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b4bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b4c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b4c4:	00000000 	andeq	r0, r0, r0
 800b4c8:	1f1f1f0c 	svcne	0x001f1f0c
 800b4cc:	1f1f1f1f 	svcne	0x001f1f1f
 800b4d0:	1f1f1f1f 	svcne	0x001f1f1f
 800b4d4:	1f1f1f1f 	svcne	0x001f1f1f
 800b4d8:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800b4dc:	1f1f1f1f 	svcne	0x001f1f1f
 800b4e0:	1f1f1f1f 	svcne	0x001f1f1f
 800b4e4:	1f1f1f1f 	svcne	0x001f1f1f
 800b4e8:	1f1f1f1f 	svcne	0x001f1f1f
 800b4ec:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800b4f0:	1f0f1f1f 	svcne	0x000f1f1f
 800b4f4:	1f1f1f1f 	svcne	0x001f1f1f
 800b4f8:	1f151f1f 	svcne	0x00151f1f
 800b4fc:	1e1f1f1f 	mrcne	15, 0, r1, cr15, cr15, {0}
 800b500:	e0141b1f 	ands	r1, r4, pc, lsl fp
 800b504:	1f001fff 	svcne	0x00001fff
 800b508:	1f1f041f 	svcne	0x001f041f
 800b50c:	1f1f1f1f 	svcne	0x001f1f1f
 800b510:	fe1f1f1f 	mrc2	15, 0, r1, cr15, cr15, {0}
 800b514:	e00e1ff8 	strd	r1, [lr], -r8
 800b518:	1f1d1f1f 	svcne	0x001d1f1f
 800b51c:	1d1f091f 	vldrne.16	s0, [pc, #-62]	; 800b4e6 <INPUT_MATRIX+0x6876>	; <UNPREDICTABLE>
 800b520:	fc1ffa1e 	ldc2	10, cr15, [pc], {30}	; <UNPREDICTABLE>
 800b524:	0df01f1f 	ldcleq	15, cr1, [r0, #124]!	; 0x7c
 800b528:	e0040012 	and	r0, r4, r2, lsl r0
 800b52c:	1f031f17 	svcne	0x00031f17
 800b530:	07e01f1e 			; <UNDEFINED> instruction: 0x07e01f1e
 800b534:	0d06180d 	stceq	8, cr1, [r6, #-52]	; 0xffffffcc
 800b538:	f000e001 			; <UNDEFINED> instruction: 0xf000e001
 800b53c:	e00b1609 	and	r1, fp, r9, lsl #12
 800b540:	0d081fe0 	stceq	15, cr1, [r8, #-896]	; 0xfffffc80
 800b544:	e0e00af0 	strd	r0, [r0], #160	; 0xa0	; <UNPREDICTABLE>
 800b548:	150ae610 	strne	lr, [sl, #-1552]	; 0xfffff9f0
 800b54c:	f2e0f2ea 	vmlal.s32	<illegal reg q15.5>, d16, d10[1]
 800b550:	e016fa08 	ands	pc, r6, r8, lsl #20
 800b554:	0a1f031f 	beq	87cc1d8 <__flash_sram_init_src_addr+0x7bd4f8>
 800b558:	fce01ee0 	stc2l	14, cr1, [r0], #896	; 0x380
 800b55c:	16e0170d 	strbtne	r1, [r0], sp, lsl #14
 800b560:	e6eae0e0 	strbt	lr, [sl], r0, ror #1
 800b564:	e00bfff6 	strd	pc, [fp], -r6
 800b568:	1fe00008 	svcne	0x00e00008
 800b56c:	1fef1019 	svcne	0x00ef1019
 800b570:	150e0b1f 	strne	r0, [lr, #-2847]	; 0xfffff4e1
 800b574:	1f1f1f1f 	svcne	0x001f1f1f
 800b578:	e012f91e 	ands	pc, r2, lr, lsl r9	; <UNPREDICTABLE>
 800b57c:	f2e01f1f 	vcvt.s32.f32	d17, d15, #32
 800b580:	1f1c1fe0 	svcne	0x001c1fe0
 800b584:	fe1cff1b 	mrc2	15, 0, pc, cr12, cr11, {0}
 800b588:	1f1f1f1f 	svcne	0x001f1f1f
 800b58c:	e0131919 	ands	r1, r3, r9, lsl r9
 800b590:	1f1f1f1f 	svcne	0x001f1f1f
 800b594:	1f1f1e1f 	svcne	0x001f1e1f
 800b598:	1f1f1f1f 	svcne	0x001f1f1f
 800b59c:	1f1f1f1f 	svcne	0x001f1f1f
 800b5a0:	e01f1f0d 	ands	r1, pc, sp, lsl #30
 800b5a4:	1f1f1f1f 	svcne	0x001f1f1f
 800b5a8:	1f1f1f1f 	svcne	0x001f1f1f
 800b5ac:	1f1f1f1f 	svcne	0x001f1f1f
 800b5b0:	191f1f1f 	ldmdbne	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 800b5b4:	e01f1f1e 	ands	r1, pc, lr, lsl pc	; <UNPREDICTABLE>
 800b5b8:	1f1f1f1f 	svcne	0x001f1f1f
 800b5bc:	1f1f1f1f 	svcne	0x001f1f1f
 800b5c0:	1f1f1f1f 	svcne	0x001f1f1f
 800b5c4:	1f1f1f1f 	svcne	0x001f1f1f
 800b5c8:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800b5cc:	1f1f1f1f 	svcne	0x001f1f1f
 800b5d0:	1f1f1f1f 	svcne	0x001f1f1f
 800b5d4:	1f1f1f1f 	svcne	0x001f1f1f
 800b5d8:	131f1f1f 	tstne	pc, #31, 30	; 0x7c
 800b5dc:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800b5e0:	1f1f1f1f 	svcne	0x001f1f1f
 800b5e4:	1f1f1f1f 	svcne	0x001f1f1f
 800b5e8:	1ff6f218 	svcne	0x00f6f218
 800b5ec:	08ef1cf4 	stmiaeq	pc!, {r2, r4, r5, r6, r7, sl, fp, ip}^	; <UNPREDICTABLE>
 800b5f0:	e01f1f15 	ands	r1, pc, r5, lsl pc	; <UNPREDICTABLE>
 800b5f4:	e00c1ff8 	strd	r1, [ip], -r8
 800b5f8:	0de01ffa 	stcleq	15, cr1, [r0, #1000]!	; 0x3e8
 800b5fc:	e0e0e0f2 	strd	lr, [r0], #2	; <UNPREDICTABLE>
 800b600:	1f1fe0e0 	svcne	0x001fe0e0
 800b604:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800b608:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b60c:	fae0e0e0 	blx	7843994 <__flash_size+0x77c3994>
 800b610:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b614:	1f1fe0e0 	svcne	0x001fe0e0
 800b618:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800b61c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b620:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b624:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b628:	1f1fe0e0 	svcne	0x001fe0e0
 800b62c:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800b630:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b634:	ea0012e0 	b	80101bc <__flash_sram_init_src_addr+0x14dc>
 800b638:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b63c:	1f1f1013 	svcne	0x001f1013
 800b640:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800b644:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b648:	e000efe0 	and	lr, r0, r0, ror #31
 800b64c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b650:	1f1fe3e0 	svcne	0x001fe3e0
 800b654:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800b658:	1ffce0e0 	svcne	0x00fce0e0
 800b65c:	1f1f1f1f 	svcne	0x001f1f1f
 800b660:	e0191f1f 	ands	r1, r9, pc, lsl pc
 800b664:	1fe001e0 	svcne	0x00e001e0
 800b668:	e0e0f0e0 	rsc	pc, r0, r0, ror #1
 800b66c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b670:	e0e01ee0 	rsc	r1, r0, r0, ror #29
 800b674:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b678:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b67c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b680:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b684:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b688:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b68c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b690:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b694:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b698:	e0e6f8e0 	rsc	pc, r6, r0, ror #17
 800b69c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b6a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b6a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b6a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b6ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b6b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b6b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b6b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b6bc:	00000000 	andeq	r0, r0, r0
 800b6c0:	1f1f1f18 	svcne	0x001f1f18
 800b6c4:	1f1f1b1f 	svcne	0x001f1b1f
 800b6c8:	0f1f1f1f 	svceq	0x001f1f1f
 800b6cc:	1f1f1f1f 	svcne	0x001f1f1f
 800b6d0:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800b6d4:	1f1fe0f0 	svcne	0x001fe0f0
 800b6d8:	031f1f1f 	tsteq	pc, #31, 30	; 0x7c
 800b6dc:	191f111f 	ldmdbne	pc, {r0, r1, r2, r3, r4, r8, ip}	; <UNPREDICTABLE>
 800b6e0:	fff2fc1f 			; <UNDEFINED> instruction: 0xfff2fc1f
 800b6e4:	e016081f 	ands	r0, r6, pc, lsl r8
 800b6e8:	1fe0fc18 	svcne	0x00e0fc18
 800b6ec:	1f1f1f09 	svcne	0x001f1f09
 800b6f0:	0a19101f 	beq	864f774 <__flash_sram_init_src_addr+0x640a94>
 800b6f4:	ea1f1f1f 	b	87d3378 <__flash_sram_init_src_addr+0x7c4698>
 800b6f8:	e0031004 	and	r1, r3, r4
 800b6fc:	1f001ff8 	svcne	0x00001ff8
 800b700:	e0f0f6fa 	ldrsht	pc, [r0], #106	; 0x6a	; <UNPREDICTABLE>
 800b704:	081e12f4 	ldmdaeq	lr, {r2, r4, r5, r6, r7, r9, ip}
 800b708:	e0e0e01f 	rsc	lr, r0, pc, lsl r0
 800b70c:	e0e0f806 	rsc	pc, r0, r6, lsl #16
 800b710:	1fe01ff0 	svcne	0x00e01ff0
 800b714:	e0140bef 	ands	r0, r4, pc, ror #23
 800b718:	fde0e0e0 	stc2l	0, cr14, [r0, #896]!	; 0x380
 800b71c:	e0e0e0fd 	strd	lr, [r0], #13	; <UNPREDICTABLE>
 800b720:	e0e3e0f0 	strd	lr, [r3], #0	; <UNPREDICTABLE>
 800b724:	e6e31de0 	strbt	r1, [r3], r0, ror #27
 800b728:	e0e001f9 	strd	r0, [r0], #25	; <UNPREDICTABLE>
 800b72c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b730:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b734:	e0e0e6e0 	rsc	lr, r0, r0, ror #13
 800b738:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b73c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b740:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b744:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b748:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b74c:	e0e0f4e3 	rsc	pc, r0, r3, ror #9
 800b750:	e0e0e015 	rsc	lr, r0, r5, lsl r0
 800b754:	e0e0e0e6 	rsc	lr, r0, r6, ror #1
 800b758:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b75c:	e0e6e0e0 	rsc	lr, r6, r0, ror #1
 800b760:	f2e0e0e0 	vmla.i32	d30, d16, d0[1]
 800b764:	08e0e3e0 	stmiaeq	r0!, {r5, r6, r7, r8, r9, sp, lr, pc}^
 800b768:	e3e0e00b 	mvn	lr, #11
 800b76c:	1fe0fafd 	svcne	0x00e0fafd
 800b770:	e0e0e6ea 	rsc	lr, r0, sl, ror #13
 800b774:	e0e0e0f0 	strd	lr, [r0], #0	; <UNPREDICTABLE>
 800b778:	e0eae0e0 	rsc	lr, sl, r0, ror #1
 800b77c:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 800b780:	effc1a19 	svc	0x00fc1a19
 800b784:	e0f9f206 	rscs	pc, r9, r6, lsl #4
 800b788:	1f1f1f1f 	svcne	0x001f1f1f
 800b78c:	1f1f161f 	svcne	0x001f161f
 800b790:	1f1f1f1f 	svcne	0x001f1f1f
 800b794:	e0e31f1f 	rsc	r1, r3, pc, lsl pc
 800b798:	e01f0dfd 			; <UNDEFINED> instruction: 0xe01f0dfd
 800b79c:	1f1f1f1f 	svcne	0x001f1f1f
 800b7a0:	1f1f1f1f 	svcne	0x001f1f1f
 800b7a4:	1f1f1f1f 	svcne	0x001f1f1f
 800b7a8:	ea0f1f1f 	b	83d342c <__flash_sram_init_src_addr+0x3c474c>
 800b7ac:	e01f1ffa 			; <UNDEFINED> instruction: 0xe01f1ffa
 800b7b0:	1f1f1f1f 	svcne	0x001f1f1f
 800b7b4:	1f1f1f1f 	svcne	0x001f1f1f
 800b7b8:	1f1f1f1f 	svcne	0x001f1f1f
 800b7bc:	16f81f1f 	usatne	r1, #24, pc, lsl #30	; <UNPREDICTABLE>
 800b7c0:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800b7c4:	1f1f071f 	svcne	0x001f071f
 800b7c8:	1f1f1f1f 	svcne	0x001f1f1f
 800b7cc:	131f1f1f 	tstne	pc, #31, 30	; 0x7c
 800b7d0:	e0e01f0d 	rsc	r1, r0, sp, lsl #30
 800b7d4:	e01f0c1f 	ands	r0, pc, pc, lsl ip	; <UNPREDICTABLE>
 800b7d8:	1f1fea1f 	svcne	0x001fea1f
 800b7dc:	1b1d1f1f 	blne	8753460 <__flash_sram_init_src_addr+0x744780>
 800b7e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b7e4:	eae0e3e0 	b	784476c <__flash_size+0x77c476c>
 800b7e8:	e0f0f4ec 	rscs	pc, r0, ip, ror #9
 800b7ec:	e0e0f9e0 	rsc	pc, r0, r0, ror #19
 800b7f0:	e0e0e01c 	rsc	lr, r0, ip, lsl r0
 800b7f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b7f8:	1f1ff6e0 	svcne	0x001ff6e0
 800b7fc:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800b800:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b804:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b808:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b80c:	1f1fe0e0 	svcne	0x001fe0e0
 800b810:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800b814:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b818:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b81c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b820:	1f00e0e0 	svcne	0x0000e0e0
 800b824:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800b828:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b82c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b830:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b834:	1f1fe3e0 	svcne	0x001fe3e0
 800b838:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800b83c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b840:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b844:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b848:	1f1fe0e0 	svcne	0x001fe0e0
 800b84c:	e0f81f1f 	rscs	r1, r8, pc, lsl pc
 800b850:	0100e0e0 	smlatteq	r0, r0, r0, lr
 800b854:	1f060a1f 	svcne	0x00060a1f
 800b858:	e0e01d1f 	rsc	r1, r0, pc, lsl sp
 800b85c:	e0f8e0e0 	rscs	lr, r8, r0, ror #1
 800b860:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b864:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b868:	e0e0e0fd 	strd	lr, [r0], #13	; <UNPREDICTABLE>
 800b86c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b870:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b874:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b878:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b87c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b880:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b884:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b888:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b88c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b890:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b894:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b898:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b89c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b8a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b8a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b8a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b8ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b8b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b8b4:	00000000 	andeq	r0, r0, r0
 800b8b8:	1f1f1f1f 	svcne	0x001f1f1f
 800b8bc:	1f1f1f1f 	svcne	0x001f1f1f
 800b8c0:	1f1f1f1f 	svcne	0x001f1f1f
 800b8c4:	1f1f1f1f 	svcne	0x001f1f1f
 800b8c8:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800b8cc:	1f1f1f1f 	svcne	0x001f1f1f
 800b8d0:	1f1f1f1f 	svcne	0x001f1f1f
 800b8d4:	1f1f1f1f 	svcne	0x001f1f1f
 800b8d8:	1f1f1f1f 	svcne	0x001f1f1f
 800b8dc:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800b8e0:	1f1f0f1f 	svcne	0x001f0f1f
 800b8e4:	1f1f1f1f 	svcne	0x001f1f1f
 800b8e8:	1f1f151f 	svcne	0x001f151f
 800b8ec:	1f1e1f1f 	svcne	0x001e1f1f
 800b8f0:	e0e0141b 	rsc	r1, r0, fp, lsl r4
 800b8f4:	1f1f001f 	svcne	0x001f001f
 800b8f8:	1f1f1f04 	svcne	0x001f1f04
 800b8fc:	1f1f1f1f 	svcne	0x001f1f1f
 800b900:	f8fe1f1f 			; <UNDEFINED> instruction: 0xf8fe1f1f
 800b904:	e0e00e1f 	rsc	r0, r0, pc, lsl lr
 800b908:	1f1f1d1f 	svcne	0x001f1d1f
 800b90c:	1e1d1f09 	cdpne	15, 1, cr1, cr13, cr9, {0}
 800b910:	1ffc1ffa 	svcne	0x00fc1ffa
 800b914:	120df01f 	andne	pc, sp, #31
 800b918:	e0e00400 	rsc	r0, r0, r0, lsl #8
 800b91c:	1e1f031f 	mrcne	3, 0, r0, cr15, cr15, {0}
 800b920:	0d07e01f 	stceq	0, cr14, [r7, #-124]	; 0xffffff84
 800b924:	010d0618 	tsteq	sp, r8, lsl r6
 800b928:	09f000e0 	ldmibeq	r0!, {r5, r6, r7}^
 800b92c:	e0e00b16 	rsc	r0, r0, r6, lsl fp
 800b930:	f00d081f 			; <UNDEFINED> instruction: 0xf00d081f
 800b934:	10e0e00a 	rscne	lr, r0, sl
 800b938:	ea150ae6 	b	854e4d8 <__flash_sram_init_src_addr+0x53f7f8>
 800b93c:	08f2e0f2 	ldmeq	r2!, {r1, r4, r5, r6, r7, sp, lr, pc}^
 800b940:	e0e016fa 	strd	r1, [r0], #106	; 0x6a	; <UNPREDICTABLE>
 800b944:	e00a1f03 	and	r1, sl, r3, lsl #30
 800b948:	0dfce01e 	ldcleq	0, cr14, [ip, #120]!	; 0x78
 800b94c:	e016e017 	ands	lr, r6, r7, lsl r0
 800b950:	f6e6eae0 			; <UNDEFINED> instruction: 0xf6e6eae0
 800b954:	e0e00bff 	strd	r0, [r0], #191	; 0xbf	; <UNPREDICTABLE>
 800b958:	191fe000 	ldmdbne	pc, {sp, lr, pc}	; <UNPREDICTABLE>
 800b95c:	1f1fef10 	svcne	0x001fef10
 800b960:	1f150e0b 	svcne	0x00150e0b
 800b964:	1e1f1f1f 	mrcne	15, 0, r1, cr15, cr15, {0}
 800b968:	e0e012f9 	strd	r1, [r0], #41	; 0x29	; <UNPREDICTABLE>
 800b96c:	e0f2e01f 	rscs	lr, r2, pc, lsl r0
 800b970:	1b1f1c1f 	blne	87d29f4 <__flash_sram_init_src_addr+0x7c3d14>
 800b974:	1ffe1cff 	svcne	0x00fe1cff
 800b978:	191f1f1f 	ldmdbne	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 800b97c:	e0e01319 	rsc	r1, r0, r9, lsl r3
 800b980:	1f1f1f1f 	svcne	0x001f1f1f
 800b984:	1f1f1f1e 	svcne	0x001f1f1e
 800b988:	1f1f1f1f 	svcne	0x001f1f1f
 800b98c:	0d1f1f1f 	ldceq	15, cr1, [pc, #-124]	; 800b918 <INPUT_MATRIX+0x6ca8>
 800b990:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800b994:	1f1f1f1f 	svcne	0x001f1f1f
 800b998:	1f1f1f1f 	svcne	0x001f1f1f
 800b99c:	1f1f1f1f 	svcne	0x001f1f1f
 800b9a0:	1e191f1f 	mrcne	15, 0, r1, cr9, cr15, {0}
 800b9a4:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800b9a8:	1f1f1f1f 	svcne	0x001f1f1f
 800b9ac:	1f1f1f1f 	svcne	0x001f1f1f
 800b9b0:	1f1f1f1f 	svcne	0x001f1f1f
 800b9b4:	1f1f1f1f 	svcne	0x001f1f1f
 800b9b8:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800b9bc:	1f1f1f1f 	svcne	0x001f1f1f
 800b9c0:	1f1f1f1f 	svcne	0x001f1f1f
 800b9c4:	1f1f1f1f 	svcne	0x001f1f1f
 800b9c8:	1f131f1f 	svcne	0x00131f1f
 800b9cc:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800b9d0:	1f1f1f1f 	svcne	0x001f1f1f
 800b9d4:	181f1f1f 	ldmdane	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 800b9d8:	f41ff6f2 	pldw	[pc], #-1778	; 800b9e0 <INPUT_MATRIX+0x6d70>
 800b9dc:	1508ef1c 	strne	lr, [r8, #-3868]	; 0xfffff0e4
 800b9e0:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800b9e4:	fae00c1f 	blx	780ea68 <__flash_size+0x778ea68>
 800b9e8:	f20de01f 	vqadd.s8	d14, d13, d15
 800b9ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b9f0:	1f1f1fe0 	svcne	0x001f1fe0
 800b9f4:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800b9f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800b9fc:	e0fae0e0 	rscs	lr, sl, r0, ror #1
 800ba00:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ba04:	1f1f1fe0 	svcne	0x001f1fe0
 800ba08:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800ba0c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ba10:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ba14:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ba18:	1f1f1fe0 	svcne	0x001f1fe0
 800ba1c:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800ba20:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ba24:	e0ea0012 	rsc	r0, sl, r2, lsl r0
 800ba28:	13e0e0e0 	mvnne	lr, #224	; 0xe0
 800ba2c:	1f1f1f10 	svcne	0x001f1f10
 800ba30:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800ba34:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ba38:	e0e000ef 	rsc	r0, r0, pc, ror #1
 800ba3c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ba40:	1f1f1fe3 	svcne	0x001f1fe3
 800ba44:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800ba48:	1f1ffce0 	svcne	0x001ffce0
 800ba4c:	1f1f1f1f 	svcne	0x001f1f1f
 800ba50:	e0e0191f 	rsc	r1, r0, pc, lsl r9
 800ba54:	e01fe001 	ands	lr, pc, r1
 800ba58:	e0e0e0f0 	strd	lr, [r0], #0	; <UNPREDICTABLE>
 800ba5c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ba60:	e0e0e01e 	rsc	lr, r0, lr, lsl r0
 800ba64:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ba68:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ba6c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ba70:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ba74:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ba78:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ba7c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ba80:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ba84:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ba88:	e0e0e6f8 	strd	lr, [r0], #104	; 0x68	; <UNPREDICTABLE>
 800ba8c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ba90:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ba94:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ba98:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ba9c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800baa0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800baa4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800baa8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800baac:	00000000 	andeq	r0, r0, r0
 800bab0:	1f1fe0e0 	svcne	0x001fe0e0
 800bab4:	1f1f1f1f 	svcne	0x001f1f1f
 800bab8:	fa1f1e1f 	blx	87d333c <__flash_sram_init_src_addr+0x7c465c>
 800babc:	f81f1f10 			; <UNDEFINED> instruction: 0xf81f1f10
 800bac0:	1f19101f 	svcne	0x0019101f
 800bac4:	f2e0e0e0 	vmla.i32	d30, d16, d0[1]
 800bac8:	1a1f1f1f 	bne	87d374c <__flash_sram_init_src_addr+0x7c4a6c>
 800bacc:	1ee01f1f 	mcrne	15, 7, r1, cr0, cr15, {0}
 800bad0:	1f161f1f 	svcne	0x00161f1f
 800bad4:	1dea1f1f 	stclne	15, cr1, [sl, #124]!	; 0x7c
 800bad8:	18e0e0e0 	stmiane	r0!, {r5, r6, r7, sp, lr, pc}^
 800badc:	1f0b1fe0 	svcne	0x000b1fe0
 800bae0:	0c1fe013 	ldceq	0, cr14, [pc], {19}
 800bae4:	1f1a1f1f 	svcne	0x001a1f1f
 800bae8:	e016f614 	ands	pc, r6, r4, lsl r6	; <UNPREDICTABLE>
 800baec:	1ff0e0e0 	svcne	0x00f0e0e0
 800baf0:	051e000a 	ldreq	r0, [lr, #-10]
 800baf4:	0819e0fd 	ldmdaeq	r9, {r0, r2, r3, r4, r5, r6, r7, sp, lr, pc}
 800baf8:	0401ea03 	streq	lr, [r1], #-2563	; 0xfffff5fd
 800bafc:	e0e3e0e0 	rsc	lr, r3, r0, ror #1
 800bb00:	fa01e0e0 	blx	8083e88 <__flash_sram_init_src_addr+0x751a8>
 800bb04:	031ffe09 	tsteq	pc, #9, 28	; 0x90	; <UNPREDICTABLE>
 800bb08:	e0e016e0 	rsc	r1, r0, r0, ror #13
 800bb0c:	e0f9e0e0 	rscs	lr, r9, r0, ror #1
 800bb10:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 800bb14:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bb18:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bb1c:	e3e0f4e0 	mvn	pc, #224, 8	; 0xe0000000
 800bb20:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bb24:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bb28:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bb2c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bb30:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bb34:	e0e0e0f6 	strd	lr, [r0], #6	; <UNPREDICTABLE>
 800bb38:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bb3c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bb40:	eae0e0e0 	b	7843ec8 <__flash_size+0x77c3ec8>
 800bb44:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bb48:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bb4c:	e014f2e0 	ands	pc, r4, r0, ror #5
 800bb50:	1ffae0e0 	svcne	0x00fae0e0
 800bb54:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bb58:	e0ece01f 	rsc	lr, ip, pc, lsl r0
 800bb5c:	0700e3e0 	streq	lr, [r0, -r0, ror #7]
 800bb60:	051ae317 	ldreq	lr, [sl, #-791]	; 0xfffffce9
 800bb64:	e31fe0e0 	tst	pc, #224	; 0xe0
 800bb68:	ece00810 	stcl	8, cr0, [r0], #64	; 0x40
 800bb6c:	e315e00c 	tst	r5, #12
 800bb70:	e00fe30d 	and	lr, pc, sp, lsl #6
 800bb74:	03f0091f 	mvnseq	r0, #507904	; 0x7c000
 800bb78:	1f1fe0e0 	svcne	0x001fe0e0
 800bb7c:	1f1f1f1f 	svcne	0x001f1f1f
 800bb80:	1f1f1f1f 	svcne	0x001f1f1f
 800bb84:	1f1f1f1f 	svcne	0x001f1f1f
 800bb88:	0f050d1f 	svceq	0x00050d1f
 800bb8c:	1f1fe0e0 	svcne	0x001fe0e0
 800bb90:	1f1f1f1f 	svcne	0x001f1f1f
 800bb94:	1f1f1f1f 	svcne	0x001f1f1f
 800bb98:	1f1f1f1f 	svcne	0x001f1f1f
 800bb9c:	0fe31f1f 	svceq	0x00e31f1f
 800bba0:	1f1fe0e0 	svcne	0x001fe0e0
 800bba4:	1f1f1f1f 	svcne	0x001f1f1f
 800bba8:	1f1f1f1f 	svcne	0x001f1f1f
 800bbac:	1f1f1f1f 	svcne	0x001f1f1f
 800bbb0:	19e00a1f 	stmibne	r0!, {r0, r1, r2, r3, r4, r9, fp}^
 800bbb4:	1f1fe0e0 	svcne	0x001fe0e0
 800bbb8:	1f1f1f15 	svcne	0x001f1f15
 800bbbc:	1f1f1f1f 	svcne	0x001f1f1f
 800bbc0:	1b1f191a 	blne	87d2030 <__flash_sram_init_src_addr+0x7c3350>
 800bbc4:	1fece01f 	svcne	0x00ece01f
 800bbc8:	1010e0e0 	andsne	lr, r0, r0, ror #1
 800bbcc:	0e1f1514 	mrceq	5, 0, r1, cr15, cr4, {0}
 800bbd0:	f81b0b1f 			; <UNDEFINED> instruction: 0xf81b0b1f
 800bbd4:	e0e0e3e0 	rsc	lr, r0, r0, ror #7
 800bbd8:	f9e0e0e0 			; <UNDEFINED> instruction: 0xf9e0e0e0
 800bbdc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bbe0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bbe4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bbe8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bbec:	1f1f1fe0 	svcne	0x001f1fe0
 800bbf0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bbf4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bbf8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bbfc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc00:	1f1f1fe0 	svcne	0x001f1fe0
 800bc04:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc08:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc0c:	e0e0f6e0 	rsc	pc, r0, r0, ror #13
 800bc10:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc14:	1f1f1fe0 	svcne	0x001f1fe0
 800bc18:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc1c:	00e0e0e0 	rsceq	lr, r0, r0, ror #1
 800bc20:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc24:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc28:	1f1f1eea 	svcne	0x001f1eea
 800bc2c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc30:	eae0e0e0 	b	7843fb8 <__flash_size+0x77c3fb8>
 800bc34:	e0e006e0 	rsc	r0, r0, r0, ror #13
 800bc38:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc3c:	ef1f1fe0 	svc	0x001f1fe0
 800bc40:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc44:	f9e0e0e0 			; <UNDEFINED> instruction: 0xf9e0e0e0
 800bc48:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc4c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc50:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc54:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc58:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc5c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc60:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc64:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc68:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc6c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc70:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc74:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc78:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc7c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc80:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc84:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc88:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc8c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc90:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc94:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc98:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bc9c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bca0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bca4:	00000000 	andeq	r0, r0, r0
 800bca8:	1f1f1fe0 	svcne	0x001f1fe0
 800bcac:	1f1f1f1f 	svcne	0x001f1f1f
 800bcb0:	1f1f1f1f 	svcne	0x001f1f1f
 800bcb4:	1f1f1f1f 	svcne	0x001f1f1f
 800bcb8:	1f1f1f1f 	svcne	0x001f1f1f
 800bcbc:	1f0d1fe0 	svcne	0x000d1fe0
 800bcc0:	1f1f1f1f 	svcne	0x001f1f1f
 800bcc4:	1f1f1d1f 	svcne	0x001f1d1f
 800bcc8:	1f1f1f1f 	svcne	0x001f1f1f
 800bccc:	181f1f1f 	ldmdane	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 800bcd0:	161f1fe0 	ldrne	r1, [pc], -r0, ror #31
 800bcd4:	1f1f1f1f 	svcne	0x001f1f1f
 800bcd8:	1f1f1f1f 	svcne	0x001f1f1f
 800bcdc:	1f1f1f1f 	svcne	0x001f1f1f
 800bce0:	0d121f1f 	ldceq	15, cr1, [r2, #-124]	; 0xffffff84
 800bce4:	1f1f1fe0 	svcne	0x001f1fe0
 800bce8:	1f1f1f1f 	svcne	0x001f1f1f
 800bcec:	001f1f1f 	andseq	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800bcf0:	1f151a1f 	svcne	0x00151a1f
 800bcf4:	1f1f0dfa 	svcne	0x001f0dfa
 800bcf8:	1f1fe0e0 	svcne	0x001fe0e0
 800bcfc:	1f1f1f18 	svcne	0x001f1f18
 800bd00:	fc0f1f05 	stc2	15, cr1, [pc], {5}
 800bd04:	e31f1209 	tst	pc, #-1879048192	; 0x90000000
 800bd08:	17f40019 			; <UNDEFINED> instruction: 0x17f40019
 800bd0c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bd10:	e0e0140e 	rsc	r1, r0, lr, lsl #8
 800bd14:	03f0e6f4 	mvnseq	lr, #244, 12	; 0xf400000
 800bd18:	e0e0ff13 	rsc	pc, r0, r3, lsl pc	; <UNPREDICTABLE>
 800bd1c:	00fae3ea 	rscseq	lr, sl, sl, ror #7
 800bd20:	e0e3e0e0 	rsc	lr, r3, r0, ror #1
 800bd24:	e0e0f60d 	rsc	pc, r0, sp, lsl #12
 800bd28:	ec17e3e0 	ldc	3, cr14, [r7], {224}	; 0xe0
 800bd2c:	e0e0fef0 	strd	pc, [r0], #224	; 0xe0	; <UNPREDICTABLE>
 800bd30:	f411eae0 			; <UNDEFINED> instruction: 0xf411eae0
 800bd34:	1be0e0e0 	blne	78440bc <__flash_size+0x77c40bc>
 800bd38:	1ffe1a12 	svcne	0x00fe1a12
 800bd3c:	141e1f01 	ldrne	r1, [lr], #-3841	; 0xfffff0ff
 800bd40:	180d13f8 	stmdane	sp, {r3, r4, r5, r6, r7, r8, r9, ip}
 800bd44:	ef041c1f 	svc	0x00041c1f
 800bd48:	1c1f1fe0 	ldcne	15, cr1, [pc], {224}	; 0xe0
 800bd4c:	08e01914 	stmiaeq	r0!, {r2, r4, r8, fp, ip}^
 800bd50:	0f071f1f 	svceq	0x00071f1f
 800bd54:	1f1fe308 	svcne	0x001fe308
 800bd58:	0b1a1f1f 	bleq	86939dc <__flash_sram_init_src_addr+0x684cfc>
 800bd5c:	1f1f1fe0 	svcne	0x001f1fe0
 800bd60:	1fe01f1c 	svcne	0x00e01f1c
 800bd64:	141fe3f4 	ldrne	lr, [pc], #-1012	; 800bd6c <INPUT_MATRIX+0x70fc>
 800bd68:	1f1f0c17 	svcne	0x001f0c17
 800bd6c:	1f1e0a1c 	svcne	0x001e0a1c
 800bd70:	1f1f1fe0 	svcne	0x001f1fe0
 800bd74:	1a1f1f1f 	bne	87d39f8 <__flash_sram_init_src_addr+0x7c4d18>
 800bd78:	1f1f1f1f 	svcne	0x001f1f1f
 800bd7c:	1f1f1f1f 	svcne	0x001f1f1f
 800bd80:	1f1f1f1f 	svcne	0x001f1f1f
 800bd84:	1f1f1fe0 	svcne	0x001f1fe0
 800bd88:	1f1f1f1f 	svcne	0x001f1f1f
 800bd8c:	1f1f1f1f 	svcne	0x001f1f1f
 800bd90:	1f1f1f1f 	svcne	0x001f1f1f
 800bd94:	1f1f1c1f 	svcne	0x001f1c1f
 800bd98:	1f1f1fe0 	svcne	0x001f1fe0
 800bd9c:	1f1f1f1f 	svcne	0x001f1f1f
 800bda0:	1f1f1f1f 	svcne	0x001f1f1f
 800bda4:	1f1f1f1f 	svcne	0x001f1f1f
 800bda8:	1f1f1f1f 	svcne	0x001f1f1f
 800bdac:	1f1f1fe0 	svcne	0x001f1fe0
 800bdb0:	1f1f1f1f 	svcne	0x001f1f1f
 800bdb4:	1f1f1f1f 	svcne	0x001f1f1f
 800bdb8:	1f1f1f1f 	svcne	0x001f1f1f
 800bdbc:	1f1f1f1f 	svcne	0x001f1f1f
 800bdc0:	1f1f1fe0 	svcne	0x001f1fe0
 800bdc4:	1f1f1f1f 	svcne	0x001f1f1f
 800bdc8:	f61f1f1f 			; <UNDEFINED> instruction: 0xf61f1f1f
 800bdcc:	e0e01fe0 	rsc	r1, r0, r0, ror #31
 800bdd0:	1f16e014 	svcne	0x0016e014
 800bdd4:	e0f81fe0 	rscs	r1, r8, r0, ror #31
 800bdd8:	1fe0e01f 	svcne	0x00e0e01f
 800bddc:	e0e0f9e0 	rsc	pc, r0, r0, ror #19
 800bde0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bde4:	1f1f1f1f 	svcne	0x001f1f1f
 800bde8:	e0e0f4e0 	rsc	pc, r0, r0, ror #9
 800bdec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bdf0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bdf4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bdf8:	1f1f1fe0 	svcne	0x001f1fe0
 800bdfc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be00:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 800be04:	e0e0ef08 	rsc	lr, r0, r8, lsl #30
 800be08:	fce0e0e0 	stc2l	0, cr14, [r0], #896	; 0x380
 800be0c:	1f1f1f18 	svcne	0x001f1f18
 800be10:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be14:	1fe0e0e0 	svcne	0x00e0e0e0
 800be18:	e0e0e0f6 	strd	lr, [r0], #6	; <UNPREDICTABLE>
 800be1c:	09e6e0e0 	stmibeq	r6!, {r5, r6, r7, sp, lr, pc}^
 800be20:	1f1f1f1f 	svcne	0x001f1f1f
 800be24:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be28:	16e0e0e0 	strbtne	lr, [r0], r0, ror #1
 800be2c:	e0e0e0ec 	rsc	lr, r0, ip, ror #1
 800be30:	0ee0e0e0 	cdpeq	0, 14, cr14, cr0, cr0, {7}
 800be34:	1f1f1f0e 	svcne	0x001f1f0e
 800be38:	e000e0e0 	and	lr, r0, r0, ror #1
 800be3c:	1ff4e0e0 	svcne	0x00f4e0e0
 800be40:	e0e0e0fc 	strd	lr, [r0], #12	; <UNPREDICTABLE>
 800be44:	e0e0e0fa 	strd	lr, [r0], #10	; <UNPREDICTABLE>
 800be48:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be4c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be50:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be54:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be58:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be5c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be60:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be64:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be68:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be6c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be70:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be74:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be78:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be7c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be80:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be84:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be88:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be8c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be90:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be94:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be98:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800be9c:	00000000 	andeq	r0, r0, r0
 800bea0:	1f1f1fe0 	svcne	0x001f1fe0
 800bea4:	1f1f1f1f 	svcne	0x001f1f1f
 800bea8:	10fa1f1e 	rscsne	r1, sl, lr, lsl pc
 800beac:	1ff81f1f 	svcne	0x00f81f1f
 800beb0:	1f1f1910 	svcne	0x001f1910
 800beb4:	1ff2e0e0 	svcne	0x00f2e0e0
 800beb8:	1f1a1f1f 	svcne	0x001a1f1f
 800bebc:	1f1ee01f 	svcne	0x001ee01f
 800bec0:	1f1f161f 	svcne	0x001f161f
 800bec4:	111dea1f 	tstne	sp, pc, lsl sl
 800bec8:	e018e0e0 	ands	lr, r8, r0, ror #1
 800becc:	131f0b1f 	tstne	pc, #31744	; 0x7c00
 800bed0:	1f0c1fe0 	svcne	0x000c1fe0
 800bed4:	141f1a1f 	ldrne	r1, [pc], #-2591	; 800bedc <INPUT_MATRIX+0x726c>
 800bed8:	f2e016f6 			; <UNDEFINED> instruction: 0xf2e016f6
 800bedc:	0a1ff0e0 	beq	8808264 <__flash_sram_init_src_addr+0x7f9584>
 800bee0:	fd051e00 	stc2	14, cr1, [r5, #-0]
 800bee4:	030819e0 	movweq	r1, #35296	; 0x89e0
 800bee8:	e00401ea 	and	r0, r4, sl, ror #3
 800beec:	e3e0e3e0 	mvn	lr, #224, 6	; 0x80000003
 800bef0:	09fa01e0 	ldmibeq	sl!, {r5, r6, r7, r8}^
 800bef4:	e0031ffe 	strd	r1, [r3], -lr
 800bef8:	e0e0e016 	rsc	lr, r0, r6, lsl r0
 800befc:	e0e0f9e0 	rsc	pc, r0, r0, ror #19
 800bf00:	fde3e0e0 	stc2l	0, cr14, [r3, #896]!	; 0x380
 800bf04:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bf08:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bf0c:	e0e3e0f4 	strd	lr, [r3], #4	; <UNPREDICTABLE>
 800bf10:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bf14:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bf18:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bf1c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bf20:	f6e0e0e0 			; <UNDEFINED> instruction: 0xf6e0e0e0
 800bf24:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bf28:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bf2c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bf30:	e0eae0e0 	rsc	lr, sl, r0, ror #1
 800bf34:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bf38:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bf3c:	e0e014f2 	strd	r1, [r0], #66	; 0x42	; <UNPREDICTABLE>
 800bf40:	e01ffae0 	ands	pc, pc, r0, ror #21
 800bf44:	1fe0e0e0 	svcne	0x00e0e0e0
 800bf48:	e0e0ece0 	rsc	lr, r0, r0, ror #25
 800bf4c:	170700e3 	strne	r0, [r7, -r3, ror #1]
 800bf50:	e0051ae3 	and	r1, r5, r3, ror #21
 800bf54:	10e31fe0 	rscne	r1, r3, r0, ror #31
 800bf58:	0cece008 	stcleq	0, cr14, [ip], #32
 800bf5c:	0de315e0 	cfstr64eq	mvdx1, [r3, #896]!	; 0x380
 800bf60:	1fe00fe3 	svcne	0x00e00fe3
 800bf64:	f803f009 			; <UNDEFINED> instruction: 0xf803f009
 800bf68:	1f1f1fe0 	svcne	0x001f1fe0
 800bf6c:	1f1f1f1f 	svcne	0x001f1f1f
 800bf70:	1f1f1f1f 	svcne	0x001f1f1f
 800bf74:	1f1f1f1f 	svcne	0x001f1f1f
 800bf78:	1f0f050d 	svcne	0x000f050d
 800bf7c:	1f1f1fe0 	svcne	0x001f1fe0
 800bf80:	1f1f1f1f 	svcne	0x001f1f1f
 800bf84:	1f1f1f1f 	svcne	0x001f1f1f
 800bf88:	1f1f1f1f 	svcne	0x001f1f1f
 800bf8c:	1b0fe31f 	blne	8404c10 <__flash_sram_init_src_addr+0x3f5f30>
 800bf90:	1f1f1fe0 	svcne	0x001f1fe0
 800bf94:	1f1f1f1f 	svcne	0x001f1f1f
 800bf98:	1f1f1f1f 	svcne	0x001f1f1f
 800bf9c:	1f1f1f1f 	svcne	0x001f1f1f
 800bfa0:	0619e00a 	ldreq	lr, [r9], -sl
 800bfa4:	151f1fe0 	ldrne	r1, [pc, #-4064]	; 800afcc <INPUT_MATRIX+0x635c>
 800bfa8:	1f1f1f1f 	svcne	0x001f1f1f
 800bfac:	1a1f1f1f 	bne	87d3c30 <__flash_sram_init_src_addr+0x7c4f50>
 800bfb0:	1f1b1f19 	svcne	0x001b1f19
 800bfb4:	1f1fece0 	svcne	0x001fece0
 800bfb8:	141010e0 	ldrne	r1, [r0], #-224	; 0xffffff20
 800bfbc:	1f0e1f15 	svcne	0x000e1f15
 800bfc0:	e0f81b0b 	rscs	r1, r8, fp, lsl #22
 800bfc4:	e0e0e0e3 	rsc	lr, r0, r3, ror #1
 800bfc8:	1ff9e0e0 	svcne	0x00f9e0e0
 800bfcc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bfd0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bfd4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bfd8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bfdc:	1f1f1f1f 	svcne	0x001f1f1f
 800bfe0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bfe4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bfe8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bfec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bff0:	1f1f1f1f 	svcne	0x001f1f1f
 800bff4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bff8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800bffc:	e0e0e0f6 	strd	lr, [r0], #6	; <UNPREDICTABLE>
 800c000:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c004:	1f1f1f1f 	svcne	0x001f1f1f
 800c008:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c00c:	e000e0e0 	and	lr, r0, r0, ror #1
 800c010:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c014:	eae0e0e0 	b	784439c <__flash_size+0x77c439c>
 800c018:	171f1f1e 			; <UNDEFINED> instruction: 0x171f1f1e
 800c01c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c020:	e0eae0e0 	rsc	lr, sl, r0, ror #1
 800c024:	e0e0e006 	rsc	lr, r0, r6
 800c028:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c02c:	f6ef1f1f 			; <UNDEFINED> instruction: 0xf6ef1f1f
 800c030:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c034:	e0f9e0e0 	rscs	lr, r9, r0, ror #1
 800c038:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c03c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c040:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c044:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c048:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c04c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c050:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c054:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c058:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c05c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c060:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c064:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c068:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c06c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c070:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c074:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c078:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c07c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c080:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c084:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c088:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c08c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c090:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c094:	00000000 	andeq	r0, r0, r0
 800c098:	1f1f1f1f 	svcne	0x001f1f1f
 800c09c:	1f1f1f1f 	svcne	0x001f1f1f
 800c0a0:	1f1f1f1f 	svcne	0x001f1f1f
 800c0a4:	1f1f1f1f 	svcne	0x001f1f1f
 800c0a8:	1f1f1f1f 	svcne	0x001f1f1f
 800c0ac:	1f1f0d1f 	svcne	0x001f0d1f
 800c0b0:	1f1f1f1f 	svcne	0x001f1f1f
 800c0b4:	1f1f1f1d 	svcne	0x001f1f1d
 800c0b8:	1f1f1f1f 	svcne	0x001f1f1f
 800c0bc:	1f181f1f 	svcne	0x00181f1f
 800c0c0:	1f161f1f 	svcne	0x00161f1f
 800c0c4:	1f1f1f1f 	svcne	0x001f1f1f
 800c0c8:	1f1f1f1f 	svcne	0x001f1f1f
 800c0cc:	1f1f1f1f 	svcne	0x001f1f1f
 800c0d0:	1f0d121f 	svcne	0x000d121f
 800c0d4:	1f1f1f1f 	svcne	0x001f1f1f
 800c0d8:	1f1f1f1f 	svcne	0x001f1f1f
 800c0dc:	1f001f1f 	svcne	0x00001f1f
 800c0e0:	fa1f151a 	blx	87d1550 <__flash_sram_init_src_addr+0x7c2870>
 800c0e4:	1f1f1f0d 	svcne	0x001f1f0d
 800c0e8:	181f1fe0 	ldmdane	pc, {r5, r6, r7, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 800c0ec:	051f1f1f 	ldreq	r1, [pc, #-3871]	; 800b1d5 <INPUT_MATRIX+0x6565>
 800c0f0:	09fc0f1f 	ldmibeq	ip!, {r0, r1, r2, r3, r4, r8, r9, sl, fp}^
 800c0f4:	19e31f12 	stmibne	r3!, {r1, r4, r8, r9, sl, fp, ip}^
 800c0f8:	1d17f400 	cfldrsne	mvf15, [r7, #-0]
 800c0fc:	0ee0e0e0 	cdpeq	0, 14, cr14, cr0, cr0, {7}
 800c100:	f4e0e014 	vld1.8			; <UNDEFINED> instruction: 0xf4e0e014
 800c104:	1303f0e6 	movwne	pc, #12518	; 0x30e6	; <UNPREDICTABLE>
 800c108:	eae0e0ff 	b	784450c <__flash_size+0x77c450c>
 800c10c:	f800fae3 			; <UNDEFINED> instruction: 0xf800fae3
 800c110:	0de0e3e0 	stcleq	3, cr14, [r0, #896]!	; 0x380
 800c114:	e0e0e0f6 	strd	lr, [r0], #6	; <UNPREDICTABLE>
 800c118:	f0ec17e3 			; <UNDEFINED> instruction: 0xf0ec17e3
 800c11c:	e0e0e0fe 	strd	lr, [r0], #14	; <UNPREDICTABLE>
 800c120:	00f411ea 	rscseq	r1, r4, sl, ror #3
 800c124:	121be0e0 	andsne	lr, fp, #224	; 0xe0
 800c128:	011ffe1a 	tsteq	pc, sl, lsl lr	; <UNPREDICTABLE>
 800c12c:	f8141e1f 			; <UNDEFINED> instruction: 0xf8141e1f
 800c130:	1f180d13 	svcne	0x00180d13
 800c134:	ffef041c 			; <UNDEFINED> instruction: 0xffef041c
 800c138:	141c1f1f 	ldrne	r1, [ip], #-3871	; 0xfffff0e1
 800c13c:	1f08e019 	svcne	0x0008e019
 800c140:	080f071f 	stmdaeq	pc, {r0, r1, r2, r3, r4, r8, r9, sl}	; <UNPREDICTABLE>
 800c144:	1f1f1fe3 	svcne	0x001f1fe3
 800c148:	100b1a1f 	andne	r1, fp, pc, lsl sl
 800c14c:	1c1f1f1f 	ldcne	15, cr1, [pc], {31}
 800c150:	f41fe01f 			; <UNDEFINED> instruction: 0xf41fe01f
 800c154:	17141fe3 	ldrne	r1, [r4, -r3, ror #31]
 800c158:	1c1f1f0c 	ldcne	15, cr1, [pc], {12}
 800c15c:	191f1e0a 	ldmdbne	pc, {r1, r3, r9, sl, fp, ip}	; <UNPREDICTABLE>
 800c160:	1f1f1f1f 	svcne	0x001f1f1f
 800c164:	1f1a1f1f 	svcne	0x001a1f1f
 800c168:	1f1f1f1f 	svcne	0x001f1f1f
 800c16c:	1f1f1f1f 	svcne	0x001f1f1f
 800c170:	1f1f1f1f 	svcne	0x001f1f1f
 800c174:	1f1f1f1f 	svcne	0x001f1f1f
 800c178:	1f1f1f1f 	svcne	0x001f1f1f
 800c17c:	1f1f1f1f 	svcne	0x001f1f1f
 800c180:	1f1f1f1f 	svcne	0x001f1f1f
 800c184:	1f1f1f1c 	svcne	0x001f1f1c
 800c188:	1f1f1f1f 	svcne	0x001f1f1f
 800c18c:	1f1f1f1f 	svcne	0x001f1f1f
 800c190:	1f1f1f1f 	svcne	0x001f1f1f
 800c194:	1f1f1f1f 	svcne	0x001f1f1f
 800c198:	1f1f1f1f 	svcne	0x001f1f1f
 800c19c:	1f1f1f1f 	svcne	0x001f1f1f
 800c1a0:	1f1f1f1f 	svcne	0x001f1f1f
 800c1a4:	1f1f1f1f 	svcne	0x001f1f1f
 800c1a8:	1f1f1f1f 	svcne	0x001f1f1f
 800c1ac:	1f1f1f1f 	svcne	0x001f1f1f
 800c1b0:	1f1f1f1f 	svcne	0x001f1f1f
 800c1b4:	1f1f1f1f 	svcne	0x001f1f1f
 800c1b8:	e0f61f1f 	rscs	r1, r6, pc, lsl pc
 800c1bc:	14e0e01f 	strbtne	lr, [r0], #31
 800c1c0:	1b1f16e0 	blne	87d1d48 <__flash_sram_init_src_addr+0x7c3068>
 800c1c4:	1fe0f81f 	svcne	0x00e0f81f
 800c1c8:	e01fe0e0 	ands	lr, pc, r0, ror #1
 800c1cc:	e0e0e0f9 	strd	lr, [r0], #9	; <UNPREDICTABLE>
 800c1d0:	1fe0e0e0 	svcne	0x00e0e0e0
 800c1d4:	1f1f1f1f 	svcne	0x001f1f1f
 800c1d8:	e0e0e0f4 	strd	lr, [r0], #4	; <UNPREDICTABLE>
 800c1dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c1e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c1e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c1e8:	1f1f1f1f 	svcne	0x001f1f1f
 800c1ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c1f0:	08e3e0e0 	stmiaeq	r3!, {r5, r6, r7, sp, lr, pc}^
 800c1f4:	e0e0e0ef 	rsc	lr, r0, pc, ror #1
 800c1f8:	18fce0e0 	ldmne	ip!, {r5, r6, r7, sp, lr, pc}^
 800c1fc:	1f1f1f1f 	svcne	0x001f1f1f
 800c200:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c204:	f61fe0e0 			; <UNDEFINED> instruction: 0xf61fe0e0
 800c208:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c20c:	1f09e6e0 	svcne	0x0009e6e0
 800c210:	1f1f1f1f 	svcne	0x001f1f1f
 800c214:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c218:	ec16e0e0 	ldc	0, cr14, [r6], {224}	; 0xe0
 800c21c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c220:	0e0ee0e0 	cdpeq	0, 0, cr14, cr14, cr0, {7}
 800c224:	1f1f1f1f 	svcne	0x001f1f1f
 800c228:	e0e000e0 	rsc	r0, r0, r0, ror #1
 800c22c:	fc1ff4e0 	ldc2	4, cr15, [pc], {224}	; 0xe0
 800c230:	fae0e0e0 	blx	78445b8 <__flash_size+0x77c45b8>
 800c234:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c238:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c23c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c240:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c244:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c248:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c24c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c250:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c254:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c258:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c25c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c260:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c264:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c268:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c26c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c270:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c274:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c278:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c27c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c280:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c284:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c288:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c28c:	00000000 	andeq	r0, r0, r0
 800c290:	1f1f1f1f 	svcne	0x001f1f1f
 800c294:	1e1f1f1f 	mrcne	15, 0, r1, cr15, cr15, {0}
 800c298:	1f10fa1f 	svcne	0x0010fa1f
 800c29c:	101ff81f 	andsne	pc, pc, pc, lsl r8	; <UNPREDICTABLE>
 800c2a0:	0f1f1f19 	svceq	0x001f1f19
 800c2a4:	1f1ff2e0 	svcne	0x001ff2e0
 800c2a8:	1f1f1a1f 	svcne	0x001f1a1f
 800c2ac:	1f1f1ee0 	svcne	0x001f1ee0
 800c2b0:	1f1f1f16 	svcne	0x001f1f16
 800c2b4:	16111dea 	ldrne	r1, [r1], -sl, ror #27
 800c2b8:	1fe018e0 	svcne	0x00e018e0
 800c2bc:	e0131f0b 	ands	r1, r3, fp, lsl #30
 800c2c0:	1f1f0c1f 	svcne	0x001f0c1f
 800c2c4:	f6141f1a 			; <UNDEFINED> instruction: 0xf6141f1a
 800c2c8:	f2f2e016 	vshr.s32	d30, d6, #14
 800c2cc:	000a1ff0 	strdeq	r1, [sl], -r0
 800c2d0:	e0fd051e 	rscs	r0, sp, lr, lsl r5
 800c2d4:	ea030819 	b	80ce340 <__flash_sram_init_src_addr+0xbf660>
 800c2d8:	e0e00401 	rsc	r0, r0, r1, lsl #8
 800c2dc:	fce3e0e3 	stc2l	0, cr14, [r3], #908	; 0x38c
 800c2e0:	fe09fa01 	vseleq.f32	s30, s18, s2
 800c2e4:	16e0031f 	usatne	r0, #0, pc, lsl #6	; <UNPREDICTABLE>
 800c2e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c2ec:	e0e0e0f9 	strd	lr, [r0], #9	; <UNPREDICTABLE>
 800c2f0:	e0fde3e0 	rscs	lr, sp, r0, ror #7
 800c2f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c2f8:	f4e0e0e0 	vld1.8	{d30[7]}, [r0], r0
 800c2fc:	e0e0e3e0 	rsc	lr, r0, r0, ror #7
 800c300:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c304:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c308:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c30c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c310:	e0f6e0e0 	rscs	lr, r6, r0, ror #1
 800c314:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c318:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c31c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c320:	e0e0eae0 	rsc	lr, r0, r0, ror #21
 800c324:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c328:	f2e0e0e0 	vmla.i32	d30, d16, d0[1]
 800c32c:	e0e0e014 	rsc	lr, r0, r4, lsl r0
 800c330:	e0e01ffa 	strd	r1, [r0], #250	; 0xfa	; <UNPREDICTABLE>
 800c334:	e01fe0e0 	ands	lr, pc, r0, ror #1
 800c338:	e3e0e0ec 	mvn	lr, #236	; 0xec
 800c33c:	e3170700 	tst	r7, #0, 14
 800c340:	f4e0051a 	vld2.16	{d16[0],d17[0]}, [r0 :32], sl
 800c344:	0810e31f 	ldmdaeq	r0, {r0, r1, r2, r3, r4, r8, r9, sp, lr, pc}
 800c348:	e00cece0 	and	lr, ip, r0, ror #25
 800c34c:	e30de315 	movw	lr, #54037	; 0xd315
 800c350:	091fe00f 	ldmdbeq	pc, {r0, r1, r2, r3, sp, lr, pc}	; <UNPREDICTABLE>
 800c354:	e3f803f0 	mvns	r0, #240, 6	; 0xc0000003
 800c358:	1f1f1f1f 	svcne	0x001f1f1f
 800c35c:	1f1f1f1f 	svcne	0x001f1f1f
 800c360:	1f1f1f1f 	svcne	0x001f1f1f
 800c364:	0d1f1f1f 	ldceq	15, cr1, [pc, #-124]	; 800c2f0 <INPUT_MATRIX+0x7680>
 800c368:	1f1f0f05 	svcne	0x001f0f05
 800c36c:	1f1f1f1f 	svcne	0x001f1f1f
 800c370:	1f1f1f1f 	svcne	0x001f1f1f
 800c374:	1f1f1f1f 	svcne	0x001f1f1f
 800c378:	1f1f1f1f 	svcne	0x001f1f1f
 800c37c:	1f1b0fe3 	svcne	0x001b0fe3
 800c380:	1f1f1f1f 	svcne	0x001f1f1f
 800c384:	1f1f1f1f 	svcne	0x001f1f1f
 800c388:	1f1f1f1f 	svcne	0x001f1f1f
 800c38c:	0a1f1f1f 	beq	87d4010 <__flash_sram_init_src_addr+0x7c5330>
 800c390:	1f0619e0 	svcne	0x000619e0
 800c394:	1f151f1f 	svcne	0x00151f1f
 800c398:	1f1f1f1f 	svcne	0x001f1f1f
 800c39c:	191a1f1f 	ldmdbne	sl, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}
 800c3a0:	e01f1b1f 	ands	r1, pc, pc, lsl fp	; <UNPREDICTABLE>
 800c3a4:	1f1f1fec 	svcne	0x001f1fec
 800c3a8:	15141010 	ldrne	r1, [r4, #-16]
 800c3ac:	0b1f0e1f 	bleq	87cfc30 <__flash_sram_init_src_addr+0x7c0f50>
 800c3b0:	e3e0f81b 	mvn	pc, #1769472	; 0x1b0000
 800c3b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c3b8:	e01ff9e0 	ands	pc, pc, r0, ror #19
 800c3bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c3c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c3c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c3c8:	1fe0e0e0 	svcne	0x00e0e0e0
 800c3cc:	1f1f1f1f 	svcne	0x001f1f1f
 800c3d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c3d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c3d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c3dc:	1fe0e0e0 	svcne	0x00e0e0e0
 800c3e0:	1f1f1f1f 	svcne	0x001f1f1f
 800c3e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c3e8:	f6e0e0e0 			; <UNDEFINED> instruction: 0xf6e0e0e0
 800c3ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c3f0:	1fe0e0e0 	svcne	0x00e0e0e0
 800c3f4:	1f1f1f1f 	svcne	0x001f1f1f
 800c3f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c3fc:	e0e000e0 	rsc	r0, r0, r0, ror #1
 800c400:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c404:	1eeae0e0 	cdpne	0, 14, cr14, cr10, cr0, {7}
 800c408:	1e171f1f 	mrcne	15, 0, r1, cr7, cr15, {0}
 800c40c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c410:	06e0eae0 	strbteq	lr, [r0], r0, ror #21
 800c414:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c418:	1fe0e0e0 	svcne	0x00e0e0e0
 800c41c:	e0f6ef1f 	rscs	lr, r6, pc, lsl pc
 800c420:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c424:	e0e0f9e0 	rsc	pc, r0, r0, ror #19
 800c428:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c42c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c430:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c434:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c438:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c43c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c440:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c444:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c448:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c44c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c450:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c454:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c458:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c45c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c460:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c464:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c468:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c46c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c470:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c474:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c478:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c47c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c480:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c484:	00000000 	andeq	r0, r0, r0
 800c488:	1f1f1f1f 	svcne	0x001f1f1f
 800c48c:	1f1f1f1f 	svcne	0x001f1f1f
 800c490:	1f1f1f1f 	svcne	0x001f1f1f
 800c494:	1f1f1f1f 	svcne	0x001f1f1f
 800c498:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800c49c:	1f1f1f0d 	svcne	0x001f1f0d
 800c4a0:	1d1f1f1f 	ldcne	15, cr1, [pc, #-124]	; 800c42c <INPUT_MATRIX+0x77bc>
 800c4a4:	1f1f1f1f 	svcne	0x001f1f1f
 800c4a8:	1f1f1f1f 	svcne	0x001f1f1f
 800c4ac:	e01f181f 	ands	r1, pc, pc, lsl r8	; <UNPREDICTABLE>
 800c4b0:	1f1f161f 	svcne	0x001f161f
 800c4b4:	1f1f1f1f 	svcne	0x001f1f1f
 800c4b8:	1f1f1f1f 	svcne	0x001f1f1f
 800c4bc:	1f1f1f1f 	svcne	0x001f1f1f
 800c4c0:	e01f0d12 	ands	r0, pc, r2, lsl sp	; <UNPREDICTABLE>
 800c4c4:	1f1f1f1f 	svcne	0x001f1f1f
 800c4c8:	1f1f1f1f 	svcne	0x001f1f1f
 800c4cc:	1a1f001f 	bne	87cc550 <__flash_sram_init_src_addr+0x7bd870>
 800c4d0:	0dfa1f15 	ldcleq	15, cr1, [sl, #84]!	; 0x54
 800c4d4:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800c4d8:	1f181f1f 	svcne	0x00181f1f
 800c4dc:	1f051f1f 	svcne	0x00051f1f
 800c4e0:	1209fc0f 	andne	pc, r9, #3840	; 0xf00
 800c4e4:	0019e31f 	andseq	lr, r9, pc, lsl r3
 800c4e8:	e01d17f4 			; <UNDEFINED> instruction: 0xe01d17f4
 800c4ec:	140ee0e0 	strne	lr, [lr], #-224	; 0xffffff20
 800c4f0:	e6f4e0e0 	ldrbt	lr, [r4], r0, ror #1
 800c4f4:	ff1303f0 			; <UNDEFINED> instruction: 0xff1303f0
 800c4f8:	e3eae0e0 	mvn	lr, #224	; 0xe0
 800c4fc:	e0f800fa 	ldrsht	r0, [r8], #10
 800c500:	f60de0e3 			; <UNDEFINED> instruction: 0xf60de0e3
 800c504:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 800c508:	fef0ec17 	mrc2	12, 7, lr, cr0, cr7, {0}
 800c50c:	eae0e0e0 	b	7844894 <__flash_size+0x77c4894>
 800c510:	e000f411 	and	pc, r0, r1, lsl r4	; <UNPREDICTABLE>
 800c514:	1a121be0 	bne	849349c <__flash_sram_init_src_addr+0x4847bc>
 800c518:	1f011ffe 	svcne	0x00011ffe
 800c51c:	13f8141e 	mvnsne	r1, #503316480	; 0x1e000000
 800c520:	1c1f180d 	ldcne	8, cr1, [pc], {13}
 800c524:	e0ffef04 	rscs	lr, pc, r4, lsl #30
 800c528:	19141c1f 	ldmdbne	r4, {r0, r1, r2, r3, r4, sl, fp, ip}
 800c52c:	1f1f08e0 	svcne	0x001f08e0
 800c530:	e3080f07 	movw	r0, #36615	; 0x8f07
 800c534:	1f1f1f1f 	svcne	0x001f1f1f
 800c538:	e0100b1a 	ands	r0, r0, sl, lsl fp
 800c53c:	1f1c1f1f 	svcne	0x001c1f1f
 800c540:	e3f41fe0 	mvns	r1, #224, 30	; 0x380
 800c544:	0c17141f 	cfldrseq	mvf1, [r7], {31}
 800c548:	0a1c1f1f 	beq	87141cc <__flash_sram_init_src_addr+0x7054ec>
 800c54c:	e0191f1e 	ands	r1, r9, lr, lsl pc
 800c550:	1f1f1f1f 	svcne	0x001f1f1f
 800c554:	1f1f1a1f 	svcne	0x001f1a1f
 800c558:	1f1f1f1f 	svcne	0x001f1f1f
 800c55c:	1f1f1f1f 	svcne	0x001f1f1f
 800c560:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800c564:	1f1f1f1f 	svcne	0x001f1f1f
 800c568:	1f1f1f1f 	svcne	0x001f1f1f
 800c56c:	1f1f1f1f 	svcne	0x001f1f1f
 800c570:	1c1f1f1f 	ldcne	15, cr1, [pc], {31}
 800c574:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800c578:	1f1f1f1f 	svcne	0x001f1f1f
 800c57c:	1f1f1f1f 	svcne	0x001f1f1f
 800c580:	1f1f1f1f 	svcne	0x001f1f1f
 800c584:	1f1f1f1f 	svcne	0x001f1f1f
 800c588:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800c58c:	1f1f1f1f 	svcne	0x001f1f1f
 800c590:	1f1f1f1f 	svcne	0x001f1f1f
 800c594:	1f1f1f1f 	svcne	0x001f1f1f
 800c598:	1f1f1f1f 	svcne	0x001f1f1f
 800c59c:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800c5a0:	1f1f1f1f 	svcne	0x001f1f1f
 800c5a4:	1f1f1f1f 	svcne	0x001f1f1f
 800c5a8:	1fe0f61f 	svcne	0x00e0f61f
 800c5ac:	e014e0e0 	ands	lr, r4, r0, ror #1
 800c5b0:	e01b1f16 	ands	r1, fp, r6, lsl pc
 800c5b4:	e01fe0f8 	ldrsh	lr, [pc], -r8
 800c5b8:	f9e01fe0 			; <UNDEFINED> instruction: 0xf9e01fe0
 800c5bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c5c0:	1f1fe0e0 	svcne	0x001fe0e0
 800c5c4:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800c5c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c5cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c5d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c5d4:	1fe0e0e0 	svcne	0x00e0e0e0
 800c5d8:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800c5dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c5e0:	ef08e3e0 	svc	0x0008e3e0
 800c5e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c5e8:	1f18fce0 	svcne	0x0018fce0
 800c5ec:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800c5f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c5f4:	e0f61fe0 	rscs	r1, r6, r0, ror #31
 800c5f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c5fc:	1f1f09e6 	svcne	0x001f09e6
 800c600:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800c604:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c608:	e0ec16e0 	rsc	r1, ip, r0, ror #13
 800c60c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c610:	1f0e0ee0 	svcne	0x000e0ee0
 800c614:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800c618:	e0e0e000 	rsc	lr, r0, r0
 800c61c:	e0fc1ff4 	ldrsht	r1, [ip], #244	; 0xf4
 800c620:	e0fae0e0 	rscs	lr, sl, r0, ror #1
 800c624:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c628:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c62c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c630:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c634:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c638:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c63c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c640:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c644:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c648:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c64c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c650:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c654:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c658:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c65c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c660:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c664:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c668:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c66c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c670:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c674:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c678:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c67c:	00000000 	andeq	r0, r0, r0
 800c680:	1f1f1f1f 	svcne	0x001f1f1f
 800c684:	1f1e1f1f 	svcne	0x001e1f1f
 800c688:	1f1f10fa 	svcne	0x001f10fa
 800c68c:	19101ff8 	ldmdbne	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 800c690:	e00f1f1f 	and	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800c694:	1f1f1ff2 	svcne	0x001f1ff2
 800c698:	e01f1f1a 	ands	r1, pc, sl, lsl pc	; <UNPREDICTABLE>
 800c69c:	161f1f1e 	sadd16ne	r1, pc, lr	; <UNPREDICTABLE>
 800c6a0:	ea1f1f1f 	b	87d4324 <__flash_sram_init_src_addr+0x7c5644>
 800c6a4:	e016111d 	ands	r1, r6, sp, lsl r1
 800c6a8:	0b1fe018 	bleq	8804710 <__flash_sram_init_src_addr+0x7f5a30>
 800c6ac:	1fe0131f 	svcne	0x00e0131f
 800c6b0:	1a1f1f0c 	bne	87d42e8 <__flash_sram_init_src_addr+0x7c5608>
 800c6b4:	16f6141f 	usatne	r1, #22, pc, lsl #8	; <UNPREDICTABLE>
 800c6b8:	e0f2f2e0 	rscs	pc, r2, r0, ror #5
 800c6bc:	1e000a1f 			; <UNDEFINED> instruction: 0x1e000a1f
 800c6c0:	19e0fd05 	stmibne	r0!, {r0, r2, r8, sl, fp, ip, sp, lr, pc}^
 800c6c4:	01ea0308 	mvneq	r0, r8, lsl #6
 800c6c8:	e3e0e004 	mvn	lr, #4
 800c6cc:	e0fce3e0 	rscs	lr, ip, r0, ror #7
 800c6d0:	1ffe09fa 	svcne	0x00fe09fa
 800c6d4:	e016e003 	ands	lr, r6, r3
 800c6d8:	f9e0e0e0 			; <UNDEFINED> instruction: 0xf9e0e0e0
 800c6dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c6e0:	e0e0fde3 	rsc	pc, r0, r3, ror #27
 800c6e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c6e8:	e0f4e0e0 	rscs	lr, r4, r0, ror #1
 800c6ec:	e0e0e0e3 	rsc	lr, r0, r3, ror #1
 800c6f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c6f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c6f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c6fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c700:	e0e0f6e0 	rsc	pc, r0, r0, ror #13
 800c704:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c708:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c70c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c710:	e0e0e0ea 	rsc	lr, r0, sl, ror #1
 800c714:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c718:	14f2e0e0 	ldrbtne	lr, [r2], #224	; 0xe0
 800c71c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c720:	e0e0e01f 	rsc	lr, r0, pc, lsl r0
 800c724:	ece01fe0 	stcl	15, cr1, [r0], #896	; 0x380
 800c728:	00e3e0e0 	rsceq	lr, r3, r0, ror #1
 800c72c:	1ae31707 	bne	78d2350 <__flash_size+0x7852350>
 800c730:	e0f4e005 	rscs	lr, r4, r5
 800c734:	e00810e3 	and	r1, r8, r3, ror #1
 800c738:	15e00cec 	strbne	r0, [r0, #3308]!	; 0xcec
 800c73c:	0fe30de3 	svceq	0x00e30de3
 800c740:	f0091fe0 			; <UNDEFINED> instruction: 0xf0091fe0
 800c744:	e0e3f803 	rsc	pc, r3, r3, lsl #16
 800c748:	1f1f1f1f 	svcne	0x001f1f1f
 800c74c:	1f1f1f1f 	svcne	0x001f1f1f
 800c750:	1f1f1f1f 	svcne	0x001f1f1f
 800c754:	050d1f1f 	streq	r1, [sp, #-3871]	; 0xfffff0e1
 800c758:	e01f1f0f 	ands	r1, pc, pc, lsl #30
 800c75c:	1f1f1f1f 	svcne	0x001f1f1f
 800c760:	1f1f1f1f 	svcne	0x001f1f1f
 800c764:	1f1f1f1f 	svcne	0x001f1f1f
 800c768:	e31f1f1f 	tst	pc, #31, 30	; 0x7c
 800c76c:	e01f1b0f 	ands	r1, pc, pc, lsl #22
 800c770:	1f1f1f1f 	svcne	0x001f1f1f
 800c774:	1f1f1f1f 	svcne	0x001f1f1f
 800c778:	1f1f1f1f 	svcne	0x001f1f1f
 800c77c:	e00a1f1f 	and	r1, sl, pc, lsl pc
 800c780:	e01f0619 	ands	r0, pc, r9, lsl r6	; <UNPREDICTABLE>
 800c784:	1f1f151f 	svcne	0x001f151f
 800c788:	1f1f1f1f 	svcne	0x001f1f1f
 800c78c:	1f191a1f 	svcne	0x00191a1f
 800c790:	ece01f1b 	stcl	15, cr1, [r0], #108	; 0x6c
 800c794:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800c798:	1f151410 	svcne	0x00151410
 800c79c:	1b0b1f0e 	blne	82d43dc <__flash_sram_init_src_addr+0x2c56fc>
 800c7a0:	e0e3e0f8 	strd	lr, [r3], #8	; <UNPREDICTABLE>
 800c7a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c7a8:	e0e01ff9 	strd	r1, [r0], #249	; 0xf9	; <UNPREDICTABLE>
 800c7ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c7b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c7b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c7b8:	1f1fe0e0 	svcne	0x001fe0e0
 800c7bc:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800c7c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c7c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c7c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c7cc:	1f1fe0e0 	svcne	0x001fe0e0
 800c7d0:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800c7d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c7d8:	e0f6e0e0 	rscs	lr, r6, r0, ror #1
 800c7dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c7e0:	1f1fe0e0 	svcne	0x001fe0e0
 800c7e4:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800c7e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c7ec:	e0e0e000 	rsc	lr, r0, r0
 800c7f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c7f4:	1f1eeae0 	svcne	0x001eeae0
 800c7f8:	e01e171f 	ands	r1, lr, pc, lsl r7
 800c7fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c800:	e006e0ea 	and	lr, r6, sl, ror #1
 800c804:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c808:	1f1fe0e0 	svcne	0x001fe0e0
 800c80c:	e0e0f6ef 	rsc	pc, r0, pc, ror #13
 800c810:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c814:	e0e0e0f9 	strd	lr, [r0], #9	; <UNPREDICTABLE>
 800c818:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c81c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c820:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c824:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c828:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c82c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c830:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c834:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c838:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c83c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c840:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c844:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c848:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c84c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c850:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c854:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c858:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c85c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c860:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c864:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c868:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c86c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c870:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c874:	00000000 	andeq	r0, r0, r0
 800c878:	1f1f1f1f 	svcne	0x001f1f1f
 800c87c:	1f1f1f1f 	svcne	0x001f1f1f
 800c880:	1f1f1f1f 	svcne	0x001f1f1f
 800c884:	1f1f1f1f 	svcne	0x001f1f1f
 800c888:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800c88c:	1f1f1f1f 	svcne	0x001f1f1f
 800c890:	1f1d1f1f 	svcne	0x001d1f1f
 800c894:	1f1f1f1f 	svcne	0x001f1f1f
 800c898:	1f1f1f1f 	svcne	0x001f1f1f
 800c89c:	e0e01f18 	rsc	r1, r0, r8, lsl pc
 800c8a0:	1f1f1f16 	svcne	0x001f1f16
 800c8a4:	1f1f1f1f 	svcne	0x001f1f1f
 800c8a8:	1f1f1f1f 	svcne	0x001f1f1f
 800c8ac:	121f1f1f 	andsne	r1, pc, #31, 30	; 0x7c
 800c8b0:	e0e01f0d 	rsc	r1, r0, sp, lsl #30
 800c8b4:	1f1f1f1f 	svcne	0x001f1f1f
 800c8b8:	1f1f1f1f 	svcne	0x001f1f1f
 800c8bc:	151a1f00 	ldrne	r1, [sl, #-3840]	; 0xfffff100
 800c8c0:	1f0dfa1f 	svcne	0x000dfa1f
 800c8c4:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800c8c8:	1f1f181f 	svcne	0x001f181f
 800c8cc:	0f1f051f 	svceq	0x001f051f
 800c8d0:	1f1209fc 	svcne	0x001209fc
 800c8d4:	f40019e3 	vst2.<illegal width 64>	{d1,d3}, [r0 :128], r3
 800c8d8:	e0e01d17 	rsc	r1, r0, r7, lsl sp
 800c8dc:	e0140ee0 	ands	r0, r4, r0, ror #29
 800c8e0:	f0e6f4e0 			; <UNDEFINED> instruction: 0xf0e6f4e0
 800c8e4:	e0ff1303 	rscs	r1, pc, r3, lsl #6
 800c8e8:	fae3eae0 	blx	7907470 <__flash_size+0x7887470>
 800c8ec:	e0e0f800 	rsc	pc, r0, r0, lsl #16
 800c8f0:	e0f60de0 	rscs	r0, r6, r0, ror #27
 800c8f4:	17e3e0e0 	strbne	lr, [r3, r0, ror #1]!
 800c8f8:	e0fef0ec 	rscs	pc, lr, ip, ror #1
 800c8fc:	11eae0e0 	mvnne	lr, r0, ror #1
 800c900:	e0e000f4 	strd	r0, [r0], #4	; <UNPREDICTABLE>
 800c904:	fe1a121b 	mrc2	2, 0, r1, cr10, cr11, {0}
 800c908:	1e1f011f 	mrcne	1, 0, r0, cr15, cr15, {0}
 800c90c:	0d13f814 	ldceq	8, cr15, [r3, #-80]	; 0xffffffb0
 800c910:	041c1f18 	ldreq	r1, [ip], #-3864	; 0xfffff0e8
 800c914:	e0e0ffef 	rsc	pc, r0, pc, ror #31
 800c918:	e019141c 	ands	r1, r9, ip, lsl r4
 800c91c:	071f1f08 	ldreq	r1, [pc, -r8, lsl #30]
 800c920:	1fe3080f 	svcne	0x00e3080f
 800c924:	1a1f1f1f 	bne	87d45a8 <__flash_sram_init_src_addr+0x7c58c8>
 800c928:	e0e0100b 	rsc	r1, r0, fp
 800c92c:	e01f1c1f 	ands	r1, pc, pc, lsl ip	; <UNPREDICTABLE>
 800c930:	1fe3f41f 	svcne	0x00e3f41f
 800c934:	1f0c1714 	svcne	0x000c1714
 800c938:	1e0a1c1f 	mcrne	12, 0, r1, cr10, cr15, {0}
 800c93c:	e0e0191f 	rsc	r1, r0, pc, lsl r9
 800c940:	1f1f1f1f 	svcne	0x001f1f1f
 800c944:	1f1f1f1a 	svcne	0x001f1f1a
 800c948:	1f1f1f1f 	svcne	0x001f1f1f
 800c94c:	1f1f1f1f 	svcne	0x001f1f1f
 800c950:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800c954:	1f1f1f1f 	svcne	0x001f1f1f
 800c958:	1f1f1f1f 	svcne	0x001f1f1f
 800c95c:	1f1f1f1f 	svcne	0x001f1f1f
 800c960:	1f1c1f1f 	svcne	0x001c1f1f
 800c964:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800c968:	1f1f1f1f 	svcne	0x001f1f1f
 800c96c:	1f1f1f1f 	svcne	0x001f1f1f
 800c970:	1f1f1f1f 	svcne	0x001f1f1f
 800c974:	1f1f1f1f 	svcne	0x001f1f1f
 800c978:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800c97c:	1f1f1f1f 	svcne	0x001f1f1f
 800c980:	1f1f1f1f 	svcne	0x001f1f1f
 800c984:	1f1f1f1f 	svcne	0x001f1f1f
 800c988:	1f1f1f1f 	svcne	0x001f1f1f
 800c98c:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800c990:	1f1f1f1f 	svcne	0x001f1f1f
 800c994:	1f1f1f1f 	svcne	0x001f1f1f
 800c998:	e01fe0f6 	ldrsh	lr, [pc], -r6
 800c99c:	16e014e0 	strbtne	r1, [r0], r0, ror #9
 800c9a0:	e0e01b1f 	rsc	r1, r0, pc, lsl fp
 800c9a4:	e0e01fe0 	rsc	r1, r0, r0, ror #31
 800c9a8:	e0f9e01f 	rscs	lr, r9, pc, lsl r0
 800c9ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c9b0:	1f1f1fe0 	svcne	0x001f1fe0
 800c9b4:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800c9b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c9bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c9c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c9c4:	1f1fe0e0 	svcne	0x001fe0e0
 800c9c8:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800c9cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c9d0:	e0ef08e3 	rsc	r0, pc, r3, ror #17
 800c9d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c9d8:	1f1f18fc 	svcne	0x001f18fc
 800c9dc:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800c9e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c9e4:	e0e0f61f 	rsc	pc, r0, pc, lsl r6	; <UNPREDICTABLE>
 800c9e8:	e6e0e0e0 	strbt	lr, [r0], r0, ror #1
 800c9ec:	1f1f1f09 	svcne	0x001f1f09
 800c9f0:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800c9f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800c9f8:	e0e0ec16 	rsc	lr, r0, r6, lsl ip
 800c9fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ca00:	1f1f0e0e 	svcne	0x001f0e0e
 800ca04:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800ca08:	f4e0e0e0 	vld1.8	{d30[7]}, [r0], r0
 800ca0c:	e0e0fc1f 	rsc	pc, r0, pc, lsl ip	; <UNPREDICTABLE>
 800ca10:	e0e0fae0 	rsc	pc, r0, r0, ror #21
 800ca14:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ca18:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ca1c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ca20:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ca24:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ca28:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ca2c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ca30:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ca34:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ca38:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ca3c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ca40:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ca44:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ca48:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ca4c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ca50:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ca54:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ca58:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ca5c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ca60:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ca64:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ca68:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ca6c:	00000000 	andeq	r0, r0, r0
 800ca70:	f0fee0e0 			; <UNDEFINED> instruction: 0xf0fee0e0
 800ca74:	1f1f1fe0 	svcne	0x001f1fe0
 800ca78:	1f031f1f 	svcne	0x00031f1f
 800ca7c:	1f191f11 	svcne	0x00191f11
 800ca80:	1ffff2fc 	svcne	0x00fff2fc
 800ca84:	18e0e0e0 	stmiane	r0!, {r5, r6, r7, sp, lr, pc}^
 800ca88:	091fe0fc 	ldmdbeq	pc, {r2, r3, r4, r5, r6, r7, sp, lr, pc}	; <UNPREDICTABLE>
 800ca8c:	1f1f1f1f 	svcne	0x001f1f1f
 800ca90:	1f0a1910 	svcne	0x000a1910
 800ca94:	04ea1f1f 	strbteq	r1, [sl], #3871	; 0xf1f
 800ca98:	f8e0e0e0 			; <UNDEFINED> instruction: 0xf8e0e0e0
 800ca9c:	fa1f001f 	blx	87ccb20 <__flash_sram_init_src_addr+0x7bde40>
 800caa0:	f4e0f0f6 	vld1.8			; <UNDEFINED> instruction: 0xf4e0f0f6
 800caa4:	1f081e12 	svcne	0x00081e12
 800caa8:	06e0e0e0 	strbteq	lr, [r0], r0, ror #1
 800caac:	f0eae0e0 			; <UNDEFINED> instruction: 0xf0eae0e0
 800cab0:	ef1fe01f 	svc	0x001fe01f
 800cab4:	e0e0140b 	rsc	r1, r0, fp, lsl #8
 800cab8:	fdfde0e0 	ldc2l	0, cr14, [sp, #896]!	; 0x380
 800cabc:	f0e0e0e0 			; <UNDEFINED> instruction: 0xf0e0e0e0
 800cac0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cac4:	f9e6e31d 			; <UNDEFINED> instruction: 0xf9e6e31d
 800cac8:	e0e0e001 	rsc	lr, r0, r1
 800cacc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cad0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cad4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cad8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cadc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cae0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cae4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cae8:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 800caec:	15e0e0f4 	strbne	lr, [r0, #244]!	; 0xf4
 800caf0:	e6e0e0e0 	strbt	lr, [r0], r0, ror #1
 800caf4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800caf8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cafc:	e00ce0e0 	and	lr, ip, r0, ror #1
 800cb00:	e0f2e0e0 	rscs	lr, r2, r0, ror #1
 800cb04:	0b08e0e3 	bleq	8244e98 <__flash_sram_init_src_addr+0x2361b8>
 800cb08:	fde3e0e0 	stc2l	0, cr14, [r3, #896]!	; 0x380
 800cb0c:	ea1fe0fa 	b	8804efc <__flash_sram_init_src_addr+0x7f621c>
 800cb10:	f005e0e0 			; <UNDEFINED> instruction: 0xf005e0e0
 800cb14:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cb18:	e0e0eae0 	rsc	lr, r0, r0, ror #21
 800cb1c:	19e3e0e0 	stmibne	r3!, {r5, r6, r7, sp, lr, pc}^
 800cb20:	06effc1a 	usateq	pc, #15, sl, lsl #24	; <UNPREDICTABLE>
 800cb24:	1f1fe0e0 	svcne	0x001fe0e0
 800cb28:	1f1f1f1f 	svcne	0x001f1f1f
 800cb2c:	1f1f1f16 	svcne	0x001f1f16
 800cb30:	1f1f1f1f 	svcne	0x001f1f1f
 800cb34:	fde0e31f 	stc2l	3, cr14, [r0, #124]!	; 0x7c
 800cb38:	1f1fe0e0 	svcne	0x001fe0e0
 800cb3c:	1f1f1f1f 	svcne	0x001f1f1f
 800cb40:	1f1f1f1f 	svcne	0x001f1f1f
 800cb44:	1f1f1f1f 	svcne	0x001f1f1f
 800cb48:	faea0f1f 	blx	7a907cc <__flash_size+0x7a107cc>
 800cb4c:	1f1fe0e0 	svcne	0x001fe0e0
 800cb50:	1f1f1f1f 	svcne	0x001f1f1f
 800cb54:	1f1f1f1f 	svcne	0x001f1f1f
 800cb58:	1f1f1f1f 	svcne	0x001f1f1f
 800cb5c:	1f16f81f 	svcne	0x0016f81f
 800cb60:	1f1fe0e0 	svcne	0x001fe0e0
 800cb64:	1f1f1f07 	svcne	0x001f1f07
 800cb68:	1f1f1f1f 	svcne	0x001f1f1f
 800cb6c:	0d131f1f 	ldceq	15, cr1, [r3, #-124]	; 0xffffff84
 800cb70:	1fe0e01f 	svcne	0x00e0e01f
 800cb74:	1f16e0e0 	svcne	0x0016e0e0
 800cb78:	1f1f1fea 	svcne	0x001f1fea
 800cb7c:	e01b1d1f 	ands	r1, fp, pc, lsl sp
 800cb80:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cb84:	eceae0e3 	stcl	0, cr14, [sl], #908	; 0x38c
 800cb88:	e00ee0e0 	and	lr, lr, r0, ror #1
 800cb8c:	1ce0e0f9 	stclne	0, cr14, [r0], #996	; 0x3e4
 800cb90:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cb94:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cb98:	1f1f1ff6 	svcne	0x001f1ff6
 800cb9c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cba0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cba4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cba8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cbac:	1f1f1fe0 	svcne	0x001f1fe0
 800cbb0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cbb4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cbb8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cbbc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cbc0:	1f1f00e0 	svcne	0x001f00e0
 800cbc4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cbc8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cbcc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cbd0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cbd4:	1f1f1fe3 	svcne	0x001f1fe3
 800cbd8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cbdc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cbe0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cbe4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cbe8:	1f1f1fe0 	svcne	0x001f1fe0
 800cbec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cbf0:	1f0100e0 	svcne	0x000100e0
 800cbf4:	1f1f060a 	svcne	0x001f060a
 800cbf8:	e0e0e01d 	rsc	lr, r0, sp, lsl r0
 800cbfc:	e0e0f8e0 	rsc	pc, r0, r0, ror #17
 800cc00:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc04:	fde0e0e0 	stc2l	0, cr14, [r0, #896]!	; 0x380
 800cc08:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc0c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc10:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc14:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc18:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc1c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc20:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc24:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc28:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc2c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc30:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc34:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc38:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc3c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc40:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc44:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc48:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc4c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc50:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc54:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc58:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc5c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc60:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cc64:	00000000 	andeq	r0, r0, r0
 800cc68:	1f1f1fe0 	svcne	0x001f1fe0
 800cc6c:	1f1f1f1f 	svcne	0x001f1f1f
 800cc70:	1f1f1f1f 	svcne	0x001f1f1f
 800cc74:	1f1f1f1f 	svcne	0x001f1f1f
 800cc78:	1f1f1f1f 	svcne	0x001f1f1f
 800cc7c:	1f1f1fe0 	svcne	0x001f1fe0
 800cc80:	1f1f1f0f 	svcne	0x001f1f0f
 800cc84:	1f1f1f1f 	svcne	0x001f1f1f
 800cc88:	1f1f1f15 	svcne	0x001f1f15
 800cc8c:	1b1f1e1f 	blne	87d4510 <__flash_sram_init_src_addr+0x7c5830>
 800cc90:	1fff0ae0 	svcne	0x00ff0ae0
 800cc94:	041f1f00 	ldreq	r1, [pc], #-3840	; 800cc9c <INPUT_MATRIX+0x802c>
 800cc98:	1f1f1f1f 	svcne	0x001f1f1f
 800cc9c:	1f1f1f1f 	svcne	0x001f1f1f
 800cca0:	1ff8fe1f 	svcne	0x00f8fe1f
 800cca4:	1f1fe0e0 	svcne	0x001fe0e0
 800cca8:	091f1f1d 	ldmdbeq	pc, {r0, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 800ccac:	fa1e1d1f 	blx	8794130 <__flash_sram_init_src_addr+0x785450>
 800ccb0:	1f1ffc1f 	svcne	0x001ffc1f
 800ccb4:	00120df0 			; <UNDEFINED> instruction: 0x00120df0
 800ccb8:	1f17e0e0 	svcne	0x0017e0e0
 800ccbc:	1f1e1f03 	svcne	0x001e1f03
 800ccc0:	180d07e0 	stmdane	sp, {r5, r6, r7, r8, r9, sl}
 800ccc4:	e0010d06 	and	r0, r1, r6, lsl #26
 800ccc8:	1609f000 	strne	pc, [r9], -r0
 800cccc:	1fe0e0e0 	svcne	0x00e0e0e0
 800ccd0:	0af00d08 	beq	7c100f8 <__flash_size+0x7b900f8>
 800ccd4:	e610e0e0 	ldr	lr, [r0], -r0, ror #1
 800ccd8:	f2ea150a 	vabal.s32	<illegal reg q8.5>, d10, d10
 800ccdc:	fa08f2e0 	blx	8249864 <__flash_sram_init_src_addr+0x23ab84>
 800cce0:	031fe0e0 	tsteq	pc, #224	; 0xe0
 800cce4:	1ee00a1f 			; <UNDEFINED> instruction: 0x1ee00a1f
 800cce8:	170dfce0 	strne	pc, [sp, -r0, ror #25]
 800ccec:	e0e016e0 	rsc	r1, r0, r0, ror #13
 800ccf0:	fff6e6ea 			; <UNDEFINED> instruction: 0xfff6e6ea
 800ccf4:	000803e0 	andeq	r0, r8, r0, ror #7
 800ccf8:	10191fe0 	andsne	r1, r9, r0, ror #31
 800ccfc:	0b1f1fef 	bleq	87d4cc0 <__flash_sram_init_src_addr+0x7c5fe0>
 800cd00:	1f1f150e 	svcne	0x001f150e
 800cd04:	f91e1f1f 			; <UNDEFINED> instruction: 0xf91e1f1f
 800cd08:	1f1f1fe0 	svcne	0x001f1fe0
 800cd0c:	1fe0f2e0 	svcne	0x00e0f2e0
 800cd10:	ff1b1f1c 			; <UNDEFINED> instruction: 0xff1b1f1c
 800cd14:	1f1ffe1c 	svcne	0x001ffe1c
 800cd18:	19191f1f 	ldmdbne	r9, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}
 800cd1c:	1f1f1fe0 	svcne	0x001f1fe0
 800cd20:	1e1f1f1f 	mrcne	15, 0, r1, cr15, cr15, {0}
 800cd24:	1f1f1f1f 	svcne	0x001f1f1f
 800cd28:	1f1f1f1f 	svcne	0x001f1f1f
 800cd2c:	1f0d1f1f 	svcne	0x000d1f1f
 800cd30:	1f1f1fe0 	svcne	0x001f1fe0
 800cd34:	1f1f1f1f 	svcne	0x001f1f1f
 800cd38:	1f1f1f1f 	svcne	0x001f1f1f
 800cd3c:	1f1f1f1f 	svcne	0x001f1f1f
 800cd40:	1f1e191f 	svcne	0x001e191f
 800cd44:	1f1f1fe0 	svcne	0x001f1fe0
 800cd48:	1f1f1f1f 	svcne	0x001f1f1f
 800cd4c:	1f1f1f1f 	svcne	0x001f1f1f
 800cd50:	1f1f1f1f 	svcne	0x001f1f1f
 800cd54:	1f1f1f1f 	svcne	0x001f1f1f
 800cd58:	1f1f1fe0 	svcne	0x001f1fe0
 800cd5c:	1f1f1f1f 	svcne	0x001f1f1f
 800cd60:	1f1f1f1f 	svcne	0x001f1f1f
 800cd64:	1f1f1f1f 	svcne	0x001f1f1f
 800cd68:	1f1f131f 	svcne	0x001f131f
 800cd6c:	1f1f1fe0 	svcne	0x001f1fe0
 800cd70:	1f1f1f1f 	svcne	0x001f1f1f
 800cd74:	f2181f1f 	vrecps.f16	d1, d8, d15
 800cd78:	1cf41ff6 	ldclne	15, cr1, [r4], #984	; 0x3d8
 800cd7c:	1f1508ef 	svcne	0x001508ef
 800cd80:	1ff81fe0 	svcne	0x00f81fe0
 800cd84:	1ffae00c 	svcne	0x00fae00c
 800cd88:	e0f20de0 	rscs	r0, r2, r0, ror #27
 800cd8c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cd90:	1f1f1f1f 	svcne	0x001f1f1f
 800cd94:	e0e01ee0 	rsc	r1, r0, r0, ror #29
 800cd98:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cd9c:	e0e0fae0 	rsc	pc, r0, r0, ror #21
 800cda0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cda4:	1f1f1f1f 	svcne	0x001f1f1f
 800cda8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cdac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cdb0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cdb4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cdb8:	1f1f1f1f 	svcne	0x001f1f1f
 800cdbc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cdc0:	12e0e0e0 	rscne	lr, r0, #224	; 0xe0
 800cdc4:	e0e0ea00 	rsc	lr, r0, r0, lsl #20
 800cdc8:	1013e0e0 	andsne	lr, r3, r0, ror #1
 800cdcc:	1f1f1f1f 	svcne	0x001f1f1f
 800cdd0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cdd4:	efe0e0e0 	svc	0x00e0e0e0
 800cdd8:	e0e0e000 	rsc	lr, r0, r0
 800cddc:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 800cde0:	1f1f1f1f 	svcne	0x001f1f1f
 800cde4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cde8:	1f1f1ffc 	svcne	0x001f1ffc
 800cdec:	1f1f1f1f 	svcne	0x001f1f1f
 800cdf0:	01e0e019 	mvneq	lr, r9, lsl r0
 800cdf4:	f0e01fe0 			; <UNDEFINED> instruction: 0xf0e01fe0
 800cdf8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cdfc:	1ee0e0e0 	cdpne	0, 14, cr14, cr0, cr0, {7}
 800ce00:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ce04:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ce08:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ce0c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ce10:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ce14:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ce18:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ce1c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ce20:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ce24:	f8e0e0e0 			; <UNDEFINED> instruction: 0xf8e0e0e0
 800ce28:	e0e0e0e6 	rsc	lr, r0, r6, ror #1
 800ce2c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ce30:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ce34:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ce38:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ce3c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ce40:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ce44:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ce48:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ce4c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ce50:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ce54:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ce58:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ce5c:	00000000 	andeq	r0, r0, r0
 800ce60:	e0f0fee0 	rscs	pc, r0, r0, ror #29
 800ce64:	1f1f1f1f 	svcne	0x001f1f1f
 800ce68:	111f031f 	tstne	pc, pc, lsl r3	; <UNPREDICTABLE>
 800ce6c:	fc1f191f 	ldc2	9, cr1, [pc], {31}	; <UNPREDICTABLE>
 800ce70:	081ffff2 	ldmdaeq	pc, {r1, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
 800ce74:	fc18e0e0 	ldc2	0, cr14, [r8], {224}	; 0xe0
 800ce78:	1f091fe0 	svcne	0x00091fe0
 800ce7c:	101f1f1f 	andsne	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800ce80:	1f1f0a19 	svcne	0x001f0a19
 800ce84:	1004ea1f 	andne	lr, r4, pc, lsl sl
 800ce88:	1ff8e0e0 	svcne	0x00f8e0e0
 800ce8c:	f6fa1f00 			; <UNDEFINED> instruction: 0xf6fa1f00
 800ce90:	12f4e0f0 	rscsne	lr, r4, #240	; 0xf0
 800ce94:	e01f081e 	ands	r0, pc, lr, lsl r8	; <UNPREDICTABLE>
 800ce98:	f806e0e0 			; <UNDEFINED> instruction: 0xf806e0e0
 800ce9c:	1ff0eae0 	svcne	0x00f0eae0
 800cea0:	0bef1fe0 	bleq	7bd4e28 <__flash_size+0x7b54e28>
 800cea4:	e0e0e014 	rsc	lr, r0, r4, lsl r0
 800cea8:	e0fdfde0 	rscs	pc, sp, r0, ror #27
 800ceac:	e0f0e0e0 	rscs	lr, r0, r0, ror #1
 800ceb0:	1de0e0e0 	stclne	0, cr14, [r0, #896]!	; 0x380
 800ceb4:	01f9e6e3 	mvnseq	lr, r3, ror #13
 800ceb8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cebc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cec0:	e6e0e0e0 	strbt	lr, [r0], r0, ror #1
 800cec4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cec8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cecc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ced0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ced4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ced8:	f4e3e0e0 	vld1.8	{d30[7]}, [r3], r0
 800cedc:	e015e0e0 	ands	lr, r5, r0, ror #1
 800cee0:	e0e6e0e0 	rsc	lr, r6, r0, ror #1
 800cee4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cee8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ceec:	e0e00ce0 	rsc	r0, r0, r0, ror #25
 800cef0:	e3e0f2e0 	mvn	pc, #224, 4
 800cef4:	e00b08e0 	and	r0, fp, r0, ror #17
 800cef8:	fafde3e0 	blx	7f85e80 <__flash_size+0x7f05e80>
 800cefc:	e6ea1fe0 	strbt	r1, [sl], r0, ror #31
 800cf00:	e0f005e0 	rscs	r0, r0, r0, ror #11
 800cf04:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cf08:	e0e0e0ea 	rsc	lr, r0, sl, ror #1
 800cf0c:	1a19e3e0 	bne	8685e94 <__flash_sram_init_src_addr+0x6771b4>
 800cf10:	f206effc 	vrecps.f32	q7, q11, q14
 800cf14:	1f1f1fe0 	svcne	0x001f1fe0
 800cf18:	161f1f1f 	sadd16ne	r1, pc, pc	; <UNPREDICTABLE>
 800cf1c:	1f1f1f1f 	svcne	0x001f1f1f
 800cf20:	1f1f1f1f 	svcne	0x001f1f1f
 800cf24:	0dfde0e3 	ldcleq	0, cr14, [sp, #908]!	; 0x38c
 800cf28:	1f1f1fe0 	svcne	0x001f1fe0
 800cf2c:	1f1f1f1f 	svcne	0x001f1f1f
 800cf30:	1f1f1f1f 	svcne	0x001f1f1f
 800cf34:	1f1f1f1f 	svcne	0x001f1f1f
 800cf38:	1ffaea0f 	svcne	0x00faea0f
 800cf3c:	1f1f1fe0 	svcne	0x001f1fe0
 800cf40:	1f1f1f1f 	svcne	0x001f1f1f
 800cf44:	1f1f1f1f 	svcne	0x001f1f1f
 800cf48:	1f1f1f1f 	svcne	0x001f1f1f
 800cf4c:	1f1f16f8 	svcne	0x001f16f8
 800cf50:	071f1fe0 	ldreq	r1, [pc, -r0, ror #31]
 800cf54:	1f1f1f1f 	svcne	0x001f1f1f
 800cf58:	1f1f1f1f 	svcne	0x001f1f1f
 800cf5c:	1f0d131f 	svcne	0x000d131f
 800cf60:	0c1fe0e0 	ldceq	0, cr14, [pc], {224}	; 0xe0
 800cf64:	ea1f16e0 	b	87d2aec <__flash_sram_init_src_addr+0x7c3e0c>
 800cf68:	1f1f1f1f 	svcne	0x001f1f1f
 800cf6c:	e0e01b1d 	rsc	r1, r0, sp, lsl fp
 800cf70:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 800cf74:	f4eceae0 	vld3.32			; <UNDEFINED> instruction: 0xf4eceae0
 800cf78:	f9e00ee0 			; <UNDEFINED> instruction: 0xf9e00ee0
 800cf7c:	e01ce0e0 	ands	lr, ip, r0, ror #1
 800cf80:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cf84:	f6e0e0e0 			; <UNDEFINED> instruction: 0xf6e0e0e0
 800cf88:	1f1f1f1f 	svcne	0x001f1f1f
 800cf8c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cf90:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cf94:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cf98:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cf9c:	1f1f1f1f 	svcne	0x001f1f1f
 800cfa0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cfa4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cfa8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cfac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cfb0:	1f1f1f00 	svcne	0x001f1f00
 800cfb4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cfb8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cfbc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cfc0:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 800cfc4:	1f1f1f1f 	svcne	0x001f1f1f
 800cfc8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cfcc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cfd0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cfd4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cfd8:	1f1f1f1f 	svcne	0x001f1f1f
 800cfdc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cfe0:	0a1f0100 	beq	87cd3e8 <__flash_sram_init_src_addr+0x7be708>
 800cfe4:	1d1f1f06 	ldcne	15, cr1, [pc, #-24]	; 800cfd4 <INPUT_MATRIX+0x8364>
 800cfe8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cfec:	e0e0e0f8 	strd	lr, [r0], #8	; <UNPREDICTABLE>
 800cff0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cff4:	e0fde0e0 	rscs	lr, sp, r0, ror #1
 800cff8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800cffc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d000:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d004:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d008:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d00c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d010:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d014:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d018:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d01c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d020:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d024:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d028:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d02c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d030:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d034:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d038:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d03c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d040:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d044:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d048:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d04c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d050:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d054:	00000000 	andeq	r0, r0, r0
 800d058:	1f1f1f1f 	svcne	0x001f1f1f
 800d05c:	1f1f1f1f 	svcne	0x001f1f1f
 800d060:	1f1f1f1f 	svcne	0x001f1f1f
 800d064:	1f1f1f1f 	svcne	0x001f1f1f
 800d068:	1f1f1f1f 	svcne	0x001f1f1f
 800d06c:	0f1f1f1f 	svceq	0x001f1f1f
 800d070:	1f1f1f1f 	svcne	0x001f1f1f
 800d074:	151f1f1f 	ldrne	r1, [pc, #-3871]	; 800c15d <INPUT_MATRIX+0x74ed>
 800d078:	1f1f1f1f 	svcne	0x001f1f1f
 800d07c:	141b1f1e 	ldrne	r1, [fp], #-3870	; 0xfffff0e2
 800d080:	001fff0a 	andseq	pc, pc, sl, lsl #30
 800d084:	1f041f1f 	svcne	0x00041f1f
 800d088:	1f1f1f1f 	svcne	0x001f1f1f
 800d08c:	1f1f1f1f 	svcne	0x001f1f1f
 800d090:	0e1ff8fe 	mrceq	8, 0, APSR_nzcv, cr15, cr14, {7}
 800d094:	1d1f1fe0 	ldcne	15, cr1, [pc, #-896]	; 800cd1c <INPUT_MATRIX+0x80ac>
 800d098:	1f091f1f 	svcne	0x00091f1f
 800d09c:	1ffa1e1d 	svcne	0x00fa1e1d
 800d0a0:	f01f1ffc 			; <UNDEFINED> instruction: 0xf01f1ffc
 800d0a4:	0400120d 	streq	r1, [r0], #-525	; 0xfffffdf3
 800d0a8:	031f17e0 	tsteq	pc, #224, 14	; 0x3800000
 800d0ac:	e01f1e1f 	ands	r1, pc, pc, lsl lr	; <UNPREDICTABLE>
 800d0b0:	06180d07 	ldreq	r0, [r8], -r7, lsl #26
 800d0b4:	00e0010d 	rsceq	r0, r0, sp, lsl #2
 800d0b8:	0b1609f0 	bleq	858f880 <__flash_sram_init_src_addr+0x580ba0>
 800d0bc:	081fe0e0 	ldmdaeq	pc, {r5, r6, r7, sp, lr, pc}	; <UNPREDICTABLE>
 800d0c0:	e00af00d 	and	pc, sl, sp
 800d0c4:	0ae610e0 	beq	799144c <__flash_size+0x791144c>
 800d0c8:	e0f2ea15 	rscs	lr, r2, r5, lsl sl
 800d0cc:	16fa08f2 			; <UNDEFINED> instruction: 0x16fa08f2
 800d0d0:	1f031fe0 	svcne	0x00031fe0
 800d0d4:	e01ee00a 	ands	lr, lr, sl
 800d0d8:	e0170dfc 			; <UNDEFINED> instruction: 0xe0170dfc
 800d0dc:	eae0e016 	b	784513c <__flash_size+0x77c513c>
 800d0e0:	0bfff6e6 	bleq	800ac80 <INPUT_MATRIX+0x6010>
 800d0e4:	e0000803 	and	r0, r0, r3, lsl #16
 800d0e8:	ef10191f 	svc	0x0010191f
 800d0ec:	0e0b1f1f 	mcreq	15, 0, r1, cr11, cr15, {0}
 800d0f0:	1f1f1f15 	svcne	0x001f1f15
 800d0f4:	12f91e1f 	rscsne	r1, r9, #496	; 0x1f0
 800d0f8:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800d0fc:	1c1fe0f2 	ldcne	0, cr14, [pc], {242}	; 0xf2
 800d100:	1cff1b1f 	fldmiaxne	pc!, {d17-d31}	;@ Deprecated
 800d104:	1f1f1ffe 	svcne	0x001f1ffe
 800d108:	1319191f 	tstne	r9, #507904	; 0x7c000
 800d10c:	1f1f1f1f 	svcne	0x001f1f1f
 800d110:	1f1e1f1f 	svcne	0x001e1f1f
 800d114:	1f1f1f1f 	svcne	0x001f1f1f
 800d118:	1f1f1f1f 	svcne	0x001f1f1f
 800d11c:	1f1f0d1f 	svcne	0x001f0d1f
 800d120:	1f1f1f1f 	svcne	0x001f1f1f
 800d124:	1f1f1f1f 	svcne	0x001f1f1f
 800d128:	1f1f1f1f 	svcne	0x001f1f1f
 800d12c:	1f1f1f1f 	svcne	0x001f1f1f
 800d130:	1f1f1e19 	svcne	0x001f1e19
 800d134:	1f1f1f1f 	svcne	0x001f1f1f
 800d138:	1f1f1f1f 	svcne	0x001f1f1f
 800d13c:	1f1f1f1f 	svcne	0x001f1f1f
 800d140:	1f1f1f1f 	svcne	0x001f1f1f
 800d144:	1f1f1f1f 	svcne	0x001f1f1f
 800d148:	1f1f1f1f 	svcne	0x001f1f1f
 800d14c:	1f1f1f1f 	svcne	0x001f1f1f
 800d150:	1f1f1f1f 	svcne	0x001f1f1f
 800d154:	1f1f1f1f 	svcne	0x001f1f1f
 800d158:	1f1f1f13 	svcne	0x001f1f13
 800d15c:	1f1f1f1f 	svcne	0x001f1f1f
 800d160:	1f1f1f1f 	svcne	0x001f1f1f
 800d164:	f6f2181f 			; <UNDEFINED> instruction: 0xf6f2181f
 800d168:	ef1cf41f 	svc	0x001cf41f
 800d16c:	1f1f1508 	svcne	0x001f1508
 800d170:	0c1ff81f 	ldceq	8, cr15, [pc], {31}
 800d174:	e01ffae0 	ands	pc, pc, r0, ror #21
 800d178:	e0e0f20d 	rsc	pc, r0, sp, lsl #4
 800d17c:	1fe0e0e0 	svcne	0x00e0e0e0
 800d180:	1f1f1f1f 	svcne	0x001f1f1f
 800d184:	e0e0e01e 	rsc	lr, r0, lr, lsl r0
 800d188:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d18c:	e0e0e0fa 	strd	lr, [r0], #10	; <UNPREDICTABLE>
 800d190:	1fe0e0e0 	svcne	0x00e0e0e0
 800d194:	1f1f1f1f 	svcne	0x001f1f1f
 800d198:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d19c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d1a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d1a4:	1fe0e0e0 	svcne	0x00e0e0e0
 800d1a8:	1f1f1f1f 	svcne	0x001f1f1f
 800d1ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d1b0:	0012e0e0 	andseq	lr, r2, r0, ror #1
 800d1b4:	e0e0e0ea 	rsc	lr, r0, sl, ror #1
 800d1b8:	1f1013e0 	svcne	0x001013e0
 800d1bc:	1f1f1f1f 	svcne	0x001f1f1f
 800d1c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d1c4:	00efe0e0 	rsceq	lr, pc, r0, ror #1
 800d1c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d1cc:	1fe3e0e0 	svcne	0x00e3e0e0
 800d1d0:	1f1f1f1f 	svcne	0x001f1f1f
 800d1d4:	fce0e0e0 	stc2l	0, cr14, [r0], #896	; 0x380
 800d1d8:	1f1f1f1f 	svcne	0x001f1f1f
 800d1dc:	191f1f1f 	ldmdbne	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 800d1e0:	e001e0e0 	and	lr, r1, r0, ror #1
 800d1e4:	e0f0e01f 	rscs	lr, r0, pc, lsl r0
 800d1e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d1ec:	e01ee0e0 	ands	lr, lr, r0, ror #1
 800d1f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d1f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d1f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d1fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d200:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d204:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d208:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d20c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d210:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d214:	e6f8e0e0 	ldrbt	lr, [r8], r0, ror #1
 800d218:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d21c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d220:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d224:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d228:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d22c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d230:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d234:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d238:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d23c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d240:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d244:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d248:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d24c:	00000000 	andeq	r0, r0, r0
 800d250:	1fe0f0fe 	svcne	0x00e0f0fe
 800d254:	1f1f1f1f 	svcne	0x001f1f1f
 800d258:	1f111f03 	svcne	0x00111f03
 800d25c:	f2fc1f19 	vcvt.s32.f32	d17, d9, #4
 800d260:	16081fff 			; <UNDEFINED> instruction: 0x16081fff
 800d264:	e0fc18e0 	rscs	r1, ip, r0, ror #17
 800d268:	1f1f091f 	svcne	0x001f091f
 800d26c:	19101f1f 	ldmdbne	r0, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}
 800d270:	1f1f1f0a 	svcne	0x001f1f0a
 800d274:	031004ea 	tsteq	r0, #-369098752	; 0xea000000
 800d278:	001ff8e0 	andseq	pc, pc, r0, ror #17
 800d27c:	f0f6fa1f 			; <UNDEFINED> instruction: 0xf0f6fa1f
 800d280:	1e12f4e0 	cdpne	4, 1, cr15, cr2, cr0, {7}
 800d284:	e0e01f08 	rsc	r1, r0, r8, lsl #30
 800d288:	e0f806e0 	rscs	r0, r8, r0, ror #13
 800d28c:	e01ff0ea 	ands	pc, pc, sl, ror #1
 800d290:	140bef1f 	strne	lr, [fp], #-3871	; 0xfffff0e1
 800d294:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d298:	e0e0fdfd 	strd	pc, [r0], #221	; 0xdd	; <UNPREDICTABLE>
 800d29c:	e3e0f0e0 	mvn	pc, #224	; 0xe0
 800d2a0:	e31de0e0 	tst	sp, #224	; 0xe0
 800d2a4:	e001f9e6 	and	pc, r1, r6, ror #19
 800d2a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d2ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d2b0:	e0e6e0e0 	rsc	lr, r6, r0, ror #1
 800d2b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d2b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d2bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d2c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d2c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d2c8:	e0f4e3e0 	rscs	lr, r4, r0, ror #7
 800d2cc:	e0e015e0 	rsc	r1, r0, r0, ror #11
 800d2d0:	e0e0e6e0 	rsc	lr, r0, r0, ror #13
 800d2d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d2d8:	e6e0e0e0 	strbt	lr, [r0], r0, ror #1
 800d2dc:	e0e0e00c 	rsc	lr, r0, ip
 800d2e0:	e0e3e0f2 	strd	lr, [r3], #2	; <UNPREDICTABLE>
 800d2e4:	e0e00b08 	rsc	r0, r0, r8, lsl #22
 800d2e8:	e0fafde3 	rscs	pc, sl, r3, ror #27
 800d2ec:	e0e6ea1f 	rsc	lr, r6, pc, lsl sl
 800d2f0:	e0e0f005 	rsc	pc, r0, r5
 800d2f4:	eae0e0e0 	b	784567c <__flash_size+0x77c567c>
 800d2f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d2fc:	fc1a19e3 	ldc2	9, cr1, [sl], {227}	; 0xe3	; <UNPREDICTABLE>
 800d300:	f9f206ef 			; <UNDEFINED> instruction: 0xf9f206ef
 800d304:	1f1f1f1f 	svcne	0x001f1f1f
 800d308:	1f161f1f 	svcne	0x00161f1f
 800d30c:	1f1f1f1f 	svcne	0x001f1f1f
 800d310:	e31f1f1f 	tst	pc, #31, 30	; 0x7c
 800d314:	1f0dfde0 	svcne	0x000dfde0
 800d318:	1f1f1f1f 	svcne	0x001f1f1f
 800d31c:	1f1f1f1f 	svcne	0x001f1f1f
 800d320:	1f1f1f1f 	svcne	0x001f1f1f
 800d324:	0f1f1f1f 	svceq	0x001f1f1f
 800d328:	1f1ffaea 	svcne	0x001ffaea
 800d32c:	1f1f1f1f 	svcne	0x001f1f1f
 800d330:	1f1f1f1f 	svcne	0x001f1f1f
 800d334:	1f1f1f1f 	svcne	0x001f1f1f
 800d338:	f81f1f1f 			; <UNDEFINED> instruction: 0xf81f1f1f
 800d33c:	1f1f1f16 	svcne	0x001f1f16
 800d340:	1f071f1f 	svcne	0x00071f1f
 800d344:	1f1f1f1f 	svcne	0x001f1f1f
 800d348:	1f1f1f1f 	svcne	0x001f1f1f
 800d34c:	e01f0d13 	ands	r0, pc, r3, lsl sp	; <UNPREDICTABLE>
 800d350:	1f0c1fe0 	svcne	0x000c1fe0
 800d354:	1fea1f16 	svcne	0x00ea1f16
 800d358:	1d1f1f1f 	ldcne	15, cr1, [pc, #-124]	; 800d2e4 <INPUT_MATRIX+0x8674>
 800d35c:	e0e0e01b 	rsc	lr, r0, fp, lsl r0
 800d360:	e0e3e0e0 	rsc	lr, r3, r0, ror #1
 800d364:	f0f4ecea 			; <UNDEFINED> instruction: 0xf0f4ecea
 800d368:	e0f9e00e 	rscs	lr, r9, lr
 800d36c:	e0e01ce0 	rsc	r1, r0, r0, ror #25
 800d370:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d374:	1ff6e0e0 	svcne	0x00f6e0e0
 800d378:	1f1f1f1f 	svcne	0x001f1f1f
 800d37c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d380:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d384:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d388:	1fe0e0e0 	svcne	0x00e0e0e0
 800d38c:	1f1f1f1f 	svcne	0x001f1f1f
 800d390:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d394:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d398:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d39c:	00e0e0e0 	rsceq	lr, r0, r0, ror #1
 800d3a0:	1f1f1f1f 	svcne	0x001f1f1f
 800d3a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d3a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d3ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d3b0:	1fe3e0e0 	svcne	0x00e3e0e0
 800d3b4:	1f1f1f1f 	svcne	0x001f1f1f
 800d3b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d3bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d3c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d3c4:	1fe0e0e0 	svcne	0x00e0e0e0
 800d3c8:	f81f1f1f 			; <UNDEFINED> instruction: 0xf81f1f1f
 800d3cc:	00e0e0e0 	rsceq	lr, r0, r0, ror #1
 800d3d0:	060a1f01 	streq	r1, [sl], -r1, lsl #30
 800d3d4:	e01d1f1f 	ands	r1, sp, pc, lsl pc
 800d3d8:	f8e0e0e0 			; <UNDEFINED> instruction: 0xf8e0e0e0
 800d3dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d3e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d3e4:	e0e0fde0 	rsc	pc, r0, r0, ror #27
 800d3e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d3ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d3f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d3f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d3f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d3fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d400:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d404:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d408:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d40c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d410:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d414:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d418:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d41c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d420:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d424:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d428:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d42c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d430:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d434:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d438:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d43c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d440:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d444:	00000000 	andeq	r0, r0, r0
 800d448:	1f1f1f1f 	svcne	0x001f1f1f
 800d44c:	1f1f1f1f 	svcne	0x001f1f1f
 800d450:	1f1f1f1f 	svcne	0x001f1f1f
 800d454:	1f1f1f1f 	svcne	0x001f1f1f
 800d458:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800d45c:	1f0f1f1f 	svcne	0x000f1f1f
 800d460:	1f1f1f1f 	svcne	0x001f1f1f
 800d464:	1f151f1f 	svcne	0x00151f1f
 800d468:	1e1f1f1f 	mrcne	15, 0, r1, cr15, cr15, {0}
 800d46c:	e0141b1f 	ands	r1, r4, pc, lsl fp
 800d470:	1f001fff 	svcne	0x00001fff
 800d474:	1f1f041f 	svcne	0x001f041f
 800d478:	1f1f1f1f 	svcne	0x001f1f1f
 800d47c:	fe1f1f1f 	mrc2	15, 0, r1, cr15, cr15, {0}
 800d480:	e00e1ff8 	strd	r1, [lr], -r8
 800d484:	1f1d1f1f 	svcne	0x001d1f1f
 800d488:	1d1f091f 	vldrne.16	s0, [pc, #-62]	; 800d452 <INPUT_MATRIX+0x87e2>	; <UNPREDICTABLE>
 800d48c:	fc1ffa1e 	ldc2	10, cr15, [pc], {30}	; <UNPREDICTABLE>
 800d490:	0df01f1f 	ldcleq	15, cr1, [r0, #124]!	; 0x7c
 800d494:	e0040012 	and	r0, r4, r2, lsl r0
 800d498:	1f031f17 	svcne	0x00031f17
 800d49c:	07e01f1e 			; <UNDEFINED> instruction: 0x07e01f1e
 800d4a0:	0d06180d 	stceq	8, cr1, [r6, #-52]	; 0xffffffcc
 800d4a4:	f000e001 			; <UNDEFINED> instruction: 0xf000e001
 800d4a8:	e00b1609 	and	r1, fp, r9, lsl #12
 800d4ac:	0d081fe0 	stceq	15, cr1, [r8, #-896]	; 0xfffffc80
 800d4b0:	e0e00af0 	strd	r0, [r0], #160	; 0xa0	; <UNPREDICTABLE>
 800d4b4:	150ae610 	strne	lr, [sl, #-1552]	; 0xfffff9f0
 800d4b8:	f2e0f2ea 	vmlal.s32	<illegal reg q15.5>, d16, d10[1]
 800d4bc:	e016fa08 	ands	pc, r6, r8, lsl #20
 800d4c0:	0a1f031f 	beq	87ce144 <__flash_sram_init_src_addr+0x7bf464>
 800d4c4:	fce01ee0 	stc2l	14, cr1, [r0], #896	; 0x380
 800d4c8:	16e0170d 	strbtne	r1, [r0], sp, lsl #14
 800d4cc:	e6eae0e0 	strbt	lr, [sl], r0, ror #1
 800d4d0:	e00bfff6 	strd	pc, [fp], -r6
 800d4d4:	1fe00008 	svcne	0x00e00008
 800d4d8:	1fef1019 	svcne	0x00ef1019
 800d4dc:	150e0b1f 	strne	r0, [lr, #-2847]	; 0xfffff4e1
 800d4e0:	1f1f1f1f 	svcne	0x001f1f1f
 800d4e4:	e012f91e 	ands	pc, r2, lr, lsl r9	; <UNPREDICTABLE>
 800d4e8:	f2e01f1f 	vcvt.s32.f32	d17, d15, #32
 800d4ec:	1f1c1fe0 	svcne	0x001c1fe0
 800d4f0:	fe1cff1b 	mrc2	15, 0, pc, cr12, cr11, {0}
 800d4f4:	1f1f1f1f 	svcne	0x001f1f1f
 800d4f8:	e0131919 	ands	r1, r3, r9, lsl r9
 800d4fc:	1f1f1f1f 	svcne	0x001f1f1f
 800d500:	1f1f1e1f 	svcne	0x001f1e1f
 800d504:	1f1f1f1f 	svcne	0x001f1f1f
 800d508:	1f1f1f1f 	svcne	0x001f1f1f
 800d50c:	e01f1f0d 	ands	r1, pc, sp, lsl #30
 800d510:	1f1f1f1f 	svcne	0x001f1f1f
 800d514:	1f1f1f1f 	svcne	0x001f1f1f
 800d518:	1f1f1f1f 	svcne	0x001f1f1f
 800d51c:	191f1f1f 	ldmdbne	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 800d520:	e01f1f1e 	ands	r1, pc, lr, lsl pc	; <UNPREDICTABLE>
 800d524:	1f1f1f1f 	svcne	0x001f1f1f
 800d528:	1f1f1f1f 	svcne	0x001f1f1f
 800d52c:	1f1f1f1f 	svcne	0x001f1f1f
 800d530:	1f1f1f1f 	svcne	0x001f1f1f
 800d534:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800d538:	1f1f1f1f 	svcne	0x001f1f1f
 800d53c:	1f1f1f1f 	svcne	0x001f1f1f
 800d540:	1f1f1f1f 	svcne	0x001f1f1f
 800d544:	131f1f1f 	tstne	pc, #31, 30	; 0x7c
 800d548:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800d54c:	1f1f1f1f 	svcne	0x001f1f1f
 800d550:	1f1f1f1f 	svcne	0x001f1f1f
 800d554:	1ff6f218 	svcne	0x00f6f218
 800d558:	08ef1cf4 	stmiaeq	pc!, {r2, r4, r5, r6, r7, sl, fp, ip}^	; <UNPREDICTABLE>
 800d55c:	e01f1f15 	ands	r1, pc, r5, lsl pc	; <UNPREDICTABLE>
 800d560:	e00c1ff8 	strd	r1, [ip], -r8
 800d564:	0de01ffa 	stcleq	15, cr1, [r0, #1000]!	; 0x3e8
 800d568:	e0e0e0f2 	strd	lr, [r0], #2	; <UNPREDICTABLE>
 800d56c:	1f1fe0e0 	svcne	0x001fe0e0
 800d570:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800d574:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d578:	fae0e0e0 	blx	7845900 <__flash_size+0x77c5900>
 800d57c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d580:	1f1fe0e0 	svcne	0x001fe0e0
 800d584:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800d588:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d58c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d590:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d594:	1f1fe0e0 	svcne	0x001fe0e0
 800d598:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800d59c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d5a0:	ea0012e0 	b	8012128 <__flash_sram_init_src_addr+0x3448>
 800d5a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d5a8:	1f1f1013 	svcne	0x001f1013
 800d5ac:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800d5b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d5b4:	e000efe0 	and	lr, r0, r0, ror #31
 800d5b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d5bc:	1f1fe3e0 	svcne	0x001fe3e0
 800d5c0:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800d5c4:	1ffce0e0 	svcne	0x00fce0e0
 800d5c8:	1f1f1f1f 	svcne	0x001f1f1f
 800d5cc:	e0191f1f 	ands	r1, r9, pc, lsl pc
 800d5d0:	1fe001e0 	svcne	0x00e001e0
 800d5d4:	e0e0f0e0 	rsc	pc, r0, r0, ror #1
 800d5d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d5dc:	e0e01ee0 	rsc	r1, r0, r0, ror #29
 800d5e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d5e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d5e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d5ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d5f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d5f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d5f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d5fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d600:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d604:	e0e6f8e0 	rsc	pc, r6, r0, ror #17
 800d608:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d60c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d610:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d614:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d618:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d61c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d620:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d624:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d628:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d62c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d630:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d634:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d638:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d63c:	00000000 	andeq	r0, r0, r0
 800d640:	1f1fe0f0 	svcne	0x001fe0f0
 800d644:	031f1f1f 	tsteq	pc, #31, 30	; 0x7c
 800d648:	191f111f 	ldmdbne	pc, {r0, r1, r2, r3, r4, r8, ip}	; <UNPREDICTABLE>
 800d64c:	fff2fc1f 			; <UNDEFINED> instruction: 0xfff2fc1f
 800d650:	e016081f 	ands	r0, r6, pc, lsl r8
 800d654:	1fe0fc18 	svcne	0x00e0fc18
 800d658:	1f1f1f09 	svcne	0x001f1f09
 800d65c:	0a19101f 	beq	86516e0 <__flash_sram_init_src_addr+0x642a00>
 800d660:	ea1f1f1f 	b	87d52e4 <__flash_sram_init_src_addr+0x7c6604>
 800d664:	e0031004 	and	r1, r3, r4
 800d668:	1f001ff8 	svcne	0x00001ff8
 800d66c:	e0f0f6fa 	ldrsht	pc, [r0], #106	; 0x6a	; <UNPREDICTABLE>
 800d670:	081e12f4 	ldmdaeq	lr, {r2, r4, r5, r6, r7, r9, ip}
 800d674:	e0e0e01f 	rsc	lr, r0, pc, lsl r0
 800d678:	e0e0f806 	rsc	pc, r0, r6, lsl #16
 800d67c:	1fe01ff0 	svcne	0x00e01ff0
 800d680:	e0140bef 	ands	r0, r4, pc, ror #23
 800d684:	fde0e0e0 	stc2l	0, cr14, [r0, #896]!	; 0x380
 800d688:	e0e0e0fd 	strd	lr, [r0], #13	; <UNPREDICTABLE>
 800d68c:	e0e3e0f0 	strd	lr, [r3], #0	; <UNPREDICTABLE>
 800d690:	e6e31de0 	strbt	r1, [r3], r0, ror #27
 800d694:	e0e001f9 	strd	r0, [r0], #25	; <UNPREDICTABLE>
 800d698:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d69c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d6a0:	e0e0e6e0 	rsc	lr, r0, r0, ror #13
 800d6a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d6a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d6ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d6b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d6b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d6b8:	e0e0f4e3 	rsc	pc, r0, r3, ror #9
 800d6bc:	e0e0e015 	rsc	lr, r0, r5, lsl r0
 800d6c0:	e0e0e0e6 	rsc	lr, r0, r6, ror #1
 800d6c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d6c8:	e0e6e0e0 	rsc	lr, r6, r0, ror #1
 800d6cc:	f2e0e0e0 	vmla.i32	d30, d16, d0[1]
 800d6d0:	08e0e3e0 	stmiaeq	r0!, {r5, r6, r7, r8, r9, sp, lr, pc}^
 800d6d4:	e3e0e00b 	mvn	lr, #11
 800d6d8:	1fe0fafd 	svcne	0x00e0fafd
 800d6dc:	e0e0e6ea 	rsc	lr, r0, sl, ror #13
 800d6e0:	e0e0e0f0 	strd	lr, [r0], #0	; <UNPREDICTABLE>
 800d6e4:	e0eae0e0 	rsc	lr, sl, r0, ror #1
 800d6e8:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 800d6ec:	effc1a19 	svc	0x00fc1a19
 800d6f0:	e0f9f206 	rscs	pc, r9, r6, lsl #4
 800d6f4:	1f1f1f1f 	svcne	0x001f1f1f
 800d6f8:	1f1f161f 	svcne	0x001f161f
 800d6fc:	1f1f1f1f 	svcne	0x001f1f1f
 800d700:	e0e31f1f 	rsc	r1, r3, pc, lsl pc
 800d704:	e01f0dfd 			; <UNDEFINED> instruction: 0xe01f0dfd
 800d708:	1f1f1f1f 	svcne	0x001f1f1f
 800d70c:	1f1f1f1f 	svcne	0x001f1f1f
 800d710:	1f1f1f1f 	svcne	0x001f1f1f
 800d714:	ea0f1f1f 	b	83d5398 <__flash_sram_init_src_addr+0x3c66b8>
 800d718:	e01f1ffa 			; <UNDEFINED> instruction: 0xe01f1ffa
 800d71c:	1f1f1f1f 	svcne	0x001f1f1f
 800d720:	1f1f1f1f 	svcne	0x001f1f1f
 800d724:	1f1f1f1f 	svcne	0x001f1f1f
 800d728:	16f81f1f 	usatne	r1, #24, pc, lsl #30	; <UNPREDICTABLE>
 800d72c:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800d730:	1f1f071f 	svcne	0x001f071f
 800d734:	1f1f1f1f 	svcne	0x001f1f1f
 800d738:	131f1f1f 	tstne	pc, #31, 30	; 0x7c
 800d73c:	e0e01f0d 	rsc	r1, r0, sp, lsl #30
 800d740:	e01f0c1f 	ands	r0, pc, pc, lsl ip	; <UNPREDICTABLE>
 800d744:	1f1fea1f 	svcne	0x001fea1f
 800d748:	1b1d1f1f 	blne	87553cc <__flash_sram_init_src_addr+0x7466ec>
 800d74c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d750:	eae0e3e0 	b	78466d8 <__flash_size+0x77c66d8>
 800d754:	e0f0f4ec 	rscs	pc, r0, ip, ror #9
 800d758:	e0e0f9e0 	rsc	pc, r0, r0, ror #19
 800d75c:	e0e0e01c 	rsc	lr, r0, ip, lsl r0
 800d760:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d764:	1f1ff6e0 	svcne	0x001ff6e0
 800d768:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800d76c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d770:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d774:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d778:	1f1fe0e0 	svcne	0x001fe0e0
 800d77c:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800d780:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d784:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d788:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d78c:	1f00e0e0 	svcne	0x0000e0e0
 800d790:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800d794:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d798:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d79c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d7a0:	1f1fe3e0 	svcne	0x001fe3e0
 800d7a4:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800d7a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d7ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d7b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d7b4:	1f1fe0e0 	svcne	0x001fe0e0
 800d7b8:	e0f81f1f 	rscs	r1, r8, pc, lsl pc
 800d7bc:	0100e0e0 	smlatteq	r0, r0, r0, lr
 800d7c0:	1f060a1f 	svcne	0x00060a1f
 800d7c4:	e0e01d1f 	rsc	r1, r0, pc, lsl sp
 800d7c8:	e0f8e0e0 	rscs	lr, r8, r0, ror #1
 800d7cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d7d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d7d4:	e0e0e0fd 	strd	lr, [r0], #13	; <UNPREDICTABLE>
 800d7d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d7dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d7e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d7e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d7e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d7ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d7f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d7f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d7f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d7fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d800:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d804:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d808:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d80c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d810:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d814:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d818:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d81c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d820:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d824:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d828:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d82c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d830:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d834:	00000000 	andeq	r0, r0, r0
 800d838:	1f1f1f1f 	svcne	0x001f1f1f
 800d83c:	1f1f1f1f 	svcne	0x001f1f1f
 800d840:	1f1f1f1f 	svcne	0x001f1f1f
 800d844:	1f1f1f1f 	svcne	0x001f1f1f
 800d848:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800d84c:	1f1f0f1f 	svcne	0x001f0f1f
 800d850:	1f1f1f1f 	svcne	0x001f1f1f
 800d854:	1f1f151f 	svcne	0x001f151f
 800d858:	1f1e1f1f 	svcne	0x001e1f1f
 800d85c:	e0e0141b 	rsc	r1, r0, fp, lsl r4
 800d860:	1f1f001f 	svcne	0x001f001f
 800d864:	1f1f1f04 	svcne	0x001f1f04
 800d868:	1f1f1f1f 	svcne	0x001f1f1f
 800d86c:	f8fe1f1f 			; <UNDEFINED> instruction: 0xf8fe1f1f
 800d870:	e0e00e1f 	rsc	r0, r0, pc, lsl lr
 800d874:	1f1f1d1f 	svcne	0x001f1d1f
 800d878:	1e1d1f09 	cdpne	15, 1, cr1, cr13, cr9, {0}
 800d87c:	1ffc1ffa 	svcne	0x00fc1ffa
 800d880:	120df01f 	andne	pc, sp, #31
 800d884:	e0e00400 	rsc	r0, r0, r0, lsl #8
 800d888:	1e1f031f 	mrcne	3, 0, r0, cr15, cr15, {0}
 800d88c:	0d07e01f 	stceq	0, cr14, [r7, #-124]	; 0xffffff84
 800d890:	010d0618 	tsteq	sp, r8, lsl r6
 800d894:	09f000e0 	ldmibeq	r0!, {r5, r6, r7}^
 800d898:	e0e00b16 	rsc	r0, r0, r6, lsl fp
 800d89c:	f00d081f 			; <UNDEFINED> instruction: 0xf00d081f
 800d8a0:	10e0e00a 	rscne	lr, r0, sl
 800d8a4:	ea150ae6 	b	8550444 <__flash_sram_init_src_addr+0x541764>
 800d8a8:	08f2e0f2 	ldmeq	r2!, {r1, r4, r5, r6, r7, sp, lr, pc}^
 800d8ac:	e0e016fa 	strd	r1, [r0], #106	; 0x6a	; <UNPREDICTABLE>
 800d8b0:	e00a1f03 	and	r1, sl, r3, lsl #30
 800d8b4:	0dfce01e 	ldcleq	0, cr14, [ip, #120]!	; 0x78
 800d8b8:	e016e017 	ands	lr, r6, r7, lsl r0
 800d8bc:	f6e6eae0 			; <UNDEFINED> instruction: 0xf6e6eae0
 800d8c0:	e0e00bff 	strd	r0, [r0], #191	; 0xbf	; <UNPREDICTABLE>
 800d8c4:	191fe000 	ldmdbne	pc, {sp, lr, pc}	; <UNPREDICTABLE>
 800d8c8:	1f1fef10 	svcne	0x001fef10
 800d8cc:	1f150e0b 	svcne	0x00150e0b
 800d8d0:	1e1f1f1f 	mrcne	15, 0, r1, cr15, cr15, {0}
 800d8d4:	e0e012f9 	strd	r1, [r0], #41	; 0x29	; <UNPREDICTABLE>
 800d8d8:	e0f2e01f 	rscs	lr, r2, pc, lsl r0
 800d8dc:	1b1f1c1f 	blne	87d4960 <__flash_sram_init_src_addr+0x7c5c80>
 800d8e0:	1ffe1cff 	svcne	0x00fe1cff
 800d8e4:	191f1f1f 	ldmdbne	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 800d8e8:	e0e01319 	rsc	r1, r0, r9, lsl r3
 800d8ec:	1f1f1f1f 	svcne	0x001f1f1f
 800d8f0:	1f1f1f1e 	svcne	0x001f1f1e
 800d8f4:	1f1f1f1f 	svcne	0x001f1f1f
 800d8f8:	0d1f1f1f 	ldceq	15, cr1, [pc, #-124]	; 800d884 <INPUT_MATRIX+0x8c14>
 800d8fc:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800d900:	1f1f1f1f 	svcne	0x001f1f1f
 800d904:	1f1f1f1f 	svcne	0x001f1f1f
 800d908:	1f1f1f1f 	svcne	0x001f1f1f
 800d90c:	1e191f1f 	mrcne	15, 0, r1, cr9, cr15, {0}
 800d910:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800d914:	1f1f1f1f 	svcne	0x001f1f1f
 800d918:	1f1f1f1f 	svcne	0x001f1f1f
 800d91c:	1f1f1f1f 	svcne	0x001f1f1f
 800d920:	1f1f1f1f 	svcne	0x001f1f1f
 800d924:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800d928:	1f1f1f1f 	svcne	0x001f1f1f
 800d92c:	1f1f1f1f 	svcne	0x001f1f1f
 800d930:	1f1f1f1f 	svcne	0x001f1f1f
 800d934:	1f131f1f 	svcne	0x00131f1f
 800d938:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800d93c:	1f1f1f1f 	svcne	0x001f1f1f
 800d940:	181f1f1f 	ldmdane	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 800d944:	f41ff6f2 	pldw	[pc], #-1778	; 800d94c <INPUT_MATRIX+0x8cdc>
 800d948:	1508ef1c 	strne	lr, [r8, #-3868]	; 0xfffff0e4
 800d94c:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800d950:	fae00c1f 	blx	78109d4 <__flash_size+0x77909d4>
 800d954:	f20de01f 	vqadd.s8	d14, d13, d15
 800d958:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d95c:	1f1f1fe0 	svcne	0x001f1fe0
 800d960:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800d964:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d968:	e0fae0e0 	rscs	lr, sl, r0, ror #1
 800d96c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d970:	1f1f1fe0 	svcne	0x001f1fe0
 800d974:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800d978:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d97c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d980:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d984:	1f1f1fe0 	svcne	0x001f1fe0
 800d988:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800d98c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d990:	e0ea0012 	rsc	r0, sl, r2, lsl r0
 800d994:	13e0e0e0 	mvnne	lr, #224	; 0xe0
 800d998:	1f1f1f10 	svcne	0x001f1f10
 800d99c:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800d9a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d9a4:	e0e000ef 	rsc	r0, r0, pc, ror #1
 800d9a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d9ac:	1f1f1fe3 	svcne	0x001f1fe3
 800d9b0:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800d9b4:	1f1ffce0 	svcne	0x001ffce0
 800d9b8:	1f1f1f1f 	svcne	0x001f1f1f
 800d9bc:	e0e0191f 	rsc	r1, r0, pc, lsl r9
 800d9c0:	e01fe001 	ands	lr, pc, r1
 800d9c4:	e0e0e0f0 	strd	lr, [r0], #0	; <UNPREDICTABLE>
 800d9c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d9cc:	e0e0e01e 	rsc	lr, r0, lr, lsl r0
 800d9d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d9d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d9d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d9dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d9e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d9e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d9e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d9ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d9f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d9f4:	e0e0e6f8 	strd	lr, [r0], #104	; 0x68	; <UNPREDICTABLE>
 800d9f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800d9fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800da00:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800da04:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800da08:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800da0c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800da10:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800da14:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800da18:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800da1c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800da20:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800da24:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800da28:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800da2c:	00000000 	andeq	r0, r0, r0
 800da30:	f2e0e0e0 	vmla.i32	d30, d16, d0[1]
 800da34:	1a1f1f1f 	bne	87d56b8 <__flash_sram_init_src_addr+0x7c69d8>
 800da38:	1ee01f1f 	mcrne	15, 7, r1, cr0, cr15, {0}
 800da3c:	1f161f1f 	svcne	0x00161f1f
 800da40:	1dea1f1f 	stclne	15, cr1, [sl, #124]!	; 0x7c
 800da44:	18e0e0e0 	stmiane	r0!, {r5, r6, r7, sp, lr, pc}^
 800da48:	1f0b1fe0 	svcne	0x000b1fe0
 800da4c:	0c1fe013 	ldceq	0, cr14, [pc], {19}
 800da50:	1f1a1f1f 	svcne	0x001a1f1f
 800da54:	e016f614 	ands	pc, r6, r4, lsl r6	; <UNPREDICTABLE>
 800da58:	1ff0e0e0 	svcne	0x00f0e0e0
 800da5c:	051e000a 	ldreq	r0, [lr, #-10]
 800da60:	0819e0fd 	ldmdaeq	r9, {r0, r2, r3, r4, r5, r6, r7, sp, lr, pc}
 800da64:	0401ea03 	streq	lr, [r1], #-2563	; 0xfffff5fd
 800da68:	e0e3e0e0 	rsc	lr, r3, r0, ror #1
 800da6c:	fa01e0e0 	blx	8085df4 <__flash_sram_init_src_addr+0x77114>
 800da70:	031ffe09 	tsteq	pc, #9, 28	; 0x90	; <UNPREDICTABLE>
 800da74:	e0e016e0 	rsc	r1, r0, r0, ror #13
 800da78:	e0f9e0e0 	rscs	lr, r9, r0, ror #1
 800da7c:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 800da80:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800da84:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800da88:	e3e0f4e0 	mvn	pc, #224, 8	; 0xe0000000
 800da8c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800da90:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800da94:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800da98:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800da9c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800daa0:	e0e0e0f6 	strd	lr, [r0], #6	; <UNPREDICTABLE>
 800daa4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800daa8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800daac:	eae0e0e0 	b	7845e34 <__flash_size+0x77c5e34>
 800dab0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dab4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dab8:	e014f2e0 	ands	pc, r4, r0, ror #5
 800dabc:	1ffae0e0 	svcne	0x00fae0e0
 800dac0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dac4:	e0ece01f 	rsc	lr, ip, pc, lsl r0
 800dac8:	0700e3e0 	streq	lr, [r0, -r0, ror #7]
 800dacc:	051ae317 	ldreq	lr, [sl, #-791]	; 0xfffffce9
 800dad0:	e31fe0e0 	tst	pc, #224	; 0xe0
 800dad4:	ece00810 	stcl	8, cr0, [r0], #64	; 0x40
 800dad8:	e315e00c 	tst	r5, #12
 800dadc:	e00fe30d 	and	lr, pc, sp, lsl #6
 800dae0:	03f0091f 	mvnseq	r0, #507904	; 0x7c000
 800dae4:	1f1fe0e0 	svcne	0x001fe0e0
 800dae8:	1f1f1f1f 	svcne	0x001f1f1f
 800daec:	1f1f1f1f 	svcne	0x001f1f1f
 800daf0:	1f1f1f1f 	svcne	0x001f1f1f
 800daf4:	0f050d1f 	svceq	0x00050d1f
 800daf8:	1f1fe0e0 	svcne	0x001fe0e0
 800dafc:	1f1f1f1f 	svcne	0x001f1f1f
 800db00:	1f1f1f1f 	svcne	0x001f1f1f
 800db04:	1f1f1f1f 	svcne	0x001f1f1f
 800db08:	0fe31f1f 	svceq	0x00e31f1f
 800db0c:	1f1fe0e0 	svcne	0x001fe0e0
 800db10:	1f1f1f1f 	svcne	0x001f1f1f
 800db14:	1f1f1f1f 	svcne	0x001f1f1f
 800db18:	1f1f1f1f 	svcne	0x001f1f1f
 800db1c:	19e00a1f 	stmibne	r0!, {r0, r1, r2, r3, r4, r9, fp}^
 800db20:	1f1fe0e0 	svcne	0x001fe0e0
 800db24:	1f1f1f15 	svcne	0x001f1f15
 800db28:	1f1f1f1f 	svcne	0x001f1f1f
 800db2c:	1b1f191a 	blne	87d3f9c <__flash_sram_init_src_addr+0x7c52bc>
 800db30:	1fece01f 	svcne	0x00ece01f
 800db34:	1010e0e0 	andsne	lr, r0, r0, ror #1
 800db38:	0e1f1514 	mrceq	5, 0, r1, cr15, cr4, {0}
 800db3c:	f81b0b1f 			; <UNDEFINED> instruction: 0xf81b0b1f
 800db40:	e0e0e3e0 	rsc	lr, r0, r0, ror #7
 800db44:	f9e0e0e0 			; <UNDEFINED> instruction: 0xf9e0e0e0
 800db48:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800db4c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800db50:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800db54:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800db58:	1f1f1fe0 	svcne	0x001f1fe0
 800db5c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800db60:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800db64:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800db68:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800db6c:	1f1f1fe0 	svcne	0x001f1fe0
 800db70:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800db74:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800db78:	e0e0f6e0 	rsc	pc, r0, r0, ror #13
 800db7c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800db80:	1f1f1fe0 	svcne	0x001f1fe0
 800db84:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800db88:	00e0e0e0 	rsceq	lr, r0, r0, ror #1
 800db8c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800db90:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800db94:	1f1f1eea 	svcne	0x001f1eea
 800db98:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800db9c:	eae0e0e0 	b	7845f24 <__flash_size+0x77c5f24>
 800dba0:	e0e006e0 	rsc	r0, r0, r0, ror #13
 800dba4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dba8:	ef1f1fe0 	svc	0x001f1fe0
 800dbac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dbb0:	f9e0e0e0 			; <UNDEFINED> instruction: 0xf9e0e0e0
 800dbb4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dbb8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dbbc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dbc0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dbc4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dbc8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dbcc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dbd0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dbd4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dbd8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dbdc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dbe0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dbe4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dbe8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dbec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dbf0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dbf4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dbf8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dbfc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dc00:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dc04:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dc08:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dc0c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dc10:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dc14:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dc18:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dc1c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dc20:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dc24:	00000000 	andeq	r0, r0, r0
 800dc28:	1f0d1fe0 	svcne	0x000d1fe0
 800dc2c:	1f1f1f1f 	svcne	0x001f1f1f
 800dc30:	1f1f1d1f 	svcne	0x001f1d1f
 800dc34:	1f1f1f1f 	svcne	0x001f1f1f
 800dc38:	181f1f1f 	ldmdane	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 800dc3c:	161f1fe0 	ldrne	r1, [pc], -r0, ror #31
 800dc40:	1f1f1f1f 	svcne	0x001f1f1f
 800dc44:	1f1f1f1f 	svcne	0x001f1f1f
 800dc48:	1f1f1f1f 	svcne	0x001f1f1f
 800dc4c:	0d121f1f 	ldceq	15, cr1, [r2, #-124]	; 0xffffff84
 800dc50:	1f1f1fe0 	svcne	0x001f1fe0
 800dc54:	1f1f1f1f 	svcne	0x001f1f1f
 800dc58:	001f1f1f 	andseq	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800dc5c:	1f151a1f 	svcne	0x00151a1f
 800dc60:	1f1f0dfa 	svcne	0x001f0dfa
 800dc64:	1f1fe0e0 	svcne	0x001fe0e0
 800dc68:	1f1f1f18 	svcne	0x001f1f18
 800dc6c:	fc0f1f05 	stc2	15, cr1, [pc], {5}
 800dc70:	e31f1209 	tst	pc, #-1879048192	; 0x90000000
 800dc74:	17f40019 			; <UNDEFINED> instruction: 0x17f40019
 800dc78:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dc7c:	e0e0140e 	rsc	r1, r0, lr, lsl #8
 800dc80:	03f0e6f4 	mvnseq	lr, #244, 12	; 0xf400000
 800dc84:	e0e0ff13 	rsc	pc, r0, r3, lsl pc	; <UNPREDICTABLE>
 800dc88:	00fae3ea 	rscseq	lr, sl, sl, ror #7
 800dc8c:	e0e3e0e0 	rsc	lr, r3, r0, ror #1
 800dc90:	e0e0f60d 	rsc	pc, r0, sp, lsl #12
 800dc94:	ec17e3e0 	ldc	3, cr14, [r7], {224}	; 0xe0
 800dc98:	e0e0fef0 	strd	pc, [r0], #224	; 0xe0	; <UNPREDICTABLE>
 800dc9c:	f411eae0 			; <UNDEFINED> instruction: 0xf411eae0
 800dca0:	1be0e0e0 	blne	7846028 <__flash_size+0x77c6028>
 800dca4:	1ffe1a12 	svcne	0x00fe1a12
 800dca8:	141e1f01 	ldrne	r1, [lr], #-3841	; 0xfffff0ff
 800dcac:	180d13f8 	stmdane	sp, {r3, r4, r5, r6, r7, r8, r9, ip}
 800dcb0:	ef041c1f 	svc	0x00041c1f
 800dcb4:	1c1f1fe0 	ldcne	15, cr1, [pc], {224}	; 0xe0
 800dcb8:	08e01914 	stmiaeq	r0!, {r2, r4, r8, fp, ip}^
 800dcbc:	0f071f1f 	svceq	0x00071f1f
 800dcc0:	1f1fe308 	svcne	0x001fe308
 800dcc4:	0b1a1f1f 	bleq	8695948 <__flash_sram_init_src_addr+0x686c68>
 800dcc8:	1f1f1fe0 	svcne	0x001f1fe0
 800dccc:	1fe01f1c 	svcne	0x00e01f1c
 800dcd0:	141fe3f4 	ldrne	lr, [pc], #-1012	; 800dcd8 <INPUT_MATRIX+0x9068>
 800dcd4:	1f1f0c17 	svcne	0x001f0c17
 800dcd8:	1f1e0a1c 	svcne	0x001e0a1c
 800dcdc:	1f1f1fe0 	svcne	0x001f1fe0
 800dce0:	1a1f1f1f 	bne	87d5964 <__flash_sram_init_src_addr+0x7c6c84>
 800dce4:	1f1f1f1f 	svcne	0x001f1f1f
 800dce8:	1f1f1f1f 	svcne	0x001f1f1f
 800dcec:	1f1f1f1f 	svcne	0x001f1f1f
 800dcf0:	1f1f1fe0 	svcne	0x001f1fe0
 800dcf4:	1f1f1f1f 	svcne	0x001f1f1f
 800dcf8:	1f1f1f1f 	svcne	0x001f1f1f
 800dcfc:	1f1f1f1f 	svcne	0x001f1f1f
 800dd00:	1f1f1c1f 	svcne	0x001f1c1f
 800dd04:	1f1f1fe0 	svcne	0x001f1fe0
 800dd08:	1f1f1f1f 	svcne	0x001f1f1f
 800dd0c:	1f1f1f1f 	svcne	0x001f1f1f
 800dd10:	1f1f1f1f 	svcne	0x001f1f1f
 800dd14:	1f1f1f1f 	svcne	0x001f1f1f
 800dd18:	1f1f1fe0 	svcne	0x001f1fe0
 800dd1c:	1f1f1f1f 	svcne	0x001f1f1f
 800dd20:	1f1f1f1f 	svcne	0x001f1f1f
 800dd24:	1f1f1f1f 	svcne	0x001f1f1f
 800dd28:	1f1f1f1f 	svcne	0x001f1f1f
 800dd2c:	1f1f1fe0 	svcne	0x001f1fe0
 800dd30:	1f1f1f1f 	svcne	0x001f1f1f
 800dd34:	f61f1f1f 			; <UNDEFINED> instruction: 0xf61f1f1f
 800dd38:	e0e01fe0 	rsc	r1, r0, r0, ror #31
 800dd3c:	1f16e014 	svcne	0x0016e014
 800dd40:	e0f81fe0 	rscs	r1, r8, r0, ror #31
 800dd44:	1fe0e01f 	svcne	0x00e0e01f
 800dd48:	e0e0f9e0 	rsc	pc, r0, r0, ror #19
 800dd4c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dd50:	1f1f1f1f 	svcne	0x001f1f1f
 800dd54:	e0e0f4e0 	rsc	pc, r0, r0, ror #9
 800dd58:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dd5c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dd60:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dd64:	1f1f1fe0 	svcne	0x001f1fe0
 800dd68:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dd6c:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 800dd70:	e0e0ef08 	rsc	lr, r0, r8, lsl #30
 800dd74:	fce0e0e0 	stc2l	0, cr14, [r0], #896	; 0x380
 800dd78:	1f1f1f18 	svcne	0x001f1f18
 800dd7c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dd80:	1fe0e0e0 	svcne	0x00e0e0e0
 800dd84:	e0e0e0f6 	strd	lr, [r0], #6	; <UNPREDICTABLE>
 800dd88:	09e6e0e0 	stmibeq	r6!, {r5, r6, r7, sp, lr, pc}^
 800dd8c:	1f1f1f1f 	svcne	0x001f1f1f
 800dd90:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dd94:	16e0e0e0 	strbtne	lr, [r0], r0, ror #1
 800dd98:	e0e0e0ec 	rsc	lr, r0, ip, ror #1
 800dd9c:	0ee0e0e0 	cdpeq	0, 14, cr14, cr0, cr0, {7}
 800dda0:	1f1f1f0e 	svcne	0x001f1f0e
 800dda4:	e000e0e0 	and	lr, r0, r0, ror #1
 800dda8:	1ff4e0e0 	svcne	0x00f4e0e0
 800ddac:	e0e0e0fc 	strd	lr, [r0], #12	; <UNPREDICTABLE>
 800ddb0:	e0e0e0fa 	strd	lr, [r0], #10	; <UNPREDICTABLE>
 800ddb4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ddb8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ddbc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ddc0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ddc4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ddc8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ddcc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ddd0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ddd4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ddd8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dddc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dde0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dde4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dde8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ddec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ddf0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ddf4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ddf8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ddfc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800de00:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800de04:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800de08:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800de0c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800de10:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800de14:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800de18:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800de1c:	00000000 	andeq	r0, r0, r0
 800de20:	1ff2e0e0 	svcne	0x00f2e0e0
 800de24:	1f1a1f1f 	svcne	0x001a1f1f
 800de28:	1f1ee01f 	svcne	0x001ee01f
 800de2c:	1f1f161f 	svcne	0x001f161f
 800de30:	111dea1f 	tstne	sp, pc, lsl sl
 800de34:	e018e0e0 	ands	lr, r8, r0, ror #1
 800de38:	131f0b1f 	tstne	pc, #31744	; 0x7c00
 800de3c:	1f0c1fe0 	svcne	0x000c1fe0
 800de40:	141f1a1f 	ldrne	r1, [pc], #-2591	; 800de48 <INPUT_MATRIX+0x91d8>
 800de44:	f2e016f6 			; <UNDEFINED> instruction: 0xf2e016f6
 800de48:	0a1ff0e0 	beq	880a1d0 <__flash_sram_init_src_addr+0x7fb4f0>
 800de4c:	fd051e00 	stc2	14, cr1, [r5, #-0]
 800de50:	030819e0 	movweq	r1, #35296	; 0x89e0
 800de54:	e00401ea 	and	r0, r4, sl, ror #3
 800de58:	e3e0e3e0 	mvn	lr, #224, 6	; 0x80000003
 800de5c:	09fa01e0 	ldmibeq	sl!, {r5, r6, r7, r8}^
 800de60:	e0031ffe 	strd	r1, [r3], -lr
 800de64:	e0e0e016 	rsc	lr, r0, r6, lsl r0
 800de68:	e0e0f9e0 	rsc	pc, r0, r0, ror #19
 800de6c:	fde3e0e0 	stc2l	0, cr14, [r3, #896]!	; 0x380
 800de70:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800de74:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800de78:	e0e3e0f4 	strd	lr, [r3], #4	; <UNPREDICTABLE>
 800de7c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800de80:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800de84:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800de88:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800de8c:	f6e0e0e0 			; <UNDEFINED> instruction: 0xf6e0e0e0
 800de90:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800de94:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800de98:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800de9c:	e0eae0e0 	rsc	lr, sl, r0, ror #1
 800dea0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dea4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dea8:	e0e014f2 	strd	r1, [r0], #66	; 0x42	; <UNPREDICTABLE>
 800deac:	e01ffae0 	ands	pc, pc, r0, ror #21
 800deb0:	1fe0e0e0 	svcne	0x00e0e0e0
 800deb4:	e0e0ece0 	rsc	lr, r0, r0, ror #25
 800deb8:	170700e3 	strne	r0, [r7, -r3, ror #1]
 800debc:	e0051ae3 	and	r1, r5, r3, ror #21
 800dec0:	10e31fe0 	rscne	r1, r3, r0, ror #31
 800dec4:	0cece008 	stcleq	0, cr14, [ip], #32
 800dec8:	0de315e0 	cfstr64eq	mvdx1, [r3, #896]!	; 0x380
 800decc:	1fe00fe3 	svcne	0x00e00fe3
 800ded0:	f803f009 			; <UNDEFINED> instruction: 0xf803f009
 800ded4:	1f1f1fe0 	svcne	0x001f1fe0
 800ded8:	1f1f1f1f 	svcne	0x001f1f1f
 800dedc:	1f1f1f1f 	svcne	0x001f1f1f
 800dee0:	1f1f1f1f 	svcne	0x001f1f1f
 800dee4:	1f0f050d 	svcne	0x000f050d
 800dee8:	1f1f1fe0 	svcne	0x001f1fe0
 800deec:	1f1f1f1f 	svcne	0x001f1f1f
 800def0:	1f1f1f1f 	svcne	0x001f1f1f
 800def4:	1f1f1f1f 	svcne	0x001f1f1f
 800def8:	1b0fe31f 	blne	8406b7c <__flash_sram_init_src_addr+0x3f7e9c>
 800defc:	1f1f1fe0 	svcne	0x001f1fe0
 800df00:	1f1f1f1f 	svcne	0x001f1f1f
 800df04:	1f1f1f1f 	svcne	0x001f1f1f
 800df08:	1f1f1f1f 	svcne	0x001f1f1f
 800df0c:	0619e00a 	ldreq	lr, [r9], -sl
 800df10:	151f1fe0 	ldrne	r1, [pc, #-4064]	; 800cf38 <INPUT_MATRIX+0x82c8>
 800df14:	1f1f1f1f 	svcne	0x001f1f1f
 800df18:	1a1f1f1f 	bne	87d5b9c <__flash_sram_init_src_addr+0x7c6ebc>
 800df1c:	1f1b1f19 	svcne	0x001b1f19
 800df20:	1f1fece0 	svcne	0x001fece0
 800df24:	141010e0 	ldrne	r1, [r0], #-224	; 0xffffff20
 800df28:	1f0e1f15 	svcne	0x000e1f15
 800df2c:	e0f81b0b 	rscs	r1, r8, fp, lsl #22
 800df30:	e0e0e0e3 	rsc	lr, r0, r3, ror #1
 800df34:	1ff9e0e0 	svcne	0x00f9e0e0
 800df38:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800df3c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800df40:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800df44:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800df48:	1f1f1f1f 	svcne	0x001f1f1f
 800df4c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800df50:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800df54:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800df58:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800df5c:	1f1f1f1f 	svcne	0x001f1f1f
 800df60:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800df64:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800df68:	e0e0e0f6 	strd	lr, [r0], #6	; <UNPREDICTABLE>
 800df6c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800df70:	1f1f1f1f 	svcne	0x001f1f1f
 800df74:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800df78:	e000e0e0 	and	lr, r0, r0, ror #1
 800df7c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800df80:	eae0e0e0 	b	7846308 <__flash_size+0x77c6308>
 800df84:	171f1f1e 			; <UNDEFINED> instruction: 0x171f1f1e
 800df88:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800df8c:	e0eae0e0 	rsc	lr, sl, r0, ror #1
 800df90:	e0e0e006 	rsc	lr, r0, r6
 800df94:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800df98:	f6ef1f1f 			; <UNDEFINED> instruction: 0xf6ef1f1f
 800df9c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dfa0:	e0f9e0e0 	rscs	lr, r9, r0, ror #1
 800dfa4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dfa8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dfac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dfb0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dfb4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dfb8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dfbc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dfc0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dfc4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dfc8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dfcc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dfd0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dfd4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dfd8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dfdc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dfe0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dfe4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dfe8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dfec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dff0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dff4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dff8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800dffc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e000:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e004:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e008:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e00c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e010:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e014:	00000000 	andeq	r0, r0, r0
 800e018:	1f1f0d1f 	svcne	0x001f0d1f
 800e01c:	1f1f1f1f 	svcne	0x001f1f1f
 800e020:	1f1f1f1d 	svcne	0x001f1f1d
 800e024:	1f1f1f1f 	svcne	0x001f1f1f
 800e028:	1f181f1f 	svcne	0x00181f1f
 800e02c:	1f161f1f 	svcne	0x00161f1f
 800e030:	1f1f1f1f 	svcne	0x001f1f1f
 800e034:	1f1f1f1f 	svcne	0x001f1f1f
 800e038:	1f1f1f1f 	svcne	0x001f1f1f
 800e03c:	1f0d121f 	svcne	0x000d121f
 800e040:	1f1f1f1f 	svcne	0x001f1f1f
 800e044:	1f1f1f1f 	svcne	0x001f1f1f
 800e048:	1f001f1f 	svcne	0x00001f1f
 800e04c:	fa1f151a 	blx	87d34bc <__flash_sram_init_src_addr+0x7c47dc>
 800e050:	1f1f1f0d 	svcne	0x001f1f0d
 800e054:	181f1fe0 	ldmdane	pc, {r5, r6, r7, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
 800e058:	051f1f1f 	ldreq	r1, [pc, #-3871]	; 800d141 <INPUT_MATRIX+0x84d1>
 800e05c:	09fc0f1f 	ldmibeq	ip!, {r0, r1, r2, r3, r4, r8, r9, sl, fp}^
 800e060:	19e31f12 	stmibne	r3!, {r1, r4, r8, r9, sl, fp, ip}^
 800e064:	1d17f400 	cfldrsne	mvf15, [r7, #-0]
 800e068:	0ee0e0e0 	cdpeq	0, 14, cr14, cr0, cr0, {7}
 800e06c:	f4e0e014 	vld1.8			; <UNDEFINED> instruction: 0xf4e0e014
 800e070:	1303f0e6 	movwne	pc, #12518	; 0x30e6	; <UNPREDICTABLE>
 800e074:	eae0e0ff 	b	7846478 <__flash_size+0x77c6478>
 800e078:	f800fae3 			; <UNDEFINED> instruction: 0xf800fae3
 800e07c:	0de0e3e0 	stcleq	3, cr14, [r0, #896]!	; 0x380
 800e080:	e0e0e0f6 	strd	lr, [r0], #6	; <UNPREDICTABLE>
 800e084:	f0ec17e3 			; <UNDEFINED> instruction: 0xf0ec17e3
 800e088:	e0e0e0fe 	strd	lr, [r0], #14	; <UNPREDICTABLE>
 800e08c:	00f411ea 	rscseq	r1, r4, sl, ror #3
 800e090:	121be0e0 	andsne	lr, fp, #224	; 0xe0
 800e094:	011ffe1a 	tsteq	pc, sl, lsl lr	; <UNPREDICTABLE>
 800e098:	f8141e1f 			; <UNDEFINED> instruction: 0xf8141e1f
 800e09c:	1f180d13 	svcne	0x00180d13
 800e0a0:	ffef041c 			; <UNDEFINED> instruction: 0xffef041c
 800e0a4:	141c1f1f 	ldrne	r1, [ip], #-3871	; 0xfffff0e1
 800e0a8:	1f08e019 	svcne	0x0008e019
 800e0ac:	080f071f 	stmdaeq	pc, {r0, r1, r2, r3, r4, r8, r9, sl}	; <UNPREDICTABLE>
 800e0b0:	1f1f1fe3 	svcne	0x001f1fe3
 800e0b4:	100b1a1f 	andne	r1, fp, pc, lsl sl
 800e0b8:	1c1f1f1f 	ldcne	15, cr1, [pc], {31}
 800e0bc:	f41fe01f 			; <UNDEFINED> instruction: 0xf41fe01f
 800e0c0:	17141fe3 	ldrne	r1, [r4, -r3, ror #31]
 800e0c4:	1c1f1f0c 	ldcne	15, cr1, [pc], {12}
 800e0c8:	191f1e0a 	ldmdbne	pc, {r1, r3, r9, sl, fp, ip}	; <UNPREDICTABLE>
 800e0cc:	1f1f1f1f 	svcne	0x001f1f1f
 800e0d0:	1f1a1f1f 	svcne	0x001a1f1f
 800e0d4:	1f1f1f1f 	svcne	0x001f1f1f
 800e0d8:	1f1f1f1f 	svcne	0x001f1f1f
 800e0dc:	1f1f1f1f 	svcne	0x001f1f1f
 800e0e0:	1f1f1f1f 	svcne	0x001f1f1f
 800e0e4:	1f1f1f1f 	svcne	0x001f1f1f
 800e0e8:	1f1f1f1f 	svcne	0x001f1f1f
 800e0ec:	1f1f1f1f 	svcne	0x001f1f1f
 800e0f0:	1f1f1f1c 	svcne	0x001f1f1c
 800e0f4:	1f1f1f1f 	svcne	0x001f1f1f
 800e0f8:	1f1f1f1f 	svcne	0x001f1f1f
 800e0fc:	1f1f1f1f 	svcne	0x001f1f1f
 800e100:	1f1f1f1f 	svcne	0x001f1f1f
 800e104:	1f1f1f1f 	svcne	0x001f1f1f
 800e108:	1f1f1f1f 	svcne	0x001f1f1f
 800e10c:	1f1f1f1f 	svcne	0x001f1f1f
 800e110:	1f1f1f1f 	svcne	0x001f1f1f
 800e114:	1f1f1f1f 	svcne	0x001f1f1f
 800e118:	1f1f1f1f 	svcne	0x001f1f1f
 800e11c:	1f1f1f1f 	svcne	0x001f1f1f
 800e120:	1f1f1f1f 	svcne	0x001f1f1f
 800e124:	e0f61f1f 	rscs	r1, r6, pc, lsl pc
 800e128:	14e0e01f 	strbtne	lr, [r0], #31
 800e12c:	1b1f16e0 	blne	87d3cb4 <__flash_sram_init_src_addr+0x7c4fd4>
 800e130:	1fe0f81f 	svcne	0x00e0f81f
 800e134:	e01fe0e0 	ands	lr, pc, r0, ror #1
 800e138:	e0e0e0f9 	strd	lr, [r0], #9	; <UNPREDICTABLE>
 800e13c:	1fe0e0e0 	svcne	0x00e0e0e0
 800e140:	1f1f1f1f 	svcne	0x001f1f1f
 800e144:	e0e0e0f4 	strd	lr, [r0], #4	; <UNPREDICTABLE>
 800e148:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e14c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e150:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e154:	1f1f1f1f 	svcne	0x001f1f1f
 800e158:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e15c:	08e3e0e0 	stmiaeq	r3!, {r5, r6, r7, sp, lr, pc}^
 800e160:	e0e0e0ef 	rsc	lr, r0, pc, ror #1
 800e164:	18fce0e0 	ldmne	ip!, {r5, r6, r7, sp, lr, pc}^
 800e168:	1f1f1f1f 	svcne	0x001f1f1f
 800e16c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e170:	f61fe0e0 			; <UNDEFINED> instruction: 0xf61fe0e0
 800e174:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e178:	1f09e6e0 	svcne	0x0009e6e0
 800e17c:	1f1f1f1f 	svcne	0x001f1f1f
 800e180:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e184:	ec16e0e0 	ldc	0, cr14, [r6], {224}	; 0xe0
 800e188:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e18c:	0e0ee0e0 	cdpeq	0, 0, cr14, cr14, cr0, {7}
 800e190:	1f1f1f1f 	svcne	0x001f1f1f
 800e194:	e0e000e0 	rsc	r0, r0, r0, ror #1
 800e198:	fc1ff4e0 	ldc2	4, cr15, [pc], {224}	; 0xe0
 800e19c:	fae0e0e0 	blx	7846524 <__flash_size+0x77c6524>
 800e1a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e1a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e1a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e1ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e1b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e1b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e1b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e1bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e1c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e1c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e1c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e1cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e1d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e1d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e1d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e1dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e1e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e1e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e1e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e1ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e1f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e1f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e1f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e1fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e200:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e204:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e208:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e20c:	00000000 	andeq	r0, r0, r0
 800e210:	1f1ff2e0 	svcne	0x001ff2e0
 800e214:	1f1f1a1f 	svcne	0x001f1a1f
 800e218:	1f1f1ee0 	svcne	0x001f1ee0
 800e21c:	1f1f1f16 	svcne	0x001f1f16
 800e220:	16111dea 	ldrne	r1, [r1], -sl, ror #27
 800e224:	1fe018e0 	svcne	0x00e018e0
 800e228:	e0131f0b 	ands	r1, r3, fp, lsl #30
 800e22c:	1f1f0c1f 	svcne	0x001f0c1f
 800e230:	f6141f1a 			; <UNDEFINED> instruction: 0xf6141f1a
 800e234:	f2f2e016 	vshr.s32	d30, d6, #14
 800e238:	000a1ff0 	strdeq	r1, [sl], -r0
 800e23c:	e0fd051e 	rscs	r0, sp, lr, lsl r5
 800e240:	ea030819 	b	80d02ac <__flash_sram_init_src_addr+0xc15cc>
 800e244:	e0e00401 	rsc	r0, r0, r1, lsl #8
 800e248:	fce3e0e3 	stc2l	0, cr14, [r3], #908	; 0x38c
 800e24c:	fe09fa01 	vseleq.f32	s30, s18, s2
 800e250:	16e0031f 	usatne	r0, #0, pc, lsl #6	; <UNPREDICTABLE>
 800e254:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e258:	e0e0e0f9 	strd	lr, [r0], #9	; <UNPREDICTABLE>
 800e25c:	e0fde3e0 	rscs	lr, sp, r0, ror #7
 800e260:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e264:	f4e0e0e0 	vld1.8	{d30[7]}, [r0], r0
 800e268:	e0e0e3e0 	rsc	lr, r0, r0, ror #7
 800e26c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e270:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e274:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e278:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e27c:	e0f6e0e0 	rscs	lr, r6, r0, ror #1
 800e280:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e284:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e288:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e28c:	e0e0eae0 	rsc	lr, r0, r0, ror #21
 800e290:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e294:	f2e0e0e0 	vmla.i32	d30, d16, d0[1]
 800e298:	e0e0e014 	rsc	lr, r0, r4, lsl r0
 800e29c:	e0e01ffa 	strd	r1, [r0], #250	; 0xfa	; <UNPREDICTABLE>
 800e2a0:	e01fe0e0 	ands	lr, pc, r0, ror #1
 800e2a4:	e3e0e0ec 	mvn	lr, #236	; 0xec
 800e2a8:	e3170700 	tst	r7, #0, 14
 800e2ac:	f4e0051a 	vld2.16	{d16[0],d17[0]}, [r0 :32], sl
 800e2b0:	0810e31f 	ldmdaeq	r0, {r0, r1, r2, r3, r4, r8, r9, sp, lr, pc}
 800e2b4:	e00cece0 	and	lr, ip, r0, ror #25
 800e2b8:	e30de315 	movw	lr, #54037	; 0xd315
 800e2bc:	091fe00f 	ldmdbeq	pc, {r0, r1, r2, r3, sp, lr, pc}	; <UNPREDICTABLE>
 800e2c0:	e3f803f0 	mvns	r0, #240, 6	; 0xc0000003
 800e2c4:	1f1f1f1f 	svcne	0x001f1f1f
 800e2c8:	1f1f1f1f 	svcne	0x001f1f1f
 800e2cc:	1f1f1f1f 	svcne	0x001f1f1f
 800e2d0:	0d1f1f1f 	ldceq	15, cr1, [pc, #-124]	; 800e25c <INPUT_MATRIX+0x95ec>
 800e2d4:	1f1f0f05 	svcne	0x001f0f05
 800e2d8:	1f1f1f1f 	svcne	0x001f1f1f
 800e2dc:	1f1f1f1f 	svcne	0x001f1f1f
 800e2e0:	1f1f1f1f 	svcne	0x001f1f1f
 800e2e4:	1f1f1f1f 	svcne	0x001f1f1f
 800e2e8:	1f1b0fe3 	svcne	0x001b0fe3
 800e2ec:	1f1f1f1f 	svcne	0x001f1f1f
 800e2f0:	1f1f1f1f 	svcne	0x001f1f1f
 800e2f4:	1f1f1f1f 	svcne	0x001f1f1f
 800e2f8:	0a1f1f1f 	beq	87d5f7c <__flash_sram_init_src_addr+0x7c729c>
 800e2fc:	1f0619e0 	svcne	0x000619e0
 800e300:	1f151f1f 	svcne	0x00151f1f
 800e304:	1f1f1f1f 	svcne	0x001f1f1f
 800e308:	191a1f1f 	ldmdbne	sl, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}
 800e30c:	e01f1b1f 	ands	r1, pc, pc, lsl fp	; <UNPREDICTABLE>
 800e310:	1f1f1fec 	svcne	0x001f1fec
 800e314:	15141010 	ldrne	r1, [r4, #-16]
 800e318:	0b1f0e1f 	bleq	87d1b9c <__flash_sram_init_src_addr+0x7c2ebc>
 800e31c:	e3e0f81b 	mvn	pc, #1769472	; 0x1b0000
 800e320:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e324:	e01ff9e0 	ands	pc, pc, r0, ror #19
 800e328:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e32c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e330:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e334:	1fe0e0e0 	svcne	0x00e0e0e0
 800e338:	1f1f1f1f 	svcne	0x001f1f1f
 800e33c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e340:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e344:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e348:	1fe0e0e0 	svcne	0x00e0e0e0
 800e34c:	1f1f1f1f 	svcne	0x001f1f1f
 800e350:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e354:	f6e0e0e0 			; <UNDEFINED> instruction: 0xf6e0e0e0
 800e358:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e35c:	1fe0e0e0 	svcne	0x00e0e0e0
 800e360:	1f1f1f1f 	svcne	0x001f1f1f
 800e364:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e368:	e0e000e0 	rsc	r0, r0, r0, ror #1
 800e36c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e370:	1eeae0e0 	cdpne	0, 14, cr14, cr10, cr0, {7}
 800e374:	1e171f1f 	mrcne	15, 0, r1, cr7, cr15, {0}
 800e378:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e37c:	06e0eae0 	strbteq	lr, [r0], r0, ror #21
 800e380:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e384:	1fe0e0e0 	svcne	0x00e0e0e0
 800e388:	e0f6ef1f 	rscs	lr, r6, pc, lsl pc
 800e38c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e390:	e0e0f9e0 	rsc	pc, r0, r0, ror #19
 800e394:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e398:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e39c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e3fc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e400:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e404:	00000000 	andeq	r0, r0, r0
 800e408:	1f1f1f0d 	svcne	0x001f1f0d
 800e40c:	1d1f1f1f 	ldcne	15, cr1, [pc, #-124]	; 800e398 <INPUT_MATRIX+0x9728>
 800e410:	1f1f1f1f 	svcne	0x001f1f1f
 800e414:	1f1f1f1f 	svcne	0x001f1f1f
 800e418:	e01f181f 	ands	r1, pc, pc, lsl r8	; <UNPREDICTABLE>
 800e41c:	1f1f161f 	svcne	0x001f161f
 800e420:	1f1f1f1f 	svcne	0x001f1f1f
 800e424:	1f1f1f1f 	svcne	0x001f1f1f
 800e428:	1f1f1f1f 	svcne	0x001f1f1f
 800e42c:	e01f0d12 	ands	r0, pc, r2, lsl sp	; <UNPREDICTABLE>
 800e430:	1f1f1f1f 	svcne	0x001f1f1f
 800e434:	1f1f1f1f 	svcne	0x001f1f1f
 800e438:	1a1f001f 	bne	87ce4bc <__flash_sram_init_src_addr+0x7bf7dc>
 800e43c:	0dfa1f15 	ldcleq	15, cr1, [sl, #84]!	; 0x54
 800e440:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800e444:	1f181f1f 	svcne	0x00181f1f
 800e448:	1f051f1f 	svcne	0x00051f1f
 800e44c:	1209fc0f 	andne	pc, r9, #3840	; 0xf00
 800e450:	0019e31f 	andseq	lr, r9, pc, lsl r3
 800e454:	e01d17f4 			; <UNDEFINED> instruction: 0xe01d17f4
 800e458:	140ee0e0 	strne	lr, [lr], #-224	; 0xffffff20
 800e45c:	e6f4e0e0 	ldrbt	lr, [r4], r0, ror #1
 800e460:	ff1303f0 			; <UNDEFINED> instruction: 0xff1303f0
 800e464:	e3eae0e0 	mvn	lr, #224	; 0xe0
 800e468:	e0f800fa 	ldrsht	r0, [r8], #10
 800e46c:	f60de0e3 			; <UNDEFINED> instruction: 0xf60de0e3
 800e470:	e3e0e0e0 	mvn	lr, #224	; 0xe0
 800e474:	fef0ec17 	mrc2	12, 7, lr, cr0, cr7, {0}
 800e478:	eae0e0e0 	b	7846800 <__flash_size+0x77c6800>
 800e47c:	e000f411 	and	pc, r0, r1, lsl r4	; <UNPREDICTABLE>
 800e480:	1a121be0 	bne	8495408 <__flash_sram_init_src_addr+0x486728>
 800e484:	1f011ffe 	svcne	0x00011ffe
 800e488:	13f8141e 	mvnsne	r1, #503316480	; 0x1e000000
 800e48c:	1c1f180d 	ldcne	8, cr1, [pc], {13}
 800e490:	e0ffef04 	rscs	lr, pc, r4, lsl #30
 800e494:	19141c1f 	ldmdbne	r4, {r0, r1, r2, r3, r4, sl, fp, ip}
 800e498:	1f1f08e0 	svcne	0x001f08e0
 800e49c:	e3080f07 	movw	r0, #36615	; 0x8f07
 800e4a0:	1f1f1f1f 	svcne	0x001f1f1f
 800e4a4:	e0100b1a 	ands	r0, r0, sl, lsl fp
 800e4a8:	1f1c1f1f 	svcne	0x001c1f1f
 800e4ac:	e3f41fe0 	mvns	r1, #224, 30	; 0x380
 800e4b0:	0c17141f 	cfldrseq	mvf1, [r7], {31}
 800e4b4:	0a1c1f1f 	beq	8716138 <__flash_sram_init_src_addr+0x707458>
 800e4b8:	e0191f1e 	ands	r1, r9, lr, lsl pc
 800e4bc:	1f1f1f1f 	svcne	0x001f1f1f
 800e4c0:	1f1f1a1f 	svcne	0x001f1a1f
 800e4c4:	1f1f1f1f 	svcne	0x001f1f1f
 800e4c8:	1f1f1f1f 	svcne	0x001f1f1f
 800e4cc:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800e4d0:	1f1f1f1f 	svcne	0x001f1f1f
 800e4d4:	1f1f1f1f 	svcne	0x001f1f1f
 800e4d8:	1f1f1f1f 	svcne	0x001f1f1f
 800e4dc:	1c1f1f1f 	ldcne	15, cr1, [pc], {31}
 800e4e0:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800e4e4:	1f1f1f1f 	svcne	0x001f1f1f
 800e4e8:	1f1f1f1f 	svcne	0x001f1f1f
 800e4ec:	1f1f1f1f 	svcne	0x001f1f1f
 800e4f0:	1f1f1f1f 	svcne	0x001f1f1f
 800e4f4:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800e4f8:	1f1f1f1f 	svcne	0x001f1f1f
 800e4fc:	1f1f1f1f 	svcne	0x001f1f1f
 800e500:	1f1f1f1f 	svcne	0x001f1f1f
 800e504:	1f1f1f1f 	svcne	0x001f1f1f
 800e508:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800e50c:	1f1f1f1f 	svcne	0x001f1f1f
 800e510:	1f1f1f1f 	svcne	0x001f1f1f
 800e514:	1fe0f61f 	svcne	0x00e0f61f
 800e518:	e014e0e0 	ands	lr, r4, r0, ror #1
 800e51c:	e01b1f16 	ands	r1, fp, r6, lsl pc
 800e520:	e01fe0f8 	ldrsh	lr, [pc], -r8
 800e524:	f9e01fe0 			; <UNDEFINED> instruction: 0xf9e01fe0
 800e528:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e52c:	1f1fe0e0 	svcne	0x001fe0e0
 800e530:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800e534:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e538:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e53c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e540:	1fe0e0e0 	svcne	0x00e0e0e0
 800e544:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800e548:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e54c:	ef08e3e0 	svc	0x0008e3e0
 800e550:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e554:	1f18fce0 	svcne	0x0018fce0
 800e558:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800e55c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e560:	e0f61fe0 	rscs	r1, r6, r0, ror #31
 800e564:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e568:	1f1f09e6 	svcne	0x001f09e6
 800e56c:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800e570:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e574:	e0ec16e0 	rsc	r1, ip, r0, ror #13
 800e578:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e57c:	1f0e0ee0 	svcne	0x000e0ee0
 800e580:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800e584:	e0e0e000 	rsc	lr, r0, r0
 800e588:	e0fc1ff4 	ldrsht	r1, [ip], #244	; 0xf4
 800e58c:	e0fae0e0 	rscs	lr, sl, r0, ror #1
 800e590:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e594:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e598:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e59c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5f4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5f8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e5fc:	00000000 	andeq	r0, r0, r0
 800e600:	1f1f1ff2 	svcne	0x001f1ff2
 800e604:	e01f1f1a 	ands	r1, pc, sl, lsl pc	; <UNPREDICTABLE>
 800e608:	161f1f1e 	sadd16ne	r1, pc, lr	; <UNPREDICTABLE>
 800e60c:	ea1f1f1f 	b	87d6290 <__flash_sram_init_src_addr+0x7c75b0>
 800e610:	e016111d 	ands	r1, r6, sp, lsl r1
 800e614:	0b1fe018 	bleq	880667c <__flash_sram_init_src_addr+0x7f799c>
 800e618:	1fe0131f 	svcne	0x00e0131f
 800e61c:	1a1f1f0c 	bne	87d6254 <__flash_sram_init_src_addr+0x7c7574>
 800e620:	16f6141f 	usatne	r1, #22, pc, lsl #8	; <UNPREDICTABLE>
 800e624:	e0f2f2e0 	rscs	pc, r2, r0, ror #5
 800e628:	1e000a1f 			; <UNDEFINED> instruction: 0x1e000a1f
 800e62c:	19e0fd05 	stmibne	r0!, {r0, r2, r8, sl, fp, ip, sp, lr, pc}^
 800e630:	01ea0308 	mvneq	r0, r8, lsl #6
 800e634:	e3e0e004 	mvn	lr, #4
 800e638:	e0fce3e0 	rscs	lr, ip, r0, ror #7
 800e63c:	1ffe09fa 	svcne	0x00fe09fa
 800e640:	e016e003 	ands	lr, r6, r3
 800e644:	f9e0e0e0 			; <UNDEFINED> instruction: 0xf9e0e0e0
 800e648:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e64c:	e0e0fde3 	rsc	pc, r0, r3, ror #27
 800e650:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e654:	e0f4e0e0 	rscs	lr, r4, r0, ror #1
 800e658:	e0e0e0e3 	rsc	lr, r0, r3, ror #1
 800e65c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e660:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e664:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e668:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e66c:	e0e0f6e0 	rsc	pc, r0, r0, ror #13
 800e670:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e674:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e678:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e67c:	e0e0e0ea 	rsc	lr, r0, sl, ror #1
 800e680:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e684:	14f2e0e0 	ldrbtne	lr, [r2], #224	; 0xe0
 800e688:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e68c:	e0e0e01f 	rsc	lr, r0, pc, lsl r0
 800e690:	ece01fe0 	stcl	15, cr1, [r0], #896	; 0x380
 800e694:	00e3e0e0 	rsceq	lr, r3, r0, ror #1
 800e698:	1ae31707 	bne	78d42bc <__flash_size+0x78542bc>
 800e69c:	e0f4e005 	rscs	lr, r4, r5
 800e6a0:	e00810e3 	and	r1, r8, r3, ror #1
 800e6a4:	15e00cec 	strbne	r0, [r0, #3308]!	; 0xcec
 800e6a8:	0fe30de3 	svceq	0x00e30de3
 800e6ac:	f0091fe0 			; <UNDEFINED> instruction: 0xf0091fe0
 800e6b0:	e0e3f803 	rsc	pc, r3, r3, lsl #16
 800e6b4:	1f1f1f1f 	svcne	0x001f1f1f
 800e6b8:	1f1f1f1f 	svcne	0x001f1f1f
 800e6bc:	1f1f1f1f 	svcne	0x001f1f1f
 800e6c0:	050d1f1f 	streq	r1, [sp, #-3871]	; 0xfffff0e1
 800e6c4:	e01f1f0f 	ands	r1, pc, pc, lsl #30
 800e6c8:	1f1f1f1f 	svcne	0x001f1f1f
 800e6cc:	1f1f1f1f 	svcne	0x001f1f1f
 800e6d0:	1f1f1f1f 	svcne	0x001f1f1f
 800e6d4:	e31f1f1f 	tst	pc, #31, 30	; 0x7c
 800e6d8:	e01f1b0f 	ands	r1, pc, pc, lsl #22
 800e6dc:	1f1f1f1f 	svcne	0x001f1f1f
 800e6e0:	1f1f1f1f 	svcne	0x001f1f1f
 800e6e4:	1f1f1f1f 	svcne	0x001f1f1f
 800e6e8:	e00a1f1f 	and	r1, sl, pc, lsl pc
 800e6ec:	e01f0619 	ands	r0, pc, r9, lsl r6	; <UNPREDICTABLE>
 800e6f0:	1f1f151f 	svcne	0x001f151f
 800e6f4:	1f1f1f1f 	svcne	0x001f1f1f
 800e6f8:	1f191a1f 	svcne	0x00191a1f
 800e6fc:	ece01f1b 	stcl	15, cr1, [r0], #108	; 0x6c
 800e700:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800e704:	1f151410 	svcne	0x00151410
 800e708:	1b0b1f0e 	blne	82d6348 <__flash_sram_init_src_addr+0x2c7668>
 800e70c:	e0e3e0f8 	strd	lr, [r3], #8	; <UNPREDICTABLE>
 800e710:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e714:	e0e01ff9 	strd	r1, [r0], #249	; 0xf9	; <UNPREDICTABLE>
 800e718:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e71c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e720:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e724:	1f1fe0e0 	svcne	0x001fe0e0
 800e728:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800e72c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e730:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e734:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e738:	1f1fe0e0 	svcne	0x001fe0e0
 800e73c:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800e740:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e744:	e0f6e0e0 	rscs	lr, r6, r0, ror #1
 800e748:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e74c:	1f1fe0e0 	svcne	0x001fe0e0
 800e750:	e01f1f1f 	ands	r1, pc, pc, lsl pc	; <UNPREDICTABLE>
 800e754:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e758:	e0e0e000 	rsc	lr, r0, r0
 800e75c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e760:	1f1eeae0 	svcne	0x001eeae0
 800e764:	e01e171f 	ands	r1, lr, pc, lsl r7
 800e768:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e76c:	e006e0ea 	and	lr, r6, sl, ror #1
 800e770:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e774:	1f1fe0e0 	svcne	0x001fe0e0
 800e778:	e0e0f6ef 	rsc	pc, r0, pc, ror #13
 800e77c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e780:	e0e0e0f9 	strd	lr, [r0], #9	; <UNPREDICTABLE>
 800e784:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e788:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e78c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e790:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e794:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e798:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e79c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e7a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e7a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e7a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e7ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e7b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e7b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e7b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e7bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e7c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e7c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e7c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e7cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e7d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e7d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e7d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e7dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e7e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e7e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e7e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e7ec:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e7f0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e7f4:	00000000 	andeq	r0, r0, r0
 800e7f8:	1f1f1f1f 	svcne	0x001f1f1f
 800e7fc:	1f1d1f1f 	svcne	0x001d1f1f
 800e800:	1f1f1f1f 	svcne	0x001f1f1f
 800e804:	1f1f1f1f 	svcne	0x001f1f1f
 800e808:	e0e01f18 	rsc	r1, r0, r8, lsl pc
 800e80c:	1f1f1f16 	svcne	0x001f1f16
 800e810:	1f1f1f1f 	svcne	0x001f1f1f
 800e814:	1f1f1f1f 	svcne	0x001f1f1f
 800e818:	121f1f1f 	andsne	r1, pc, #31, 30	; 0x7c
 800e81c:	e0e01f0d 	rsc	r1, r0, sp, lsl #30
 800e820:	1f1f1f1f 	svcne	0x001f1f1f
 800e824:	1f1f1f1f 	svcne	0x001f1f1f
 800e828:	151a1f00 	ldrne	r1, [sl, #-3840]	; 0xfffff100
 800e82c:	1f0dfa1f 	svcne	0x000dfa1f
 800e830:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800e834:	1f1f181f 	svcne	0x001f181f
 800e838:	0f1f051f 	svceq	0x001f051f
 800e83c:	1f1209fc 	svcne	0x001209fc
 800e840:	f40019e3 	vst2.<illegal width 64>	{d1,d3}, [r0 :128], r3
 800e844:	e0e01d17 	rsc	r1, r0, r7, lsl sp
 800e848:	e0140ee0 	ands	r0, r4, r0, ror #29
 800e84c:	f0e6f4e0 			; <UNDEFINED> instruction: 0xf0e6f4e0
 800e850:	e0ff1303 	rscs	r1, pc, r3, lsl #6
 800e854:	fae3eae0 	blx	79093dc <__flash_size+0x78893dc>
 800e858:	e0e0f800 	rsc	pc, r0, r0, lsl #16
 800e85c:	e0f60de0 	rscs	r0, r6, r0, ror #27
 800e860:	17e3e0e0 	strbne	lr, [r3, r0, ror #1]!
 800e864:	e0fef0ec 	rscs	pc, lr, ip, ror #1
 800e868:	11eae0e0 	mvnne	lr, r0, ror #1
 800e86c:	e0e000f4 	strd	r0, [r0], #4	; <UNPREDICTABLE>
 800e870:	fe1a121b 	mrc2	2, 0, r1, cr10, cr11, {0}
 800e874:	1e1f011f 	mrcne	1, 0, r0, cr15, cr15, {0}
 800e878:	0d13f814 	ldceq	8, cr15, [r3, #-80]	; 0xffffffb0
 800e87c:	041c1f18 	ldreq	r1, [ip], #-3864	; 0xfffff0e8
 800e880:	e0e0ffef 	rsc	pc, r0, pc, ror #31
 800e884:	e019141c 	ands	r1, r9, ip, lsl r4
 800e888:	071f1f08 	ldreq	r1, [pc, -r8, lsl #30]
 800e88c:	1fe3080f 	svcne	0x00e3080f
 800e890:	1a1f1f1f 	bne	87d6514 <__flash_sram_init_src_addr+0x7c7834>
 800e894:	e0e0100b 	rsc	r1, r0, fp
 800e898:	e01f1c1f 	ands	r1, pc, pc, lsl ip	; <UNPREDICTABLE>
 800e89c:	1fe3f41f 	svcne	0x00e3f41f
 800e8a0:	1f0c1714 	svcne	0x000c1714
 800e8a4:	1e0a1c1f 	mcrne	12, 0, r1, cr10, cr15, {0}
 800e8a8:	e0e0191f 	rsc	r1, r0, pc, lsl r9
 800e8ac:	1f1f1f1f 	svcne	0x001f1f1f
 800e8b0:	1f1f1f1a 	svcne	0x001f1f1a
 800e8b4:	1f1f1f1f 	svcne	0x001f1f1f
 800e8b8:	1f1f1f1f 	svcne	0x001f1f1f
 800e8bc:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800e8c0:	1f1f1f1f 	svcne	0x001f1f1f
 800e8c4:	1f1f1f1f 	svcne	0x001f1f1f
 800e8c8:	1f1f1f1f 	svcne	0x001f1f1f
 800e8cc:	1f1c1f1f 	svcne	0x001c1f1f
 800e8d0:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800e8d4:	1f1f1f1f 	svcne	0x001f1f1f
 800e8d8:	1f1f1f1f 	svcne	0x001f1f1f
 800e8dc:	1f1f1f1f 	svcne	0x001f1f1f
 800e8e0:	1f1f1f1f 	svcne	0x001f1f1f
 800e8e4:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800e8e8:	1f1f1f1f 	svcne	0x001f1f1f
 800e8ec:	1f1f1f1f 	svcne	0x001f1f1f
 800e8f0:	1f1f1f1f 	svcne	0x001f1f1f
 800e8f4:	1f1f1f1f 	svcne	0x001f1f1f
 800e8f8:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800e8fc:	1f1f1f1f 	svcne	0x001f1f1f
 800e900:	1f1f1f1f 	svcne	0x001f1f1f
 800e904:	e01fe0f6 	ldrsh	lr, [pc], -r6
 800e908:	16e014e0 	strbtne	r1, [r0], r0, ror #9
 800e90c:	e0e01b1f 	rsc	r1, r0, pc, lsl fp
 800e910:	e0e01fe0 	rsc	r1, r0, r0, ror #31
 800e914:	e0f9e01f 	rscs	lr, r9, pc, lsl r0
 800e918:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e91c:	1f1f1fe0 	svcne	0x001f1fe0
 800e920:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800e924:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e928:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e92c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e930:	1f1fe0e0 	svcne	0x001fe0e0
 800e934:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800e938:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e93c:	e0ef08e3 	rsc	r0, pc, r3, ror #17
 800e940:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e944:	1f1f18fc 	svcne	0x001f18fc
 800e948:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800e94c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e950:	e0e0f61f 	rsc	pc, r0, pc, lsl r6	; <UNPREDICTABLE>
 800e954:	e6e0e0e0 	strbt	lr, [r0], r0, ror #1
 800e958:	1f1f1f09 	svcne	0x001f1f09
 800e95c:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800e960:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e964:	e0e0ec16 	rsc	lr, r0, r6, lsl ip
 800e968:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e96c:	1f1f0e0e 	svcne	0x001f0e0e
 800e970:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800e974:	f4e0e0e0 	vld1.8	{d30[7]}, [r0], r0
 800e978:	e0e0fc1f 	rsc	pc, r0, pc, lsl ip	; <UNPREDICTABLE>
 800e97c:	e0e0fae0 	rsc	pc, r0, r0, ror #21
 800e980:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e984:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e988:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e98c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e990:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e994:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e998:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e99c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e9a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e9a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e9a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e9ac:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e9b0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e9b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e9b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e9bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e9c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e9c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e9c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e9cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e9d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e9d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e9d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e9dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e9e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e9e4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e9e8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800e9ec:	00000000 	andeq	r0, r0, r0

0800e9f0 <WEIGHT_MATRIX>:
 800e9f0:	091f1efa 	ldmdbeq	pc, {r1, r3, r4, r5, r6, r7, r9, sl, fp, ip}	; <UNPREDICTABLE>
 800e9f4:	e007e01f 	and	lr, r7, pc, lsl r0
 800e9f8:	051f00e0 	ldreq	r0, [pc, #-224]	; 800e920 <INPUT_MATRIX+0x9cb0>
 800e9fc:	e01fe01f 	ands	lr, pc, pc, lsl r0	; <UNPREDICTABLE>
 800ea00:	e41fe4e0 	ldr	lr, [pc], #-1248	; 800ea08 <WEIGHT_MATRIX+0x18>
 800ea04:	f81fed1f 			; <UNDEFINED> instruction: 0xf81fed1f
 800ea08:	021fe0e0 	andseq	lr, pc, #224	; 0xe0
 800ea0c:	121fed1f 	andsne	lr, pc, #1984	; 0x7c0
 800ea10:	e91fe0e0 	ldmdb	pc, {r5, r6, r7, sp, lr, pc}	; <UNPREDICTABLE>
 800ea14:	1f1fe31f 	svcne	0x001fe31f
 800ea18:	f115e0e0 			; <UNDEFINED> instruction: 0xf115e0e0
 800ea1c:	161ff51f 			; <UNDEFINED> instruction: 0x161ff51f
 800ea20:	f903e0e0 			; <UNDEFINED> instruction: 0xf903e0e0
 800ea24:	1f1ff51f 	svcne	0x001ff51f
 800ea28:	f10ae0e0 			; <UNDEFINED> instruction: 0xf10ae0e0
 800ea2c:	171fef1f 			; <UNDEFINED> instruction: 0x171fef1f
 800ea30:	f6eae0e0 			; <UNDEFINED> instruction: 0xf6eae0e0
 800ea34:	101f0a1e 	andsne	r0, pc, lr, lsl sl	; <UNPREDICTABLE>
 800ea38:	e0f3e0e0 	rscs	lr, r3, r0, ror #1
 800ea3c:	e91ff704 	ldmdb	pc, {r2, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
 800ea40:	f2e0f7ee 	vqdmlsl.s32	<illegal reg q15.5>, d16, d14[1]
 800ea44:	16e0e0e0 	strbtne	lr, [r0], r0, ror #1
 800ea48:	e0e0fde0 	rsc	pc, r0, r0, ror #27
 800ea4c:	e01fee17 	ands	lr, pc, r7, lsl lr	; <UNPREDICTABLE>
 800ea50:	1fe01f1f 	svcne	0x00e01f1f
 800ea54:	1fe01fe0 	svcne	0x00e01fe0
 800ea58:	0f171f17 	svceq	0x00171f17
 800ea5c:	e01fe0e0 	ands	lr, pc, r0, ror #1
 800ea60:	f4e0001f 	vld1.8			; <UNDEFINED> instruction: 0xf4e0001f
 800ea64:	1fe2e1e0 	svcne	0x00e2e1e0
 800ea68:	e0021f1d 	and	r1, r2, sp, lsl pc
 800ea6c:	e0e0ec1f 	rsc	lr, r0, pc, lsl ip
 800ea70:	e01fe0e0 	ands	lr, pc, r0, ror #1
 800ea74:	1409e0e0 	strne	lr, [r9], #-224	; 0xffffff20
 800ea78:	e00c1f1f 	and	r1, ip, pc, lsl pc
 800ea7c:	1ff403e0 	svcne	0x00f403e0
 800ea80:	e012e01f 	ands	lr, r2, pc, lsl r0
 800ea84:	e006e010 	and	lr, r6, r0, lsl r0
 800ea88:	e01fe801 	ands	lr, pc, r1, lsl #16
 800ea8c:	1fe0e0eb 	svcne	0x00e0e0eb
 800ea90:	18181f1f 	ldmdane	r8, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip}
 800ea94:	e0fdf11e 	rscs	pc, sp, lr, lsl r1	; <UNPREDICTABLE>
 800ea98:	17091f1e 	smladne	r9, lr, pc, r1	; <UNPREDICTABLE>
 800ea9c:	e0ede4f4 	strd	lr, [sp], #68	; 0x44	; <UNPREDICTABLE>
 800eaa0:	1df61412 	cfldrdne	mvd1, [r6, #72]!	; 0x48
 800eaa4:	e0edede9 	rsc	lr, sp, r9, ror #27
 800eaa8:	1ff01f0f 	svcne	0x00f01f0f
 800eaac:	e0ecf4e0 	rsc	pc, ip, r0, ror #9
 800eab0:	f5e019e9 			; <UNDEFINED> instruction: 0xf5e019e9
 800eab4:	f3fbe0e0 	vcvta.u32.f32	q15, q8
 800eab8:	f4e0fae0 	vld3.32			; <UNDEFINED> instruction: 0xf4e0fae0
 800eabc:	0a0df9e0 	beq	838d244 <__flash_sram_init_src_addr+0x37e564>
 800eac0:	f7e0e0e0 			; <UNDEFINED> instruction: 0xf7e0e0e0
 800eac4:	1f1ffee0 	svcne	0x001ffee0
 800eac8:	04e0e0e0 	strbteq	lr, [r0], #224	; 0xe0
 800eacc:	1f1f0af4 	svcne	0x001f0af4
 800ead0:	08f1e8e0 	ldmeq	r1!, {r5, r6, r7, fp, sp, lr, pc}^
 800ead4:	1f1f1f04 	svcne	0x001f1f04
 800ead8:	0a07e0e0 	beq	8206e60 <__flash_sram_init_src_addr+0x1f8180>
 800eadc:	1f1f1c1f 	svcne	0x001f1c1f
 800eae0:	1fe306e0 	svcne	0x00e306e0
 800eae4:	f1e007f7 			; <UNDEFINED> instruction: 0xf1e007f7
 800eae8:	1ff01fe0 	svcne	0x00f01fe0
 800eaec:	fae008e9 	blx	7810e98 <__flash_size+0x7790e98>
 800eaf0:	1fe015e0 	svcne	0x00e015e0
 800eaf4:	fae0faf1 	blx	784d6c0 <__flash_size+0x77cd6c0>
 800eaf8:	1fef1fe0 	svcne	0x00ef1fe0
 800eafc:	06e00bff 			; <UNDEFINED> instruction: 0x06e00bff
 800eb00:	1fec1fe0 	svcne	0x00ec1fe0
 800eb04:	04e00de5 	strbteq	r0, [r0], #3557	; 0xde5
 800eb08:	1fe71fe0 	svcne	0x00e71fe0
 800eb0c:	02e0e5e1 	rsceq	lr, r0, #943718400	; 0x38400000
 800eb10:	1fee1fe0 	svcne	0x00ee1fe0
 800eb14:	18e0e8e7 	stmiane	r0!, {r0, r1, r2, r5, r6, r7, fp, sp, lr, pc}^
 800eb18:	1f1604e0 	svcne	0x001604e0
 800eb1c:	00e0e0f8 	strdeq	lr, [r0], #8	; <UNPREDICTABLE>
 800eb20:	1ff71fe0 	svcne	0x00f71fe0
 800eb24:	17e0e0f7 			; <UNDEFINED> instruction: 0x17e0e0f7
 800eb28:	1fe002e0 	svcne	0x00e002e0
 800eb2c:	eee0e0e0 	cdp	0, 14, cr14, cr0, cr0, {7}
 800eb30:	1ff90dee 	svcne	0x00f90dee
 800eb34:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800eb38:	1ffafbe0 	svcne	0x00fafbe0
 800eb3c:	e0e01f1f 	rsc	r1, r0, pc, lsl pc
 800eb40:	1ffb03e0 	svcne	0x00fb03e0
 800eb44:	e0e01f1e 	rsc	r1, r0, lr, lsl pc
 800eb48:	1fff1fe0 	svcne	0x00ff1fe0
 800eb4c:	e0e01f0a 	rsc	r1, r0, sl, lsl #30
 800eb50:	1f0e1fe0 	svcne	0x000e1fe0
 800eb54:	e0e01f11 	rsc	r1, r0, r1, lsl pc
 800eb58:	1f1f02f0 	svcne	0x001f02f0
 800eb5c:	e0e01f0d 	rsc	r1, r0, sp, lsl #30
 800eb60:	1d19f8f5 	ldcne	8, cr15, [r9, #-980]	; 0xfffffc2c
 800eb64:	e0e0f3e8 	rsc	pc, r0, r8, ror #7
 800eb68:	01e0e9e0 	mvneq	lr, r0, ror #19
 800eb6c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800eb70:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800eb74:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800eb78:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800eb7c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800eb80:	ea14edfe 	b	854a380 <__flash_sram_init_src_addr+0x53b6a0>
 800eb84:	051f0b1f 	ldreq	r0, [pc, #-2847]	; 800e06d <INPUT_MATRIX+0x93fd>
 800eb88:	001ff21f 	andseq	pc, pc, pc, lsl r2	; <UNPREDICTABLE>
 800eb8c:	131ff11f 	tstne	pc, #-1073741817	; 0xc0000007	; <UNPREDICTABLE>
 800eb90:	e200ed0e 	and	lr, r0, #896	; 0x380
 800eb94:	f5e0e0fc 			; <UNDEFINED> instruction: 0xf5e0e0fc
 800eb98:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800eb9c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800eba0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800eba4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800eba8:	1f1f1f19 	svcne	0x001f1f19
 800ebac:	14151f15 	ldrne	r1, [r5], #-3861	; 0xfffff0eb
 800ebb0:	1f1f1f1f 	svcne	0x001f1f1f
 800ebb4:	1f1f1f1f 	svcne	0x001f1f1f
 800ebb8:	1f1f1f1f 	svcne	0x001f1f1f
 800ebbc:	1f1f1f1f 	svcne	0x001f1f1f
 800ebc0:	ede0e9e0 			; <UNDEFINED> instruction: 0xede0e9e0
 800ebc4:	e7e010e0 	strb	r1, [r0, r0, ror #1]!
 800ebc8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ebcc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
 800ebd0:	ef1fe9e0 	svc	0x001fe9e0
 800ebd4:	fdf31e1f 	ldc2l	14, cr1, [r3, #124]!	; 0x7c
 800ebd8:	f81ff3e0 			; <UNDEFINED> instruction: 0xf81ff3e0
 800ebdc:	f6f4161f 			; <UNDEFINED> instruction: 0xf6f4161f
 800ebe0:	fc1ffae0 	ldc2	10, cr15, [pc], {224}	; 0xe0	; <UNPREDICTABLE>
 800ebe4:	e5e6fa1f 	strb	pc, [r6, #2591]!	; 0xa1f	; <UNPREDICTABLE>
 800ebe8:	f91f01fe 			; <UNDEFINED> instruction: 0xf91f01fe
 800ebec:	e6e0f11e 	usat	pc, #0, lr, lsl #2	; <UNPREDICTABLE>
 800ebf0:	e11ffe15 	tst	pc, r5, lsl lr	; <UNPREDICTABLE>
 800ebf4:	e0e0e018 	rsc	lr, r0, r8, lsl r0
 800ebf8:	e01f061f 	ands	r0, pc, pc, lsl r6	; <UNPREDICTABLE>
 800ebfc:	e0e0e411 	rsc	lr, r0, r1, lsl r4
 800ec00:	e01f041f 	ands	r0, pc, pc, lsl r4	; <UNPREDICTABLE>
 800ec04:	e0e0e215 	rsc	lr, r0, r5, lsl r2
 800ec08:	e01f001f 	ands	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
 800ec0c:	e0e0e21b 	rsc	lr, r0, fp, lsl r2
 800ec10:	e01ff71f 	ands	pc, pc, pc, lsl r7	; <UNPREDICTABLE>
 800ec14:	e0e0ea1f 	rsc	lr, r0, pc, lsl sl
 800ec18:	e01fe41f 	ands	lr, pc, pc, lsl r4	; <UNPREDICTABLE>
 800ec1c:	e0f4f91f 	rscs	pc, r4, pc, lsl r9	; <UNPREDICTABLE>
 800ec20:	e01fe00f 	ands	lr, pc, pc
 800ec24:	1f1f1f1f 	svcne	0x001f1f1f
 800ec28:	ee1fe01f 	mrc	0, 0, lr, cr15, cr15, {0}
 800ec2c:	e802131f 	stmda	r2, {r0, r1, r2, r3, r4, r8, r9, ip}
 800ec30:	011fe01f 	tsteq	pc, pc, lsl r0	; <UNPREDICTABLE>
 800ec34:	e0e0fb1f 	rsc	pc, r0, pc, lsl fp	; <UNPREDICTABLE>
 800ec38:	fe1feb1f 	mrc2	11, 0, lr, cr15, cr15, {0}	; <UNPREDICTABLE>
 800ec3c:	e0e0ea1f 	rsc	lr, r0, pc, lsl sl
 800ec40:	f61f011f 			; <UNDEFINED> instruction: 0xf61f011f
 800ec44:	e0e0e510 	rsc	lr, r0, r0, lsl r5
 800ec48:	f61f071f 			; <UNDEFINED> instruction: 0xf61f071f
 800ec4c:	e0e0fdfe 	strd	pc, [r0], #222	; 0xde	; <UNPREDICTABLE>
 800ec50:	e81f0a1f 	ldmda	pc, {r0, r1, r2, r3, r4, r9, fp}	; <UNPREDICTABLE>
 800ec54:	e0e006f7 	strd	r0, [r0], #103	; 0x67	; <UNPREDICTABLE>
 800ec58:	f51f131f 			; <UNDEFINED> instruction: 0xf51f131f
 800ec5c:	e0e0fde0 	rsc	pc, r0, r0, ror #27
 800ec60:	f1161c1f 			; <UNDEFINED> instruction: 0xf1161c1f
 800ec64:	01e0f8e0 	mvneq	pc, r0, ror #17
 800ec68:	e0e0f6e0 	rsc	pc, r0, r0, ror #13
 800ec6c:	1fe0e6e0 	svcne	0x00e0e6e0

0800ec70 <param2>:
 800ec70:	00aafe89 	adceq	pc, sl, r9, lsl #29
 800ec74:	00d0ffd0 	ldrsbeq	pc, [r0], #240	; 0xf0	; <UNPREDICTABLE>
 800ec78:	00060053 	andeq	r0, r6, r3, asr r0
 800ec7c:	fd48fb4b 	stc2l	11, cr15, [r8, #-300]	; 0xfffffed4	; <UNPREDICTABLE>

0800ec80 <Startup_ResetHandler>:


/* first function to be executed after the reset. Shall initialize the chip
 * to it's default state */
void SECTION(".flash_code") Startup_ResetHandler(void)
{
 800ec80:	b538      	push	{r3, r4, r5, lr}
    /* initialize ram functions */
    Startup_CopySection(&__ram_code_addr, &__flash_sram_init_src_addr, 
 800ec82:	4d10      	ldr	r5, [pc, #64]	; (800ecc4 <Startup_ResetHandler+0x44>)
 800ec84:	4c10      	ldr	r4, [pc, #64]	; (800ecc8 <Startup_ResetHandler+0x48>)
 800ec86:	4811      	ldr	r0, [pc, #68]	; (800eccc <Startup_ResetHandler+0x4c>)
 800ec88:	462a      	mov	r2, r5
 800ec8a:	4621      	mov	r1, r4
 800ec8c:	f7f1 fd90 	bl	80007b0 <Startup_CopySection>
        (size_t)&__ram_code_size);
    /* initialize data */
    Startup_CopySection(&__data_addr,  (uint8_t *)&__flash_sram_init_src_addr + 
 800ec90:	4a0f      	ldr	r2, [pc, #60]	; (800ecd0 <Startup_ResetHandler+0x50>)
 800ec92:	4810      	ldr	r0, [pc, #64]	; (800ecd4 <Startup_ResetHandler+0x54>)
 800ec94:	1929      	adds	r1, r5, r4
 800ec96:	f7f1 fd8b 	bl	80007b0 <Startup_CopySection>
        (size_t)&__ram_code_size, (size_t)&__data_size);
    /* zero out the bss */
	Startup_ZeroSection(&__bss_addr, (size_t)&__bss_size);
 800ec9a:	490f      	ldr	r1, [pc, #60]	; (800ecd8 <Startup_ResetHandler+0x58>)
static void Startup_ZeroSection(void *ptr, size_t size)
 800ec9c:	4b0f      	ldr	r3, [pc, #60]	; (800ecdc <Startup_ResetHandler+0x5c>)
        *p++ = 0, *p++ = 0, *p++ = 0, *p++ = 0;
 800ec9e:	2200      	movs	r2, #0
    for (; size >= 4; size -= 4)
 800eca0:	3304      	adds	r3, #4
 800eca2:	b929      	cbnz	r1, 800ecb0 <Startup_ResetHandler+0x30>
	
	StartHere();
 800eca4:	f7f1 fd9e 	bl	80007e4 <StartHere>
	/* jump to main program routine */
	Main();
}
 800eca8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	Main();
 800ecac:	f7f1 bfd4 	b.w	8000c58 <Main>
        *p++ = 0, *p++ = 0, *p++ = 0, *p++ = 0;
 800ecb0:	f803 2c04 	strb.w	r2, [r3, #-4]
 800ecb4:	f803 2c03 	strb.w	r2, [r3, #-3]
 800ecb8:	f803 2c02 	strb.w	r2, [r3, #-2]
 800ecbc:	f803 2c01 	strb.w	r2, [r3, #-1]
    for (; size >= 4; size -= 4)
 800ecc0:	3904      	subs	r1, #4
 800ecc2:	e7ed      	b.n	800eca0 <Startup_ResetHandler+0x20>
 800ecc4:	00000000 	andeq	r0, r0, r0
 800ecc8:	0800ece0 	stmdaeq	r0, {r5, r6, r7, sl, fp, sp, lr, pc}
 800eccc:	2000fa20 	andcs	pc, r0, r0, lsr #20
 800ecd0:	00000004 	andeq	r0, r0, r4
 800ecd4:	2000fa20 	andcs	pc, r0, r0, lsr #20
 800ecd8:	0000fa20 	andeq	pc, r0, r0, lsr #20
 800ecdc:	20000000 	andcs	r0, r0, r0

Disassembly of section .bss:

20000000 <FINAL_OUT>:
	...

20000020 <OUTPUT64>:
	...

20007d20 <OUTPUT_MATRIX>:
	...

2000bba0 <OUTPUT_MATRIX_COPY>:
	...

Disassembly of section .data:

2000fa20 <SystemCoreClock>:
2000fa20:	003d0900 	eorseq	r0, sp, r0, lsl #18

Disassembly of section .debug_info:

00000000 <.debug_info>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0U, msirange = 0U, pllvco = 0U, pllr = 2U, pllsource = 0U, pllm = 2U;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == RESET)
       0:	00000273 	andeq	r0, r0, r3, ror r2
       4:	00000004 	andeq	r0, r0, r4
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	0000008d 	andeq	r0, r0, sp, lsl #1
      10:	0002040c 	andeq	r0, r2, ip, lsl #8
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
      14:	00003700 	andeq	r3, r0, r0, lsl #14
{
      18:	00003000 	andeq	r3, r0, r0
	...
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
      24:	06010200 	streq	r0, [r1], -r0, lsl #4
      28:	0000019b 	muleq	r0, fp, r1
      2c:	00016e03 	andeq	r6, r1, r3, lsl #28
      30:	182b0200 	stmdane	fp!, {r9}
          pllvco = (msirange / pllm);
          break;
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
      SystemCoreClock = pllvco/pllr;
      34:	00000038 	andeq	r0, r0, r8, lsr r0
      SystemCoreClock = msirange;
      break;
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
      38:	99080102 	stmdbls	r8, {r1, r8}
      3c:	02000001 	andeq	r0, r0, #1
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
      40:	00000502 	andeq	r0, r0, r2, lsl #10
      44:	02020000 	andeq	r0, r2, #0
      SystemCoreClock = HSE_VALUE;
      48:	0001d207 	andeq	sp, r1, r7, lsl #4
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
      4c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      50:	00000159 	andeq	r0, r0, r9, asr r1
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
      54:	ac070402 	cfstrsge	mvf0, [r7], {2}
      58:	02000001 	andeq	r0, r0, #1
      5c:	01540508 	cmpeq	r4, r8, lsl #10
      switch (pllsource)
      60:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
          pllvco = (msirange / pllm);
      64:	0001a707 	andeq	sl, r1, r7, lsl #14
          break;
      68:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
          pllvco = (HSE_VALUE / pllm);
      6c:	00746e69 	rsbseq	r6, r4, r9, ror #28
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
      70:	00021e03 	andeq	r1, r2, r3, lsl #28
      74:	1ae80200 	bne	ffa0087c <__stack+0xdf9e887c>
      78:	0000007c 	andeq	r0, r0, ip, ror r0
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
      7c:	b1070402 	tstlt	r7, r2, lsl #8
      80:	03000001 	movweq	r0, #1
      SystemCoreClock = pllvco/pllr;
      84:	00000170 	andeq	r0, r0, r0, ror r1
          pllvco = (HSE_VALUE / pllm);
      88:	2c131803 	ldccs	8, cr1, [r3], {3}
      SystemCoreClock = msirange;
      8c:	05000000 	streq	r0, [r0, #-0]
      break;
      90:	00000083 	andeq	r0, r0, r3, lsl #1
      94:	00022003 	andeq	r2, r2, r3
      98:	15520300 	ldrbne	r0, [r2, #-768]	; 0xfffffd00
      9c:	00000070 	andeq	r0, r0, r0, ror r0
      a0:	00000a03 	andeq	r0, r0, r3, lsl #20
      a4:	17d10400 	ldrbne	r0, [r1, r0, lsl #8]
      a8:	0000007c 	andeq	r0, r0, ip, ror r0
      ac:	8d040802 	stchi	8, cr0, [r4, #-8]
      b0:	06000001 	streq	r0, [r0], -r1
      b4:	00000011 	andeq	r0, r0, r1, lsl r0
      b8:	94122305 	ldrls	r2, [r2], #-773	; 0xfffffcfb
      bc:	06000000 	streq	r0, [r0], -r0
      c0:	0000022a 	andeq	r0, r0, sl, lsr #4
      c4:	94122505 	ldrls	r2, [r2], #-1285	; 0xfffffafb
      c8:	06000000 	streq	r0, [r0], -r0
      cc:	00000162 	andeq	r0, r0, r2, ror #2
      d0:	94232505 	strtls	r2, [r3], #-1285	; 0xfffffafb
      d4:	06000000 	streq	r0, [r0], -r0
      d8:	0000020e 	andeq	r0, r0, lr, lsl #4
      dc:	94122705 	ldrls	r2, [r2], #-1797	; 0xfffff8fb
      e0:	06000000 	streq	r0, [r0], -r0
      e4:	0000013e 	andeq	r0, r0, lr, lsr r1
      e8:	94232705 	strtls	r2, [r3], #-1797	; 0xfffff8fb
      ec:	06000000 	streq	r0, [r0], -r0
      f0:	000001e5 	andeq	r0, r0, r5, ror #3
      f4:	94122b05 	ldrls	r2, [r2], #-2821	; 0xfffff4fb
      f8:	06000000 	streq	r0, [r0], -r0
      fc:	0000002c 	andeq	r0, r0, ip, lsr #32
     100:	941e2b05 	ldrls	r2, [lr], #-2821	; 0xfffff4fb
     104:	07000000 	streq	r0, [r0, -r0]
     108:	00000178 	andeq	r0, r0, r8, ror r1
     10c:	801d4601 	andshi	r4, sp, r1, lsl #12
     110:	600800ec 	andvs	r0, r8, ip, ror #1
     114:	01000000 	mrseq	r0, (UNDEF: 0)
     118:	00019c9c 	muleq	r1, ip, ip
     11c:	01ae0800 			; <UNDEFINED> instruction: 0x01ae0800
     120:	ec9c0000 	ldc	0, cr0, [ip], {0}
     124:	00000800 	andeq	r0, r0, r0, lsl #16
     128:	01000000 	mrseq	r0, (UNDEF: 0)
     12c:	0158024f 	cmpeq	r8, pc, asr #4
     130:	bb090000 	bllt	240138 <__flash_size+0x1c0138>
     134:	0a000001 	beq	140 <__data_size+0x13c>
     138:	000001c7 	andeq	r0, r0, r7, asr #3
     13c:	00000004 	andeq	r0, r0, r4
     140:	00000000 	andeq	r0, r0, r0
     144:	0000180b 	andeq	r1, r0, fp, lsl #16
     148:	01d30c00 	bicseq	r0, r3, r0, lsl #24
     14c:	00300000 	eorseq	r0, r0, r0
     150:	00220000 	eoreq	r0, r2, r0
     154:	00000000 	andeq	r0, r0, r0
     158:	00ec900d 	rsceq	r9, ip, sp
     15c:	0001e608 	andeq	lr, r1, r8, lsl #12
     160:	00017200 	andeq	r7, r1, r0, lsl #4
     164:	51010e00 	tstpl	r1, r0, lsl #28
     168:	0e007402 	cdpeq	4, 0, cr7, cr0, cr2, {0}
     16c:	75025201 	strvc	r5, [r2, #-513]	; 0xfffffdff
     170:	9a0d0000 	bls	340178 <__flash_size+0x2c0178>
     174:	e60800ec 	str	r0, [r8], -ip, ror #1
     178:	89000001 	stmdbhi	r0, {r0}
     17c:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
     180:	75055101 	strvc	r5, [r5, #-257]	; 0xfffffeff
     184:	22007400 	andcs	r7, r0, #0, 8
     188:	eca80f00 	stc	15, cr0, [r8]
     18c:	019c0800 	orrseq	r0, ip, r0, lsl #16
     190:	b0100000 	andslt	r0, r0, r0
     194:	6a0800ec 	bvs	20054c <__flash_size+0x18054c>
     198:	00000002 	andeq	r0, r0, r2
     19c:	00014a11 	andeq	r4, r1, r1, lsl sl
     1a0:	06370100 	ldrteq	r0, [r7], -r0, lsl #2
     1a4:	080007e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl}
     1a8:	00000016 	andeq	r0, r0, r6, lsl r0
     1ac:	be129c01 	cdplt	12, 1, cr9, cr2, cr1, {0}
     1b0:	01000001 	tsteq	r0, r1
     1b4:	de010d26 	cdple	13, 0, cr0, cr1, cr6, {1}
     1b8:	13000001 	movwne	r0, #1
     1bc:	00727470 	rsbseq	r7, r2, r0, ror r4
     1c0:	de272601 	cfmadda32le	mvax0, mvax2, mvfx7, mvfx1
     1c4:	14000001 	strne	r0, [r0], #-1
     1c8:	00000145 	andeq	r0, r0, r5, asr #2
     1cc:	a0332601 	eorsge	r2, r3, r1, lsl #12
     1d0:	15000000 	strne	r0, [r0, #-0]
     1d4:	29010070 	stmdbcs	r1, {r4, r5, r6}
     1d8:	0001e00e 	andeq	lr, r1, lr
     1dc:	04160000 	ldreq	r0, [r6], #-0
     1e0:	00830417 	addeq	r0, r3, r7, lsl r4
     1e4:	f0180000 			; <UNDEFINED> instruction: 0xf0180000
     1e8:	01000001 	tsteq	r0, r1
     1ec:	07b00d14 			; <UNDEFINED> instruction: 0x07b00d14
     1f0:	00320800 	eorseq	r0, r2, r0, lsl #16
     1f4:	9c010000 	stcls	0, cr0, [r1], {-0}
     1f8:	0000025d 	andeq	r0, r0, sp, asr r2
     1fc:	74736419 	ldrbtvc	r6, [r3], #-1049	; 0xfffffbe7
     200:	27140100 	ldrcs	r0, [r4, -r0, lsl #2]
     204:	000001de 	ldrdeq	r0, [r0], -lr
     208:	00000091 	muleq	r0, r1, r0
     20c:	0000008d 	andeq	r0, r0, sp, lsl #1
     210:	63727319 	cmnvs	r2, #1677721600	; 0x64000000
     214:	38140100 	ldmdacc	r4, {r8}
     218:	0000025d 	andeq	r0, r0, sp, asr r2
     21c:	000000b6 	strheq	r0, [r0], -r6
     220:	000000b2 	strheq	r0, [r0], -r2
     224:	0001451a 	andeq	r4, r1, sl, lsl r5
     228:	44140100 	ldrmi	r0, [r4], #-256	; 0xffffff00
     22c:	000000a0 	andeq	r0, r0, r0, lsr #1
     230:	000000db 	ldrdeq	r0, [r0], -fp
     234:	000000d7 	ldrdeq	r0, [r0], -r7
     238:	0100641b 	tsteq	r0, fp, lsl r4
     23c:	01e00e17 	mvneq	r0, r7, lsl lr
     240:	01070000 	mrseq	r0, (UNDEF: 7)
     244:	00f90000 	rscseq	r0, r9, r0
     248:	731b0000 	tstvc	fp, #0
     24c:	26170100 	ldrcs	r0, [r7], -r0, lsl #2
     250:	00000264 	andeq	r0, r0, r4, ror #4
     254:	000001ab 	andeq	r0, r0, fp, lsr #3
     258:	0000019f 	muleq	r0, pc, r1	; <UNPREDICTABLE>
     25c:	63041700 	movwvs	r1, #18176	; 0x4700
     260:	1c000002 	stcne	0, cr0, [r0], {2}
     264:	008f0417 	addeq	r0, pc, r7, lsl r4	; <UNPREDICTABLE>
     268:	3a1d0000 	bcc	740270 <__flash_size+0x6c0270>
     26c:	3a000002 	bcc	27c <__data_size+0x278>
     270:	01000002 	tsteq	r0, r2
     274:	fb000c11 	blx	32c2 <__data_size+0x32be>
     278:	04000000 	streq	r0, [r0], #-0
     27c:	0001b500 	andeq	fp, r1, r0, lsl #10
     280:	8d010400 	cfstrshi	mvf0, [r1, #-0]
     284:	0c000000 	stceq	0, cr0, [r0], {-0}
     288:	00000262 	andeq	r0, r0, r2, ror #4
     28c:	00000037 	andeq	r0, r0, r7, lsr r0
     290:	00000255 	andeq	r0, r0, r5, asr r2
     294:	9b060102 	blls	1806a4 <__flash_size+0x1006a4>
     298:	02000001 	andeq	r0, r0, #1
     29c:	01990801 	orrseq	r0, r9, r1, lsl #16
     2a0:	02020000 	andeq	r0, r2, #0
     2a4:	00000005 	andeq	r0, r0, r5
     2a8:	07020200 	streq	r0, [r2, -r0, lsl #4]
     2ac:	000001d2 	ldrdeq	r0, [r0], -r2
     2b0:	59050402 	stmdbpl	r5, {r1, sl}
     2b4:	02000001 	andeq	r0, r0, #1
     2b8:	01ac0704 			; <UNDEFINED> instruction: 0x01ac0704
     2bc:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     2c0:	00015405 	andeq	r5, r1, r5, lsl #8
     2c4:	07080200 	streq	r0, [r8, -r0, lsl #4]
     2c8:	000001a7 	andeq	r0, r0, r7, lsr #3
     2cc:	69050403 	stmdbvs	r5, {r0, r1, sl}
     2d0:	0400746e 	streq	r7, [r0], #-1134	; 0xfffffb92
     2d4:	0000021e 	andeq	r0, r0, lr, lsl r2
     2d8:	681ae801 	ldmdavs	sl, {r0, fp, sp, lr, pc}
     2dc:	02000000 	andeq	r0, r0, #0
     2e0:	01b10704 			; <UNDEFINED> instruction: 0x01b10704
     2e4:	20040000 	andcs	r0, r4, r0
     2e8:	02000002 	andeq	r0, r0, #2
     2ec:	005c1552 	subseq	r1, ip, r2, asr r5
     2f0:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     2f4:	00018d04 	andeq	r8, r1, r4, lsl #26
     2f8:	023f0500 	eorseq	r0, pc, #0, 10
     2fc:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
     300:	00006f12 	andeq	r6, r0, r2, lsl pc
     304:	02550600 	subseq	r0, r5, #0, 12
     308:	03040000 	movweq	r0, #16384	; 0x4000
     30c:	00b00f0e 	adcseq	r0, r0, lr, lsl #30
     310:	76070000 	strvc	r0, [r7], -r0
     314:	0b100300 	bleq	400f1c <__flash_size+0x380f1c>
     318:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
     31c:	03006607 	movweq	r6, #1543	; 0x607
     320:	00b30c12 	adcseq	r0, r3, r2, lsl ip
     324:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     328:	040a0904 	streq	r0, [sl], #-2308	; 0xfffff6fc
     32c:	000000b2 	strheq	r0, [r0], -r2
     330:	00026c04 	andeq	r6, r2, r4, lsl #24
     334:	03130300 	tsteq	r3, #0, 6
     338:	0000008e 	andeq	r0, r0, lr, lsl #1
     33c:	0000b90b 	andeq	fp, r0, fp, lsl #18
     340:	0000d000 	andeq	sp, r0, r0
     344:	05000c00 	streq	r0, [r0, #-3072]	; 0xfffff400
     348:	00000247 	andeq	r0, r0, r7, asr #4
     34c:	c5171603 	ldrgt	r1, [r7, #-1539]	; 0xfffff9fd
     350:	0b000000 	bleq	358 <__data_size+0x354>
     354:	000000b9 	strheq	r0, [r0], -r9
     358:	000000ec 	andeq	r0, r0, ip, ror #1
     35c:	0000680d 	andeq	r6, r0, sp, lsl #16
     360:	0e000300 	cdpeq	3, 0, cr0, cr0, cr0, {0}
     364:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     368:	dc2a1b05 			; <UNDEFINED> instruction: 0xdc2a1b05
     36c:	05000000 	streq	r0, [r0, #-0]
     370:	00000003 	andeq	r0, r0, r3
     374:	00340008 	eorseq	r0, r4, r8
     378:	00040000 	andeq	r0, r4, r0
     37c:	0000025c 	andeq	r0, r0, ip, asr r2
     380:	008d0104 	addeq	r0, sp, r4, lsl #2
     384:	7b0c0000 	blvc	30038c <__flash_size+0x28038c>
     388:	37000002 	strcc	r0, [r0, -r2]
     38c:	50000000 	andpl	r0, r0, r0
     390:	00000000 	andeq	r0, r0, r0
     394:	51000000 	mrspl	r0, (UNDEF: 0)
     398:	02000003 	andeq	r0, r0, #3
     39c:	00000285 	andeq	r0, r0, r5, lsl #5
     3a0:	00060b01 	andeq	r0, r6, r1, lsl #22
     3a4:	02080008 	andeq	r0, r8, #8
     3a8:	01000000 	mrseq	r0, (UNDEF: 0)
     3ac:	203a009c 	mlascs	sl, ip, r0, r0
     3b0:	00040000 	andeq	r0, r4, r0
     3b4:	0000028a 	andeq	r0, r0, sl, lsl #5
     3b8:	008d0104 	addeq	r0, sp, r4, lsl #2
     3bc:	1a0c0000 	bne	3003c4 <__flash_size+0x2803c4>
     3c0:	37000007 	strcc	r0, [r0, -r7]
     3c4:	a0000000 	andge	r0, r0, r0
     3c8:	00000003 	andeq	r0, r0, r3
     3cc:	a1000000 	mrsge	r0, (UNDEF: 0)
     3d0:	02000003 	andeq	r0, r0, #3
     3d4:	01b10704 			; <UNDEFINED> instruction: 0x01b10704
     3d8:	04030000 	streq	r0, [r3], #-0
     3dc:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
     3e0:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
     3e4:	00000154 	andeq	r0, r0, r4, asr r1
     3e8:	8d040802 	stchi	8, cr0, [r4, #-8]
     3ec:	04000001 	streq	r0, [r0], #-1
     3f0:	000008c1 	andeq	r0, r0, r1, asr #17
     3f4:	4d172909 	vldrmi.16	s4, [r7, #-18]	; 0xffffffee	; <UNPREDICTABLE>
     3f8:	02000000 	andeq	r0, r0, #0
     3fc:	019b0601 	orrseq	r0, fp, r1, lsl #12
     400:	6e040000 	cdpvs	0, 0, cr0, cr4, cr0, {0}
     404:	09000001 	stmdbeq	r0, {r0}
     408:	0060182b 	rsbeq	r1, r0, fp, lsr #16
     40c:	01020000 	mrseq	r0, (UNDEF: 2)
     410:	00019908 	andeq	r9, r1, r8, lsl #18
     414:	097a0400 	ldmdbeq	sl!, {sl}^
     418:	37090000 	strcc	r0, [r9, -r0]
     41c:	00007318 	andeq	r7, r0, r8, lsl r3
     420:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
     424:	00000000 	andeq	r0, r0, r0
     428:	0004ee04 	andeq	lr, r4, r4, lsl #28
     42c:	19390900 	ldmdbne	r9!, {r8, fp}
     430:	00000086 	andeq	r0, r0, r6, lsl #1
     434:	d2070202 	andle	r0, r7, #536870912	; 0x20000000
     438:	04000001 	streq	r0, [r0], #-1
     43c:	00000c56 	andeq	r0, r0, r6, asr ip
     440:	99184d09 	ldmdbls	r8, {r0, r3, r8, sl, fp, lr}
     444:	02000000 	andeq	r0, r0, #0
     448:	01590504 	cmpeq	r9, r4, lsl #10
     44c:	d7040000 	strle	r0, [r4, -r0]
     450:	09000006 	stmdbeq	r0, {r1, r2}
     454:	00ac194f 	adceq	r1, ip, pc, asr #18
     458:	04020000 	streq	r0, [r2], #-0
     45c:	0001ac07 	andeq	sl, r1, r7, lsl #24
     460:	0b350400 	bleq	d41468 <__flash_size+0xcc1468>
     464:	67090000 	strvs	r0, [r9, -r0]
     468:	00003318 	andeq	r3, r0, r8, lsl r3
     46c:	07080200 	streq	r0, [r8, -r0, lsl #4]
     470:	000001a7 	andeq	r0, r0, r7, lsr #3
     474:	00cc0405 	sbceq	r0, ip, r5, lsl #8
     478:	01020000 	mrseq	r0, (UNDEF: 2)
     47c:	0001a208 	andeq	sl, r1, r8, lsl #4
     480:	08c30400 	stmiaeq	r3, {sl}^
     484:	140a0000 	strne	r0, [sl], #-0
     488:	00004112 	andeq	r4, r0, r2, lsl r1
     48c:	00d30600 	sbcseq	r0, r3, r0, lsl #12
     490:	70040000 	andvc	r0, r4, r0
     494:	0a000001 	beq	4a0 <__data_size+0x49c>
     498:	00541318 	subseq	r1, r4, r8, lsl r3
     49c:	e4070000 	str	r0, [r7], #-0
     4a0:	06000000 	streq	r0, [r0], -r0
     4a4:	000000e4 	andeq	r0, r0, r4, ror #1
     4a8:	00097c04 	andeq	r7, r9, r4, lsl #24
     4ac:	13200a00 	nopne	{0}	; <UNPREDICTABLE>
     4b0:	00000067 	andeq	r0, r0, r7, rrx
     4b4:	0000fa06 	andeq	pc, r0, r6, lsl #20
     4b8:	04f00400 	ldrbteq	r0, [r0], #1024	; 0x400
     4bc:	240a0000 	strcs	r0, [sl], #-0
     4c0:	00007a14 	andeq	r7, r0, r4, lsl sl
     4c4:	010b0700 	tsteq	fp, r0, lsl #14
     4c8:	58040000 	stmdapl	r4, {}	; <UNPREDICTABLE>
     4cc:	0a00000c 	beq	504 <__data_size+0x500>
     4d0:	008d132c 	addeq	r1, sp, ip, lsr #6
     4d4:	d9040000 	stmdble	r4, {}	; <UNPREDICTABLE>
     4d8:	0a000006 	beq	4f8 <__data_size+0x4f4>
     4dc:	00a01430 	adceq	r1, r0, r0, lsr r4
     4e0:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
     4e4:	06000001 	streq	r0, [r0], -r1
     4e8:	00000134 	andeq	r0, r0, r4, lsr r1
     4ec:	00012806 	andeq	r2, r1, r6, lsl #16
     4f0:	0b370400 	bleq	dc14f8 <__flash_size+0xd414f8>
     4f4:	380a0000 	stmdacc	sl, {}	; <UNPREDICTABLE>
     4f8:	0000b313 	andeq	fp, r0, r3, lsl r3
     4fc:	00df0800 	sbcseq	r0, pc, r0, lsl #16
     500:	01600000 	cmneq	r0, r0
     504:	25090000 	strcs	r0, [r9, #-0]
     508:	7f000000 	svcvc	0x00000000
     50c:	4f06003e 	svcmi	0x0006003e
     510:	0a000001 	beq	51c <__data_size+0x518>
     514:	00000a4c 	andeq	r0, r0, ip, asr #20
     518:	600e030b 	andvs	r0, lr, fp, lsl #6
     51c:	05000001 	streq	r0, [r0, #-1]
     520:	000df003 	andeq	pc, sp, r3
     524:	00df0808 	sbcseq	r0, pc, r8, lsl #16
     528:	01880000 	orreq	r0, r8, r0
     52c:	25090000 	strcs	r0, [r9, #-0]
     530:	7f000000 	svcvc	0x00000000
     534:	77060002 	strvc	r0, [r6, -r2]
     538:	0a000001 	beq	544 <__data_size+0x540>
     53c:	0000093a 	andeq	r0, r0, sl, lsr r9
     540:	880e030c 	stmdahi	lr, {r2, r3, r8, r9}
     544:	05000001 	streq	r0, [r0, #-1]
     548:	00e9f003 	rsceq	pc, r9, r3
     54c:	00df0808 	sbcseq	r0, pc, r8, lsl #16
     550:	01b00000 	movseq	r0, r0
     554:	25090000 	strcs	r0, [r9, #-0]
     558:	7f000000 	svcvc	0x00000000
     55c:	9f06009d 	svcls	0x0006009d
     560:	0a000001 	beq	56c <__data_size+0x568>
     564:	000008fb 	strdeq	r0, [r0], -fp
     568:	b00e800d 	andlt	r8, lr, sp
     56c:	05000001 	streq	r0, [r0, #-1]
     570:	004c7003 	subeq	r7, ip, r3
     574:	0e8c0b08 	vdiveq.f64	d0, d12, d8
     578:	f80901b8 			; <UNDEFINED> instruction: 0xf80901b8
     57c:	0c000002 	stceq	0, cr0, [r0], {2}
     580:	0000037f 	andeq	r0, r0, pc, ror r3
     584:	1201ba0e 	andne	fp, r1, #57344	; 0xe000
     588:	00000139 	andeq	r0, r0, r9, lsr r1
     58c:	03e90c00 	mvneq	r0, #0, 24
     590:	bb0e0000 	bllt	380598 <__flash_size+0x300598>
     594:	01341201 	teqeq	r4, r1, lsl #4
     598:	0c040000 	stceq	0, cr0, [r4], {-0}
     59c:	0000031f 	andeq	r0, r0, pc, lsl r3
     5a0:	1201bc0e 	andne	fp, r1, #3584	; 0xe00
     5a4:	00000134 	andeq	r0, r0, r4, lsr r1
     5a8:	035c0c08 	cmpeq	ip, #8, 24	; 0x800
     5ac:	bd0e0000 	stclt	0, cr0, [lr, #-0]
     5b0:	01341201 	teqeq	r4, r1, lsl #4
     5b4:	0d0c0000 	stceq	0, cr0, [ip, #-0]
     5b8:	00524353 	subseq	r4, r2, r3, asr r3
     5bc:	1201be0e 	andne	fp, r1, #14, 28	; 0xe0
     5c0:	00000134 	andeq	r0, r0, r4, lsr r1
     5c4:	43430d10 	movtmi	r0, #15632	; 0x3d10
     5c8:	bf0e0052 	svclt	0x000e0052
     5cc:	01341201 	teqeq	r4, r1, lsl #4
     5d0:	0d140000 	ldceq	0, cr0, [r4, #-0]
     5d4:	00504853 	subseq	r4, r0, r3, asr r8
     5d8:	1201c00e 	andne	ip, r1, #14
     5dc:	00000308 	andeq	r0, r0, r8, lsl #6
     5e0:	05be0c18 	ldreq	r0, [lr, #3096]!	; 0xc18
     5e4:	c10e0000 	mrsgt	r0, (UNDEF: 14)
     5e8:	01341201 	teqeq	r4, r1, lsl #4
     5ec:	0c240000 	stceq	0, cr0, [r4], #-0
     5f0:	000009c1 	andeq	r0, r0, r1, asr #19
     5f4:	1201c20e 	andne	ip, r1, #-536870912	; 0xe0000000
     5f8:	00000134 	andeq	r0, r0, r4, lsr r1
     5fc:	05120c28 	ldreq	r0, [r2, #-3112]	; 0xfffff3d8
     600:	c30e0000 	movwgt	r0, #57344	; 0xe000
     604:	01341201 	teqeq	r4, r1, lsl #4
     608:	0c2c0000 	stceq	0, cr0, [ip], #-0
     60c:	000004d5 	ldrdeq	r0, [r0], -r5
     610:	1201c40e 	andne	ip, r1, #234881024	; 0xe000000
     614:	00000134 	andeq	r0, r0, r4, lsr r1
     618:	0a650c30 	beq	19436e0 <__flash_size+0x18c36e0>
     61c:	c50e0000 	strgt	r0, [lr, #-0]
     620:	01341201 	teqeq	r4, r1, lsl #4
     624:	0c340000 	ldceq	0, cr0, [r4], #-0
     628:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
     62c:	1201c60e 	andne	ip, r1, #14680064	; 0xe00000
     630:	00000134 	andeq	r0, r0, r4, lsr r1
     634:	09af0c38 	stmibeq	pc!, {r3, r4, r5, sl, fp}	; <UNPREDICTABLE>
     638:	c70e0000 	strgt	r0, [lr, -r0]
     63c:	01341201 	teqeq	r4, r1, lsl #4
     640:	0d3c0000 	ldceq	0, cr0, [ip, #-0]
     644:	00524650 	subseq	r4, r2, r0, asr r6
     648:	1201c80e 	andne	ip, r1, #917504	; 0xe0000
     64c:	00000322 	andeq	r0, r0, r2, lsr #6
     650:	46440d40 	strbmi	r0, [r4], -r0, asr #26
     654:	c90e0052 	stmdbgt	lr, {r1, r4, r6}
     658:	01391201 	teqeq	r9, r1, lsl #4
     65c:	0d480000 	stcleq	0, cr0, [r8, #-0]
     660:	00524441 	subseq	r4, r2, r1, asr #8
     664:	1201ca0e 	andne	ip, r1, #57344	; 0xe000
     668:	00000139 	andeq	r0, r0, r9, lsr r1
     66c:	0a470c4c 	beq	11c37a4 <__flash_size+0x11437a4>
     670:	cb0e0000 	blgt	380678 <__flash_size+0x300678>
     674:	033c1201 	teqeq	ip, #268435456	; 0x10000000
     678:	0c500000 	mraeq	r0, r0, acc0
     67c:	00000a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
     680:	1201cc0e 	andne	ip, r1, #3584	; 0xe00
     684:	00000356 	andeq	r0, r0, r6, asr r3
     688:	04030c60 	streq	r0, [r3], #-3168	; 0xfffff3a0
     68c:	cd0e0000 	stcgt	0, cr0, [lr, #-0]
     690:	035b1201 	cmpeq	fp, #268435456	; 0x10000000
     694:	0c740000 	ldcleq	0, cr0, [r4], #-0
     698:	00000c1f 	andeq	r0, r0, pc, lsl ip
     69c:	1201ce0e 	andne	ip, r1, #14, 28	; 0xe0
     6a0:	00000134 	andeq	r0, r0, r4, lsr r1
     6a4:	f0080088 			; <UNDEFINED> instruction: 0xf0080088
     6a8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     6ac:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
     6b0:	00000025 	andeq	r0, r0, r5, lsr #32
     6b4:	f807000b 			; <UNDEFINED> instruction: 0xf807000b
     6b8:	08000002 	stmdaeq	r0, {r1}
     6bc:	00000139 	andeq	r0, r0, r9, lsr r1
     6c0:	0000031d 	andeq	r0, r0, sp, lsl r3
     6c4:	0000250e 	andeq	r2, r0, lr, lsl #10
     6c8:	06000100 	streq	r0, [r0], -r0, lsl #2
     6cc:	0000030d 	andeq	r0, r0, sp, lsl #6
     6d0:	00031d07 	andeq	r1, r3, r7, lsl #26
     6d4:	01390800 	teqeq	r9, r0, lsl #16
     6d8:	03370000 	teqeq	r7, #0
     6dc:	250e0000 	strcs	r0, [lr, #-0]
     6e0:	03000000 	movweq	r0, #0
     6e4:	03270600 			; <UNDEFINED> instruction: 0x03270600
     6e8:	37070000 	strcc	r0, [r7, -r0]
     6ec:	08000003 	stmdaeq	r0, {r0, r1}
     6f0:	00000139 	andeq	r0, r0, r9, lsr r1
     6f4:	00000351 	andeq	r0, r0, r1, asr r3
     6f8:	0000250e 	andeq	r2, r0, lr, lsl #10
     6fc:	06000400 	streq	r0, [r0], -r0, lsl #8
     700:	00000341 	andeq	r0, r0, r1, asr #6
     704:	00035107 	andeq	r5, r3, r7, lsl #2
     708:	01280800 			; <UNDEFINED> instruction: 0x01280800
     70c:	036b0000 	cmneq	fp, #0
     710:	250e0000 	strcs	r0, [lr, #-0]
     714:	04000000 	streq	r0, [r0], #-0
     718:	04cc0f00 	strbeq	r0, [ip], #3840	; 0xf00
     71c:	cf0e0000 	svcgt	0x000e0000
     720:	01c70301 	biceq	r0, r7, r1, lsl #6
     724:	100b0000 	andne	r0, fp, r0
     728:	0902f70e 	stmdbeq	r2, {r1, r2, r3, r8, r9, sl, ip, sp, lr, pc}
     72c:	000003bb 			; <UNDEFINED> instruction: 0x000003bb
     730:	0007830c 	andeq	r8, r7, ip, lsl #6
     734:	02f90e00 	rscseq	r0, r9, #0, 28
     738:	00013412 	andeq	r3, r1, r2, lsl r4
     73c:	660c0000 	strvs	r0, [ip], -r0
     740:	0e000007 	cdpeq	0, 0, cr0, cr0, cr7, {0}
     744:	341202fa 	ldrcc	r0, [r2], #-762	; 0xfffffd06
     748:	04000001 	streq	r0, [r0], #-1
     74c:	4c41560d 	mcrrmi	6, 0, r5, r1, cr13
     750:	02fb0e00 	rscseq	r0, fp, #0, 28
     754:	00013412 	andeq	r3, r1, r2, lsl r4
     758:	bb0c0800 	bllt	302760 <__flash_size+0x282760>
     75c:	0e000009 	cdpeq	0, 0, cr0, cr0, cr9, {0}
     760:	391202fc 	ldmdbcc	r2, {r2, r3, r4, r5, r6, r7, r9}
     764:	0c000001 	stceq	0, cr0, [r0], {1}
     768:	08240f00 	stmdaeq	r4!, {r8, r9, sl, fp}
     76c:	fd0e0000 	stc2	0, cr0, [lr, #-0]
     770:	03780302 	cmneq	r8, #134217728	; 0x8000000
     774:	10100000 	andsne	r0, r0, r0
     778:	0f000006 	svceq	0x00000006
     77c:	0128113a 			; <UNDEFINED> instruction: 0x0128113a
     780:	f5080000 			; <UNDEFINED> instruction: 0xf5080000
     784:	e4000000 	str	r0, [r0], #-0
     788:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
     78c:	00000025 	andeq	r0, r0, r5, lsr #32
     790:	d406000f 	strle	r0, [r6], #-15
     794:	10000003 	andne	r0, r0, r3
     798:	000008ae 	andeq	r0, r0, lr, lsr #17
     79c:	e4173c0f 	ldr	r3, [r7], #-3087	; 0xfffff3f1
     7a0:	08000003 	stmdaeq	r0, {r0, r1}
     7a4:	000000f5 	strdeq	r0, [r0], -r5
     7a8:	00000405 	andeq	r0, r0, r5, lsl #8
     7ac:	0000250e 	andeq	r2, r0, lr, lsl #10
     7b0:	06000700 	streq	r0, [r0], -r0, lsl #14
     7b4:	000003f5 	strdeq	r0, [r0], -r5
     7b8:	000a3910 	andeq	r3, sl, r0, lsl r9
     7bc:	173d0f00 	ldrne	r0, [sp, -r0, lsl #30]!
     7c0:	00000405 	andeq	r0, r0, r5, lsl #8
     7c4:	00013e08 	andeq	r3, r1, r8, lsl #28
     7c8:	00042600 	andeq	r2, r4, r0, lsl #12
     7cc:	00250e00 	eoreq	r0, r5, r0, lsl #28
     7d0:	000b0000 	andeq	r0, fp, r0
     7d4:	00041606 	andeq	r1, r4, r6, lsl #12
     7d8:	03961000 	orrseq	r1, r6, #0
     7dc:	3e0f0000 	cdpcc	0, 0, cr0, cr15, cr0, {0}
     7e0:	00042617 	andeq	r2, r4, r7, lsl r6
     7e4:	01280800 			; <UNDEFINED> instruction: 0x01280800
     7e8:	04470000 	strbeq	r0, [r7], #-0
     7ec:	250e0000 	strcs	r0, [lr, #-0]
     7f0:	03000000 	movweq	r0, #0
     7f4:	10540b00 	subsne	r0, r4, r0, lsl #22
     7f8:	4c0901d9 	stfmis	f0, [r9], {217}	; 0xd9
     7fc:	0d000005 	stceq	0, cr0, [r0, #-20]	; 0xffffffec
     800:	00524341 	subseq	r4, r2, r1, asr #6
     804:	1101db10 	tstne	r1, r0, lsl fp
     808:	00000134 	andeq	r0, r0, r4, lsr r1
     80c:	04210c00 	strteq	r0, [r1], #-3072	; 0xfffff400
     810:	dc100000 	ldcle	0, cr0, [r0], {-0}
     814:	01341101 	teqeq	r4, r1, lsl #2
     818:	0c040000 	stceq	0, cr0, [r4], {-0}
     81c:	00000423 	andeq	r0, r0, r3, lsr #8
     820:	1101dd10 	tstne	r1, r0, lsl sp
     824:	00000134 	andeq	r0, r0, r4, lsr r1
     828:	06340c08 	ldrteq	r0, [r4], -r8, lsl #24
     82c:	de100000 	cdple	0, 1, cr0, cr0, cr0, {0}
     830:	01341101 	teqeq	r4, r1, lsl #2
     834:	0d0c0000 	stceq	0, cr0, [ip, #-0]
     838:	10005253 	andne	r5, r0, r3, asr r2
     83c:	341101df 	ldrcc	r0, [r1], #-479	; 0xfffffe21
     840:	10000001 	andne	r0, r0, r1
     844:	0052430d 	subseq	r4, r2, sp, lsl #6
     848:	1101e010 	tstne	r1, r0, lsl r0
     84c:	00000134 	andeq	r0, r0, r4, lsr r1
     850:	086f0c14 	stmdaeq	pc!, {r2, r4, sl, fp}^	; <UNPREDICTABLE>
     854:	e1100000 	tst	r0, r0
     858:	01341101 	teqeq	r4, r1, lsl #2
     85c:	0c180000 	ldceq	0, cr0, [r8], {-0}
     860:	0000040d 	andeq	r0, r0, sp, lsl #8
     864:	1101e210 	tstne	r1, r0, lsl r2
     868:	00000134 	andeq	r0, r0, r4, lsr r1
     86c:	0b460c1c 	bleq	11838e4 <__flash_size+0x11038e4>
     870:	e3100000 	tst	r0, #0
     874:	01341101 	teqeq	r4, r1, lsl #2
     878:	0c200000 	stceq	0, cr0, [r0], #-0
     87c:	00000a6b 	andeq	r0, r0, fp, ror #20
     880:	1101e410 	tstne	r1, r0, lsl r4
     884:	00000134 	andeq	r0, r0, r4, lsr r1
     888:	05d20c24 	ldrbeq	r0, [r2, #3108]	; 0xc24
     88c:	e5100000 	ldr	r0, [r0, #-0]
     890:	01341101 	teqeq	r4, r1, lsl #2
     894:	0c280000 	stceq	0, cr0, [r8], #-0
     898:	00000908 	andeq	r0, r0, r8, lsl #18
     89c:	1101e610 	tstne	r1, r0, lsl r6
     8a0:	00000134 	andeq	r0, r0, r4, lsr r1
     8a4:	099c0c2c 	ldmibeq	ip, {r2, r3, r5, sl, fp}
     8a8:	e7100000 	ldr	r0, [r0, -r0]
     8ac:	01341101 	teqeq	r4, r1, lsl #2
     8b0:	0c300000 	ldceq	0, cr0, [r0], #-0
     8b4:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
     8b8:	1101e810 	tstne	r1, r0, lsl r8
     8bc:	00000437 	andeq	r0, r0, r7, lsr r4
     8c0:	02bd0c34 	adcseq	r0, sp, #52, 24	; 0x3400
     8c4:	e9100000 	ldmdb	r0, {}	; <UNPREDICTABLE>
     8c8:	01341101 	teqeq	r4, r1, lsl #2
     8cc:	0c440000 	mareq	acc0, r0, r4
     8d0:	00000c48 	andeq	r0, r0, r8, asr #24
     8d4:	1101ea10 	tstne	r1, r0, lsl sl
     8d8:	00000134 	andeq	r0, r0, r4, lsr r1
     8dc:	0bc70c48 	bleq	ff1c3a04 <__stack+0xdf1aba04>
     8e0:	eb100000 	bl	4008e8 <__flash_size+0x3808e8>
     8e4:	01341101 	teqeq	r4, r1, lsl #2
     8e8:	0c4c0000 	mareq	acc0, r0, ip
     8ec:	00000c60 	andeq	r0, r0, r0, ror #24
     8f0:	1101ec10 	tstne	r1, r0, lsl ip
     8f4:	00000134 	andeq	r0, r0, r4, lsr r1
     8f8:	510f0050 	qaddpl	r0, r0, pc	; <UNPREDICTABLE>
     8fc:	1000000b 	andne	r0, r0, fp
     900:	470301ed 	strmi	r0, [r3, -sp, ror #3]
     904:	0b000004 	bleq	91c <__data_size+0x918>
     908:	02141030 	andseq	r1, r4, #48	; 0x30
     90c:	0005fe09 	andeq	pc, r5, r9, lsl #28
     910:	077d0c00 	ldrbeq	r0, [sp, -r0, lsl #24]!
     914:	16100000 	ldrne	r0, [r0], -r0
     918:	01341102 	teqeq	r4, r2, lsl #2
     91c:	0c000000 	stceq	0, cr0, [r0], {-0}
     920:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
     924:	11021710 	tstne	r2, r0, lsl r7
     928:	00000134 	andeq	r0, r0, r4, lsr r1
     92c:	06b30c04 	ldrteq	r0, [r3], r4, lsl #24
     930:	18100000 	ldmdane	r0, {}	; <UNPREDICTABLE>
     934:	01341102 	teqeq	r4, r2, lsl #2
     938:	0c080000 	stceq	0, cr0, [r8], {-0}
     93c:	000006e2 	andeq	r0, r0, r2, ror #13
     940:	11021910 	tstne	r2, r0, lsl r9
     944:	00000134 	andeq	r0, r0, r4, lsr r1
     948:	44490d0c 	strbmi	r0, [r9], #-3340	; 0xfffff2f4
     94c:	1a100052 	bne	400a9c <__flash_size+0x380a9c>
     950:	01341102 	teqeq	r4, r2, lsl #2
     954:	0d100000 	ldceq	0, cr0, [r0, #-0]
     958:	0052444f 	subseq	r4, r2, pc, asr #8
     95c:	11021b10 	tstne	r2, r0, lsl fp
     960:	00000134 	andeq	r0, r0, r4, lsr r1
     964:	0b010c14 	bleq	439bc <__sram_size+0x2b9bc>
     968:	1c100000 	ldcne	0, cr0, [r0], {-0}
     96c:	01341102 	teqeq	r4, r2, lsl #2
     970:	0c180000 	ldceq	0, cr0, [r8], {-0}
     974:	00000678 	andeq	r0, r0, r8, ror r6
     978:	11021d10 	tstne	r2, r0, lsl sp
     97c:	00000134 	andeq	r0, r0, r4, lsr r1
     980:	46410d1c 			; <UNDEFINED> instruction: 0x46410d1c
     984:	1e100052 	mrcne	0, 0, r0, cr0, cr2, {2}
     988:	060e1102 	streq	r1, [lr], -r2, lsl #2
     98c:	0d200000 	stceq	0, cr0, [r0, #-0]
     990:	00525242 	subseq	r5, r2, r2, asr #4
     994:	11021f10 	tstne	r2, r0, lsl pc
     998:	00000134 	andeq	r0, r0, r4, lsr r1
     99c:	0b1c0c28 	bleq	703a44 <__flash_size+0x683a44>
     9a0:	20100000 	andscs	r0, r0, r0
     9a4:	01341102 	teqeq	r4, r2, lsl #2
     9a8:	002c0000 	eoreq	r0, ip, r0
     9ac:	00013408 	andeq	r3, r1, r8, lsl #8
     9b0:	00060e00 	andeq	r0, r6, r0, lsl #28
     9b4:	00250e00 	eoreq	r0, r5, r0, lsl #28
     9b8:	00010000 	andeq	r0, r1, r0
     9bc:	0005fe07 	andeq	pc, r5, r7, lsl #28
     9c0:	0b280f00 	bleq	a045c8 <__flash_size+0x9845c8>
     9c4:	22100000 	andscs	r0, r0, #0
     9c8:	05590302 	ldrbeq	r0, [r9, #-770]	; 0xfffffcfe
     9cc:	600b0000 	andvs	r0, fp, r0
     9d0:	09027710 	stmdbeq	r2, {r4, r8, r9, sl, ip, sp, lr}
     9d4:	0000077b 	andeq	r0, r0, fp, ror r7
     9d8:	3152430d 	cmpcc	r2, sp, lsl #6
     9dc:	02791000 	rsbseq	r1, r9, #0
     9e0:	00013411 	andeq	r3, r1, r1, lsl r4
     9e4:	430d0000 	movwmi	r0, #53248	; 0xd000
     9e8:	10003252 	andne	r3, r0, r2, asr r2
     9ec:	3411027a 	ldrcc	r0, [r1], #-634	; 0xfffffd86
     9f0:	04000001 	streq	r0, [r0], #-1
     9f4:	3352430d 	cmpcc	r2, #872415232	; 0x34000000
     9f8:	027b1000 	rsbseq	r1, fp, #0
     9fc:	00013411 	andeq	r3, r1, r1, lsl r4
     a00:	430d0800 	movwmi	r0, #55296	; 0xd800
     a04:	10003452 	andne	r3, r0, r2, asr r4
     a08:	3411027c 	ldrcc	r0, [r1], #-636	; 0xfffffd84
     a0c:	0c000001 	stceq	0, cr0, [r0], {1}
     a10:	3152530d 	cmpcc	r2, sp, lsl #6
     a14:	027d1000 	rsbseq	r1, sp, #0
     a18:	00013411 	andeq	r3, r1, r1, lsl r4
     a1c:	530d1000 	movwpl	r1, #53248	; 0xd000
     a20:	10003252 	andne	r3, r0, r2, asr r2
     a24:	3411027e 	ldrcc	r0, [r1], #-638	; 0xfffffd82
     a28:	14000001 	strne	r0, [r0], #-1
     a2c:	5243530d 	subpl	r5, r3, #872415232	; 0x34000000
     a30:	027f1000 	rsbseq	r1, pc, #0
     a34:	00013411 	andeq	r3, r1, r1, lsl r4
     a38:	db0c1800 	blle	306a40 <__flash_size+0x286a40>
     a3c:	10000005 	andne	r0, r0, r5
     a40:	280c0280 	stmdacs	ip, {r7, r9}
     a44:	1c000001 	stcne	0, cr0, [r0], {1}
     a48:	0005890c 	andeq	r8, r5, ip, lsl #18
     a4c:	02811000 	addeq	r1, r1, #0
     a50:	00013411 	andeq	r3, r1, r1, lsl r4
     a54:	680c2000 	stmdavs	ip, {sp}
     a58:	10000009 	andne	r0, r0, r9
     a5c:	34110282 	ldrcc	r0, [r1], #-642	; 0xfffffd7e
     a60:	24000001 	strcs	r0, [r0], #-1
     a64:	00058f0c 	andeq	r8, r5, ip, lsl #30
     a68:	02831000 	addeq	r1, r3, #0
     a6c:	00013411 	andeq	r3, r1, r1, lsl r4
     a70:	6e0c2800 	cdpvs	8, 0, cr2, cr12, cr0, {0}
     a74:	10000009 	andne	r0, r0, r9
     a78:	34110284 	ldrcc	r0, [r1], #-644	; 0xfffffd7c
     a7c:	2c000001 	stccs	0, cr0, [r0], {1}
     a80:	0005950c 	andeq	r9, r5, ip, lsl #10
     a84:	02851000 	addeq	r1, r5, #0
     a88:	00013411 	andeq	r3, r1, r1, lsl r4
     a8c:	740c3000 	strvc	r3, [ip], #-0
     a90:	10000009 	andne	r0, r0, r9
     a94:	34110286 	ldrcc	r0, [r1], #-646	; 0xfffffd7a
     a98:	34000001 	strcc	r0, [r0], #-1
     a9c:	00059b0c 	andeq	r9, r5, ip, lsl #22
     aa0:	02871000 	addeq	r1, r7, #0
     aa4:	00013411 	andeq	r3, r1, r1, lsl r4
     aa8:	4b0c3800 	blmi	30eab0 <__flash_size+0x28eab0>
     aac:	1000000b 	andne	r0, r0, fp
     ab0:	34110288 	ldrcc	r0, [r1], #-648	; 0xfffffd78
     ab4:	3c000001 	stccc	0, cr0, [r0], {1}
     ab8:	0005a10c 	andeq	sl, r5, ip, lsl #2
     abc:	02891000 	addeq	r1, r9, #0
     ac0:	00013411 	andeq	r3, r1, r1, lsl r4
     ac4:	840c4000 	strhi	r4, [ip], #-0
     ac8:	10000009 	andne	r0, r0, r9
     acc:	3411028a 	ldrcc	r0, [r1], #-650	; 0xfffffd76
     ad0:	44000001 	strmi	r0, [r0], #-1
     ad4:	0005a70c 	andeq	sl, r5, ip, lsl #14
     ad8:	028b1000 	addeq	r1, fp, #0
     adc:	00013411 	andeq	r3, r1, r1, lsl r4
     ae0:	8a0c4800 	bhi	312ae8 <__flash_size+0x292ae8>
     ae4:	10000009 	andne	r0, r0, r9
     ae8:	3411028c 	ldrcc	r0, [r1], #-652	; 0xfffffd74
     aec:	4c000001 	stcmi	0, cr0, [r0], {1}
     af0:	0005ad0c 	andeq	sl, r5, ip, lsl #26
     af4:	028d1000 	addeq	r1, sp, #0
     af8:	00013411 	andeq	r3, r1, r1, lsl r4
     afc:	900c5000 	andls	r5, ip, r0
     b00:	10000009 	andne	r0, r0, r9
     b04:	3411028e 	ldrcc	r0, [r1], #-654	; 0xfffffd72
     b08:	54000001 	strpl	r0, [r0], #-1
     b0c:	0005b30c 	andeq	fp, r5, ip, lsl #6
     b10:	028f1000 	addeq	r1, pc, #0
     b14:	00013411 	andeq	r3, r1, r1, lsl r4
     b18:	960c5800 	strls	r5, [ip], -r0, lsl #16
     b1c:	10000009 	andne	r0, r0, r9
     b20:	34110290 	ldrcc	r0, [r1], #-656	; 0xfffffd70
     b24:	5c000001 	stcpl	0, cr0, [r0], {1}
     b28:	0bb60f00 	bleq	fed84730 <__stack+0xded6c730>
     b2c:	91100000 	tstls	r0, r0
     b30:	06200302 	strteq	r0, [r0], -r2, lsl #6
     b34:	980b0000 	stmdals	fp, {}	; <UNPREDICTABLE>
     b38:	0902ae10 	stmdbeq	r2, {r4, r9, sl, fp, sp, pc}
     b3c:	000009a6 	andeq	r0, r0, r6, lsr #19
     b40:	0052430d 	subseq	r4, r2, sp, lsl #6
     b44:	1102b010 	tstne	r2, r0, lsl r0
     b48:	00000134 	andeq	r0, r0, r4, lsr r1
     b4c:	03240c00 			; <UNDEFINED> instruction: 0x03240c00
     b50:	b1100000 	tstlt	r0, r0
     b54:	01341102 	teqeq	r4, r2, lsl #2
     b58:	0c040000 	stceq	0, cr0, [r4], {-0}
     b5c:	00000bd5 	ldrdeq	r0, [r0], -r5
     b60:	1102b210 	tstne	r2, r0, lsl r2
     b64:	00000134 	andeq	r0, r0, r4, lsr r1
     b68:	07040c08 	streq	r0, [r4, -r8, lsl #24]
     b6c:	b3100000 	tstlt	r0, #0
     b70:	01341102 	teqeq	r4, r2, lsl #2
     b74:	0c0c0000 	stceq	0, cr0, [ip], {-0}
     b78:	00000bce 	andeq	r0, r0, lr, asr #23
     b7c:	1102b410 	tstne	r2, r0, lsl r4
     b80:	00000134 	andeq	r0, r0, r4, lsr r1
     b84:	09c60c10 	stmibeq	r6, {r4, sl, fp}^
     b88:	b5100000 	ldrlt	r0, [r0, #-0]
     b8c:	01341102 	teqeq	r4, r2, lsl #2
     b90:	0c140000 	ldceq	0, cr0, [r4], {-0}
     b94:	00000bc2 	andeq	r0, r0, r2, asr #23
     b98:	1102b610 	tstne	r2, r0, lsl r6
     b9c:	00000134 	andeq	r0, r0, r4, lsr r1
     ba0:	0c510c18 	mrrceq	12, 1, r0, r1, cr8
     ba4:	b7100000 	ldrlt	r0, [r0, -r0]
     ba8:	01341102 	teqeq	r4, r2, lsl #2
     bac:	0c1c0000 	ldceq	0, cr0, [ip], {-0}
     bb0:	00000ae9 	andeq	r0, r0, r9, ror #21
     bb4:	1102b810 	tstne	r2, r0, lsl r8
     bb8:	00000134 	andeq	r0, r0, r4, lsr r1
     bbc:	04030c20 	streq	r0, [r3], #-3104	; 0xfffff3e0
     bc0:	b9100000 	ldmdblt	r0, {}	; <UNPREDICTABLE>
     bc4:	01281102 			; <UNDEFINED> instruction: 0x01281102
     bc8:	0c240000 	stceq	0, cr0, [r4], #-0
     bcc:	000004da 	ldrdeq	r0, [r0], -sl
     bd0:	1102ba10 	tstne	r2, r0, lsl sl
     bd4:	00000134 	andeq	r0, r0, r4, lsr r1
     bd8:	0a190c28 	beq	643c80 <__flash_size+0x5c3c80>
     bdc:	bb100000 	bllt	400be4 <__flash_size+0x380be4>
     be0:	01341102 	teqeq	r4, r2, lsl #2
     be4:	0c2c0000 	stceq	0, cr0, [ip], #-0
     be8:	0000083d 	andeq	r0, r0, sp, lsr r8
     bec:	1102bc10 	tstne	r2, r0, lsl ip
     bf0:	00000134 	andeq	r0, r0, r4, lsr r1
     bf4:	040d0c30 	streq	r0, [sp], #-3120	; 0xfffff3d0
     bf8:	bd100000 	ldclt	0, cr0, [r0, #-0]
     bfc:	01281102 			; <UNDEFINED> instruction: 0x01281102
     c00:	0c340000 	ldceq	0, cr0, [r4], #-0
     c04:	00000575 	andeq	r0, r0, r5, ror r5
     c08:	1102be10 	tstne	r2, r0, lsl lr
     c0c:	00000134 	andeq	r0, r0, r4, lsr r1
     c10:	057f0c38 	ldrbeq	r0, [pc, #-3128]!	; ffffffe0 <__stack+0xdffe7fe0>
     c14:	bf100000 	svclt	0x00100000
     c18:	01341102 	teqeq	r4, r2, lsl #2
     c1c:	0c3c0000 	ldceq	0, cr0, [ip], #-0
     c20:	00000726 	andeq	r0, r0, r6, lsr #14
     c24:	1102c010 	tstne	r2, r0, lsl r0
     c28:	00000134 	andeq	r0, r0, r4, lsr r1
     c2c:	04b80c40 	ldrteq	r0, [r8], #3136	; 0xc40
     c30:	c1100000 	tstgt	r0, r0
     c34:	01281102 			; <UNDEFINED> instruction: 0x01281102
     c38:	0c440000 	mareq	acc0, r0, r4
     c3c:	000009e4 	andeq	r0, r0, r4, ror #19
     c40:	1102c210 	tstne	r2, r0, lsl r2
     c44:	00000134 	andeq	r0, r0, r4, lsr r1
     c48:	04f90c48 	ldrbteq	r0, [r9], #3144	; 0xc48
     c4c:	c3100000 	tstgt	r0, #0
     c50:	01341102 	teqeq	r4, r2, lsl #2
     c54:	0c4c0000 	mareq	acc0, r0, ip
     c58:	00000a09 	andeq	r0, r0, r9, lsl #20
     c5c:	1102c410 	tstne	r2, r0, lsl r4
     c60:	00000134 	andeq	r0, r0, r4, lsr r1
     c64:	04170c50 	ldreq	r0, [r7], #-3152	; 0xfffff3b0
     c68:	c5100000 	ldrgt	r0, [r0, #-0]
     c6c:	01281102 			; <UNDEFINED> instruction: 0x01281102
     c70:	0c540000 	mraeq	r0, r4, acc0
     c74:	000002ab 	andeq	r0, r0, fp, lsr #5
     c78:	1102c610 	tstne	r2, r0, lsl r6
     c7c:	00000134 	andeq	r0, r0, r4, lsr r1
     c80:	02b40c58 	adcseq	r0, r4, #88, 24	; 0x5800
     c84:	c7100000 	ldrgt	r0, [r0, -r0]
     c88:	01341102 	teqeq	r4, r2, lsl #2
     c8c:	0c5c0000 	mraeq	r0, ip, acc0
     c90:	000003a9 	andeq	r0, r0, r9, lsr #7
     c94:	1102c810 	tstne	r2, r0, lsl r8
     c98:	00000134 	andeq	r0, r0, r4, lsr r1
     c9c:	04c20c60 	strbeq	r0, [r2], #3168	; 0xc60
     ca0:	c9100000 	ldmdbgt	r0, {}	; <UNPREDICTABLE>
     ca4:	01281102 			; <UNDEFINED> instruction: 0x01281102
     ca8:	0c640000 	stcleq	0, cr0, [r4], #-0
     cac:	00000bac 	andeq	r0, r0, ip, lsr #23
     cb0:	1102ca10 	tstne	r2, r0, lsl sl
     cb4:	00000134 	andeq	r0, r0, r4, lsr r1
     cb8:	07400c68 	strbeq	r0, [r0, -r8, ror #24]
     cbc:	cb100000 	blgt	400cc4 <__flash_size+0x380cc4>
     cc0:	01341102 	teqeq	r4, r2, lsl #2
     cc4:	0c6c0000 	stcleq	0, cr0, [ip], #-0
     cc8:	00000362 	andeq	r0, r0, r2, ror #6
     ccc:	1102cc10 	tstne	r2, r0, lsl ip
     cd0:	00000134 	andeq	r0, r0, r4, lsr r1
     cd4:	04280c70 	strteq	r0, [r8], #-3184	; 0xfffff390
     cd8:	cd100000 	ldcgt	0, cr0, [r0, #-0]
     cdc:	01281102 			; <UNDEFINED> instruction: 0x01281102
     ce0:	0c740000 	ldcleq	0, cr0, [r4], #-0
     ce4:	00000b06 	andeq	r0, r0, r6, lsl #22
     ce8:	1102ce10 	tstne	r2, r0, lsl lr
     cec:	00000134 	andeq	r0, r0, r4, lsr r1
     cf0:	0b110c78 	bleq	443ed8 <__flash_size+0x3c3ed8>
     cf4:	cf100000 	svcgt	0x00100000
     cf8:	01341102 	teqeq	r4, r2, lsl #2
     cfc:	0c7c0000 	ldcleq	0, cr0, [ip], #-0
     d00:	00000c36 	andeq	r0, r0, r6, lsr ip
     d04:	1102d010 	tstne	r2, r0, lsl r0
     d08:	00000134 	andeq	r0, r0, r4, lsr r1
     d0c:	04320c80 	ldrteq	r0, [r2], #-3200	; 0xfffff380
     d10:	d1100000 	tstle	r0, r0
     d14:	01281102 			; <UNDEFINED> instruction: 0x01281102
     d18:	0c840000 	stceq	0, cr0, [r4], {0}
     d1c:	0000063c 	andeq	r0, r0, ip, lsr r6
     d20:	1102d210 	tstne	r2, r0, lsl r2
     d24:	00000134 	andeq	r0, r0, r4, lsr r1
     d28:	043c0c88 	ldrteq	r0, [ip], #-3208	; 0xfffff378
     d2c:	d3100000 	tstle	r0, #0
     d30:	01281102 			; <UNDEFINED> instruction: 0x01281102
     d34:	0c8c0000 	stceq	0, cr0, [ip], {0}
     d38:	000005b9 			; <UNDEFINED> instruction: 0x000005b9
     d3c:	1102d410 	tstne	r2, r0, lsl r4
     d40:	00000134 	andeq	r0, r0, r4, lsr r1
     d44:	53430d90 	movtpl	r0, #15760	; 0x3d90
     d48:	d5100052 	ldrle	r0, [r0, #-82]	; 0xffffffae
     d4c:	01341102 	teqeq	r4, r2, lsl #2
     d50:	00940000 	addseq	r0, r4, r0
     d54:	000a590f 	andeq	r5, sl, pc, lsl #18
     d58:	02d61000 	sbcseq	r1, r6, #0
     d5c:	00078803 	andeq	r8, r7, r3, lsl #16
     d60:	102c0b00 	eorne	r0, ip, r0, lsl #22
     d64:	900903b7 			; <UNDEFINED> instruction: 0x900903b7
     d68:	0d00000a 	stceq	0, cr0, [r0, #-40]	; 0xffffffd8
     d6c:	00315243 	eorseq	r5, r1, r3, asr #4
     d70:	1103b910 	tstne	r3, r0, lsl r9
     d74:	00000134 	andeq	r0, r0, r4, lsr r1
     d78:	52430d00 	subpl	r0, r3, #0, 26
     d7c:	ba100032 	blt	400e4c <__flash_size+0x380e4c>
     d80:	01341103 	teqeq	r4, r3, lsl #2
     d84:	0d040000 	stceq	0, cr0, [r4, #-0]
     d88:	00335243 	eorseq	r5, r3, r3, asr #4
     d8c:	1103bb10 	tstne	r3, r0, lsl fp
     d90:	00000134 	andeq	r0, r0, r4, lsr r1
     d94:	52420d08 	subpl	r0, r2, #8, 26	; 0x200
     d98:	bc100052 	ldclt	0, cr0, [r0], {82}	; 0x52
     d9c:	01341103 	teqeq	r4, r3, lsl #2
     da0:	0c0c0000 	stceq	0, cr0, [ip], {-0}
     da4:	00000721 	andeq	r0, r0, r1, lsr #14
     da8:	1103bd10 	tstne	r3, r0, lsl sp
     dac:	00000117 	andeq	r0, r0, r7, lsl r1
     db0:	04b80c10 	ldrteq	r0, [r8], #3088	; 0xc10
     db4:	be100000 	cdplt	0, 1, cr0, cr0, cr0, {0}
     db8:	010b0d03 	tsteq	fp, r3, lsl #26
     dbc:	0c120000 	ldceq	0, cr0, [r2], {-0}
     dc0:	000002e7 	andeq	r0, r0, r7, ror #5
     dc4:	1103bf10 	tstne	r3, r0, lsl pc
     dc8:	00000134 	andeq	r0, r0, r4, lsr r1
     dcc:	51520d14 	cmppl	r2, r4, lsl sp
     dd0:	c0100052 	andsgt	r0, r0, r2, asr r0
     dd4:	01171103 	tsteq	r7, r3, lsl #2
     dd8:	0c180000 	ldceq	0, cr0, [r8], {-0}
     ddc:	00000417 	andeq	r0, r0, r7, lsl r4
     de0:	0d03c110 	stfeqd	f4, [r3, #-64]	; 0xffffffc0
     de4:	0000010b 	andeq	r0, r0, fp, lsl #2
     de8:	53490d1a 	movtpl	r0, #40218	; 0x9d1a
     dec:	c2100052 	andsgt	r0, r0, #82	; 0x52
     df0:	01341103 	teqeq	r4, r3, lsl #2
     df4:	0d1c0000 	ldceq	0, cr0, [ip, #-0]
     df8:	00524349 	subseq	r4, r2, r9, asr #6
     dfc:	1103c310 	tstne	r3, r0, lsl r3
     e00:	00000134 	andeq	r0, r0, r4, lsr r1
     e04:	44520d20 	ldrbmi	r0, [r2], #-3360	; 0xfffff2e0
     e08:	c4100052 	ldrgt	r0, [r0], #-82	; 0xffffffae
     e0c:	01171103 	tsteq	r7, r3, lsl #2
     e10:	0c240000 	stceq	0, cr0, [r4], #-0
     e14:	000004c2 	andeq	r0, r0, r2, asr #9
     e18:	0d03c510 	cfstr32eq	mvfx12, [r3, #-64]	; 0xffffffc0
     e1c:	0000010b 	andeq	r0, r0, fp, lsl #2
     e20:	44540d26 	ldrbmi	r0, [r4], #-3366	; 0xfffff2da
     e24:	c6100052 			; <UNDEFINED> instruction: 0xc6100052
     e28:	01171103 	tsteq	r7, r3, lsl #2
     e2c:	0c280000 	stceq	0, cr0, [r8], #-0
     e30:	00000428 	andeq	r0, r0, r8, lsr #8
     e34:	0d03c710 	stceq	7, cr12, [r3, #-64]	; 0xffffffc0
     e38:	0000010b 	andeq	r0, r0, fp, lsl #2
     e3c:	220f002a 	andcs	r0, pc, #42	; 0x2a
     e40:	10000005 	andne	r0, r0, r5
     e44:	b30303c8 	movwlt	r0, #13256	; 0x33c8
     e48:	11000009 	tstne	r0, r9
     e4c:	00600107 	rsbeq	r0, r0, r7, lsl #2
     e50:	b5110000 	ldrlt	r0, [r1, #-0]
     e54:	000ab801 	andeq	fp, sl, r1, lsl #16
     e58:	062e1200 	strteq	r1, [lr], -r0, lsl #4
     e5c:	13000000 	movwne	r0, #0
     e60:	00544553 	subseq	r4, r4, r3, asr r5
     e64:	07110001 	ldreq	r0, [r1, -r1]
     e68:	00006001 	andeq	r6, r0, r1
     e6c:	01c21100 	biceq	r1, r2, r0, lsl #2
     e70:	00000ad3 	ldrdeq	r0, [r0], -r3
     e74:	00094812 	andeq	r4, r9, r2, lsl r8
     e78:	7d120000 	ldcvc	0, cr0, [r2, #-0]
     e7c:	01000006 	tsteq	r0, r6
     e80:	08820400 	stmeq	r2, {sl}
     e84:	c5110000 	ldrgt	r0, [r1, #-0]
     e88:	000ab803 	andeq	fp, sl, r3, lsl #16
     e8c:	03c81400 	biceq	r1, r8, #0, 8
     e90:	98050000 	stmdals	r5, {}	; <UNPREDICTABLE>
     e94:	2003050c 	andcs	r0, r3, ip, lsl #10
     e98:	142000fa 	strtne	r0, [r0], #-250	; 0xffffff06
     e9c:	000003e9 	andeq	r0, r0, r9, ror #7
     ea0:	05129a05 	ldreq	r9, [r2, #-2565]	; 0xfffff5fb
     ea4:	00000003 	andeq	r0, r0, r3
     ea8:	040a1400 	streq	r1, [sl], #-1024	; 0xfffffc00
     eac:	9b050000 	blls	140eb4 <__flash_size+0xc0eb4>
     eb0:	00030512 	andeq	r0, r3, r2, lsl r5
     eb4:	14000000 	strne	r0, [r0], #-0
     eb8:	0000042b 	andeq	r0, r0, fp, lsr #8
     ebc:	05129c05 	ldreq	r9, [r2, #-3077]	; 0xfffff3fb
     ec0:	00000003 	andeq	r0, r0, r3
     ec4:	070c1500 	streq	r1, [ip, -r0, lsl #10]
     ec8:	0b48095f 	bleq	120344c <__flash_size+0x118344c>
     ecc:	38160000 	ldmdacc	r6, {}	; <UNPREDICTABLE>
     ed0:	07000005 	streq	r0, [r0, -r5]
     ed4:	01280c61 			; <UNDEFINED> instruction: 0x01280c61
     ed8:	16000000 	strne	r0, [r0], -r0
     edc:	0000053d 	andeq	r0, r0, sp, lsr r5
     ee0:	280c6707 	stmdacs	ip, {r0, r1, r2, r8, r9, sl, sp, lr}
     ee4:	04000001 	streq	r0, [r0], #-1
     ee8:	00054216 	andeq	r4, r5, r6, lsl r2
     eec:	0c6d0700 	stcleq	7, cr0, [sp], #-0
     ef0:	00000128 	andeq	r0, r0, r8, lsr #2
     ef4:	db040008 	blle	100f1c <__flash_size+0x80f1c>
     ef8:	07000007 	streq	r0, [r0, -r7]
     efc:	0b170372 	bleq	5c1ccc <__flash_size+0x541ccc>
     f00:	0c150000 	ldceq	0, cr0, [r5], {-0}
     f04:	85097707 	strhi	r7, [r9, #-1799]	; 0xfffff8f9
     f08:	1600000b 	strne	r0, [r0], -fp
     f0c:	00000620 	andeq	r0, r0, r0, lsr #12
     f10:	280c7907 	stmdacs	ip, {r0, r1, r2, r8, fp, ip, sp, lr}
     f14:	00000001 	andeq	r0, r0, r1
     f18:	000bf016 	andeq	pc, fp, r6, lsl r0	; <UNPREDICTABLE>
     f1c:	0c7f0700 	ldcleq	7, cr0, [pc], #-0	; f24 <__data_size+0xf20>
     f20:	00000128 	andeq	r0, r0, r8, lsr #2
     f24:	046f1604 	strbteq	r1, [pc], #-1540	; f2c <__data_size+0xf28>
     f28:	85070000 	strhi	r0, [r7, #-0]
     f2c:	0001280c 	andeq	r2, r1, ip, lsl #16
     f30:	04000800 	streq	r0, [r0], #-2048	; 0xfffff800
     f34:	000007f3 	strdeq	r0, [r0], -r3
     f38:	54038b07 	strpl	r8, [r3], #-2823	; 0xfffff4f9
     f3c:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     f40:	0000011c 	andeq	r0, r0, ip, lsl r1
     f44:	00000ba2 	andeq	r0, r0, r2, lsr #23
     f48:	00002509 	andeq	r2, r0, r9, lsl #10
     f4c:	000f9f00 	andeq	r9, pc, r0, lsl #30
     f50:	0005c40a 	andeq	ip, r5, sl, lsl #8
     f54:	09240800 	stmdbeq	r4!, {fp}
     f58:	00000b91 	muleq	r0, r1, fp
     f5c:	7d200305 	stcvc	3, cr0, [r0, #-20]!	; 0xffffffec
     f60:	fa082000 	blx	208f68 <__flash_size+0x188f68>
     f64:	c5000000 	strgt	r0, [r0, #-0]
     f68:	0900000b 	stmdbeq	r0, {r0, r1, r3}
     f6c:	00000025 	andeq	r0, r0, r5, lsr #32
     f70:	0a000fbf 	beq	4e74 <__data_size+0x4e70>
     f74:	00000547 	andeq	r0, r0, r7, asr #10
     f78:	b4092508 	strlt	r2, [r9], #-1288	; 0xfffffaf8
     f7c:	0500000b 	streq	r0, [r0, #-11]
     f80:	00000003 	andeq	r0, r0, r3
     f84:	01430800 	cmpeq	r3, r0, lsl #16
     f88:	0be70000 	bleq	ff9c0f90 <__stack+0xdf9a8f90>
     f8c:	250e0000 	strcs	r0, [lr, #-0]
     f90:	03000000 	movweq	r0, #0
     f94:	036c0a00 	cmneq	ip, #0, 20
     f98:	26080000 	strcs	r0, [r8], -r0
     f9c:	000bd709 	andeq	sp, fp, r9, lsl #14
     fa0:	00030500 	andeq	r0, r3, r0, lsl #10
     fa4:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
     fa8:	00000143 	andeq	r0, r0, r3, asr #2
     fac:	00000c0a 	andeq	r0, r0, sl, lsl #24
     fb0:	00002509 	andeq	r2, r0, r9, lsl #10
     fb4:	000f9f00 	andeq	r9, pc, r0, lsl #30
     fb8:	00032a0a 	andeq	r2, r3, sl, lsl #20
     fbc:	09280800 	stmdbeq	r8!, {fp}
     fc0:	00000bf9 	strdeq	r0, [r0], -r9
     fc4:	00200305 	eoreq	r0, r0, r5, lsl #6
     fc8:	06082000 	streq	r2, [r8], -r0
     fcc:	2c000001 	stccs	0, cr0, [r0], {1}
     fd0:	0e00000c 	cdpeq	0, 0, cr0, cr0, cr12, {0}
     fd4:	00000025 	andeq	r0, r0, r5, lsr #32
     fd8:	1c060007 	stcne	0, cr0, [r6], {7}
     fdc:	0a00000c 	beq	1014 <__data_size+0x1010>
     fe0:	00000874 	andeq	r0, r0, r4, ror r8
     fe4:	2c0f2c08 	stccs	12, cr2, [pc], {8}
     fe8:	0500000c 	streq	r0, [r0, #-12]
     fec:	00ec7003 	rsceq	r7, ip, r3
     ff0:	01060808 	tsteq	r6, r8, lsl #16
     ff4:	0c530000 	mraeq	r0, r3, acc0
     ff8:	250e0000 	strcs	r0, [lr, #-0]
     ffc:	03000000 	movweq	r0, #0
    1000:	0c430600 	mcrreq	6, 0, r0, r3, cr0
    1004:	7b0a0000 	blvc	28100c <__flash_size+0x20100c>
    1008:	08000008 	stmdaeq	r0, {r3}
    100c:	0c530f30 	mrrceq	15, 3, r0, r3, cr0
    1010:	03050000 	movweq	r0, #20480	; 0x5000
    1014:	00000000 	andeq	r0, r0, r0
    1018:	00002c08 	andeq	r2, r0, r8, lsl #24
    101c:	000c7b00 	andeq	r7, ip, r0, lsl #22
    1020:	00250900 	eoreq	r0, r5, r0, lsl #18
    1024:	0f9f0000 	svceq	0x009f0000
    1028:	09ec1700 	stmibeq	ip!, {r8, r9, sl, ip}^
    102c:	3d080000 	stccc	0, cr0, [r8, #-0]
    1030:	0c6a0501 	cfstr64eq	mvdx0, [sl], #-4
    1034:	03050000 	movweq	r0, #20480	; 0x5000
    1038:	2000bba0 	andcs	fp, r0, r0, lsr #23
    103c:	00023a18 	andeq	r3, r2, r8, lsl sl
    1040:	01790800 	cmneq	r9, r0, lsl #16
    1044:	00002c05 	andeq	r2, r0, r5, lsl #24
    1048:	000c5800 	andeq	r5, ip, r0, lsl #16
    104c:	00003408 	andeq	r3, r0, r8, lsl #8
    1050:	2b9c0100 	blcs	fe701458 <__stack+0xde6e9458>
    1054:	1900000d 	stmdbne	r0, {r0, r2, r3}
    1058:	0000088e 	andeq	r0, r0, lr, lsl #17
    105c:	09017c08 	stmdbeq	r1, {r3, sl, fp, ip, sp, lr}
    1060:	0000002c 	andeq	r0, r0, ip, lsr #32
    1064:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1068:	000001fd 	strdeq	r0, [r0], -sp
    106c:	001beb1a 	andseq	lr, fp, sl, lsl fp
    1070:	000c5800 	andeq	r5, ip, r0, lsl #16
    1074:	03880208 	orreq	r0, r8, #8, 4	; 0x80000000
    1078:	7b080000 	blvc	201080 <__flash_size+0x181080>
    107c:	0ce20501 	cfstr64eq	mvdx0, [r2], #4
    1080:	f91b0000 			; <UNDEFINED> instruction: 0xf91b0000
    1084:	1500001b 	strne	r0, [r0, #-27]	; 0xffffffe5
    1088:	13000002 	movwne	r0, #2
    108c:	00000002 	andeq	r0, r0, r2
    1090:	000c641c 	andeq	r6, ip, ip, lsl r4
    1094:	00137208 	andseq	r7, r3, r8, lsl #4
    1098:	0c681c00 	stcleq	12, cr1, [r8], #-0
    109c:	128e0800 	addne	r0, lr, #0, 16
    10a0:	6c1c0000 	ldcvs	0, cr0, [ip], {-0}
    10a4:	2908000c 	stmdbcs	r8, {r2, r3}
    10a8:	1c000013 	stcne	0, cr0, [r0], {19}
    10ac:	08000c70 	stmdaeq	r0, {r4, r5, r6, sl, fp}
    10b0:	00001142 	andeq	r1, r0, r2, asr #2
    10b4:	000c741c 	andeq	r7, ip, ip, lsl r4
    10b8:	000f5508 	andeq	r5, pc, r8, lsl #10
    10bc:	0c781c00 	ldcleq	12, cr1, [r8], #-0
    10c0:	0f040800 	svceq	0x00040800
    10c4:	7c1c0000 	ldcvc	0, cr0, [ip], {-0}
    10c8:	0108000c 	tsteq	r8, ip
    10cc:	1c000012 	stcne	0, cr0, [r0], {18}
    10d0:	08000c80 	stmdaeq	r0, {r7, sl, fp}
    10d4:	00000fd4 	ldrdeq	r0, [r0], -r4
    10d8:	03091d00 	movweq	r1, #40192	; 0x9d00
    10dc:	60080000 	andvs	r0, r8, r0
    10e0:	00000601 	andeq	r0, r0, r1, lsl #12
    10e4:	00980000 	addseq	r0, r8, r0
    10e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    10ec:	00000ef4 	strdeq	r0, [r0], -r4
    10f0:	0002fb1e 	andeq	pc, r2, lr, lsl fp	; <UNPREDICTABLE>
    10f4:	01600800 	cmneq	r0, r0, lsl #16
    10f8:	00002c20 	andeq	r2, r0, r0, lsr #24
    10fc:	00023300 	andeq	r3, r2, r0, lsl #6
    1100:	00022d00 	andeq	r2, r2, r0, lsl #26
    1104:	03021e00 	movweq	r1, #11776	; 0x2e00
    1108:	60080000 	andvs	r0, r8, r0
    110c:	002c2c01 	eoreq	r2, ip, r1, lsl #24
    1110:	02650000 	rsbeq	r0, r5, #0
    1114:	025f0000 	subseq	r0, pc, #0
    1118:	dd1f0000 	ldcle	0, cr0, [pc, #-0]	; 1120 <__data_size+0x111c>
    111c:	08000003 	stmdaeq	r0, {r0, r1}
    1120:	f40a0162 	vst4.16	{d0,d2,d4,d6}, [sl :128], r2
    1124:	0200000e 	andeq	r0, r0, #14
    1128:	00205091 	mlaeq	r0, r1, r0, r5
    112c:	00000000 	andeq	r0, r0, r0
    1130:	9b000020 	blls	11b8 <__data_size+0x11b4>
    1134:	2100000d 	tstcs	r0, sp
    1138:	75025001 	strvc	r5, [r2, #-1]
    113c:	51012100 	mrspl	r2, (UNDEF: 17)
    1140:	21007d02 	tstcs	r0, r2, lsl #26
    1144:	3a015201 	bcc	55950 <__sram_size+0x3d950>
    1148:	00002000 	andeq	r2, r0, r0
    114c:	13eb0000 	mvnne	r0, #0
    1150:	0db20000 	ldceq	0, cr0, [r2]
    1154:	01210000 			; <UNDEFINED> instruction: 0x01210000
    1158:	00030550 	andeq	r0, r3, r0, asr r5
    115c:	00000000 	andeq	r0, r0, r0
    1160:	00000020 	andeq	r0, r0, r0, lsr #32
    1164:	0013eb00 	andseq	lr, r3, r0, lsl #22
    1168:	000dc600 	andeq	ip, sp, r0, lsl #12
    116c:	50012100 	andpl	r2, r1, r0, lsl #2
    1170:	00007d02 	andeq	r7, r0, r2, lsl #26
    1174:	00000020 	andeq	r0, r0, r0, lsr #32
    1178:	0013eb00 	andseq	lr, r3, r0, lsl #22
    117c:	000dda00 	andeq	sp, sp, r0, lsl #20
    1180:	50012100 	andpl	r2, r1, r0, lsl #2
    1184:	00007602 	andeq	r7, r0, r2, lsl #12
    1188:	00000020 	andeq	r0, r0, r0, lsr #32
    118c:	00200000 	eoreq	r0, r0, r0
    1190:	000df900 	andeq	pc, sp, r0, lsl #18
    1194:	50012100 	andpl	r2, r1, r0, lsl #2
    1198:	21007402 	tstcs	r0, r2, lsl #8
    119c:	7d025101 	stfvcs	f5, [r2, #-4]
    11a0:	52012100 	andpl	r2, r1, #0, 2
    11a4:	20003a01 	andcs	r3, r0, r1, lsl #20
    11a8:	00000000 	andeq	r0, r0, r0
    11ac:	000013eb 	andeq	r1, r0, fp, ror #7
    11b0:	00000e10 	andeq	r0, r0, r0, lsl lr
    11b4:	05500121 	ldrbeq	r0, [r0, #-289]	; 0xfffffedf
    11b8:	00000003 	andeq	r0, r0, r3
    11bc:	00200000 	eoreq	r0, r0, r0
    11c0:	eb000000 	bl	11c8 <__data_size+0x11c4>
    11c4:	24000013 	strcs	r0, [r0], #-19	; 0xffffffed
    11c8:	2100000e 	tstcs	r0, lr
    11cc:	7d025001 	stcvc	0, cr5, [r2, #-4]
    11d0:	00200000 	eoreq	r0, r0, r0
    11d4:	eb000000 	bl	11dc <__data_size+0x11d8>
    11d8:	38000013 	stmdacc	r0, {r0, r1, r4}
    11dc:	2100000e 	tstcs	r0, lr
    11e0:	76025001 	strvc	r5, [r2], -r1
    11e4:	00200000 	eoreq	r0, r0, r0
    11e8:	00000000 	andeq	r0, r0, r0
    11ec:	57000020 	strpl	r0, [r0, -r0, lsr #32]
    11f0:	2100000e 	tstcs	r0, lr
    11f4:	74025001 	strvc	r5, [r2], #-1
    11f8:	51012100 	mrspl	r2, (UNDEF: 17)
    11fc:	21007d02 	tstcs	r0, r2, lsl #26
    1200:	3a015201 	bcc	55a0c <__sram_size+0x3da0c>
    1204:	00002000 	andeq	r2, r0, r0
    1208:	13eb0000 	mvnne	r0, #0
    120c:	0e6e0000 	cdpeq	0, 6, cr0, cr14, cr0, {0}
    1210:	01210000 			; <UNDEFINED> instruction: 0x01210000
    1214:	00030550 	andeq	r0, r3, r0, asr r5
    1218:	00000000 	andeq	r0, r0, r0
    121c:	00000020 	andeq	r0, r0, r0, lsr #32
    1220:	0013eb00 	andseq	lr, r3, r0, lsl #22
    1224:	000e8200 	andeq	r8, lr, r0, lsl #4
    1228:	50012100 	andpl	r2, r1, r0, lsl #2
    122c:	00007d02 	andeq	r7, r0, r2, lsl #26
    1230:	00000020 	andeq	r0, r0, r0, lsr #32
    1234:	0013eb00 	andseq	lr, r3, r0, lsl #22
    1238:	000e9600 	andeq	r9, lr, r0, lsl #12
    123c:	50012100 	andpl	r2, r1, r0, lsl #2
    1240:	00007602 	andeq	r7, r0, r2, lsl #12
    1244:	00000020 	andeq	r0, r0, r0, lsr #32
    1248:	00200000 	eoreq	r0, r0, r0
    124c:	000eb800 	andeq	fp, lr, r0, lsl #16
    1250:	50012100 	andpl	r2, r1, r0, lsl #2
    1254:	08007405 	stmdaeq	r0, {r0, r2, sl, ip, sp, lr}
    1258:	01211b50 			; <UNDEFINED> instruction: 0x01211b50
    125c:	007d0251 	rsbseq	r0, sp, r1, asr r2
    1260:	01520121 	cmpeq	r2, r1, lsr #2
    1264:	0020003a 	eoreq	r0, r0, sl, lsr r0
    1268:	eb000000 	bl	1270 <__data_size+0x126c>
    126c:	cf000013 	svcgt	0x00000013
    1270:	2100000e 	tstcs	r0, lr
    1274:	03055001 	movweq	r5, #20481	; 0x5001
    1278:	00000000 	andeq	r0, r0, r0
    127c:	00002000 	andeq	r2, r0, r0
    1280:	13eb0000 	mvnne	r0, #0
    1284:	0ee30000 	cdpeq	0, 14, cr0, cr3, cr0, {0}
    1288:	01210000 			; <UNDEFINED> instruction: 0x01210000
    128c:	007d0250 	rsbseq	r0, sp, r0, asr r2
    1290:	00002200 	andeq	r2, r0, r0, lsl #4
    1294:	13eb0000 	mvnne	r0, #0
    1298:	01210000 			; <UNDEFINED> instruction: 0x01210000
    129c:	00760250 	rsbseq	r0, r6, r0, asr r2
    12a0:	cc080000 	stcgt	0, cr0, [r8], {-0}
    12a4:	04000000 	streq	r0, [r0], #-0
    12a8:	0e00000f 	cdpeq	0, 0, cr0, cr0, cr15, {0}
    12ac:	00000025 	andeq	r0, r0, r5, lsr #32
    12b0:	ee23001f 	mcr	0, 1, r0, cr3, cr15, {0}
    12b4:	08000003 	stmdaeq	r0, {r0, r1}
    12b8:	f806014e 			; <UNDEFINED> instruction: 0xf806014e
    12bc:	6008000b 	andvs	r0, r8, fp
    12c0:	01000000 	mrseq	r0, (UNDEF: 0)
    12c4:	000f559c 	muleq	pc, ip, r5	; <UNPREDICTABLE>
    12c8:	00692400 	rsbeq	r2, r9, r0, lsl #8
    12cc:	09014f08 	stmdbeq	r1, {r3, r8, r9, sl, fp, lr}
    12d0:	0000002c 	andeq	r0, r0, ip, lsr #32
    12d4:	0000029d 	muleq	r0, sp, r2
    12d8:	00000291 	muleq	r0, r1, r2
    12dc:	08006a24 	stmdaeq	r0, {r2, r5, r9, fp, sp, lr}
    12e0:	2c0b014f 	stfcss	f0, [fp], {79}	; 0x4f
    12e4:	f5000000 			; <UNDEFINED> instruction: 0xf5000000
    12e8:	ed000002 	stc	0, cr0, [r0, #-8]
    12ec:	24000002 	strcs	r0, [r0], #-2
    12f0:	4f08006b 	svcmi	0x0008006b
    12f4:	002c0d01 	eoreq	r0, ip, r1, lsl #26
    12f8:	03340000 	teqeq	r4, #0
    12fc:	032c0000 			; <UNDEFINED> instruction: 0x032c0000
    1300:	23000000 	movwcs	r0, #0
    1304:	00000c8c 	andeq	r0, r0, ip, lsl #25
    1308:	06013f08 	streq	r3, [r1], -r8, lsl #30
    130c:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
    1310:	00000044 	andeq	r0, r0, r4, asr #32
    1314:	0fd49c01 	svceq	0x00d49c01
    1318:	69240000 	stmdbvs	r4!, {}	; <UNPREDICTABLE>
    131c:	01410800 	cmpeq	r1, r0, lsl #16
    1320:	00002c08 	andeq	r2, r0, r8, lsl #24
    1324:	00036f00 	andeq	r6, r3, r0, lsl #30
    1328:	00036b00 	andeq	r6, r3, r0, lsl #22
    132c:	31632400 	cmncc	r3, r0, lsl #8
    1330:	01450800 	cmpeq	r5, r0, lsl #16
    1334:	00002c08 	andeq	r2, r0, r8, lsl #24
    1338:	00039200 	andeq	r9, r3, r0, lsl #4
    133c:	00038e00 	andeq	r8, r3, r0, lsl #28
    1340:	03702500 	cmneq	r0, #0, 10
    1344:	0fb00000 	svceq	0x00b00000
    1348:	6a240000 	bvs	901350 <__flash_size+0x881350>
    134c:	01470800 	cmpeq	r7, r0, lsl #16
    1350:	00002c0e 	andeq	r2, r0, lr, lsl #24
    1354:	0003ba00 	andeq	fp, r3, r0, lsl #20
    1358:	0003b800 	andeq	fp, r3, r0, lsl #16
    135c:	c2220000 	eorgt	r0, r2, #0
    1360:	0c08000b 	stceq	0, cr0, [r8], {11}
    1364:	21000020 	tstcs	r0, r0, lsr #32
    1368:	03055001 	movweq	r5, #20481	; 0x5001
    136c:	2000bba0 	andcs	fp, r0, r0, lsr #23
    1370:	05510121 	ldrbeq	r0, [r1, #-289]	; 0xfffffedf
    1374:	007d2003 	rsbseq	r2, sp, r3
    1378:	52012120 	andpl	r2, r1, #32, 2
    137c:	3e800a03 	vdivcc.f32	s0, s0, s6
    1380:	0c260000 	stceq	0, cr0, [r6], #-0
    1384:	08000007 	stmdaeq	r0, {r0, r1, r2}
    1388:	002c05eb 	eoreq	r0, ip, fp, ror #11
    138c:	0a980000 	beq	fe601394 <__stack+0xde5e9394>
    1390:	011c0800 	tsteq	ip, r0, lsl #16
    1394:	9c010000 	stcls	0, cr0, [r1], {-0}
    1398:	0000111b 	andeq	r1, r0, fp, lsl r1
    139c:	0006d127 	andeq	sp, r6, r7, lsr #2
    13a0:	09ed0800 	stmibeq	sp!, {fp}^
    13a4:	0000111b 	andeq	r1, r0, fp, lsl r1
    13a8:	7fb89103 	svcvc	0x00b89103
    13ac:	00051728 	andeq	r1, r5, r8, lsr #14
    13b0:	13f20800 	mvnsne	r0, #0, 16
    13b4:	00000033 	andeq	r0, r0, r3, lsr r0
    13b8:	00066728 	andeq	r6, r6, r8, lsr #14
    13bc:	13f30800 	mvnsne	r0, #0, 16
    13c0:	00000033 	andeq	r0, r0, r3, lsr r0
    13c4:	00065b28 	andeq	r5, r6, r8, lsr #22
    13c8:	09f40800 	ldmibeq	r4!, {fp}^
    13cc:	0000002c 	andeq	r0, r0, ip, lsr #32
    13d0:	00072f28 	andeq	r2, r7, r8, lsr #30
    13d4:	09f60800 	ldmibeq	r6!, {fp}^
    13d8:	0000002c 	andeq	r0, r0, ip, lsr #32
    13dc:	0007b21f 	andeq	fp, r7, pc, lsl r2
    13e0:	01010800 	tsteq	r1, r0, lsl #16
    13e4:	00111b09 	andseq	r1, r1, r9, lsl #22
    13e8:	48910200 	ldmmi	r1, {r9}
    13ec:	00083129 	andeq	r3, r8, r9, lsr #2
    13f0:	011e0800 	tsteq	lr, r0, lsl #16
    13f4:	00112b0b 	andseq	r2, r1, fp, lsl #22
    13f8:	05301900 	ldreq	r1, [r0, #-2304]!	; 0xfffff700
    13fc:	1f080000 	svcne	0x00080000
    1400:	113b0b01 	teqne	fp, r1, lsl #22
    1404:	03d00000 	bicseq	r0, r0, #0
    1408:	03ce0000 	biceq	r0, lr, #0
    140c:	111f0000 	tstne	pc, r0
    1410:	0800000a 	stmdaeq	r0, {r1, r3}
    1414:	2c090120 	stfcss	f0, [r9], {32}
    1418:	01000000 	mrseq	r0, (UNDEF: 0)
    141c:	02d82558 	sbcseq	r2, r8, #88, 10	; 0x16000000
    1420:	108b0000 	addne	r0, fp, r0
    1424:	692a0000 	stmdbvs	sl!, {}	; <UNPREDICTABLE>
    1428:	0dee0800 	stcleq	8, cr0, [lr]
    142c:	0000002c 	andeq	r0, r0, ip, lsr #32
    1430:	000003ee 	andeq	r0, r0, lr, ror #7
    1434:	000003e4 	andeq	r0, r0, r4, ror #7
    1438:	03082500 	movweq	r2, #34048	; 0x8500
    143c:	10a80000 	adcne	r0, r8, r0
    1440:	69240000 	stmdbvs	r4!, {}	; <UNPREDICTABLE>
    1444:	01030800 	tsteq	r3, r0, lsl #16
    1448:	00002c0e 	andeq	r2, r0, lr, lsl #24
    144c:	00043800 	andeq	r3, r4, r0, lsl #16
    1450:	00043200 	andeq	r3, r4, r0, lsl #4
    1454:	30250000 	eorcc	r0, r5, r0
    1458:	c5000003 	strgt	r0, [r0, #-3]
    145c:	24000010 	strcs	r0, [r0], #-16
    1460:	0b080069 	bleq	20160c <__flash_size+0x18160c>
    1464:	002c0e01 	eoreq	r0, ip, r1, lsl #28
    1468:	04670000 	strbteq	r0, [r7], #-0
    146c:	04630000 	strbteq	r0, [r3], #-0
    1470:	2b000000 	blcs	1478 <__data_size+0x1474>
    1474:	08000b20 	stmdaeq	r0, {r5, r8, r9, fp}
    1478:	0000001c 	andeq	r0, r0, ip, lsl r0
    147c:	000010e6 	andeq	r1, r0, r6, ror #1
    1480:	08006924 	stmdaeq	r0, {r2, r5, r8, fp, sp, lr}
    1484:	2c0e0118 	stfcss	f0, [lr], {24}
    1488:	8b000000 	blhi	1490 <__data_size+0x148c>
    148c:	85000004 	strhi	r0, [r0, #-4]
    1490:	00000004 	andeq	r0, r0, r4
    1494:	0003502c 	andeq	r5, r3, ip, lsr #32
    1498:	00692400 	rsbeq	r2, r9, r0, lsl #8
    149c:	0e012408 	cdpeq	4, 0, cr2, cr1, cr8, {0}
    14a0:	0000002c 	andeq	r0, r0, ip, lsr #32
    14a4:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
    14a8:	000004b6 			; <UNDEFINED> instruction: 0x000004b6
    14ac:	000b541c 	andeq	r5, fp, ip, lsl r4
    14b0:	00201708 	eoreq	r1, r0, r8, lsl #14
    14b4:	0b5c1c00 	bleq	17084bc <__flash_size+0x16884bc>
    14b8:	20200800 	eorcs	r0, r0, r0, lsl #16
    14bc:	601c0000 	andsvs	r0, ip, r0
    14c0:	2908000b 	stmdbcs	r8, {r0, r1, r3}
    14c4:	00000020 	andeq	r0, r0, r0, lsr #32
    14c8:	002c0800 	eoreq	r0, ip, r0, lsl #16
    14cc:	112b0000 			; <UNDEFINED> instruction: 0x112b0000
    14d0:	250e0000 	strcs	r0, [lr, #-0]
    14d4:	03000000 	movweq	r0, #0
    14d8:	113b0800 	teqne	fp, r0, lsl #16
    14dc:	113b0000 	teqne	fp, r0
    14e0:	250e0000 	strcs	r0, [lr, #-0]
    14e4:	03000000 	movweq	r0, #0
    14e8:	04040200 	streq	r0, [r4], #-512	; 0xfffffe00
    14ec:	0000076b 	andeq	r0, r0, fp, ror #14
    14f0:	0003332d 	andeq	r3, r3, sp, lsr #6
    14f4:	06c80800 	strbeq	r0, [r8], r0, lsl #16
    14f8:	08000968 	stmdaeq	r0, {r3, r5, r6, r8, fp}
    14fc:	0000012c 	andeq	r0, r0, ip, lsr #2
    1500:	11f19c01 	mvnsne	r9, r1, lsl #24
    1504:	3f270000 	svccc	0x00270000
    1508:	0800000b 	stmdaeq	r0, {r0, r1, r3}
    150c:	11f10dca 	mvnsne	r0, sl, asr #27
    1510:	91030000 	mrsls	r0, (UNDEF: 3)
    1514:	ec277ea8 	stc	14, cr7, [r7], #-672	; 0xfffffd60
    1518:	08000005 	stmdaeq	r0, {r0, r2}
    151c:	11f10dcb 	mvnsne	r0, fp, asr #27
    1520:	91030000 	mrsls	r0, (UNDEF: 3)
    1524:	40277ee8 	eormi	r7, r7, r8, ror #29
    1528:	0800000c 	stmdaeq	r0, {r2, r3}
    152c:	11f10dcc 	mvnsne	r0, ip, asr #27
    1530:	91030000 	mrsls	r0, (UNDEF: 3)
    1534:	70257fa8 	eorvc	r7, r5, r8, lsr #31
    1538:	be000002 	cdplt	0, 0, cr0, cr0, cr2, {0}
    153c:	2a000011 	bcs	1588 <__data_size+0x1584>
    1540:	ce080069 	cdpgt	0, 0, cr0, cr8, cr9, {3}
    1544:	00002c0e 	andeq	r2, r0, lr, lsl #24
    1548:	0004ef00 	andeq	lr, r4, r0, lsl #30
    154c:	0004e700 	andeq	lr, r4, r0, lsl #14
    1550:	02882c00 	addeq	r2, r8, #0, 24
    1554:	692a0000 	stmdbvs	sl!, {}	; <UNPREDICTABLE>
    1558:	0800646e 	stmdaeq	r0, {r1, r2, r3, r5, r6, sl, sp, lr}
    155c:	002c0dcf 	eoreq	r0, ip, pc, asr #27
    1560:	052c0000 	streq	r0, [ip, #-0]!
    1564:	05260000 	streq	r0, [r6, #-0]!
    1568:	00000000 	andeq	r0, r0, r0
    156c:	0002a82c 	andeq	sl, r2, ip, lsr #16
    1570:	00692a00 	rsbeq	r2, r9, r0, lsl #20
    1574:	2c0ed308 	stccs	3, cr13, [lr], {8}
    1578:	6d000000 	stcvs	0, cr0, [r0, #-0]
    157c:	6b000005 	blvs	1598 <__data_size+0x1594>
    1580:	2c000005 	stccs	0, cr0, [r0], {5}
    1584:	000002c0 	andeq	r0, r0, r0, asr #5
    1588:	646e692a 	strbtvs	r6, [lr], #-2346	; 0xfffff6d6
    158c:	0dd40800 	ldcleq	8, cr0, [r4]
    1590:	0000002c 	andeq	r0, r0, ip, lsr #32
    1594:	00000586 	andeq	r0, r0, r6, lsl #11
    1598:	00000580 	andeq	r0, r0, r0, lsl #11
    159c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    15a0:	00000143 	andeq	r0, r0, r3, asr #2
    15a4:	00001201 	andeq	r1, r0, r1, lsl #4
    15a8:	0000250e 	andeq	r2, r0, lr, lsl #10
    15ac:	2d000700 	stccs	7, cr0, [r0, #-0]
    15b0:	00000563 	andeq	r0, r0, r3, ror #10
    15b4:	0406b708 	streq	fp, [r6], #-1800	; 0xfffff8f8
    15b8:	64080009 	strvs	r0, [r8], #-9
    15bc:	01000000 	mrseq	r0, (UNDEF: 0)
    15c0:	00127e9c 	mulseq	r2, ip, lr
    15c4:	00692a00 	rsbeq	r2, r9, r0, lsl #20
    15c8:	2c09b808 	stccs	8, cr11, [r9], {8}
    15cc:	c5000000 	strgt	r0, [r0, #-0]
    15d0:	c1000005 	tstgt	r0, r5
    15d4:	2a000005 	bcs	15f0 <__data_size+0x15ec>
    15d8:	b808006a 	stmdalt	r8, {r1, r3, r5, r6}
    15dc:	00002c0c 	andeq	r2, r0, ip, lsl #24
    15e0:	0005f500 	andeq	pc, r5, r0, lsl #10
    15e4:	0005eb00 	andeq	lr, r5, r0, lsl #22
    15e8:	04e32700 	strbteq	r2, [r3], #1792	; 0x700
    15ec:	b9080000 	stmdblt	r8, {}	; <UNPREDICTABLE>
    15f0:	00127e09 	andseq	r7, r2, r9, lsl #28
    15f4:	48910200 	ldmmi	r1, {r9}
    15f8:	0002582c 	andeq	r5, r2, ip, lsr #16
    15fc:	00712a00 	rsbseq	r2, r1, r0, lsl #20
    1600:	2c0eba08 			; <UNDEFINED> instruction: 0x2c0eba08
    1604:	64000000 	strvs	r0, [r0], #-0
    1608:	62000006 	andvs	r0, r0, #6
    160c:	22000006 	andcs	r0, r0, #6
    1610:	08000914 	stmdaeq	r0, {r2, r4, r8, fp}
    1614:	00002032 	andeq	r2, r0, r2, lsr r0
    1618:	02500121 	subseq	r0, r0, #1073741832	; 0x40000008
    161c:	0121007d 			; <UNDEFINED> instruction: 0x0121007d
    1620:	21300151 	teqcs	r0, r1, asr r1
    1624:	08025201 	stmdaeq	r2, {r0, r9, ip, lr}
    1628:	00000020 	andeq	r0, r0, r0, lsr #32
    162c:	00002c08 	andeq	r2, r0, r8, lsl #24
    1630:	00128e00 	andseq	r8, r2, r0, lsl #28
    1634:	00250e00 	eoreq	r0, r5, r0, lsl #28
    1638:	00070000 	andeq	r0, r7, r0
    163c:	000a742d 	andeq	r7, sl, sp, lsr #8
    1640:	06a50800 	strteq	r0, [r5], r0, lsl #16
    1644:	0800089c 	stmdaeq	r0, {r2, r3, r4, r7, fp}
    1648:	00000068 	andeq	r0, r0, r8, rrx
    164c:	13299c01 			; <UNDEFINED> instruction: 0x13299c01
    1650:	692a0000 	stmdbvs	sl!, {}	; <UNPREDICTABLE>
    1654:	09a60800 	stmibeq	r6!, {fp}
    1658:	0000002c 	andeq	r0, r0, ip, lsr #32
    165c:	0000067e 	andeq	r0, r0, lr, ror r6
    1660:	00000678 	andeq	r0, r0, r8, ror r6
    1664:	08006a2a 	stmdaeq	r0, {r1, r3, r5, r9, fp, sp, lr}
    1668:	002c0ca6 	eoreq	r0, ip, r6, lsr #25
    166c:	06b10000 	ldrteq	r0, [r1], r0
    1670:	06a90000 	strteq	r0, [r9], r0
    1674:	e3270000 			; <UNDEFINED> instruction: 0xe3270000
    1678:	08000004 	stmdaeq	r0, {r2}
    167c:	127e09a7 	rsbsne	r0, lr, #2736128	; 0x29c000
    1680:	91020000 	mrsls	r0, (UNDEF: 2)
    1684:	02202550 	eoreq	r2, r0, #80, 10	; 0x14000000
    1688:	130e0000 	movwne	r0, #57344	; 0xe000
    168c:	712a0000 			; <UNDEFINED> instruction: 0x712a0000
    1690:	0ea80800 	cdpeq	8, 10, cr0, cr8, cr0, {0}
    1694:	0000002c 	andeq	r0, r0, ip, lsr #32
    1698:	000006ea 	andeq	r0, r0, sl, ror #13
    169c:	000006e8 	andeq	r0, r0, r8, ror #13
    16a0:	0008ac22 	andeq	sl, r8, r2, lsr #24
    16a4:	00203208 	eoreq	r3, r0, r8, lsl #4
    16a8:	50012100 	andpl	r2, r1, r0, lsl #2
    16ac:	21007d02 	tstcs	r0, r2, lsl #26
    16b0:	30015101 	andcc	r5, r1, r1, lsl #2
    16b4:	02520121 	subseq	r0, r2, #1073741832	; 0x40000008
    16b8:	00002008 	andeq	r2, r0, r8
    16bc:	0002382c 	andeq	r3, r2, ip, lsr #16
    16c0:	6e692a00 	vmulvs.f32	s5, s18, s0
    16c4:	b2080064 	andlt	r0, r8, #100	; 0x64
    16c8:	00002c0d 	andeq	r2, r0, sp, lsl #24
    16cc:	00070200 	andeq	r0, r7, r0, lsl #4
    16d0:	0006fe00 	andeq	pc, r6, r0, lsl #28
    16d4:	2d000000 	stccs	0, cr0, [r0, #-0]
    16d8:	00000bda 	ldrdeq	r0, [r0], -sl
    16dc:	6c069e08 	stcvs	14, cr9, [r6], {8}
    16e0:	30080008 	andcc	r0, r8, r8
    16e4:	01000000 	mrseq	r0, (UNDEF: 0)
    16e8:	0013729c 	mulseq	r3, ip, r2
    16ec:	01e02c00 	mvneq	r2, r0, lsl #24
    16f0:	692a0000 	stmdbvs	sl!, {}	; <UNPREDICTABLE>
    16f4:	0e9f0800 	cdpeq	8, 9, cr0, cr15, cr0, {0}
    16f8:	0000002c 	andeq	r0, r0, ip, lsr #32
    16fc:	00000734 	andeq	r0, r0, r4, lsr r7
    1700:	0000072c 	andeq	r0, r0, ip, lsr #14
    1704:	0001f82c 	andeq	pc, r1, ip, lsr #16
    1708:	080b2e00 	stmdaeq	fp, {r9, sl, fp, sp}
    170c:	a0080000 	andge	r0, r8, r0
    1710:	00002c0d 	andeq	r2, r0, sp, lsl #24
    1714:	00076f00 	andeq	r6, r7, r0, lsl #30
    1718:	00076b00 	andeq	r6, r7, r0, lsl #22
    171c:	00000000 	andeq	r0, r0, r0
    1720:	0008582d 	andeq	r5, r8, sp, lsr #16
    1724:	068d0800 	streq	r0, [sp], r0, lsl #16
    1728:	08000804 	stmdaeq	r0, {r2, fp}
    172c:	00000068 	andeq	r0, r0, r8, rrx
    1730:	13eb9c01 	mvnne	r9, #256	; 0x100
    1734:	402c0000 	eormi	r0, ip, r0
    1738:	2a000001 	bcs	1744 <__data_size+0x1740>
    173c:	8f080069 	svchi	0x00080069
    1740:	00002c0e 	andeq	r2, r0, lr, lsl #24
    1744:	00079d00 	andeq	r9, r7, r0, lsl #26
    1748:	00079900 	andeq	r9, r7, r0, lsl #18
    174c:	01602c00 	cmneq	r0, r0, lsl #24
    1750:	6a2a0000 	bvs	a81758 <__flash_size+0xa01758>
    1754:	12900800 	addsne	r0, r0, #0, 16
    1758:	0000002c 	andeq	r0, r0, ip, lsr #32
    175c:	000007c0 	andeq	r0, r0, r0, asr #15
    1760:	000007bc 			; <UNDEFINED> instruction: 0x000007bc
    1764:	0001802c 	andeq	r8, r1, ip, lsr #32
    1768:	0c672e00 	stcleq	14, cr2, [r7], #-0
    176c:	91080000 	mrsls	r0, (UNDEF: 8)
    1770:	0000fa15 	andeq	pc, r0, r5, lsl sl	; <UNPREDICTABLE>
    1774:	0007e700 	andeq	lr, r7, r0, lsl #14
    1778:	0007df00 	andeq	sp, r7, r0, lsl #30
    177c:	01b02c00 	lslseq	r2, r0, #24
    1780:	6b2a0000 	blvs	a81788 <__flash_size+0xa01788>
    1784:	16920800 	ldrne	r0, [r2], r0, lsl #16
    1788:	0000002c 	andeq	r0, r0, ip, lsr #32
    178c:	00000826 	andeq	r0, r0, r6, lsr #16
    1790:	0000081c 	andeq	r0, r0, ip, lsl r8
    1794:	00000000 	andeq	r0, r0, r0
    1798:	06bb2f00 	ldrteq	r2, [fp], r0, lsl #30
    179c:	80080000 	andhi	r0, r8, r0
    17a0:	00000006 	andeq	r0, r0, r6
    17a4:	00001c00 	andeq	r1, r0, r0, lsl #24
    17a8:	289c0100 	ldmcs	ip, {r8}
    17ac:	30000014 	andcc	r0, r0, r4, lsl r0
    17b0:	00000ce6 	andeq	r0, r0, r6, ror #25
    17b4:	c6198008 	ldrgt	r8, [r9], -r8
    17b8:	6c000000 	stcvs	0, cr0, [r0], {-0}
    17bc:	68000008 	stmdavs	r0, {r3}
    17c0:	2a000008 	bcs	17e8 <__data_size+0x17e4>
    17c4:	82080069 	andhi	r0, r8, #105	; 0x69
    17c8:	0000250f 	andeq	r2, r0, pc, lsl #10
    17cc:	00089500 	andeq	r9, r8, r0, lsl #10
    17d0:	00088d00 	andeq	r8, r8, r0, lsl #26
    17d4:	9d2f0000 	stcls	0, cr0, [pc, #-0]	; 17dc <__data_size+0x17d8>
    17d8:	08000008 	stmdaeq	r0, {r3}
    17dc:	00000676 	andeq	r0, r0, r6, ror r6
    17e0:	00140000 	andseq	r0, r4, r0
    17e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    17e8:	0000145d 	andeq	r1, r0, sp, asr r4
    17ec:	00686331 	rsbeq	r6, r8, r1, lsr r3
    17f0:	2c1b7608 	ldccs	6, cr7, [fp], {8}
    17f4:	e4000000 	str	r0, [r0], #-0
    17f8:	e0000008 	and	r0, r0, r8
    17fc:	32000008 	andcc	r0, r0, #8
    1800:	79080069 	stmdbvc	r8, {r0, r3, r5, r6}
    1804:	00002510 	andeq	r2, r0, r0, lsl r5
    1808:	33000a00 	movwcc	r0, #2560	; 0xa00
    180c:	000009a3 	andeq	r0, r0, r3, lsr #19
    1810:	00066708 	andeq	r6, r6, r8, lsl #14
    1814:	40000000 	andmi	r0, r0, r0
    1818:	01000000 	mrseq	r0, (UNDEF: 0)
    181c:	0b75349c 	bleq	1d4ea94 <__flash_size+0x1ccea94>
    1820:	25010000 	strcs	r0, [r1, #-0]
    1824:	0ad31403 	beq	ff4c6838 <__stack+0xdf4ae838>
    1828:	00000000 	andeq	r0, r0, r0
    182c:	00a00000 	adceq	r0, r0, r0
    1830:	9c010000 	stcls	0, cr0, [r1], {-0}
    1834:	000016a3 	andeq	r1, r0, r3, lsr #13
    1838:	000c251e 	andeq	r2, ip, lr, lsl r5
    183c:	03250100 			; <UNDEFINED> instruction: 0x03250100
    1840:	0001283c 	andeq	r2, r1, ip, lsr r8
    1844:	00091100 	andeq	r1, r9, r0, lsl #2
    1848:	00090500 	andeq	r0, r9, r0, lsl #10
    184c:	0aa41e00 	beq	fe909054 <__stack+0xde8f1054>
    1850:	25010000 	strcs	r0, [r1, #-0]
    1854:	16a36703 	strtne	r6, [r3], r3, lsl #14
    1858:	09700000 	ldmdbeq	r0!, {}^	; <UNPREDICTABLE>
    185c:	09640000 	stmdbeq	r4!, {}^	; <UNPREDICTABLE>
    1860:	54190000 	ldrpl	r0, [r9], #-0
    1864:	01000006 	tsteq	r0, r6
    1868:	d30f0327 	movwle	r0, #62247	; 0xf327
    186c:	cf00000a 	svcgt	0x0000000a
    1870:	c3000009 	movwgt	r0, #9
    1874:	19000009 	stmdbne	r0, {r0, r3}
    1878:	000007b9 			; <UNDEFINED> instruction: 0x000007b9
    187c:	0c032801 	stceq	8, cr2, [r3], {1}
    1880:	00000128 	andeq	r0, r0, r8, lsr #2
    1884:	00000a1f 	andeq	r0, r0, pc, lsl sl
    1888:	00000a1d 	andeq	r0, r0, sp, lsl sl
    188c:	001d5f35 	andseq	r5, sp, r5, lsr pc
    1890:	00000000 	andeq	r0, r0, r0
    1894:	00000100 	andeq	r0, r0, r0, lsl #2
    1898:	000a0000 	andeq	r0, sl, r0
    189c:	3c010000 	stccc	0, cr0, [r1], {-0}
    18a0:	04350503 	ldrteq	r0, [r5], #-1283	; 0xfffffafd
    18a4:	0000001d 	andeq	r0, r0, sp, lsl r0
    18a8:	01000000 	mrseq	r0, (UNDEF: 0)
    18ac:	00000000 	andeq	r0, r0, r0
    18b0:	00000008 	andeq	r0, r0, r8
    18b4:	05033d01 	streq	r3, [r3, #-3329]	; 0xfffff2ff
    18b8:	001d5135 	andseq	r5, sp, r5, lsr r1
    18bc:	00000000 	andeq	r0, r0, r0
    18c0:	00000200 	andeq	r0, r0, r0, lsl #4
    18c4:	00060000 	andeq	r0, r6, r0
    18c8:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    18cc:	a1360c03 	teqge	r6, r3, lsl #24
    18d0:	0000001d 	andeq	r0, r0, sp, lsl r0
    18d4:	01000000 	mrseq	r0, (UNDEF: 0)
    18d8:	00000000 	andeq	r0, r0, r0
    18dc:	0000000c 	andeq	r0, r0, ip
    18e0:	05034401 	streq	r4, [r3, #-1025]	; 0xfffffbff
    18e4:	00001548 	andeq	r1, r0, r8, asr #10
    18e8:	001daf1b 	andseq	sl, sp, fp, lsl pc
    18ec:	000a3400 	andeq	r3, sl, r0, lsl #8
    18f0:	000a3200 	andeq	r3, sl, r0, lsl #4
    18f4:	cb360000 	blgt	d818fc <__flash_size+0xd018fc>
    18f8:	0000001d 	andeq	r0, r0, sp, lsl r0
    18fc:	02000000 	andeq	r0, r0, #0
    1900:	00000000 	andeq	r0, r0, r0
    1904:	00000008 	andeq	r0, r0, r8
    1908:	05034501 	streq	r4, [r3, #-1281]	; 0xfffffaff
    190c:	00001570 	andeq	r1, r0, r0, ror r5
    1910:	001dd91b 	andseq	sp, sp, fp, lsl r9
    1914:	000a4a00 	andeq	r4, sl, r0, lsl #20
    1918:	000a4800 	andeq	r4, sl, r0, lsl #16
    191c:	bd350000 	ldclt	0, cr0, [r5, #-0]
    1920:	0000001d 	andeq	r0, r0, sp, lsl r0
    1924:	03000000 	movweq	r0, #0
    1928:	00000000 	andeq	r0, r0, r0
    192c:	00000006 	andeq	r0, r0, r6
    1930:	0c034601 	stceq	6, cr4, [r3], {1}
    1934:	001d8536 	andseq	r8, sp, r6, lsr r5
    1938:	00000000 	andeq	r0, r0, r0
    193c:	00000100 	andeq	r0, r0, r0, lsl #2
    1940:	000c0000 	andeq	r0, ip, r0
    1944:	4c010000 	stcmi	0, cr0, [r1], {-0}
    1948:	15ae0503 	strne	r0, [lr, #1283]!	; 0x503
    194c:	931b0000 	tstls	fp, #0
    1950:	6000001d 	andvs	r0, r0, sp, lsl r0
    1954:	5e00000a 	cdppl	0, 0, cr0, cr0, cr10, {0}
    1958:	0000000a 	andeq	r0, r0, sl
    195c:	001d6936 	andseq	r6, sp, r6, lsr r9
    1960:	00000000 	andeq	r0, r0, r0
    1964:	00000200 	andeq	r0, r0, r0, lsl #4
    1968:	00100000 	andseq	r0, r0, r0
    196c:	4d010000 	stcmi	0, cr0, [r1, #-0]
    1970:	15d60503 	ldrbne	r0, [r6, #1283]	; 0x503
    1974:	771b0000 	ldrvc	r0, [fp, -r0]
    1978:	7800001d 	stmdavc	r0, {r0, r2, r3, r4}
    197c:	7400000a 	strvc	r0, [r0], #-10
    1980:	0000000a 	andeq	r0, r0, sl
    1984:	00176b1a 	andseq	r6, r7, sl, lsl fp
    1988:	00000000 	andeq	r0, r0, r0
    198c:	00c80200 	sbceq	r0, r8, r0, lsl #4
    1990:	35010000 	strcc	r0, [r1, #-0]
    1994:	162a0e03 	strtne	r0, [sl], -r3, lsl #28
    1998:	7d1b0000 	ldcvc	0, cr0, [fp, #-0]
    199c:	9b000017 	blls	1a00 <__data_size+0x19fc>
    19a0:	9700000a 	strls	r0, [r0, -sl]
    19a4:	2c00000a 	stccs	0, cr0, [r0], {10}
    19a8:	000000c8 	andeq	r0, r0, r8, asr #1
    19ac:	00178a37 	andseq	r8, r7, r7, lsr sl
    19b0:	000abf00 	andeq	fp, sl, r0, lsl #30
    19b4:	000ab900 	andeq	fp, sl, r0, lsl #18
    19b8:	17973700 	ldrne	r3, [r7, r0, lsl #14]
    19bc:	0aee0000 	beq	ffb819c4 <__stack+0xdfb699c4>
    19c0:	0aea0000 	beq	ffa819c8 <__stack+0xdfa699c8>
    19c4:	00220000 	eoreq	r0, r2, r0
    19c8:	5a000000 	bpl	19d0 <__data_size+0x19cc>
    19cc:	2100001f 	tstcs	r0, pc, lsl r0
    19d0:	74025001 	strvc	r5, [r2], #-1
    19d4:	00000000 	andeq	r0, r0, r0
    19d8:	00176b1a 	andseq	r6, r7, sl, lsl fp
    19dc:	00000000 	andeq	r0, r0, r0
    19e0:	00e00100 	rsceq	r0, r0, r0, lsl #2
    19e4:	54010000 	strpl	r0, [r1], #-0
    19e8:	167e0e03 	ldrbtne	r0, [lr], -r3, lsl #28
    19ec:	7d1b0000 	ldcvc	0, cr0, [fp, #-0]
    19f0:	12000017 	andne	r0, r0, #23
    19f4:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    19f8:	2c00000b 	stccs	0, cr0, [r0], {11}
    19fc:	000000e0 	andeq	r0, r0, r0, ror #1
    1a00:	00178a37 	andseq	r8, r7, r7, lsr sl
    1a04:	000b3400 	andeq	r3, fp, r0, lsl #8
    1a08:	000b3000 	andeq	r3, fp, r0
    1a0c:	17973700 	ldrne	r3, [r7, r0, lsl #14]
    1a10:	0b580000 	bleq	1601a18 <__flash_size+0x1581a18>
    1a14:	0b540000 	bleq	1501a1c <__flash_size+0x1481a1c>
    1a18:	00220000 	eoreq	r0, r2, r0
    1a1c:	5a000000 	bpl	1a24 <__data_size+0x1a20>
    1a20:	2100001f 	tstcs	r0, pc, lsl r0
    1a24:	74025001 	strvc	r5, [r2], #-1
    1a28:	00000000 	andeq	r0, r0, r0
    1a2c:	001beb38 	andseq	lr, fp, r8, lsr fp
    1a30:	00000000 	andeq	r0, r0, r0
    1a34:	00000100 	andeq	r0, r0, r0, lsl #2
    1a38:	00020000 	andeq	r0, r2, r0
    1a3c:	5a010000 	bpl	41a44 <__sram_size+0x29a44>
    1a40:	f91b0503 			; <UNDEFINED> instruction: 0xf91b0503
    1a44:	7a00001b 	bvc	1ab8 <__data_size+0x1ab4>
    1a48:	7800000b 	stmdavc	r0, {r0, r1, r3}
    1a4c:	0000000b 	andeq	r0, r0, fp
    1a50:	85040500 	strhi	r0, [r4, #-1280]	; 0xfffffb00
    1a54:	3400000b 	strcc	r0, [r0], #-11
    1a58:	00000788 	andeq	r0, r0, r8, lsl #15
    1a5c:	1402fc01 	strne	pc, [r2], #-3073	; 0xfffff3ff
    1a60:	00000ad3 	ldrdeq	r0, [r0], -r3
    1a64:	00000000 	andeq	r0, r0, r0
    1a68:	00000028 	andeq	r0, r0, r8, lsr #32
    1a6c:	17109c01 	ldrne	r9, [r0, -r1, lsl #24]
    1a70:	54190000 	ldrpl	r0, [r9], #-0
    1a74:	01000006 	tsteq	r0, r6
    1a78:	d30f02fe 	movwle	r0, #62206	; 0xf2fe
    1a7c:	9500000a 	strls	r0, [r0, #-10]
    1a80:	8d00000b 	stchi	0, cr0, [r0, #-44]	; 0xffffffd4
    1a84:	3900000b 	stmdbcc	r0, {r0, r1, r3}
    1a88:	00001d51 	andeq	r1, r0, r1, asr sp
    1a8c:	00000000 	andeq	r0, r0, r0
    1a90:	00006003 	andeq	r6, r0, r3
    1a94:	03010100 	movweq	r0, #4352	; 0x1100
    1a98:	1cf63906 			; <UNDEFINED> instruction: 0x1cf63906
    1a9c:	00000000 	andeq	r0, r0, r0
    1aa0:	80020000 	andhi	r0, r2, r0
    1aa4:	01000000 	mrseq	r0, (UNDEF: 0)
    1aa8:	39060309 	stmdbcc	r6, {r0, r3, r8, r9}
    1aac:	00001ce8 	andeq	r1, r0, r8, ror #25
    1ab0:	00000000 	andeq	r0, r0, r0
    1ab4:	00009802 	andeq	r9, r0, r2, lsl #16
    1ab8:	03120100 	tsteq	r2, #0, 2
    1abc:	4a340006 	bmi	d01adc <__flash_size+0xc81adc>
    1ac0:	01000007 	tsteq	r0, r7
    1ac4:	281102dd 	ldmdacs	r1, {r0, r2, r3, r4, r6, r7, r9}
    1ac8:	00000001 	andeq	r0, r0, r1
    1acc:	20000000 	andcs	r0, r0, r0
    1ad0:	01000000 	mrseq	r0, (UNDEF: 0)
    1ad4:	0017659c 	mulseq	r7, ip, r5
    1ad8:	07c81e00 	strbeq	r1, [r8, r0, lsl #28]
    1adc:	dd010000 	stcle	0, cr0, [r1, #-0]
    1ae0:	01283602 			; <UNDEFINED> instruction: 0x01283602
    1ae4:	0bda0000 	bleq	ff681aec <__stack+0xdf669aec>
    1ae8:	0bd60000 	bleq	ff581af0 <__stack+0xdf569af0>
    1aec:	263a0000 	ldrtcs	r0, [sl], -r0
    1af0:	01000009 	tsteq	r0, r9
    1af4:	656302dd 	strbvs	r0, [r3, #-733]!	; 0xfffffd23
    1af8:	01000017 	tsteq	r0, r7, lsl r0
    1afc:	04a31951 	strteq	r1, [r3], #2385	; 0x951
    1b00:	df010000 	svcle	0x00010000
    1b04:	01280c02 			; <UNDEFINED> instruction: 0x01280c02
    1b08:	0c010000 	stceq	0, cr0, [r1], {-0}
    1b0c:	0bfb0000 	bleq	ffec1b14 <__stack+0xdfea9b14>
    1b10:	05000000 	streq	r0, [r0, #-0]
    1b14:	000b4804 	andeq	r4, fp, r4, lsl #16
    1b18:	05f43b00 	ldrbeq	r3, [r4, #2816]!	; 0xb00
    1b1c:	5a010000 	bpl	41b24 <__sram_size+0x29b24>
    1b20:	0ad31402 	beq	ff4c6b30 <__stack+0xdf4aeb30>
    1b24:	a5010000 	strge	r0, [r1, #-0]
    1b28:	3c000017 	stccc	0, cr0, [r0], {23}
    1b2c:	000002ec 	andeq	r0, r0, ip, ror #5
    1b30:	33025a01 	movwcc	r5, #10753	; 0x2a01
    1b34:	00000128 	andeq	r0, r0, r8, lsr #2
    1b38:	00065429 	andeq	r5, r6, r9, lsr #8
    1b3c:	025c0100 	subseq	r0, ip, #0, 2
    1b40:	000ad30f 	andeq	sp, sl, pc, lsl #6
    1b44:	05e42900 	strbeq	r2, [r4, #2304]!	; 0x900
    1b48:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    1b4c:	01280c02 			; <UNDEFINED> instruction: 0x01280c02
    1b50:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1b54:	00000cac 	andeq	r0, r0, ip, lsr #25
    1b58:	0d01fb01 	vstreq	d15, [r1, #-4]
    1b5c:	00000ad3 	ldrdeq	r0, [r0], -r3
    1b60:	00000000 	andeq	r0, r0, r0
    1b64:	00000070 	andeq	r0, r0, r0, ror r0
    1b68:	19229c01 	stmdbne	r2!, {r0, sl, fp, ip, pc}
    1b6c:	ab1e0000 	blge	781b74 <__flash_size+0x701b74>
    1b70:	01000004 	tsteq	r0, r4
    1b74:	283301fb 	ldmdacs	r3!, {r0, r1, r3, r4, r5, r6, r7, r8}
    1b78:	6b000001 	blvs	1b84 <__data_size+0x1b80>
    1b7c:	5f00000c 	svcpl	0x0000000c
    1b80:	1e00000c 	cdpne	0, 0, cr0, cr0, cr12, {0}
    1b84:	000002a1 	andeq	r0, r0, r1, lsr #5
    1b88:	4a01fb01 	bmi	80794 <__flash_size+0x794>
    1b8c:	00000128 	andeq	r0, r0, r8, lsr #2
    1b90:	00000cc5 	andeq	r0, r0, r5, asr #25
    1b94:	00000cbb 			; <UNDEFINED> instruction: 0x00000cbb
    1b98:	0009261e 	andeq	r2, r9, lr, lsl r6
    1b9c:	01fc0100 	mvnseq	r0, r0, lsl #2
    1ba0:	00176543 	andseq	r6, r7, r3, asr #10
    1ba4:	000d1400 	andeq	r1, sp, r0, lsl #8
    1ba8:	000d0a00 	andeq	r0, sp, r0, lsl #20
    1bac:	0aa41e00 	beq	fe9093b4 <__stack+0xde8f13b4>
    1bb0:	fc010000 	stc2	0, cr0, [r1], {-0}
    1bb4:	16a37101 	strtne	r7, [r3], r1, lsl #2
    1bb8:	0d650000 	stcleq	0, cr0, [r5, #-0]
    1bbc:	0d590000 	ldcleq	0, cr0, [r9, #-0]
    1bc0:	543d0000 	ldrtpl	r0, [sp], #-0
    1bc4:	01000006 	tsteq	r0, r6
    1bc8:	d30f01fe 	movwle	r0, #61950	; 0xf1fe
    1bcc:	0100000a 	tsteq	r0, sl
    1bd0:	0004a319 	andeq	sl, r4, r9, lsl r3
    1bd4:	01ff0100 	mvnseq	r0, r0, lsl #2
    1bd8:	0001280c 	andeq	r2, r1, ip, lsl #16
    1bdc:	000db700 	andeq	fp, sp, r0, lsl #14
    1be0:	000db500 	andeq	fp, sp, r0, lsl #10
    1be4:	1e413900 	vmlane.f16	s7, s2, s0	; <UNPREDICTABLE>
    1be8:	00000000 	andeq	r0, r0, r0
    1bec:	10010000 	andne	r0, r1, r0
    1bf0:	01000001 	tsteq	r0, r1
    1bf4:	3908020f 	stmdbcc	r8, {r0, r1, r2, r3, r9}
    1bf8:	00001e63 	andeq	r1, r0, r3, ror #28
    1bfc:	00000000 	andeq	r0, r0, r0
    1c00:	00012801 	andeq	r2, r1, r1, lsl #16
    1c04:	02140100 	andseq	r0, r4, #0, 2
    1c08:	1e593509 	cdpne	5, 5, cr3, cr9, cr9, {0}
    1c0c:	00000000 	andeq	r0, r0, r0
    1c10:	00010000 	andeq	r0, r1, r0
    1c14:	06000000 	streq	r0, [r0], -r0
    1c18:	01000000 	mrseq	r0, (UNDEF: 0)
    1c1c:	35090218 	strcc	r0, [r9, #-536]	; 0xfffffde8
    1c20:	00001e4f 	andeq	r1, r0, pc, asr #28
    1c24:	00000000 	andeq	r0, r0, r0
    1c28:	00000001 	andeq	r0, r0, r1
    1c2c:	00000800 	andeq	r0, r0, r0, lsl #16
    1c30:	021c0100 	andseq	r0, ip, #0, 2
    1c34:	1e413507 	cdpne	5, 4, cr3, cr1, cr7, {0}
    1c38:	00000000 	andeq	r0, r0, r0
    1c3c:	00020000 	andeq	r0, r2, r0
    1c40:	06000000 	streq	r0, [r0], -r0
    1c44:	01000000 	mrseq	r0, (UNDEF: 0)
    1c48:	360e021d 			; <UNDEFINED> instruction: 0x360e021d
    1c4c:	00001d0e 	andeq	r1, r0, lr, lsl #26
    1c50:	00000000 	andeq	r0, r0, r0
    1c54:	00000001 	andeq	r0, r0, r1
    1c58:	00001a00 	andeq	r1, r0, r0, lsl #20
    1c5c:	02240100 	eoreq	r0, r4, #0, 2
    1c60:	0018ec05 	andseq	lr, r8, r5, lsl #24
    1c64:	1d431b00 	vstrne	d17, [r3, #-0]
    1c68:	0dcc0000 	stcleq	0, cr0, [ip]
    1c6c:	0dca0000 	stcleq	0, cr0, [sl]
    1c70:	361b0000 	ldrcc	r0, [fp], -r0
    1c74:	e200001d 	and	r0, r0, #29
    1c78:	e000000d 	and	r0, r0, sp
    1c7c:	1b00000d 	blne	1cb8 <__data_size+0x1cb4>
    1c80:	00001d29 	andeq	r1, r0, r9, lsr #26
    1c84:	00000df8 	strdeq	r0, [r0], -r8
    1c88:	00000df6 	strdeq	r0, [r0], -r6
    1c8c:	001d1c1b 	andseq	r1, sp, fp, lsl ip
    1c90:	000e0e00 	andeq	r0, lr, r0, lsl #28
    1c94:	000e0c00 	andeq	r0, lr, r0, lsl #24
    1c98:	001c0000 	andseq	r0, ip, r0
    1c9c:	a9000000 	stmdbge	r0, {}	; <UNPREDICTABLE>
    1ca0:	20000016 	andcs	r0, r0, r6, lsl r0
    1ca4:	00000000 	andeq	r0, r0, r0
    1ca8:	00001710 	andeq	r1, r0, r0, lsl r7
    1cac:	00001910 	andeq	r1, r0, r0, lsl r9
    1cb0:	03500121 	cmpeq	r0, #1073741832	; 0x40000008
    1cb4:	215001f3 	ldrshcs	r0, [r0, #-19]	; 0xffffffed
    1cb8:	76025101 	strvc	r5, [r2], -r1, lsl #2
    1cbc:	003e0000 	eorseq	r0, lr, r0
    1cc0:	6f000000 	svcvs	0x00000000
    1cc4:	21000014 	tstcs	r0, r4, lsl r0
    1cc8:	f3035101 	vrhadd.u8	d5, d3, d1
    1ccc:	00005301 	andeq	r5, r0, r1, lsl #6
    1cd0:	000cc918 	andeq	ip, ip, r8, lsl r9
    1cd4:	01aa0100 			; <UNDEFINED> instruction: 0x01aa0100
    1cd8:	000ad30d 	andeq	sp, sl, sp, lsl #6
    1cdc:	00000000 	andeq	r0, r0, r0
    1ce0:	00006000 	andeq	r6, r0, r0
    1ce4:	4f9c0100 	svcmi	0x009c0100
    1ce8:	1e00001a 	mcrne	0, 0, r0, cr0, cr10, {0}
    1cec:	00000926 	andeq	r0, r0, r6, lsr #18
    1cf0:	4301aa01 	movwmi	sl, #6657	; 0x1a01
    1cf4:	00001765 	andeq	r1, r0, r5, ror #14
    1cf8:	00000e2c 	andeq	r0, r0, ip, lsr #28
    1cfc:	00000e22 	andeq	r0, r0, r2, lsr #28
    1d00:	000aa41e 	andeq	sl, sl, lr, lsl r4
    1d04:	01ab0100 			; <UNDEFINED> instruction: 0x01ab0100
    1d08:	0016a343 	andseq	sl, r6, r3, asr #6
    1d0c:	000e7d00 	andeq	r7, lr, r0, lsl #26
    1d10:	000e7100 	andeq	r7, lr, r0, lsl #2
    1d14:	06543d00 	ldrbeq	r3, [r4], -r0, lsl #26
    1d18:	ad010000 	stcge	0, cr0, [r1, #-0]
    1d1c:	0ad30f01 	beq	ff4c5928 <__stack+0xdf4ad928>
    1d20:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    1d24:	000004a3 	andeq	r0, r0, r3, lsr #9
    1d28:	0c01ae01 	stceq	14, cr10, [r1], {1}
    1d2c:	00000128 	andeq	r0, r0, r8, lsr #2
    1d30:	00000ecf 	andeq	r0, r0, pc, asr #29
    1d34:	00000ecd 	andeq	r0, r0, sp, asr #29
    1d38:	001e2935 	andseq	r2, lr, r5, lsr r9
    1d3c:	00000000 	andeq	r0, r0, r0
    1d40:	00000100 	andeq	r0, r0, r0, lsl #2
    1d44:	00080000 	andeq	r0, r8, r0
    1d48:	ba010000 	blt	41d50 <__sram_size+0x29d50>
    1d4c:	37350801 	ldrcc	r0, [r5, -r1, lsl #16]!
    1d50:	0000001e 	andeq	r0, r0, lr, lsl r0
    1d54:	01000000 	mrseq	r0, (UNDEF: 0)
    1d58:	00000000 	andeq	r0, r0, r0
    1d5c:	00000008 	andeq	r0, r0, r8
    1d60:	0701bc01 	streq	fp, [r1, -r1, lsl #24]
    1d64:	001e2935 	andseq	r2, lr, r5, lsr r9
    1d68:	00000000 	andeq	r0, r0, r0
    1d6c:	00000200 	andeq	r0, r0, r0, lsl #4
    1d70:	00060000 	andeq	r0, r6, r0
    1d74:	bd010000 	stclt	0, cr0, [r1, #-0]
    1d78:	0e1a0e01 	cdpeq	14, 1, cr0, cr10, cr1, {0}
    1d7c:	0000001d 	andeq	r0, r0, sp, lsl r0
    1d80:	01000000 	mrseq	r0, (UNDEF: 0)
    1d84:	000000f8 	strdeq	r0, [r0], -r8
    1d88:	0501c401 	streq	ip, [r1, #-1025]	; 0xfffffbff
    1d8c:	00001a17 	andeq	r1, r0, r7, lsl sl
    1d90:	001d431b 	andseq	r4, sp, fp, lsl r3
    1d94:	000ee400 	andeq	lr, lr, r0, lsl #8
    1d98:	000ee200 	andeq	lr, lr, r0, lsl #4
    1d9c:	1d361b00 	vldmdbne	r6!, {d1-d0}
    1da0:	0efa0000 	cdpeq	0, 15, cr0, cr10, cr0, {0}
    1da4:	0ef80000 	cdpeq	0, 15, cr0, cr8, cr0, {0}
    1da8:	291b0000 	ldmdbcs	fp, {}	; <UNPREDICTABLE>
    1dac:	1000001d 	andne	r0, r0, sp, lsl r0
    1db0:	0e00000f 	cdpeq	0, 0, cr0, cr0, cr15, {0}
    1db4:	1b00000f 	blne	1df8 <__data_size+0x1df4>
    1db8:	00001d1c 	andeq	r1, r0, ip, lsl sp
    1dbc:	00000f26 	andeq	r0, r0, r6, lsr #30
    1dc0:	00000f24 	andeq	r0, r0, r4, lsr #30
    1dc4:	00001c00 	andeq	r1, r0, r0, lsl #24
    1dc8:	16a90000 	strtne	r0, [r9], r0
    1dcc:	00200000 	eoreq	r0, r0, r0
    1dd0:	10000000 	andne	r0, r0, r0
    1dd4:	3d000017 	stccc	0, cr0, [r0, #-92]	; 0xffffffa4
    1dd8:	2100001a 	tstcs	r0, sl, lsl r0
    1ddc:	0c055001 	stceq	0, cr5, [r5], {1}
    1de0:	00f42400 	rscseq	r2, r4, r0, lsl #8
    1de4:	02510121 	subseq	r0, r1, #1073741832	; 0x40000008
    1de8:	3e000074 	mcrcc	0, 0, r0, cr0, cr4, {3}
    1dec:	00000000 	andeq	r0, r0, r0
    1df0:	0000146f 	andeq	r1, r0, pc, ror #8
    1df4:	03510121 	cmpeq	r1, #1073741832	; 0x40000008
    1df8:	005101f3 	ldrsheq	r0, [r1], #-19	; 0xffffffed
    1dfc:	0ceb1800 	stcleq	8, cr1, [fp]
    1e00:	2c010000 	stccs	0, cr0, [r1], {-0}
    1e04:	0ad30d01 	beq	ff4c5210 <__stack+0xdf4ad210>
    1e08:	00000000 	andeq	r0, r0, r0
    1e0c:	00a40000 	adceq	r0, r4, r0
    1e10:	9c010000 	stcls	0, cr0, [r1], {-0}
    1e14:	00001beb 	andeq	r1, r0, fp, ror #23
    1e18:	0009261e 	andeq	r2, r9, lr, lsl r6
    1e1c:	012c0100 			; <UNDEFINED> instruction: 0x012c0100
    1e20:	00176543 	andseq	r6, r7, r3, asr #10
    1e24:	000f4600 	andeq	r4, pc, r0, lsl #12
    1e28:	000f3a00 	andeq	r3, pc, r0, lsl #20
    1e2c:	0aa41e00 	beq	fe909634 <__stack+0xde8f1634>
    1e30:	2d010000 	stccs	0, cr0, [r1, #-0]
    1e34:	16a34301 	strtne	r4, [r3], r1, lsl #6
    1e38:	0f9d0000 	svceq	0x009d0000
    1e3c:	0f930000 	svceq	0x00930000
    1e40:	54190000 	ldrpl	r0, [r9], #-0
    1e44:	01000006 	tsteq	r0, r6
    1e48:	d30f012f 	movwle	r0, #61743	; 0xf12f
    1e4c:	e500000a 	str	r0, [r0, #-10]
    1e50:	df00000f 	svcle	0x0000000f
    1e54:	1900000f 	stmdbne	r0, {r0, r1, r2, r3}
    1e58:	000004a3 	andeq	r0, r0, r3, lsr #9
    1e5c:	0c013001 	stceq	0, cr3, [r1], {1}
    1e60:	00000128 	andeq	r0, r0, r8, lsr #2
    1e64:	00001013 	andeq	r1, r0, r3, lsl r0
    1e68:	00001011 	andeq	r1, r0, r1, lsl r0
    1e6c:	0009ff19 	andeq	pc, r9, r9, lsl pc	; <UNPREDICTABLE>
    1e70:	01300100 	teqeq	r0, r0, lsl #2
    1e74:	00012815 	andeq	r2, r1, r5, lsl r8
    1e78:	00102c00 	andseq	r2, r0, r0, lsl #24
    1e7c:	00102600 	andseq	r2, r0, r0, lsl #12
    1e80:	1e033500 	cfsh32ne	mvfx3, mvfx3, #0
    1e84:	00000000 	andeq	r0, r0, r0
    1e88:	00010000 	andeq	r0, r1, r0
    1e8c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1e90:	01000000 	mrseq	r0, (UNDEF: 0)
    1e94:	35080139 	strcc	r0, [r8, #-313]	; 0xfffffec7
    1e98:	00001df5 	strdeq	r1, [r0], -r5
    1e9c:	00000000 	andeq	r0, r0, r0
    1ea0:	00000001 	andeq	r0, r0, r1
    1ea4:	00000600 	andeq	r0, r0, r0, lsl #12
    1ea8:	013b0100 	teqeq	fp, r0, lsl #2
    1eac:	1e033514 	mcrne	5, 0, r3, cr3, cr4, {0}
    1eb0:	00000000 	andeq	r0, r0, r0
    1eb4:	00010000 	andeq	r0, r1, r0
    1eb8:	06000000 	streq	r0, [r0], -r0
    1ebc:	01000000 	mrseq	r0, (UNDEF: 0)
    1ec0:	352d0168 	strcc	r0, [sp, #-360]!	; 0xfffffe98
    1ec4:	00001e11 	andeq	r1, r0, r1, lsl lr
    1ec8:	00000000 	andeq	r0, r0, r0
    1ecc:	00000001 	andeq	r0, r0, r1
    1ed0:	00000600 	andeq	r0, r0, r0, lsl #12
    1ed4:	016c0100 	cmneq	ip, r0, lsl #2
    1ed8:	1e1f350a 	cfmul32ne	mvfx3, mvfx15, mvfx10
    1edc:	00000000 	andeq	r0, r0, r0
    1ee0:	00020000 	andeq	r0, r2, r0
    1ee4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1ee8:	01000000 	mrseq	r0, (UNDEF: 0)
    1eec:	3509016e 	strcc	r0, [r9, #-366]	; 0xfffffe92
    1ef0:	00001e11 	andeq	r1, r0, r1, lsl lr
    1ef4:	00000000 	andeq	r0, r0, r0
    1ef8:	00000002 	andeq	r0, r0, r2
    1efc:	00000600 	andeq	r0, r0, r0, lsl #12
    1f00:	016f0100 	cmneq	pc, r0, lsl #2
    1f04:	1d0e3611 	stcne	6, cr3, [lr, #-68]	; 0xffffffbc
    1f08:	00000000 	andeq	r0, r0, r0
    1f0c:	00010000 	andeq	r0, r1, r0
    1f10:	1a000000 	bne	1f18 <__data_size+0x1f14>
    1f14:	01000000 	mrseq	r0, (UNDEF: 0)
    1f18:	a6070176 			; <UNDEFINED> instruction: 0xa6070176
    1f1c:	1b00001b 	blne	1f90 <__data_size+0x1f8c>
    1f20:	00001d43 	andeq	r1, r0, r3, asr #26
    1f24:	00001059 	andeq	r1, r0, r9, asr r0
    1f28:	00001055 	andeq	r1, r0, r5, asr r0
    1f2c:	001d361b 	andseq	r3, sp, fp, lsl r6
    1f30:	00107d00 	andseq	r7, r0, r0, lsl #26
    1f34:	00107900 	andseq	r7, r0, r0, lsl #18
    1f38:	1d291b00 	vstmdbne	r9!, {d1-d0}
    1f3c:	10a10000 	adcne	r0, r1, r0
    1f40:	109d0000 	addsne	r0, sp, r0
    1f44:	1c1b0000 	ldcne	0, cr0, [fp], {-0}
    1f48:	c300001d 	movwgt	r0, #29
    1f4c:	c1000010 	tstgt	r0, r0, lsl r0
    1f50:	00000010 	andeq	r0, r0, r0, lsl r0
    1f54:	001de735 	andseq	lr, sp, r5, lsr r7
    1f58:	00000000 	andeq	r0, r0, r0
    1f5c:	00000100 	andeq	r0, r0, r0, lsl #2
    1f60:	00080000 	andeq	r0, r8, r0
    1f64:	54010000 	strpl	r0, [r1], #-0
    1f68:	001c1301 	andseq	r1, ip, r1, lsl #6
    1f6c:	a9000000 	stmdbge	r0, {}	; <UNPREDICTABLE>
    1f70:	20000016 	andcs	r0, r0, r6, lsl r0
    1f74:	00000000 	andeq	r0, r0, r0
    1f78:	00001710 	andeq	r1, r0, r0, lsl r7
    1f7c:	00001bd9 	ldrdeq	r1, [r0], -r9
    1f80:	02510121 	subseq	r0, r1, #1073741832	; 0x40000008
    1f84:	3e000071 	mcrcc	0, 0, r0, cr0, cr1, {3}
    1f88:	00000000 	andeq	r0, r0, r0
    1f8c:	0000146f 	andeq	r1, r0, pc, ror #8
    1f90:	03510121 	cmpeq	r1, #1073741832	; 0x40000008
    1f94:	005101f3 	ldrsheq	r0, [r1], #-19	; 0xffffffed
    1f98:	060a3f00 	streq	r3, [sl], -r0, lsl #30
    1f9c:	16010000 	strne	r0, [r1], -r0
    1fa0:	07010601 	streq	r0, [r1, -r1, lsl #12]
    1fa4:	3c00001c 	stccc	0, cr0, [r0], {28}
    1fa8:	00000ab8 			; <UNDEFINED> instruction: 0x00000ab8
    1fac:	25011601 	strcs	r1, [r1, #-1537]	; 0xfffff9ff
    1fb0:	00000128 	andeq	r0, r0, r8, lsr #2
    1fb4:	02dd2f00 	sbcseq	r2, sp, #0, 30
    1fb8:	ba010000 	blt	41fc0 <__sram_size+0x29fc0>
    1fbc:	00000006 	andeq	r0, r0, r6
    1fc0:	00002800 	andeq	r2, r0, r0, lsl #16
    1fc4:	559c0100 	ldrpl	r0, [ip, #256]	; 0x100
    1fc8:	3000001c 	andcc	r0, r0, ip, lsl r0
    1fcc:	000002e1 	andeq	r0, r0, r1, ror #5
    1fd0:	2819ba01 	ldmdacs	r9, {r0, r9, fp, ip, sp, pc}
    1fd4:	db000001 	blle	1fe0 <__data_size+0x1fdc>
    1fd8:	d7000010 	smladle	r0, r0, r0, r0
    1fdc:	40000010 	andmi	r0, r0, r0, lsl r0
    1fe0:	00706d74 	rsbseq	r6, r0, r4, ror sp
    1fe4:	3412bc01 	ldrcc	fp, [r2], #-3073	; 0xfffff3ff
    1fe8:	02000001 	andeq	r0, r0, #1
    1fec:	762e7c91 			; <UNDEFINED> instruction: 0x762e7c91
    1ff0:	01000003 	tsteq	r0, r3
    1ff4:	01280cbd 			; <UNDEFINED> instruction: 0x01280cbd
    1ff8:	10ff0000 	rscsne	r0, pc, r0
    1ffc:	10fb0000 	rscsne	r0, fp, r0
    2000:	2f000000 	svccs	0x00000000
    2004:	00000ada 	ldrdeq	r0, [r0], -sl
    2008:	0006aa01 	andeq	sl, r6, r1, lsl #20
    200c:	1a000000 	bne	2014 <__data_size+0x2010>
    2010:	01000000 	mrseq	r0, (UNDEF: 0)
    2014:	001cb09c 	mulseq	ip, ip, r0
    2018:	0ab83000 	beq	fee0e020 <__stack+0xdedf6020>
    201c:	aa010000 	bge	42024 <__sram_size+0x2a024>
    2020:	0001281e 	andeq	r2, r1, lr, lsl r8
    2024:	00112100 	andseq	r2, r1, r0, lsl #2
    2028:	00111d00 	andseq	r1, r1, r0, lsl #26
    202c:	1e6d4100 	pownee	f4, f5, f0
    2030:	00000000 	andeq	r0, r0, r0
    2034:	00020000 	andeq	r0, r2, r0
    2038:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    203c:	01000000 	mrseq	r0, (UNDEF: 0)
    2040:	881b03ad 	ldmdahi	fp, {r0, r2, r3, r5, r7, r8, r9}
    2044:	4400001e 	strmi	r0, [r0], #-30	; 0xffffffe2
    2048:	42000011 	andmi	r0, r0, #17
    204c:	1b000011 	blne	2098 <__data_size+0x2094>
    2050:	00001e7b 	andeq	r1, r0, fp, ror lr
    2054:	0000115e 	andeq	r1, r0, lr, asr r1
    2058:	0000115a 	andeq	r1, r0, sl, asr r1
    205c:	dd420000 	stclle	0, cr0, [r2, #-0]
    2060:	03000008 	movweq	r0, #8
    2064:	281a0156 	ldmdacs	sl, {r1, r2, r4, r6, r8}
    2068:	03000001 	movweq	r0, #1
    206c:	0003b142 	andeq	fp, r3, r2, asr #2
    2070:	05940400 	ldreq	r0, [r4, #1024]	; 0x400
    2074:	0001281a 	andeq	r2, r1, sl, lsl r8
    2078:	c6430300 	strbgt	r0, [r3], -r0, lsl #6
    207c:	0400000a 	streq	r0, [r0], #-10
    2080:	03160578 	tsteq	r6, #120, 10	; 0x1e000000
    2084:	00001ce8 	andeq	r1, r0, r8, ror #25
    2088:	0006023c 	andeq	r0, r6, ip, lsr r2
    208c:	05780400 	ldrbeq	r0, [r8, #-1024]!	; 0xfffffc00
    2090:	00012833 	andeq	r2, r1, r3, lsr r8
    2094:	c6420000 	strbgt	r0, [r2], -r0
    2098:	02000002 	andeq	r0, r0, #2
    209c:	281a12c6 	ldmdacs	sl, {r1, r2, r6, r7, r9, ip}
    20a0:	03000001 	movweq	r0, #1
    20a4:	000a2242 	andeq	r2, sl, r2, asr #4
    20a8:	10850200 	addne	r0, r5, r0, lsl #4
    20ac:	0001281a 	andeq	r2, r1, sl, lsl r8
    20b0:	e8440300 	stmda	r4, {r8, r9}^
    20b4:	02000006 	andeq	r0, r0, #6
    20b8:	03161050 	tsteq	r6, #80	; 0x50
    20bc:	00045343 	andeq	r5, r4, r3, asr #6
    20c0:	0ed60200 	cdpeq	2, 13, cr0, cr6, cr0, {0}
    20c4:	1d510316 	ldclne	3, cr0, [r1, #-88]	; 0xffffffa8
    20c8:	983c0000 	ldmdals	ip!, {}	; <UNPREDICTABLE>
    20cc:	0200000a 	andeq	r0, r0, #10
    20d0:	283b0ed6 	ldmdacs	fp!, {r1, r2, r4, r6, r7, r9, sl, fp}
    20d4:	3c000001 	stccc	0, cr0, [r0], {1}
    20d8:	00000538 	andeq	r0, r0, r8, lsr r5
    20dc:	4c0ed602 	stcmi	6, cr13, [lr], {2}
    20e0:	00000128 	andeq	r0, r0, r8, lsr #2
    20e4:	00053d3c 	andeq	r3, r5, ip, lsr sp
    20e8:	0ed60200 	cdpeq	2, 13, cr0, cr6, cr0, {0}
    20ec:	0001285b 	andeq	r2, r1, fp, asr r8
    20f0:	05423c00 	strbeq	r3, [r2, #-3072]	; 0xfffff400
    20f4:	d6020000 	strle	r0, [r2], -r0
    20f8:	01286a0e 			; <UNDEFINED> instruction: 0x01286a0e
    20fc:	42000000 	andmi	r0, r0, #0
    2100:	00000aee 	andeq	r0, r0, lr, ror #21
    2104:	1a0ea802 	bne	3ac114 <__flash_size+0x32c114>
    2108:	00000128 	andeq	r0, r0, r8, lsr #2
    210c:	04914403 	ldreq	r4, [r1], #1027	; 0x403
    2110:	93020000 	movwls	r0, #8192	; 0x2000
    2114:	4303160e 	movwmi	r1, #13838	; 0x360e
    2118:	00000950 	andeq	r0, r0, r0, asr r9
    211c:	160af602 	strne	pc, [sl], -r2, lsl #12
    2120:	001d8503 	andseq	r8, sp, r3, lsl #10
    2124:	0ba23c00 	bleq	fe89112c <__stack+0xde87912c>
    2128:	f6020000 			; <UNDEFINED> instruction: 0xf6020000
    212c:	0128370a 			; <UNDEFINED> instruction: 0x0128370a
    2130:	43000000 	movwmi	r0, #0
    2134:	00000b94 	muleq	r0, r4, fp
    2138:	160ae602 	strne	lr, [sl], -r2, lsl #12
    213c:	001da103 	andseq	sl, sp, r3, lsl #2
    2140:	0ba23c00 	bleq	fe891148 <__stack+0xde879148>
    2144:	e6020000 	str	r0, [r2], -r0
    2148:	0128370a 			; <UNDEFINED> instruction: 0x0128370a
    214c:	43000000 	movwmi	r0, #0
    2150:	0000069c 	muleq	r0, ip, r6
    2154:	160ad602 	strne	sp, [sl], -r2, lsl #12
    2158:	001dbd03 	andseq	fp, sp, r3, lsl #26
    215c:	0ba23c00 	bleq	fe891164 <__stack+0xde879164>
    2160:	d6020000 	strle	r0, [r2], -r0
    2164:	0128360a 			; <UNDEFINED> instruction: 0x0128360a
    2168:	42000000 	andmi	r0, r0, #0
    216c:	00000a88 	andeq	r0, r0, r8, lsl #21
    2170:	1a0ac202 	bne	2b2980 <__flash_size+0x232980>
    2174:	00000128 	andeq	r0, r0, r8, lsr #2
    2178:	090f4303 	stmdbeq	pc, {r0, r1, r8, r9, lr}	; <UNPREDICTABLE>
    217c:	b4020000 	strlt	r0, [r2], #-0
    2180:	e703160a 	str	r1, [r3, -sl, lsl #12]
    2184:	3c00001d 	stccc	0, cr0, [r0], {29}
    2188:	00000a98 	muleq	r0, r8, sl
    218c:	360ab402 	strcc	fp, [sl], -r2, lsl #8
    2190:	00000128 	andeq	r0, r0, r8, lsr #2
    2194:	0bff4200 	bleq	fffd299c <__stack+0xdffba99c>
    2198:	46020000 	strmi	r0, [r2], -r0
    219c:	01281a0a 			; <UNDEFINED> instruction: 0x01281a0a
    21a0:	42030000 	andmi	r0, r3, #0
    21a4:	00000810 	andeq	r0, r0, r0, lsl r8
    21a8:	1a0a2902 	bne	28c5b8 <__flash_size+0x20c5b8>
    21ac:	00000128 	andeq	r0, r0, r8, lsr #2
    21b0:	0c6c4203 	sfmeq	f4, 2, [ip], #-12
    21b4:	fc020000 	stc2	0, cr0, [r2], {-0}
    21b8:	01281a09 			; <UNDEFINED> instruction: 0x01281a09
    21bc:	42030000 	andmi	r0, r3, #0
    21c0:	000008ca 	andeq	r0, r0, sl, asr #17
    21c4:	1a09cb02 	bne	274dd4 <__flash_size+0x1f4dd4>
    21c8:	00000128 	andeq	r0, r0, r8, lsr #2
    21cc:	06424403 	strbeq	r4, [r2], -r3, lsl #8
    21d0:	b7020000 	strlt	r0, [r2, -r0]
    21d4:	42031609 	andmi	r1, r3, #9437184	; 0x900000
    21d8:	00000349 	andeq	r0, r0, r9, asr #6
    21dc:	1a086102 	bne	21a5ec <__flash_size+0x19a5ec>
    21e0:	00000128 	andeq	r0, r0, r8, lsr #2
    21e4:	08464403 	stmdaeq	r6, {r0, r1, sl, lr}^
    21e8:	4d020000 	stcmi	0, cr0, [r2, #-0]
    21ec:	42031608 	andmi	r1, r3, #8, 12	; 0x800000
    21f0:	0000047e 	andeq	r0, r0, lr, ror r4
    21f4:	1a081c02 	bne	209204 <__flash_size+0x189204>
    21f8:	00000128 	andeq	r0, r0, r8, lsr #2
    21fc:	09d24403 	ldmibeq	r2, {r0, r1, sl, lr}^
    2200:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    2204:	44031608 	strmi	r1, [r3], #-1544	; 0xfffff9f8
    2208:	00000683 	andeq	r0, r0, r3, lsl #13
    220c:	1607fe02 	strne	pc, [r7], -r2, lsl #28
    2210:	03c54403 	biceq	r4, r5, #50331648	; 0x3000000
    2214:	f4020000 	vst4.8	{d0-d3}, [r2], r0
    2218:	43031607 	movwmi	r1, #13831	; 0x3607
    221c:	00000771 	andeq	r0, r0, r1, ror r7
    2220:	16011707 	strne	r1, [r1], -r7, lsl #14
    2224:	001e9603 	andseq	r9, lr, r3, lsl #12
    2228:	0ab83c00 	beq	fee11230 <__stack+0xdedf9230>
    222c:	17070000 	strne	r0, [r7, -r0]
    2230:	01282b01 			; <UNDEFINED> instruction: 0x01282b01
    2234:	433c0000 	teqmi	ip, #0
    2238:	07000003 	streq	r0, [r0, -r3]
    223c:	28430117 	stmdacs	r3, {r0, r1, r2, r4, r8}^
    2240:	00000001 	andeq	r0, r0, r1
    2244:	000b5f1d 	andeq	r5, fp, sp, lsl pc
    2248:	01010500 	tsteq	r1, r0, lsl #10
    224c:	00000006 	andeq	r0, r0, r6
    2250:	0000a800 	andeq	sl, r0, r0, lsl #16
    2254:	2c9c0100 	ldfcss	f0, [ip], {0}
    2258:	2400001f 	strcs	r0, [r0], #-31	; 0xffffffe1
    225c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    2260:	0c010305 	stceq	3, cr0, [r1], {5}
    2264:	00000128 	andeq	r0, r0, r8, lsr #2
    2268:	00001185 	andeq	r1, r0, r5, lsl #3
    226c:	0000117f 	andeq	r1, r0, pc, ror r1
    2270:	0006c819 	andeq	ip, r6, r9, lsl r8
    2274:	01030500 	tsteq	r3, r0, lsl #10
    2278:	00012816 	andeq	r2, r1, r6, lsl r8
    227c:	0011cb00 	andseq	ip, r1, r0, lsl #22
    2280:	0011c100 	andseq	ip, r1, r0, lsl #2
    2284:	0b211900 	bleq	84868c <__flash_size+0x7c868c>
    2288:	03050000 	movweq	r0, #20480	; 0x5000
    228c:	01282501 			; <UNDEFINED> instruction: 0x01282501
    2290:	12190000 	andsne	r0, r9, #0
    2294:	120b0000 	andne	r0, fp, #0
    2298:	9c190000 	ldcls	0, cr0, [r9], {-0}
    229c:	05000002 	streq	r0, [r0, #-2]
    22a0:	28320103 	ldmdacs	r2!, {r0, r1, r8}
    22a4:	84000001 	strhi	r0, [r0], #-1
    22a8:	7c000012 	stcvc	0, cr0, [r0], {18}
    22ac:	19000012 	stmdbne	r0, {r1, r4}
    22b0:	00000559 	andeq	r0, r0, r9, asr r5
    22b4:	3d010305 	stccc	3, cr0, [r1, #-20]	; 0xffffffec
    22b8:	00000128 	andeq	r0, r0, r8, lsr #2
    22bc:	000012cf 	andeq	r1, r0, pc, asr #5
    22c0:	000012c5 	andeq	r1, r0, r5, asr #5
    22c4:	000d0819 	andeq	r0, sp, r9, lsl r8
    22c8:	01030500 	tsteq	r3, r0, lsl #10
    22cc:	0001284d 	andeq	r2, r1, sp, asr #16
    22d0:	00131d00 	andseq	r1, r3, r0, lsl #26
    22d4:	00131100 	andseq	r1, r3, r0, lsl #2
    22d8:	6d2f0000 	stcvs	0, cr0, [pc, #-0]	; 22e0 <__data_size+0x22dc>
    22dc:	05000006 	streq	r0, [r0, #-6]
    22e0:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
    22e4:	004c0000 	subeq	r0, ip, r0
    22e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    22ec:	00001f4f 	andeq	r1, r0, pc, asr #30
    22f0:	00044610 	andeq	r4, r4, r0, lsl r6
    22f4:	111e0600 	tstne	lr, r0, lsl #12
    22f8:	00001f4f 	andeq	r1, r0, pc, asr #30
    22fc:	01280800 			; <UNDEFINED> instruction: 0x01280800
    2300:	1f5a0000 	svcne	0x005a0000
    2304:	00450000 	subeq	r0, r5, r0
    2308:	00176b46 	andseq	r6, r7, r6, asr #22
    230c:	00000000 	andeq	r0, r0, r0
    2310:	00008400 	andeq	r8, r0, r0, lsl #8
    2314:	e59c0100 	ldr	r0, [ip, #256]	; 0x100
    2318:	1b00001f 	blne	239c <__data_size+0x2398>
    231c:	0000177d 	andeq	r1, r0, sp, ror r7
    2320:	0000137a 	andeq	r1, r0, sl, ror r3
    2324:	0000136a 	andeq	r1, r0, sl, ror #6
    2328:	00178a37 	andseq	r8, r7, r7, lsr sl
    232c:	0013e800 	andseq	lr, r3, r0, lsl #16
    2330:	0013e600 	andseq	lr, r3, r0, lsl #12
    2334:	17973700 	ldrne	r3, [r7, r0, lsl #14]
    2338:	14040000 	strne	r0, [r4], #-0
    233c:	14020000 	strne	r0, [r2], #-0
    2340:	b0350000 	eorslt	r0, r5, r0
    2344:	0000001c 	andeq	r0, r0, ip, lsl r0
    2348:	02000000 	andeq	r0, r0, #0
    234c:	00000000 	andeq	r0, r0, r0
    2350:	00000008 	andeq	r0, r0, r8
    2354:	08026701 	stmdaeq	r2, {r0, r8, r9, sl, sp, lr}
    2358:	001ccc36 	andseq	ip, ip, r6, lsr ip
    235c:	00000000 	andeq	r0, r0, r0
    2360:	00000100 	andeq	r0, r0, r0, lsl #2
    2364:	000c0000 	andeq	r0, ip, r0
    2368:	ca010000 	bgt	42370 <__sram_size+0x2a370>
    236c:	1fd20502 	svcne	0x00d20502
    2370:	da1b0000 	ble	6c2378 <__flash_size+0x642378>
    2374:	1900001c 	stmdbne	r0, {r2, r3, r4}
    2378:	17000014 	smladne	r0, r4, r0, r0
    237c:	00000014 	andeq	r0, r0, r4, lsl r0
    2380:	001cbe39 	andseq	fp, ip, r9, lsr lr
    2384:	00000000 	andeq	r0, r0, r0
    2388:	00b00200 	adcseq	r0, r0, r0, lsl #4
    238c:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    2390:	46000802 	strmi	r0, [r0], -r2, lsl #16
    2394:	00001beb 	andeq	r1, r0, fp, ror #23
    2398:	00000000 	andeq	r0, r0, r0
    239c:	0000000c 	andeq	r0, r0, ip
    23a0:	20009c01 	andcs	r9, r0, r1, lsl #24
    23a4:	f9470000 			; <UNDEFINED> instruction: 0xf9470000
    23a8:	0100001b 	tsteq	r0, fp, lsl r0
    23ac:	a4480050 	strbge	r0, [r8], #-80	; 0xffffffb0
    23b0:	a4000003 	strge	r0, [r0], #-3
    23b4:	13000003 	movwne	r0, #3
    23b8:	0b4908e3 	bleq	124474c <__flash_size+0x11c474c>
    23bc:	01000005 	tsteq	r0, r5
    23c0:	12000005 	andne	r0, r0, #5
    23c4:	07a64a00 	streq	r4, [r6, r0, lsl #20]!
    23c8:	07a60000 	streq	r0, [r6, r0]!
    23cc:	994a0000 	stmdbls	sl, {}^	; <UNPREDICTABLE>
    23d0:	99000007 	stmdbls	r0, {r0, r1, r2}
    23d4:	4a000007 	bmi	23f8 <__data_size+0x23f4>
    23d8:	00000ca0 	andeq	r0, r0, r0, lsr #25
    23dc:	00000ca0 	andeq	r0, r0, r0, lsr #25
    23e0:	00038f49 	andeq	r8, r3, r9, asr #30
    23e4:	00038500 	andeq	r8, r3, r0, lsl #10
    23e8:	00001200 	andeq	r1, r0, r0, lsl #4

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
  if((RCC->CR & RCC_CR_MSIRGSEL) == RESET)
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
  14:	0b0b0024 	bleq	2c00ac <__flash_size+0x2400ac>
{
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  msirange = MSIRangeTable[msirange];
  1c:	16030000 	strne	r0, [r3], -r0
  switch (RCC->CFGR & RCC_CFGR_SWS)
  20:	3a0e0300 	bcc	380c28 <__flash_size+0x300c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <__flash_size+0xf02c64>
      SystemCoreClock = pllvco/pllr;
  34:	00000803 	andeq	r0, r0, r3, lsl #16
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  SystemCoreClock >>= tmp;
  40:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  44:	0b3b0b3a 	bleq	ec2d34 <__flash_size+0xe42d34>
      SystemCoreClock = HSE_VALUE;
  48:	13490b39 	movtne	r0, #39737	; 0x9b39
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
  4c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  50:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
  54:	03193f01 	tsteq	r9, #1, 30
  58:	3b0b3a0e 	blcc	2ce898 <__flash_size+0x24e898>
  5c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
      switch (pllsource)
  60:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
          pllvco = (msirange / pllm);
  64:	97184006 	ldrls	r4, [r8, -r6]
          break;
  68:	13011942 	movwne	r1, #6466	; 0x1942
          pllvco = (HSE_VALUE / pllm);
  6c:	1d080000 	stcne	0, cr0, [r8, #-0]
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
  70:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
  74:	0b42b801 	bleq	10ae080 <__flash_size+0x102e080>
  78:	0b581755 	bleq	1605dd4 <__flash_size+0x1585dd4>
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
  7c:	0b570b59 	bleq	15c2de8 <__flash_size+0x1542de8>
  80:	00001301 	andeq	r1, r0, r1, lsl #6
      SystemCoreClock = pllvco/pllr;
  84:	31000509 	tstcc	r0, r9, lsl #10
          pllvco = (HSE_VALUE / pllm);
  88:	0a000013 	beq	dc <__data_size+0xd8>
      SystemCoreClock = msirange;
  8c:	13310005 	teqne	r1, #5
      break;
  90:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  94:	0b000017 	bleq	f8 <__data_size+0xf4>
  98:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
  9c:	340c0000 	strcc	r0, [ip], #-0
  a0:	02133100 	andseq	r3, r3, #0, 2
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	890d0000 	stmdbhi	sp, {}	; <UNPREDICTABLE>
  ac:	11010182 	smlabbne	r1, r2, r1, r0
  b0:	01133101 	tsteq	r3, r1, lsl #2
  b4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  b8:	0001828a 	andeq	r8, r1, sl, lsl #5
  bc:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  c0:	0f000018 	svceq	0x00000018
  c4:	00018289 	andeq	r8, r1, r9, lsl #5
  c8:	13310111 	teqne	r1, #1073741828	; 0x40000004
  cc:	89100000 	ldmdbhi	r0, {}	; <UNPREDICTABLE>
  d0:	11000182 	smlabbne	r0, r2, r1, r0
  d4:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
  d8:	00001331 	andeq	r1, r0, r1, lsr r3
  dc:	3f002e11 	svccc	0x00002e11
  e0:	3a0e0319 	bcc	380d4c <__flash_size+0x300d4c>
  e4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  e8:	1119270b 	tstne	r9, fp, lsl #14
  ec:	40061201 	andmi	r1, r6, r1, lsl #4
  f0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  f4:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
  f8:	3a0e0301 	bcc	380d04 <__flash_size+0x300d04>
  fc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 100:	2019270b 	andscs	r2, r9, fp, lsl #14
 104:	0013010b 	andseq	r0, r3, fp, lsl #2
 108:	00051300 	andeq	r1, r5, r0, lsl #6
 10c:	0b3a0803 	bleq	e82120 <__flash_size+0xe02120>
 110:	0b390b3b 	bleq	e42e04 <__flash_size+0xdc2e04>
 114:	00001349 	andeq	r1, r0, r9, asr #6
 118:	03000514 	movweq	r0, #1300	; 0x514
 11c:	3b0b3a0e 	blcc	2ce95c <__flash_size+0x24e95c>
 120:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 124:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
 128:	08030034 	stmdaeq	r3, {r2, r4, r5}
 12c:	0b3b0b3a 	bleq	ec2e1c <__flash_size+0xe42e1c>
 130:	13490b39 	movtne	r0, #39737	; 0x9b39
 134:	0f160000 	svceq	0x00160000
 138:	000b0b00 	andeq	r0, fp, r0, lsl #22
 13c:	000f1700 	andeq	r1, pc, r0, lsl #14
 140:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 144:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
 148:	3a0e0301 	bcc	380d54 <__flash_size+0x300d54>
 14c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 150:	1119270b 	tstne	r9, fp, lsl #14
 154:	40061201 	andmi	r1, r6, r1, lsl #4
 158:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 15c:	00001301 	andeq	r1, r0, r1, lsl #6
 160:	03000519 	movweq	r0, #1305	; 0x519
 164:	3b0b3a08 	blcc	2ce98c <__flash_size+0x24e98c>
 168:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 16c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 170:	00001742 	andeq	r1, r0, r2, asr #14
 174:	0300051a 	movweq	r0, #1306	; 0x51a
 178:	3b0b3a0e 	blcc	2ce9b8 <__flash_size+0x24e9b8>
 17c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 180:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 184:	00001742 	andeq	r1, r0, r2, asr #14
 188:	0300341b 	movweq	r3, #1051	; 0x41b
 18c:	3b0b3a08 	blcc	2ce9b4 <__flash_size+0x24e9b4>
 190:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 194:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 198:	00001742 	andeq	r1, r0, r2, asr #14
 19c:	0000261c 	andeq	r2, r0, ip, lsl r6
 1a0:	002e1d00 	eoreq	r1, lr, r0, lsl #26
 1a4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 1a8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 1ac:	0b3b0b3a 	bleq	ec2e9c <__flash_size+0xe42e9c>
 1b0:	00000b39 	andeq	r0, r0, r9, lsr fp
 1b4:	01110100 	tsteq	r1, r0, lsl #2
 1b8:	0b130e25 	bleq	4c3a54 <__flash_size+0x443a54>
 1bc:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 1c0:	00001710 	andeq	r1, r0, r0, lsl r7
 1c4:	0b002402 	bleq	91d4 <__sram2_size+0x11d4>
 1c8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 1cc:	0300000e 	movweq	r0, #14
 1d0:	0b0b0024 	bleq	2c0268 <__flash_size+0x240268>
 1d4:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 1d8:	16040000 	strne	r0, [r4], -r0
 1dc:	3a0e0300 	bcc	380de4 <__flash_size+0x300de4>
 1e0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1e4:	0013490b 	andseq	r4, r3, fp, lsl #18
 1e8:	00340500 	eorseq	r0, r4, r0, lsl #10
 1ec:	0b3a0e03 	bleq	e83a00 <__flash_size+0xe03a00>
 1f0:	0b390b3b 	bleq	e42ee4 <__flash_size+0xdc2ee4>
 1f4:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 1f8:	0000193c 	andeq	r1, r0, ip, lsr r9
 1fc:	03011706 	movweq	r1, #5894	; 0x1706
 200:	3a0b0b0e 	bcc	2c2e40 <__flash_size+0x242e40>
 204:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 208:	0013010b 	andseq	r0, r3, fp, lsl #2
 20c:	000d0700 	andeq	r0, sp, r0, lsl #14
 210:	0b3a0803 	bleq	e82224 <__flash_size+0xe02224>
 214:	0b390b3b 	bleq	e42f08 <__flash_size+0xdc2f08>
 218:	00001349 	andeq	r1, r0, r9, asr #6
 21c:	0b000f08 	bleq	3e44 <__data_size+0x3e40>
 220:	0900000b 	stmdbeq	r0, {r0, r1, r3}
 224:	19270015 	stmdbne	r7!, {r0, r2, r4}
 228:	0f0a0000 	svceq	0x000a0000
 22c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
 230:	0b000013 	bleq	284 <__data_size+0x280>
 234:	13490101 	movtne	r0, #37121	; 0x9101
 238:	00001301 	andeq	r1, r0, r1, lsl #6
 23c:	0000210c 	andeq	r2, r0, ip, lsl #2
 240:	00210d00 	eoreq	r0, r1, r0, lsl #26
 244:	0b2f1349 	bleq	bc4f70 <__flash_size+0xb44f70>
 248:	340e0000 	strcc	r0, [lr], #-0
 24c:	3a134700 	bcc	4d1e54 <__flash_size+0x451e54>
 250:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 254:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 258:	00000018 	andeq	r0, r0, r8, lsl r0
 25c:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
 260:	030b130e 	movweq	r1, #45838	; 0xb30e
 264:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
 268:	10011117 	andne	r1, r1, r7, lsl r1
 26c:	02000017 	andeq	r0, r0, #23
 270:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 274:	0b3a0e03 	bleq	e83a88 <__flash_size+0xe03a88>
 278:	0b390b3b 	bleq	e42f6c <__flash_size+0xdc2f6c>
 27c:	01111927 	tsteq	r1, r7, lsr #18
 280:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 284:	00194297 	mulseq	r9, r7, r2
 288:	11010000 	mrsne	r0, (UNDEF: 1)
 28c:	130e2501 	movwne	r2, #58625	; 0xe501
 290:	1b0e030b 	blne	380ec4 <__flash_size+0x300ec4>
 294:	1117550e 	tstne	r7, lr, lsl #10
 298:	00171001 	andseq	r1, r7, r1
 29c:	00240200 	eoreq	r0, r4, r0, lsl #4
 2a0:	0b3e0b0b 	bleq	f82ed4 <__flash_size+0xf02ed4>
 2a4:	00000e03 	andeq	r0, r0, r3, lsl #28
 2a8:	0b002403 	bleq	92bc <__sram2_size+0x12bc>
 2ac:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 2b0:	04000008 	streq	r0, [r0], #-8
 2b4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 2b8:	0b3b0b3a 	bleq	ec2fa8 <__flash_size+0xe42fa8>
 2bc:	13490b39 	movtne	r0, #39737	; 0x9b39
 2c0:	0f050000 	svceq	0x00050000
 2c4:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
 2c8:	06000013 			; <UNDEFINED> instruction: 0x06000013
 2cc:	13490026 	movtne	r0, #36902	; 0x9026
 2d0:	35070000 	strcc	r0, [r7, #-0]
 2d4:	00134900 	andseq	r4, r3, r0, lsl #18
 2d8:	01010800 	tsteq	r1, r0, lsl #16
 2dc:	13011349 	movwne	r1, #4937	; 0x1349
 2e0:	21090000 	mrscs	r0, (UNDEF: 9)
 2e4:	2f134900 	svccs	0x00134900
 2e8:	0a000005 	beq	304 <__data_size+0x300>
 2ec:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 2f0:	0b3b0b3a 	bleq	ec2fe0 <__flash_size+0xe42fe0>
 2f4:	13490b39 	movtne	r0, #39737	; 0x9b39
 2f8:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 2fc:	130b0000 	movwne	r0, #45056	; 0xb000
 300:	3a0b0b01 	bcc	2c2f0c <__flash_size+0x242f0c>
 304:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 308:	0013010b 	andseq	r0, r3, fp, lsl #2
 30c:	000d0c00 	andeq	r0, sp, r0, lsl #24
 310:	0b3a0e03 	bleq	e83b24 <__flash_size+0xe03b24>
 314:	0b39053b 	bleq	e41808 <__flash_size+0xdc1808>
 318:	0b381349 	bleq	e05044 <__flash_size+0xd85044>
 31c:	0d0d0000 	stceq	0, cr0, [sp, #-0]
 320:	3a080300 	bcc	200f28 <__flash_size+0x180f28>
 324:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 328:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 32c:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
 330:	13490021 	movtne	r0, #36897	; 0x9021
 334:	00000b2f 	andeq	r0, r0, pc, lsr #22
 338:	0300160f 	movweq	r1, #1551	; 0x60f
 33c:	3b0b3a0e 	blcc	2ceb7c <__flash_size+0x24eb7c>
 340:	490b3905 	stmdbmi	fp, {r0, r2, r8, fp, ip, sp}
 344:	10000013 	andne	r0, r0, r3, lsl r0
 348:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 34c:	0b3b0b3a 	bleq	ec303c <__flash_size+0xe4303c>
 350:	13490b39 	movtne	r0, #39737	; 0x9b39
 354:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 358:	04110000 	ldreq	r0, [r1], #-0
 35c:	0b0b3e01 	bleq	2cfb68 <__flash_size+0x24fb68>
 360:	3a13490b 	bcc	4d2794 <__flash_size+0x452794>
 364:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 368:	0013010b 	andseq	r0, r3, fp, lsl #2
 36c:	00281200 	eoreq	r1, r8, r0, lsl #4
 370:	0b1c0e03 	bleq	703b84 <__flash_size+0x683b84>
 374:	28130000 	ldmdacs	r3, {}	; <UNPREDICTABLE>
 378:	1c080300 	stcne	3, cr0, [r8], {-0}
 37c:	1400000b 	strne	r0, [r0], #-11
 380:	13470034 	movtne	r0, #28724	; 0x7034
 384:	0b3b0b3a 	bleq	ec3074 <__flash_size+0xe43074>
 388:	18020b39 	stmdane	r2, {r0, r3, r4, r5, r8, r9, fp}
 38c:	13150000 	tstne	r5, #0
 390:	3a0b0b01 	bcc	2c2f9c <__flash_size+0x242f9c>
 394:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 398:	0013010b 	andseq	r0, r3, fp, lsl #2
 39c:	000d1600 	andeq	r1, sp, r0, lsl #12
 3a0:	0b3a0e03 	bleq	e83bb4 <__flash_size+0xe03bb4>
 3a4:	0b390b3b 	bleq	e43098 <__flash_size+0xdc3098>
 3a8:	0b381349 	bleq	e050d4 <__flash_size+0xd850d4>
 3ac:	34170000 	ldrcc	r0, [r7], #-0
 3b0:	3a0e0300 	bcc	380fb8 <__flash_size+0x300fb8>
 3b4:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 3b8:	3f13490b 	svccc	0x0013490b
 3bc:	00180219 	andseq	r0, r8, r9, lsl r2
 3c0:	012e1800 			; <UNDEFINED> instruction: 0x012e1800
 3c4:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 3c8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 3cc:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 3d0:	01111349 	tsteq	r1, r9, asr #6
 3d4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 3d8:	01194297 			; <UNDEFINED> instruction: 0x01194297
 3dc:	19000013 	stmdbne	r0, {r0, r1, r4}
 3e0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 3e4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 3e8:	13490b39 	movtne	r0, #39737	; 0x9b39
 3ec:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 3f0:	1a000017 	bne	454 <__data_size+0x450>
 3f4:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 3f8:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
 3fc:	5817550b 	ldmdapl	r7, {r0, r1, r3, r8, sl, ip, lr}
 400:	5705590b 	strpl	r5, [r5, -fp, lsl #18]
 404:	0013010b 	andseq	r0, r3, fp, lsl #2
 408:	00051b00 	andeq	r1, r5, r0, lsl #22
 40c:	17021331 	smladxne	r2, r1, r3, r1
 410:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 414:	82891c00 	addhi	r1, r9, #0, 24
 418:	01110001 	tsteq	r1, r1
 41c:	00001331 	andeq	r1, r0, r1, lsr r3
 420:	3f012e1d 	svccc	0x00012e1d
 424:	3a0e0319 	bcc	381090 <__flash_size+0x301090>
 428:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 42c:	1119270b 	tstne	r9, fp, lsl #14
 430:	40061201 	andmi	r1, r6, r1, lsl #4
 434:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 438:	00001301 	andeq	r1, r0, r1, lsl #6
 43c:	0300051e 	movweq	r0, #1310	; 0x51e
 440:	3b0b3a0e 	blcc	2cec80 <__flash_size+0x24ec80>
 444:	490b3905 	stmdbmi	fp, {r0, r2, r8, fp, ip, sp}
 448:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 44c:	00001742 	andeq	r1, r0, r2, asr #14
 450:	0300341f 	movweq	r3, #1055	; 0x41f
 454:	3b0b3a0e 	blcc	2cec94 <__flash_size+0x24ec94>
 458:	490b3905 	stmdbmi	fp, {r0, r2, r8, fp, ip, sp}
 45c:	00180213 	andseq	r0, r8, r3, lsl r2
 460:	82892000 	addhi	r2, r9, #0
 464:	01110101 	tsteq	r1, r1, lsl #2
 468:	13011331 	movwne	r1, #4913	; 0x1331
 46c:	8a210000 	bhi	840474 <__flash_size+0x7c0474>
 470:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
 474:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
 478:	89220000 	stmdbhi	r2!, {}	; <UNPREDICTABLE>
 47c:	11010182 	smlabbne	r1, r2, r1, r0
 480:	00133101 	andseq	r3, r3, r1, lsl #2
 484:	012e2300 			; <UNDEFINED> instruction: 0x012e2300
 488:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 48c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 490:	01110b39 	tsteq	r1, r9, lsr fp
 494:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 498:	01194297 			; <UNDEFINED> instruction: 0x01194297
 49c:	24000013 	strcs	r0, [r0], #-19	; 0xffffffed
 4a0:	08030034 	stmdaeq	r3, {r2, r4, r5}
 4a4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 4a8:	13490b39 	movtne	r0, #39737	; 0x9b39
 4ac:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 4b0:	25000017 	strcs	r0, [r0, #-23]	; 0xffffffe9
 4b4:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
 4b8:	00001301 	andeq	r1, r0, r1, lsl #6
 4bc:	3f012e26 	svccc	0x00012e26
 4c0:	3a0e0319 	bcc	38112c <__flash_size+0x30112c>
 4c4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 4c8:	1113490b 	tstne	r3, fp, lsl #18
 4cc:	40061201 	andmi	r1, r6, r1, lsl #4
 4d0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 4d4:	00001301 	andeq	r1, r0, r1, lsl #6
 4d8:	03003427 	movweq	r3, #1063	; 0x427
 4dc:	3b0b3a0e 	blcc	2ced1c <__flash_size+0x24ed1c>
 4e0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 4e4:	00180213 	andseq	r0, r8, r3, lsl r2
 4e8:	00342800 	eorseq	r2, r4, r0, lsl #16
 4ec:	0b3a0e03 	bleq	e83d00 <__flash_size+0xe03d00>
 4f0:	0b390b3b 	bleq	e431e4 <__flash_size+0xdc31e4>
 4f4:	00001349 	andeq	r1, r0, r9, asr #6
 4f8:	03003429 	movweq	r3, #1065	; 0x429
 4fc:	3b0b3a0e 	blcc	2ced3c <__flash_size+0x24ed3c>
 500:	490b3905 	stmdbmi	fp, {r0, r2, r8, fp, ip, sp}
 504:	2a000013 	bcs	558 <__data_size+0x554>
 508:	08030034 	stmdaeq	r3, {r2, r4, r5}
 50c:	0b3b0b3a 	bleq	ec31fc <__flash_size+0xe431fc>
 510:	13490b39 	movtne	r0, #39737	; 0x9b39
 514:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 518:	2b000017 	blcs	57c <__data_size+0x578>
 51c:	0111010b 	tsteq	r1, fp, lsl #2
 520:	13010612 	movwne	r0, #5650	; 0x1612
 524:	0b2c0000 	bleq	b0052c <__flash_size+0xa8052c>
 528:	00175501 	andseq	r5, r7, r1, lsl #10
 52c:	012e2d00 			; <UNDEFINED> instruction: 0x012e2d00
 530:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 534:	0b3b0b3a 	bleq	ec3224 <__flash_size+0xe43224>
 538:	01110b39 	tsteq	r1, r9, lsr fp
 53c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 540:	01194297 			; <UNDEFINED> instruction: 0x01194297
 544:	2e000013 	mcrcs	0, 0, r0, cr0, cr3, {0}
 548:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 54c:	0b3b0b3a 	bleq	ec323c <__flash_size+0xe4323c>
 550:	13490b39 	movtne	r0, #39737	; 0x9b39
 554:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 558:	2f000017 	svccs	0x00000017
 55c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 560:	0b3a0e03 	bleq	e83d74 <__flash_size+0xe03d74>
 564:	0b390b3b 	bleq	e43258 <__flash_size+0xdc3258>
 568:	01111927 	tsteq	r1, r7, lsr #18
 56c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 570:	01194297 			; <UNDEFINED> instruction: 0x01194297
 574:	30000013 	andcc	r0, r0, r3, lsl r0
 578:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 57c:	0b3b0b3a 	bleq	ec326c <__flash_size+0xe4326c>
 580:	13490b39 	movtne	r0, #39737	; 0x9b39
 584:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 588:	31000017 	tstcc	r0, r7, lsl r0
 58c:	08030005 	stmdaeq	r3, {r0, r2}
 590:	0b3b0b3a 	bleq	ec3280 <__flash_size+0xe43280>
 594:	13490b39 	movtne	r0, #39737	; 0x9b39
 598:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 59c:	32000017 	andcc	r0, r0, #23
 5a0:	08030034 	stmdaeq	r3, {r2, r4, r5}
 5a4:	0b3b0b3a 	bleq	ec3294 <__flash_size+0xe43294>
 5a8:	13490b39 	movtne	r0, #39737	; 0x9b39
 5ac:	00000b1c 	andeq	r0, r0, ip, lsl fp
 5b0:	3f002e33 	svccc	0x00002e33
 5b4:	3a0e0319 	bcc	381220 <__flash_size+0x301220>
 5b8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 5bc:	1119270b 	tstne	r9, fp, lsl #14
 5c0:	40061201 	andmi	r1, r6, r1, lsl #4
 5c4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 5c8:	2e340000 	cdpcs	0, 3, cr0, cr4, cr0, {0}
 5cc:	3a0e0301 	bcc	3811d8 <__flash_size+0x3011d8>
 5d0:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 5d4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 5d8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 5dc:	97184006 	ldrls	r4, [r8, -r6]
 5e0:	13011942 	movwne	r1, #6466	; 0x1942
 5e4:	1d350000 	ldcne	0, cr0, [r5, #-0]
 5e8:	52133100 	andspl	r3, r3, #0, 2
 5ec:	0b42b801 	bleq	10ae5f8 <__flash_size+0x102e5f8>
 5f0:	06120111 			; <UNDEFINED> instruction: 0x06120111
 5f4:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
 5f8:	00000b57 	andeq	r0, r0, r7, asr fp
 5fc:	31011d36 	tstcc	r1, r6, lsr sp
 600:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
 604:	01110b42 	tsteq	r1, r2, asr #22
 608:	0b580612 	bleq	1601e58 <__flash_size+0x1581e58>
 60c:	0b570559 	bleq	15c1b78 <__flash_size+0x1541b78>
 610:	00001301 	andeq	r1, r0, r1, lsl #6
 614:	31003437 	tstcc	r0, r7, lsr r4
 618:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 61c:	00001742 	andeq	r1, r0, r2, asr #14
 620:	31011d38 	tstcc	r1, r8, lsr sp
 624:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
 628:	01110b42 	tsteq	r1, r2, asr #22
 62c:	0b580612 	bleq	1601e7c <__flash_size+0x1581e7c>
 630:	0b570559 	bleq	15c1b9c <__flash_size+0x1541b9c>
 634:	1d390000 	ldcne	0, cr0, [r9, #-0]
 638:	52133100 	andspl	r3, r3, #0, 2
 63c:	0b42b801 	bleq	10ae648 <__flash_size+0x102e648>
 640:	0b581755 	bleq	160639c <__flash_size+0x158639c>
 644:	0b570559 	bleq	15c1bb0 <__flash_size+0x1541bb0>
 648:	053a0000 	ldreq	r0, [sl, #-0]!
 64c:	3a0e0300 	bcc	381254 <__flash_size+0x301254>
 650:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 654:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 658:	3b000018 	blcc	6c0 <__data_size+0x6bc>
 65c:	0e03012e 	adfeqsp	f0, f3, #0.5
 660:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 664:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 668:	0b201349 	bleq	805394 <__flash_size+0x785394>
 66c:	00001301 	andeq	r1, r0, r1, lsl #6
 670:	0300053c 	movweq	r0, #1340	; 0x53c
 674:	3b0b3a0e 	blcc	2ceeb4 <__flash_size+0x24eeb4>
 678:	490b3905 	stmdbmi	fp, {r0, r2, r8, fp, ip, sp}
 67c:	3d000013 	stccc	0, cr0, [r0, #-76]	; 0xffffffb4
 680:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 684:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 688:	13490b39 	movtne	r0, #39737	; 0x9b39
 68c:	00000b1c 	andeq	r0, r0, ip, lsl fp
 690:	0182893e 	orreq	r8, r2, lr, lsr r9
 694:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
 698:	13311942 	teqne	r1, #1081344	; 0x108000
 69c:	2e3f0000 	cdpcs	0, 3, cr0, cr15, cr0, {0}
 6a0:	03193f01 	tsteq	r9, #1, 30
 6a4:	3b0b3a0e 	blcc	2ceee4 <__flash_size+0x24eee4>
 6a8:	270b3905 	strcs	r3, [fp, -r5, lsl #18]
 6ac:	010b2019 	tsteq	fp, r9, lsl r0
 6b0:	40000013 	andmi	r0, r0, r3, lsl r0
 6b4:	08030034 	stmdaeq	r3, {r2, r4, r5}
 6b8:	0b3b0b3a 	bleq	ec33a8 <__flash_size+0xe433a8>
 6bc:	13490b39 	movtne	r0, #39737	; 0x9b39
 6c0:	00001802 	andeq	r1, r0, r2, lsl #16
 6c4:	31011d41 	tstcc	r1, r1, asr #26
 6c8:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
 6cc:	01110b42 	tsteq	r1, r2, asr #22
 6d0:	0b580612 	bleq	1601f20 <__flash_size+0x1581f20>
 6d4:	0b570b59 	bleq	15c3440 <__flash_size+0x1543440>
 6d8:	2e420000 	cdpcs	0, 4, cr0, cr2, cr0, {0}
 6dc:	3a0e0300 	bcc	3812e4 <__flash_size+0x3012e4>
 6e0:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 6e4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 6e8:	000b2013 	andeq	r2, fp, r3, lsl r0
 6ec:	012e4300 			; <UNDEFINED> instruction: 0x012e4300
 6f0:	0b3a0e03 	bleq	e83f04 <__flash_size+0xe03f04>
 6f4:	0b39053b 	bleq	e41be8 <__flash_size+0xdc1be8>
 6f8:	0b201927 	bleq	806b9c <__flash_size+0x786b9c>
 6fc:	00001301 	andeq	r1, r0, r1, lsl #6
 700:	03002e44 	movweq	r2, #3652	; 0xe44
 704:	3b0b3a0e 	blcc	2cef44 <__flash_size+0x24ef44>
 708:	270b3905 	strcs	r3, [fp, -r5, lsl #18]
 70c:	000b2019 	andeq	r2, fp, r9, lsl r0
 710:	00214500 	eoreq	r4, r1, r0, lsl #10
 714:	2e460000 	cdpcs	0, 4, cr0, cr6, cr0, {0}
 718:	11133101 	tstne	r3, r1, lsl #2
 71c:	40061201 	andmi	r1, r6, r1, lsl #4
 720:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 724:	00001301 	andeq	r1, r0, r1, lsl #6
 728:	31000547 	tstcc	r0, r7, asr #10
 72c:	00180213 	andseq	r0, r8, r3, lsl r2
 730:	002e4800 	eoreq	r4, lr, r0, lsl #16
 734:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 738:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 73c:	0b3b0b3a 	bleq	ec342c <__flash_size+0xe4342c>
 740:	00000b39 	andeq	r0, r0, r9, lsr fp
 744:	3f002e49 	svccc	0x00002e49
 748:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
 74c:	3a0e030e 	bcc	38138c <__flash_size+0x30138c>
 750:	000b3b0b 	andeq	r3, fp, fp, lsl #22
 754:	002e4a00 	eoreq	r4, lr, r0, lsl #20
 758:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 75c:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 760:	Address 0x0000000000000760 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
  if((RCC->CR & RCC_CR_MSIRGSEL) == RESET)
       0:	00000100 	andeq	r0, r0, r0, lsl #2
       4:	0800eca0 	stmdaeq	r0, {r5, r7, sl, fp, sp, lr, pc}
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
       8:	0800eca4 	stmdaeq	r0, {r2, r5, r7, sl, fp, sp, lr, pc}
       c:	b0510001 	subslt	r0, r1, r1
      10:	e00800ec 	and	r0, r8, ip, ror #1
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
      14:	010800ec 	smlatteq	r8, ip, r0, r0
{
      18:	00005100 	andeq	r5, r0, r0, lsl #2
	...
  switch (RCC->CFGR & RCC_CFGR_SWS)
      24:	01000100 	mrseq	r0, (UNDEF: 16)
      28:	00000001 	andeq	r0, r0, r1
      2c:	00000000 	andeq	r0, r0, r0
      30:	0800eca0 	stmdaeq	r0, {r5, r7, sl, fp, sp, lr, pc}
      SystemCoreClock = pllvco/pllr;
      34:	0800eca2 	stmdaeq	r0, {r1, r5, r7, sl, fp, sp, lr, pc}
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
      38:	a2530001 	subsge	r0, r3, #1
      3c:	a40800ec 	strge	r0, [r8], #-236	; 0xffffff14
  SystemCoreClock >>= tmp;
      40:	030800ec 	movweq	r0, #33004	; 0x80ec
      44:	9f7c7300 	svcls	0x007c7300
      SystemCoreClock = HSE_VALUE;
      48:	0800ecb0 	stmdaeq	r0, {r4, r5, r7, sl, fp, sp, lr, pc}
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
      4c:	0800ecb0 	stmdaeq	r0, {r4, r5, r7, sl, fp, sp, lr, pc}
      50:	b0530001 	subslt	r0, r3, r1
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
      54:	b40800ec 	strlt	r0, [r8], #-236	; 0xffffff14
      58:	030800ec 	movweq	r0, #33004	; 0x80ec
      5c:	9f017300 	svcls	0x00017300
      switch (pllsource)
      60:	0800ecb4 	stmdaeq	r0, {r2, r4, r5, r7, sl, fp, sp, lr, pc}
          pllvco = (msirange / pllm);
      64:	0800ecb8 	stmdaeq	r0, {r3, r4, r5, r7, sl, fp, sp, lr, pc}
          break;
      68:	02730003 	rsbseq	r0, r3, #3
          pllvco = (HSE_VALUE / pllm);
      6c:	00ecb89f 	smlaleq	fp, ip, pc, r8	; <UNPREDICTABLE>
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
      70:	00ecbc08 	rsceq	fp, ip, r8, lsl #24
      74:	73000308 	movwvc	r0, #776	; 0x308
      78:	ecbc9f03 	ldc	15, cr9, [ip], #12
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
      7c:	ece00800 	stcl	8, cr0, [r0]
      80:	00010800 	andeq	r0, r1, r0, lsl #16
      SystemCoreClock = pllvco/pllr;
      84:	00000053 	andeq	r0, r0, r3, asr r0
          pllvco = (HSE_VALUE / pllm);
      88:	00000000 	andeq	r0, r0, r0
      SystemCoreClock = msirange;
      8c:	04040000 	streq	r0, [r4], #-0
      break;
      90:	0007b000 	andeq	fp, r7, r0
      94:	0007b008 	andeq	fp, r7, r8
      98:	50000108 	andpl	r0, r0, r8, lsl #2
      9c:	080007b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl}
      a0:	080007e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, r9, sl}
      a4:	01f30004 	mvnseq	r0, r4
      a8:	00009f50 	andeq	r9, r0, r0, asr pc
      ac:	00000000 	andeq	r0, r0, r0
      b0:	04000000 	streq	r0, [r0], #-0
      b4:	07b00004 	ldreq	r0, [r0, r4]!
      b8:	07b00800 	ldreq	r0, [r0, r0, lsl #16]!
      bc:	00010800 	andeq	r0, r1, r0, lsl #16
      c0:	0007b051 	andeq	fp, r7, r1, asr r0
      c4:	0007e208 	andeq	lr, r7, r8, lsl #4
      c8:	f3000408 	vshl.u8	d0, d8, d0
      cc:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
      d8:	b0000000 	andlt	r0, r0, r0
      dc:	e0080007 	and	r0, r8, r7
      e0:	01080007 	tsteq	r8, r7
      e4:	07e05200 	strbeq	r5, [r0, r0, lsl #4]!
      e8:	07e20800 	strbeq	r0, [r2, r0, lsl #16]!
      ec:	00010800 	andeq	r0, r1, r0, lsl #16
      f0:	00000052 	andeq	r0, r0, r2, asr r0
      f4:	00000000 	andeq	r0, r0, r0
      f8:	04040200 	streq	r0, [r4], #-512	; 0xfffffe00
      fc:	01010000 	mrseq	r0, (UNDEF: 1)
     100:	00000000 	andeq	r0, r0, r0
     104:	b0000000 	andlt	r0, r0, r0
     108:	b0080007 	andlt	r0, r8, r7
     10c:	01080007 	tsteq	r8, r7
     110:	07b05000 	ldreq	r5, [r0, r0]!
     114:	07ba0800 	ldreq	r0, [sl, r0, lsl #16]!
     118:	000b0800 	andeq	r0, fp, r0, lsl #16
     11c:	715001f3 	ldrshvc	r0, [r0, #-19]	; 0xffffffed
     120:	01f32200 	mvnseq	r2, r0, lsl #4
     124:	ba9f1c51 	blt	fe7c7270 <__stack+0xde7af270>
     128:	be080007 	cdplt	0, 0, cr0, cr8, cr7, {0}
     12c:	0d080007 	stceq	0, cr0, [r8, #-28]	; 0xffffffe4
     130:	f3007100 	vrhadd.u8	d7, d0, d0
     134:	f3225001 	vhadd.u32	d5, d2, d1
     138:	341c5101 	ldrcc	r5, [ip], #-257	; 0xfffffeff
     13c:	07be9f1c 			; <UNDEFINED> instruction: 0x07be9f1c
     140:	07c60800 	strbeq	r0, [r6, r0, lsl #16]
     144:	000d0800 	andeq	r0, sp, r0, lsl #16
     148:	01f30071 	mvnseq	r0, r1, ror r0
     14c:	01f31c51 	mvnseq	r1, r1, asr ip
     150:	1c332250 	lfmne	f2, 4, [r3], #-320	; 0xfffffec0
     154:	0007c69f 	muleq	r7, pc, r6	; <UNPREDICTABLE>
     158:	0007ce08 	andeq	ip, r7, r8, lsl #28
     15c:	71000d08 	tstvc	r0, r8, lsl #26
     160:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     164:	5001f31c 	andpl	pc, r1, ip, lsl r3	; <UNPREDICTABLE>
     168:	9f1c3222 	svcls	0x001c3222
     16c:	080007ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, sl}
     170:	080007d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, sl}
     174:	01f3000c 	mvnseq	r0, ip
     178:	00712051 	rsbseq	r2, r1, r1, asr r0
     17c:	5001f322 	andpl	pc, r1, r2, lsr #6
     180:	07d69f22 	ldrbeq	r9, [r6, r2, lsr #30]
     184:	07e20800 	strbeq	r0, [r2, r0, lsl #16]!
     188:	000b0800 	andeq	r0, fp, r0, lsl #16
     18c:	715001f3 	ldrshvc	r0, [r0, #-19]	; 0xffffffed
     190:	01f32200 	mvnseq	r2, r0, lsl #4
     194:	009f1c51 	addseq	r1, pc, r1, asr ip	; <UNPREDICTABLE>
     198:	00000000 	andeq	r0, r0, r0
     19c:	03000000 	movweq	r0, #0
     1a0:	01010000 	mrseq	r0, (UNDEF: 1)
     1a4:	00000000 	andeq	r0, r0, r0
     1a8:	b0000000 	andlt	r0, r0, r0
     1ac:	ba080007 	blt	2001d0 <__flash_size+0x1801d0>
     1b0:	01080007 	tsteq	r8, r7
     1b4:	07ba5100 	ldreq	r5, [sl, r0, lsl #2]!
     1b8:	07be0800 	ldreq	r0, [lr, r0, lsl #16]!
     1bc:	00030800 	andeq	r0, r3, r0, lsl #16
     1c0:	be9f7c71 	mrclt	12, 4, r7, cr15, cr1, {3}
     1c4:	c6080007 	strgt	r0, [r8], -r7
     1c8:	03080007 	movweq	r0, #32775	; 0x8007
     1cc:	9f7d7100 	svcls	0x007d7100
     1d0:	080007c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, sl}
     1d4:	080007ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, sl}
     1d8:	7e710003 	cdpvc	0, 7, cr0, cr1, cr3, {0}
     1dc:	0007ce9f 	muleq	r7, pc, lr	; <UNPREDICTABLE>
     1e0:	0007d608 	andeq	sp, r7, r8, lsl #12
     1e4:	71000308 	tstvc	r0, r8, lsl #6
     1e8:	07d69f7f 			; <UNDEFINED> instruction: 0x07d69f7f
     1ec:	07e20800 	strbeq	r0, [r2, r0, lsl #16]!
     1f0:	00010800 	andeq	r0, r1, r0, lsl #16
     1f4:	00000051 	andeq	r0, r0, r1, asr r0
     1f8:	00000000 	andeq	r0, r0, r0
     1fc:	60000200 	andvs	r0, r0, r0, lsl #4
     200:	8008000c 	andhi	r0, r8, ip
     204:	0208000c 	andeq	r0, r8, #12
     208:	009f3000 	addseq	r3, pc, r0
     20c:	00000000 	andeq	r0, r0, r0
     210:	02000000 	andeq	r0, r0, #0
     214:	000c5800 	andeq	r5, ip, r0, lsl #16
     218:	000c6008 	andeq	r6, ip, r8
     21c:	0c000608 	stceq	6, cr0, [r0], {8}
     220:	04c4b400 	strbeq	fp, [r4], #1024	; 0x400
     224:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     238:	01000000 	mrseq	r0, (UNDEF: 0)
     23c:	00005000 	andeq	r5, r0, r0
     240:	00000000 	andeq	r0, r0, r0
     244:	00010000 	andeq	r0, r1, r0
     248:	00000055 	andeq	r0, r0, r5, asr r0
     24c:	00000000 	andeq	r0, r0, r0
     250:	f3000400 	vshl.u8	d0, d0, d0
     254:	009f5001 	addseq	r5, pc, r1
	...
     26c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     278:	00540001 	subseq	r0, r4, r1
     27c:	00000000 	andeq	r0, r0, r0
     280:	04000000 	streq	r0, [r0], #-0
     284:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     288:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     28c:	00000000 	andeq	r0, r0, r0
     290:	01010300 	mrseq	r0, SP_irq
     294:	01010101 	tsteq	r1, r1, lsl #2
     298:	02020101 	andeq	r0, r2, #1073741824	; 0x40000000
     29c:	000bf800 	andeq	pc, fp, r0, lsl #16
     2a0:	000c0808 	andeq	r0, ip, r8, lsl #16
     2a4:	30000208 	andcc	r0, r0, r8, lsl #4
     2a8:	000c089f 	muleq	ip, pc, r8	; <UNPREDICTABLE>
     2ac:	000c0c08 	andeq	r0, ip, r8, lsl #24
     2b0:	31000208 	tstcc	r0, r8, lsl #4
     2b4:	000c0c9f 	muleq	ip, pc, ip	; <UNPREDICTABLE>
     2b8:	000c1008 	andeq	r1, ip, r8
     2bc:	32000208 	andcc	r0, r0, #8, 4	; 0x80000000
     2c0:	000c109f 	muleq	ip, pc, r0	; <UNPREDICTABLE>
     2c4:	000c1408 	andeq	r1, ip, r8, lsl #8
     2c8:	33000208 	movwcc	r0, #520	; 0x208
     2cc:	000c149f 	muleq	ip, pc, r4	; <UNPREDICTABLE>
     2d0:	000c1408 	andeq	r1, ip, r8, lsl #8
     2d4:	34000208 	strcc	r0, [r0], #-520	; 0xfffffdf8
     2d8:	000c149f 	muleq	ip, pc, r4	; <UNPREDICTABLE>
     2dc:	000c5808 	andeq	r5, ip, r8, lsl #16
     2e0:	30000208 	andcc	r0, r0, r8, lsl #4
     2e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     2e8:	00000000 	andeq	r0, r0, r0
     2ec:	04040300 	streq	r0, [r4], #-768	; 0xfffffd00
     2f0:	01010000 	mrseq	r0, (UNDEF: 1)
     2f4:	000c1400 	andeq	r1, ip, r0, lsl #8
     2f8:	000c1408 	andeq	r1, ip, r8, lsl #8
     2fc:	30000208 	andcc	r0, r0, r8, lsl #4
     300:	000c149f 	muleq	ip, pc, r4	; <UNPREDICTABLE>
     304:	000c4008 	andeq	r4, ip, r8
     308:	50000108 	andpl	r0, r0, r8, lsl #2
     30c:	08000c40 	stmdaeq	r0, {r6, sl, fp}
     310:	08000c46 	stmdaeq	r0, {r1, r2, r6, sl, fp}
     314:	7f700003 	svcvc	0x00700003
     318:	000c469f 	muleq	ip, pc, r6	; <UNPREDICTABLE>
     31c:	000c5808 	andeq	r5, ip, r8, lsl #16
     320:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     32c:	00000004 	andeq	r0, r0, r4
     330:	00010100 	andeq	r0, r1, r0, lsl #2
     334:	08000c14 	stmdaeq	r0, {r2, r4, sl, fp}
     338:	08000c22 	stmdaeq	r0, {r1, r5, sl, fp}
     33c:	9f300002 	svcls	0x00300002
     340:	08000c22 	stmdaeq	r0, {r1, r5, sl, fp}
     344:	08000c34 	stmdaeq	r0, {r2, r4, r5, sl, fp}
     348:	34540001 	ldrbcc	r0, [r4], #-1
     34c:	3808000c 	stmdacc	r8, {r2, r3}
     350:	0308000c 	movweq	r0, #32780	; 0x800c
     354:	9f7f7400 	svcls	0x007f7400
     358:	08000c38 	stmdaeq	r0, {r3, r4, r5, sl, fp}
     35c:	08000c4a 	stmdaeq	r0, {r1, r3, r6, sl, fp}
     360:	00540001 	subseq	r0, r4, r1
     364:	00000000 	andeq	r0, r0, r0
     368:	03000000 	movweq	r0, #0
     36c:	b4000000 	strlt	r0, [r0], #-0
     370:	c208000b 	andgt	r0, r8, #11
     374:	0208000b 	andeq	r0, r8, #11
     378:	c89f3000 	ldmgt	pc, {ip, sp}	; <UNPREDICTABLE>
     37c:	f808000b 			; <UNDEFINED> instruction: 0xf808000b
     380:	0108000b 	tsteq	r8, fp
     384:	00005100 	andeq	r5, r0, r0, lsl #2
	...
     390:	0bc80000 	bleq	ff200398 <__stack+0xdf1e8398>
     394:	0bcc0800 	bleq	ff30239c <__stack+0xdf2ea39c>
     398:	00050800 	andeq	r0, r5, r0, lsl #16
     39c:	24330071 	ldrtcs	r0, [r3], #-113	; 0xffffff8f
     3a0:	000be09f 	muleq	fp, pc, r0	; <UNPREDICTABLE>
     3a4:	000bf808 	andeq	pc, fp, r8, lsl #16
     3a8:	71000508 	tstvc	r0, r8, lsl #10
     3ac:	9f243301 	svcls	0x00243301
	...
     3b8:	0bc80000 	bleq	ff2003c0 <__stack+0xdf1e83c0>
     3bc:	0bcc0800 	bleq	ff3023c4 <__stack+0xdf2ea3c4>
     3c0:	00020800 	andeq	r0, r2, r0, lsl #16
     3c4:	00009f30 	andeq	r9, r0, r0, lsr pc
	...
     3d0:	08000b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp}
     3d4:	08000b86 	stmdaeq	r0, {r1, r2, r7, r8, r9, fp}
     3d8:	50900002 	addspl	r0, r0, r2
	...
     3e4:	01010104 	tsteq	r1, r4, lsl #2
     3e8:	01010101 	tsteq	r1, r1, lsl #2
     3ec:	0a980001 	beq	fe6003f8 <__stack+0xde5e83f8>
     3f0:	0aae0800 	beq	feb823f8 <__stack+0xdeb6a3f8>
     3f4:	00020800 	andeq	r0, r2, r0, lsl #16
     3f8:	0aae9f30 	beq	feba80c0 <__stack+0xdeb900c0>
     3fc:	0ab60800 	beq	fed82404 <__stack+0xded6a404>
     400:	00020800 	andeq	r0, r2, r0, lsl #16
     404:	0ab69f31 	beq	feda80d0 <__stack+0xded900d0>
     408:	0abe0800 	beq	fef82410 <__stack+0xdef6a410>
     40c:	00020800 	andeq	r0, r2, r0, lsl #16
     410:	0abe9f32 	beq	fefa80e0 <__stack+0xdef900e0>
     414:	0ac60800 	beq	ff18241c <__stack+0xdf16a41c>
     418:	00020800 	andeq	r0, r2, r0, lsl #16
     41c:	0ac69f33 	beq	ff1a80f0 <__stack+0xdf1900f0>
     420:	0bb40800 	bleq	fed02428 <__stack+0xdecea428>
     424:	00020800 	andeq	r0, r2, r0, lsl #16
     428:	00009f34 	andeq	r9, r0, r4, lsr pc
	...
     434:	00010100 	andeq	r0, r1, r0, lsl #2
     438:	08000ad0 	stmdaeq	r0, {r4, r6, r7, r9, fp}
     43c:	08000ae8 	stmdaeq	r0, {r3, r5, r6, r7, r9, fp}
     440:	e8520001 	ldmda	r2, {r0}^
     444:	f008000a 			; <UNDEFINED> instruction: 0xf008000a
     448:	0308000a 	movweq	r0, #32778	; 0x800a
     44c:	9f7f7200 	svcls	0x007f7200
     450:	08000af0 	stmdaeq	r0, {r4, r5, r6, r7, r9, fp}
     454:	08000b04 	stmdaeq	r0, {r2, r8, r9, fp}
     458:	00520001 	subseq	r0, r2, r1
	...
     464:	04000000 	streq	r0, [r0], #-0
     468:	2208000b 	andcs	r0, r8, #11
     46c:	0108000b 	tsteq	r8, fp
     470:	0b8a5100 	bleq	fe294878 <__stack+0xde27c878>
     474:	0bb40800 	bleq	fed0247c <__stack+0xdecea47c>
     478:	00010800 	andeq	r0, r1, r0, lsl #16
     47c:	00000051 	andeq	r0, r0, r1, asr r0
	...
     488:	22000101 	andcs	r0, r0, #1073741824	; 0x40000000
     48c:	3008000b 	andcc	r0, r8, fp
     490:	0108000b 	tsteq	r8, fp
     494:	0b305100 	bleq	c1489c <__flash_size+0xb9489c>
     498:	0b3a0800 	bleq	e824a0 <__flash_size+0xe024a0>
     49c:	00030800 	andeq	r0, r3, r0, lsl #16
     4a0:	3a9f7f71 	bcc	fe7e026c <__stack+0xde7c826c>
     4a4:	4c08000b 	stcmi	0, cr0, [r8], {11}
     4a8:	0108000b 	tsteq	r8, fp
     4ac:	00005100 	andeq	r5, r0, r0, lsl #2
	...
     4b8:	00010100 	andeq	r0, r1, r0, lsl #2
     4bc:	08000b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp}
     4c0:	08000b74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, fp}
     4c4:	74540001 	ldrbvc	r0, [r4], #-1
     4c8:	7a08000b 	bvc	2004fc <__flash_size+0x1804fc>
     4cc:	0308000b 	movweq	r0, #32779	; 0x800b
     4d0:	9f7f7400 	svcls	0x007f7400
     4d4:	08000b7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, fp}
     4d8:	08000b8a 	stmdaeq	r0, {r1, r3, r7, r8, r9, fp}
     4dc:	00540001 	subseq	r0, r4, r1
     4e0:	00000000 	andeq	r0, r0, r0
     4e4:	02000000 	andeq	r0, r0, #0
     4e8:	00000000 	andeq	r0, r0, r0
     4ec:	b8000101 	stmdalt	r0, {r0, r8}
     4f0:	c6080009 	strgt	r0, [r8], -r9
     4f4:	02080009 	andeq	r0, r8, #9
     4f8:	c69f3000 	ldrgt	r3, [pc], r0
     4fc:	f0080009 			; <UNDEFINED> instruction: 0xf0080009
     500:	01080009 	tsteq	r8, r9
     504:	09f05400 	ldmibeq	r0!, {sl, ip, lr}^
     508:	0a040800 	beq	102510 <__flash_size+0x82510>
     50c:	00030800 	andeq	r0, r3, r0, lsl #16
     510:	049f7f74 	ldreq	r7, [pc], #3956	; 518 <__data_size+0x514>
     514:	1408000a 	strne	r0, [r8], #-10
     518:	0108000a 	tsteq	r8, sl
     51c:	00005400 	andeq	r5, r0, r0, lsl #8
	...
     52c:	080009cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, fp}
     530:	080009d0 	stmdaeq	r0, {r4, r6, r7, r8, fp}
     534:	d05c0001 	subsle	r0, ip, r1
     538:	f0080009 			; <UNDEFINED> instruction: 0xf0080009
     53c:	0c080009 	stceq	0, cr0, [r8], {9}
     540:	f7007400 			; <UNDEFINED> instruction: 0xf7007400
     544:	f7007725 			; <UNDEFINED> instruction: 0xf7007725
     548:	00f71b25 	rscseq	r1, r7, r5, lsr #22
     54c:	0009f09f 	muleq	r9, pc, r0	; <UNPREDICTABLE>
     550:	000a1408 	andeq	r1, sl, r8, lsl #8
     554:	74000c08 	strvc	r0, [r0], #-3080	; 0xfffff3f8
     558:	7725f77f 			; <UNDEFINED> instruction: 0x7725f77f
     55c:	1b25f700 	blne	97e164 <__flash_size+0x8fe164>
     560:	009f00f7 	ldrsheq	r0, [pc], r7
	...
     56c:	000a1400 	andeq	r1, sl, r0, lsl #8
     570:	000a9408 	andeq	r9, sl, r8, lsl #8
     574:	55000108 	strpl	r0, [r0, #-264]	; 0xfffffef8
	...
     580:	00000001 	andeq	r0, r0, r1
     584:	0a140000 	beq	50058c <__flash_size+0x48058c>
     588:	0a660800 	beq	1982590 <__flash_size+0x1902590>
     58c:	00070800 	andeq	r0, r7, r0, lsl #16
     590:	f40a0075 	vst4.16	{d0-d3}, [sl :256], r5
     594:	669f1b01 	ldrvs	r1, [pc], r1, lsl #22
     598:	7608000a 	strvc	r0, [r8], -sl
     59c:	0708000a 	streq	r0, [r8, -sl]
     5a0:	0a7f7500 	beq	1fdd9a8 <__flash_size+0x1f5d9a8>
     5a4:	9f1b01f4 	svcls	0x001b01f4
     5a8:	08000a76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r9, fp}
     5ac:	08000a94 	stmdaeq	r0, {r2, r4, r7, r9, fp}
     5b0:	00750007 	rsbseq	r0, r5, r7
     5b4:	1b01f40a 	blne	7d5e4 <__sram_size+0x655e4>
     5b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     5c4:	00093a01 	andeq	r3, r9, r1, lsl #20
     5c8:	00095408 	andeq	r5, r9, r8, lsl #8
     5cc:	34000508 	strcc	r0, [r0], #-1288	; 0xfffffaf8
     5d0:	9f1c0070 	svcls	0x001c0070
     5d4:	08000954 	stmdaeq	r0, {r2, r4, r6, r8, fp}
     5d8:	08000958 	stmdaeq	r0, {r3, r4, r6, r8, fp}
     5dc:	70330005 	eorsvc	r0, r3, r5
     5e0:	009f1c00 	addseq	r1, pc, r0, lsl #24
	...
     5f0:	00000101 	andeq	r0, r0, r1, lsl #2
     5f4:	00091600 	andeq	r1, r9, r0, lsl #12
     5f8:	00091e08 	andeq	r1, r9, r8, lsl #28
     5fc:	30000208 	andcc	r0, r0, r8, lsl #4
     600:	00091e9f 	muleq	r9, pc, lr	; <UNPREDICTABLE>
     604:	00092408 	andeq	r2, r9, r8, lsl #8
     608:	75000c08 	strvc	r0, [r0, #-3080]	; 0xfffff3f8
     60c:	1c007300 	stcne	3, cr7, [r0], {-0}
     610:	000df003 	andeq	pc, sp, r3
     614:	249f1c08 	ldrcs	r1, [pc], #3080	; 61c <__data_size+0x618>
     618:	2c080009 	stccs	0, cr0, [r8], {9}
     61c:	0d080009 	stceq	0, cr0, [r8, #-36]	; 0xffffffdc
     620:	20007300 	andcs	r7, r0, r0, lsl #6
     624:	03220075 			; <UNDEFINED> instruction: 0x03220075
     628:	08000df0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl, fp}
     62c:	092c9f1c 	stmdbeq	ip!, {r2, r3, r4, r8, r9, sl, fp, ip, pc}
     630:	09300800 	ldmdbeq	r0!, {fp}
     634:	000c0800 	andeq	r0, ip, r0, lsl #16
     638:	00730075 	rsbseq	r0, r3, r5, ror r0
     63c:	0df0031c 	ldcleq	3, cr0, [r0, #112]!	; 0x70
     640:	9f1c0800 	svcls	0x001c0800
     644:	08000930 	stmdaeq	r0, {r4, r5, r8, fp}
     648:	0800093a 	stmdaeq	r0, {r1, r3, r4, r5, r8, fp}
     64c:	0075000c 	rsbseq	r0, r5, ip
     650:	031c0073 	tsteq	ip, #115	; 0x73
     654:	08000dec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, fp}
     658:	00009f1c 	andeq	r9, r0, ip, lsl pc
     65c:	00000000 	andeq	r0, r0, r0
     660:	00050000 	andeq	r0, r5, r0
     664:	08000904 	stmdaeq	r0, {r2, r8, fp}
     668:	08000914 	stmdaeq	r0, {r2, r4, r8, fp}
     66c:	9f300002 	svcls	0x00300002
	...
     678:	01000000 	mrseq	r0, (UNDEF: 0)
     67c:	08d80001 	ldmeq	r8, {r0}^
     680:	08ea0800 	stmiaeq	sl!, {fp}^
     684:	00010800 	andeq	r0, r1, r0, lsl #16
     688:	0008ea53 	andeq	lr, r8, r3, asr sl
     68c:	0008f608 	andeq	pc, r8, r8, lsl #12
     690:	73000308 	movwvc	r0, #776	; 0x308
     694:	08f69f7f 	ldmeq	r6!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, pc}^
     698:	09040800 	stmdbeq	r4, {fp}
     69c:	00010800 	andeq	r0, r1, r0, lsl #16
     6a0:	00000053 	andeq	r0, r0, r3, asr r0
	...
     6ac:	01010000 	mrseq	r0, (UNDEF: 1)
     6b0:	0008b000 	andeq	fp, r8, r0
     6b4:	0008b808 	andeq	fp, r8, r8, lsl #16
     6b8:	30000208 	andcc	r0, r0, r8, lsl #4
     6bc:	0008b89f 	muleq	r8, pc, r8	; <UNPREDICTABLE>
     6c0:	0008be08 	andeq	fp, r8, r8, lsl #28
     6c4:	51000108 	tstpl	r0, r8, lsl #2
     6c8:	080008be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, fp}
     6cc:	080008c2 	stmdaeq	r0, {r1, r6, r7, fp}
     6d0:	7f710003 	svcvc	0x00710003
     6d4:	0008c29f 	muleq	r8, pc, r2	; <UNPREDICTABLE>
     6d8:	0008d808 	andeq	sp, r8, r8, lsl #16
     6dc:	51000108 	tstpl	r0, r8, lsl #2
	...
     6e8:	089c0005 	ldmeq	ip, {r0, r2}
     6ec:	08ac0800 	stmiaeq	ip!, {fp}
     6f0:	00020800 	andeq	r0, r2, r0, lsl #16
     6f4:	00009f30 	andeq	r9, r0, r0, lsr pc
     6f8:	00000000 	andeq	r0, r0, r0
     6fc:	00010000 	andeq	r0, r1, r0
     700:	08d80000 	ldmeq	r8, {}^	; <UNPREDICTABLE>
     704:	08ea0800 	stmiaeq	sl!, {fp}^
     708:	00070800 	andeq	r0, r7, r0, lsl #16
     70c:	f40a0073 	vst4.16	{d0-d3}, [sl :256], r3
     710:	ea9f1b01 	b	fe7c731c <__stack+0xde7af31c>
     714:	04080008 	streq	r0, [r8], #-8
     718:	07080009 	streq	r0, [r8, -r9]
     71c:	0a7f7300 	beq	1fdd324 <__flash_size+0x1f5d324>
     720:	9f1b01f4 	svcls	0x001b01f4
	...
     72c:	00000003 	andeq	r0, r0, r3
     730:	00010100 	andeq	r0, r1, r0, lsl #2
     734:	0800086c 	stmdaeq	r0, {r2, r3, r5, r6, fp}
     738:	08000878 	stmdaeq	r0, {r3, r4, r5, r6, fp}
     73c:	9f300002 	svcls	0x00300002
     740:	08000878 	stmdaeq	r0, {r3, r4, r5, r6, fp}
     744:	08000884 	stmdaeq	r0, {r2, r7, fp}
     748:	84530001 	ldrbhi	r0, [r3], #-1
     74c:	8e080008 	cdphi	0, 0, cr0, cr8, cr8, {0}
     750:	03080008 	movweq	r0, #32776	; 0x8008
     754:	9f7f7300 	svcls	0x007f7300
     758:	0800088e 	stmdaeq	r0, {r1, r2, r3, r7, fp}
     75c:	0800089c 	stmdaeq	r0, {r2, r3, r4, r7, fp}
     760:	00530001 	subseq	r0, r3, r1
     764:	00000000 	andeq	r0, r0, r0
     768:	01000000 	mrseq	r0, (UNDEF: 0)
     76c:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
     770:	84080008 	strhi	r0, [r8], #-8
     774:	07080008 	streq	r0, [r8, -r8]
     778:	0a007300 	beq	1d380 <__sram_size+0x5380>
     77c:	9f1b01f4 	svcls	0x001b01f4
     780:	08000884 	stmdaeq	r0, {r2, r7, fp}
     784:	0800089c 	stmdaeq	r0, {r2, r3, r4, r7, fp}
     788:	7f730007 	svcvc	0x00730007
     78c:	1b01f40a 	blne	7d7bc <__sram_size+0x657bc>
     790:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     794:	00000000 	andeq	r0, r0, r0
     798:	00000300 	andeq	r0, r0, r0, lsl #6
     79c:	00080400 	andeq	r0, r8, r0, lsl #8
     7a0:	00081408 	andeq	r1, r8, r8, lsl #8
     7a4:	30000208 	andcc	r0, r0, r8, lsl #4
     7a8:	0008149f 	muleq	r8, pc, r4	; <UNPREDICTABLE>
     7ac:	00086008 	andeq	r6, r8, r8
     7b0:	55000108 	strpl	r0, [r0, #-264]	; 0xfffffef8
	...
     7c0:	08000814 	stmdaeq	r0, {r2, r4, fp}
     7c4:	08000818 	stmdaeq	r0, {r3, r4, fp}
     7c8:	9f300002 	svcls	0x00300002
     7cc:	08000818 	stmdaeq	r0, {r3, r4, fp}
     7d0:	0800086c 	stmdaeq	r0, {r2, r3, r5, r6, fp}
     7d4:	00530001 	subseq	r0, r3, r1
	...
     7e4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     7e8:	2a080008 	bcs	200810 <__flash_size+0x180810>
     7ec:	01080008 	tsteq	r8, r8
     7f0:	082e5200 	stmdaeq	lr!, {r9, ip, lr}
     7f4:	08420800 	stmdaeq	r2, {fp}^
     7f8:	00010800 	andeq	r0, r1, r0, lsl #16
     7fc:	00084252 	andeq	r4, r8, r2, asr r2
     800:	00084e08 	andeq	r4, r8, r8, lsl #28
     804:	30000208 	andcc	r0, r0, r8, lsl #4
     808:	00084e9f 	muleq	r8, pc, lr	; <UNPREDICTABLE>
     80c:	00086c08 	andeq	r6, r8, r8, lsl #24
     810:	52000108 	andpl	r0, r0, #8, 2
	...
     81c:	01000000 	mrseq	r0, (UNDEF: 0)
     820:	00000001 	andeq	r0, r0, r1
     824:	08180000 	ldmdaeq	r8, {}	; <UNPREDICTABLE>
     828:	08260800 	stmdaeq	r6!, {fp}
     82c:	00010800 	andeq	r0, r1, r0, lsl #16
     830:	00082651 	andeq	r2, r8, r1, asr r6
     834:	00082e08 	andeq	r2, r8, r8, lsl #28
     838:	71000308 	tstvc	r0, r8, lsl #6
     83c:	082e9f7f 	stmdaeq	lr!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, pc}
     840:	08420800 	stmdaeq	r2, {fp}^
     844:	00010800 	andeq	r0, r1, r0, lsl #16
     848:	00084251 	andeq	r4, r8, r1, asr r2
     84c:	00084e08 	andeq	r4, r8, r8, lsl #28
     850:	30000208 	andcc	r0, r0, r8, lsl #4
     854:	00084e9f 	muleq	r8, pc, lr	; <UNPREDICTABLE>
     858:	00086c08 	andeq	r6, r8, r8, lsl #24
     85c:	51000108 	tstpl	r0, r8, lsl #2
	...
     874:	00500001 	subseq	r0, r0, r1
     878:	00000000 	andeq	r0, r0, r0
     87c:	04000000 	streq	r0, [r0], #-0
     880:	5001f300 	andpl	pc, r1, r0, lsl #6
     884:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     888:	00000000 	andeq	r0, r0, r0
     88c:	00000200 	andeq	r0, r0, r0, lsl #4
     890:	01010000 	mrseq	r0, (UNDEF: 1)
	...
     89c:	30000200 	andcc	r0, r0, r0, lsl #4
     8a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     8a4:	00000000 	andeq	r0, r0, r0
     8a8:	70000900 	andvc	r0, r0, r0, lsl #18
     8ac:	5001f300 	andpl	pc, r1, r0, lsl #6
     8b0:	9f01231c 	svcls	0x0001231c
	...
     8bc:	00700007 	rsbseq	r0, r0, r7
     8c0:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
     8c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     8c8:	00000000 	andeq	r0, r0, r0
     8cc:	70000900 	andvc	r0, r0, r0, lsl #18
     8d0:	5001f300 	andpl	pc, r1, r0, lsl #6
     8d4:	9f01231c 	svcls	0x0001231c
	...
     8ec:	00500001 	subseq	r0, r0, r1
     8f0:	00000000 	andeq	r0, r0, r0
     8f4:	04000000 	streq	r0, [r0], #-0
     8f8:	5001f300 	andpl	pc, r1, r0, lsl #6
     8fc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     918:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     924:	01f30004 	mvnseq	r0, r4
     928:	00009f50 	andeq	r9, r0, r0, asr pc
     92c:	00000000 	andeq	r0, r0, r0
     930:	00010000 	andeq	r0, r1, r0
     934:	00000050 	andeq	r0, r0, r0, asr r0
     938:	00000000 	andeq	r0, r0, r0
     93c:	f3000400 	vshl.u8	d0, d0, d0
     940:	009f5001 	addseq	r5, pc, r1
     944:	00000000 	andeq	r0, r0, r0
     948:	01000000 	mrseq	r0, (UNDEF: 0)
     94c:	00005000 	andeq	r5, r0, r0
     950:	00000000 	andeq	r0, r0, r0
     954:	00040000 	andeq	r0, r4, r0
     958:	9f5001f3 	svcls	0x005001f3
	...
     978:	00510001 	subseq	r0, r1, r1
     97c:	00000000 	andeq	r0, r0, r0
     980:	04000000 	streq	r0, [r0], #-0
     984:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     988:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     98c:	00000000 	andeq	r0, r0, r0
     990:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     99c:	01f30004 	mvnseq	r0, r4
     9a0:	00009f51 	andeq	r9, r0, r1, asr pc
     9a4:	00000000 	andeq	r0, r0, r0
     9a8:	00010000 	andeq	r0, r1, r0
     9ac:	00000051 	andeq	r0, r0, r1, asr r0
     9b0:	00000000 	andeq	r0, r0, r0
     9b4:	f3000400 	vshl.u8	d0, d0, d0
     9b8:	009f5101 	addseq	r5, pc, r1, lsl #2
     9bc:	00000000 	andeq	r0, r0, r0
     9c0:	02000000 	andeq	r0, r0, #0
     9c4:	01010000 	mrseq	r0, (UNDEF: 1)
	...
     9d4:	02000000 	andeq	r0, r0, #0
     9d8:	009f3000 	addseq	r3, pc, r0
     9dc:	00000000 	andeq	r0, r0, r0
     9e0:	02000000 	andeq	r0, r0, #0
     9e4:	009f3000 	addseq	r3, pc, r0
     9e8:	00000000 	andeq	r0, r0, r0
     9ec:	01000000 	mrseq	r0, (UNDEF: 0)
     9f0:	00005000 	andeq	r5, r0, r0
     9f4:	00000000 	andeq	r0, r0, r0
     9f8:	00010000 	andeq	r0, r1, r0
     9fc:	00000050 	andeq	r0, r0, r0, asr r0
     a00:	00000000 	andeq	r0, r0, r0
     a04:	30000200 	andcc	r0, r0, r0, lsl #4
     a08:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     a0c:	00000000 	andeq	r0, r0, r0
     a10:	30000200 	andcc	r0, r0, r0, lsl #4
     a14:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     a24:	01000000 	mrseq	r0, (UNDEF: 0)
     a28:	00005400 	andeq	r5, r0, r0, lsl #8
     a2c:	00000000 	andeq	r0, r0, r0
     a30:	00010000 	andeq	r0, r1, r0
	...
     a3c:	00710002 	rsbseq	r0, r1, r2
	...
     a48:	00000003 	andeq	r0, r0, r3
     a4c:	00000000 	andeq	r0, r0, r0
     a50:	00020000 	andeq	r0, r2, r0
     a54:	00009f33 	andeq	r9, r0, r3, lsr pc
     a58:	00000000 	andeq	r0, r0, r0
     a5c:	00010000 	andeq	r0, r1, r0
	...
     a68:	04710002 	ldrbteq	r0, [r1], #-2
	...
     a74:	00000002 	andeq	r0, r0, r2
	...
     a80:	08710002 	ldmdaeq	r1!, {r1}^
	...
     a8c:	00510001 	subseq	r0, r1, r1
     a90:	00000000 	andeq	r0, r0, r0
     a94:	02000000 	andeq	r0, r0, #0
     a98:	00000001 	andeq	r0, r0, r1
     a9c:	00000000 	andeq	r0, r0, r0
     aa0:	01000000 	mrseq	r0, (UNDEF: 0)
     aa4:	00005400 	andeq	r5, r0, r0, lsl #8
     aa8:	00000000 	andeq	r0, r0, r0
     aac:	00010000 	andeq	r0, r1, r0
     ab0:	00000054 	andeq	r0, r0, r4, asr r0
     ab4:	00000000 	andeq	r0, r0, r0
     ab8:	00000400 	andeq	r0, r0, r0, lsl #8
     abc:	00000001 	andeq	r0, r0, r1
     ac0:	00000000 	andeq	r0, r0, r0
     ac4:	02000000 	andeq	r0, r0, #0
     ac8:	009f3000 	addseq	r3, pc, r0
     acc:	00000000 	andeq	r0, r0, r0
     ad0:	01000000 	mrseq	r0, (UNDEF: 0)
     ad4:	00005000 	andeq	r5, r0, r0
     ad8:	00000000 	andeq	r0, r0, r0
     adc:	00020000 	andeq	r0, r2, r0
     ae0:	00009f30 	andeq	r9, r0, r0, lsr pc
     ae4:	00000000 	andeq	r0, r0, r0
     ae8:	00050000 	andeq	r0, r5, r0
	...
     af4:	00020000 	andeq	r0, r2, r0
     af8:	00009f30 	andeq	r9, r0, r0, lsr pc
     afc:	00000000 	andeq	r0, r0, r0
     b00:	00020000 	andeq	r0, r2, r0
     b04:	00009f30 	andeq	r9, r0, r0, lsr pc
     b08:	00000000 	andeq	r0, r0, r0
     b0c:	00010000 	andeq	r0, r1, r0
	...
     b18:	00010000 	andeq	r0, r1, r0
     b1c:	00000054 	andeq	r0, r0, r4, asr r0
     b20:	00000000 	andeq	r0, r0, r0
     b24:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     b30:	00000003 	andeq	r0, r0, r3
	...
     b3c:	9f300002 	svcls	0x00300002
	...
     b48:	9f300002 	svcls	0x00300002
	...
     b54:	00000004 	andeq	r0, r0, r4
	...
     b60:	9f300002 	svcls	0x00300002
	...
     b6c:	9f300002 	svcls	0x00300002
	...
     b78:	00000001 	andeq	r0, r0, r1
     b7c:	00000000 	andeq	r0, r0, r0
     b80:	00010000 	andeq	r0, r1, r0
     b84:	00000054 	andeq	r0, r0, r4, asr r0
     b88:	00000000 	andeq	r0, r0, r0
     b8c:	00000200 	andeq	r0, r0, r0, lsl #4
	...
     b9c:	30000200 	andcc	r0, r0, r0, lsl #4
     ba0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     ba4:	00000000 	andeq	r0, r0, r0
     ba8:	71000900 	tstvc	r0, r0, lsl #18
     bac:	24454000 	strbcs	r4, [r5], #-0
     bb0:	9f2e301a 	svcls	0x002e301a
	...
     bbc:	00710005 	rsbseq	r0, r1, r5
     bc0:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
     bc4:	00000000 	andeq	r0, r0, r0
     bc8:	01000000 	mrseq	r0, (UNDEF: 0)
     bcc:	00005000 	andeq	r5, r0, r0
	...
     be0:	00010000 	andeq	r0, r1, r0
     be4:	00000050 	andeq	r0, r0, r0, asr r0
     be8:	00000000 	andeq	r0, r0, r0
     bec:	f3000400 	vshl.u8	d0, d0, d0
     bf0:	009f5001 	addseq	r5, pc, r1
	...
     bfc:	00000202 	andeq	r0, r0, r2, lsl #4
	...
     c08:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     c14:	00700013 	rsbseq	r0, r0, r3, lsl r0
     c18:	087125f7 	ldmdaeq	r1!, {r0, r1, r2, r4, r5, r6, r7, r8, sl, sp}^
     c1c:	23254906 			; <UNDEFINED> instruction: 0x23254906
     c20:	f7243101 			; <UNDEFINED> instruction: 0xf7243101
     c24:	00f71b25 	rscseq	r1, r7, r5, lsr #22
     c28:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     c2c:	00000000 	andeq	r0, r0, r0
     c30:	71002400 	tstvc	r0, r0, lsl #8
     c34:	7f080604 	svcvc	0x00080604
     c38:	5001f31a 	andpl	pc, r1, sl, lsl r3	; <UNPREDICTABLE>
     c3c:	007225f7 	ldrshteq	r2, [r2], #-87	; 0xffffffa9
     c40:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
     c44:	25f71e00 	ldrbcs	r1, [r7, #3584]!	; 0xe00
     c48:	49060871 	stmdbmi	r6, {r0, r4, r5, r6, fp}
     c4c:	31012325 	tstcc	r1, r5, lsr #6
     c50:	1b25f724 	blne	97e8e8 <__flash_size+0x8fe8e8>
     c54:	009f00f7 	ldrsheq	r0, [pc], r7
	...
     c70:	01000000 	mrseq	r0, (UNDEF: 0)
     c74:	00005000 	andeq	r5, r0, r0
     c78:	00000000 	andeq	r0, r0, r0
     c7c:	00010000 	andeq	r0, r1, r0
     c80:	00000055 	andeq	r0, r0, r5, asr r0
     c84:	00000000 	andeq	r0, r0, r0
     c88:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     c94:	01f30004 	mvnseq	r0, r4
     c98:	00009f50 	andeq	r9, r0, r0, asr pc
     c9c:	00000000 	andeq	r0, r0, r0
     ca0:	00010000 	andeq	r0, r1, r0
     ca4:	00000055 	andeq	r0, r0, r5, asr r0
     ca8:	00000000 	andeq	r0, r0, r0
     cac:	f3000400 	vshl.u8	d0, d0, d0
     cb0:	009f5001 	addseq	r5, pc, r1
	...
     ccc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     cd8:	00540001 	subseq	r0, r4, r1
     cdc:	00000000 	andeq	r0, r0, r0
     ce0:	04000000 	streq	r0, [r0], #-0
     ce4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     ce8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     cec:	00000000 	andeq	r0, r0, r0
     cf0:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     cfc:	01f30004 	mvnseq	r0, r4
     d00:	00009f51 	andeq	r9, r0, r1, asr pc
	...
     d1c:	00520001 	subseq	r0, r2, r1
     d20:	00000000 	andeq	r0, r0, r0
     d24:	01000000 	mrseq	r0, (UNDEF: 0)
     d28:	00005600 	andeq	r5, r0, r0, lsl #12
     d2c:	00000000 	andeq	r0, r0, r0
     d30:	00040000 	andeq	r0, r4, r0
     d34:	9f5201f3 	svcls	0x005201f3
	...
     d40:	00560001 	subseq	r0, r6, r1
     d44:	00000000 	andeq	r0, r0, r0
     d48:	04000000 	streq	r0, [r0], #-0
     d4c:	5201f300 	andpl	pc, r1, #0, 6
     d50:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     d6c:	53000100 	movwpl	r0, #256	; 0x100
	...
     d78:	00570001 	subseq	r0, r7, r1
     d7c:	00000000 	andeq	r0, r0, r0
     d80:	01000000 	mrseq	r0, (UNDEF: 0)
     d84:	00005100 	andeq	r5, r0, r0, lsl #2
     d88:	00000000 	andeq	r0, r0, r0
     d8c:	00040000 	andeq	r0, r4, r0
     d90:	9f5301f3 	svcls	0x005301f3
	...
     d9c:	00570001 	subseq	r0, r7, r1
     da0:	00000000 	andeq	r0, r0, r0
     da4:	04000000 	streq	r0, [r0], #-0
     da8:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
     dac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     dbc:	01000000 	mrseq	r0, (UNDEF: 0)
     dc0:	00005000 	andeq	r5, r0, r0
     dc4:	00000000 	andeq	r0, r0, r0
     dc8:	00010000 	andeq	r0, r1, r0
	...
     dd4:	08760002 	ldmdaeq	r6!, {r1}^
	...
     de0:	00000001 	andeq	r0, r0, r1
     de4:	00000000 	andeq	r0, r0, r0
     de8:	00020000 	andeq	r0, r2, r0
     dec:	00000476 	andeq	r0, r0, r6, ror r4
     df0:	00000000 	andeq	r0, r0, r0
     df4:	00010000 	andeq	r0, r1, r0
	...
     e00:	00760002 	rsbseq	r0, r6, r2
	...
     e0c:	00000001 	andeq	r0, r0, r1
     e10:	00000000 	andeq	r0, r0, r0
     e14:	00020000 	andeq	r0, r2, r0
     e18:	00009f33 	andeq	r9, r0, r3, lsr pc
	...
     e34:	00500001 	subseq	r0, r0, r1
     e38:	00000000 	andeq	r0, r0, r0
     e3c:	01000000 	mrseq	r0, (UNDEF: 0)
     e40:	00005400 	andeq	r5, r0, r0, lsl #8
     e44:	00000000 	andeq	r0, r0, r0
     e48:	00040000 	andeq	r0, r4, r0
     e4c:	9f5001f3 	svcls	0x005001f3
	...
     e58:	00540001 	subseq	r0, r4, r1
     e5c:	00000000 	andeq	r0, r0, r0
     e60:	04000000 	streq	r0, [r0], #-0
     e64:	5001f300 	andpl	pc, r1, r0, lsl #6
     e68:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     e84:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     e90:	00550001 	subseq	r0, r5, r1
     e94:	00000000 	andeq	r0, r0, r0
     e98:	01000000 	mrseq	r0, (UNDEF: 0)
     e9c:	00005100 	andeq	r5, r0, r0, lsl #2
     ea0:	00000000 	andeq	r0, r0, r0
     ea4:	00040000 	andeq	r0, r4, r0
     ea8:	9f5101f3 	svcls	0x005101f3
	...
     eb4:	00550001 	subseq	r0, r5, r1
     eb8:	00000000 	andeq	r0, r0, r0
     ebc:	04000000 	streq	r0, [r0], #-0
     ec0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     ec4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     ed4:	01000000 	mrseq	r0, (UNDEF: 0)
     ed8:	00005000 	andeq	r5, r0, r0
     edc:	00000000 	andeq	r0, r0, r0
     ee0:	00010000 	andeq	r0, r1, r0
	...
     eec:	08740002 	ldmdaeq	r4!, {r1}^
	...
     ef8:	00000001 	andeq	r0, r0, r1
     efc:	00000000 	andeq	r0, r0, r0
     f00:	00020000 	andeq	r0, r2, r0
     f04:	00000474 	andeq	r0, r0, r4, ror r4
     f08:	00000000 	andeq	r0, r0, r0
     f0c:	00010000 	andeq	r0, r1, r0
	...
     f18:	00740002 	rsbseq	r0, r4, r2
	...
     f24:	00000001 	andeq	r0, r0, r1
     f28:	00000000 	andeq	r0, r0, r0
     f2c:	00020000 	andeq	r0, r2, r0
     f30:	00009f32 	andeq	r9, r0, r2, lsr pc
	...
     f4c:	00010000 	andeq	r0, r1, r0
     f50:	00000050 	andeq	r0, r0, r0, asr r0
     f54:	00000000 	andeq	r0, r0, r0
     f58:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
     f64:	00510001 	subseq	r0, r1, r1
     f68:	00000000 	andeq	r0, r0, r0
     f6c:	01000000 	mrseq	r0, (UNDEF: 0)
     f70:	00005600 	andeq	r5, r0, r0, lsl #12
     f74:	00000000 	andeq	r0, r0, r0
     f78:	00040000 	andeq	r0, r4, r0
     f7c:	9f5001f3 	svcls	0x005001f3
	...
     f88:	00560001 	subseq	r0, r6, r1
	...
     fa4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     fb0:	00550001 	subseq	r0, r5, r1
     fb4:	00000000 	andeq	r0, r0, r0
     fb8:	01000000 	mrseq	r0, (UNDEF: 0)
     fbc:	00005100 	andeq	r5, r0, r0, lsl #2
     fc0:	00000000 	andeq	r0, r0, r0
     fc4:	00040000 	andeq	r0, r4, r0
     fc8:	9f5101f3 	svcls	0x005101f3
	...
     fd4:	00550001 	subseq	r0, r5, r1
     fd8:	00000000 	andeq	r0, r0, r0
     fdc:	02000000 	andeq	r0, r0, #0
	...
     fec:	30000200 	andcc	r0, r0, r0, lsl #4
     ff0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     ff4:	00000000 	andeq	r0, r0, r0
     ff8:	30000200 	andcc	r0, r0, r0, lsl #4
     ffc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1000:	00000000 	andeq	r0, r0, r0
    1004:	30000200 	andcc	r0, r0, r0, lsl #4
    1008:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1018:	01000000 	mrseq	r0, (UNDEF: 0)
    101c:	00005000 	andeq	r5, r0, r0
	...
    1034:	00530001 	subseq	r0, r3, r1
    1038:	00000000 	andeq	r0, r0, r0
    103c:	01000000 	mrseq	r0, (UNDEF: 0)
    1040:	00005300 	andeq	r5, r0, r0, lsl #6
    1044:	00000000 	andeq	r0, r0, r0
    1048:	00010000 	andeq	r0, r1, r0
    104c:	00000053 	andeq	r0, r0, r3, asr r0
    1050:	00000000 	andeq	r0, r0, r0
    1054:	00000100 	andeq	r0, r0, r0, lsl #2
	...
    1060:	71000200 	mrsvc	r0, R8_usr
    1064:	00000008 	andeq	r0, r0, r8
    1068:	00000000 	andeq	r0, r0, r0
    106c:	76000200 	strvc	r0, [r0], -r0, lsl #4
    1070:	00000008 	andeq	r0, r0, r8
    1074:	00000000 	andeq	r0, r0, r0
    1078:	00000100 	andeq	r0, r0, r0, lsl #2
	...
    1084:	71000200 	mrsvc	r0, R8_usr
    1088:	00000004 	andeq	r0, r0, r4
    108c:	00000000 	andeq	r0, r0, r0
    1090:	76000200 	strvc	r0, [r0], -r0, lsl #4
    1094:	00000004 	andeq	r0, r0, r4
    1098:	00000000 	andeq	r0, r0, r0
    109c:	00000100 	andeq	r0, r0, r0, lsl #2
	...
    10a8:	71000200 	mrsvc	r0, R8_usr
	...
    10b4:	76000200 	strvc	r0, [r0], -r0, lsl #4
	...
    10c0:	00000100 	andeq	r0, r0, r0, lsl #2
    10c4:	00000000 	andeq	r0, r0, r0
    10c8:	02000000 	andeq	r0, r0, #0
    10cc:	009f3100 	addseq	r3, pc, r0, lsl #2
	...
    10e0:	01000000 	mrseq	r0, (UNDEF: 0)
    10e4:	00005000 	andeq	r5, r0, r0
    10e8:	00000000 	andeq	r0, r0, r0
    10ec:	00030000 	andeq	r0, r3, r0
    10f0:	009f7f71 	addseq	r7, pc, r1, ror pc	; <UNPREDICTABLE>
    10f4:	00000000 	andeq	r0, r0, r0
    10f8:	01000000 	mrseq	r0, (UNDEF: 0)
	...
    1104:	01000000 	mrseq	r0, (UNDEF: 0)
    1108:	00005000 	andeq	r5, r0, r0
    110c:	00000000 	andeq	r0, r0, r0
    1110:	00010000 	andeq	r0, r1, r0
    1114:	00000050 	andeq	r0, r0, r0, asr r0
	...
    1128:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1134:	01f30004 	mvnseq	r0, r4
    1138:	00009f50 	andeq	r9, r0, r0, asr pc
    113c:	00000000 	andeq	r0, r0, r0
    1140:	00030000 	andeq	r0, r3, r0
	...
    114c:	e80a0004 	stmda	sl, {r2}
    1150:	00009f03 	andeq	r9, r0, r3, lsl #30
    1154:	00000000 	andeq	r0, r0, r0
    1158:	00020000 	andeq	r0, r2, r0
	...
    1164:	00010000 	andeq	r0, r1, r0
    1168:	00000050 	andeq	r0, r0, r0, asr r0
    116c:	00000000 	andeq	r0, r0, r0
    1170:	f3000400 	vshl.u8	d0, d0, d0
    1174:	009f5001 	addseq	r5, pc, r1
    1178:	00000000 	andeq	r0, r0, r0
    117c:	02000000 	andeq	r0, r0, #0
	...
    118c:	30000200 	andcc	r0, r0, r0, lsl #4
    1190:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1194:	00000000 	andeq	r0, r0, r0
    1198:	73001200 	movwvc	r1, #512	; 0x200
    119c:	3f253400 	svccc	0x00253400
    11a0:	0000031a 	andeq	r0, r0, sl, lsl r3
    11a4:	94220000 	strtls	r0, [r2], #-0
    11a8:	1aff0801 	bne	fffc31b4 <__stack+0xdffab1b4>
    11ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    11b0:	00000000 	andeq	r0, r0, r0
    11b4:	30000200 	andcc	r0, r0, r0, lsl #4
    11b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    11bc:	00000000 	andeq	r0, r0, r0
    11c0:	00000200 	andeq	r0, r0, r0, lsl #4
	...
    11d0:	02000000 	andeq	r0, r0, #0
    11d4:	009f3000 	addseq	r3, pc, r0
    11d8:	00000000 	andeq	r0, r0, r0
    11dc:	01000000 	mrseq	r0, (UNDEF: 0)
    11e0:	00005300 	andeq	r5, r0, r0, lsl #6
    11e4:	00000000 	andeq	r0, r0, r0
    11e8:	00010000 	andeq	r0, r1, r0
    11ec:	00000050 	andeq	r0, r0, r0, asr r0
    11f0:	00000000 	andeq	r0, r0, r0
    11f4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1200:	00500001 	subseq	r0, r0, r1
    1204:	00000000 	andeq	r0, r0, r0
    1208:	02000000 	andeq	r0, r0, #0
	...
    1220:	30000200 	andcc	r0, r0, r0, lsl #4
    1224:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1228:	00000000 	andeq	r0, r0, r0
    122c:	30000200 	andcc	r0, r0, r0, lsl #4
    1230:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1234:	00000000 	andeq	r0, r0, r0
    1238:	53000100 	movwpl	r0, #256	; 0x100
	...
    1244:	9f300002 	svcls	0x00300002
	...
    1250:	00530001 	subseq	r0, r3, r1
    1254:	00000000 	andeq	r0, r0, r0
    1258:	0b000000 	bleq	1260 <__data_size+0x125c>
    125c:	38007100 	stmdacc	r0, {r8, ip, sp, lr}
    1260:	1a7f0825 	bne	1fc32fc <__flash_size+0x1f432fc>
    1264:	9f1e0073 	svcls	0x001e0073
	...
    1270:	9f300002 	svcls	0x00300002
	...
    127c:	00000002 	andeq	r0, r0, r2
	...
    128c:	9f320002 	svcls	0x00320002
	...
    1298:	9f320002 	svcls	0x00320002
	...
    12a4:	0070000b 	rsbseq	r0, r0, fp
    12a8:	1a332549 	bne	cca7d4 <__flash_size+0xc4a7d4>
    12ac:	24310123 	ldrtcs	r0, [r1], #-291	; 0xfffffedd
    12b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    12b4:	00000000 	andeq	r0, r0, r0
    12b8:	32000200 	andcc	r0, r0, #0, 4
    12bc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    12c0:	00000000 	andeq	r0, r0, r0
    12c4:	00000200 	andeq	r0, r0, r0, lsl #4
	...
    12d4:	02000000 	andeq	r0, r0, #0
    12d8:	009f3000 	addseq	r3, pc, r0
    12dc:	00000000 	andeq	r0, r0, r0
    12e0:	02000000 	andeq	r0, r0, #0
    12e4:	009f3000 	addseq	r3, pc, r0
    12e8:	00000000 	andeq	r0, r0, r0
    12ec:	01000000 	mrseq	r0, (UNDEF: 0)
    12f0:	00005100 	andeq	r5, r0, r0, lsl #2
    12f4:	00000000 	andeq	r0, r0, r0
    12f8:	00010000 	andeq	r0, r1, r0
    12fc:	00000051 	andeq	r0, r0, r1, asr r0
    1300:	00000000 	andeq	r0, r0, r0
    1304:	30000200 	andcc	r0, r0, r0, lsl #4
    1308:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    130c:	00000000 	andeq	r0, r0, r0
    1310:	00000200 	andeq	r0, r0, r0, lsl #4
	...
    1324:	32000200 	andcc	r0, r0, #0, 4
    1328:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    132c:	00000000 	andeq	r0, r0, r0
    1330:	32000200 	andcc	r0, r0, #0, 4
    1334:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1338:	00000000 	andeq	r0, r0, r0
    133c:	53000100 	movwpl	r0, #256	; 0x100
	...
    1348:	00530001 	subseq	r0, r3, r1
    134c:	00000000 	andeq	r0, r0, r0
    1350:	01000000 	mrseq	r0, (UNDEF: 0)
    1354:	00005300 	andeq	r5, r0, r0, lsl #6
    1358:	00000000 	andeq	r0, r0, r0
    135c:	00020000 	andeq	r0, r2, r0
    1360:	00009f32 	andeq	r9, r0, r2, lsr pc
	...
    1380:	00010000 	andeq	r0, r1, r0
    1384:	00000050 	andeq	r0, r0, r0, asr r0
    1388:	00000000 	andeq	r0, r0, r0
    138c:	f3000400 	vshl.u8	d0, d0, d0
    1390:	009f5001 	addseq	r5, pc, r1
    1394:	00000000 	andeq	r0, r0, r0
    1398:	01000000 	mrseq	r0, (UNDEF: 0)
    139c:	00005000 	andeq	r5, r0, r0
    13a0:	00000000 	andeq	r0, r0, r0
    13a4:	00040000 	andeq	r0, r4, r0
    13a8:	9f5001f3 	svcls	0x005001f3
	...
    13b4:	00500001 	subseq	r0, r0, r1
    13b8:	00000000 	andeq	r0, r0, r0
    13bc:	04000000 	streq	r0, [r0], #-0
    13c0:	5001f300 	andpl	pc, r1, r0, lsl #6
    13c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    13c8:	00000000 	andeq	r0, r0, r0
    13cc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    13d8:	01f30004 	mvnseq	r0, r4
    13dc:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    13f0:	00730008 	rsbseq	r0, r3, r8
    13f4:	00701a37 	rsbseq	r1, r0, r7, lsr sl
    13f8:	00009f2e 	andeq	r9, r0, lr, lsr #30
	...
    140c:	00500001 	subseq	r0, r0, r1
    1410:	00000000 	andeq	r0, r0, r0
    1414:	01000000 	mrseq	r0, (UNDEF: 0)
	...
    1420:	50000100 	andpl	r0, r0, r0, lsl #2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
  if((RCC->CR & RCC_CR_MSIRGSEL) == RESET)
   0:	0000002c 	andeq	r0, r0, ip, lsr #32
   4:	00000002 	andeq	r0, r0, r2
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	080007b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl}
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
  14:	00000032 	andeq	r0, r0, r2, lsr r0
{
  18:	080007e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl}
  msirange = MSIRangeTable[msirange];
  1c:	00000016 	andeq	r0, r0, r6, lsl r0
  switch (RCC->CFGR & RCC_CFGR_SWS)
  20:	0800ec80 	stmdaeq	r0, {r7, sl, fp, sp, lr, pc}
  24:	00000060 	andeq	r0, r0, r0, rrx
	...
  30:	00000014 	andeq	r0, r0, r4, lsl r0
      SystemCoreClock = pllvco/pllr;
  34:	02770002 	rsbseq	r0, r7, #2
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
  38:	00040000 	andeq	r0, r4, r0
	...
      SystemCoreClock = HSE_VALUE;
  48:	0000001c 	andeq	r0, r0, ip, lsl r0
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
  4c:	03760002 	cmneq	r6, #2
  50:	00040000 	andeq	r0, r4, r0
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
  54:	00000000 	andeq	r0, r0, r0
  58:	08000800 	stmdaeq	r0, {fp}
  5c:	00000002 	andeq	r0, r0, r2
	...
          break;
  68:	000000dc 	ldrdeq	r0, [r0], -ip
          pllvco = (HSE_VALUE / pllm);
  6c:	03ae0002 			; <UNDEFINED> instruction: 0x03ae0002
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
  70:	00040000 	andeq	r0, r4, r0
	...
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
  7c:	00000020 	andeq	r0, r0, r0, lsr #32
  80:	00000000 	andeq	r0, r0, r0
      SystemCoreClock = pllvco/pllr;
  84:	00000028 	andeq	r0, r0, r8, lsr #32
          pllvco = (HSE_VALUE / pllm);
  88:	00000000 	andeq	r0, r0, r0
      SystemCoreClock = msirange;
  8c:	00000084 	andeq	r0, r0, r4, lsl #1
      break;
  90:	00000000 	andeq	r0, r0, r0
  94:	000000a0 	andeq	r0, r0, r0, lsr #1
  98:	00000000 	andeq	r0, r0, r0
  9c:	0000004c 	andeq	r0, r0, ip, asr #32
  a0:	00000000 	andeq	r0, r0, r0
  a4:	000000a8 	andeq	r0, r0, r8, lsr #1
  a8:	00000000 	andeq	r0, r0, r0
  ac:	0000001a 	andeq	r0, r0, sl, lsl r0
  b0:	00000000 	andeq	r0, r0, r0
  b4:	00000028 	andeq	r0, r0, r8, lsr #32
  b8:	00000000 	andeq	r0, r0, r0
  bc:	0000000c 	andeq	r0, r0, ip
  c0:	00000000 	andeq	r0, r0, r0
  c4:	000000a4 	andeq	r0, r0, r4, lsr #1
  c8:	00000000 	andeq	r0, r0, r0
  cc:	00000060 	andeq	r0, r0, r0, rrx
  d0:	00000000 	andeq	r0, r0, r0
  d4:	00000070 	andeq	r0, r0, r0, ror r0
  d8:	00000000 	andeq	r0, r0, r0
  dc:	00000040 	andeq	r0, r0, r0, asr #32
  e0:	00000000 	andeq	r0, r0, r0
  e4:	00000014 	andeq	r0, r0, r4, lsl r0
  e8:	00000000 	andeq	r0, r0, r0
  ec:	0000001c 	andeq	r0, r0, ip, lsl r0
  f0:	08000804 	stmdaeq	r0, {r2, fp}
  f4:	00000068 	andeq	r0, r0, r8, rrx
  f8:	0800086c 	stmdaeq	r0, {r2, r3, r5, r6, fp}
  fc:	00000030 	andeq	r0, r0, r0, lsr r0
 100:	0800089c 	stmdaeq	r0, {r2, r3, r4, r7, fp}
 104:	00000068 	andeq	r0, r0, r8, rrx
 108:	08000904 	stmdaeq	r0, {r2, r8, fp}
 10c:	00000064 	andeq	r0, r0, r4, rrx
 110:	08000968 	stmdaeq	r0, {r3, r5, r6, r8, fp}
 114:	0000012c 	andeq	r0, r0, ip, lsr #2
 118:	08000a98 	stmdaeq	r0, {r3, r4, r7, r9, fp}
 11c:	0000011c 	andeq	r0, r0, ip, lsl r1
 120:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
 124:	00000044 	andeq	r0, r0, r4, asr #32
 128:	08000bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp}
 12c:	00000060 	andeq	r0, r0, r0, rrx
 130:	00000000 	andeq	r0, r0, r0
 134:	00000098 	muleq	r0, r8, r0
 138:	08000c58 	stmdaeq	r0, {r3, r4, r6, sl, fp}
 13c:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
  if((RCC->CR & RCC_CR_MSIRGSEL) == RESET)
   0:	0800ec9c 	stmdaeq	r0, {r2, r3, r4, r7, sl, fp, sp, lr, pc}
   4:	0800eca4 	stmdaeq	r0, {r2, r5, r7, sl, fp, sp, lr, pc}
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
   8:	0800ecb0 	stmdaeq	r0, {r4, r5, r7, sl, fp, sp, lr, pc}
   c:	0800ece0 	stmdaeq	r0, {r5, r6, r7, sl, fp, sp, lr, pc}
	...
{
  18:	0800ec9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, sl, fp, sp, lr, pc}
  msirange = MSIRangeTable[msirange];
  1c:	0800eca4 	stmdaeq	r0, {r2, r5, r7, sl, fp, sp, lr, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
  20:	0800ecb0 	stmdaeq	r0, {r4, r5, r7, sl, fp, sp, lr, pc}
  24:	0800ece0 	stmdaeq	r0, {r5, r6, r7, sl, fp, sp, lr, pc}
	...
  30:	080007b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl}
      SystemCoreClock = pllvco/pllr;
  34:	080007e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, r9, sl}
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
  38:	080007e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl}
  3c:	080007fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl}
  SystemCoreClock >>= tmp;
  40:	0800ec80 	stmdaeq	r0, {r7, sl, fp, sp, lr, pc}
  44:	0800ece0 	stmdaeq	r0, {r5, r6, r7, sl, fp, sp, lr, pc}
	...
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
  50:	08000800 	stmdaeq	r0, {fp}
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
  54:	08000802 	stmdaeq	r0, {r1, fp}
	...
      switch (pllsource)
  60:	00000001 	andeq	r0, r0, r1
          pllvco = (msirange / pllm);
  64:	00000001 	andeq	r0, r0, r1
          break;
  68:	00000001 	andeq	r0, r0, r1
          pllvco = (HSE_VALUE / pllm);
  6c:	00000001 	andeq	r0, r0, r1
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
  70:	00000001 	andeq	r0, r0, r1
  74:	00000001 	andeq	r0, r0, r1
	...
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
  80:	00000001 	andeq	r0, r0, r1
      SystemCoreClock = pllvco/pllr;
  84:	00000001 	andeq	r0, r0, r1
          pllvco = (HSE_VALUE / pllm);
  88:	00000001 	andeq	r0, r0, r1
      SystemCoreClock = msirange;
  8c:	00000001 	andeq	r0, r0, r1
	...
      break;
  98:	00000001 	andeq	r0, r0, r1
  9c:	00000001 	andeq	r0, r0, r1
  a0:	00000001 	andeq	r0, r0, r1
  a4:	00000001 	andeq	r0, r0, r1
	...
  b0:	00000001 	andeq	r0, r0, r1
  b4:	00000001 	andeq	r0, r0, r1
  b8:	00000001 	andeq	r0, r0, r1
  bc:	00000001 	andeq	r0, r0, r1
	...
  c8:	00000001 	andeq	r0, r0, r1
  cc:	00000001 	andeq	r0, r0, r1
  d0:	00000001 	andeq	r0, r0, r1
  d4:	00000001 	andeq	r0, r0, r1
	...
  e0:	00000001 	andeq	r0, r0, r1
  e4:	00000001 	andeq	r0, r0, r1
  e8:	00000001 	andeq	r0, r0, r1
  ec:	00000001 	andeq	r0, r0, r1
	...
  f8:	00000001 	andeq	r0, r0, r1
  fc:	00000001 	andeq	r0, r0, r1
 100:	00000001 	andeq	r0, r0, r1
 104:	00000001 	andeq	r0, r0, r1
	...
 110:	00000001 	andeq	r0, r0, r1
 114:	00000001 	andeq	r0, r0, r1
 118:	00000001 	andeq	r0, r0, r1
 11c:	00000001 	andeq	r0, r0, r1
	...
 128:	00000001 	andeq	r0, r0, r1
 12c:	00000001 	andeq	r0, r0, r1
 130:	00000001 	andeq	r0, r0, r1
 134:	00000001 	andeq	r0, r0, r1
	...
 140:	08000804 	stmdaeq	r0, {r2, fp}
 144:	08000804 	stmdaeq	r0, {r2, fp}
 148:	0800080c 	stmdaeq	r0, {r2, r3, fp}
 14c:	08000844 	stmdaeq	r0, {r2, r6, fp}
 150:	08000846 	stmdaeq	r0, {r1, r2, r6, fp}
 154:	0800085c 	stmdaeq	r0, {r2, r3, r4, r6, fp}
	...
 160:	0800080c 	stmdaeq	r0, {r2, r3, fp}
 164:	0800080e 	stmdaeq	r0, {r1, r2, r3, fp}
 168:	08000810 	stmdaeq	r0, {r4, fp}
 16c:	08000844 	stmdaeq	r0, {r2, r6, fp}
 170:	08000846 	stmdaeq	r0, {r1, r2, r6, fp}
 174:	0800084e 	stmdaeq	r0, {r1, r2, r3, r6, fp}
	...
 180:	0800080c 	stmdaeq	r0, {r2, r3, fp}
 184:	0800080e 	stmdaeq	r0, {r1, r2, r3, fp}
 188:	08000810 	stmdaeq	r0, {r4, fp}
 18c:	08000814 	stmdaeq	r0, {r2, r4, fp}
 190:	08000818 	stmdaeq	r0, {r3, r4, fp}
 194:	0800083a 	stmdaeq	r0, {r1, r3, r4, r5, fp}
 198:	08000842 	stmdaeq	r0, {r1, r6, fp}
 19c:	08000844 	stmdaeq	r0, {r2, r6, fp}
 1a0:	08000846 	stmdaeq	r0, {r1, r2, r6, fp}
 1a4:	0800084e 	stmdaeq	r0, {r1, r2, r3, r6, fp}
	...
 1b0:	0800080c 	stmdaeq	r0, {r2, r3, fp}
 1b4:	0800080e 	stmdaeq	r0, {r1, r2, r3, fp}
 1b8:	08000810 	stmdaeq	r0, {r4, fp}
 1bc:	08000814 	stmdaeq	r0, {r2, r4, fp}
 1c0:	08000818 	stmdaeq	r0, {r3, r4, fp}
 1c4:	08000830 	stmdaeq	r0, {r4, r5, fp}
 1c8:	08000842 	stmdaeq	r0, {r1, r6, fp}
 1cc:	08000844 	stmdaeq	r0, {r2, r6, fp}
 1d0:	08000848 	stmdaeq	r0, {r3, r6, fp}
 1d4:	0800084e 	stmdaeq	r0, {r1, r2, r3, r6, fp}
	...
 1e0:	0800086c 	stmdaeq	r0, {r2, r3, r5, r6, fp}
 1e4:	0800086c 	stmdaeq	r0, {r2, r3, r5, r6, fp}
 1e8:	08000870 	stmdaeq	r0, {r4, r5, r6, fp}
 1ec:	08000890 	stmdaeq	r0, {r4, r7, fp}
	...
 1f8:	08000870 	stmdaeq	r0, {r4, r5, r6, fp}
 1fc:	08000872 	stmdaeq	r0, {r1, r4, r5, r6, fp}
 200:	08000874 	stmdaeq	r0, {r2, r4, r5, r6, fp}
 204:	08000882 	stmdaeq	r0, {r1, r7, fp}
 208:	08000884 	stmdaeq	r0, {r2, r7, fp}
 20c:	08000886 	stmdaeq	r0, {r1, r2, r7, fp}
 210:	0800088a 	stmdaeq	r0, {r1, r3, r7, fp}
 214:	0800088e 	stmdaeq	r0, {r1, r2, r3, r7, fp}
	...
 220:	0800089c 	stmdaeq	r0, {r2, r3, r4, r7, fp}
 224:	0800089c 	stmdaeq	r0, {r2, r3, r4, r7, fp}
 228:	080008a0 	stmdaeq	r0, {r5, r7, fp}
 22c:	080008b0 	stmdaeq	r0, {r4, r5, r7, fp}
	...
 238:	080008d4 	stmdaeq	r0, {r2, r4, r6, r7, fp}
 23c:	080008e8 	stmdaeq	r0, {r3, r5, r6, r7, fp}
 240:	080008ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, fp}
 244:	080008ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, fp}
 248:	080008f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, fp}
 24c:	080008f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, fp}
	...
 258:	08000904 	stmdaeq	r0, {r2, r8, fp}
 25c:	08000904 	stmdaeq	r0, {r2, r8, fp}
 260:	08000908 	stmdaeq	r0, {r3, r8, fp}
 264:	08000916 	stmdaeq	r0, {r1, r2, r4, r8, fp}
	...
 270:	080009b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, fp}
 274:	080009bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, fp}
 278:	080009c0 	stmdaeq	r0, {r6, r7, r8, fp}
 27c:	08000a06 	stmdaeq	r0, {r1, r2, r9, fp}
	...
 288:	080009c2 	stmdaeq	r0, {r1, r6, r7, r8, fp}
 28c:	080009ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, fp}
 290:	080009f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, fp}
 294:	080009f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, fp}
 298:	080009fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, fp}
 29c:	08000a04 	stmdaeq	r0, {r2, r9, fp}
	...
 2a8:	08000a06 	stmdaeq	r0, {r1, r2, r9, fp}
 2ac:	08000a70 	stmdaeq	r0, {r4, r5, r6, r9, fp}
 2b0:	08000a76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r9, fp}
 2b4:	08000a94 	stmdaeq	r0, {r2, r4, r7, r9, fp}
	...
 2c0:	08000a08 	stmdaeq	r0, {r3, r9, fp}
 2c4:	08000a64 	stmdaeq	r0, {r2, r5, r6, r9, fp}
 2c8:	08000a76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r9, fp}
 2cc:	08000a94 	stmdaeq	r0, {r2, r4, r7, r9, fp}
	...
 2d8:	08000a98 	stmdaeq	r0, {r3, r4, r7, r9, fp}
 2dc:	08000a98 	stmdaeq	r0, {r3, r4, r7, r9, fp}
 2e0:	08000a9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, fp}
 2e4:	08000a9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, fp}
 2e8:	08000aa0 	stmdaeq	r0, {r5, r7, r9, fp}
 2ec:	08000aa2 	stmdaeq	r0, {r1, r5, r7, r9, fp}
 2f0:	08000aa8 	stmdaeq	r0, {r3, r5, r7, r9, fp}
 2f4:	08000ac2 	stmdaeq	r0, {r1, r6, r7, r9, fp}
 2f8:	08000ac4 	stmdaeq	r0, {r2, r6, r7, r9, fp}
 2fc:	08000aca 	stmdaeq	r0, {r1, r3, r6, r7, r9, fp}
	...
 308:	08000a9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, fp}
 30c:	08000aa0 	stmdaeq	r0, {r5, r7, r9, fp}
 310:	08000ac2 	stmdaeq	r0, {r1, r6, r7, r9, fp}
 314:	08000ac4 	stmdaeq	r0, {r2, r6, r7, r9, fp}
 318:	08000aca 	stmdaeq	r0, {r1, r3, r6, r7, r9, fp}
 31c:	08000af4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, fp}
 320:	08000af6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, fp}
 324:	08000af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp}
	...
 330:	08000af4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, fp}
 334:	08000af6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, fp}
 338:	08000af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp}
 33c:	08000b20 	stmdaeq	r0, {r5, r8, r9, fp}
 340:	08000b8a 	stmdaeq	r0, {r1, r3, r7, r8, r9, fp}
 344:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
	...
 350:	08000b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp}
 354:	08000b42 	stmdaeq	r0, {r1, r6, r8, r9, fp}
 358:	08000b46 	stmdaeq	r0, {r1, r2, r6, r8, r9, fp}
 35c:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
 360:	08000b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp}
 364:	08000b7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp}
	...
 370:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
 374:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
 378:	08000bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp}
 37c:	08000bde 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, fp}
	...
 388:	08000c58 	stmdaeq	r0, {r3, r4, r6, sl, fp}
 38c:	08000c58 	stmdaeq	r0, {r3, r4, r6, sl, fp}
 390:	08000c5a 	stmdaeq	r0, {r1, r3, r4, r6, sl, fp}
 394:	08000c60 	stmdaeq	r0, {r5, r6, sl, fp}
	...
 3a0:	00000001 	andeq	r0, r0, r1
 3a4:	00000001 	andeq	r0, r0, r1
 3a8:	00000001 	andeq	r0, r0, r1
 3ac:	00000001 	andeq	r0, r0, r1
 3b0:	00000001 	andeq	r0, r0, r1
 3b4:	00000001 	andeq	r0, r0, r1
 3b8:	00000001 	andeq	r0, r0, r1
 3bc:	00000001 	andeq	r0, r0, r1
 3c0:	00000001 	andeq	r0, r0, r1
 3c4:	00000001 	andeq	r0, r0, r1
 3c8:	00000001 	andeq	r0, r0, r1
 3cc:	00000001 	andeq	r0, r0, r1
 3d0:	00000001 	andeq	r0, r0, r1
 3d4:	00000001 	andeq	r0, r0, r1
 3d8:	00000001 	andeq	r0, r0, r1
 3dc:	00000001 	andeq	r0, r0, r1
 3e0:	00000001 	andeq	r0, r0, r1
 3e4:	00000001 	andeq	r0, r0, r1
 3e8:	00000001 	andeq	r0, r0, r1
 3ec:	00000001 	andeq	r0, r0, r1
 3f0:	00000001 	andeq	r0, r0, r1
 3f4:	00000001 	andeq	r0, r0, r1
 3f8:	00000001 	andeq	r0, r0, r1
 3fc:	00000001 	andeq	r0, r0, r1
 400:	00000001 	andeq	r0, r0, r1
 404:	00000001 	andeq	r0, r0, r1
 408:	00000001 	andeq	r0, r0, r1
 40c:	00000001 	andeq	r0, r0, r1
 410:	00000001 	andeq	r0, r0, r1
 414:	00000001 	andeq	r0, r0, r1
 418:	08000804 	stmdaeq	r0, {r2, fp}
 41c:	0800086c 	stmdaeq	r0, {r2, r3, r5, r6, fp}
 420:	0800086c 	stmdaeq	r0, {r2, r3, r5, r6, fp}
 424:	0800089c 	stmdaeq	r0, {r2, r3, r4, r7, fp}
 428:	0800089c 	stmdaeq	r0, {r2, r3, r4, r7, fp}
 42c:	08000904 	stmdaeq	r0, {r2, r8, fp}
 430:	08000904 	stmdaeq	r0, {r2, r8, fp}
 434:	08000968 	stmdaeq	r0, {r3, r5, r6, r8, fp}
 438:	08000968 	stmdaeq	r0, {r3, r5, r6, r8, fp}
 43c:	08000a94 	stmdaeq	r0, {r2, r4, r7, r9, fp}
 440:	08000a98 	stmdaeq	r0, {r3, r4, r7, r9, fp}
 444:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
 448:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
 44c:	08000bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp}
 450:	08000bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp}
 454:	08000c58 	stmdaeq	r0, {r3, r4, r6, sl, fp}
 458:	00000001 	andeq	r0, r0, r1
 45c:	00000001 	andeq	r0, r0, r1
 460:	08000c58 	stmdaeq	r0, {r3, r4, r6, sl, fp}
 464:	08000c8c 	stmdaeq	r0, {r2, r3, r7, sl, fp}
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
  if((RCC->CR & RCC_CR_MSIRGSEL) == RESET)
       0:	00000251 	andeq	r0, r0, r1, asr r2
       4:	01460003 	cmpeq	r6, r3
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
      14:	01000000 	mrseq	r0, (UNDEF: 0)
{
      18:	2f010000 	svccs	0x00010000
  msirange = MSIRangeTable[msirange];
      1c:	2f727375 	svccs	0x00727375
  switch (RCC->CFGR & RCC_CFGR_SWS)
      20:	2f62696c 	svccs	0x0062696c
      24:	2f636367 	svccs	0x00636367
      28:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
      2c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
      30:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
      SystemCoreClock = pllvco/pllr;
      34:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
      38:	30312d69 	eorscc	r2, r1, r9, ror #26
      3c:	3230322d 	eorscc	r3, r0, #-805306366	; 0xd0000002
  SystemCoreClock >>= tmp;
      40:	34712d30 	ldrbtcc	r2, [r1], #-3376	; 0xfffff2d0
      44:	6a616d2d 	bvs	185b500 <__flash_size+0x17db500>
      SystemCoreClock = HSE_VALUE;
      48:	612f726f 			; <UNDEFINED> instruction: 0x612f726f
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
      4c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
      50:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
      54:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
      58:	636e692f 	cmnvs	lr, #770048	; 0xbc000
      5c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
      switch (pllsource)
      60:	63616d2f 	cmnvs	r1, #3008	; 0xbc0
          pllvco = (msirange / pllm);
      64:	656e6968 	strbvs	r6, [lr, #-2408]!	; 0xfffff698
          break;
      68:	73752f00 	cmnvc	r5, #0, 30
          pllvco = (HSE_VALUE / pllm);
      6c:	696c2f72 	stmdbvs	ip!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
      70:	63672f62 	cmnvs	r7, #392	; 0x188
      74:	63672f63 	cmnvs	r7, #396	; 0x18c
      78:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
      7c:	6f6e2d6d 	svcvs	0x006e2d6d
      80:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
      SystemCoreClock = pllvco/pllr;
      84:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
          pllvco = (HSE_VALUE / pllm);
      88:	322d3031 	eorcc	r3, sp, #49	; 0x31
      SystemCoreClock = msirange;
      8c:	2d303230 	lfmcs	f3, 4, [r0, #-192]!	; 0xffffff40
      break;
      90:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
      94:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
      98:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
      9c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
      a0:	61652d65 	cmnvs	r5, r5, ror #26
      a4:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
      a8:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
      ac:	732f6564 			; <UNDEFINED> instruction: 0x732f6564
      b0:	2f007379 	svccs	0x00007379
      b4:	2f727375 	svccs	0x00727375
      b8:	2f62696c 	svccs	0x0062696c
      bc:	2f636367 	svccs	0x00636367
      c0:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
      c4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
      c8:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
      cc:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
      d0:	30312d69 	eorscc	r2, r1, r9, ror #26
      d4:	3230322d 	eorscc	r3, r0, #-805306366	; 0xd0000002
      d8:	34712d30 	ldrbtcc	r2, [r1], #-3376	; 0xfffff2d0
      dc:	6a616d2d 	bvs	185b598 <__flash_size+0x17db598>
      e0:	6c2f726f 	sfmvs	f7, 4, [pc], #-444	; ffffff2c <__stack+0xdffe7f2c>
      e4:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
      e8:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
      ec:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
      f0:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
      f4:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
      f8:	2e30312f 	rsfcssp	f3, f0, #10.0
      fc:	2f312e32 	svccs	0x00312e32
     100:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
     104:	00656475 	rsbeq	r6, r5, r5, ror r4
     108:	61747300 	cmnvs	r4, r0, lsl #6
     10c:	70757472 	rsbsvc	r7, r5, r2, ror r4
     110:	0000632e 	andeq	r6, r0, lr, lsr #6
     114:	645f0000 	ldrbvs	r0, [pc], #-0	; 11c <__data_size+0x118>
     118:	75616665 	strbvc	r6, [r1, #-1637]!	; 0xfffff99b
     11c:	745f746c 	ldrbvc	r7, [pc], #-1132	; 124 <__data_size+0x120>
     120:	73657079 	cmnvc	r5, #121	; 0x79
     124:	0100682e 	tsteq	r0, lr, lsr #16
     128:	735f0000 	cmpvc	pc, #0
     12c:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
     130:	00682e74 	rsbeq	r2, r8, r4, ror lr
     134:	73000002 	movwvc	r0, #2
     138:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
     13c:	00682e66 	rsbeq	r2, r8, r6, ror #28
     140:	6c000003 	stcvs	0, cr0, [r0], {3}
     144:	656b6e69 	strbvs	r6, [fp, #-3689]!	; 0xfffff197
     148:	00682e72 	rsbeq	r2, r8, r2, ror lr
     14c:	00000000 	andeq	r0, r0, r0
     150:	05000105 	streq	r0, [r0, #-261]	; 0xfffffefb
     154:	0007b002 	andeq	fp, r7, r2
     158:	01140308 	tsteq	r4, r8, lsl #6
     15c:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
     160:	05050117 	streq	r0, [r5, #-279]	; 0xfffffee9
     164:	000c0515 	andeq	r0, ip, r5, lsl r5
     168:	01010402 	tsteq	r1, r2, lsl #8
     16c:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
     170:	01060104 	tsteq	r6, r4, lsl #2
     174:	01040200 	mrseq	r0, R12_usr
     178:	03010558 	movweq	r0, #5464	; 0x1558
     17c:	09052009 	stmdbeq	r5, {r0, r3, sp}
     180:	02040200 	andeq	r0, r4, #0, 4
     184:	20780306 	rsbscs	r0, r8, r6, lsl #6
     188:	02001005 	andeq	r1, r0, #5
     18c:	01060204 	tsteq	r6, r4, lsl #4
     190:	02000e05 	andeq	r0, r0, #5, 28	; 0x50
     194:	052e0204 	streq	r0, [lr, #-516]!	; 0xfffffdfc
     198:	0402001d 	streq	r0, [r2], #-29	; 0xffffffe3
     19c:	1b052e02 	blne	14b9ac <__flash_size+0xcb9ac>
     1a0:	02040200 	andeq	r0, r4, #0, 4
     1a4:	002a052e 	eoreq	r0, sl, lr, lsr #10
     1a8:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
     1ac:	02002805 	andeq	r2, r0, #327680	; 0x50000
     1b0:	052e0204 	streq	r0, [lr, #-516]!	; 0xfffffdfc
     1b4:	04020037 	streq	r0, [r2], #-55	; 0xffffffc9
     1b8:	35052e02 	strcc	r2, [r5, #-3586]	; 0xfffff1fe
     1bc:	02040200 	andeq	r0, r4, #0, 4
     1c0:	0017052e 	andseq	r0, r7, lr, lsr #10
     1c4:	06020402 	streq	r0, [r2], -r2, lsl #8
     1c8:	001c052d 	andseq	r0, ip, sp, lsr #10
     1cc:	06020402 	streq	r0, [r2], -r2, lsl #8
     1d0:	04020001 	streq	r0, [r2], #-1
     1d4:	01022002 	tsteq	r2, r2
     1d8:	05010100 	streq	r0, [r1, #-256]	; 0xffffff00
     1dc:	02050001 	andeq	r0, r5, #1
     1e0:	080007e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl}
     1e4:	05013703 	streq	r3, [r1, #-1795]	; 0xfffff8fd
     1e8:	01051303 	tsteq	r5, r3, lsl #6
     1ec:	0402a606 	streq	sl, [r2], #-1542	; 0xfffff9fa
     1f0:	05010100 	streq	r0, [r1, #-256]	; 0xffffff00
     1f4:	02050001 	andeq	r0, r5, #1
     1f8:	0800ec80 	stmdaeq	r0, {r7, sl, fp, sp, lr, pc}
     1fc:	0100c603 	tsteq	r0, r3, lsl #12
     200:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
     204:	05100601 	ldreq	r0, [r0, #-1537]	; 0xfffff9ff
     208:	77062205 	strvc	r2, [r6, -r5, lsl #4]
     20c:	055b0205 	ldrbeq	r0, [fp, #-517]	; 0xfffffdfb
     210:	2057030d 	subscs	r0, r7, sp, lsl #6
     214:	0e050106 	adfeqs	f0, f5, f6
     218:	060c0527 	streq	r0, [ip], -r7, lsr #10
     21c:	0605051f 			; <UNDEFINED> instruction: 0x0605051f
     220:	24062001 	strcs	r2, [r6], #-1
     224:	02050106 	andeq	r0, r5, #-2147483647	; 0x80000001
     228:	01210306 			; <UNDEFINED> instruction: 0x01210306
     22c:	06010530 			; <UNDEFINED> instruction: 0x06010530
     230:	2d020513 	cfstr32cs	mvfx0, [r2, #-76]	; 0xffffffb4
     234:	03060905 	movweq	r0, #26885	; 0x6905
     238:	0e052e5a 	mcreq	14, 0, r2, cr5, cr10, {2}
     23c:	18050106 	stmdane	r5, {r1, r2, r8}
     240:	2e22052e 	cfsh64cs	mvdx0, mvdx2, #30
     244:	052e2c05 	streq	r2, [lr, #-3077]!	; 0xfffff3fb
     248:	052d0617 	streq	r0, [sp, #-1559]!	; 0xfffff9e9
     24c:	2001061c 	andcs	r0, r1, ip, lsl r6
     250:	01000f02 	tsteq	r0, r2, lsl #30
     254:	0000f801 	andeq	pc, r0, r1, lsl #16
     258:	f2000300 	vcgt.s8	d0, d0, d0
     25c:	02000000 	andeq	r0, r0, #0
     260:	0d0efb01 	vstreq	d15, [lr, #-4]
     264:	01010100 	mrseq	r0, (UNDEF: 17)
     268:	00000001 	andeq	r0, r0, r1
     26c:	01000001 	tsteq	r0, r1
     270:	7273752f 	rsbsvc	r7, r3, #197132288	; 0xbc00000
     274:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
     278:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
     27c:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
     280:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
     284:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     288:	61652d65 	cmnvs	r5, r5, ror #26
     28c:	312d6962 			; <UNDEFINED> instruction: 0x312d6962
     290:	30322d30 	eorscc	r2, r2, r0, lsr sp
     294:	712d3032 			; <UNDEFINED> instruction: 0x712d3032
     298:	616d2d34 	cmnvs	sp, r4, lsr sp
     29c:	2f726f6a 	svccs	0x00726f6a
     2a0:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     2a4:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     2a8:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     2ac:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
     2b0:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     2b4:	616d2f65 	cmnvs	sp, r5, ror #30
     2b8:	6e696863 	cdpvs	8, 6, cr6, cr9, cr3, {3}
     2bc:	752f0065 	strvc	r0, [pc, #-101]!	; 25f <__data_size+0x25b>
     2c0:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fc <__data_size+0xf8>
     2c4:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
     2c8:	672f6363 	strvs	r6, [pc, -r3, ror #6]!
     2cc:	612d6363 			; <UNDEFINED> instruction: 0x612d6363
     2d0:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     2d4:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     2d8:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     2dc:	2d30312d 	ldfcss	f3, [r0, #-180]!	; 0xffffff4c
     2e0:	30323032 	eorscc	r3, r2, r2, lsr r0
     2e4:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
     2e8:	6f6a616d 	svcvs	0x006a616d
     2ec:	72612f72 	rsbvc	r2, r1, #456	; 0x1c8
     2f0:	6f6e2d6d 	svcvs	0x006e2d6d
     2f4:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     2f8:	2f696261 	svccs	0x00696261
     2fc:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
     300:	2f656475 	svccs	0x00656475
     304:	00737973 	rsbseq	r7, r3, r3, ror r9
     308:	65645f00 	strbvs	r5, [r4, #-3840]!	; 0xfffff100
     30c:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
     310:	79745f74 	ldmdbvc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     314:	2e736570 	mrccs	5, 3, r6, cr3, cr0, {3}
     318:	00010068 	andeq	r0, r1, r8, rrx
     31c:	74735f00 	ldrbtvc	r5, [r3], #-3840	; 0xfffff100
     320:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
     324:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     328:	65760000 	ldrbvs	r0, [r6, #-0]!
     32c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
     330:	00682e73 	rsbeq	r2, r8, r3, ror lr
     334:	6c000000 	stcvs	0, cr0, [r0], {-0}
     338:	656b6e69 	strbvs	r6, [fp, #-3689]!	; 0xfffff197
     33c:	00682e72 	rsbeq	r2, r8, r2, ror lr
     340:	76000000 	strvc	r0, [r0], -r0
     344:	6f746365 	svcvs	0x00746365
     348:	632e7372 			; <UNDEFINED> instruction: 0x632e7372
     34c:	00000000 	andeq	r0, r0, r0
     350:	00004c00 	andeq	r4, r0, r0, lsl #24
     354:	20000300 	andcs	r0, r0, r0, lsl #6
     358:	02000000 	andeq	r0, r0, #0
     35c:	0d0efb01 	vstreq	d15, [lr, #-4]
     360:	01010100 	mrseq	r0, (UNDEF: 17)
     364:	00000001 	andeq	r0, r0, r1
     368:	01000001 	tsteq	r0, r1
     36c:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
     370:	6c646e68 	stclvs	14, cr6, [r4], #-416	; 0xfffffe60
     374:	0000632e 	andeq	r6, r0, lr, lsr #6
     378:	05000000 	streq	r0, [r0, #-0]
     37c:	02050001 	andeq	r0, r5, #1
     380:	08000800 	stmdaeq	r0, {fp}
     384:	05010b03 	streq	r0, [r1, #-2819]	; 0xfffff4fd
     388:	04020005 	streq	r0, [r2], #-5
     38c:	0e051301 	cdpeq	3, 0, cr1, cr5, cr1, {0}
     390:	01040200 	mrseq	r0, R12_usr
     394:	000b0501 	andeq	r0, fp, r1, lsl #10
     398:	01010402 	tsteq	r1, r2, lsl #8
     39c:	01000102 	tsteq	r0, r2, lsl #2
     3a0:	00142d01 	andseq	r2, r4, r1, lsl #26
     3a4:	60000300 	andvs	r0, r0, r0, lsl #6
     3a8:	02000002 	andeq	r0, r0, #2
     3ac:	0d0efb01 	vstreq	d15, [lr, #-4]
     3b0:	01010100 	mrseq	r0, (UNDEF: 17)
     3b4:	00000001 	andeq	r0, r0, r1
     3b8:	01000001 	tsteq	r0, r1
     3bc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     3c0:	37346c32 			; <UNDEFINED> instruction: 0x37346c32
     3c4:	65642f36 	strbvs	r2, [r4, #-3894]!	; 0xfffff0ca
     3c8:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
     3cc:	73752f00 	cmnvc	r5, #0, 30
     3d0:	696c2f72 	stmdbvs	ip!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
     3d4:	63672f62 	cmnvs	r7, #392	; 0x188
     3d8:	63672f63 	cmnvs	r7, #396	; 0x18c
     3dc:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
     3e0:	6f6e2d6d 	svcvs	0x006e2d6d
     3e4:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     3e8:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
     3ec:	322d3031 	eorcc	r3, sp, #49	; 0x31
     3f0:	2d303230 	lfmcs	f3, 4, [r0, #-192]!	; 0xffffff40
     3f4:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
     3f8:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
     3fc:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     400:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     404:	61652d65 	cmnvs	r5, r5, ror #26
     408:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
     40c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     410:	6d2f6564 	cfstr32vs	mvfx6, [pc, #-400]!	; 288 <__data_size+0x284>
     414:	69686361 	stmdbvs	r8!, {r0, r5, r6, r8, r9, sp, lr}^
     418:	2f00656e 	svccs	0x0000656e
     41c:	2f727375 	svccs	0x00727375
     420:	2f62696c 	svccs	0x0062696c
     424:	2f636367 	svccs	0x00636367
     428:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
     42c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     430:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     434:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     438:	30312d69 	eorscc	r2, r1, r9, ror #26
     43c:	3230322d 	eorscc	r3, r0, #-805306366	; 0xd0000002
     440:	34712d30 	ldrbtcc	r2, [r1], #-3376	; 0xfffff2d0
     444:	6a616d2d 	bvs	185b900 <__flash_size+0x17db900>
     448:	612f726f 			; <UNDEFINED> instruction: 0x612f726f
     44c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     450:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     454:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     458:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     45c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
     460:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
     464:	73752f00 	cmnvc	r5, #0, 30
     468:	696c2f72 	stmdbvs	ip!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
     46c:	63672f62 	cmnvs	r7, #392	; 0x188
     470:	63672f63 	cmnvs	r7, #396	; 0x18c
     474:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
     478:	6f6e2d6d 	svcvs	0x006e2d6d
     47c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     480:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
     484:	322d3031 	eorcc	r3, sp, #49	; 0x31
     488:	2d303230 	lfmcs	f3, 4, [r0, #-192]!	; 0xffffff40
     48c:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
     490:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
     494:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     498:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     49c:	61652d65 	cmnvs	r5, r5, ror #26
     4a0:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
     4a4:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     4a8:	00006564 	andeq	r6, r0, r4, ror #10
     4ac:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     4b0:	78346c32 	ldmdavc	r4!, {r1, r4, r5, sl, fp, sp, lr}
     4b4:	6c6c5f78 	stclvs	15, cr5, [ip], #-480	; 0xfffffe20
     4b8:	6974755f 	ldmdbvs	r4!, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp, lr}^
     4bc:	632e736c 			; <UNDEFINED> instruction: 0x632e736c
     4c0:	00000100 	andeq	r0, r0, r0, lsl #2
     4c4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     4c8:	78346c32 	ldmdavc	r4!, {r1, r4, r5, sl, fp, sp, lr}
     4cc:	6c6c5f78 	stclvs	15, cr5, [ip], #-480	; 0xfffffe20
     4d0:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
     4d4:	0100682e 	tsteq	r0, lr, lsr #16
     4d8:	74730000 	ldrbtvc	r0, [r3], #-0
     4dc:	6c32336d 	ldcvs	3, cr3, [r2], #-436	; 0xfffffe4c
     4e0:	5f787834 	svcpl	0x00787834
     4e4:	705f6c6c 	subsvc	r6, pc, ip, ror #24
     4e8:	682e7277 	stmdavs	lr!, {r0, r1, r2, r4, r5, r6, r9, ip, sp, lr}
     4ec:	00000100 	andeq	r0, r0, r0, lsl #2
     4f0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     4f4:	78346c32 	ldmdavc	r4!, {r1, r4, r5, sl, fp, sp, lr}
     4f8:	6c6c5f78 	stclvs	15, cr5, [ip], #-480	; 0xfffffe20
     4fc:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
     500:	2e6d6574 	mcrcs	5, 3, r6, cr13, cr4, {3}
     504:	00010068 	andeq	r0, r1, r8, rrx
     508:	73797300 	cmnvc	r9, #0, 6
     50c:	5f6d6574 	svcpl	0x006d6574
     510:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     514:	78346c32 	ldmdavc	r4!, {r1, r4, r5, sl, fp, sp, lr}
     518:	00632e78 	rsbeq	r2, r3, r8, ror lr
     51c:	6e000001 	cdpvs	0, 0, cr0, cr0, cr1, {0}
     520:	5f636976 	svcpl	0x00636976
     524:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
     528:	0100682e 	tsteq	r0, lr, lsr #16
     52c:	74730000 	ldrbtvc	r0, [r3], #-0
     530:	6c32336d 	ldcvs	3, cr3, [r2], #-436	; 0xfffffe4c
     534:	5f787834 	svcpl	0x00787834
     538:	755f6c6c 	ldrbvc	r6, [pc, #-3180]	; fffff8d4 <__stack+0xdffe78d4>
     53c:	736c6974 	cmnvc	ip, #116, 18	; 0x1d0000
     540:	0100682e 	tsteq	r0, lr, lsr #16
     544:	616d0000 	cmnvs	sp, r0
     548:	632e6e69 			; <UNDEFINED> instruction: 0x632e6e69
     54c:	00000000 	andeq	r0, r0, r0
     550:	6665645f 			; <UNDEFINED> instruction: 0x6665645f
     554:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
     558:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     55c:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
     560:	00000200 	andeq	r0, r0, r0, lsl #4
     564:	6474735f 	ldrbtvs	r7, [r4], #-863	; 0xfffffca1
     568:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
     56c:	00030068 	andeq	r0, r3, r8, rrx
     570:	72617000 	rsbvc	r7, r1, #0
     574:	665f6d61 	ldrbvs	r6, [pc], -r1, ror #26
     578:	00682e63 	rsbeq	r2, r8, r3, ror #28
     57c:	70000000 	andvc	r0, r0, r0
     580:	6d617261 	sfmvs	f7, 2, [r1, #-388]!	; 0xfffffe7c
     584:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     588:	00682e76 	rsbeq	r2, r8, r6, ror lr
     58c:	74000000 	strvc	r0, [r0], #-0
     590:	5f747365 	svcpl	0x00747365
     594:	61746164 	cmnvs	r4, r4, ror #2
     598:	5f64695f 	svcpl	0x0064695f
     59c:	616c5f31 	cmnvs	ip, r1, lsr pc
     5a0:	5f6c6562 	svcpl	0x006c6562
     5a4:	682e5f32 	stmdavs	lr!, {r1, r4, r5, r8, r9, sl, fp, ip, lr}
     5a8:	00000000 	andeq	r0, r0, r0
     5ac:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
     5b0:	346d635f 	strbtcc	r6, [sp], #-863	; 0xfffffca1
     5b4:	0100682e 	tsteq	r0, lr, lsr #16
     5b8:	79730000 	ldmdbvc	r3!, {}^	; <UNPREDICTABLE>
     5bc:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
     5c0:	6d74735f 	ldclvs	3, cr7, [r4, #-380]!	; 0xfffffe84
     5c4:	346c3233 	strbtcc	r3, [ip], #-563	; 0xfffffdcd
     5c8:	682e7878 	stmdavs	lr!, {r3, r4, r5, r6, fp, ip, sp, lr}
     5cc:	00000100 	andeq	r0, r0, r0, lsl #2
     5d0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     5d4:	37346c32 			; <UNDEFINED> instruction: 0x37346c32
     5d8:	2e787836 	mrccs	8, 3, r7, cr8, cr6, {1}
     5dc:	00010068 	andeq	r0, r1, r8, rrx
     5e0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     5e4:	346c3233 	strbtcc	r3, [ip], #-563	; 0xfffffdcd
     5e8:	682e7878 	stmdavs	lr!, {r3, r4, r5, r6, fp, ip, sp, lr}
     5ec:	00000100 	andeq	r0, r0, r0, lsl #2
     5f0:	6975623c 	ldmdbvs	r5!, {r2, r3, r4, r5, r9, sp, lr}^
     5f4:	692d746c 	pushvs	{r2, r3, r5, r6, sl, ip, sp, lr}
     5f8:	00003e6e 	andeq	r3, r0, lr, ror #28
     5fc:	74730000 	ldrbtvc	r0, [r3], #-0
     600:	62696c64 	rsbvs	r6, r9, #100, 24	; 0x6400
     604:	0400682e 	streq	r6, [r0], #-2094	; 0xfffff7d2
     608:	05000000 	streq	r0, [r0, #-0]
     60c:	02050001 	andeq	r0, r5, #1
     610:	00000000 	andeq	r0, r0, r0
     614:	0105dd03 	tsteq	r5, r3, lsl #26
     618:	15130305 	ldrne	r0, [r3, #-773]	; 0xfffffcfb
     61c:	05161313 	ldreq	r1, [r6, #-787]	; 0xfffffced
     620:	0501063f 	streq	r0, [r1, #-1599]	; 0xfffff9c1
     624:	3f052432 	svccc	0x00052432
     628:	2432051c 	ldrtcs	r0, [r2], #-1308	; 0xfffffae4
     62c:	052a5805 	streq	r5, [sl, #-2053]!	; 0xfffff7fb
     630:	0305200b 	movweq	r2, #20491	; 0x500b
     634:	05152f06 	ldreq	r2, [r5, #-3846]	; 0xfffff0fa
     638:	0501060b 	streq	r0, [r1, #-1547]	; 0xfffff9f5
     63c:	15210603 	strne	r0, [r1, #-1539]!	; 0xfffff9fd
     640:	34051413 	strcc	r1, [r5], #-1043	; 0xfffffbed
     644:	4d050f06 	stcmi	15, cr0, [r5, #-24]	; 0xffffffe8
     648:	2053052e 	subscs	r0, r3, lr, lsr #10
     64c:	2e240105 	sufcss	f0, f4, f5
     650:	01000102 	tsteq	r0, r2, lsl #2
     654:	00010501 	andeq	r0, r1, r1, lsl #10
     658:	00000205 	andeq	r0, r0, r5, lsl #4
     65c:	fc030000 	stc2	0, cr0, [r3], {-0}
     660:	03050105 	movweq	r0, #20741	; 0x5105
     664:	02041513 	andeq	r1, r4, #79691776	; 0x4c00000
     668:	a7031a05 	strge	r1, [r3, -r5, lsl #20]
     66c:	03050117 	movweq	r0, #20759	; 0x5117
     670:	060c0514 			; <UNDEFINED> instruction: 0x060c0514
     674:	01042e01 	tsteq	r4, r1, lsl #28
     678:	03060305 	movweq	r0, #25349	; 0x6305
     67c:	040168df 	streq	r6, [r1], #-2271	; 0xfffff721
     680:	031a0502 	tsteq	sl, #8388608	; 0x800000
     684:	05011afc 	streq	r1, [r1, #-2812]	; 0xfffff504
     688:	0c051403 	cfstrseq	mvf1, [r5], {3}
     68c:	c1030106 	tstgt	r3, r6, lsl #2
     690:	e2032004 	and	r2, r3, #4
     694:	032e2077 			; <UNDEFINED> instruction: 0x032e2077
     698:	050103dd 	streq	r0, [r1, #-989]	; 0xfffffc23
     69c:	7ca30345 	stcvc	3, cr0, [r3], #276	; 0x114
     6a0:	01044a2e 	tsteq	r4, lr, lsr #20
     6a4:	03060305 	movweq	r0, #25349	; 0x6305
     6a8:	040168e8 	streq	r6, [r1], #-2280	; 0xfffff718
     6ac:	031a0502 	tsteq	sl, #8388608	; 0x800000
     6b0:	05011fb4 	streq	r1, [r1, #-4020]	; 0xfffff04c
     6b4:	4d051403 	cfstrsmi	mvf1, [r5, #-12]
     6b8:	042e0106 	strteq	r0, [lr], #-262	; 0xfffffefa
     6bc:	06030501 	streq	r0, [r3], -r1, lsl #10
     6c0:	0160d103 	cmneq	r0, r3, lsl #2
     6c4:	13060105 	movwne	r0, #24837	; 0x6105
     6c8:	0004022e 	andeq	r0, r4, lr, lsr #4
     6cc:	14050101 	strne	r0, [r5], #-257	; 0xfffffeff
     6d0:	00020500 	andeq	r0, r2, r0, lsl #10
     6d4:	03000000 	movweq	r0, #0
     6d8:	050104d9 	streq	r0, [r1, #-1241]	; 0xfffffb27
     6dc:	010d0305 	tsteq	sp, r5, lsl #6
     6e0:	1a050304 	bne	1412f8 <__flash_size+0xc12f8>
     6e4:	017def03 	cmneq	sp, r3, lsl #30
     6e8:	05140305 	ldreq	r0, [r4, #-773]	; 0xfffffcfb
     6ec:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
     6f0:	01042e0a 	tsteq	r4, sl, lsl #28
     6f4:	8f030705 	svchi	0x00030705
     6f8:	03062e02 	movweq	r2, #28162	; 0x6e02
     6fc:	09053c21 	stmdbeq	r5, {r0, r5, sl, fp, ip, sp}
     700:	0c050106 	stfeqs	f0, [r5], {6}
     704:	0e054106 	adfeqs	f4, f5, f6
     708:	0c050106 	stfeqs	f0, [r5], {6}
     70c:	0e054106 	adfeqs	f4, f5, f6
     710:	09050106 	stmdbeq	r5, {r1, r2, r8}
     714:	0b054306 	bleq	151334 <__flash_size+0xd1334>
     718:	27030106 	strcs	r0, [r3, -r6, lsl #2]
     71c:	05053c20 	streq	r3, [r5, #-3104]	; 0xfffff3e0
     720:	200a0306 	andcs	r0, sl, r6, lsl #6
     724:	16050404 	strne	r0, [r5], -r4, lsl #8
     728:	0105ae03 	tsteq	r5, r3, lsl #28
     72c:	06140305 	ldreq	r0, [r4], -r5, lsl #6
     730:	05010466 	streq	r0, [r1, #-1126]	; 0xfffffb9a
     734:	d4030605 	strle	r0, [r3], #-1541	; 0xfffff9fb
     738:	0404017a 	streq	r0, [r4], #-378	; 0xfffffe86
     73c:	c6031a05 	strgt	r1, [r3], -r5, lsl #20
     740:	03050105 	movweq	r0, #20741	; 0x5105
     744:	06150514 			; <UNDEFINED> instruction: 0x06150514
     748:	01042001 	tsteq	r4, r1
     74c:	03060305 	movweq	r0, #25349	; 0x6305
     750:	04017abd 	streq	r7, [r1], #-2749	; 0xfffff543
     754:	060a0504 	streq	r0, [sl], -r4, lsl #10
     758:	0105c303 	tsteq	r5, r3, lsl #6
     75c:	0501042e 	streq	r0, [r1, #-1070]	; 0xfffffbd2
     760:	7abe0301 	bvc	fef8136c <__stack+0xdef6936c>
     764:	07052001 	streq	r2, [r5, -r1]
     768:	3c600306 	stclcc	3, cr0, [r0], #-24	; 0xffffffe8
     76c:	01060905 	tsteq	r6, r5, lsl #18
     770:	41060c05 	tstmi	r6, r5, lsl #24
     774:	01060e05 	tsteq	r6, r5, lsl #28
     778:	43060905 	movwmi	r0, #26885	; 0x6905
     77c:	01060b05 	tsteq	r6, r5, lsl #22
     780:	4b031105 	blmi	c4b9c <__flash_size+0x44b9c>
     784:	2025202e 	eorcs	r2, r5, lr, lsr #32
     788:	13022025 	movwne	r2, #8229	; 0x2025
     78c:	05010100 	streq	r0, [r1, #-256]	; 0xffffff00
     790:	02050001 	andeq	r0, r5, #1
     794:	00000000 	andeq	r0, r0, r0
     798:	0106a503 	tsteq	r6, r3, lsl #10
     79c:	13130305 	tstne	r3, #335544320	; 0x14000000
     7a0:	15131314 	ldrne	r1, [r3, #-788]	; 0xfffffcec
     7a4:	03060105 	movweq	r0, #24837	; 0x6105
     7a8:	14050177 	strne	r0, [r5], #-375	; 0xfffffe89
     7ac:	05200903 	streq	r0, [r0, #-2307]!	; 0xfffff6fd
     7b0:	14053116 	strne	r3, [r5], #-278	; 0xfffffeea
     7b4:	3c12051d 	cfldr32cc	mvfx0, [r2], {29}
     7b8:	31060305 	tstcc	r6, r5, lsl #6
     7bc:	01060505 	tsteq	r6, r5, lsl #10
     7c0:	3c0a0306 	stccc	3, cr0, [sl], {6}
     7c4:	16050204 	strne	r0, [r5], -r4, lsl #4
     7c8:	0116d703 	tsteq	r6, r3, lsl #14
     7cc:	04140305 	ldreq	r0, [r4], #-773	; 0xfffffcfb
     7d0:	03050501 	movweq	r0, #21761	; 0x5501
     7d4:	045869a8 	ldrbeq	r6, [r8], #-2472	; 0xfffff658
     7d8:	03160502 	tsteq	r6, #8388608	; 0x800000
     7dc:	05011a93 	streq	r1, [r1, #-2707]	; 0xfffff56d
     7e0:	01041403 	tsteq	r4, r3, lsl #8
     7e4:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
     7e8:	ef030104 	svc	0x00030104
     7ec:	0b054a65 	bleq	153188 <__flash_size+0xd3188>
     7f0:	01040200 	mrseq	r0, R12_usr
     7f4:	0502040f 	streq	r0, [r2, #-1039]	; 0xfffffbf1
     7f8:	0402001a 	streq	r0, [r2], #-26	; 0xffffffe6
     7fc:	16ea0301 	strbtne	r0, [sl], r1, lsl #6
     800:	00030501 	andeq	r0, r3, r1, lsl #10
     804:	14010402 	strne	r0, [r1], #-1026	; 0xfffffbfe
     808:	02000c05 	andeq	r0, r0, #1280	; 0x500
     80c:	01060104 	tsteq	r6, r4, lsl #2
     810:	02004505 	andeq	r4, r0, #20971520	; 0x1400000
     814:	04200104 	strteq	r0, [r0], #-260	; 0xfffffefc
     818:	06050501 	streq	r0, [r5], -r1, lsl #10
     81c:	2e699a03 	vmulcs.f32	s19, s18, s6
     820:	16050204 	strne	r0, [r5], -r4, lsl #4
     824:	010f9203 	tsteq	pc, r3, lsl #4
     828:	06140305 	ldreq	r0, [r4], -r5, lsl #6
     82c:	05010466 	streq	r0, [r1, #-1126]	; 0xfffffb9a
     830:	ed030605 	stc	6, cr0, [r3, #-20]	; 0xffffffec
     834:	02040170 	andeq	r0, r4, #112, 2
     838:	ef031605 	svc	0x00031605
     83c:	0305010e 	movweq	r0, #20750	; 0x510e
     840:	044a0614 	strbeq	r0, [sl], #-1556	; 0xfffff9ec
     844:	00050501 	andeq	r0, r5, r1, lsl #10
     848:	06010402 	streq	r0, [r1], -r2, lsl #8
     84c:	01719303 	cmneq	r1, r3, lsl #6
     850:	02000b05 	andeq	r0, r0, #5120	; 0x1400
     854:	040f0104 	streq	r0, [pc], #-260	; 85c <__data_size+0x858>
     858:	001a0502 	andseq	r0, sl, r2, lsl #10
     85c:	03010402 	movweq	r0, #5122	; 0x1402
     860:	05010efc 	streq	r0, [r1, #-3836]	; 0xfffff104
     864:	04020003 	streq	r0, [r2], #-3
     868:	15051401 	strne	r1, [r5, #-1025]	; 0xfffffbff
     86c:	01040200 	mrseq	r0, R12_usr
     870:	0a050106 	beq	140c90 <__flash_size+0xc0c90>
     874:	01040200 	mrseq	r0, R12_usr
     878:	05010420 	streq	r0, [r1, #-1056]	; 0xfffffbe0
     87c:	0402000b 	streq	r0, [r2], #-11
     880:	71820301 	orrvc	r0, r2, r1, lsl #6
     884:	0605052e 	streq	r0, [r5], -lr, lsr #10
     888:	05020434 	streq	r0, [r2, #-1076]	; 0xfffffbcc
     88c:	0f9a0316 	svceq	0x009a0316
     890:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
     894:	01046606 	tsteq	r4, r6, lsl #12
     898:	03060505 	movweq	r0, #25861	; 0x6505
     89c:	040170e5 	streq	r7, [r1], #-229	; 0xffffff1b
     8a0:	03160502 	tsteq	r6, #8388608	; 0x800000
     8a4:	05010fa9 	streq	r0, [r1, #-4009]	; 0xfffff057
     8a8:	2e061403 	cdpcs	4, 0, cr1, cr6, cr3, {0}
     8ac:	2e4b0105 	dvfcse	f0, f3, f5
     8b0:	05050104 	streq	r0, [r5, #-260]	; 0xfffffefc
     8b4:	70bc0306 	adcsvc	r0, ip, r6, lsl #6
     8b8:	03140501 	tsteq	r4, #4194304	; 0x400000
     8bc:	05017ea5 	streq	r7, [r1, #-3749]	; 0xfffff15b
     8c0:	15141403 	ldrne	r1, [r4, #-1027]	; 0xfffffbfd
     8c4:	01060505 	tsteq	r6, r5, lsl #10
     8c8:	0603052e 	streq	r0, [r3], -lr, lsr #10
     8cc:	2e00f203 	cdpcs	2, 0, cr15, cr0, cr3, {0}
     8d0:	03060106 	movweq	r0, #24838	; 0x6106
     8d4:	050100e6 	streq	r0, [r1, #-230]	; 0xffffff1a
     8d8:	05010605 	streq	r0, [r1, #-1541]	; 0xfffff9fb
     8dc:	18030603 	stmdane	r3, {r0, r1, r9, sl}
     8e0:	0605052e 	streq	r0, [r5], -lr, lsr #10
     8e4:	053f0601 	ldreq	r0, [pc, #-1537]!	; 2eb <__data_size+0x2e7>
     8e8:	7e860314 	mcrvc	3, 4, r0, cr6, cr4, {0}
     8ec:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
     8f0:	05051514 	streq	r1, [r5, #-1300]	; 0xfffffaec
     8f4:	3c200106 	stfccs	f0, [r0], #-24	; 0xffffffe8
     8f8:	03060305 	movweq	r0, #25349	; 0x6305
     8fc:	050101f7 	streq	r0, [r1, #-503]	; 0xfffffe09
     900:	06010605 	streq	r0, [r1], -r5, lsl #12
     904:	03060522 	movweq	r0, #25890	; 0x6522
     908:	05017bbc 	streq	r7, [r1, #-3004]	; 0xfffff444
     90c:	13051503 	movwne	r1, #21763	; 0x5503
     910:	05200106 	streq	r0, [r0, #-262]!	; 0xfffffefa
     914:	c4030603 	strgt	r0, [r3], #-1539	; 0xfffff9fd
     918:	01050104 	tsteq	r5, r4, lsl #2
     91c:	0c051306 	stceq	3, cr1, [r5], {6}
     920:	207e8503 	rsbscs	r8, lr, r3, lsl #10
     924:	09022020 	stmdbeq	r2, {r5, sp}
     928:	04010100 	streq	r0, [r1], #-256	; 0xffffff00
     92c:	00010505 	andeq	r0, r1, r5, lsl #10
     930:	00000205 	andeq	r0, r0, r5, lsl #4
     934:	b4030000 	strlt	r0, [r3], #-0
     938:	05050101 	streq	r0, [r5, #-257]	; 0xfffffeff
     93c:	06100515 			; <UNDEFINED> instruction: 0x06100515
     940:	06030501 	streq	r0, [r3], -r1, lsl #10
     944:	060b0579 			; <UNDEFINED> instruction: 0x060b0579
     948:	310d0501 	tstcc	sp, r1, lsl #10
     94c:	051d0b05 	ldreq	r0, [sp, #-2821]	; 0xfffff4fb
     950:	053f0603 	ldreq	r0, [pc, #-1539]!	; 355 <__data_size+0x351>
     954:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
     958:	05230603 	streq	r0, [r3, #-1539]!	; 0xfffff9fd
     95c:	0501060b 	streq	r0, [r1, #-1547]	; 0xfffff9f5
     960:	05690603 	strbeq	r0, [r9, #-1539]!	; 0xfffff9fd
     964:	05010610 	streq	r0, [r1, #-1552]	; 0xfffff9f0
     968:	053f0603 	ldreq	r0, [pc, #-1539]!	; 36d <__data_size+0x369>
     96c:	0501060b 	streq	r0, [r1, #-1547]	; 0xfffff9f5
     970:	054d0603 	strbeq	r0, [sp, #-1539]	; 0xfffff9fd
     974:	0401060d 	streq	r0, [r1], #-1549	; 0xfffff9f3
     978:	06010506 	streq	r0, [r1], -r6, lsl #10
     97c:	207ed203 	rsbscs	sp, lr, r3, lsl #4
     980:	03050504 	movweq	r0, #21764	; 0x5504
     984:	0101b503 	tsteq	r1, r3, lsl #10
     988:	01060f05 	tsteq	r6, r5, lsl #30
     98c:	05200d05 	streq	r0, [r0, #-3333]!	; 0xfffff2fb
     990:	08022201 	stmdaeq	r2, {r0, r9, sp}
     994:	04010100 	streq	r0, [r1], #-256	; 0xffffff00
     998:	00010505 	andeq	r0, r1, r5, lsl #10
     99c:	00000205 	andeq	r0, r0, r5, lsl #4
     9a0:	81030000 	mrshi	r0, (UNDEF: 3)
     9a4:	03050102 	movweq	r0, #20738	; 0x5102
     9a8:	0a051513 	beq	145dfc <__flash_size+0xc5dfc>
     9ac:	0c050106 	stfeqs	f0, [r5], {6}
     9b0:	05200903 	streq	r0, [r0, #-2307]!	; 0xfffff6fd
     9b4:	2077030a 	rsbscs	r0, r7, sl, lsl #6
     9b8:	06200505 	strteq	r0, [r0], -r5, lsl #10
     9bc:	06140522 	ldreq	r0, [r4], -r2, lsr #10
     9c0:	0e054001 	cdpeq	0, 0, cr4, cr5, cr1, {0}
     9c4:	0605051c 			; <UNDEFINED> instruction: 0x0605051c
     9c8:	060e0532 			; <UNDEFINED> instruction: 0x060e0532
     9cc:	06030501 	streq	r0, [r3], -r1, lsl #10
     9d0:	06010531 			; <UNDEFINED> instruction: 0x06010531
     9d4:	05017303 	streq	r7, [r1, #-771]	; 0xfffffcfd
     9d8:	200d030c 	andcs	r0, sp, ip, lsl #6
     9dc:	31060305 	tstcc	r6, r5, lsl #6
     9e0:	01060e05 	tsteq	r6, r5, lsl #28
     9e4:	052e1505 	streq	r1, [lr, #-1285]!	; 0xfffffafb
     9e8:	07052e03 	streq	r2, [r5, -r3, lsl #28]
     9ec:	17056d06 	strne	r6, [r5, -r6, lsl #26]
     9f0:	1e030106 	adfnes	f0, f3, f6
     9f4:	06070520 	streq	r0, [r7], -r0, lsr #10
     9f8:	1a030521 	bne	c1e84 <__flash_size+0x41e84>
     9fc:	01061c05 	tsteq	r6, r5, lsl #24
     a00:	22060305 	andcs	r0, r6, #335544320	; 0x14000000
     a04:	10060705 	andne	r0, r6, r5, lsl #14
     a08:	05203405 	streq	r3, [r0, #-1029]!	; 0xfffffbfb
     a0c:	13052e07 	movwne	r2, #24071	; 0x5e07
     a10:	3d010522 	cfstr32cc	mvfx0, [r1, #-136]	; 0xffffff78
     a14:	03060705 	movweq	r0, #26373	; 0x6705
     a18:	1705205a 	smlsdne	r5, sl, r0, r2
     a1c:	07050106 	streq	r0, [r5, -r6, lsl #2]
     a20:	17053506 	strne	r3, [r5, -r6, lsl #10]
     a24:	13050106 	movwne	r0, #20742	; 0x5106
     a28:	1f110521 	svcne	0x00110521
     a2c:	2f060705 	svccs	0x00060705
     a30:	01063105 	tsteq	r6, r5, lsl #2
     a34:	053c0c05 	ldreq	r0, [ip, #-3077]!	; 0xfffff3fb
     a38:	05300607 	ldreq	r0, [r0, #-1543]!	; 0xfffff9f9
     a3c:	3c0b030b 	stccc	3, cr0, [fp], {11}
     a40:	01061205 	tsteq	r6, r5, lsl #4
     a44:	2f060b05 	svccs	0x00060b05
     a48:	05207703 	streq	r7, [r0, #-1795]!	; 0xfffff8fd
     a4c:	24010612 	strcs	r0, [r1], #-1554	; 0xfffff9ee
     a50:	2f060b05 	svccs	0x00060b05
     a54:	05180705 	ldreq	r0, [r8, #-1797]	; 0xfffff8fb
     a58:	0501061e 	streq	r0, [r1, #-1566]	; 0xfffff9e2
     a5c:	05210607 	streq	r0, [r1, #-1543]!	; 0xfffff9f9
     a60:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
     a64:	05210607 	streq	r0, [r1, #-1543]!	; 0xfffff9f9
     a68:	0510063c 	ldreq	r0, [r0, #-1596]	; 0xfffff9c4
     a6c:	32052e0e 	andcc	r2, r5, #14, 28	; 0xe0
     a70:	2e3a0521 	cdpcs	5, 3, cr0, cr10, cr1, {1}
     a74:	05200c05 	streq	r0, [r0, #-3077]!	; 0xfffff3fb
     a78:	0b05211f 	bleq	148efc <__flash_size+0xc8efc>
     a7c:	3c770306 	ldclcc	3, cr0, [r7], #-24	; 0xffffffe8
     a80:	01061205 	tsteq	r6, r5, lsl #4
     a84:	06070520 	streq	r0, [r7], -r0, lsr #10
     a88:	05200d03 	streq	r0, [r0, #-3331]!	; 0xfffff2fd
     a8c:	05010617 	streq	r0, [r1, #-1559]	; 0xfffff9e9
     a90:	02210607 	eoreq	r0, r1, #7340032	; 0x700000
     a94:	0101000d 	tsteq	r1, sp
     a98:	05000105 	streq	r0, [r0, #-261]	; 0xfffffefb
     a9c:	00000002 	andeq	r0, r0, r2
     aa0:	01aa0300 			; <UNDEFINED> instruction: 0x01aa0300
     aa4:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
     aa8:	16050704 	strne	r0, [r5], -r4, lsl #14
     aac:	0100ea03 	tsteq	r0, r3, lsl #20
     ab0:	05150305 	ldreq	r0, [r5, #-773]	; 0xfffffcfb
     ab4:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
     ab8:	052f4a12 	streq	r4, [pc, #-2578]!	; ae <__data_size+0xaa>
     abc:	12051f14 	andne	r1, r5, #20, 30	; 0x50
     ac0:	06030520 	streq	r0, [r3], -r0, lsr #10
     ac4:	06120521 	ldreq	r0, [r2], -r1, lsr #10
     ac8:	06030501 	streq	r0, [r3], -r1, lsl #10
     acc:	06120521 	ldreq	r0, [r2], -r1, lsr #10
     ad0:	01042e01 	tsteq	r4, r1, lsl #28
     ad4:	92030105 	andls	r0, r3, #1073741825	; 0x40000001
     ad8:	0102017f 	tsteq	r2, pc, ror r1
     adc:	05010100 	streq	r0, [r1, #-256]	; 0xffffff00
     ae0:	02050001 	andeq	r0, r5, #1
     ae4:	00000000 	andeq	r0, r0, r0
     ae8:	0101ba03 	tsteq	r1, r3, lsl #20
     aec:	05130305 	ldreq	r0, [r3, #-773]	; 0xfffffcfb
     af0:	0501061f 	streq	r0, [r1, #-1567]	; 0xfffff9e1
     af4:	1f052d01 	svcne	0x00052d01
     af8:	20120521 	andscs	r0, r2, r1, lsr #10
     afc:	21060305 	tstcs	r6, r5, lsl #6
     b00:	06050515 			; <UNDEFINED> instruction: 0x06050515
     b04:	1d040515 	cfstr32ne	mvfx0, [r4, #-84]	; 0xffffffac
     b08:	23060305 	movwcs	r0, #25349	; 0x6305
     b0c:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
     b10:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
     b14:	09053310 	stmdbeq	r5, {r4, r8, r9, ip, sp}
     b18:	01052c06 	tsteq	r5, r6, lsl #24
     b1c:	05052706 	streq	r2, [r5, #-1798]	; 0xfffff8fa
     b20:	10052906 	andne	r2, r5, r6, lsl #18
     b24:	07050106 	streq	r0, [r5, -r6, lsl #2]
     b28:	05220620 	streq	r0, [r2, #-1568]!	; 0xfffff9e0
     b2c:	3c01060f 	stccc	6, cr0, [r1], {15}
     b30:	01000102 	tsteq	r0, r2, lsl #2
     b34:	00010501 	andeq	r0, r1, r1, lsl #10
     b38:	00000205 	andeq	r0, r0, r5, lsl #4
     b3c:	96030000 	strls	r0, [r3], -r0
     b40:	03050102 	movweq	r0, #20738	; 0x5102
     b44:	06130514 			; <UNDEFINED> instruction: 0x06130514
     b48:	2f010501 	svccs	0x00010501
     b4c:	01000402 	tsteq	r0, r2, lsl #8
     b50:	00010501 	andeq	r0, r1, r1, lsl #10
     b54:	00000205 	andeq	r0, r0, r5, lsl #4
     b58:	ad030000 	stcge	0, cr0, [r3, #-0]
     b5c:	03050102 	movweq	r0, #20738	; 0x5102
     b60:	05181313 	ldreq	r1, [r8, #-787]	; 0xfffffced
     b64:	78030601 	stmdavc	r3, {r0, r9, sl}
     b68:	06052001 	streq	r2, [r5], -r1
     b6c:	2e050536 	mcrcs	5, 0, r0, cr5, cr6, {1}
     b70:	02042306 	andeq	r2, r4, #402653184	; 0x18000000
     b74:	c3031a05 	movwgt	r1, #14853	; 0x3a05
     b78:	03050111 	movweq	r0, #20753	; 0x5111
     b7c:	060c0514 			; <UNDEFINED> instruction: 0x060c0514
     b80:	2e490501 	cdpcs	5, 4, cr0, cr9, cr1, {0}
     b84:	07050104 	streq	r0, [r5, -r4, lsl #2]
     b88:	6ebd0306 	cdpvs	3, 11, cr0, cr13, cr6, {0}
     b8c:	0502042e 	streq	r0, [r2, #-1070]	; 0xfffffbd2
     b90:	11ee031a 	mvnne	r0, sl, lsl r3
     b94:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
     b98:	01061505 	tsteq	r6, r5, lsl #10
     b9c:	2e200a05 	vmulcs.f32	s0, s0, s10
     ba0:	07050104 	streq	r0, [r5, -r4, lsl #2]
     ba4:	6e910306 	cdpvs	3, 9, cr0, cr1, cr6, {0}
     ba8:	03030501 	movweq	r0, #13569	; 0x3501
     bac:	058200db 	streq	r0, [r2, #219]	; 0xdb
     bb0:	05130601 	ldreq	r0, [r3, #-1537]	; 0xfffff9ff
     bb4:	7fa40307 	svcvc	0x00a40307
     bb8:	3c19032e 	ldccc	3, cr0, [r9], {46}	; 0x2e
     bbc:	20130306 	andscs	r0, r3, r6, lsl #6
     bc0:	1a050204 	bne	1413d8 <__flash_size+0xc13d8>
     bc4:	01119403 	tsteq	r1, r3, lsl #8
     bc8:	05140305 	ldreq	r0, [r4, #-773]	; 0xfffffcfb
     bcc:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
     bd0:	01042049 	tsteq	r4, r9, asr #32
     bd4:	ea032d05 	b	cbff0 <__flash_size+0x4bff0>
     bd8:	11052e6e 	tstne	r5, lr, ror #28
     bdc:	0607054a 	streq	r0, [r7], -sl, asr #10
     be0:	0502045c 	streq	r0, [r2, #-1116]	; 0xfffffba4
     be4:	10df031a 	sbcsne	r0, pc, sl, lsl r3	; <UNPREDICTABLE>
     be8:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
     bec:	01060c05 	tsteq	r6, r5, lsl #24
     bf0:	2e204505 	cfsh64cs	mvdx4, mvdx0, #5
     bf4:	09050104 	stmdbeq	r5, {r2, r8}
     bf8:	6fa10306 	svcvs	0x00a10306
     bfc:	05020401 	streq	r0, [r2, #-1025]	; 0xfffffbff
     c00:	10c90316 	sbcne	r0, r9, r6, lsl r3
     c04:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
     c08:	09050104 	stmdbeq	r5, {r2, r8}
     c0c:	01040200 	mrseq	r0, R12_usr
     c10:	4a6fb903 	bmi	1bef024 <__flash_size+0x1b6f024>
     c14:	02000f05 	andeq	r0, r0, #5, 30
     c18:	040f0104 	streq	r0, [pc], #-260	; c20 <__data_size+0xc1c>
     c1c:	001a0502 	andseq	r0, sl, r2, lsl #10
     c20:	03010402 	movweq	r0, #5122	; 0x1402
     c24:	050110dc 	streq	r1, [r1, #-220]	; 0xffffff24
     c28:	04020003 	streq	r0, [r2], #-3
     c2c:	0c051401 	cfstrseq	mvf1, [r5], {1}
     c30:	01040200 	mrseq	r0, R12_usr
     c34:	45050106 	strmi	r0, [r5, #-262]	; 0xfffffefa
     c38:	01040200 	mrseq	r0, R12_usr
     c3c:	05010420 	streq	r0, [r1, #-1056]	; 0xfffffbe0
     c40:	a9030607 	stmdbge	r3, {r0, r1, r2, r9, sl}
     c44:	02042e6f 	andeq	r2, r4, #1776	; 0x6f0
     c48:	e0031605 	and	r1, r3, r5, lsl #12
     c4c:	0305011a 	movweq	r0, #20762	; 0x511a
     c50:	ba200614 	blt	8024a8 <__flash_size+0x7824a8>
     c54:	07050104 	streq	r0, [r5, -r4, lsl #2]
     c58:	65ad0306 	strvs	r0, [sp, #774]!	; 0x306
     c5c:	06100501 	ldreq	r0, [r0], -r1, lsl #10
     c60:	03010501 	movweq	r0, #5377	; 0x1501
     c64:	10052013 	andne	r2, r5, r3, lsl r0
     c68:	052e6d03 	streq	r6, [lr, #-3331]!	; 0xfffff2fd
     c6c:	4f030607 	svcmi	0x00030607
     c70:	0502042e 	streq	r0, [r2, #-1070]	; 0xfffffbd2
     c74:	11f2031a 	mvnsne	r0, sl, lsl r3
     c78:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
     c7c:	01061505 	tsteq	r6, r5, lsl #10
     c80:	2e2e0a05 	vmulcs.f32	s0, s28, s10
     c84:	07050104 	streq	r0, [r5, -r4, lsl #2]
     c88:	6e8d0306 	cdpvs	3, 8, cr0, cr13, cr6, {0}
     c8c:	000b0201 	andeq	r0, fp, r1, lsl #4
     c90:	01050101 	tsteq	r5, r1, lsl #2
     c94:	00020500 	andeq	r0, r2, r0, lsl #10
     c98:	03000000 	movweq	r0, #0
     c9c:	050103ab 	streq	r0, [r1, #-939]	; 0xfffffc55
     ca0:	18131303 	ldmdane	r3, {r0, r1, r8, r9, ip}
     ca4:	03060105 	movweq	r0, #24837	; 0x6105
     ca8:	05200178 	streq	r0, [r0, #-376]!	; 0xfffffe88
     cac:	05053606 	streq	r3, [r5, #-1542]	; 0xfffff9fa
     cb0:	0523062e 	streq	r0, [r3, #-1582]!	; 0xfffff9d2
     cb4:	0501060f 	streq	r0, [r1, #-1551]	; 0xfffff9f1
     cb8:	044d0605 	strbeq	r0, [sp], #-1541	; 0xfffff9fb
     cbc:	031a0502 	tsteq	sl, #8388608	; 0x800000
     cc0:	05010da7 	streq	r0, [r1, #-3495]	; 0xfffff259
     cc4:	0c051403 	cfstrseq	mvf1, [r5], {3}
     cc8:	45050106 	strmi	r0, [r5, #-262]	; 0xfffffefa
     ccc:	0501042e 	streq	r0, [r1, #-1070]	; 0xfffffbd2
     cd0:	d9030607 	stmdble	r3, {r0, r1, r2, r9, sl}
     cd4:	02042e72 	andeq	r2, r4, #1824	; 0x720
     cd8:	91031605 	tstls	r3, r5, lsl #12
     cdc:	0305010d 	movweq	r0, #20749	; 0x510d
     ce0:	05010414 	streq	r0, [r1, #-1044]	; 0xfffffbec
     ce4:	04020007 	streq	r0, [r2], #-7
     ce8:	72f10301 	rscsvc	r0, r1, #67108864	; 0x4000000
     cec:	000d054a 	andeq	r0, sp, sl, asr #10
     cf0:	0f010402 	svceq	0x00010402
     cf4:	1a050204 	bne	14150c <__flash_size+0xc150c>
     cf8:	01040200 	mrseq	r0, R12_usr
     cfc:	010da403 	tsteq	sp, r3, lsl #8
     d00:	02000305 	andeq	r0, r0, #335544320	; 0x14000000
     d04:	05140104 	ldreq	r0, [r4, #-260]	; 0xfffffefc
     d08:	0402000c 	streq	r0, [r2], #-12
     d0c:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
     d10:	04020045 	streq	r0, [r2], #-69	; 0xffffffbb
     d14:	01042001 	tsteq	r4, r1
     d18:	03060505 	movweq	r0, #25861	; 0x6505
     d1c:	042e72e1 	strteq	r7, [lr], #-737	; 0xfffffd1f
     d20:	03160502 	tsteq	r6, #8388608	; 0x800000
     d24:	05011a92 	streq	r1, [r1, #-2706]	; 0xfffff56e
     d28:	01041403 	tsteq	r4, r3, lsl #8
     d2c:	03060e05 	movweq	r0, #28165	; 0x6e05
     d30:	04ba65fb 	ldrteq	r6, [sl], #1531	; 0x5fb
     d34:	03030502 	movweq	r0, #13570	; 0x3502
     d38:	20201a85 	eorcs	r1, r0, r5, lsl #21
     d3c:	05050104 	streq	r0, [r5, #-260]	; 0xfffffefc
     d40:	65fb0306 	ldrbvs	r0, [fp, #774]!	; 0x306
     d44:	06010501 	streq	r0, [r1], -r1, lsl #10
     d48:	05011203 	streq	r1, [r1, #-515]	; 0xfffffdfd
     d4c:	2e6e030e 	cdpcs	3, 6, cr0, cr14, cr14, {0}
     d50:	03060305 	movweq	r0, #25349	; 0x6305
     d54:	01052e11 	tsteq	r5, r1, lsl lr
     d58:	022e1306 	eoreq	r1, lr, #402653184	; 0x18000000
     d5c:	01010007 	tsteq	r1, r7
     d60:	05000105 	streq	r0, [r0, #-261]	; 0xfffffefb
     d64:	00000002 	andeq	r0, r0, r2
     d68:	03fc0300 	mvnseq	r0, #0, 6
     d6c:	13030501 	movwne	r0, #13569	; 0x3501
     d70:	15131813 	ldrne	r1, [r3, #-2067]	; 0xfffff7ed
     d74:	03060105 	movweq	r0, #24837	; 0x6105
     d78:	05200174 	streq	r0, [r0, #-372]!	; 0xfffffe8c
     d7c:	4a0c0306 	bmi	30199c <__flash_size+0x28199c>
     d80:	062e0505 	strteq	r0, [lr], -r5, lsl #10
     d84:	060f0523 	streq	r0, [pc], -r3, lsr #10
     d88:	05020401 	streq	r0, [r2, #-1025]	; 0xfffffbff
     d8c:	0c92030c 	ldceq	3, cr0, [r2], {12}
     d90:	01042020 	tsteq	r4, r0, lsr #32
     d94:	ee030f05 	cdp	15, 0, cr0, cr3, cr5, {0}
     d98:	05050173 	streq	r0, [r5, #-371]	; 0xfffffe8d
     d9c:	02043f06 	andeq	r3, r4, #6, 30
     da0:	8d031a05 	vstrhi	s2, [r3, #-20]	; 0xffffffec
     da4:	0305010c 	movweq	r0, #20748	; 0x510c
     da8:	060c0514 			; <UNDEFINED> instruction: 0x060c0514
     dac:	20450501 	subcs	r0, r5, r1, lsl #10
     db0:	07050104 	streq	r0, [r5, -r4, lsl #2]
     db4:	73f40306 	mvnsvc	r0, #402653184	; 0x18000000
     db8:	0502042e 	streq	r0, [r2, #-1070]	; 0xfffffbd2
     dbc:	e4030603 	str	r0, [r3], #-1539	; 0xfffff9fd
     dc0:	0104010b 	tsteq	r4, fp, lsl #2
     dc4:	9c030905 			; <UNDEFINED> instruction: 0x9c030905
     dc8:	22062074 	andcs	r2, r6, #116	; 0x74
     dcc:	16050204 	strne	r0, [r5], -r4, lsl #4
     dd0:	010be003 	tsteq	fp, r3
     dd4:	04140305 	ldreq	r0, [r4], #-773	; 0xfffffcfb
     dd8:	03090501 	movweq	r0, #38145	; 0x9501
     ddc:	043c74a2 	ldrteq	r7, [ip], #-1186	; 0xfffffb5e
     de0:	03160502 	tsteq	r6, #8388608	; 0x800000
     de4:	05010be6 	streq	r0, [r1, #-3046]	; 0xfffff41a
     de8:	01041403 	tsteq	r4, r3, lsl #8
     dec:	9c030705 	stcls	7, cr0, [r3], {5}
     df0:	02043c74 	andeq	r3, r4, #116, 24	; 0x7400
     df4:	ec031605 	stc	6, cr1, [r3], {5}
     df8:	0305010b 	movweq	r0, #20747	; 0x510b
     dfc:	05010414 	streq	r0, [r1, #-1044]	; 0xfffffbec
     e00:	04020007 	streq	r0, [r2], #-7
     e04:	74960301 	ldrvc	r0, [r6], #769	; 0x301
     e08:	000d054a 	andeq	r0, sp, sl, asr #10
     e0c:	0f010402 	svceq	0x00010402
     e10:	1a050204 	bne	141628 <__flash_size+0xc1628>
     e14:	01040200 	mrseq	r0, R12_usr
     e18:	010bff03 	tsteq	fp, r3, lsl #30	; <UNPREDICTABLE>
     e1c:	02000305 	andeq	r0, r0, #335544320	; 0x14000000
     e20:	05140104 	ldreq	r0, [r4, #-260]	; 0xfffffefc
     e24:	0402000c 	streq	r0, [r2], #-12
     e28:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
     e2c:	04020045 	streq	r0, [r2], #-69	; 0xffffffbb
     e30:	01042001 	tsteq	r4, r1
     e34:	03060505 	movweq	r0, #25861	; 0x6505
     e38:	042e7486 	strteq	r7, [lr], #-1158	; 0xfffffb7a
     e3c:	03160502 	tsteq	r6, #8388608	; 0x800000
     e40:	050119b2 	streq	r1, [r1, #-2482]	; 0xfffff64e
     e44:	2e061403 	cdpcs	4, 0, cr1, cr6, cr3, {0}
     e48:	050104ac 	streq	r0, [r1, #-1196]	; 0xfffffb54
     e4c:	db030605 	blle	c2668 <__flash_size+0x42668>
     e50:	0e050166 	adfeqsz	f0, f5, f6
     e54:	01050106 	tsteq	r5, r6, lsl #2
     e58:	05201203 	streq	r1, [r0, #-515]!	; 0xfffffdfd
     e5c:	2e6e030e 	cdpcs	3, 6, cr0, cr14, cr14, {0}
     e60:	03060305 	movweq	r0, #25349	; 0x6305
     e64:	01052e11 	tsteq	r5, r1, lsl lr
     e68:	022e1306 	eoreq	r1, lr, #402653184	; 0x18000000
     e6c:	01010005 	tsteq	r1, r5
     e70:	17050804 	strne	r0, [r5, -r4, lsl #16]
     e74:	00020500 	andeq	r0, r2, r0, lsl #10
     e78:	03000000 	movweq	r0, #0
     e7c:	050100e6 	streq	r0, [r1, #-230]	; 0xffffff1a
     e80:	10051402 	andne	r1, r5, r2, lsl #8
     e84:	02050106 	andeq	r0, r5, #-2147483647	; 0x80000001
     e88:	0f055906 	svceq	0x00055906
     e8c:	02050106 	andeq	r0, r5, #-2147483647	; 0x80000001
     e90:	10054b06 	andne	r4, r5, r6, lsl #22
     e94:	02050106 	andeq	r0, r5, #-2147483647	; 0x80000001
     e98:	0f055906 	svceq	0x00055906
     e9c:	02050106 	andeq	r0, r5, #-2147483647	; 0x80000001
     ea0:	0e053106 	adfeqs	f3, f5, f6
     ea4:	02050106 	andeq	r0, r5, #-2147483647	; 0x80000001
     ea8:	0e054b06 	vmlaeq.f64	d4, d5, d6
     eac:	02050106 	andeq	r0, r5, #-2147483647	; 0x80000001
     eb0:	0e053006 	cdpeq	0, 0, cr3, cr5, cr6, {0}
     eb4:	01050106 	tsteq	r5, r6, lsl #2
     eb8:	0006024c 	andeq	r0, r6, ip, asr #4
     ebc:	08040101 	stmdaeq	r4, {r0, r8}
     ec0:	05001e05 	streq	r1, [r0, #-3589]	; 0xfffff1fb
     ec4:	00000002 	andeq	r0, r0, r2
     ec8:	00f50300 	rscseq	r0, r5, r0, lsl #6
     ecc:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
     ed0:	01061105 	tsteq	r6, r5, lsl #2
     ed4:	02002205 	andeq	r2, r0, #1342177280	; 0x50000000
     ed8:	20060104 	andcs	r0, r6, r4, lsl #2
     edc:	02000805 	andeq	r0, r0, #327680	; 0x50000
     ee0:	05010104 	streq	r0, [r1, #-260]	; 0xfffffefc
     ee4:	04020011 	streq	r0, [r2], #-17	; 0xffffffef
     ee8:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
     eec:	04020008 	streq	r0, [r2], #-8
     ef0:	03052001 	movweq	r2, #20481	; 0x5001
     ef4:	05152f06 	ldreq	r2, [r5, #-3846]	; 0xfffff0fa
     ef8:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
     efc:	0105200f 	tsteq	r5, pc
     f00:	00040222 	andeq	r0, r4, r2, lsr #4
     f04:	08040101 	stmdaeq	r4, {r0, r8}
     f08:	05000105 	streq	r0, [r0, #-261]	; 0xfffffefb
     f0c:	00000002 	andeq	r0, r0, r2
     f10:	01800300 	orreq	r0, r0, r0, lsl #6
     f14:	13020501 	movwne	r0, #9473	; 0x2501
     f18:	06110513 			; <UNDEFINED> instruction: 0x06110513
     f1c:	06070514 			; <UNDEFINED> instruction: 0x06070514
     f20:	060c052c 	streq	r0, [ip], -ip, lsr #10
     f24:	2e070501 	cfsh32cs	mvfx0, mvfx7, #1
     f28:	05260105 	streq	r0, [r6, #-261]!	; 0xfffffefb
     f2c:	04020021 	streq	r0, [r2], #-33	; 0xffffffdf
     f30:	051c0601 	ldreq	r0, [ip, #-1537]	; 0xfffff9ff
     f34:	04020008 	streq	r0, [r2], #-8
     f38:	11050101 	tstne	r5, r1, lsl #2
     f3c:	01040200 	mrseq	r0, R12_usr
     f40:	08050106 	stmdaeq	r5, {r1, r2, r8}
     f44:	01040200 	mrseq	r0, R12_usr
     f48:	06030520 	streq	r0, [r3], -r0, lsr #10
     f4c:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
     f50:	20100501 	andscs	r0, r0, r1, lsl #10
     f54:	21060305 	tstcs	r6, r5, lsl #6
     f58:	03020106 	movweq	r0, #8454	; 0x2106
     f5c:	04010100 	streq	r0, [r1], #-256	; 0xffffff00
     f60:	001e0508 	andseq	r0, lr, r8, lsl #10
     f64:	08040205 	stmdaeq	r4, {r0, r2, r9}
     f68:	8c030800 	stchi	8, cr0, [r3], {-0}
     f6c:	05050101 	streq	r0, [r5, #-257]	; 0xfffffeff
     f70:	010a0514 	tsteq	sl, r4, lsl r5
     f74:	05011205 	streq	r1, [r1, #-517]	; 0xfffffdfb
     f78:	0510061e 	ldreq	r0, [r0, #-1566]	; 0xfffff9e2
     f7c:	0e05503b 	mcreq	0, 0, r5, cr5, cr11, {1}
     f80:	243b051c 	ldrtcs	r0, [fp], #-1308	; 0xfffffae4
     f84:	0616052e 	ldreq	r0, [r6], -lr, lsr #10
     f88:	0612050f 	ldreq	r0, [r2], -pc, lsl #10
     f8c:	00110501 	andseq	r0, r1, r1, lsl #10
     f90:	06030402 	streq	r0, [r3], -r2, lsl #8
     f94:	003b0531 	eorseq	r0, fp, r1, lsr r5
     f98:	06030402 	streq	r0, [r3], -r2, lsl #8
     f9c:	00260501 	eoreq	r0, r6, r1, lsl #10
     fa0:	2e030402 	cdpcs	4, 0, cr0, cr3, cr2, {0}
     fa4:	02003b05 	andeq	r3, r0, #5120	; 0x1400
     fa8:	052e0304 	streq	r0, [lr, #-772]!	; 0xfffffcfc
     fac:	04020021 	streq	r0, [r2], #-33	; 0xffffffdf
     fb0:	16052d03 	strne	r2, [r5], -r3, lsl #26
     fb4:	03040200 	movweq	r0, #16896	; 0x4200
     fb8:	000d0521 	andeq	r0, sp, r1, lsr #10
     fbc:	2d030402 	cfstrscs	mvf0, [r3, #-8]
     fc0:	02001605 	andeq	r1, r0, #5242880	; 0x500000
     fc4:	05210304 	streq	r0, [r1, #-772]!	; 0xfffffcfc
     fc8:	04020020 	streq	r0, [r2], #-32	; 0xffffffe0
     fcc:	051f0603 	ldreq	r0, [pc, #-1539]	; 9d1 <__data_size+0x9cd>
     fd0:	0402001a 	streq	r0, [r2], #-26	; 0xffffffe6
     fd4:	0d050103 	stfeqs	f0, [r5, #-12]
     fd8:	03040200 	movweq	r0, #16896	; 0x4200
     fdc:	24060106 	strcs	r0, [r6], #-262	; 0xfffffefa
     fe0:	01060f05 	tsteq	r6, r5, lsl #30
     fe4:	2f061105 	svccs	0x00061105
     fe8:	01062b05 	tsteq	r6, r5, lsl #22
     fec:	03061c05 	movweq	r1, #27653	; 0x6c05
     ff0:	1d053c79 	stcne	12, cr3, [r5, #-484]	; 0xfffffe1c
     ff4:	16050106 	strne	r0, [r5], -r6, lsl #2
     ff8:	09052006 	stmdbeq	r5, {r1, r2, sp}
     ffc:	1a050106 	bne	14141c <__flash_size+0xc141c>
    1000:	16053e06 	strne	r3, [r5], -r6, lsl #28
    1004:	1e050106 	adfnes	f0, f5, f6
    1008:	2415051b 	ldrcs	r0, [r5], #-1307	; 0xfffffae5
    100c:	3c223b05 			; <UNDEFINED> instruction: 0x3c223b05
    1010:	02001805 	andeq	r1, r0, #327680	; 0x50000
    1014:	0e060204 	cdpeq	2, 0, cr0, cr6, cr4, {0}
    1018:	02001905 	andeq	r1, r0, #81920	; 0x14000
    101c:	01060204 	tsteq	r6, r4, lsl #4
    1020:	02001205 	andeq	r1, r0, #1342177280	; 0x50000000
    1024:	20060204 	andcs	r0, r6, r4, lsl #4
    1028:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
    102c:	01060204 	tsteq	r6, r4, lsl #4
    1030:	0d030105 	stfeqs	f0, [r3, #-20]	; 0xffffffec
    1034:	06022e66 	streq	r2, [r2], -r6, ror #28
    1038:	04010100 	streq	r0, [r1], #-256	; 0xffffff00
    103c:	001e0508 	andseq	r0, lr, r8, lsl #10
    1040:	086c0205 	stmdaeq	ip!, {r0, r2, r9}^
    1044:	9d030800 	stcls	8, cr0, [r3, #-0]
    1048:	05050101 	streq	r0, [r5, #-257]	; 0xfffffeff
    104c:	010a0513 	tsteq	sl, r3, lsl r5
    1050:	05011305 	streq	r1, [r1, #-773]	; 0xfffffcfb
    1054:	0511061e 	ldreq	r0, [r1, #-1566]	; 0xfffff9e2
    1058:	0e053127 	adfeqsp	f3, f5, f7
    105c:	210d051e 	tstcs	sp, lr, lsl r5
    1060:	02000905 	andeq	r0, r0, #81920	; 0x14000
    1064:	2e060304 	cdpcs	3, 0, cr0, cr6, cr4, {0}
    1068:	02000d05 	andeq	r0, r0, #320	; 0x140
    106c:	05130304 	ldreq	r0, [r3, #-772]	; 0xfffffcfc
    1070:	0402001e 	streq	r0, [r2], #-30	; 0xffffffe2
    1074:	05010603 	streq	r0, [r1, #-1539]	; 0xfffff9fd
    1078:	0402000d 	streq	r0, [r2], #-13
    107c:	27051f03 	strcs	r1, [r5, -r3, lsl #30]
    1080:	03040200 	movweq	r0, #16896	; 0x4200
    1084:	001c052f 	andseq	r0, ip, pc, lsr #10
    1088:	2c030402 	cfstrscs	mvf0, [r3], {2}
    108c:	02001e05 	andeq	r1, r0, #5, 28	; 0x50
    1090:	05220304 	streq	r0, [r2, #-772]!	; 0xfffffcfc
    1094:	04020005 	streq	r0, [r2], #-5
    1098:	1e051e03 	cdpne	14, 0, cr1, cr5, cr3, {0}
    109c:	03040200 	movweq	r0, #16896	; 0x4200
    10a0:	001b0530 	andseq	r0, fp, r0, lsr r5
    10a4:	06030402 	streq	r0, [r3], -r2, lsl #8
    10a8:	0013052c 	andseq	r0, r3, ip, lsr #10
    10ac:	01030402 	tsteq	r3, r2, lsl #8
    10b0:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
    10b4:	01060304 	tsteq	r6, r4, lsl #6
    10b8:	02240105 	eoreq	r0, r4, #1073741825	; 0x40000001
    10bc:	01010006 	tsteq	r1, r6
    10c0:	1c050804 	stcne	8, cr0, [r5], {4}
    10c4:	9c020500 	cfstr32ls	mvfx0, [r2], {-0}
    10c8:	03080008 	movweq	r0, #32776	; 0x8008
    10cc:	050101a4 	streq	r0, [r1, #-420]	; 0xfffffe5c
    10d0:	13131305 	tstne	r3, #335544320	; 0x14000000
    10d4:	05010a05 	streq	r0, [r1, #-2565]	; 0xfffff5fb
    10d8:	1c050113 	stfnes	f0, [r5], {19}
    10dc:	17050f06 	strne	r0, [r5, -r6, lsl #30]
    10e0:	052e6632 	streq	r6, [lr, #-1586]!	; 0xfffff9ce
    10e4:	05150613 	ldreq	r0, [r5, #-1555]	; 0xfffff9ed
    10e8:	053c060f 	ldreq	r0, [ip, #-1551]!	; 0xfffff9f1
    10ec:	0402000d 	streq	r0, [r2], #-13
    10f0:	05210603 	streq	r0, [r1, #-1539]!	; 0xfffff9fd
    10f4:	0402002b 	streq	r0, [r2], #-43	; 0xffffffd5
    10f8:	05010603 	streq	r0, [r1, #-1539]	; 0xfffff9fd
    10fc:	0402001a 	streq	r0, [r2], #-26	; 0xffffffe6
    1100:	09052d03 	stmdbeq	r5, {r0, r1, r8, sl, fp, sp}
    1104:	03040200 	movweq	r0, #16896	; 0x4200
    1108:	001b0520 	andseq	r0, fp, r0, lsr #10
    110c:	21030402 	tstcs	r3, r2, lsl #8
    1110:	02001905 	andeq	r1, r0, #81920	; 0x14000
    1114:	1f060304 	svcne	0x00060304
    1118:	02001305 	andeq	r1, r0, #335544320	; 0x14000000
    111c:	05010304 	streq	r0, [r1, #-772]	; 0xfffffcfc
    1120:	04020009 	streq	r0, [r2], #-9
    1124:	05010603 	streq	r0, [r1, #-1539]	; 0xfffff9fd
    1128:	04020005 	streq	r0, [r2], #-5
    112c:	14051f02 	strne	r1, [r5], #-3842	; 0xfffff0fe
    1130:	02040200 	andeq	r0, r4, #0, 4
    1134:	0e055806 	cdpeq	8, 0, cr5, cr5, cr6, {0}
    1138:	02040200 	andeq	r0, r4, #0, 4
    113c:	00050501 	andeq	r0, r5, r1, lsl #10
    1140:	06020402 	streq	r0, [r2], -r2, lsl #8
    1144:	340b0501 	strcc	r0, [fp], #-1281	; 0xfffffaff
    1148:	05210d05 	streq	r0, [r1, #-3333]!	; 0xfffff2fb
    114c:	04020009 	streq	r0, [r2], #-9
    1150:	002e0603 	eoreq	r0, lr, r3, lsl #12
    1154:	13030402 	movwne	r0, #13314	; 0x3402
    1158:	02003e05 	andeq	r3, r0, #5, 28	; 0x50
    115c:	01060304 	tsteq	r6, r4, lsl #6
    1160:	02000d05 	andeq	r0, r0, #320	; 0x140
    1164:	051f0304 	ldreq	r0, [pc, #-772]	; e68 <__data_size+0xe64>
    1168:	0402003e 	streq	r0, [r2], #-62	; 0xffffffc2
    116c:	29052f03 	stmdbcs	r5, {r0, r1, r8, r9, sl, fp, sp}
    1170:	03040200 	movweq	r0, #16896	; 0x4200
    1174:	0033052e 	eorseq	r0, r3, lr, lsr #10
    1178:	20030402 	andcs	r0, r3, r2, lsl #8
    117c:	02001805 	andeq	r1, r0, #327680	; 0x50000
    1180:	052c0304 	streq	r0, [ip, #-772]!	; 0xfffffcfc
    1184:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
    1188:	05052203 	streq	r2, [r5, #-515]	; 0xfffffdfd
    118c:	03040200 	movweq	r0, #16896	; 0x4200
    1190:	001a052c 	andseq	r0, sl, ip, lsr #10
    1194:	30030402 	andcc	r0, r3, r2, lsl #8
    1198:	02001705 	andeq	r1, r0, #1310720	; 0x140000
    119c:	2c060304 	stccs	3, cr0, [r6], {4}
    11a0:	02000f05 	andeq	r0, r0, #5, 30
    11a4:	05010304 	streq	r0, [r1, #-772]	; 0xfffffcfc
    11a8:	04020005 	streq	r0, [r2], #-5
    11ac:	05010603 	streq	r0, [r1, #-1539]	; 0xfffff9fd
    11b0:	06022401 	streq	r2, [r2], -r1, lsl #8
    11b4:	04010100 	streq	r0, [r1], #-256	; 0xffffff00
    11b8:	001a0508 	andseq	r0, sl, r8, lsl #10
    11bc:	09040205 	stmdbeq	r4, {r0, r2, r9}
    11c0:	b6030800 	strlt	r0, [r3], -r0, lsl #16
    11c4:	05050101 	streq	r0, [r5, #-257]	; 0xfffffeff
    11c8:	05131313 	ldreq	r1, [r3, #-787]	; 0xfffffced
    11cc:	1305010a 	movwne	r0, #20746	; 0x510a
    11d0:	061a0501 	ldreq	r0, [sl], -r1, lsl #10
    11d4:	3217050f 	andscc	r0, r7, #62914560	; 0x3c00000
    11d8:	13052066 	movwne	r2, #20582	; 0x5066
    11dc:	1a051506 	bne	1465fc <__flash_size+0xc65fc>
    11e0:	2e790306 	cdpcs	3, 7, cr0, cr9, cr6, {0}
    11e4:	02000d05 	andeq	r0, r0, #320	; 0x140
    11e8:	36060304 	strcc	r0, [r6], -r4, lsl #6
    11ec:	02001b05 	andeq	r1, r0, #5120	; 0x1400
    11f0:	01060304 	tsteq	r6, r4, lsl #6
    11f4:	02002a05 	andeq	r2, r0, #20480	; 0x5000
    11f8:	05200304 	streq	r0, [r0, #-772]!	; 0xfffffcfc
    11fc:	04020009 	streq	r0, [r2], #-9
    1200:	1b052d03 	blne	14c614 <__flash_size+0xcc614>
    1204:	03040200 	movweq	r0, #16896	; 0x4200
    1208:	00180521 	andseq	r0, r8, r1, lsr #10
    120c:	06030402 	streq	r0, [r3], -r2, lsl #8
    1210:	0013053b 	andseq	r0, r3, fp, lsr r5
    1214:	01030402 	tsteq	r3, r2, lsl #8
    1218:	02000905 	andeq	r0, r0, #81920	; 0x14000
    121c:	01060304 	tsteq	r6, r4, lsl #6
    1220:	02001605 	andeq	r1, r0, #5242880	; 0x500000
    1224:	1f060204 	svcne	0x00060204
    1228:	02000e05 	andeq	r0, r0, #5, 28	; 0x50
    122c:	05010204 	streq	r0, [r1, #-516]	; 0xfffffdfc
    1230:	04020005 	streq	r0, [r2], #-5
    1234:	00010602 	andeq	r0, r1, r2, lsl #12
    1238:	20020402 	andcs	r0, r2, r2, lsl #8
    123c:	0009054a 	andeq	r0, r9, sl, asr #10
    1240:	06030402 	streq	r0, [r3], -r2, lsl #8
    1244:	00210527 	eoreq	r0, r1, r7, lsr #10
    1248:	06030402 	streq	r0, [r3], -r2, lsl #8
    124c:	00360501 	eorseq	r0, r6, r1, lsl #10
    1250:	2e030402 	cdpcs	4, 0, cr0, cr3, cr2, {0}
    1254:	02002b05 	andeq	r2, r0, #5120	; 0x1400
    1258:	052e0304 	streq	r0, [lr, #-772]!	; 0xfffffcfc
    125c:	04020025 	streq	r0, [r2], #-37	; 0xffffffdb
    1260:	16052003 	strne	r2, [r5], -r3
    1264:	03040200 	movweq	r0, #16896	; 0x4200
    1268:	002b0520 	eoreq	r0, fp, r0, lsr #10
    126c:	2e030402 	cdpcs	4, 0, cr0, cr3, cr2, {0}
    1270:	02002505 	andeq	r2, r0, #20971520	; 0x1400000
    1274:	052e0304 	streq	r0, [lr, #-772]!	; 0xfffffcfc
    1278:	04020005 	streq	r0, [r2], #-5
    127c:	16052d03 	strne	r2, [r5], -r3, lsl #26
    1280:	03040200 	movweq	r0, #16896	; 0x4200
    1284:	00140521 	andseq	r0, r4, r1, lsr #10
    1288:	06030402 	streq	r0, [r3], -r2, lsl #8
    128c:	000f052d 	andeq	r0, pc, sp, lsr #10
    1290:	01030402 	tsteq	r3, r2, lsl #8
    1294:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
    1298:	01060304 	tsteq	r6, r4, lsl #6
    129c:	02230105 	eoreq	r0, r3, #1073741825	; 0x40000001
    12a0:	01010007 	tsteq	r1, r7
    12a4:	18050804 	stmdane	r5, {r2, fp}
    12a8:	68020500 	stmdavs	r2, {r8, sl}
    12ac:	03080009 	movweq	r0, #32777	; 0x8009
    12b0:	050101c7 	streq	r0, [r1, #-455]	; 0xfffffe39
    12b4:	18051405 	stmdane	r5, {r0, r2, sl, ip}
    12b8:	0d051006 	stceq	0, cr1, [r5, #-24]	; 0xffffffe8
    12bc:	2c180530 	cfldr32cs	mvfx0, [r8], {48}	; 0x30
    12c0:	83220d05 			; <UNDEFINED> instruction: 0x83220d05
    12c4:	0605052d 	streq	r0, [r5], -sp, lsr #10
    12c8:	060d052f 	streq	r0, [sp], -pc, lsr #10
    12cc:	051f9101 	ldreq	r9, [pc, #-257]	; 11d3 <__data_size+0x11cf>
    12d0:	052f0605 	streq	r0, [pc, #-1541]!	; cd3 <__data_size+0xccf>
    12d4:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
    12d8:	05ae0605 	streq	r0, [lr, #1541]!	; 0x605
    12dc:	1305010a 	movwne	r0, #20746	; 0x510a
    12e0:	060d0501 	streq	r0, [sp], -r1, lsl #10
    12e4:	300e052c 	andcc	r0, lr, ip, lsr #10
    12e8:	05210d05 	streq	r0, [r1, #-3333]!	; 0xfffff2fb
    12ec:	04020009 	streq	r0, [r2], #-9
    12f0:	052e0603 	streq	r0, [lr, #-1539]!	; 0xfffff9fd
    12f4:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
    12f8:	05130603 	ldreq	r0, [r3, #-1539]	; 0xfffff9fd
    12fc:	0402000d 	streq	r0, [r2], #-13
    1300:	09051f03 	stmdbeq	r5, {r0, r1, r8, r9, sl, fp, ip}
    1304:	03040200 	movweq	r0, #16896	; 0x4200
    1308:	2e052f06 	cdpcs	15, 0, cr2, cr5, cr6, {0}
    130c:	03040200 	movweq	r0, #16896	; 0x4200
    1310:	27050106 	strcs	r0, [r5, -r6, lsl #2]
    1314:	03040200 	movweq	r0, #16896	; 0x4200
    1318:	0024052e 	eoreq	r0, r4, lr, lsr #10
    131c:	2e030402 	cdpcs	4, 0, cr0, cr3, cr2, {0}
    1320:	02002705 	andeq	r2, r0, #1310720	; 0x140000
    1324:	054a0304 	strbeq	r0, [sl, #-772]	; 0xfffffcfc
    1328:	04020034 	streq	r0, [r2], #-52	; 0xffffffcc
    132c:	1c057403 	cfstrsne	mvf7, [r5], {3}
    1330:	03040200 	movweq	r0, #16896	; 0x4200
    1334:	0034052c 	eorseq	r0, r4, ip, lsr #10
    1338:	22030402 	andcs	r0, r3, #33554432	; 0x2000000
    133c:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
    1340:	05480304 	strbeq	r0, [r8, #-772]	; 0xfffffcfc
    1344:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
    1348:	1b053003 	blne	14d35c <__flash_size+0xcd35c>
    134c:	03040200 	movweq	r0, #16896	; 0x4200
    1350:	13054806 	movwne	r4, #22534	; 0x5806
    1354:	03040200 	movweq	r0, #16896	; 0x4200
    1358:	00050501 	andeq	r0, r5, r1, lsl #10
    135c:	06030402 	streq	r0, [r3], -r2, lsl #8
    1360:	250e0501 	strcs	r0, [lr, #-1281]	; 0xfffffaff
    1364:	05210d05 	streq	r0, [r1, #-3333]!	; 0xfffff2fb
    1368:	052b351e 	streq	r3, [fp, #-1310]!	; 0xfffffae2
    136c:	132a0609 			; <UNDEFINED> instruction: 0x132a0609
    1370:	01062b05 	tsteq	r6, r5, lsl #22
    1374:	051f0d05 	ldreq	r0, [pc, #-3333]	; 677 <__data_size+0x673>
    1378:	1f052f2b 	svcne	0x00052f2b
    137c:	2e22052e 	cfsh64cs	mvdx0, mvdx2, #30
    1380:	13081505 	movwne	r1, #34053	; 0x8505
    1384:	051f2205 	ldreq	r2, [pc, #-517]	; 1187 <__data_size+0x1183>
    1388:	0c052f15 	stceq	15, cr2, [r5], {21}
    138c:	0609052f 	streq	r0, [r9], -pc, lsr #10
    1390:	060c0549 	streq	r0, [ip], -r9, asr #10
    1394:	2d150513 	cfldr32cs	mvfx0, [r5, #-76]	; 0xffffffb4
    1398:	2f060905 	svccs	0x00060905
    139c:	01060c05 	tsteq	r6, r5, lsl #24
    13a0:	21060d05 	tstcs	r6, r5, lsl #26
    13a4:	01061e05 	tsteq	r6, r5, lsl #28
    13a8:	02001b05 	andeq	r1, r0, #5120	; 0x1400
    13ac:	29060204 	stmdbcs	r6, {r2, r9}
    13b0:	02001c05 	andeq	r1, r0, #1280	; 0x500
    13b4:	01060204 	tsteq	r6, r4, lsl #4
    13b8:	02001305 	andeq	r1, r0, #335544320	; 0x14000000
    13bc:	20060204 	andcs	r0, r6, r4, lsl #4
    13c0:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
    13c4:	01060204 	tsteq	r6, r4, lsl #4
    13c8:	16030105 	strne	r0, [r3], -r5, lsl #2
    13cc:	060e0558 			; <UNDEFINED> instruction: 0x060e0558
    13d0:	053c7103 	ldreq	r7, [ip, #-259]!	; 0xfffffefd
    13d4:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
    13d8:	053d060d 	ldreq	r0, [sp, #-1549]!	; 0xfffff9f3
    13dc:	0501061e 	streq	r0, [r1, #-1566]	; 0xfffff9e2
    13e0:	053f060d 	ldreq	r0, [pc, #-1549]!	; ddb <__data_size+0xdd7>
    13e4:	0201061e 	andeq	r0, r1, #31457280	; 0x1e00000
    13e8:	01010009 	tsteq	r1, r9
    13ec:	15050804 	strne	r0, [r5, #-2052]	; 0xfffff7fc
    13f0:	98020500 	stmdals	r2, {r8, sl}
    13f4:	0308000a 	movweq	r0, #32778	; 0x800a
    13f8:	050101ea 	streq	r0, [r1, #-490]	; 0xfffffe16
    13fc:	05131405 	ldreq	r1, [r3, #-1029]	; 0xfffffbfb
    1400:	12050109 	andne	r0, r5, #1073741826	; 0x40000002
    1404:	13090501 	movwne	r0, #38145	; 0x9501
    1408:	0e061505 	cfsh32eq	mvfx1, mvfx6, #5
    140c:	05321d05 	ldreq	r1, [r2, #-3333]!	; 0xfffff2fb
    1410:	2015032c 	andscs	r0, r5, ip, lsr #6
    1414:	6b032105 	blvs	c9830 <__flash_size+0x49830>
    1418:	1c150520 	cfldr32ne	mvfx0, [r5], {32}
    141c:	05402105 	strbeq	r2, [r0, #-261]	; 0xfffffefb
    1420:	17052e12 	smladne	r5, r2, lr, r2
    1424:	12051f06 	andne	r1, r5, #6, 30
    1428:	13090501 	movwne	r0, #38145	; 0x9501
    142c:	01062105 	tsteq	r6, r5, lsl #2
    1430:	053c1205 	ldreq	r1, [ip, #-517]!	; 0xfffffdfb
    1434:	051f0617 	ldreq	r0, [pc, #-1559]	; e25 <__data_size+0xe21>
    1438:	09050112 	stmdbeq	r5, {r1, r4, r8}
    143c:	06210513 			; <UNDEFINED> instruction: 0x06210513
    1440:	3c120501 	cfldr32cc	mvfx0, [r2], {1}
    1444:	1f061705 	svcne	0x00061705
    1448:	05011205 	streq	r1, [r1, #-517]	; 0xfffffdfb
    144c:	21051309 	tstcs	r5, r9, lsl #6
    1450:	0e050106 	adfeqs	f0, f5, f6
    1454:	052e1403 	streq	r1, [lr, #-1027]!	; 0xfffffbfd
    1458:	206c0312 	rsbcs	r0, ip, r2, lsl r3
    145c:	1f061705 	svcne	0x00061705
    1460:	06011205 	streq	r1, [r1], -r5, lsl #4
    1464:	032c0521 			; <UNDEFINED> instruction: 0x032c0521
    1468:	09052015 	stmdbeq	r5, {r0, r2, r4, sp}
    146c:	03040200 	movweq	r0, #16896	; 0x4200
    1470:	1b053c06 	blne	150490 <__flash_size+0xd0490>
    1474:	03040200 	movweq	r0, #16896	; 0x4200
    1478:	09050106 	stmdbeq	r5, {r1, r2, r8}
    147c:	03040200 	movweq	r0, #16896	; 0x4200
    1480:	02002f06 	andeq	r2, r0, #6, 30
    1484:	05130304 	ldreq	r0, [r3, #-772]	; 0xfffffcfc
    1488:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
    148c:	05100603 	ldreq	r0, [r0, #-1539]	; 0xfffff9fd
    1490:	04020040 	streq	r0, [r2], #-64	; 0xffffffc0
    1494:	13054a03 	movwne	r4, #23043	; 0x5a03
    1498:	03040200 	movweq	r0, #16896	; 0x4200
    149c:	0019053d 	andseq	r0, r9, sp, lsr r5
    14a0:	2c030402 	cfstrscs	mvf0, [r3], {2}
    14a4:	02001f05 	andeq	r1, r0, #5, 30
    14a8:	05230304 	streq	r0, [r3, #-772]!	; 0xfffffcfc
    14ac:	04020005 	streq	r0, [r2], #-5
    14b0:	13051d03 	movwne	r1, #23811	; 0x5d03
    14b4:	03040200 	movweq	r0, #16896	; 0x4200
    14b8:	00180523 	andseq	r0, r8, r3, lsr #10
    14bc:	06030402 	streq	r0, [r3], -r2, lsl #8
    14c0:	0013052b 	andseq	r0, r3, fp, lsr #10
    14c4:	01030402 	tsteq	r3, r2, lsl #8
    14c8:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
    14cc:	01060304 	tsteq	r6, r4, lsl #6
    14d0:	05360e05 	ldreq	r0, [r6, #-3589]!	; 0xfffff1fb
    14d4:	20780305 	rsbscs	r0, r8, r5, lsl #6
    14d8:	0e031a05 	vmlaeq.f32	s2, s6, s10
    14dc:	09052b20 	stmdbeq	r5, {r5, r8, r9, fp, sp}
    14e0:	1e054806 	cdpne	8, 0, cr4, cr5, cr6, {0}
    14e4:	22050106 	andcs	r0, r5, #-2147483647	; 0x80000001
    14e8:	0609052e 	streq	r0, [r9], -lr, lsr #10
    14ec:	060c0521 	streq	r0, [ip], -r1, lsr #10
    14f0:	060d0501 	streq	r0, [sp], -r1, lsl #10
    14f4:	061a053d 			; <UNDEFINED> instruction: 0x061a053d
    14f8:	00180501 	andseq	r0, r8, r1, lsl #10
    14fc:	06020402 	streq	r0, [r2], -r2, lsl #8
    1500:	0019052b 	andseq	r0, r9, fp, lsr #10
    1504:	06020402 	streq	r0, [r2], -r2, lsl #8
    1508:	00130501 	andseq	r0, r3, r1, lsl #10
    150c:	06020402 	streq	r0, [r2], -r2, lsl #8
    1510:	00050520 	andeq	r0, r5, r0, lsr #10
    1514:	06020402 	streq	r0, [r2], -r2, lsl #8
    1518:	030e0501 	movweq	r0, #58625	; 0xe501
    151c:	0905580d 	stmdbeq	r5, {r0, r2, r3, fp, ip, lr}
    1520:	03040200 	movweq	r0, #16896	; 0x4200
    1524:	16052106 	strne	r2, [r5], -r6, lsl #2
    1528:	03040200 	movweq	r0, #16896	; 0x4200
    152c:	19050106 	stmdbne	r5, {r1, r2, r8}
    1530:	03040200 	movweq	r0, #16896	; 0x4200
    1534:	00160557 	andseq	r0, r6, r7, asr r5
    1538:	2f030402 	svccs	0x00030402
    153c:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
    1540:	052d0304 	streq	r0, [sp, #-772]!	; 0xfffffcfc
    1544:	04020016 	streq	r0, [r2], #-22	; 0xffffffea
    1548:	18052103 	stmdane	r5, {r0, r1, r8, sp}
    154c:	03040200 	movweq	r0, #16896	; 0x4200
    1550:	13052d06 	movwne	r2, #23814	; 0x5d06
    1554:	03040200 	movweq	r0, #16896	; 0x4200
    1558:	00050501 	andeq	r0, r5, r1, lsl #10
    155c:	06030402 	streq	r0, [r3], -r2, lsl #8
    1560:	03270501 			; <UNDEFINED> instruction: 0x03270501
    1564:	0b05200e 	bleq	1495a4 <__flash_size+0xc95a4>
    1568:	053c7903 	ldreq	r7, [ip, #-2307]!	; 0xfffff6fd
    156c:	0905330e 	stmdbeq	r5, {r1, r2, r3, r8, r9, ip, sp}
    1570:	0534061c 	ldreq	r0, [r4, #-1564]!	; 0xfffff9e4
    1574:	05010627 	streq	r0, [r1, #-1575]	; 0xfffff9d9
    1578:	09030609 	stmdbeq	r3, {r0, r3, r9, sl}
    157c:	060c05ba 			; <UNDEFINED> instruction: 0x060c05ba
    1580:	03190501 	tsteq	r9, #4194304	; 0x400000
    1584:	15056675 	strne	r6, [r5, #-1653]	; 0xfffff98b
    1588:	052e0d03 	streq	r0, [lr, #-3331]!	; 0xfffff2fd
    158c:	73030618 	movwvc	r0, #13848	; 0x3618
    1590:	0113053c 	tsteq	r3, ip, lsr r5
    1594:	01060505 	tsteq	r6, r5, lsl #10
    1598:	2e160306 	cdpcs	3, 1, cr0, cr6, cr6, {0}
    159c:	13060105 	movwne	r0, #24837	; 0x6105
    15a0:	0311054a 	tsteq	r1, #310378496	; 0x12800000
    15a4:	22052e55 	andcs	r2, r5, #1360	; 0x550
    15a8:	060e051c 			; <UNDEFINED> instruction: 0x060e051c
    15ac:	06160532 			; <UNDEFINED> instruction: 0x06160532
    15b0:	060d050e 	streq	r0, [sp], -lr, lsl #10
    15b4:	061a0541 	ldreq	r0, [sl], -r1, asr #10
    15b8:	000f0201 	andeq	r0, pc, r1, lsl #4
    15bc:	08040101 	stmdaeq	r4, {r0, r8}
    15c0:	05001c05 	streq	r1, [r0, #-3077]	; 0xfffff3fb
    15c4:	000bb402 	andeq	fp, fp, r2, lsl #8
    15c8:	02be0308 	adcseq	r0, lr, #8, 6	; 0x20000000
    15cc:	14040501 	strne	r0, [r4], #-1281	; 0xfffffaff
    15d0:	010d0513 	tsteq	sp, r3, lsl r5
    15d4:	13061b05 	movwne	r1, #27397	; 0x6b05
    15d8:	05461c05 	strbeq	r1, [r6, #-3077]	; 0xfffff3fb
    15dc:	052e241b 	streq	r2, [lr, #-1051]!	; 0xfffffbe5
    15e0:	13053109 	movwne	r3, #20745	; 0x5109
    15e4:	1c052106 	stfnes	f2, [r5], {6}
    15e8:	01780306 	cmneq	r8, r6, lsl #6
    15ec:	02000905 	andeq	r0, r0, #81920	; 0x14000
    15f0:	03060304 	movweq	r0, #25348	; 0x6304
    15f4:	1d052e09 	stcne	14, cr2, [r5, #-36]	; 0xffffffdc
    15f8:	03040200 	movweq	r0, #16896	; 0x4200
    15fc:	18050106 	stmdane	r5, {r1, r2, r8}
    1600:	03040200 	movweq	r0, #16896	; 0x4200
    1604:	13054906 	movwne	r4, #22790	; 0x5906
    1608:	03040200 	movweq	r0, #16896	; 0x4200
    160c:	00050501 	andeq	r0, r5, r1, lsl #10
    1610:	06030402 	streq	r0, [r3], -r2, lsl #8
    1614:	00140501 	andseq	r0, r4, r1, lsl #10
    1618:	06020402 	streq	r0, [r2], -r2, lsl #8
    161c:	00150557 	andseq	r0, r5, r7, asr r5
    1620:	06020402 	streq	r0, [r2], -r2, lsl #8
    1624:	000d0501 	andeq	r0, sp, r1, lsl #10
    1628:	06020402 	streq	r0, [r2], -r2, lsl #8
    162c:	00040520 	andeq	r0, r4, r0, lsr #10
    1630:	06020402 	streq	r0, [r2], -r2, lsl #8
    1634:	79010501 	stmdbvc	r1, {r0, r8, sl}
    1638:	01000502 	tsteq	r0, r2, lsl #10
    163c:	05080401 	streq	r0, [r8, #-1025]	; 0xfffffbff
    1640:	0205001c 	andeq	r0, r5, #28
    1644:	08000bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp}
    1648:	0102cd03 	tsteq	r2, r3, lsl #26
    164c:	14130505 	ldrne	r0, [r3], #-1285	; 0xfffffafb
    1650:	05010f05 	streq	r0, [r1, #-3845]	; 0xfffff0fb
    1654:	16051309 	strne	r1, [r5], -r9, lsl #6
    1658:	48050106 	stmdami	r5, {r1, r2, r8}
    165c:	03160526 	tsteq	r6, #159383552	; 0x9800000
    1660:	1c052e7a 	stcne	14, cr2, [r5], {122}	; 0x7a
    1664:	2416052a 	ldrcs	r0, [r6], #-1322	; 0xfffffad6
    1668:	2d061405 	cfstrscs	mvf1, [r6, #-20]	; 0xffffffec
    166c:	05010f05 	streq	r0, [r1, #-3845]	; 0xfffff0fb
    1670:	16051309 	strne	r1, [r5], -r9, lsl #6
    1674:	14050106 	strne	r0, [r5], #-262	; 0xfffffefa
    1678:	0f052d06 	svceq	0x00052d06
    167c:	13090501 	movwne	r0, #38145	; 0x9501
    1680:	01061605 	tsteq	r6, r5, lsl #12
    1684:	2d061405 	cfstrscs	mvf1, [r6, #-20]	; 0xffffffec
    1688:	05010f05 	streq	r0, [r1, #-3845]	; 0xfffff0fb
    168c:	16051309 	strne	r1, [r5], -r9, lsl #6
    1690:	14050106 	strne	r0, [r5], #-262	; 0xfffffefa
    1694:	0f052d06 	svceq	0x00052d06
    1698:	160e0501 	strne	r0, [lr], -r1, lsl #10
    169c:	05131205 	ldreq	r1, [r3, #-517]	; 0xfffffdfb
    16a0:	13051316 	movwne	r1, #21270	; 0x5316
    16a4:	48053c06 	stmdami	r5, {r1, r2, sl, fp, ip, sp}
    16a8:	0011052f 	andseq	r0, r1, pc, lsr #10
    16ac:	06030402 	streq	r0, [r3], -r2, lsl #8
    16b0:	0048052e 	subeq	r0, r8, lr, lsr #10
    16b4:	06030402 	streq	r0, [r3], -r2, lsl #8
    16b8:	00330501 	eorseq	r0, r3, r1, lsl #10
    16bc:	2e030402 	cdpcs	4, 0, cr0, cr3, cr2, {0}
    16c0:	02003b05 	andeq	r3, r0, #5120	; 0x1400
    16c4:	052e0304 	streq	r0, [lr, #-772]!	; 0xfffffcfc
    16c8:	04020023 	streq	r0, [r2], #-35	; 0xffffffdd
    16cc:	1d052e03 	stcne	14, cr2, [r5, #-12]
    16d0:	03040200 	movweq	r0, #16896	; 0x4200
    16d4:	0023051f 	eoreq	r0, r3, pc, lsl r5
    16d8:	2f030402 	svccs	0x00030402
    16dc:	02001c05 	andeq	r1, r0, #1280	; 0x500
    16e0:	2d060304 	stccs	3, cr0, [r6, #-16]
    16e4:	02001605 	andeq	r1, r0, #5242880	; 0x500000
    16e8:	05010304 	streq	r0, [r1, #-772]	; 0xfffffcfc
    16ec:	0402000d 	streq	r0, [r2], #-13
    16f0:	05010603 	streq	r0, [r1, #-1539]	; 0xfffff9fd
    16f4:	04020019 	streq	r0, [r2], #-25	; 0xffffffe7
    16f8:	09053b02 	stmdbeq	r5, {r1, r8, r9, fp, ip, sp}
    16fc:	02040200 	andeq	r0, r4, #0, 4
    1700:	00180520 	andseq	r0, r8, r0, lsr #10
    1704:	06020402 	streq	r0, [r2], -r2, lsl #8
    1708:	0012053c 	andseq	r0, r2, ip, lsr r5
    170c:	01020402 	tsteq	r2, r2, lsl #8
    1710:	02000905 	andeq	r0, r0, #81920	; 0x14000
    1714:	01060204 	tsteq	r6, r4, lsl #4
    1718:	20260105 	eorcs	r0, r6, r5, lsl #2
    171c:	01000702 	tsteq	r0, r2, lsl #14
    1720:	05080401 	streq	r0, [r8, #-1025]	; 0xfffffbff
    1724:	02050033 	andeq	r0, r5, #51	; 0x33
    1728:	00000000 	andeq	r0, r0, r0
    172c:	0102df03 	tsteq	r2, r3, lsl #30
    1730:	13140505 	tstne	r4, #20971520	; 0x1400000
    1734:	0f063305 	svceq	0x00063305
    1738:	05310505 	ldreq	r0, [r1, #-1285]!	; 0xfffffafb
    173c:	05051d33 	streq	r1, [r5, #-3379]	; 0xfffff2cd
    1740:	33052323 	movwcc	r2, #21283	; 0x5323
    1744:	05207a03 	streq	r7, [r0, #-2563]!	; 0xfffff5fd
    1748:	2f062305 	svccs	0x00062305
    174c:	593e3d3d 	ldmdbpl	lr!, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp}
    1750:	053e3d3d 	ldreq	r3, [lr, #-3389]!	; 0xfffff2c3
    1754:	05010610 	streq	r0, [r1, #-1552]	; 0xfffff9f0
    1758:	06202005 	strteq	r2, [r0], -r5
    175c:	3e3d3d59 	mrccc	13, 1, r3, cr13, cr9, {2}
    1760:	053d3d75 	ldreq	r3, [sp, #-3445]!	; 0xfffff28b
    1764:	2e3d0601 	cfmsuba32cs	mvax0, mvax0, mvfx13, mvfx1
    1768:	01000a02 	tsteq	r0, r2, lsl #20
    176c:	05080401 	streq	r0, [r8, #-1025]	; 0xfffffbff
    1770:	02050001 	andeq	r0, r5, #1
    1774:	08000c58 	stmdaeq	r0, {r3, r4, r6, sl, fp}
    1778:	0102f903 	tsteq	r2, r3, lsl #18	; <UNPREDICTABLE>
    177c:	04130505 	ldreq	r0, [r3], #-1285	; 0xfffffafb
    1780:	03060501 	movweq	r0, #25857	; 0x6501
    1784:	05017f9b 	streq	r7, [r1, #-3995]	; 0xfffff065
    1788:	08041503 	stmdaeq	r4, {r0, r1, r8, sl, ip}
    178c:	03060105 	movweq	r0, #24837	; 0x6105
    1790:	040100e1 	streq	r0, [r1], #-225	; 0xffffff1f
    1794:	03130501 	tsteq	r3, #4194304	; 0x400000
    1798:	3c207f9f 	stccc	15, cr7, [r0], #-636	; 0xfffffd84
    179c:	05050804 	streq	r0, [r5, #-2052]	; 0xfffff7fc
    17a0:	00e30306 	rsceq	r0, r3, r6, lsl #6
    17a4:	03090501 	movweq	r0, #38145	; 0x9501
    17a8:	09030115 	stmdbeq	r3, {r0, r2, r4, r8}
    17ac:	2e09032e 	cdpcs	3, 0, cr0, cr9, cr14, {1}
    17b0:	032e0903 			; <UNDEFINED> instruction: 0x032e0903
    17b4:	09032e09 	stmdbeq	r3, {r0, r3, r9, sl, fp, sp}
    17b8:	2e09032e 	cdpcs	3, 0, cr0, cr9, cr14, {1}
    17bc:	052e0903 	streq	r0, [lr, #-2307]!	; 0xfffff6fd
    17c0:	0501061a 	streq	r0, [r1, #-1562]	; 0xfffff9e6
    17c4:	13030602 	movwne	r0, #13826	; 0x3602
    17c8:	0601052e 	streq	r0, [r1], -lr, lsr #10
    17cc:	00060213 	andeq	r0, r6, r3, lsl r2
    17d0:	Address 0x00000000000017d0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
  if((RCC->CR & RCC_CR_MSIRGSEL) == RESET)
   0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
   4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
   8:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
   c:	745f657a 	ldrbvc	r6, [pc], #-1402	; 14 <__data_size+0x10>
  10:	665f5f00 	ldrbvs	r5, [pc], -r0, lsl #30
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
  14:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
{
  18:	6172735f 	cmnvs	r2, pc, asr r3
  msirange = MSIRangeTable[msirange];
  1c:	6e695f6d 	cdpvs	15, 6, cr5, cr9, cr13, {3}
  switch (RCC->CFGR & RCC_CFGR_SWS)
  20:	735f7469 	cmpvc	pc, #1761607680	; 0x69000000
  24:	615f6372 	cmpvs	pc, r2, ror r3	; <UNPREDICTABLE>
  28:	00726464 	rsbseq	r6, r2, r4, ror #8
  2c:	73625f5f 	cmnvc	r2, #380	; 0x17c
  30:	69735f73 	ldmdbvs	r3!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
      SystemCoreClock = pllvco/pllr;
  34:	2f00657a 	svccs	0x0000657a
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
  38:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  3c:	6a75792f 	bvs	1d5e500 <__flash_size+0x1cde500>
  SystemCoreClock >>= tmp;
  40:	4d2f6569 	cfstr32mi	mvfx6, [pc, #-420]!	; fffffea4 <__stack+0xdffe7ea4>
  44:	735f5543 	cmpvc	pc, #281018368	; 0x10c00000
      SystemCoreClock = HSE_VALUE;
  48:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
  4c:	6e696c2f 	cdpvs	12, 6, cr6, cr9, cr15, {1}
  50:	635f7875 	cmpvs	pc, #7667712	; 0x750000
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
  54:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0xfffffd91
  58:	376d2d78 			; <UNDEFINED> instruction: 0x376d2d78
  5c:	6665645f 			; <UNDEFINED> instruction: 0x6665645f
      switch (pllsource)
  60:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
          pllvco = (msirange / pllm);
  64:	6a72702f 	bvs	1c9c128 <__flash_size+0x1c1c128>
          break;
  68:	63694d2f 	cmnvs	r9, #3008	; 0xbc0
          pllvco = (HSE_VALUE / pllm);
  6c:	70536f72 	subsvc	r6, r3, r2, ror pc
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
  70:	68636565 	stmdavs	r3!, {r0, r2, r5, r6, r8, sl, sp, lr}^
  74:	435f435f 	cmpmi	pc, #2080374785	; 0x7c000001
  78:	7365646f 	cmnvc	r5, #1862270976	; 0x6f000000
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
  7c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  80:	732d7075 			; <UNDEFINED> instruction: 0x732d7075
      SystemCoreClock = pllvco/pllr;
  84:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
          pllvco = (HSE_VALUE / pllm);
  88:	3637346c 	ldrtcc	r3, [r7], -ip, ror #8
      SystemCoreClock = msirange;
  8c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
      break;
  90:	37314320 	ldrcc	r4, [r1, -r0, lsr #6]!
  94:	2e303120 	rsfcssp	f3, f0, f0
  98:	20312e32 	eorscs	r2, r1, r2, lsr lr
  9c:	30323032 	eorscc	r3, r2, r2, lsr r0
  a0:	33303131 	teqcc	r0, #1073741836	; 0x4000000c
  a4:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  a8:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  ac:	2d202965 			; <UNDEFINED> instruction: 0x2d202965
  b0:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  b4:	726f633d 	rsbvc	r6, pc, #-201326592	; 0xf4000000
  b8:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  bc:	2d20346d 	cfstrscs	mvf3, [r0, #-436]!	; 0xfffffe4c
  c0:	7568746d 	strbvc	r7, [r8, #-1133]!	; 0xfffffb93
  c4:	2d20626d 	sfmcs	f6, 4, [r0, #-436]!	; 0xfffffe4c
  c8:	6f6c666d 	svcvs	0x006c666d
  cc:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  d0:	733d6962 	teqvc	sp, #1605632	; 0x188000
  d4:	6674666f 	ldrbtvs	r6, [r4], -pc, ror #12
  d8:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  dc:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  e0:	34767066 	ldrbtcc	r7, [r6], #-102	; 0xffffff9a
  e4:	2d70732d 	ldclcs	3, cr7, [r0, #-180]!	; 0xffffff4c
  e8:	20363164 	eorscs	r3, r6, r4, ror #2
  ec:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  f0:	613d6863 	teqvs	sp, r3, ror #16
  f4:	37766d72 			; <UNDEFINED> instruction: 0x37766d72
  f8:	2b6d2d65 	blcs	1b4b694 <__flash_size+0x1acb694>
  fc:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
 100:	672d2067 	strvs	r2, [sp, -r7, rrx]!
 104:	734f2d20 	movtvc	r2, #64800	; 0xfd20
 108:	65702d20 	ldrbvs	r2, [r0, #-3360]!	; 0xfffff2e0
 10c:	746e6164 	strbtvc	r6, [lr], #-356	; 0xfffffe9c
 110:	652d6369 	strvs	r6, [sp, #-873]!	; 0xfffffc97
 114:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
 118:	662d2073 			; <UNDEFINED> instruction: 0x662d2073
 11c:	61746164 	cmnvs	r4, r4, ror #2
 120:	6365732d 	cmnvs	r5, #-1275068416	; 0xb4000000
 124:	6e6f6974 			; <UNDEFINED> instruction: 0x6e6f6974
 128:	662d2073 			; <UNDEFINED> instruction: 0x662d2073
 12c:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
 130:	6e6f6974 			; <UNDEFINED> instruction: 0x6e6f6974
 134:	6365732d 	cmnvs	r5, #-1275068416	; 0xb4000000
 138:	6e6f6974 			; <UNDEFINED> instruction: 0x6e6f6974
 13c:	5f5f0073 	svcpl	0x005f0073
 140:	61746164 	cmnvs	r4, r4, ror #2
 144:	7a69735f 	bvc	1a5cec8 <__flash_size+0x19dcec8>
 148:	74530065 	ldrbvc	r0, [r3], #-101	; 0xffffff9b
 14c:	48747261 	ldmdami	r4!, {r0, r5, r6, r9, ip, sp, lr}^
 150:	00657265 	rsbeq	r7, r5, r5, ror #4
 154:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 158:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 15c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 160:	5f5f0074 	svcpl	0x005f0074
 164:	61746164 	cmnvs	r4, r4, ror #2
 168:	6464615f 	strbtvs	r6, [r4], #-351	; 0xfffffea1
 16c:	5f5f0072 	svcpl	0x005f0072
 170:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 174:	00745f38 	rsbseq	r5, r4, r8, lsr pc
 178:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
 17c:	5f707574 	svcpl	0x00707574
 180:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0xfffffaae
 184:	6e614874 	mcrvs	8, 3, r4, cr1, cr4, {3}
 188:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 18c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 190:	6f642067 	svcvs	0x00642067
 194:	656c6275 	strbvs	r6, [ip, #-629]!	; 0xfffffd8b
 198:	736e7500 	cmnvc	lr, #0, 10
 19c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1a0:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1a4:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
 1a8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1ac:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1b0:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 1b4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1b8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 1bc:	74530074 	ldrbvc	r0, [r3], #-116	; 0xffffff8c
 1c0:	75747261 	ldrbvc	r7, [r4, #-609]!	; 0xfffffd9f
 1c4:	655a5f70 	ldrbvs	r5, [sl, #-3952]	; 0xfffff090
 1c8:	65536f72 	ldrbvs	r6, [r3, #-3954]	; 0xfffff08e
 1cc:	6f697463 	svcvs	0x00697463
 1d0:	6873006e 	ldmdavs	r3!, {r1, r2, r3, r5, r6}^
 1d4:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1d8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 1dc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1e0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1e4:	625f5f00 	subsvs	r5, pc, #0, 30
 1e8:	615f7373 	cmpvs	pc, r3, ror r3	; <UNPREDICTABLE>
 1ec:	00726464 	rsbseq	r6, r2, r4, ror #8
 1f0:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
 1f4:	5f707574 	svcpl	0x00707574
 1f8:	79706f43 	ldmdbvc	r0!, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
 1fc:	74636553 	strbtvc	r6, [r3], #-1363	; 0xfffffaad
 200:	006e6f69 	rsbeq	r6, lr, r9, ror #30
 204:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 208:	2e707574 	mrccs	5, 3, r7, cr0, cr4, {3}
 20c:	5f5f0063 	svcpl	0x005f0063
 210:	5f6d6172 	svcpl	0x006d6172
 214:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
 218:	7a69735f 	bvc	1a5cf9c <__flash_size+0x19dcf9c>
 21c:	5f5f0065 	svcpl	0x005f0065
 220:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 224:	5f727470 	svcpl	0x00727470
 228:	5f5f0074 	svcpl	0x005f0074
 22c:	5f6d6172 	svcpl	0x006d6172
 230:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
 234:	6464615f 	strbtvs	r6, [r4], #-351	; 0xfffffea1
 238:	614d0072 	hvcvs	53250	; 0xd002
 23c:	5f006e69 	svcpl	0x00006e69
 240:	6174735f 	cmnvs	r4, pc, asr r3
 244:	66006b63 	strvs	r6, [r0], -r3, ror #22
 248:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
 24c:	6365765f 	cmnvs	r5, #99614720	; 0x5f00000
 250:	73726f74 	cmnvc	r2, #116, 30	; 0x1d0
 254:	63657600 	cmnvs	r5, #0, 12
 258:	5f726f74 	svcpl	0x00726f74
 25c:	72746e65 	rsbsvc	r6, r4, #1616	; 0x650
 260:	65760079 	ldrbvs	r0, [r6, #-121]!	; 0xffffff87
 264:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
 268:	00632e73 	rsbeq	r2, r3, r3, ror lr
 26c:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
 270:	655f726f 	ldrbvs	r7, [pc, #-623]	; 9 <__data_size+0x5>
 274:	7972746e 	ldmdbvc	r2!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
 278:	6400745f 	strvs	r7, [r0], #-1119	; 0xfffffba1
 27c:	6e686665 	cdpvs	6, 6, cr6, cr8, cr5, {3}
 280:	632e6c64 			; <UNDEFINED> instruction: 0x632e6c64
 284:	66654400 	strbtvs	r4, [r5], -r0, lsl #8
 288:	6c646e48 	stclvs	14, cr6, [r4], #-288	; 0xfffffee0
 28c:	6665445f 			; <UNDEFINED> instruction: 0x6665445f
 290:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
 294:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 298:	0072656c 	rsbseq	r6, r2, ip, ror #10
 29c:	726c6c70 	rsbvc	r6, ip, #112, 24	; 0x7000
 2a0:	45534800 	ldrbmi	r4, [r3, #-2048]	; 0xfffff800
 2a4:	61707942 	cmnvs	r0, r2, asr #18
 2a8:	41007373 	tstmi	r0, r3, ror r3
 2ac:	45314250 	ldrmi	r4, [r1, #-592]!	; 0xfffffdb0
 2b0:	0031524e 	eorseq	r5, r1, lr, asr #4
 2b4:	31425041 	cmpcc	r2, r1, asr #32
 2b8:	32524e45 	subscc	r4, r2, #1104	; 0x450
 2bc:	52435000 	subpl	r5, r3, #0
 2c0:	5332504f 	teqpl	r2, #79	; 0x4f
 2c4:	4c4c0052 	mcrrmi	0, 5, r0, ip, cr2
 2c8:	4343525f 	movtmi	r5, #12895	; 0x325f
 2cc:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
 2d0:	32494153 	subcc	r4, r9, #-1073741804	; 0xc0000014
 2d4:	5273495f 	rsbspl	r4, r3, #1556480	; 0x17c000
 2d8:	79646165 	stmdbvc	r4!, {r0, r2, r5, r6, r8, sp, lr}^
 2dc:	5f4c4c00 	svcpl	0x004c4c00
 2e0:	6c65446d 	cfstrdvs	mvd4, [r5], #-436	; 0xfffffe4c
 2e4:	52007961 	andpl	r7, r0, #1589248	; 0x184000
 2e8:	00524f54 	subseq	r4, r2, r4, asr pc
 2ec:	4b4c4348 	blmi	1311014 <__flash_size+0x1291014>
 2f0:	6572465f 	ldrbvs	r4, [r2, #-1631]!	; 0xfffff9a1
 2f4:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
 2f8:	53007963 	movwpl	r7, #2403	; 0x963
 2fc:	52564354 	subspl	r4, r6, #84, 6	; 0x50000001
 300:	54530031 	ldrbpl	r0, [r3], #-49	; 0xffffffcf
 304:	32525643 	subscc	r5, r2, #70254592	; 0x4300000
 308:	61737500 	cmnvs	r3, r0, lsl #10
 30c:	5f327472 	svcpl	0x00327472
 310:	74697277 	strbtvc	r7, [r9], #-631	; 0xfffffd89
 314:	6e695f65 	cdpvs	15, 6, cr5, cr9, cr5, {3}
 318:	76726574 			; <UNDEFINED> instruction: 0x76726574
 31c:	56006c61 	strpl	r6, [r0], -r1, ror #24
 320:	00524f54 	subseq	r4, r2, r4, asr pc
 324:	43534349 	cmpmi	r3, #603979777	; 0x24000001
 328:	554f0052 	strbpl	r0, [pc, #-82]	; 2de <__data_size+0x2da>
 32c:	54555054 	ldrbpl	r5, [r5], #-84	; 0xffffffac
 330:	72003436 	andvc	r3, r0, #905969664	; 0x36000000
 334:	61757165 	cmnvs	r5, r5, ror #2
 338:	7a69746e 	bvc	1a5d4f8 <__flash_size+0x19dd4f8>
 33c:	6f635f65 	svcvs	0x00635f65
 340:	5400766e 	strpl	r7, [r0], #-1646	; 0xfffff992
 344:	736b6369 	cmnvc	fp, #-1543503871	; 0xa4000001
 348:	5f4c4c00 	svcpl	0x004c4c00
 34c:	5f434352 	svcpl	0x00434352
 350:	5f495348 	svcpl	0x00495348
 354:	65527349 	ldrbvs	r7, [r2, #-841]	; 0xfffffcb7
 358:	00796461 	rsbseq	r6, r9, r1, ror #8
 35c:	43524941 	cmpmi	r2, #1064960	; 0x104000
 360:	48410052 	stmdami	r1, {r1, r4, r6}^
 364:	4d533342 	ldclmi	3, cr3, [r3, #-264]	; 0xfffffef8
 368:	00524e45 	subseq	r4, r2, r5, asr #28
 36c:	414e4946 	cmpmi	lr, r6, asr #18
 370:	554f5f4c 	strbpl	r5, [pc, #-3916]	; fffff42c <__stack+0xdffe742c>
 374:	6d740054 	ldclvs	0, cr0, [r4, #-336]!	; 0xfffffeb0
 378:	6c654470 	cfstrdvs	mvd4, [r5], #-448	; 0xfffffe40
 37c:	43007961 	movwmi	r7, #2401	; 0x961
 380:	44495550 	strbmi	r5, [r9], #-1360	; 0xfffffab0
 384:	625f5f00 	subsvs	r5, pc, #0, 30
 388:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
 38c:	6d5f6e69 	ldclvs	14, cr6, [pc, #-420]	; 1f0 <__data_size+0x1ec>
 390:	65736d65 	ldrbvs	r6, [r3, #-3429]!	; 0xfffff29b
 394:	534d0074 	movtpl	r0, #53364	; 0xd074
 398:	6e615249 	cdpvs	2, 6, cr5, cr1, cr9, {2}
 39c:	61546567 	cmpvs	r4, r7, ror #10
 3a0:	00656c62 	rsbeq	r6, r5, r2, ror #24
 3a4:	616f7469 	cmnvs	pc, r9, ror #8
 3a8:	42504100 	subsmi	r4, r0, #0, 2
 3ac:	524e4532 	subpl	r4, lr, #209715200	; 0xc800000
 3b0:	5f4c4c00 	svcpl	0x004c4c00
 3b4:	53414c46 	movtpl	r4, #7238	; 0x1c46
 3b8:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xfffff0b8
 3bc:	74614c74 	strbtvc	r4, [r1], #-3188	; 0xfffff38c
 3c0:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 3c4:	5f4c4c00 	svcpl	0x004c4c00
 3c8:	5f434352 	svcpl	0x00434352
 3cc:	5f455348 	svcpl	0x00455348
 3d0:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 3d4:	7942656c 	stmdbvc	r2, {r2, r3, r5, r6, r8, sl, sp, lr}^
 3d8:	73736170 	cmnvc	r3, #112, 2
 3dc:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
 3e0:	74735f65 	ldrbtvc	r5, [r3], #-3941	; 0xfffff09b
 3e4:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 3e8:	53434900 	movtpl	r4, #14592	; 0x3900
 3ec:	696d0052 	stmdbvs	sp!, {r1, r4, r6}^
 3f0:	736f7263 	cmnvc	pc, #805306374	; 0x30000006
 3f4:	63656570 	cmnvs	r5, #112, 10	; 0x1c000000
 3f8:	63665f68 	cmnvs	r6, #104, 30	; 0x1a0
 3fc:	79616c5f 	stmdbvc	r1!, {r0, r1, r2, r3, r4, r6, sl, fp, sp, lr}^
 400:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
 404:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 408:	30444556 	subcc	r4, r4, r6, asr r5
 40c:	53455200 	movtpl	r5, #20992	; 0x5200
 410:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 414:	52003144 	andpl	r3, r0, #68, 2
 418:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 41c:	33444556 	movtcc	r4, #17750	; 0x4556
 420:	4b445000 	blmi	1114428 <__flash_size+0x1094428>
 424:	00525945 	subseq	r5, r2, r5, asr #18
 428:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 42c:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 430:	45520035 	ldrbmi	r0, [r2, #-53]	; 0xffffffcb
 434:	56524553 			; <UNDEFINED> instruction: 0x56524553
 438:	00364445 	eorseq	r4, r6, r5, asr #8
 43c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 440:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 444:	5f670037 	svcpl	0x00670037
 448:	566e6670 			; <UNDEFINED> instruction: 0x566e6670
 44c:	6f746365 	svcvs	0x00746365
 450:	4c007372 	stcmi	3, cr7, [r0], {114}	; 0x72
 454:	43525f4c 	cmpmi	r2, #76, 30	; 0x130
 458:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
 45c:	6f435f4c 	svcvs	0x00435f4c
 460:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
 464:	616d6f44 	cmnvs	sp, r4, asr #30
 468:	535f6e69 	cmppl	pc, #1680	; 0x690
 46c:	41005359 	tstmi	r0, r9, asr r3
 470:	43324250 	teqmi	r2, #80, 4
 474:	69444b4c 	stmdbvs	r4, {r2, r3, r6, r8, r9, fp, lr}^
 478:	65646976 	strbvs	r6, [r4, #-2422]!	; 0xfffff68a
 47c:	4c4c0072 	mcrrmi	0, 7, r0, ip, cr2
 480:	4343525f 	movtmi	r5, #12895	; 0x325f
 484:	4553485f 	ldrbmi	r4, [r3, #-2143]	; 0xfffff7a1
 488:	5273495f 	rsbspl	r4, r3, #1556480	; 0x17c000
 48c:	79646165 	stmdbvc	r4!, {r0, r2, r5, r6, r8, sp, lr}^
 490:	5f4c4c00 	svcpl	0x004c4c00
 494:	5f434352 	svcpl	0x00434352
 498:	5f4c4c50 	svcpl	0x004c4c50
 49c:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 4a0:	7000656c 	andvc	r6, r0, ip, ror #10
 4a4:	72666c6c 	rsbvc	r6, r6, #108, 24	; 0x6c00
 4a8:	48007165 	stmdami	r0, {r0, r2, r5, r6, r8, ip, sp, lr}
 4ac:	72464553 	subvc	r4, r6, #348127232	; 0x14c00000
 4b0:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0xfffffe9b
 4b4:	0079636e 	rsbseq	r6, r9, lr, ror #6
 4b8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 4bc:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 4c0:	45520032 	ldrbmi	r0, [r2, #-50]	; 0xffffffce
 4c4:	56524553 			; <UNDEFINED> instruction: 0x56524553
 4c8:	00344445 	eorseq	r4, r4, r5, asr #8
 4cc:	5f424353 	svcpl	0x00424353
 4d0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
 4d4:	53464400 	movtpl	r4, #25600	; 0x6400
 4d8:	48410052 	stmdami	r1, {r1, r4, r6}^
 4dc:	53523142 	cmppl	r2, #-2147483632	; 0x80000010
 4e0:	73005254 	movwvc	r5, #596	; 0x254
 4e4:	775f6d75 			; <UNDEFINED> instruction: 0x775f6d75
 4e8:	68676965 	stmdavs	r7!, {r0, r2, r5, r6, r8, fp, sp, lr}^
 4ec:	5f5f0074 	svcpl	0x005f0074
 4f0:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 4f4:	745f3631 	ldrbvc	r3, [pc], #-1585	; 4fc <__data_size+0x4f8>
 4f8:	42484100 	submi	r4, r8, #0, 2
 4fc:	524e4532 	subpl	r4, lr, #209715200	; 0xc800000
 500:	625f5f00 	subsvs	r5, pc, #0, 30
 504:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
 508:	6d5f6e69 	ldclvs	14, cr6, [pc, #-420]	; 36c <__data_size+0x368>
 50c:	70636d65 	rsbvc	r6, r3, r5, ror #26
 510:	46480079 			; <UNDEFINED> instruction: 0x46480079
 514:	6d005253 	sfmvs	f5, 4, [r0, #-332]	; 0xfffffeb4
 518:	69746c75 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
 51c:	65696c70 	strbvs	r6, [r9, #-3184]!	; 0xfffff390
 520:	53550072 	cmppl	r5, #114	; 0x72
 524:	5f545241 	svcpl	0x00545241
 528:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
 52c:	00666544 	rsbeq	r6, r6, r4, asr #10
 530:	5f78616d 	svcpl	0x0078616d
 534:	006c6176 	rsbeq	r6, ip, r6, ror r1
 538:	4d4c4c50 	stclmi	12, cr4, [ip, #-320]	; 0xfffffec0
 53c:	4c4c5000 	marmi	acc0, r5, ip
 540:	4c50004e 	mrrcmi	0, 4, r0, r0, cr14	; <UNPREDICTABLE>
 544:	4f00524c 	svcmi	0x0000524c
 548:	55505455 	ldrbpl	r5, [r0, #-1109]	; 0xfffffbab
 54c:	414d5f54 	cmpmi	sp, r4, asr pc
 550:	58495254 	stmdapl	r9, {r2, r4, r6, r9, ip, lr}^
 554:	5058455f 	subspl	r4, r8, pc, asr r5
 558:	6c6c7000 	stclvs	0, cr7, [ip], #-0
 55c:	72756f73 	rsbsvc	r6, r5, #460	; 0x1cc
 560:	71006563 	tstvc	r0, r3, ror #10
 564:	746e6175 	strbtvc	r6, [lr], #-373	; 0xfffffe8b
 568:	5f657a69 	svcpl	0x00657a69
 56c:	6c5f6366 	mrrcvs	3, 6, r6, pc, cr6	; <UNPREDICTABLE>
 570:	72657961 	rsbvc	r7, r5, #1589248	; 0x184000
 574:	42504100 	subsmi	r4, r0, #0, 2
 578:	54535231 	ldrbpl	r5, [r3], #-561	; 0xfffffdcf
 57c:	41003152 	tstmi	r0, r2, asr r1
 580:	52314250 	eorspl	r4, r1, #80, 4
 584:	32525453 	subscc	r5, r2, #1392508928	; 0x53000000
 588:	43555000 	cmpmi	r5, #0
 58c:	50004152 	andpl	r4, r0, r2, asr r1
 590:	42524355 	subsmi	r4, r2, #1409286145	; 0x54000001
 594:	43555000 	cmpmi	r5, #0
 598:	50004352 	andpl	r4, r0, r2, asr r3
 59c:	44524355 	ldrbmi	r4, [r2], #-853	; 0xfffffcab
 5a0:	43555000 	cmpmi	r5, #0
 5a4:	50004552 	andpl	r4, r0, r2, asr r5
 5a8:	46524355 			; <UNDEFINED> instruction: 0x46524355
 5ac:	43555000 	cmpmi	r5, #0
 5b0:	50004752 	andpl	r4, r0, r2, asr r7
 5b4:	48524355 	ldmdami	r2, {r0, r2, r4, r6, r8, r9, lr}^
 5b8:	43444200 	movtmi	r4, #16896	; 0x4200
 5bc:	48530052 	ldmdami	r3, {r1, r4, r6}^
 5c0:	00525343 	subseq	r5, r2, r3, asr #6
 5c4:	5054554f 	subspl	r5, r4, pc, asr #10
 5c8:	4d5f5455 	cfldrdmi	mvd5, [pc, #-340]	; 47c <__data_size+0x478>
 5cc:	49525441 	ldmdbmi	r2, {r0, r6, sl, ip, lr}^
 5d0:	43500058 	cmpmi	r0, #88	; 0x58
 5d4:	31504f52 	cmpcc	r0, r2, asr pc
 5d8:	52005245 	andpl	r5, r0, #1342177284	; 0x50000004
 5dc:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 5e0:	00444556 	subeq	r4, r4, r6, asr r5
 5e4:	6574616c 	ldrbvs	r6, [r4, #-364]!	; 0xfffffe94
 5e8:	0079636e 	rsbseq	r6, r9, lr, ror #6
 5ec:	74636166 	strbtvc	r6, [r3], #-358	; 0xfffffe9a
 5f0:	0032726f 	eorseq	r7, r2, pc, ror #4
 5f4:	4c495455 	cfstrdmi	mvd5, [r9], {85}	; 0x55
 5f8:	65535f53 	ldrbvs	r5, [r3, #-3923]	; 0xfffff0ad
 5fc:	616c4674 	smcvs	50276	; 0xc464
 600:	614c6873 	hvcvs	50819	; 0xc683
 604:	636e6574 	cmnvs	lr, #116, 10	; 0x1d000000
 608:	4c4c0079 	mcrrmi	0, 7, r0, ip, cr9
 60c:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
 610:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0xfffff6ad
 614:	6f436d65 	svcvs	0x00436d65
 618:	6c436572 	cfstr64vs	mvdx6, [r3], {114}	; 0x72
 61c:	006b636f 	rsbeq	r6, fp, pc, ror #6
 620:	43424841 	movtmi	r4, #10305	; 0x2841
 624:	69444b4c 	stmdbvs	r4, {r2, r3, r6, r8, r9, fp, lr}^
 628:	65646976 	strbvs	r6, [r4, #-2422]!	; 0xfffff68a
 62c:	45520072 	ldrbmi	r0, [r2, #-114]	; 0xffffff8e
 630:	00544553 	subseq	r4, r4, r3, asr r5
 634:	4b54504f 	blmi	1514778 <__flash_size+0x1494778>
 638:	00525945 	subseq	r5, r2, r5, asr #18
 63c:	50494343 	subpl	r4, r9, r3, asr #6
 640:	4c4c0052 	mcrrmi	0, 5, r0, ip, cr2
 644:	4343525f 	movtmi	r5, #12895	; 0x325f
 648:	49534d5f 	ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^
 64c:	616e455f 	cmnvs	lr, pc, asr r5
 650:	00656c62 	rsbeq	r6, r5, r2, ror #24
 654:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
 658:	74007375 	strvc	r7, [r0], #-885	; 0xfffffc8b
 65c:	6c61746f 	cfstrdvs	mvd7, [r1], #-444	; 0xfffffe44
 660:	6769725f 			; <UNDEFINED> instruction: 0x6769725f
 664:	735f7468 	cmpvc	pc, #104, 8	; 0x68000000
 668:	74666968 	strbtvc	r6, [r6], #-2408	; 0xfffff698
 66c:	73795300 	cmnvc	r9, #0, 6
 670:	496d6574 	stmdbmi	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
 674:	0074696e 	rsbseq	r6, r4, lr, ror #18
 678:	524b434c 	subpl	r4, fp, #76, 6	; 0x30000001
 67c:	52524500 	subspl	r4, r2, #0, 10
 680:	4c00524f 	sfmmi	f5, 4, [r0], {79}	; 0x4f
 684:	43525f4c 	cmpmi	r2, #76, 30	; 0x130
 688:	53485f43 	movtpl	r5, #36675	; 0x8f43
 68c:	69445f45 	stmdbvs	r4, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^
 690:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 694:	70794265 	rsbsvc	r4, r9, r5, ror #4
 698:	00737361 	rsbseq	r7, r3, r1, ror #6
 69c:	525f4c4c 	subspl	r4, pc, #76, 24	; 0x4c00
 6a0:	535f4343 	cmppl	pc, #201326593	; 0xc000001
 6a4:	48417465 	stmdami	r1, {r0, r2, r5, r6, sl, ip, sp, lr}^
 6a8:	65725042 	ldrbvs	r5, [r2, #-66]!	; 0xffffffbe
 6ac:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
 6b0:	4f007265 	svcmi	0x00007265
 6b4:	45455053 	strbmi	r5, [r5, #-83]	; 0xffffffad
 6b8:	55005244 	strpl	r5, [r0, #-580]	; 0xfffffdbc
 6bc:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
 6c0:	72775f32 	rsbsvc	r5, r7, #50, 30	; 0xc8
 6c4:	00657469 	rsbeq	r7, r5, r9, ror #8
 6c8:	7269736d 	rsbvc	r7, r9, #-1275068415	; 0xb4000001
 6cc:	65676e61 	strbvs	r6, [r7, #-3681]!	; 0xfffff19f
 6d0:	4e494600 	cdpmi	6, 4, cr4, cr9, cr0, {0}
 6d4:	5f004c41 	svcpl	0x00004c41
 6d8:	6e69755f 	mcrvs	5, 3, r7, cr9, cr15, {2}
 6dc:	5f323374 	svcpl	0x00323374
 6e0:	55500074 	ldrbpl	r0, [r0, #-116]	; 0xffffff8c
 6e4:	00524450 	subseq	r4, r2, r0, asr r4
 6e8:	525f4c4c 	subspl	r4, pc, #76, 24	; 0x4c00
 6ec:	505f4343 	subspl	r4, pc, r3, asr #6
 6f0:	455f4c4c 	ldrbmi	r4, [pc, #-3148]	; fffffaac <__stack+0xdffe7aac>
 6f4:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 6f8:	6d6f4465 	cfstrdvs	mvd4, [pc, #-404]!	; 56c <__data_size+0x568>
 6fc:	5f6e6961 	svcpl	0x006e6961
 700:	00535953 	subseq	r5, r3, r3, asr r9
 704:	434c4c50 	movtmi	r4, #52304	; 0xcc50
 708:	00524746 	subseq	r4, r2, r6, asr #14
 70c:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0xfffffa8e
 710:	69746e61 	ldmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 714:	665f657a 			; <UNDEFINED> instruction: 0x665f657a
 718:	616d0063 	cmnvs	sp, r3, rrx
 71c:	632e6e69 			; <UNDEFINED> instruction: 0x632e6e69
 720:	50544700 	subspl	r4, r4, r0, lsl #14
 724:	50410052 	subpl	r0, r1, r2, asr r0
 728:	53523242 	cmppl	r2, #536870916	; 0x20000004
 72c:	70005254 	andvc	r5, r0, r4, asr r2
 730:	725f736f 	subsvc	r7, pc, #-1140850687	; 0xbc000001
 734:	646e756f 	strbtvs	r7, [lr], #-1391	; 0xfffffa91
 738:	5f676e69 	svcpl	0x00676e69
 73c:	006c6176 	rsbeq	r6, ip, r6, ror r1
 740:	32424841 	subcc	r4, r2, #4259840	; 0x410000
 744:	4e454d53 	mcrmi	13, 2, r4, cr5, cr3, {2}
 748:	54550052 	ldrbpl	r0, [r5], #-82	; 0xffffffae
 74c:	5f534c49 	svcpl	0x00534c49
 750:	50746547 	rsbspl	r6, r4, r7, asr #10
 754:	754f4c4c 	strbvc	r4, [pc, #-3148]	; fffffb10 <__stack+0xdffe7b10>
 758:	74757074 	ldrbtvc	r7, [r5], #-116	; 0xffffff8c
 75c:	71657246 	cmnvc	r5, r6, asr #4
 760:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
 764:	4f4c0079 	svcmi	0x004c0079
 768:	66004441 	strvs	r4, [r0], -r1, asr #8
 76c:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 770:	5f4c4c00 	svcpl	0x004c4c00
 774:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 778:	6b636954 	blvs	18dacd0 <__flash_size+0x185acd0>
 77c:	444f4d00 	strbmi	r4, [pc], #-3328	; 784 <__data_size+0x780>
 780:	43005245 	movwmi	r5, #581	; 0x245
 784:	004c5254 	subeq	r5, ip, r4, asr r2
 788:	4c495455 	cfstrdmi	mvd5, [r9], {85}	; 0x55
 78c:	4c505f53 	mrrcmi	15, 5, r5, r0, cr3
 790:	73495f4c 	movtvc	r5, #40780	; 0x9f4c
 794:	79737542 	ldmdbvc	r3!, {r1, r6, r8, sl, ip, sp, lr}^
 798:	615f5f00 	cmpvs	pc, r0, lsl #30
 79c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 7a0:	756d645f 	strbvc	r6, [sp, #-1119]!	; 0xfffffba1
 7a4:	5f5f006c 	svcpl	0x005f006c
 7a8:	62616561 	rsbvs	r6, r1, #406847488	; 0x18400000
 7ac:	326c5f69 	rsbcc	r5, ip, #420	; 0x1a4
 7b0:	49460064 	stmdbmi	r6, {r2, r5, r6}^
 7b4:	384c414e 	stmdacc	ip, {r1, r2, r3, r6, r8, lr}^
 7b8:	6c636800 	stclvs	8, cr6, [r3], #-0
 7bc:	72665f6b 	rsbvc	r5, r6, #428	; 0x1ac
 7c0:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0xfffffe9b
 7c4:	0079636e 	rsbseq	r6, r9, lr, ror #6
 7c8:	5f4c4c50 	svcpl	0x004c4c50
 7cc:	75706e49 	ldrbvc	r6, [r0, #-3657]!	; 0xfffff1b7
 7d0:	65724674 	ldrbvs	r4, [r2, #-1652]!	; 0xfffff98c
 7d4:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
 7d8:	4c007963 			; <UNDEFINED> instruction: 0x4c007963
 7dc:	54555f4c 	ldrbpl	r5, [r5], #-3916	; 0xfffff0b4
 7e0:	5f534c49 	svcpl	0x00534c49
 7e4:	494c4c50 	stmdbmi	ip, {r4, r6, sl, fp, lr}^
 7e8:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0xfffff692
 7ec:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
 7f0:	4c006665 	stcmi	6, cr6, [r0], {101}	; 0x65
 7f4:	54555f4c 	ldrbpl	r5, [r5], #-3916	; 0xfffff0b4
 7f8:	5f534c49 	svcpl	0x00534c49
 7fc:	496b6c43 	stmdbmi	fp!, {r0, r1, r6, sl, fp, sp, lr}^
 800:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0xfffff692
 804:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
 808:	69006665 	stmdbvs	r0, {r0, r2, r5, r6, r9, sl, sp, lr}
 80c:	0078646e 	rsbseq	r6, r8, lr, ror #8
 810:	525f4c4c 	subspl	r4, pc, #76, 24	; 0x4c00
 814:	4d5f4343 	ldclmi	3, cr4, [pc, #-268]	; 710 <__data_size+0x70c>
 818:	475f4953 			; <UNDEFINED> instruction: 0x475f4953
 81c:	61527465 	cmpvs	r2, r5, ror #8
 820:	0065676e 	rsbeq	r6, r5, lr, ror #14
 824:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
 828:	5f6b6369 	svcpl	0x006b6369
 82c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
 830:	4e494600 	cdpmi	6, 4, cr4, cr9, cr0, {0}
 834:	465f4c41 	ldrbmi	r4, [pc], -r1, asr #24
 838:	54414f4c 	strbpl	r4, [r1], #-3916	; 0xfffff0b4
 83c:	42484100 	submi	r4, r8, #0, 2
 840:	54535233 	ldrbpl	r5, [r3], #-563	; 0xfffffdcd
 844:	4c4c0052 	mcrrmi	0, 5, r0, ip, cr2
 848:	4343525f 	movtmi	r5, #12895	; 0x325f
 84c:	4953485f 	ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, fp, lr}^
 850:	616e455f 	cmnvs	lr, pc, asr r5
 854:	00656c62 	rsbeq	r6, r5, r2, ror #24
 858:	7263696d 	rsbvc	r6, r3, #1785856	; 0x1b4000
 85c:	6570736f 	ldrbvs	r7, [r0, #-879]!	; 0xfffffc91
 860:	5f686365 	svcpl	0x00686365
 864:	766e6f63 	strbtvc	r6, [lr], -r3, ror #30
 868:	79616c5f 	stmdbvc	r1!, {r0, r1, r2, r3, r4, r6, sl, fp, sp, lr}^
 86c:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
 870:	00524343 	subseq	r4, r2, r3, asr #6
 874:	61726170 	cmnvs	r2, r0, ror r1
 878:	7000326d 	andvc	r3, r0, sp, ror #4
 87c:	6d617261 	sfmvs	f7, 2, [r1, #-388]!	; 0xfffffe7c
 880:	72450034 	subvc	r0, r5, #52	; 0x34
 884:	53726f72 	cmnpl	r2, #456	; 0x1c8
 888:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
 88c:	626f0073 	rsbvs	r0, pc, #115	; 0x73
 890:	6e696174 	mcrvs	1, 3, r6, cr9, cr4, {3}
 894:	6c5f6465 	cfldrdvs	mvd6, [pc], {101}	; 0x65
 898:	6c656261 	sfmvs	f6, 2, [r5], #-388	; 0xfffffe7c
 89c:	41535500 	cmpmi	r3, r0, lsl #10
 8a0:	5f325452 	svcpl	0x00325452
 8a4:	74697277 	strbtvc	r7, [r9], #-631	; 0xfffffd89
 8a8:	6e695f65 	cdpvs	15, 6, cr5, cr9, cr5, {3}
 8ac:	48410074 	stmdami	r1, {r2, r4, r5, r6}^
 8b0:	65725042 	ldrbvs	r5, [r2, #-66]!	; 0xffffffbe
 8b4:	61546373 	cmpvs	r4, r3, ror r3
 8b8:	00656c62 	rsbeq	r6, r5, r2, ror #24
 8bc:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
 8c0:	695f5f00 	ldmdbvs	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
 8c4:	5f38746e 	svcpl	0x0038746e
 8c8:	4c4c0074 	mcrrmi	0, 7, r0, ip, cr4
 8cc:	4343525f 	movtmi	r5, #12895	; 0x325f
 8d0:	49534d5f 	ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^
 8d4:	5273495f 	rsbspl	r4, r3, #1556480	; 0x17c000
 8d8:	79646165 	stmdbvc	r4!, {r0, r2, r5, r6, r8, sp, lr}^
 8dc:	5f4c4c00 	svcpl	0x004c4c00
 8e0:	5f525750 	svcpl	0x00525750
 8e4:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
 8e8:	6c756765 	ldclvs	7, cr6, [r5], #-404	; 0xfffffe6c
 8ec:	746c6f56 	strbtvc	r6, [ip], #-3926	; 0xfffff0aa
 8f0:	53656761 	cmnpl	r5, #25427968	; 0x1840000
 8f4:	696c6163 	stmdbvs	ip!, {r0, r1, r5, r6, r8, sp, lr}^
 8f8:	4900676e 	stmdbmi	r0, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 8fc:	5455504e 	ldrbpl	r5, [r5], #-78	; 0xffffffb2
 900:	54414d5f 	strbpl	r4, [r1], #-3423	; 0xfffff2a1
 904:	00584952 	subseq	r4, r8, r2, asr r9
 908:	31505257 	cmpcc	r0, r7, asr r2
 90c:	4c005241 	sfmmi	f5, 4, [r0], {65}	; 0x41
 910:	43525f4c 	cmpmi	r2, #76, 30	; 0x130
 914:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xfffff0bd
 918:	73795374 	cmnvc	r9, #116, 6	; 0xd0000001
 91c:	536b6c43 	cmnpl	fp, #17152	; 0x4300
 920:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 924:	54550065 	ldrbpl	r0, [r5], #-101	; 0xffffff9b
 928:	5f534c49 	svcpl	0x00534c49
 92c:	494c4c50 	stmdbmi	ip, {r4, r6, sl, fp, lr}^
 930:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
 934:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
 938:	45570074 	ldrbmi	r0, [r7, #-116]	; 0xffffff8c
 93c:	54484749 	strbpl	r4, [r8], #-1865	; 0xfffff8b7
 940:	54414d5f 	strbpl	r4, [r1], #-3423	; 0xfffff2a1
 944:	00584952 	subseq	r4, r8, r2, asr r9
 948:	43435553 	movtmi	r5, #13651	; 0x3553
 94c:	00535345 	subseq	r5, r3, r5, asr #6
 950:	525f4c4c 	subspl	r4, pc, #76, 24	; 0x4c00
 954:	535f4343 	cmppl	pc, #201326593	; 0xc000001
 958:	50417465 	subpl	r7, r1, r5, ror #8
 95c:	72503242 	subsvc	r3, r0, #536870916	; 0x20000004
 960:	61637365 	cmnvs	r3, r5, ror #6
 964:	0072656c 	rsbseq	r6, r2, ip, ror #10
 968:	52434450 	subpl	r4, r3, #80, 8	; 0x50000000
 96c:	44500041 	ldrbmi	r0, [r0], #-65	; 0xffffffbf
 970:	00425243 	subeq	r5, r2, r3, asr #4
 974:	52434450 	subpl	r4, r3, #80, 8	; 0x50000000
 978:	5f5f0043 	svcpl	0x005f0043
 97c:	31746e69 	cmncc	r4, r9, ror #28
 980:	00745f36 	rsbseq	r5, r4, r6, lsr pc
 984:	52434450 	subpl	r4, r3, #80, 8	; 0x50000000
 988:	44500045 	ldrbmi	r0, [r0], #-69	; 0xffffffbb
 98c:	00465243 	subeq	r5, r6, r3, asr #4
 990:	52434450 	subpl	r4, r3, #80, 8	; 0x50000000
 994:	44500047 	ldrbmi	r0, [r0], #-71	; 0xffffffb9
 998:	00485243 	subeq	r5, r8, r3, asr #4
 99c:	31505257 	cmpcc	r0, r7, asr r2
 9a0:	55005242 	strpl	r5, [r0, #-578]	; 0xfffffdbe
 9a4:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
 9a8:	6e495f32 	mcrvs	15, 2, r5, cr9, cr2, {1}
 9ac:	41007469 	tstmi	r0, r9, ror #8
 9b0:	00525346 	subseq	r5, r2, r6, asr #6
 9b4:	5059544f 	subspl	r5, r9, pc, asr #8
 9b8:	43005245 	movwmi	r5, #581	; 0x245
 9bc:	42494c41 	submi	r4, r9, #16640	; 0x4100
 9c0:	53464300 	movtpl	r4, #25344	; 0x6300
 9c4:	4c500052 	mrrcmi	0, 5, r0, r0, cr2	; <UNPREDICTABLE>
 9c8:	4941534c 	stmdbmi	r1, {r2, r3, r6, r8, r9, ip, lr}^
 9cc:	47464332 	smlaldxmi	r4, r6, r2, r3
 9d0:	4c4c0052 	mcrrmi	0, 5, r0, ip, cr2
 9d4:	4343525f 	movtmi	r5, #12895	; 0x325f
 9d8:	4553485f 	ldrbmi	r4, [r3, #-2143]	; 0xfffff7a1
 9dc:	616e455f 	cmnvs	lr, pc, asr r5
 9e0:	00656c62 	rsbeq	r6, r5, r2, ror #24
 9e4:	31424841 	cmpcc	r2, r1, asr #16
 9e8:	00524e45 	subseq	r4, r2, r5, asr #28
 9ec:	5054554f 	subspl	r5, r4, pc, asr #10
 9f0:	4d5f5455 	cfldrdmi	mvd5, [pc, #-340]	; 8a4 <__data_size+0x8a0>
 9f4:	49525441 	ldmdbmi	r2, {r0, r6, sl, ip, lr}^
 9f8:	4f435f58 	svcmi	0x00435f58
 9fc:	6d005950 	vstrvs.16	s10, [r0, #-160]	; 0xffffff60	; <UNPREDICTABLE>
 a00:	725f6973 	subsvc	r6, pc, #1884160	; 0x1cc000
 a04:	65676e61 	strbvs	r6, [r7, #-3681]!	; 0xfffff19f
 a08:	42484100 	submi	r4, r8, #0, 2
 a0c:	524e4533 	subpl	r4, lr, #213909504	; 0xcc00000
 a10:	78616d00 	stmdavc	r1!, {r8, sl, fp, sp, lr}^
 a14:	7864695f 	stmdavc	r4!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
 a18:	42484100 	submi	r4, r8, #0, 2
 a1c:	54535232 	ldrbpl	r5, [r3], #-562	; 0xfffffdce
 a20:	4c4c0052 	mcrrmi	0, 5, r0, ip, cr2
 a24:	4343525f 	movtmi	r5, #12895	; 0x325f
 a28:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
 a2c:	31494153 	cmpcc	r9, r3, asr r1
 a30:	5273495f 	rsbspl	r4, r3, #1556480	; 0x17c000
 a34:	79646165 	stmdbvc	r4!, {r0, r2, r5, r6, r8, sp, lr}^
 a38:	42504100 	subsmi	r4, r0, #0, 2
 a3c:	73657250 	cmnvc	r5, #80, 4
 a40:	62615463 	rsbvs	r5, r1, #1660944384	; 0x63000000
 a44:	4d00656c 	cfstr32mi	mvfx6, [r0, #-432]	; 0xfffffe50
 a48:	0052464d 	subseq	r4, r2, sp, asr #12
 a4c:	534e4544 	movtpl	r4, #58692	; 0xe544
 a50:	414d5f45 	cmpmi	sp, r5, asr #30
 a54:	58495254 	stmdapl	r9, {r2, r4, r6, r9, ip, lr}^
 a58:	43435200 	movtmi	r5, #12800	; 0x3200
 a5c:	7079545f 	rsbsvc	r5, r9, pc, asr r4
 a60:	66654465 	strbtvs	r4, [r5], -r5, ror #8
 a64:	464d4d00 	strbmi	r4, [sp], -r0, lsl #26
 a68:	50005241 	andpl	r5, r0, r1, asr #4
 a6c:	504f5243 	subpl	r5, pc, r3, asr #4
 a70:	00525331 	subseq	r5, r2, r1, lsr r3
 a74:	6e617571 	mcrvs	5, 3, r7, cr1, cr1, {3}
 a78:	657a6974 	ldrbvs	r6, [sl, #-2420]!	; 0xfffff68c
 a7c:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
 a80:	616c5f76 	smcvs	50678	; 0xc5f6
 a84:	00726579 	rsbseq	r6, r2, r9, ror r5
 a88:	525f4c4c 	subspl	r4, pc, #76, 24	; 0x4c00
 a8c:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
 a90:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
 a94:	6b6c4373 	blvs	1b11868 <__flash_size+0x1a91868>
 a98:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 a9c:	49006563 	stmdbmi	r0, {r0, r1, r5, r6, r8, sl, sp, lr}
 aa0:	00524153 	subseq	r4, r2, r3, asr r1
 aa4:	4c495455 	cfstrdmi	mvd5, [r9], {85}	; 0x55
 aa8:	6c435f53 	mcrrvs	15, 5, r5, r3, cr3
 aac:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
 ab0:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
 ab4:	00746375 	rsbseq	r6, r4, r5, ror r3
 ab8:	4b4c4348 	blmi	13117e0 <__flash_size+0x12917e0>
 abc:	71657246 	cmnvc	r5, r6, asr #4
 ac0:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
 ac4:	4c4c0079 	mcrrmi	0, 7, r0, ip, cr9
 ac8:	414c465f 	cmpmi	ip, pc, asr r6
 acc:	535f4853 	cmppl	pc, #5439488	; 0x530000
 ad0:	614c7465 	cmpvs	ip, r5, ror #8
 ad4:	636e6574 	cmnvs	lr, #116, 10	; 0x1d000000
 ad8:	4c4c0079 	mcrrmi	0, 7, r0, ip, cr9
 adc:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 ae0:	736d3174 	cmnvc	sp, #116, 2
 ae4:	6b636954 	blvs	18db03c <__flash_size+0x185b03c>
 ae8:	43494300 	movtmi	r4, #37632	; 0x9300
 aec:	4c4c0052 	mcrrmi	0, 5, r0, ip, cr2
 af0:	4343525f 	movtmi	r5, #12895	; 0x325f
 af4:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
 af8:	5273495f 	rsbspl	r4, r3, #1556480	; 0x17c000
 afc:	79646165 	stmdbvc	r4!, {r0, r2, r5, r6, r8, sp, lr}^
 b00:	52534200 	subspl	r4, r3, #0, 4
 b04:	50410052 	subpl	r0, r1, r2, asr r0
 b08:	4d533142 	ldfmie	f3, [r3, #-264]	; 0xfffffef8
 b0c:	31524e45 	cmpcc	r2, r5, asr #28
 b10:	42504100 	subsmi	r4, r0, #0, 2
 b14:	454d5331 	strbmi	r5, [sp, #-817]	; 0xfffffccf
 b18:	0032524e 	eorseq	r5, r2, lr, asr #4
 b1c:	52435341 	subpl	r5, r3, #67108865	; 0x4000001
 b20:	6c6c7000 	stclvs	0, cr7, [ip], #-0
 b24:	006f6376 	rsbeq	r6, pc, r6, ror r3	; <UNPREDICTABLE>
 b28:	4f495047 	svcmi	0x00495047
 b2c:	7079545f 	rsbsvc	r5, r9, pc, asr r4
 b30:	66654465 	strbtvs	r4, [r5], -r5, ror #8
 b34:	695f5f00 	ldmdbvs	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
 b38:	3436746e 	ldrtcc	r7, [r6], #-1134	; 0xfffffb92
 b3c:	6600745f 			; <UNDEFINED> instruction: 0x6600745f
 b40:	6f746361 	svcvs	0x00746361
 b44:	504f0072 	subpl	r0, pc, r2, ror r0	; <UNPREDICTABLE>
 b48:	50005254 	andpl	r5, r0, r4, asr r2
 b4c:	44524344 	ldrbmi	r4, [r2], #-836	; 0xfffffcbc
 b50:	414c4600 	cmpmi	ip, r0, lsl #12
 b54:	545f4853 	ldrbpl	r4, [pc], #-2131	; b5c <__data_size+0xb58>
 b58:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
 b5c:	53006665 	movwpl	r6, #1637	; 0x665
 b60:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0xfffffc87
 b64:	726f436d 	rsbvc	r4, pc, #-1275068415	; 0xb4000001
 b68:	6f6c4365 	svcvs	0x006c4365
 b6c:	70556b63 	subsvc	r6, r5, r3, ror #22
 b70:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 b74:	49545500 	ldmdbmi	r4, {r8, sl, ip, lr}^
 b78:	455f534c 	ldrbmi	r5, [pc, #-844]	; 834 <__data_size+0x830>
 b7c:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 b80:	4c4c5065 	mcrrmi	0, 6, r5, ip, cr5
 b84:	53646e41 	cmnpl	r4, #1040	; 0x410
 b88:	63746977 	cmnvs	r4, #1949696	; 0x1dc000
 b8c:	73795368 	cmnvc	r9, #104, 6	; 0xa0000001
 b90:	006d6574 	rsbeq	r6, sp, r4, ror r5
 b94:	525f4c4c 	subspl	r4, pc, #76, 24	; 0x4c00
 b98:	535f4343 	cmppl	pc, #201326593	; 0xc000001
 b9c:	50417465 	subpl	r7, r1, r5, ror #8
 ba0:	72503142 	subsvc	r3, r0, #-2147483632	; 0x80000010
 ba4:	61637365 	cmnvs	r3, r5, ror #6
 ba8:	0072656c 	rsbseq	r6, r2, ip, ror #10
 bac:	31424841 	cmpcc	r2, r1, asr #16
 bb0:	4e454d53 	mcrmi	13, 2, r4, cr5, cr3, {2}
 bb4:	57500052 			; <UNDEFINED> instruction: 0x57500052
 bb8:	79545f52 	ldmdbvc	r4, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^
 bbc:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
 bc0:	49430066 	stmdbmi	r3, {r1, r2, r5, r6}^
 bc4:	57005245 	strpl	r5, [r0, -r5, asr #4]
 bc8:	41325052 	teqmi	r2, r2, asr r0
 bcc:	4c500052 	mrrcmi	0, 5, r0, r0, cr2	; <UNPREDICTABLE>
 bd0:	4941534c 	stmdbmi	r1, {r2, r3, r6, r8, r9, ip, lr}^
 bd4:	47464331 	smlaldxmi	r4, r6, r1, r3
 bd8:	696d0052 	stmdbvs	sp!, {r1, r4, r6}^
 bdc:	736f7263 	cmnvc	pc, #805306374	; 0x30000006
 be0:	63656570 	cmnvs	r5, #112, 10	; 0x1c000000
 be4:	69625f68 	stmdbvs	r2!, {r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 be8:	525f7361 	subspl	r7, pc, #-2080374783	; 0x84000001
 bec:	00754c65 	rsbseq	r4, r5, r5, ror #24
 bf0:	31425041 	cmpcc	r2, r1, asr #32
 bf4:	444b4c43 	strbmi	r4, [fp], #-3139	; 0xfffff3bd
 bf8:	64697669 	strbtvs	r7, [r9], #-1641	; 0xfffff997
 bfc:	4c007265 	sfmmi	f7, 4, [r0], {101}	; 0x65
 c00:	43525f4c 	cmpmi	r2, #76, 30	; 0x130
 c04:	534d5f43 	movtpl	r5, #57155	; 0xdf43
 c08:	65475f49 	strbvs	r5, [r7, #-3913]	; 0xfffff0b7
 c0c:	6e615274 	mcrvs	2, 3, r5, cr1, cr4, {3}
 c10:	66416567 	strbvs	r6, [r1], -r7, ror #10
 c14:	53726574 	cmnpl	r2, #116, 10	; 0x1d000000
 c18:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 c1c:	43007962 	movwmi	r7, #2402	; 0x962
 c20:	52434150 	subpl	r4, r3, #80, 2
 c24:	53595300 	cmppl	r9, #0, 6
 c28:	5f4b4c43 	svcpl	0x004b4c43
 c2c:	71657246 	cmnvc	r5, r6, asr #4
 c30:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
 c34:	50410079 	subpl	r0, r1, r9, ror r0
 c38:	4d533242 	lfmmi	f3, 2, [r3, #-264]	; 0xfffffef8
 c3c:	00524e45 	subseq	r4, r2, r5, asr #28
 c40:	74636166 	strbtvc	r6, [r3], #-358	; 0xfffffe9a
 c44:	0033726f 	eorseq	r7, r3, pc, ror #4
 c48:	4f524350 	svcmi	0x00524350
 c4c:	52453250 	subpl	r3, r5, #80, 4
 c50:	46494300 	strbmi	r4, [r9], -r0, lsl #6
 c54:	5f5f0052 	svcpl	0x005f0052
 c58:	33746e69 	cmncc	r4, #1680	; 0x690
 c5c:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 c60:	32505257 	subscc	r5, r0, #1879048197	; 0x70000005
 c64:	74005242 	strvc	r5, [r0], #-578	; 0xfffffdbe
 c68:	00706d65 	rsbseq	r6, r0, r5, ror #26
 c6c:	525f4c4c 	subspl	r4, pc, #76, 24	; 0x4c00
 c70:	4d5f4343 	ldclmi	3, cr4, [pc, #-268]	; b6c <__data_size+0xb68>
 c74:	495f4953 	ldmdbmi	pc, {r0, r1, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
 c78:	616e4573 	smcvs	58451	; 0xe453
 c7c:	64656c62 	strbtvs	r6, [r5], #-3170	; 0xfffff39e
 c80:	676e6152 			; <UNDEFINED> instruction: 0x676e6152
 c84:	6c655365 	stclvs	3, cr5, [r5], #-404	; 0xfffffe6c
 c88:	00746365 	rsbseq	r6, r4, r5, ror #6
 c8c:	68736572 	ldmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 c90:	5f657061 	svcpl	0x00657061
 c94:	766e6f63 	strbtvc	r6, [lr], -r3, ror #30
 c98:	74756f5f 	ldrbtvc	r6, [r5], #-3935	; 0xfffff0a1
 c9c:	00747570 	rsbseq	r7, r4, r0, ror r5
 ca0:	65615f5f 	strbvs	r5, [r1, #-3935]!	; 0xfffff0a1
 ca4:	5f696261 	svcpl	0x00696261
 ca8:	00663264 	rsbeq	r3, r6, r4, ror #4
 cac:	505f4c4c 	subspl	r4, pc, ip, asr #24
 cb0:	435f4c4c 	cmpmi	pc, #76, 24	; 0x4c00
 cb4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
 cb8:	73795367 	cmnvc	r9, #-1677721599	; 0x9c000001
 cbc:	436d6574 	cmnmi	sp, #116, 10	; 0x1d000000
 cc0:	6b636f6c 	blvs	18dca78 <__flash_size+0x185ca78>
 cc4:	4553485f 	ldrbmi	r4, [r3, #-2143]	; 0xfffff7a1
 cc8:	5f4c4c00 	svcpl	0x004c4c00
 ccc:	5f4c4c50 	svcpl	0x004c4c50
 cd0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
 cd4:	79536769 	ldmdbvc	r3, {r0, r3, r5, r6, r8, r9, sl, sp, lr}^
 cd8:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
 cdc:	636f6c43 	cmnvs	pc, #17152	; 0x4300
 ce0:	53485f6b 	movtpl	r5, #36715	; 0x8f6b
 ce4:	61640049 	cmnvs	r4, r9, asr #32
 ce8:	4c006174 	stfmis	f6, [r0], {116}	; 0x74
 cec:	4c505f4c 	mrrcmi	15, 4, r5, r0, cr12
 cf0:	6f435f4c 	svcvs	0x00435f4c
 cf4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
 cf8:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0xfffff6ad
 cfc:	6c436d65 	mcrrvs	13, 6, r6, r3, cr5
 d00:	5f6b636f 	svcpl	0x006b636f
 d04:	0049534d 	subeq	r5, r9, sp, asr #6
 d08:	6d6c6c70 	stclvs	12, cr6, [ip, #-448]!	; 0xfffffe40
	...

Disassembly of section .comment:

00000000 <.comment>:
  if((RCC->CR & RCC_CR_MSIRGSEL) == RESET)
   0:	3a434347 	bcc	10d0d24 <__flash_size+0x1050d24>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
   8:	72412055 	subvc	r2, r1, #85	; 0x55
   c:	6d45206d 	stclvs	0, cr2, [r5, #-436]	; 0xfffffe4c
  10:	64646562 	strbtvs	r6, [r4], #-1378	; 0xfffffa9e
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
  14:	54206465 	strtpl	r6, [r0], #-1125	; 0xfffffb9b
{
  18:	636c6f6f 	cmnvs	ip, #444	; 0x1bc
  msirange = MSIRangeTable[msirange];
  1c:	6e696168 	powvsez	f6, f1, #0.0
  switch (RCC->CFGR & RCC_CFGR_SWS)
  20:	2d303120 	ldfcss	f3, [r0, #-128]!	; 0xffffff80
  24:	30323032 	eorscc	r3, r2, r2, lsr r0
  28:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  2c:	6f6a616d 	svcvs	0x006a616d
  30:	31202972 			; <UNDEFINED> instruction: 0x31202972
      SystemCoreClock = pllvco/pllr;
  34:	2e322e30 	mrccs	14, 1, r2, cr2, cr0, {1}
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
  38:	30322031 	eorscc	r2, r2, r1, lsr r0
  3c:	31313032 	teqcc	r1, r2, lsr r0
  SystemCoreClock >>= tmp;
  40:	28203330 	stmdacs	r0!, {r4, r5, r8, r9, ip, sp}
  44:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
      SystemCoreClock = HSE_VALUE;
  48:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
  if((RCC->CR & RCC_CR_MSIRGSEL) == RESET)
   0:	00002f41 	andeq	r2, r0, r1, asr #30
   4:	61656100 	cmnvs	r5, r0, lsl #2
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000025 	andeq	r0, r0, r5, lsr #32
  10:	2d453705 	stclcs	7, cr3, [r5, #-20]	; 0xffffffec
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
  14:	0d06004d 	stceq	0, cr0, [r6, #-308]	; 0xfffffecc
{
  18:	02094d07 	andeq	r4, r9, #448	; 0x1c0
  msirange = MSIRangeTable[msirange];
  1c:	0412060a 	ldreq	r0, [r2], #-1546	; 0xfffff9f6
  switch (RCC->CFGR & RCC_CFGR_SWS)
  20:	01150114 	tsteq	r5, r4, lsl r1
  24:	01180317 	tsteq	r8, r7, lsl r3
  28:	011b011a 	tsteq	fp, sl, lsl r1
  2c:	0122041e 			; <UNDEFINED> instruction: 0x0122041e

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
  if((RCC->CR & RCC_CR_MSIRGSEL) == RESET)
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
  14:	00000000 	andeq	r0, r0, r0
{
  18:	080007b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl}
  msirange = MSIRangeTable[msirange];
  1c:	00000032 	andeq	r0, r0, r2, lsr r0
  switch (RCC->CFGR & RCC_CFGR_SWS)
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	080007e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl}
  2c:	00000016 	andeq	r0, r0, r6, lsl r0
  30:	00000024 	andeq	r0, r0, r4, lsr #32
      SystemCoreClock = pllvco/pllr;
  34:	00000000 	andeq	r0, r0, r0
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
  38:	0800ec80 	stmdaeq	r0, {r7, sl, fp, sp, lr, pc}
  3c:	00000060 	andeq	r0, r0, r0, rrx
  SystemCoreClock >>= tmp;
  40:	83100e41 	tsthi	r0, #1040	; 0x410
  44:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
      SystemCoreClock = HSE_VALUE;
  48:	55018e02 	strpl	r8, [r1, #-3586]	; 0xfffff1fe
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
  4c:	c4c5ce0a 	strbgt	ip, [r5], #3594	; 0xe0a
  50:	42000ec3 	andmi	r0, r0, #3120	; 0xc30
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
  54:	0000000b 	andeq	r0, r0, fp
  58:	0000000c 	andeq	r0, r0, ip
  5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
      switch (pllsource)
  60:	7c020001 	stcvc	0, cr0, [r2], {1}
          pllvco = (msirange / pllm);
  64:	000d0c0e 	andeq	r0, sp, lr, lsl #24
          break;
  68:	0000000c 	andeq	r0, r0, ip
          pllvco = (HSE_VALUE / pllm);
  6c:	00000058 	andeq	r0, r0, r8, asr r0
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
  70:	08000800 	stmdaeq	r0, {fp}
  74:	00000002 	andeq	r0, r0, r2
  78:	0000000c 	andeq	r0, r0, ip
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
  7c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  80:	7c020001 	stcvc	0, cr0, [r2], {1}
      SystemCoreClock = pllvco/pllr;
  84:	000d0c0e 	andeq	r0, sp, lr, lsl #24
          pllvco = (HSE_VALUE / pllm);
  88:	0000000c 	andeq	r0, r0, ip
      SystemCoreClock = msirange;
  8c:	00000078 	andeq	r0, r0, r8, ror r0
      break;
  90:	00000000 	andeq	r0, r0, r0
  94:	00000020 	andeq	r0, r0, r0, lsr #32
  98:	0000000c 	andeq	r0, r0, ip
  9c:	00000078 	andeq	r0, r0, r8, ror r0
  a0:	00000000 	andeq	r0, r0, r0
  a4:	00000028 	andeq	r0, r0, r8, lsr #32
  a8:	0000000c 	andeq	r0, r0, ip
  ac:	00000078 	andeq	r0, r0, r8, ror r0
  b0:	00000000 	andeq	r0, r0, r0
  b4:	00000084 	andeq	r0, r0, r4, lsl #1
  b8:	00000018 	andeq	r0, r0, r8, lsl r0
  bc:	00000078 	andeq	r0, r0, r8, ror r0
  c0:	00000000 	andeq	r0, r0, r0
  c4:	000000a0 	andeq	r0, r0, r0, lsr #1
  c8:	83100e41 	tsthi	r0, #1040	; 0x410
  cc:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
  d0:	00018e02 	andeq	r8, r1, r2, lsl #28
  d4:	0000000c 	andeq	r0, r0, ip
  d8:	00000078 	andeq	r0, r0, r8, ror r0
  dc:	00000000 	andeq	r0, r0, r0
  e0:	0000004c 	andeq	r0, r0, ip, asr #32
  e4:	00000014 	andeq	r0, r0, r4, lsl r0
  e8:	00000078 	andeq	r0, r0, r8, ror r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	000000a8 	andeq	r0, r0, r8, lsr #1
  f4:	84080e4d 	strhi	r0, [r8], #-3661	; 0xfffff1b3
  f8:	00018e02 	andeq	r8, r1, r2, lsl #28
  fc:	0000000c 	andeq	r0, r0, ip
 100:	00000078 	andeq	r0, r0, r8, ror r0
 104:	00000000 	andeq	r0, r0, r0
 108:	0000001a 	andeq	r0, r0, sl, lsl r0
 10c:	00000018 	andeq	r0, r0, r8, lsl r0
 110:	00000078 	andeq	r0, r0, r8, ror r0
 114:	00000000 	andeq	r0, r0, r0
 118:	00000028 	andeq	r0, r0, r8, lsr #32
 11c:	4a080e43 	bmi	203a30 <__flash_size+0x183a30>
 120:	41000e0a 	tstmi	r0, sl, lsl #28
 124:	0000000b 	andeq	r0, r0, fp
 128:	0000000c 	andeq	r0, r0, ip
 12c:	00000078 	andeq	r0, r0, r8, ror r0
 130:	00000000 	andeq	r0, r0, r0
 134:	0000000c 	andeq	r0, r0, ip
 138:	00000024 	andeq	r0, r0, r4, lsr #32
 13c:	00000078 	andeq	r0, r0, r8, ror r0
 140:	00000000 	andeq	r0, r0, r0
 144:	000000a4 	andeq	r0, r0, r4, lsr #1
 148:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
 14c:	86038504 	strhi	r8, [r3], -r4, lsl #10
 150:	02018e02 	andeq	r8, r1, #2, 28
 154:	c6ce0a40 	strbgt	r0, [lr], r0, asr #20
 158:	000ec4c5 	andeq	ip, lr, r5, asr #9
 15c:	00000b42 	andeq	r0, r0, r2, asr #22
 160:	00000024 	andeq	r0, r0, r4, lsr #32
 164:	00000078 	andeq	r0, r0, r8, ror r0
 168:	00000000 	andeq	r0, r0, r0
 16c:	00000060 	andeq	r0, r0, r0, rrx
 170:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
 174:	86038504 	strhi	r8, [r3], -r4, lsl #10
 178:	64018e02 	strvs	r8, [r1], #-3586	; 0xfffff1fe
 17c:	c5c6ce0a 	strbgt	ip, [r6, #3594]	; 0xe0a
 180:	42000ec4 	andmi	r0, r0, #196, 28	; 0xc40
 184:	0000000b 	andeq	r0, r0, fp
 188:	00000028 	andeq	r0, r0, r8, lsr #32
 18c:	00000078 	andeq	r0, r0, r8, ror r0
 190:	00000000 	andeq	r0, r0, r0
 194:	00000070 	andeq	r0, r0, r0, ror r0
 198:	83180e41 	tsthi	r8, #1040	; 0x410
 19c:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
 1a0:	87038604 	strhi	r8, [r3, -r4, lsl #12]
 1a4:	6e018e02 	cdpvs	14, 0, cr8, cr1, cr2, {0}
 1a8:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
 1ac:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
 1b0:	000b4200 	andeq	r4, fp, r0, lsl #4
 1b4:	0000000c 	andeq	r0, r0, ip
 1b8:	00000078 	andeq	r0, r0, r8, ror r0
 1bc:	00000000 	andeq	r0, r0, r0
 1c0:	00000040 	andeq	r0, r0, r0, asr #32
 1c4:	0000000c 	andeq	r0, r0, ip
 1c8:	00000078 	andeq	r0, r0, r8, ror r0
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	00000014 	andeq	r0, r0, r4, lsl r0
 1d4:	0000000c 	andeq	r0, r0, ip
 1d8:	00000078 	andeq	r0, r0, r8, ror r0
 1dc:	00000000 	andeq	r0, r0, r0
 1e0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1e4:	00000020 	andeq	r0, r0, r0, lsr #32
 1e8:	00000078 	andeq	r0, r0, r8, ror r0
 1ec:	08000804 	stmdaeq	r0, {r2, fp}
 1f0:	00000068 	andeq	r0, r0, r8, rrx
 1f4:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
 1f8:	86068507 	strhi	r8, [r6], -r7, lsl #10
 1fc:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
 200:	8e028903 	vmlahi.f16	s16, s4, s6	; <UNPREDICTABLE>
 204:	00000001 	andeq	r0, r0, r1
 208:	00000018 	andeq	r0, r0, r8, lsl r0
 20c:	00000078 	andeq	r0, r0, r8, ror r0
 210:	0800086c 	stmdaeq	r0, {r2, r3, r5, r6, fp}
 214:	00000030 	andeq	r0, r0, r0, lsr r0
 218:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
 21c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
 220:	00000001 	andeq	r0, r0, r1
 224:	00000020 	andeq	r0, r0, r0, lsr #32
 228:	00000078 	andeq	r0, r0, r8, ror r0
 22c:	0800089c 	stmdaeq	r0, {r2, r3, r4, r7, fp}
 230:	00000068 	andeq	r0, r0, r8, rrx
 234:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
 238:	86038504 	strhi	r8, [r3], -r4, lsl #10
 23c:	41018e02 	tstmi	r1, r2, lsl #28
 240:	0e6d300e 	cdpeq	0, 6, cr3, cr13, cr14, {0}
 244:	00000010 	andeq	r0, r0, r0, lsl r0
 248:	00000020 	andeq	r0, r0, r0, lsr #32
 24c:	00000078 	andeq	r0, r0, r8, ror r0
 250:	08000904 	stmdaeq	r0, {r2, r8, fp}
 254:	00000064 	andeq	r0, r0, r4, rrx
 258:	84140e41 	ldrhi	r0, [r4], #-3649	; 0xfffff1bf
 25c:	86048505 	strhi	r8, [r4], -r5, lsl #10
 260:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
 264:	380e4101 	stmdacc	lr, {r0, r8, lr}
 268:	00140e6a 	andseq	r0, r4, sl, ror #28
 26c:	00000028 	andeq	r0, r0, r8, lsr #32
 270:	00000078 	andeq	r0, r0, r8, ror r0
 274:	08000968 	stmdaeq	r0, {r3, r5, r6, r8, fp}
 278:	0000012c 	andeq	r0, r0, ip, lsr #2
 27c:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
 280:	86058506 	strhi	r8, [r5], -r6, lsl #10
 284:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
 288:	43018e02 	movwmi	r8, #7682	; 0x1e02
 28c:	0201d80e 	andeq	sp, r1, #917504	; 0xe0000
 290:	180e0a80 	stmdane	lr, {r7, r9, fp}
 294:	00000b42 	andeq	r0, r0, r2, asr #22
 298:	00000038 	andeq	r0, r0, r8, lsr r0
 29c:	00000078 	andeq	r0, r0, r8, ror r0
 2a0:	08000a98 	stmdaeq	r0, {r3, r4, r7, r9, fp}
 2a4:	0000011c 	andeq	r0, r0, ip, lsl r1
 2a8:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
 2ac:	86068507 	strhi	r8, [r6], -r7, lsl #10
 2b0:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
 2b4:	8e028903 	vmlahi.f16	s16, s4, s6	; <UNPREDICTABLE>
 2b8:	240e4501 	strcs	r4, [lr], #-1281	; 0xfffffaff
 2bc:	05095005 	streq	r5, [r9, #-5]
 2c0:	0e410851 	mcreq	8, 2, r0, cr1, cr1, {2}
 2c4:	0a6d0248 	beq	1b40bec <__flash_size+0x1ac0bec>
 2c8:	0642240e 	strbeq	r2, [r2], -lr, lsl #8
 2cc:	0e510650 	mrceq	6, 2, r0, cr1, cr0, {2}
 2d0:	000b421c 	andeq	r4, fp, ip, lsl r2
 2d4:	00000018 	andeq	r0, r0, r8, lsl r0
 2d8:	00000078 	andeq	r0, r0, r8, ror r0
 2dc:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
 2e0:	00000044 	andeq	r0, r0, r4, asr #32
 2e4:	83100e45 	tsthi	r0, #1104	; 0x450
 2e8:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
 2ec:	00018e02 	andeq	r8, r1, r2, lsl #28
 2f0:	0000001c 	andeq	r0, r0, ip, lsl r0
 2f4:	00000078 	andeq	r0, r0, r8, ror r0
 2f8:	08000bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp}
 2fc:	00000060 	andeq	r0, r0, r0, rrx
 300:	84140e46 	ldrhi	r0, [r4], #-3654	; 0xfffff1ba
 304:	86048505 	strhi	r8, [r4], -r5, lsl #10
 308:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
 30c:	00000001 	andeq	r0, r0, r1
 310:	00000020 	andeq	r0, r0, r0, lsr #32
 314:	00000078 	andeq	r0, r0, r8, ror r0
 318:	00000000 	andeq	r0, r0, r0
 31c:	00000098 	muleq	r0, r8, r0
 320:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
 324:	86038504 	strhi	r8, [r3], -r4, lsl #10
 328:	41018e02 	tstmi	r1, r2, lsl #28
 32c:	0e7f300e 	cdpeq	0, 7, cr3, cr15, cr14, {0}
 330:	00000010 	andeq	r0, r0, r0, lsl r0
 334:	00000014 	andeq	r0, r0, r4, lsl r0
 338:	00000078 	andeq	r0, r0, r8, ror r0
 33c:	08000c58 	stmdaeq	r0, {r3, r4, r6, sl, fp}
 340:	00000034 	andeq	r0, r0, r4, lsr r0
 344:	83080e41 	movwhi	r0, #36417	; 0x8e41
 348:	00018e02 	andeq	r8, r1, r2, lsl #28
 34c:	0000000c 	andeq	r0, r0, ip
 350:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 354:	7c020001 	stcvc	0, cr0, [r2], {1}
 358:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 35c:	00000018 	andeq	r0, r0, r8, lsl r0
 360:	0000034c 	andeq	r0, r0, ip, asr #6
 364:	08000c8c 	stmdaeq	r0, {r2, r3, r7, sl, fp}
 368:	000000a4 	andeq	r0, r0, r4, lsr #1
 36c:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
 370:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
 374:	00000001 	andeq	r0, r0, r1
 378:	0000000c 	andeq	r0, r0, ip
 37c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 380:	7c020001 	stcvc	0, cr0, [r2], {1}
 384:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 388:	0000001c 	andeq	r0, r0, ip, lsl r0
 38c:	00000378 	andeq	r0, r0, r8, ror r3
 390:	08000144 	stmdaeq	r0, {r2, r6, r8}
 394:	00000254 	andeq	r0, r0, r4, asr r2
 398:	100e410a 	andne	r4, lr, sl, lsl #2
 39c:	03850484 	orreq	r0, r5, #132, 8	; 0x84000000
 3a0:	018e0286 	orreq	r0, lr, r6, lsl #5
 3a4:	0b012903 	bleq	4a7b8 <__sram_size+0x327b8>
 3a8:	0000000c 	andeq	r0, r0, ip
 3ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 3b0:	7c020001 	stcvc	0, cr0, [r2], {1}
 3b4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 3b8:	0000001c 	andeq	r0, r0, ip, lsl r0
 3bc:	000003a8 	andeq	r0, r0, r8, lsr #7
 3c0:	08000398 	stmdaeq	r0, {r3, r4, r7, r8, r9}
 3c4:	00000282 	andeq	r0, r0, r2, lsl #5
 3c8:	0c0e470a 	stceq	7, cr4, [lr], {10}
 3cc:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
 3d0:	3a03018e 	bcc	c0a10 <__flash_size+0x40a10>
 3d4:	00000b01 	andeq	r0, r0, r1, lsl #22
 3d8:	00000018 	andeq	r0, r0, r8, lsl r0
 3dc:	000003a8 	andeq	r0, r0, r8, lsr #7
 3e0:	0800061c 	stmdaeq	r0, {r2, r3, r4, r9, sl}
 3e4:	0000001e 	andeq	r0, r0, lr, lsl r0
 3e8:	0c0e460a 	stceq	6, cr4, [lr], {10}
 3ec:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
 3f0:	0b49018e 	bleq	1240a30 <__flash_size+0x11c0a30>
 3f4:	00000018 	andeq	r0, r0, r8, lsl r0
 3f8:	000003a8 	andeq	r0, r0, r8, lsr #7
 3fc:	0800063c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl}
 400:	00000022 	andeq	r0, r0, r2, lsr #32
 404:	0c0e460a 	stceq	6, cr4, [lr], {10}
 408:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
 40c:	0b4b018e 	bleq	12c0a4c <__flash_size+0x1240a4c>
 410:	00000018 	andeq	r0, r0, r8, lsl r0
 414:	000003a8 	andeq	r0, r0, r8, lsr #7
 418:	08000660 	stmdaeq	r0, {r5, r6, r9, sl}
 41c:	00000042 	andeq	r0, r0, r2, asr #32
 420:	0c0e5a0a 			; <UNDEFINED> instruction: 0x0c0e5a0a
 424:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
 428:	0b47018e 	bleq	11c0a68 <__flash_size+0x1140a68>
 42c:	00000024 	andeq	r0, r0, r4, lsr #32
 430:	000003a8 	andeq	r0, r0, r8, lsr #7
 434:	080006a4 	stmdaeq	r0, {r2, r5, r7, r9, sl}
 438:	0000006a 	andeq	r0, r0, sl, rrx
 43c:	0e450a0a 	vmlaeq.f32	s1, s10, s20
 440:	8503840c 	strhi	r8, [r3, #-1036]	; 0xfffffbf4
 444:	43018e02 	movwmi	r8, #7682	; 0x1e02
 448:	0c0e450b 	cfstr32eq	mvfx4, [lr], {11}
 44c:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
 450:	0b68018e 	bleq	1a00a90 <__flash_size+0x1980a90>
 454:	0000000c 	andeq	r0, r0, ip
 458:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 45c:	7c020001 	stcvc	0, cr0, [r2], {1}
 460:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 464:	00000010 	andeq	r0, r0, r0, lsl r0
 468:	00000454 	andeq	r0, r0, r4, asr r4
 46c:	08000710 	stmdaeq	r0, {r4, r8, r9, sl}
 470:	0000009e 	muleq	r0, lr, r0
 474:	0b4f020a 	bleq	13c0ca4 <__flash_size+0x1340ca4>
