

================================================================
== Vivado HLS Report for 'extract_icrc_512_s'
================================================================
* Date:           Mon Mar  1 13:04:24 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     1.838|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      36|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     279|    -|
|Register         |        -|      -|    1227|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    1227|     315|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_146                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_289                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_312                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_95                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op44_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op60_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op81_write_state2    |    and   |      0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_96_p5            |    and   |      0|  0|   2|           1|           0|
    |io_acc_block_signal_op79          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln91_fu_409_p2                 |    or    |      0|  0|   2|           1|           1|
    |select_ln79_fu_429_p3             |  select  |      0|  0|   3|           1|           3|
    |select_ln91_fu_415_p3             |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln1054_fu_403_p2              |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  36|          17|          22|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                         |   9|          2|    1|          2|
    |ap_phi_mux_ei_prevWord_last_V_f_phi_fu_134_p12  |  15|          3|    1|          3|
    |ap_phi_mux_ei_prevWord_last_V_n_phi_fu_158_p12  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176      |  85|         17|   64|       1088|
    |ap_phi_reg_pp0_iter1_tmp_last_V_43_reg_247      |  15|          3|    1|          3|
    |ei_prevWord_keep_V                              |  65|         16|   64|       1024|
    |ei_state                                        |  15|          3|    2|          6|
    |rx_crc2ipFifo_V_data_blk_n                      |   9|          2|    1|          2|
    |rx_crc2ipFifo_V_keep_blk_n                      |   9|          2|    1|          2|
    |rx_crc2ipFifo_V_keep_din                        |  15|          3|   64|        192|
    |rx_crc2ipFifo_V_last_blk_n                      |   9|          2|    1|          2|
    |rx_crc2ipFifo_V_last_din                        |  15|          3|    1|          3|
    |s_axis_rx_data_TDATA_blk_n                      |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 279|         60|  203|       2331|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+-----+----+-----+-----------+
    |                    Name                    |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                   |    1|   0|    1|          0|
    |ap_done_reg                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_tmp_last_V_43_reg_247  |    1|   0|    1|          0|
    |ei_prevWord_data_V                          |  512|   0|  512|          0|
    |ei_prevWord_keep_V                          |   64|   0|   64|          0|
    |ei_prevWord_last_V                          |    1|   0|    1|          0|
    |ei_state                                    |    2|   0|    2|          0|
    |ei_state_load_reg_449                       |    2|   0|    2|          0|
    |tmp_105_reg_470                             |    1|   0|    1|          0|
    |tmp_data_V_64_reg_453                       |  512|   0|  512|          0|
    |tmp_keep_V_55_reg_458                       |   64|   0|   64|          0|
    |tmp_last_V_44_reg_464                       |    1|   0|    1|          0|
    +--------------------------------------------+-----+----+-----+-----------+
    |Total                                       | 1227|   0| 1227|          0|
    +--------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |   extract_icrc<512>  | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |   extract_icrc<512>  | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |   extract_icrc<512>  | return value |
|ap_done                      | out |    1| ap_ctrl_hs |   extract_icrc<512>  | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |   extract_icrc<512>  | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |   extract_icrc<512>  | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |   extract_icrc<512>  | return value |
|s_axis_rx_data_TVALID        |  in |    1|    axis    |    input_V_data_V    |    pointer   |
|s_axis_rx_data_TDATA         |  in |  512|    axis    |    input_V_data_V    |    pointer   |
|rx_crc2ipFifo_V_data_din     | out |  512|   ap_fifo  | rx_crc2ipFifo_V_data |    pointer   |
|rx_crc2ipFifo_V_data_full_n  |  in |    1|   ap_fifo  | rx_crc2ipFifo_V_data |    pointer   |
|rx_crc2ipFifo_V_data_write   | out |    1|   ap_fifo  | rx_crc2ipFifo_V_data |    pointer   |
|rx_crc2ipFifo_V_keep_din     | out |   64|   ap_fifo  | rx_crc2ipFifo_V_keep |    pointer   |
|rx_crc2ipFifo_V_keep_full_n  |  in |    1|   ap_fifo  | rx_crc2ipFifo_V_keep |    pointer   |
|rx_crc2ipFifo_V_keep_write   | out |    1|   ap_fifo  | rx_crc2ipFifo_V_keep |    pointer   |
|rx_crc2ipFifo_V_last_din     | out |    1|   ap_fifo  | rx_crc2ipFifo_V_last |    pointer   |
|rx_crc2ipFifo_V_last_full_n  |  in |    1|   ap_fifo  | rx_crc2ipFifo_V_last |    pointer   |
|rx_crc2ipFifo_V_last_write   | out |    1|   ap_fifo  | rx_crc2ipFifo_V_last |    pointer   |
|s_axis_rx_data_TREADY        | out |    1|    axis    |    input_V_last_V    |    pointer   |
|s_axis_rx_data_TLAST         |  in |    1|    axis    |    input_V_last_V    |    pointer   |
|s_axis_rx_data_TKEEP         |  in |   64|    axis    |    input_V_keep_V    |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

