# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../test.srcs/sources_1/imports/fpga/lab2/lab3_1_1/lab3_1_1.srcs/sources_1/new/fulladder_dataflow.v" \
"../../../../test.srcs/sources_1/imports/fpga/fulladder_dataflow_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
