Release 13.1 - xst O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: fpga.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fpga.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fpga"
Output Format                      : NGC
Target Device                      : xc3s50-4-pq208

---- Source Options
Top Module Name                    : fpga
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//vboxsvr/fitkit-vbox-202103/proj_template/effects_pack.vhd" in Library work.
Architecture effects_pack of Entity effects_pack is up to date.
Compiling vhdl file "//vboxsvr/fitkit-vbox-202103/proj_template/ROM.vhd" in Library work.
Architecture behavioral of Entity rom is up to date.
Compiling vhdl file "//vboxsvr/fitkit-vbox-202103/proj_template/counter_48.vhd" in Library work.
Architecture behavioral of Entity counter_48 is up to date.
Compiling vhdl file "//vboxsvr/fitkit-vbox-202103/proj_template/counter_N.vhd" in Library work.
WARNING:HDLParsers:1406 - "//vboxsvr/fitkit-vbox-202103/proj_template/counter_N.vhd" Line 22. No sensitivity list and no wait in the process
Architecture behavioral of Entity cnt_for_n is up to date.
Compiling vhdl file "//vboxsvr/fitkit-vbox-202103/proj_template/column.vhd" in Library work.
Architecture behavioral of Entity sloupec is up to date.
Compiling vhdl file "//vboxsvr/fitkit-vbox-202103/proj_template/clkgen_config.vhd" in Library work.
Architecture clkgen_cfg of Entity clkgen_cfg is up to date.
Compiling vhdl file "//vboxsvr/fitkit-vbox-202103/proj_template/tlv_gp_ifc.vhd" in Library work.
Compiling vhdl file "//vboxsvr/fitkit-vbox-202103/proj_template/FSM.vhd" in Library work.
Entity <fsm> compiled.
Entity <fsm> (Architecture <behavioral>) compiled.
Compiling vhdl file "//vboxsvr/fitkit-vbox-202103/proj_template/clkgen.vhd" in Library work.
Architecture behavioral of Entity clkgen is up to date.
Compiling vhdl file "//vboxsvr/fitkit-vbox-202103/proj_template/fpga.vhd" in Library work.
Architecture arch_gp_ifc of Entity fpga is up to date.
Compiling vhdl file "//vboxsvr/fitkit-vbox-202103/proj_template/fpga_inst.vhd" in Library work.
Architecture behavioral of Entity tlv_gp_ifc is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <fpga> in library <work> (architecture <arch_gp_ifc>).

Analyzing hierarchy for entity <clkgen> in library <work> (architecture <BEHAVIORAL>) with generics.
	FREQ = "dcm_25mhz"
	GENIBUF = true

Analyzing hierarchy for entity <tlv_gp_ifc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fsm> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rom> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter_48> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <cnt_for_n> in library <work> (architecture <Behavioral>) with generics.
	N = 13

Analyzing hierarchy for entity <cnt_for_n> in library <work> (architecture <Behavioral>) with generics.
	N = 23

Analyzing hierarchy for entity <cnt_for_n> in library <work> (architecture <Behavioral>) with generics.
	N = 4

Analyzing hierarchy for entity <cnt_for_n> in library <work> (architecture <Behavioral>) with generics.
	N = 26

Analyzing hierarchy for entity <sloupec> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fpga> in library <work> (Architecture <arch_gp_ifc>).
Entity <fpga> analyzed. Unit <fpga> generated.

Analyzing generic Entity <clkgen> in library <work> (Architecture <BEHAVIORAL>).
	FREQ = "dcm_25mhz"
	GENIBUF = true
WARNING:Xst:2211 - "//vboxsvr/fitkit-vbox-202103/proj_template/clkgen.vhd" line 96: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "//vboxsvr/fitkit-vbox-202103/proj_template/clkgen.vhd" line 106: Instantiating black box module <IBUFG>.
WARNING:Xst:753 - "//vboxsvr/fitkit-vbox-202103/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLK0' of component 'DCM'.
WARNING:Xst:753 - "//vboxsvr/fitkit-vbox-202103/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLK90' of component 'DCM'.
WARNING:Xst:753 - "//vboxsvr/fitkit-vbox-202103/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLK180' of component 'DCM'.
WARNING:Xst:753 - "//vboxsvr/fitkit-vbox-202103/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLK270' of component 'DCM'.
WARNING:Xst:753 - "//vboxsvr/fitkit-vbox-202103/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLKDV' of component 'DCM'.
WARNING:Xst:753 - "//vboxsvr/fitkit-vbox-202103/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLK2X' of component 'DCM'.
WARNING:Xst:753 - "//vboxsvr/fitkit-vbox-202103/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLK2X180' of component 'DCM'.
WARNING:Xst:753 - "//vboxsvr/fitkit-vbox-202103/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLKFX180' of component 'DCM'.
WARNING:Xst:753 - "//vboxsvr/fitkit-vbox-202103/proj_template/clkgen.vhd" line 114: Unconnected output port 'STATUS' of component 'DCM'.
WARNING:Xst:753 - "//vboxsvr/fitkit-vbox-202103/proj_template/clkgen.vhd" line 114: Unconnected output port 'PSDONE' of component 'DCM'.
WARNING:Xst:2211 - "//vboxsvr/fitkit-vbox-202103/proj_template/clkgen.vhd" line 114: Instantiating black box module <DCM>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_DIVIDE =  7" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  25" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  135.6339999999999900" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_INST> in unit <clkgen>.
Entity <clkgen> analyzed. Unit <clkgen> generated.

Analyzing Entity <tlv_gp_ifc> in library <work> (Architecture <behavioral>).
Entity <tlv_gp_ifc> analyzed. Unit <tlv_gp_ifc> generated.

Analyzing Entity <fsm> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "//vboxsvr/fitkit-vbox-202103/proj_template/FSM.vhd" line 184: Width mismatch. <COL_VECTOR> has a width of 8 bits but assigned expression is 128-bit wide.
Entity <fsm> analyzed. Unit <fsm> generated.

Analyzing Entity <rom> in library <work> (Architecture <behavioral>).
Entity <rom> analyzed. Unit <rom> generated.

Analyzing Entity <counter_48> in library <work> (Architecture <Behavioral>).
Entity <counter_48> analyzed. Unit <counter_48> generated.

Analyzing generic Entity <cnt_for_n.1> in library <work> (Architecture <Behavioral>).
	N = 13
WARNING:Xst:819 - "//vboxsvr/fitkit-vbox-202103/proj_template/counter_N.vhd" line 24: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <CLK>
Entity <cnt_for_n.1> analyzed. Unit <cnt_for_n.1> generated.

Analyzing generic Entity <cnt_for_n.2> in library <work> (Architecture <Behavioral>).
	N = 23
WARNING:Xst:819 - "//vboxsvr/fitkit-vbox-202103/proj_template/counter_N.vhd" line 24: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <CLK>
Entity <cnt_for_n.2> analyzed. Unit <cnt_for_n.2> generated.

Analyzing generic Entity <cnt_for_n.3> in library <work> (Architecture <Behavioral>).
	N = 4
WARNING:Xst:819 - "//vboxsvr/fitkit-vbox-202103/proj_template/counter_N.vhd" line 24: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <CLK>
Entity <cnt_for_n.3> analyzed. Unit <cnt_for_n.3> generated.

Analyzing generic Entity <cnt_for_n.4> in library <work> (Architecture <Behavioral>).
	N = 26
WARNING:Xst:819 - "//vboxsvr/fitkit-vbox-202103/proj_template/counter_N.vhd" line 24: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <CLK>
Entity <cnt_for_n.4> analyzed. Unit <cnt_for_n.4> generated.

Analyzing Entity <sloupec> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//vboxsvr/fitkit-vbox-202103/proj_template/column.vhd" line 24: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <save_vector>
Entity <sloupec> analyzed. Unit <sloupec> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rom>.
    Related source file is "//vboxsvr/fitkit-vbox-202103/proj_template/ROM.vhd".
    Found 16x8-bit ROM for signal <data$rom0000> created at line 24.
    Summary:
	inferred   1 ROM(s).
Unit <rom> synthesized.


Synthesizing Unit <counter_48>.
    Related source file is "//vboxsvr/fitkit-vbox-202103/proj_template/counter_48.vhd".
    Found 1-bit register for signal <CNT_DONE>.
    Found 6-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_48> synthesized.


Synthesizing Unit <cnt_for_n_1>.
    Related source file is "//vboxsvr/fitkit-vbox-202103/proj_template/counter_N.vhd".
WARNING:Xst:653 - Signal <counter_done> is used but never assigned. This sourceless signal will be automatically connected to value 1111111111111.
    Found 1-bit register for signal <CNT_CYCLE>.
    Found 13-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <cnt_for_n_1> synthesized.


Synthesizing Unit <cnt_for_n_2>.
    Related source file is "//vboxsvr/fitkit-vbox-202103/proj_template/counter_N.vhd".
WARNING:Xst:653 - Signal <counter_done> is used but never assigned. This sourceless signal will be automatically connected to value 11111111111111111111111.
    Found 1-bit register for signal <CNT_CYCLE>.
    Found 23-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <cnt_for_n_2> synthesized.


Synthesizing Unit <cnt_for_n_3>.
    Related source file is "//vboxsvr/fitkit-vbox-202103/proj_template/counter_N.vhd".
WARNING:Xst:653 - Signal <counter_done> is used but never assigned. This sourceless signal will be automatically connected to value 1111.
    Found 1-bit register for signal <CNT_CYCLE>.
    Found 4-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <cnt_for_n_3> synthesized.


Synthesizing Unit <cnt_for_n_4>.
    Related source file is "//vboxsvr/fitkit-vbox-202103/proj_template/counter_N.vhd".
WARNING:Xst:653 - Signal <counter_done> is used but never assigned. This sourceless signal will be automatically connected to value 11111111111111111111111111.
    Found 1-bit register for signal <CNT_CYCLE>.
    Found 26-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <cnt_for_n_4> synthesized.


Synthesizing Unit <sloupec>.
    Related source file is "//vboxsvr/fitkit-vbox-202103/proj_template/column.vhd".
    Found 8-bit register for signal <save_vector>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <sloupec> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is "//vboxsvr/fitkit-vbox-202103/proj_template/clkgen.vhd".
WARNING:Xst:1780 - Signal <CLK1X_BUF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <clkgen> synthesized.


Synthesizing Unit <fsm>.
    Related source file is "//vboxsvr/fitkit-vbox-202103/proj_template/FSM.vhd".
WARNING:Xst:653 - Signal <cnt_1_en> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:1780 - Signal <STATE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <INIT_STATE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state_act>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | st1_reset                                      |
    | Power Up State     | st1_reset                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <$sub0000> created at line 195.
    Found 4-bit adder carry out for signal <add0000$addsub0000> created at line 195.
    Found 4-bit register for signal <address>.
    Found 4-bit adder carry out for signal <COL_VECTOR$addsub0000> created at line 184.
    Found 2-bit register for signal <DIRECTION>.
    Found 1-bit register for signal <load_rom_en>.
    Found 4-bit up counter for signal <loaded_col>.
    Found 1-bit register for signal <move_en>.
    Found 4-bit up counter for signal <pos>.
    Found 1-bit register for signal <RESET_SLOUPEC>.
    Found 128-bit register for signal <vector_map_init>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 137 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <fsm> synthesized.


Synthesizing Unit <tlv_gp_ifc>.
    Related source file is "//vboxsvr/fitkit-vbox-202103/proj_template/fpga_inst.vhd".
WARNING:Xst:1305 - Output <IRQ> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <RD<3>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<30>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<25>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <KIN> is never assigned. Tied to value 0000.
WARNING:Xst:2563 - Inout <RD<4>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<31>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<26>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <RD<5>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<32>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<27>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <RD<6>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<33>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<28>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <RCKE> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <RD<7>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<34>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<29>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <X<35>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<40>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <RCLK> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <X<41>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<36>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<42>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<37>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <ADIN> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <X<43>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<38>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <RWE> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <X<44>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<39>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <AFBUS<10>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<45>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ABCLK> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <AFBUS<11>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <LEDF> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <LE> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FCLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <LRS> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <ADOUT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <RDQM> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <LRW> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <KOUT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <RA> is never assigned. Tied to value 000000000000000.
WARNING:Xst:2563 - Inout <LD<0>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <LD<1>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <LD<2>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <LD<3>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <LD<4>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <LD<5>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <AFBUS<0>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <LD<6>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ALRCIN> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <AFBUS<1>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <LD<7>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ALRCOUT> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <AFBUS<2>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <SMCLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <P3M<0>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <SPI_DI> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <AFBUS<3>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <P3M<1>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <SPI_CS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPI_DO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <AFBUS<4>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <P3M<2>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <AFBUS<5>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <SPI_DI_REQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <X<11>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <P3M<3>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <RCS> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <AFBUS<6>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<12>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <P3M<4>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <AFBUS<7>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<13>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <P3M<5>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <SPI_DO_VLD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <AFBUS<8>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <RRAS> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <X<14>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <P3M<6>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <AFBUS<9>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<15>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <P3M<7>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <RCAS> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <RD<0>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <RD<1>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <RD<2>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<24>> is never assigned. Tied to value Z.
WARNING:Xst:1780 - Signal <cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit tristate buffer for signal <AFBUS<11>>.
    Found 1-bit tristate buffer for signal <AFBUS<10>>.
    Found 1-bit tristate buffer for signal <AFBUS<9>>.
    Found 1-bit tristate buffer for signal <AFBUS<8>>.
    Found 1-bit tristate buffer for signal <AFBUS<7>>.
    Found 1-bit tristate buffer for signal <AFBUS<6>>.
    Found 1-bit tristate buffer for signal <AFBUS<5>>.
    Found 1-bit tristate buffer for signal <AFBUS<4>>.
    Found 1-bit tristate buffer for signal <AFBUS<3>>.
    Found 1-bit tristate buffer for signal <AFBUS<2>>.
    Found 1-bit tristate buffer for signal <AFBUS<1>>.
    Found 1-bit tristate buffer for signal <AFBUS<0>>.
    Found 1-bit tristate buffer for signal <P3M<7>>.
    Found 1-bit tristate buffer for signal <P3M<6>>.
    Found 1-bit tristate buffer for signal <P3M<5>>.
    Found 1-bit tristate buffer for signal <P3M<4>>.
    Found 1-bit tristate buffer for signal <P3M<3>>.
    Found 1-bit tristate buffer for signal <P3M<2>>.
    Found 1-bit tristate buffer for signal <P3M<1>>.
    Found 1-bit tristate buffer for signal <P3M<0>>.
    Found 1-bit tristate buffer for signal <LD<7>>.
    Found 1-bit tristate buffer for signal <LD<6>>.
    Found 1-bit tristate buffer for signal <LD<5>>.
    Found 1-bit tristate buffer for signal <LD<4>>.
    Found 1-bit tristate buffer for signal <LD<3>>.
    Found 1-bit tristate buffer for signal <LD<2>>.
    Found 1-bit tristate buffer for signal <LD<1>>.
    Found 1-bit tristate buffer for signal <LD<0>>.
    Found 1-bit tristate buffer for signal <X<45>>.
    Found 1-bit tristate buffer for signal <X<44>>.
    Found 1-bit tristate buffer for signal <X<43>>.
    Found 1-bit tristate buffer for signal <X<42>>.
    Found 1-bit tristate buffer for signal <X<41>>.
    Found 1-bit tristate buffer for signal <X<40>>.
    Found 1-bit tristate buffer for signal <X<39>>.
    Found 1-bit tristate buffer for signal <X<38>>.
    Found 1-bit tristate buffer for signal <X<37>>.
    Found 1-bit tristate buffer for signal <X<36>>.
    Found 1-bit tristate buffer for signal <X<35>>.
    Found 1-bit tristate buffer for signal <X<34>>.
    Found 1-bit tristate buffer for signal <X<33>>.
    Found 1-bit tristate buffer for signal <X<32>>.
    Found 1-bit tristate buffer for signal <X<31>>.
    Found 1-bit tristate buffer for signal <X<30>>.
    Found 1-bit tristate buffer for signal <X<29>>.
    Found 1-bit tristate buffer for signal <X<28>>.
    Found 1-bit tristate buffer for signal <X<27>>.
    Found 1-bit tristate buffer for signal <X<26>>.
    Found 1-bit tristate buffer for signal <X<25>>.
    Found 1-bit tristate buffer for signal <X<24>>.
    Found 1-bit tristate buffer for signal <X<15>>.
    Found 1-bit tristate buffer for signal <X<14>>.
    Found 1-bit tristate buffer for signal <X<13>>.
    Found 1-bit tristate buffer for signal <X<12>>.
    Found 1-bit tristate buffer for signal <X<11>>.
    Found 1-bit tristate buffer for signal <RD<7>>.
    Found 1-bit tristate buffer for signal <RD<6>>.
    Found 1-bit tristate buffer for signal <RD<5>>.
    Found 1-bit tristate buffer for signal <RD<4>>.
    Found 1-bit tristate buffer for signal <RD<3>>.
    Found 1-bit tristate buffer for signal <RD<2>>.
    Found 1-bit tristate buffer for signal <RD<1>>.
    Found 1-bit tristate buffer for signal <RD<0>>.
    Summary:
	inferred  63 Tristate(s).
Unit <tlv_gp_ifc> synthesized.


Synthesizing Unit <fpga>.
    Related source file is "//vboxsvr/fitkit-vbox-202103/proj_template/fpga.vhd".
WARNING:Xst:1306 - Output <SPI_DI> is never assigned.
WARNING:Xst:647 - Input <SPI_CS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPI_DO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPI_FPGA_CS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPI_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <ispi_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ispi_do_vld> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ispi_do> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ispi_di_req> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <ispi_di> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ispi_cs> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <fpga> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 4-bit adder carry out                                 : 2
 4-bit subtractor                                      : 1
# Counters                                             : 7
 13-bit up counter                                     : 1
 23-bit up counter                                     : 1
 26-bit up counter                                     : 1
 4-bit up counter                                      : 3
 6-bit up counter                                      : 1
# Registers                                            : 154
 1-bit register                                        : 136
 2-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 16
# Tristates                                            : 63
 1-bit tristate buffer                                 : 63

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <fpga_inst/FSM/state_act/FSM> on signal <state_act[1:6]> with one-hot encoding.
----------------------------
 State          | Encoding
----------------------------
 st1_reset      | 000001
 st2_initialize | 000010
 st3_right_dir  | 000100
 st4_left_dir   | 001000
 st5_animation  | 010000
 st6_reloading  | 100000
----------------------------
WARNING:Xst:1293 - FF/Latch <DIRECTION_1> has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 4-bit adder carry out                                 : 2
 4-bit subtractor                                      : 1
# Counters                                             : 7
 13-bit up counter                                     : 1
 23-bit up counter                                     : 1
 26-bit up counter                                     : 1
 4-bit up counter                                      : 3
 6-bit up counter                                      : 1
# Registers                                            : 270
 Flip-Flops                                            : 270

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <DIRECTION_1> has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <fpga> ...

Optimizing unit <sloupec> ...

Optimizing unit <fsm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga, actual ratio is 74.
FlipFlop fpga_inst/FSM/DIRECTION_0 has been replicated 1 time(s)
FlipFlop fpga_inst/FSM/state_act_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 357
 Flip-Flops                                            : 357

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fpga.ngr
Top Level Output File Name         : fpga
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 124

Cell Usage :
# BELS                             : 1218
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 59
#      LUT2                        : 23
#      LUT3                        : 95
#      LUT3_D                      : 9
#      LUT3_L                      : 7
#      LUT4                        : 609
#      LUT4_D                      : 15
#      LUT4_L                      : 81
#      MUXCY                       : 72
#      MUXF5                       : 177
#      VCC                         : 1
#      XORCY                       : 62
# FlipFlops/Latches                : 357
#      FDE                         : 144
#      FDR                         : 75
#      FDRE                        : 7
#      FDRS                        : 1
#      FDS                         : 130
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 112
#      IBUFG                       : 1
#      IOBUF                       : 1
#      OBUF                        : 48
#      OBUFT                       : 62
# DCMs                             : 1
#      DCM                         : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-4 

 Number of Slices:                      468  out of    768    60%  
 Number of Slice Flip Flops:            357  out of   1536    23%  
 Number of 4 input LUTs:                905  out of   1536    58%  
 Number of IOs:                         124
 Number of bonded IOBs:                 112  out of    124    90%  
 Number of GCLKs:                         1  out of      8    12%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
SMCLK                              | DCMclkgen/DCM_INST:CLKFX| 357   |
-----------------------------------+-------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 34.472ns (Maximum Frequency: 29.009MHz)
   Minimum input arrival time before clock: 4.536ns
   Maximum output required time after clock: 12.243ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SMCLK'
  Clock period: 34.472ns (frequency: 29.009MHz)
  Total number of paths / destination ports: 8078 / 706
-------------------------------------------------------------------------
Delay:               9.652ns (Levels of Logic = 3)
  Source:            fpga_inst/FSM/state_act_FSM_FFd3 (FF)
  Destination:       fpga_inst/FSM/vector_map_init_107 (FF)
  Source Clock:      SMCLK rising 3.6X
  Destination Clock: SMCLK rising 3.6X

  Data Path: fpga_inst/FSM/state_act_FSM_FFd3 to fpga_inst/FSM/vector_map_init_107
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.720   1.319  fpga_inst/FSM/state_act_FSM_FFd3 (fpga_inst/FSM/state_act_FSM_FFd3)
     LUT4_D:I1->O        161   0.551   2.660  fpga_inst/FSM/vector_map_init_1_mux000111 (fpga_inst/FSM/N0)
     LUT3_D:I2->O         10   0.551   1.473  fpga_inst/FSM/vector_map_init_7_mux000011 (fpga_inst/FSM/N74)
     LUT4:I0->O            1   0.551   0.801  fpga_inst/FSM/vector_map_init_39_mux00017 (fpga_inst/FSM/vector_map_init_39_mux00017)
     FDS:S                     1.026          fpga_inst/FSM/vector_map_init_39
    ----------------------------------------
    Total                      9.652ns (3.399ns logic, 6.253ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SMCLK'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.536ns (Levels of Logic = 2)
  Source:            P3M<0> (PAD)
  Destination:       fpga_inst/FSM/state_act_FSM_FFd4 (FF)
  Destination Clock: SMCLK rising 3.6X

  Data Path: P3M<0> to fpga_inst/FSM/state_act_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.821   1.072  P3M_0_IOBUF (N308)
     LUT2:I1->O            7   0.551   1.066  reset1 (reset)
     FDR:R                     1.026          fpga_inst/FSM/state_act_FSM_FFd1
    ----------------------------------------
    Total                      4.536ns (2.398ns logic, 2.138ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SMCLK'
  Total number of paths / destination ports: 268 / 12
-------------------------------------------------------------------------
Offset:              12.243ns (Levels of Logic = 5)
  Source:            fpga_inst/FSM/pos_3 (FF)
  Destination:       X<20> (PAD)
  Source Clock:      SMCLK rising 3.6X

  Data Path: fpga_inst/FSM/pos_3 to X<20>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             66   0.720   2.387  fpga_inst/FSM/pos_3 (fpga_inst/FSM/pos_3)
     LUT3:I0->O            1   0.551   0.000  fpga_inst/FSM/COL_VECTOR<7>84_F (N981)
     MUXF5:I0->O           1   0.360   0.869  fpga_inst/FSM/COL_VECTOR<7>84 (fpga_inst/FSM/COL_VECTOR<7>84)
     LUT4:I2->O            1   0.551   0.000  fpga_inst/FSM/COL_VECTOR<7>277_G (N986)
     MUXF5:I1->O           1   0.360   0.801  fpga_inst/FSM/COL_VECTOR<7>277 (X_20_OBUF)
     OBUF:I->O                 5.644          X_20_OBUF (X<20>)
    ----------------------------------------
    Total                     12.243ns (8.186ns logic, 4.057ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================


Total REAL time to Xst completion: 60.00 secs
Total CPU time to Xst completion: 59.82 secs
 
--> 

Total memory usage is 204552 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  133 (   0 filtered)
Number of infos    :    0 (   0 filtered)

