/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  reg [6:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [23:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [29:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = !(celloutsig_1_0z ? celloutsig_1_11z[2] : in_data[136]);
  assign celloutsig_1_3z = !(_00_ ? celloutsig_1_2z : celloutsig_1_0z);
  assign celloutsig_1_8z = !(_00_ ? celloutsig_1_3z : celloutsig_1_6z);
  assign celloutsig_0_0z = ~in_data[78];
  assign celloutsig_0_6z = ~celloutsig_0_4z;
  assign celloutsig_1_0z = ~in_data[97];
  assign celloutsig_1_15z = ~_00_;
  assign celloutsig_0_4z = ~((in_data[62] | celloutsig_0_0z) & celloutsig_0_3z);
  assign celloutsig_1_7z = ~((celloutsig_1_2z | in_data[113]) & celloutsig_1_2z);
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 7'h00;
    else _02_ <= { in_data[53:48], celloutsig_0_0z };
  reg [2:0] _13_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _13_ <= 3'h0;
    else _13_ <= in_data[186:184];
  assign { _01_[2], _00_, _01_[0] } = _13_;
  assign celloutsig_1_9z = { _01_[2], _00_, _01_[0], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z } === { in_data[183:179], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_14z = { in_data[132:130], celloutsig_1_2z, celloutsig_1_12z, _01_[2], _00_, _01_[0] } <= { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_10z[2], celloutsig_1_10z[2], celloutsig_1_10z[0] } && { celloutsig_1_16z[14:10], celloutsig_1_17z };
  assign celloutsig_1_6z = in_data[143:138] || { in_data[179], celloutsig_1_5z };
  assign celloutsig_0_14z = in_data[78] & ~(celloutsig_0_6z);
  assign celloutsig_0_15z = celloutsig_0_8z & ~(in_data[78]);
  assign celloutsig_1_11z = { in_data[115:111], celloutsig_1_2z, celloutsig_1_10z[2], celloutsig_1_10z[2], celloutsig_1_10z[0], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z } * { celloutsig_1_5z[1:0], celloutsig_1_8z, celloutsig_1_10z[2], celloutsig_1_10z[2], celloutsig_1_10z[0], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_12z = { _01_[2], _00_, _01_[0], celloutsig_1_4z, celloutsig_1_0z } * { celloutsig_1_5z[1], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_18z = - { celloutsig_1_16z[11:0], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_10z[2], celloutsig_1_10z[2], celloutsig_1_10z[0] };
  assign celloutsig_0_8z = celloutsig_0_7z & celloutsig_0_6z;
  assign celloutsig_1_2z = _01_[0] & celloutsig_1_0z;
  assign celloutsig_1_4z = in_data[158] & celloutsig_1_0z;
  assign celloutsig_0_3z = | _02_;
  assign celloutsig_0_7z = | { celloutsig_0_4z, _02_, celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[129:126], celloutsig_1_3z } << { _01_[2], _00_, _01_[2], _00_, _01_[0] };
  assign celloutsig_1_16z = in_data[166:143] << { celloutsig_1_10z[2], celloutsig_1_10z[2], celloutsig_1_10z[0], celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_8z };
  assign { celloutsig_1_10z[0], celloutsig_1_10z[2] } = ~ { celloutsig_1_6z, celloutsig_1_3z };
  assign _01_[1] = _00_;
  assign celloutsig_1_10z[1] = celloutsig_1_10z[2];
  assign { out_data[157:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
