<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/tracers/tarmac_base.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_88f6b1e4e61391f7d15711af8861e8d3.html">tracers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">tarmac_base.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="tarmac__base_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2017-2019 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Giacomo Travaglini</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="tarmac__base_8hh.html">arch/arm/tracers/tarmac_base.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;config/the_isa.hh&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="reg__class_8hh.html">cpu/reg_class.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespaceArmISA.html">ArmISA</a>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceTrace.html">Trace</a> {</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classTrace_1_1TarmacBaseRecord.html#a974c15a27ecb6ed832f2bf6ba74cbba3">   54</a></span>&#160;TarmacBaseRecord::TarmacBaseRecord(<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> _when, <a class="code" href="classThreadContext.html">ThreadContext</a> *_thread,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> _staticInst,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                   <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> _pc,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> _macroStaticInst)</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    : <a class="code" href="classTrace_1_1InstRecord.html">InstRecord</a>(_when, _thread, _staticInst, _pc, _macroStaticInst)</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;{</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;}</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<a class="code" href="structTrace_1_1TarmacBaseRecord_1_1InstEntry.html#ad59257d678d7f88823d88a078e14f9b7">TarmacBaseRecord::InstEntry::InstEntry</a>(</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <a class="code" href="classThreadContext.html">ThreadContext</a>* <a class="code" href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">thread</a>,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> <a class="code" href="classTrace_1_1InstRecord.html#a7eba1c34d0568ac3691ffaa305a44536">pc</a>,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="code" href="classTrace_1_1InstRecord.html#a4636e0aa5d3d66918da6cc8cdf440ca5">staticInst</a>,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classTrace_1_1InstRecord.html#ac9fcd4626e6b05644fc0fcb411b97058">predicate</a>)</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        : taken(predicate) ,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;          <a class="code" href="classTrace_1_1InstRecord.html#ac32c558d526727f6a3e79882360caced">addr</a>(pc.instAddr()) ,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;          <a class="code" href="namespaceArmISA.html#a7e6ae5d5e0561c3c3948cb6089b73eb0">opcode</a>(staticInst-&gt;<a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a> &amp; 0xffffffff),</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;          disassemble(staticInst-&gt;<a class="code" href="classStaticInst.html#a609c53af4b2c119921c02751d41ca338">disassemble</a>(<a class="code" href="classTrace_1_1InstRecord.html#ac32c558d526727f6a3e79882360caced">addr</a>)),</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;          isetstate(<a class="code" href="classTrace_1_1TarmacBaseRecord.html#acc92fe5b4c3b17e189040c98b825ded8">pcToISetState</a>(pc)),</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;          <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>(<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">MODE_USER</a>)</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;{</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="comment">// Operating mode gained by reading the architectural register (CPSR)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="keyword">const</span> CPSR cpsr = thread-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a> = (<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>) (uint8_t)cpsr.mode;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="comment">// In Tarmac, instruction names are printed in capital</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="comment">// letters.</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    std::for_each(disassemble.begin(), disassemble.end(),</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                  [](<span class="keywordtype">char</span>&amp; <a class="code" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>) { <a class="code" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a> = toupper(<a class="code" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>); });</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;}</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<a class="code" href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html#a4e935b8627ce9f3dc140064e4f313829">TarmacBaseRecord::RegEntry::RegEntry</a>(<a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> pc)</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  : isetstate(<a class="code" href="classTrace_1_1TarmacBaseRecord.html#acc92fe5b4c3b17e189040c98b825ded8">pcToISetState</a>(pc)),</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    values(2, 0)</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;{</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="comment">// values vector is constructed with size = 2, for</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="comment">// holding Lo and Hi values.</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;}</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacBaseRecord_1_1MemEntry.html#a5da627a22a3abfa3bdf0f7695cbe95a4">   93</a></span>&#160;<a class="code" href="structTrace_1_1TarmacBaseRecord_1_1MemEntry.html#a60deca6042cee86c32dc4eb7e358f8f6">TarmacBaseRecord::MemEntry::MemEntry</a> (</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    uint8_t _size,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> _addr,</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    uint64_t _data)</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      : <a class="code" href="classTrace_1_1InstRecord.html#a62fada8fcc40f91067ce98545eddf75c">size</a>(_size), <a class="code" href="classTrace_1_1InstRecord.html#ac32c558d526727f6a3e79882360caced">addr</a>(_addr), <a class="code" href="classTrace_1_1InstRecord.html#a95a0d10ca917d33e117348b70fa51b33">data</a>(_data)</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;{</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;}</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<a class="code" href="classTrace_1_1TarmacBaseRecord.html#a1b833e8261e13789a4c8532e56233122">TarmacBaseRecord::ISetState</a></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="classTrace_1_1TarmacBaseRecord.html#acc92fe5b4c3b17e189040c98b825ded8">  102</a></span>&#160;<a class="code" href="classTrace_1_1TarmacBaseRecord.html#acc92fe5b4c3b17e189040c98b825ded8">TarmacBaseRecord::pcToISetState</a>(<a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> pc)</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;{</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <a class="code" href="classTrace_1_1TarmacBaseRecord.html#a1b833e8261e13789a4c8532e56233122">TarmacBaseRecord::ISetState</a> isetstate;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keywordflow">if</span> (pc.aarch64())</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        isetstate = <a class="code" href="classTrace_1_1TarmacBaseRecord.html#a1b833e8261e13789a4c8532e56233122ac434e29d25c44a9f0db42cb6b2f930ed">TarmacBaseRecord::ISET_A64</a>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!pc.thumb() &amp;&amp; !pc.jazelle())</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        isetstate = <a class="code" href="classTrace_1_1TarmacBaseRecord.html#a1b833e8261e13789a4c8532e56233122a189c5581b87bb37b261507aeb791bef5">TarmacBaseRecord::ISET_ARM</a>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pc.thumb() &amp;&amp; !pc.jazelle())</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        isetstate = <a class="code" href="classTrace_1_1TarmacBaseRecord.html#a1b833e8261e13789a4c8532e56233122a02a3c091b639e0b60e6ab75be4622d98">TarmacBaseRecord::ISET_THUMB</a>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        <span class="comment">// No Jazelle state in TARMAC</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        isetstate = <a class="code" href="classTrace_1_1TarmacBaseRecord.html#a1b833e8261e13789a4c8532e56233122a0b42e28d914cda0b90a11f5658d432ba">TarmacBaseRecord::ISET_UNSUPPORTED</a>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordflow">return</span> isetstate;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;}</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;} <span class="comment">// namespace Trace</span></div><div class="ttc" id="classTrace_1_1InstRecord_html_a7eba1c34d0568ac3691ffaa305a44536"><div class="ttname"><a href="classTrace_1_1InstRecord.html#a7eba1c34d0568ac3691ffaa305a44536">Trace::InstRecord::pc</a></div><div class="ttdeci">TheISA::PCState pc</div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00069">insttracer.hh:69</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacBaseRecord_html_a1b833e8261e13789a4c8532e56233122"><div class="ttname"><a href="classTrace_1_1TarmacBaseRecord.html#a1b833e8261e13789a4c8532e56233122">Trace::TarmacBaseRecord::ISetState</a></div><div class="ttdeci">ISetState</div><div class="ttdoc">ARM instruction set state. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__base_8hh_source.html#l00077">tarmac_base.hh:77</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_ac9fcd4626e6b05644fc0fcb411b97058"><div class="ttname"><a href="classTrace_1_1InstRecord.html#ac9fcd4626e6b05644fc0fcb411b97058">Trace::InstRecord::predicate</a></div><div class="ttdeci">bool predicate</div><div class="ttdoc">is the predicate for execution this inst true or false (not execed)? </div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00147">insttracer.hh:147</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacBaseRecord_html_acc92fe5b4c3b17e189040c98b825ded8"><div class="ttname"><a href="classTrace_1_1TarmacBaseRecord.html#acc92fe5b4c3b17e189040c98b825ded8">Trace::TarmacBaseRecord::pcToISetState</a></div><div class="ttdeci">static ISetState pcToISetState(ArmISA::PCState pc)</div><div class="ttdoc">Returns the Instruction Set State according to the current PCState. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__base_8cc_source.html#l00102">tarmac_base.cc:102</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_a37f1aeba98ee278c9bc070f0f6d27803"><div class="ttname"><a href="classTrace_1_1InstRecord.html#a37f1aeba98ee278c9bc070f0f6d27803">Trace::InstRecord::thread</a></div><div class="ttdeci">ThreadContext * thread</div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00065">insttracer.hh:65</a></div></div>
<div class="ttc" id="classStaticInst_html_a609c53af4b2c119921c02751d41ca338"><div class="ttname"><a href="classStaticInst.html#a609c53af4b2c119921c02751d41ca338">StaticInst::disassemble</a></div><div class="ttdeci">virtual const std::string &amp; disassemble(Addr pc, const SymbolTable *symtab=0) const</div><div class="ttdoc">Return string representation of disassembled instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8cc_source.html#l00123">static_inst.cc:123</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_a62fada8fcc40f91067ce98545eddf75c"><div class="ttname"><a href="classTrace_1_1InstRecord.html#a62fada8fcc40f91067ce98545eddf75c">Trace::InstRecord::size</a></div><div class="ttdeci">Addr size</div><div class="ttdoc">The size of the memory request. </div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00084">insttracer.hh:84</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990ca"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">ArmISA::OperatingMode</a></div><div class="ttdeci">OperatingMode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00592">types.hh:592</a></div></div>
<div class="ttc" id="namespaceArmISA_html"><div class="ttname"><a href="namespaceArmISA.html">ArmISA</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00042">ccregs.hh:42</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aab42c0db74065d35a4e8809e56f72f97"><div class="ttname"><a href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">ArmISA::mode</a></div><div class="ttdeci">Bitfield&lt; 4, 0 &gt; mode</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00073">miscregs_types.hh:73</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classStaticInst_html_ad2f509501cc362e01bc189bc49566761"><div class="ttname"><a href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">StaticInst::machInst</a></div><div class="ttdeci">const ExtMachInst machInst</div><div class="ttdoc">The binary machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00229">static_inst.hh:229</a></div></div>
<div class="ttc" id="cpu_2static__inst_8hh_html"><div class="ttname"><a href="cpu_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacBaseRecord_1_1RegEntry_html_a4e935b8627ce9f3dc140064e4f313829"><div class="ttname"><a href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html#a4e935b8627ce9f3dc140064e4f313829">Trace::TarmacBaseRecord::RegEntry::RegEntry</a></div><div class="ttdeci">RegEntry()=default</div></div>
<div class="ttc" id="structTrace_1_1TarmacBaseRecord_1_1InstEntry_html_ad59257d678d7f88823d88a078e14f9b7"><div class="ttname"><a href="structTrace_1_1TarmacBaseRecord_1_1InstEntry.html#ad59257d678d7f88823d88a078e14f9b7">Trace::TarmacBaseRecord::InstEntry::InstEntry</a></div><div class="ttdeci">InstEntry()=default</div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_a95a0d10ca917d33e117348b70fa51b33"><div class="ttname"><a href="classTrace_1_1InstRecord.html#a95a0d10ca917d33e117348b70fa51b33">Trace::InstRecord::data</a></div><div class="ttdeci">union Trace::InstRecord::@120 data</div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="namespaceArmISA_html_a21f7b327cbedf079597394ec2c3f2a6d"><div class="ttname"><a href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">ArmISA::c</a></div><div class="ttdeci">Bitfield&lt; 29 &gt; c</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00053">miscregs_types.hh:53</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html"><div class="ttname"><a href="classTrace_1_1InstRecord.html">Trace::InstRecord</a></div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00058">insttracer.hh:58</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacBaseRecord_html_a1b833e8261e13789a4c8532e56233122a189c5581b87bb37b261507aeb791bef5"><div class="ttname"><a href="classTrace_1_1TarmacBaseRecord.html#a1b833e8261e13789a4c8532e56233122a189c5581b87bb37b261507aeb791bef5">Trace::TarmacBaseRecord::ISET_ARM</a></div><div class="ttdef"><b>Definition:</b> <a href="tarmac__base_8hh_source.html#l00077">tarmac_base.hh:77</a></div></div>
<div class="ttc" id="tarmac__base_8hh_html"><div class="ttname"><a href="tarmac__base_8hh.html">tarmac_base.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a7e6ae5d5e0561c3c3948cb6089b73eb0"><div class="ttname"><a href="namespaceArmISA.html#a7e6ae5d5e0561c3c3948cb6089b73eb0">ArmISA::opcode</a></div><div class="ttdeci">Bitfield&lt; 24, 21 &gt; opcode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00102">types.hh:102</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacBaseRecord_html_a1b833e8261e13789a4c8532e56233122a0b42e28d914cda0b90a11f5658d432ba"><div class="ttname"><a href="classTrace_1_1TarmacBaseRecord.html#a1b833e8261e13789a4c8532e56233122a0b42e28d914cda0b90a11f5658d432ba">Trace::TarmacBaseRecord::ISET_UNSUPPORTED</a></div><div class="ttdef"><b>Definition:</b> <a href="tarmac__base_8hh_source.html#l00078">tarmac_base.hh:78</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_a4636e0aa5d3d66918da6cc8cdf440ca5"><div class="ttname"><a href="classTrace_1_1InstRecord.html#a4636e0aa5d3d66918da6cc8cdf440ca5">Trace::InstRecord::staticInst</a></div><div class="ttdeci">StaticInstPtr staticInst</div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00068">insttracer.hh:68</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacBaseRecord_html_a1b833e8261e13789a4c8532e56233122ac434e29d25c44a9f0db42cb6b2f930ed"><div class="ttname"><a href="classTrace_1_1TarmacBaseRecord.html#a1b833e8261e13789a4c8532e56233122ac434e29d25c44a9f0db42cb6b2f930ed">Trace::TarmacBaseRecord::ISET_A64</a></div><div class="ttdef"><b>Definition:</b> <a href="tarmac__base_8hh_source.html#l00077">tarmac_base.hh:77</a></div></div>
<div class="ttc" id="reg__class_8hh_html"><div class="ttname"><a href="reg__class_8hh.html">reg_class.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">ArmISA::MODE_USER</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00600">types.hh:600</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacBaseRecord_1_1MemEntry_html_a60deca6042cee86c32dc4eb7e358f8f6"><div class="ttname"><a href="structTrace_1_1TarmacBaseRecord_1_1MemEntry.html#a60deca6042cee86c32dc4eb7e358f8f6">Trace::TarmacBaseRecord::MemEntry::MemEntry</a></div><div class="ttdeci">MemEntry()=default</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">ArmISA::MISCREG_CPSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00058">miscregs.hh:58</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_ac32c558d526727f6a3e79882360caced"><div class="ttname"><a href="classTrace_1_1InstRecord.html#ac32c558d526727f6a3e79882360caced">Trace::InstRecord::addr</a></div><div class="ttdeci">Addr addr</div><div class="ttdoc">The address that was accessed. </div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00083">insttracer.hh:83</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacBaseRecord_html_a1b833e8261e13789a4c8532e56233122a02a3c091b639e0b60e6ab75be4622d98"><div class="ttname"><a href="classTrace_1_1TarmacBaseRecord.html#a1b833e8261e13789a4c8532e56233122a02a3c091b639e0b60e6ab75be4622d98">Trace::TarmacBaseRecord::ISET_THUMB</a></div><div class="ttdef"><b>Definition:</b> <a href="tarmac__base_8hh_source.html#l00077">tarmac_base.hh:77</a></div></div>
<div class="ttc" id="namespaceTrace_html"><div class="ttname"><a href="namespaceTrace.html">Trace</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2nativetrace_8cc_source.html#l00052">nativetrace.cc:52</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
