$date
	Thu Mar 14 18:57:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_fb_tb $end
$var wire 4 ! Q [3:0] $end
$var wire 1 " CO $end
$var reg 1 # CLK $end
$var reg 1 $ DIR $end
$var reg 1 % EN $end
$var reg 1 & RESET $end
$scope module uut $end
$var wire 1 # CLK $end
$var wire 1 $ DIR $end
$var wire 1 % EN $end
$var wire 1 & RESET $end
$var reg 1 " CO $end
$var reg 4 ' Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
1&
1%
1$
0#
0"
b0 !
$end
#5000
1#
#10000
0#
0&
#15000
b1 !
b1 '
1#
#20000
0#
#25000
b10 !
b10 '
1#
#30000
0#
#35000
b11 !
b11 '
1#
#40000
0#
#45000
b100 !
b100 '
1#
#50000
0#
#55000
b101 !
b101 '
1#
#60000
0#
0$
#65000
b100 !
b100 '
1#
#70000
0#
#75000
b11 !
b11 '
1#
#80000
0#
#85000
b10 !
b10 '
1#
#90000
0#
#95000
b1 !
b1 '
1#
#100000
0#
#105000
1"
b0 !
b0 '
1#
#110000
0#
