# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do FinalProject_Trivia_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib finalproject_trivia
# ** Warning: (vlib-34) Library already exists at "finalproject_trivia".
# vmap finalproject_trivia finalproject_trivia
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap finalproject_trivia finalproject_trivia 
# Modifying modelsim.ini
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:18 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 08:32:18 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:18 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 08:32:18 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:18 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v 
# -- Compiling module finalproject_trivia_mm_interconnect_0
# 
# Top level modules:
# 	finalproject_trivia_mm_interconnect_0
# End time: 08:32:18 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:18 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008.v 
# -- Compiling module finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008
# 
# Top level modules:
# 	finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008
# End time: 08:32:19 on Nov 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:19 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001
# End time: 08:32:19 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:19 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module finalproject_trivia_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	finalproject_trivia_mm_interconnect_0_avalon_st_adapter
# End time: 08:32:19 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:19 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 08:32:19 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_avalon_video_vga_timing.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:19 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 08:32:19 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_vga_controller_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:19 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_vga_controller_0.v 
# -- Compiling module finalproject_trivia_video_vga_controller_0
# 
# Top level modules:
# 	finalproject_trivia_video_vga_controller_0
# End time: 08:32:20 on Nov 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:20 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v 
# -- Compiling module finalproject_trivia_video_dual_clock_buffer_0
# 
# Top level modules:
# 	finalproject_trivia_video_dual_clock_buffer_0
# End time: 08:32:20 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_video_128_character_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:20 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_video_128_character_rom.v 
# -- Compiling module altera_up_video_128_character_rom
# 
# Top level modules:
# 	altera_up_video_128_character_rom
# End time: 08:32:20 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:20 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v 
# -- Compiling module finalproject_trivia_video_character_buffer_with_dma_0
# 
# Top level modules:
# 	finalproject_trivia_video_character_buffer_with_dma_0
# End time: 08:32:21 on Nov 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:21 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_timer_0.v 
# -- Compiling module finalproject_trivia_timer_0
# 
# Top level modules:
# 	finalproject_trivia_timer_0
# End time: 08:32:21 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:21 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_sysid_qsys_0.v 
# -- Compiling module finalproject_trivia_sysid_qsys_0
# 
# Top level modules:
# 	finalproject_trivia_sysid_qsys_0
# End time: 08:32:21 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_sseg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:21 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_sseg.v 
# -- Compiling module finalproject_trivia_pio_sseg
# 
# Top level modules:
# 	finalproject_trivia_pio_sseg
# End time: 08:32:21 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_output_answer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:21 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_output_answer.v 
# -- Compiling module finalproject_trivia_pio_output_answer
# 
# Top level modules:
# 	finalproject_trivia_pio_output_answer
# End time: 08:32:21 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_input_key.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:21 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_input_key.v 
# -- Compiling module finalproject_trivia_pio_input_key
# 
# Top level modules:
# 	finalproject_trivia_pio_input_key
# End time: 08:32:22 on Nov 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:22 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_onchip_memory2_0.v 
# -- Compiling module finalproject_trivia_onchip_memory2_0
# 
# Top level modules:
# 	finalproject_trivia_onchip_memory2_0
# End time: 08:32:22 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:22 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0.v 
# -- Compiling module finalproject_trivia_nios2_gen2_0
# 
# Top level modules:
# 	finalproject_trivia_nios2_gen2_0
# End time: 08:32:22 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:22 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v 
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu
# 
# Top level modules:
# 	finalproject_trivia_nios2_gen2_0_cpu_nios2_performance_monitors
# 	finalproject_trivia_nios2_gen2_0_cpu
# End time: 08:32:23 on Nov 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:23 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 08:32:23 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:23 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck
# End time: 08:32:24 on Nov 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:24 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 08:32:24 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:24 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module finalproject_trivia_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	finalproject_trivia_nios2_gen2_0_cpu_test_bench
# End time: 08:32:24 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:24 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v 
# -- Compiling module finalproject_trivia_new_sdram_controller_0_input_efifo_module
# -- Compiling module finalproject_trivia_new_sdram_controller_0
# 
# Top level modules:
# 	finalproject_trivia_new_sdram_controller_0
# End time: 08:32:25 on Nov 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:25 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v 
# -- Compiling module finalproject_trivia_jtag_uart_0_sim_scfifo_w
# -- Compiling module finalproject_trivia_jtag_uart_0_scfifo_w
# -- Compiling module finalproject_trivia_jtag_uart_0_sim_scfifo_r
# -- Compiling module finalproject_trivia_jtag_uart_0_scfifo_r
# -- Compiling module finalproject_trivia_jtag_uart_0
# 
# Top level modules:
# 	finalproject_trivia_jtag_uart_0
# End time: 08:32:25 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_altpll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:25 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_altpll_0.v 
# -- Compiling module finalproject_trivia_altpll_0_dffpipe_l2c
# -- Compiling module finalproject_trivia_altpll_0_stdsync_sv6
# -- Compiling module finalproject_trivia_altpll_0_altpll_62g2
# -- Compiling module finalproject_trivia_altpll_0
# 
# Top level modules:
# 	finalproject_trivia_altpll_0
# End time: 08:32:25 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:25 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_irq_mapper.sv 
# -- Compiling module finalproject_trivia_irq_mapper
# 
# Top level modules:
# 	finalproject_trivia_irq_mapper
# End time: 08:32:26 on Nov 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:26 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv 
# -- Compiling module finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0
# 
# Top level modules:
# 	finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0
# End time: 08:32:26 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:26 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 08:32:26 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:26 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 08:32:26 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:26 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 08:32:26 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:27 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 08:32:27 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:27 on Nov 10,2022
# vlog -reportprogress 300 -vlog01compat -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 08:32:27 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:27 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 08:32:27 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:27 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 08:32:27 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:28 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module finalproject_trivia_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	finalproject_trivia_mm_interconnect_0_rsp_mux_001
# End time: 08:32:28 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:28 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 08:32:28 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:28 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module finalproject_trivia_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	finalproject_trivia_mm_interconnect_0_rsp_mux
# End time: 08:32:28 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:28 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module finalproject_trivia_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	finalproject_trivia_mm_interconnect_0_rsp_demux
# End time: 08:32:28 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux_004.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:28 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux_004.sv 
# -- Compiling module finalproject_trivia_mm_interconnect_0_cmd_mux_004
# 
# Top level modules:
# 	finalproject_trivia_mm_interconnect_0_cmd_mux_004
# End time: 08:32:29 on Nov 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:29 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module finalproject_trivia_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	finalproject_trivia_mm_interconnect_0_cmd_mux
# End time: 08:32:29 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:29 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module finalproject_trivia_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	finalproject_trivia_mm_interconnect_0_cmd_demux_001
# End time: 08:32:29 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:29 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module finalproject_trivia_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	finalproject_trivia_mm_interconnect_0_cmd_demux
# End time: 08:32:29 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:29 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 08:32:30 on Nov 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:30 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 08:32:30 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:30 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv 
# -- Compiling module finalproject_trivia_mm_interconnect_0_router_010_default_decode
# -- Compiling module finalproject_trivia_mm_interconnect_0_router_010
# 
# Top level modules:
# 	finalproject_trivia_mm_interconnect_0_router_010
# End time: 08:32:30 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:30 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv 
# -- Compiling module finalproject_trivia_mm_interconnect_0_router_006_default_decode
# -- Compiling module finalproject_trivia_mm_interconnect_0_router_006
# 
# Top level modules:
# 	finalproject_trivia_mm_interconnect_0_router_006
# End time: 08:32:30 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:30 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv 
# -- Compiling module finalproject_trivia_mm_interconnect_0_router_003_default_decode
# -- Compiling module finalproject_trivia_mm_interconnect_0_router_003
# 
# Top level modules:
# 	finalproject_trivia_mm_interconnect_0_router_003
# End time: 08:32:31 on Nov 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:31 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv 
# -- Compiling module finalproject_trivia_mm_interconnect_0_router_002_default_decode
# -- Compiling module finalproject_trivia_mm_interconnect_0_router_002
# 
# Top level modules:
# 	finalproject_trivia_mm_interconnect_0_router_002
# End time: 08:32:31 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:31 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv 
# -- Compiling module finalproject_trivia_mm_interconnect_0_router_001_default_decode
# -- Compiling module finalproject_trivia_mm_interconnect_0_router_001
# 
# Top level modules:
# 	finalproject_trivia_mm_interconnect_0_router_001
# End time: 08:32:31 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:31 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv 
# -- Compiling module finalproject_trivia_mm_interconnect_0_router_default_decode
# -- Compiling module finalproject_trivia_mm_interconnect_0_router
# 
# Top level modules:
# 	finalproject_trivia_mm_interconnect_0_router
# End time: 08:32:32 on Nov 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:32 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 08:32:32 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:32 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 08:32:32 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:32 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 08:32:32 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work finalproject_trivia +incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:32 on Nov 10,2022
# vlog -reportprogress 300 -sv -work finalproject_trivia "+incdir+Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules" Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 08:32:33 on Nov 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work finalproject_trivia {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:33 on Nov 10,2022
# vcom -reportprogress 300 -2008 -work finalproject_trivia Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity finalproject_trivia
# -- Compiling architecture rtl of finalproject_trivia
# End time: 08:32:33 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work finalproject_trivia {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:33 on Nov 10,2022
# vcom -reportprogress 300 -2008 -work finalproject_trivia Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity finalproject_trivia_rst_controller
# -- Compiling architecture rtl of finalproject_trivia_rst_controller
# End time: 08:32:33 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work finalproject_trivia {Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller_001.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:33 on Nov 10,2022
# vcom -reportprogress 300 -2008 -work finalproject_trivia Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller_001.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity finalproject_trivia_rst_controller_001
# -- Compiling architecture rtl of finalproject_trivia_rst_controller_001
# End time: 08:32:34 on Nov 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_FSM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:34 on Nov 10,2022
# vcom -reportprogress 300 -2008 -work work Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity FinalProject_Trivia_FSM
# -- Compiling architecture behavioral of FinalProject_Trivia_FSM
# End time: 08:32:34 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:34 on Nov 10,2022
# vcom -reportprogress 300 -2008 -work work Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity FinalProject_Trivia_DE10
# -- Compiling architecture behavioral of FinalProject_Trivia_DE10
# End time: 08:32:34 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {Z:/Documents/HDL/Quartus_Projects/FinalProject/clock_divider.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:34 on Nov 10,2022
# vcom -reportprogress 300 -2008 -work work Z:/Documents/HDL/Quartus_Projects/FinalProject/clock_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clock_divider
# -- Compiling architecture behavioral of clock_divider
# End time: 08:32:34 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_FSM_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:32:34 on Nov 10,2022
# vcom -reportprogress 300 -2008 -work work Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_FSM_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity FinalProject_Trivia_FSM_tb
# -- Compiling architecture tb of FinalProject_Trivia_FSM_tb
# End time: 08:32:34 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L finalproject_trivia -voptargs="+acc"  FinalProject_Trivia_FSM_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L finalproject_trivia -voptargs=""+acc"" FinalProject_Trivia_FSM_tb 
# Start time: 08:32:36 on Nov 10,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.finalproject_trivia_fsm_tb(tb)
# Loading work.finalproject_trivia_fsm(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 0 ns
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /finalproject_trivia_fsm_tb/DUT
add wave -position insertpoint  \
sim:/finalproject_trivia_fsm_tb/DUT/state
run
run
run
run
run
# End time: 08:34:26 on Nov 10,2022, Elapsed time: 0:01:50
# Errors: 1, Warnings: 0
