Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Aug  6 14:02:53 2020
| Host         : ECE-D09200 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file testcase6_ts_mav_timing_summary_routed.rpt -pb testcase6_ts_mav_timing_summary_routed.pb -rpx testcase6_ts_mav_timing_summary_routed.rpx -warn_on_violation
| Design       : testcase6_ts_mav
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (243)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (243)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.359        0.000                      0                   56        0.186        0.000                      0                   56        1.100        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
sys_clk_p                {0.000 2.500}        5.000           200.000         
  clkfbout_clk_core      {0.000 2.500}        5.000           200.000         
  scan_clk_10M_clk_core  {0.000 50.000}       100.000         10.000          
  sys_clk_100M_clk_core  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                                  1.100        0.000                       0                     1  
  clkfbout_clk_core                                                                                                                                                        3.592        0.000                       0                     3  
  scan_clk_10M_clk_core                                                                                                                                                   49.600        0.000                       0                     8  
  sys_clk_100M_clk_core        7.359        0.000                      0                   56        0.186        0.000                      0                   56        4.650        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_core
  To Clock:  clkfbout_clk_core

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_core
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_core_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y16   clk_core_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  scan_clk_10M_clk_core
  To Clock:  scan_clk_10M_clk_core

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scan_clk_10M_clk_core
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_core_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y18   clk_core_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X120Y137   FSM_onehot_currentState_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X120Y137   FSM_onehot_currentState_reg[5]/C
Min Period        n/a     FDPE/C              n/a            0.700         100.000     99.300     SLICE_X120Y137   FSM_onehot_currentState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.700         100.000     99.300     SLICE_X120Y137   FSM_onehot_currentState_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.700         100.000     99.300     SLICE_X120Y137   FSM_onehot_currentState_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.700         100.000     99.300     SLICE_X120Y137   FSM_onehot_currentState_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X120Y137   FSM_onehot_currentState_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X120Y137   FSM_onehot_currentState_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X120Y137   FSM_onehot_currentState_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X120Y137   FSM_onehot_currentState_reg[5]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.350         50.000      49.650     SLICE_X120Y137   FSM_onehot_currentState_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.350         50.000      49.650     SLICE_X120Y137   FSM_onehot_currentState_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X120Y137   FSM_onehot_currentState_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X120Y137   FSM_onehot_currentState_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X120Y137   FSM_onehot_currentState_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X120Y137   FSM_onehot_currentState_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         50.000      49.650     SLICE_X120Y137   FSM_onehot_currentState_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X120Y137   FSM_onehot_currentState_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X120Y137   FSM_onehot_currentState_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X120Y137   FSM_onehot_currentState_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X120Y137   FSM_onehot_currentState_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X120Y137   FSM_onehot_currentState_reg[5]/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         50.000      49.650     SLICE_X120Y137   FSM_onehot_currentState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X120Y137   FSM_onehot_currentState_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X120Y137   FSM_onehot_currentState_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X120Y137   FSM_onehot_currentState_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_100M_clk_core
  To Clock:  sys_clk_100M_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.359ns  (required time - arrival time)
  Source:                 clk_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_100M_clk_core rise@10.000ns - sys_clk_100M_clk_core rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.309ns (14.256%)  route 1.859ns (85.744%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 9.163 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.286ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -1.805    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.043    -1.762 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.476    -1.286    sys_clk_OBUF
    SLICE_X121Y140       FDRE                                         r  clk_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y140       FDRE (Prop_fdre_C_Q)         0.223    -1.063 r  clk_counter_reg[26]/Q
                         net (fo=2, routed)           0.461    -0.602    clk_counter_reg[26]
    SLICE_X120Y139       LUT6 (Prop_lut6_I3_O)        0.043    -0.559 r  FSM_onehot_nextState[5]_i_4/O
                         net (fo=2, routed)           0.542    -0.017    FSM_onehot_nextState[5]_i_4_n_0
    SLICE_X120Y135       LUT6 (Prop_lut6_I1_O)        0.043     0.026 r  clk_counter[0]_i_1/O
                         net (fo=28, routed)          0.856     0.882    clear
    SLICE_X121Y137       FDRE                                         r  clk_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100M_clk_core rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.503     8.755    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.036     8.791 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.373     9.163    sys_clk_OBUF
    SLICE_X121Y137       FDRE                                         r  clk_counter_reg[12]/C
                         clock pessimism             -0.552     8.611    
                         clock uncertainty           -0.066     8.545    
    SLICE_X121Y137       FDRE (Setup_fdre_C_R)       -0.304     8.241    clk_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  7.359    

Slack (MET) :             7.359ns  (required time - arrival time)
  Source:                 clk_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_100M_clk_core rise@10.000ns - sys_clk_100M_clk_core rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.309ns (14.256%)  route 1.859ns (85.744%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 9.163 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.286ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -1.805    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.043    -1.762 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.476    -1.286    sys_clk_OBUF
    SLICE_X121Y140       FDRE                                         r  clk_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y140       FDRE (Prop_fdre_C_Q)         0.223    -1.063 r  clk_counter_reg[26]/Q
                         net (fo=2, routed)           0.461    -0.602    clk_counter_reg[26]
    SLICE_X120Y139       LUT6 (Prop_lut6_I3_O)        0.043    -0.559 r  FSM_onehot_nextState[5]_i_4/O
                         net (fo=2, routed)           0.542    -0.017    FSM_onehot_nextState[5]_i_4_n_0
    SLICE_X120Y135       LUT6 (Prop_lut6_I1_O)        0.043     0.026 r  clk_counter[0]_i_1/O
                         net (fo=28, routed)          0.856     0.882    clear
    SLICE_X121Y137       FDRE                                         r  clk_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100M_clk_core rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.503     8.755    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.036     8.791 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.373     9.163    sys_clk_OBUF
    SLICE_X121Y137       FDRE                                         r  clk_counter_reg[13]/C
                         clock pessimism             -0.552     8.611    
                         clock uncertainty           -0.066     8.545    
    SLICE_X121Y137       FDRE (Setup_fdre_C_R)       -0.304     8.241    clk_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  7.359    

Slack (MET) :             7.359ns  (required time - arrival time)
  Source:                 clk_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_100M_clk_core rise@10.000ns - sys_clk_100M_clk_core rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.309ns (14.256%)  route 1.859ns (85.744%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 9.163 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.286ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -1.805    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.043    -1.762 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.476    -1.286    sys_clk_OBUF
    SLICE_X121Y140       FDRE                                         r  clk_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y140       FDRE (Prop_fdre_C_Q)         0.223    -1.063 r  clk_counter_reg[26]/Q
                         net (fo=2, routed)           0.461    -0.602    clk_counter_reg[26]
    SLICE_X120Y139       LUT6 (Prop_lut6_I3_O)        0.043    -0.559 r  FSM_onehot_nextState[5]_i_4/O
                         net (fo=2, routed)           0.542    -0.017    FSM_onehot_nextState[5]_i_4_n_0
    SLICE_X120Y135       LUT6 (Prop_lut6_I1_O)        0.043     0.026 r  clk_counter[0]_i_1/O
                         net (fo=28, routed)          0.856     0.882    clear
    SLICE_X121Y137       FDRE                                         r  clk_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100M_clk_core rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.503     8.755    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.036     8.791 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.373     9.163    sys_clk_OBUF
    SLICE_X121Y137       FDRE                                         r  clk_counter_reg[14]/C
                         clock pessimism             -0.552     8.611    
                         clock uncertainty           -0.066     8.545    
    SLICE_X121Y137       FDRE (Setup_fdre_C_R)       -0.304     8.241    clk_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  7.359    

Slack (MET) :             7.359ns  (required time - arrival time)
  Source:                 clk_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_100M_clk_core rise@10.000ns - sys_clk_100M_clk_core rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.309ns (14.256%)  route 1.859ns (85.744%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 9.163 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.286ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -1.805    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.043    -1.762 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.476    -1.286    sys_clk_OBUF
    SLICE_X121Y140       FDRE                                         r  clk_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y140       FDRE (Prop_fdre_C_Q)         0.223    -1.063 r  clk_counter_reg[26]/Q
                         net (fo=2, routed)           0.461    -0.602    clk_counter_reg[26]
    SLICE_X120Y139       LUT6 (Prop_lut6_I3_O)        0.043    -0.559 r  FSM_onehot_nextState[5]_i_4/O
                         net (fo=2, routed)           0.542    -0.017    FSM_onehot_nextState[5]_i_4_n_0
    SLICE_X120Y135       LUT6 (Prop_lut6_I1_O)        0.043     0.026 r  clk_counter[0]_i_1/O
                         net (fo=28, routed)          0.856     0.882    clear
    SLICE_X121Y137       FDRE                                         r  clk_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100M_clk_core rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.503     8.755    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.036     8.791 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.373     9.163    sys_clk_OBUF
    SLICE_X121Y137       FDRE                                         r  clk_counter_reg[15]/C
                         clock pessimism             -0.552     8.611    
                         clock uncertainty           -0.066     8.545    
    SLICE_X121Y137       FDRE (Setup_fdre_C_R)       -0.304     8.241    clk_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  7.359    

Slack (MET) :             7.370ns  (required time - arrival time)
  Source:                 clk_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_100M_clk_core rise@10.000ns - sys_clk_100M_clk_core rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.309ns (14.866%)  route 1.770ns (85.134%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 9.085 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.286ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -1.805    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.043    -1.762 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.476    -1.286    sys_clk_OBUF
    SLICE_X121Y140       FDRE                                         r  clk_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y140       FDRE (Prop_fdre_C_Q)         0.223    -1.063 r  clk_counter_reg[26]/Q
                         net (fo=2, routed)           0.461    -0.602    clk_counter_reg[26]
    SLICE_X120Y139       LUT6 (Prop_lut6_I3_O)        0.043    -0.559 r  FSM_onehot_nextState[5]_i_4/O
                         net (fo=2, routed)           0.542    -0.017    FSM_onehot_nextState[5]_i_4_n_0
    SLICE_X120Y135       LUT6 (Prop_lut6_I1_O)        0.043     0.026 r  clk_counter[0]_i_1/O
                         net (fo=28, routed)          0.767     0.793    clear
    SLICE_X121Y139       FDRE                                         r  clk_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100M_clk_core rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.503     8.755    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.036     8.791 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.294     9.085    sys_clk_OBUF
    SLICE_X121Y139       FDRE                                         r  clk_counter_reg[20]/C
                         clock pessimism             -0.552     8.533    
                         clock uncertainty           -0.066     8.466    
    SLICE_X121Y139       FDRE (Setup_fdre_C_R)       -0.304     8.162    clk_counter_reg[20]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -0.793    
  -------------------------------------------------------------------
                         slack                                  7.370    

Slack (MET) :             7.370ns  (required time - arrival time)
  Source:                 clk_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_100M_clk_core rise@10.000ns - sys_clk_100M_clk_core rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.309ns (14.866%)  route 1.770ns (85.134%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 9.085 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.286ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -1.805    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.043    -1.762 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.476    -1.286    sys_clk_OBUF
    SLICE_X121Y140       FDRE                                         r  clk_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y140       FDRE (Prop_fdre_C_Q)         0.223    -1.063 r  clk_counter_reg[26]/Q
                         net (fo=2, routed)           0.461    -0.602    clk_counter_reg[26]
    SLICE_X120Y139       LUT6 (Prop_lut6_I3_O)        0.043    -0.559 r  FSM_onehot_nextState[5]_i_4/O
                         net (fo=2, routed)           0.542    -0.017    FSM_onehot_nextState[5]_i_4_n_0
    SLICE_X120Y135       LUT6 (Prop_lut6_I1_O)        0.043     0.026 r  clk_counter[0]_i_1/O
                         net (fo=28, routed)          0.767     0.793    clear
    SLICE_X121Y139       FDRE                                         r  clk_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100M_clk_core rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.503     8.755    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.036     8.791 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.294     9.085    sys_clk_OBUF
    SLICE_X121Y139       FDRE                                         r  clk_counter_reg[21]/C
                         clock pessimism             -0.552     8.533    
                         clock uncertainty           -0.066     8.466    
    SLICE_X121Y139       FDRE (Setup_fdre_C_R)       -0.304     8.162    clk_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -0.793    
  -------------------------------------------------------------------
                         slack                                  7.370    

Slack (MET) :             7.370ns  (required time - arrival time)
  Source:                 clk_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_100M_clk_core rise@10.000ns - sys_clk_100M_clk_core rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.309ns (14.866%)  route 1.770ns (85.134%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 9.085 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.286ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -1.805    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.043    -1.762 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.476    -1.286    sys_clk_OBUF
    SLICE_X121Y140       FDRE                                         r  clk_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y140       FDRE (Prop_fdre_C_Q)         0.223    -1.063 r  clk_counter_reg[26]/Q
                         net (fo=2, routed)           0.461    -0.602    clk_counter_reg[26]
    SLICE_X120Y139       LUT6 (Prop_lut6_I3_O)        0.043    -0.559 r  FSM_onehot_nextState[5]_i_4/O
                         net (fo=2, routed)           0.542    -0.017    FSM_onehot_nextState[5]_i_4_n_0
    SLICE_X120Y135       LUT6 (Prop_lut6_I1_O)        0.043     0.026 r  clk_counter[0]_i_1/O
                         net (fo=28, routed)          0.767     0.793    clear
    SLICE_X121Y139       FDRE                                         r  clk_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100M_clk_core rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.503     8.755    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.036     8.791 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.294     9.085    sys_clk_OBUF
    SLICE_X121Y139       FDRE                                         r  clk_counter_reg[22]/C
                         clock pessimism             -0.552     8.533    
                         clock uncertainty           -0.066     8.466    
    SLICE_X121Y139       FDRE (Setup_fdre_C_R)       -0.304     8.162    clk_counter_reg[22]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -0.793    
  -------------------------------------------------------------------
                         slack                                  7.370    

Slack (MET) :             7.370ns  (required time - arrival time)
  Source:                 clk_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_100M_clk_core rise@10.000ns - sys_clk_100M_clk_core rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.309ns (14.866%)  route 1.770ns (85.134%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 9.085 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.286ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -1.805    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.043    -1.762 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.476    -1.286    sys_clk_OBUF
    SLICE_X121Y140       FDRE                                         r  clk_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y140       FDRE (Prop_fdre_C_Q)         0.223    -1.063 r  clk_counter_reg[26]/Q
                         net (fo=2, routed)           0.461    -0.602    clk_counter_reg[26]
    SLICE_X120Y139       LUT6 (Prop_lut6_I3_O)        0.043    -0.559 r  FSM_onehot_nextState[5]_i_4/O
                         net (fo=2, routed)           0.542    -0.017    FSM_onehot_nextState[5]_i_4_n_0
    SLICE_X120Y135       LUT6 (Prop_lut6_I1_O)        0.043     0.026 r  clk_counter[0]_i_1/O
                         net (fo=28, routed)          0.767     0.793    clear
    SLICE_X121Y139       FDRE                                         r  clk_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100M_clk_core rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.503     8.755    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.036     8.791 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.294     9.085    sys_clk_OBUF
    SLICE_X121Y139       FDRE                                         r  clk_counter_reg[23]/C
                         clock pessimism             -0.552     8.533    
                         clock uncertainty           -0.066     8.466    
    SLICE_X121Y139       FDRE (Setup_fdre_C_R)       -0.304     8.162    clk_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -0.793    
  -------------------------------------------------------------------
                         slack                                  7.370    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 clk_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_100M_clk_core rise@10.000ns - sys_clk_100M_clk_core rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.309ns (14.378%)  route 1.840ns (85.622%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.811ns = ( 9.189 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.319ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -1.805    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.043    -1.762 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.443    -1.319    sys_clk_OBUF
    SLICE_X121Y137       FDRE                                         r  clk_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y137       FDRE (Prop_fdre_C_Q)         0.223    -1.096 r  clk_counter_reg[13]/Q
                         net (fo=2, routed)           0.447    -0.649    clk_counter_reg[13]
    SLICE_X120Y139       LUT6 (Prop_lut6_I4_O)        0.043    -0.606 r  FSM_onehot_nextState[5]_i_4/O
                         net (fo=2, routed)           0.542    -0.064    FSM_onehot_nextState[5]_i_4_n_0
    SLICE_X120Y135       LUT6 (Prop_lut6_I1_O)        0.043    -0.021 r  clk_counter[0]_i_1/O
                         net (fo=28, routed)          0.851     0.830    clear
    SLICE_X121Y140       FDRE                                         r  clk_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100M_clk_core rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.503     8.755    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.036     8.791 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.398     9.189    sys_clk_OBUF
    SLICE_X121Y140       FDRE                                         r  clk_counter_reg[24]/C
                         clock pessimism             -0.552     8.636    
                         clock uncertainty           -0.066     8.570    
    SLICE_X121Y140       FDRE (Setup_fdre_C_R)       -0.304     8.266    clk_counter_reg[24]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 clk_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100M_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_100M_clk_core rise@10.000ns - sys_clk_100M_clk_core rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.309ns (14.378%)  route 1.840ns (85.622%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.811ns = ( 9.189 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.319ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -1.805    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.043    -1.762 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.443    -1.319    sys_clk_OBUF
    SLICE_X121Y137       FDRE                                         r  clk_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y137       FDRE (Prop_fdre_C_Q)         0.223    -1.096 r  clk_counter_reg[13]/Q
                         net (fo=2, routed)           0.447    -0.649    clk_counter_reg[13]
    SLICE_X120Y139       LUT6 (Prop_lut6_I4_O)        0.043    -0.606 r  FSM_onehot_nextState[5]_i_4/O
                         net (fo=2, routed)           0.542    -0.064    FSM_onehot_nextState[5]_i_4_n_0
    SLICE_X120Y135       LUT6 (Prop_lut6_I1_O)        0.043    -0.021 r  clk_counter[0]_i_1/O
                         net (fo=28, routed)          0.851     0.830    clear
    SLICE_X121Y140       FDRE                                         r  clk_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100M_clk_core rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.503     8.755    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.036     8.791 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.398     9.189    sys_clk_OBUF
    SLICE_X121Y140       FDRE                                         r  clk_counter_reg[25]/C
                         clock pessimism             -0.552     8.636    
                         clock uncertainty           -0.066     8.570    
    SLICE_X121Y140       FDRE (Setup_fdre_C_R)       -0.304     8.266    clk_counter_reg[25]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  7.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 clk_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100M_clk_core rise@0.000ns - sys_clk_100M_clk_core rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.253ns (71.923%)  route 0.099ns (28.078%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.064ns
    Source Clock Delay      (SCD):    -0.173ns
    Clock Pessimism Removal (CPR):    0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.737    -0.388    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.028    -0.360 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.187    -0.173    sys_clk_OBUF
    SLICE_X121Y139       FDRE                                         r  clk_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y139       FDRE (Prop_fdre_C_Q)         0.100    -0.073 r  clk_counter_reg[23]/Q
                         net (fo=2, routed)           0.099     0.026    clk_counter_reg[23]
    SLICE_X121Y139       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.138 r  clk_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.138    clk_counter_reg[20]_i_1_n_0
    SLICE_X121Y140       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.179 r  clk_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.179    clk_counter_reg[24]_i_1_n_7
    SLICE_X121Y140       FDRE                                         r  clk_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.986    -0.381    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.035    -0.346 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.282    -0.064    sys_clk_OBUF
    SLICE_X121Y140       FDRE                                         r  clk_counter_reg[24]/C
                         clock pessimism             -0.015    -0.078    
    SLICE_X121Y140       FDRE (Hold_fdre_C_D)         0.071    -0.007    clk_counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100M_clk_core rise@0.000ns - sys_clk_100M_clk_core rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.253ns (71.411%)  route 0.101ns (28.589%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.007ns
    Source Clock Delay      (SCD):    -0.109ns
    Clock Pessimism Removal (CPR):    0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.737    -0.388    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.028    -0.360 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.251    -0.109    sys_clk_OBUF
    SLICE_X121Y135       FDRE                                         r  clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y135       FDRE (Prop_fdre_C_Q)         0.100    -0.009 r  clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.101     0.092    clk_counter_reg[7]
    SLICE_X121Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.204 r  clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.204    clk_counter_reg[4]_i_1_n_0
    SLICE_X121Y136       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.245 r  clk_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.245    clk_counter_reg[8]_i_1_n_7
    SLICE_X121Y136       FDRE                                         r  clk_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.986    -0.381    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.035    -0.346 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.339    -0.007    sys_clk_OBUF
    SLICE_X121Y136       FDRE                                         r  clk_counter_reg[8]/C
                         clock pessimism             -0.015    -0.021    
    SLICE_X121Y136       FDRE (Hold_fdre_C_D)         0.071     0.050    clk_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 clk_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100M_clk_core rise@0.000ns - sys_clk_100M_clk_core rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.264ns (72.774%)  route 0.099ns (27.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.064ns
    Source Clock Delay      (SCD):    -0.173ns
    Clock Pessimism Removal (CPR):    0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.737    -0.388    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.028    -0.360 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.187    -0.173    sys_clk_OBUF
    SLICE_X121Y139       FDRE                                         r  clk_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y139       FDRE (Prop_fdre_C_Q)         0.100    -0.073 r  clk_counter_reg[23]/Q
                         net (fo=2, routed)           0.099     0.026    clk_counter_reg[23]
    SLICE_X121Y139       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.138 r  clk_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.138    clk_counter_reg[20]_i_1_n_0
    SLICE_X121Y140       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     0.190 r  clk_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.190    clk_counter_reg[24]_i_1_n_5
    SLICE_X121Y140       FDRE                                         r  clk_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.986    -0.381    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.035    -0.346 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.282    -0.064    sys_clk_OBUF
    SLICE_X121Y140       FDRE                                         r  clk_counter_reg[26]/C
                         clock pessimism             -0.015    -0.078    
    SLICE_X121Y140       FDRE (Hold_fdre_C_D)         0.071    -0.007    clk_counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 clk_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100M_clk_core rise@0.000ns - sys_clk_100M_clk_core rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.184%)  route 0.099ns (35.816%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.128ns
    Source Clock Delay      (SCD):    -0.173ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.737    -0.388    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.028    -0.360 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.187    -0.173    sys_clk_OBUF
    SLICE_X121Y139       FDRE                                         r  clk_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y139       FDRE (Prop_fdre_C_Q)         0.100    -0.073 r  clk_counter_reg[23]/Q
                         net (fo=2, routed)           0.099     0.026    clk_counter_reg[23]
    SLICE_X121Y139       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.103 r  clk_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.103    clk_counter_reg[20]_i_1_n_4
    SLICE_X121Y139       FDRE                                         r  clk_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.986    -0.381    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.035    -0.346 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.217    -0.128    sys_clk_OBUF
    SLICE_X121Y139       FDRE                                         r  clk_counter_reg[23]/C
                         clock pessimism             -0.045    -0.173    
    SLICE_X121Y139       FDRE (Hold_fdre_C_D)         0.071    -0.102    clk_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 clk_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100M_clk_core rise@0.000ns - sys_clk_100M_clk_core rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.272ns (73.361%)  route 0.099ns (26.639%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.064ns
    Source Clock Delay      (SCD):    -0.173ns
    Clock Pessimism Removal (CPR):    0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.737    -0.388    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.028    -0.360 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.187    -0.173    sys_clk_OBUF
    SLICE_X121Y139       FDRE                                         r  clk_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y139       FDRE (Prop_fdre_C_Q)         0.100    -0.073 r  clk_counter_reg[23]/Q
                         net (fo=2, routed)           0.099     0.026    clk_counter_reg[23]
    SLICE_X121Y139       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.138 r  clk_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.138    clk_counter_reg[20]_i_1_n_0
    SLICE_X121Y140       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     0.198 r  clk_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.198    clk_counter_reg[24]_i_1_n_6
    SLICE_X121Y140       FDRE                                         r  clk_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.986    -0.381    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.035    -0.346 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.282    -0.064    sys_clk_OBUF
    SLICE_X121Y140       FDRE                                         r  clk_counter_reg[25]/C
                         clock pessimism             -0.015    -0.078    
    SLICE_X121Y140       FDRE (Hold_fdre_C_D)         0.071    -0.007    clk_counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100M_clk_core rise@0.000ns - sys_clk_100M_clk_core rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.264ns (72.272%)  route 0.101ns (27.728%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.007ns
    Source Clock Delay      (SCD):    -0.109ns
    Clock Pessimism Removal (CPR):    0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.737    -0.388    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.028    -0.360 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.251    -0.109    sys_clk_OBUF
    SLICE_X121Y135       FDRE                                         r  clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y135       FDRE (Prop_fdre_C_Q)         0.100    -0.009 r  clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.101     0.092    clk_counter_reg[7]
    SLICE_X121Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.204 r  clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.204    clk_counter_reg[4]_i_1_n_0
    SLICE_X121Y136       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     0.256 r  clk_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.256    clk_counter_reg[8]_i_1_n_5
    SLICE_X121Y136       FDRE                                         r  clk_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.986    -0.381    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.035    -0.346 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.339    -0.007    sys_clk_OBUF
    SLICE_X121Y136       FDRE                                         r  clk_counter_reg[10]/C
                         clock pessimism             -0.015    -0.021    
    SLICE_X121Y136       FDRE (Hold_fdre_C_D)         0.071     0.050    clk_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 clk_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100M_clk_core rise@0.000ns - sys_clk_100M_clk_core rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.078ns
    Source Clock Delay      (SCD):    -0.131ns
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.737    -0.388    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.028    -0.360 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.230    -0.131    sys_clk_OBUF
    SLICE_X121Y138       FDRE                                         r  clk_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y138       FDRE (Prop_fdre_C_Q)         0.100    -0.031 r  clk_counter_reg[19]/Q
                         net (fo=2, routed)           0.101     0.070    clk_counter_reg[19]
    SLICE_X121Y138       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.147 r  clk_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.147    clk_counter_reg[16]_i_1_n_4
    SLICE_X121Y138       FDRE                                         r  clk_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.986    -0.381    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.035    -0.346 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.268    -0.078    sys_clk_OBUF
    SLICE_X121Y138       FDRE                                         r  clk_counter_reg[19]/C
                         clock pessimism             -0.053    -0.131    
    SLICE_X121Y138       FDRE (Hold_fdre_C_D)         0.071    -0.060    clk_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100M_clk_core rise@0.000ns - sys_clk_100M_clk_core rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.045ns
    Source Clock Delay      (SCD):    -0.109ns
    Clock Pessimism Removal (CPR):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.737    -0.388    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.028    -0.360 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.251    -0.109    sys_clk_OBUF
    SLICE_X121Y135       FDRE                                         r  clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y135       FDRE (Prop_fdre_C_Q)         0.100    -0.009 r  clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.101     0.092    clk_counter_reg[7]
    SLICE_X121Y135       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.169 r  clk_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.169    clk_counter_reg[4]_i_1_n_4
    SLICE_X121Y135       FDRE                                         r  clk_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.986    -0.381    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.035    -0.346 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.300    -0.045    sys_clk_OBUF
    SLICE_X121Y135       FDRE                                         r  clk_counter_reg[7]/C
                         clock pessimism             -0.064    -0.109    
    SLICE_X121Y135       FDRE (Hold_fdre_C_D)         0.071    -0.038    clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 clk_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100M_clk_core rise@0.000ns - sys_clk_100M_clk_core rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.007ns
    Source Clock Delay      (SCD):    -0.079ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.737    -0.388    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.028    -0.360 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.281    -0.079    sys_clk_OBUF
    SLICE_X121Y136       FDRE                                         r  clk_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y136       FDRE (Prop_fdre_C_Q)         0.100     0.021 r  clk_counter_reg[11]/Q
                         net (fo=2, routed)           0.101     0.122    clk_counter_reg[11]
    SLICE_X121Y136       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.199 r  clk_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.199    clk_counter_reg[8]_i_1_n_4
    SLICE_X121Y136       FDRE                                         r  clk_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.986    -0.381    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.035    -0.346 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.339    -0.007    sys_clk_OBUF
    SLICE_X121Y136       FDRE                                         r  clk_counter_reg[11]/C
                         clock pessimism             -0.073    -0.079    
    SLICE_X121Y136       FDRE (Hold_fdre_C_D)         0.071    -0.008    clk_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 clk_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100M_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100M_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100M_clk_core rise@0.000ns - sys_clk_100M_clk_core rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.177ns (63.166%)  route 0.103ns (36.834%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.070ns
    Source Clock Delay      (SCD):    -0.124ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.737    -0.388    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.028    -0.360 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.237    -0.124    sys_clk_OBUF
    SLICE_X121Y137       FDRE                                         r  clk_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y137       FDRE (Prop_fdre_C_Q)         0.100    -0.024 r  clk_counter_reg[15]/Q
                         net (fo=2, routed)           0.103     0.079    clk_counter_reg[15]
    SLICE_X121Y137       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.156 r  clk_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.156    clk_counter_reg[12]_i_1_n_4
    SLICE_X121Y137       FDRE                                         r  clk_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100M_clk_core rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_inst/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_inst/inst/sys_clk_100M_clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.986    -0.381    clk_100M
    SLICE_X120Y140       LUT2 (Prop_lut2_I1_O)        0.035    -0.346 r  sys_clk_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.276    -0.070    sys_clk_OBUF
    SLICE_X121Y137       FDRE                                         r  clk_counter_reg[15]/C
                         clock pessimism             -0.054    -0.124    
    SLICE_X121Y137       FDRE (Hold_fdre_C_D)         0.071    -0.053    clk_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_100M_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_core_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y17   clk_core_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X121Y134   clk_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X121Y136   clk_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X121Y136   clk_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X121Y137   clk_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X121Y137   clk_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X121Y137   clk_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X121Y137   clk_counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X121Y138   clk_counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  clk_core_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X121Y137   clk_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X121Y137   clk_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X121Y137   clk_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X121Y137   clk_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X121Y139   clk_counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X121Y139   clk_counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X121Y139   clk_counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X121Y139   clk_counter_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X121Y134   clk_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X121Y136   clk_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X121Y136   clk_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X121Y136   clk_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X121Y138   clk_counter_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X121Y138   clk_counter_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X121Y138   clk_counter_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X121Y138   clk_counter_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X121Y136   clk_counter_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X121Y136   clk_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X121Y134   clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X121Y134   clk_counter_reg[0]/C



