In MIPS TLB, for Index register&nbsp;not many bits are needed, since <SPAN class=cloze>[...]</SPAN>.