<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Test packed arrays operations support (Variable slice)
rc: 1 (means success: 0)
tags: 7.4.3
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-7/arrays/packed
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../../tests/chapter-7/arrays/packed/variable-slice-zero.sv.html" target="file-frame">tests/chapter-7/arrays/packed/variable-slice-zero.sv</a>
defines: 
time_elapsed: 0.083s
ram usage: 11040 KB
</pre>
<pre class="log">

sh scr.sh --cc -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/tests/chapter-7/arrays/packed --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp <a href="../../../../../tests/chapter-7/arrays/packed/variable-slice-zero.sv.html" target="file-frame">tests/chapter-7/arrays/packed/variable-slice-zero.sv</a>
+ verilator --cc -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/tests/chapter-7/arrays/packed --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp <a href="../../../../../tests/chapter-7/arrays/packed/variable-slice-zero.sv.html" target="file-frame">tests/chapter-7/arrays/packed/variable-slice-zero.sv</a>
%Error-UNSUPPORTED: <a href="../../../../../tests/chapter-7/arrays/packed/variable-slice-zero.sv.html#l-28" target="file-frame">tests/chapter-7/arrays/packed/variable-slice-zero.sv:28</a>:7: Unsupported: MSB &lt; LSB of bit extract: 3&lt;4
                                                                                                        : ... In instance top
%Error-UNSUPPORTED: <a href="../../../../../tests/chapter-7/arrays/packed/variable-slice-zero.sv.html#l-28" target="file-frame">tests/chapter-7/arrays/packed/variable-slice-zero.sv:28</a>:21: Unsupported: MSB &lt; LSB of bit extract: 0&lt;1
                                                                                                         : ... In instance top
%Error: Exiting due to 2 error(s)
        ... See the manual and https://verilator.org for more assistance.
+ exit 1

</pre>
</body>