Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Feb 29 03:42:06 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_design_analysis -file design.rpt
| Design       : fire7_expand3
| Device       : xc7vx690t
------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------------------+
|      Characteristics      |               Path #1               |
+---------------------------+-------------------------------------+
| Requirement               |                               5.000 |
| Path Delay                |                               0.660 |
| Logic Delay               | 0.226(35%)                          |
| Net Delay                 | 0.434(65%)                          |
| Clock Skew                |                              -0.145 |
| Slack                     |                               1.872 |
| Clock Relationship        | Safely Timed                        |
| Logic Levels              |                                   0 |
| Routes                    |                                   0 |
| Logical Path              | FDRE DSP48E1                        |
| Start Point Clock         | clk                                 |
| End Point Clock           | clk                                 |
| DSP Block                 | Seq                                 |
| BRAM                      | None                                |
| IO Crossings              |                                   0 |
| Config Crossings          |                                   0 |
| SLR Crossings             |                                   0 |
| PBlocks                   |                                   0 |
| High Fanout               |                                   1 |
| Dont Touch                |                                   0 |
| Mark Debug                |                                   0 |
| Start Point Pin Primitive | FDRE/C                              |
| End Point Pin Primitive   | DSP48E1/B[0]                        |
| Start Point Pin           | kernel_regs_reg[101][0]/C           |
| End Point Pin             | genblk1[101].mac_i/mul_out_reg/B[0] |
+---------------------------+-------------------------------------+
* Bounding box calculated as % of dimensions for the target device (620, 1000)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+---+
| End Point Clock | Requirement |  0  |  4  | 5 |
+-----------------+-------------+-----+-----+---+
| clk             | 5.000ns     | 522 | 471 | 7 |
+-----------------+-------------+-----+-----+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


