// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mty2keep (
        ap_ready,
        mty_V,
        ena_V,
        ap_return
);


output   ap_ready;
input  [3:0] mty_V;
input  [0:0] ena_V;
output  [15:0] ap_return;

wire   [0:0] rhs_V_fu_64_p2;
wire   [0:0] rhs_V_1_fu_76_p2;
wire   [0:0] rhs_V_2_fu_88_p2;
wire   [0:0] rhs_V_3_fu_100_p2;
wire   [0:0] rhs_V_4_fu_112_p2;
wire   [0:0] rhs_V_5_fu_124_p2;
wire   [0:0] rhs_V_6_fu_136_p2;
wire   [0:0] tmp_fu_148_p3;
wire   [0:0] xor_ln1355_fu_156_p2;
wire   [0:0] rhs_V_7_fu_168_p2;
wire   [0:0] rhs_V_8_fu_180_p2;
wire   [0:0] rhs_V_9_fu_192_p2;
wire   [1:0] tmp_1_fu_204_p4;
wire   [0:0] rhs_V_10_fu_214_p2;
wire   [0:0] rhs_V_11_fu_226_p2;
wire   [2:0] tmp_2_fu_238_p4;
wire   [0:0] rhs_V_12_fu_248_p2;
wire   [0:0] rhs_V_13_fu_260_p2;
wire   [0:0] ret_V_fu_70_p2;
wire   [0:0] ret_V_1_fu_82_p2;
wire   [0:0] ret_V_2_fu_94_p2;
wire   [0:0] ret_V_3_fu_106_p2;
wire   [0:0] ret_V_4_fu_118_p2;
wire   [0:0] ret_V_5_fu_130_p2;
wire   [0:0] ret_V_6_fu_142_p2;
wire   [0:0] ret_V_7_fu_162_p2;
wire   [0:0] ret_V_8_fu_174_p2;
wire   [0:0] ret_V_9_fu_186_p2;
wire   [0:0] ret_V_10_fu_198_p2;
wire   [0:0] ret_V_11_fu_220_p2;
wire   [0:0] ret_V_12_fu_232_p2;
wire   [0:0] ret_V_13_fu_254_p2;
wire   [0:0] ret_V_14_fu_266_p2;

assign ap_ready = 1'b1;

assign ap_return = {{{{{{{{{{{{{{{{ena_V}, {ret_V_fu_70_p2}}, {ret_V_1_fu_82_p2}}, {ret_V_2_fu_94_p2}}, {ret_V_3_fu_106_p2}}, {ret_V_4_fu_118_p2}}, {ret_V_5_fu_130_p2}}, {ret_V_6_fu_142_p2}}, {ret_V_7_fu_162_p2}}, {ret_V_8_fu_174_p2}}, {ret_V_9_fu_186_p2}}, {ret_V_10_fu_198_p2}}, {ret_V_11_fu_220_p2}}, {ret_V_12_fu_232_p2}}, {ret_V_13_fu_254_p2}}, {ret_V_14_fu_266_p2}};

assign ret_V_10_fu_198_p2 = (rhs_V_9_fu_192_p2 & ena_V);

assign ret_V_11_fu_220_p2 = (rhs_V_10_fu_214_p2 & ena_V);

assign ret_V_12_fu_232_p2 = (rhs_V_11_fu_226_p2 & ena_V);

assign ret_V_13_fu_254_p2 = (rhs_V_12_fu_248_p2 & ena_V);

assign ret_V_14_fu_266_p2 = (rhs_V_13_fu_260_p2 & ena_V);

assign ret_V_1_fu_82_p2 = (rhs_V_1_fu_76_p2 & ena_V);

assign ret_V_2_fu_94_p2 = (rhs_V_2_fu_88_p2 & ena_V);

assign ret_V_3_fu_106_p2 = (rhs_V_3_fu_100_p2 & ena_V);

assign ret_V_4_fu_118_p2 = (rhs_V_4_fu_112_p2 & ena_V);

assign ret_V_5_fu_130_p2 = (rhs_V_5_fu_124_p2 & ena_V);

assign ret_V_6_fu_142_p2 = (rhs_V_6_fu_136_p2 & ena_V);

assign ret_V_7_fu_162_p2 = (xor_ln1355_fu_156_p2 & ena_V);

assign ret_V_8_fu_174_p2 = (rhs_V_7_fu_168_p2 & ena_V);

assign ret_V_9_fu_186_p2 = (rhs_V_8_fu_180_p2 & ena_V);

assign ret_V_fu_70_p2 = (rhs_V_fu_64_p2 & ena_V);

assign rhs_V_10_fu_214_p2 = ((tmp_1_fu_204_p4 == 2'd0) ? 1'b1 : 1'b0);

assign rhs_V_11_fu_226_p2 = ((mty_V < 4'd3) ? 1'b1 : 1'b0);

assign rhs_V_12_fu_248_p2 = ((tmp_2_fu_238_p4 == 3'd0) ? 1'b1 : 1'b0);

assign rhs_V_13_fu_260_p2 = ((mty_V == 4'd0) ? 1'b1 : 1'b0);

assign rhs_V_1_fu_76_p2 = ((mty_V < 4'd14) ? 1'b1 : 1'b0);

assign rhs_V_2_fu_88_p2 = ((mty_V < 4'd13) ? 1'b1 : 1'b0);

assign rhs_V_3_fu_100_p2 = ((mty_V < 4'd12) ? 1'b1 : 1'b0);

assign rhs_V_4_fu_112_p2 = ((mty_V < 4'd11) ? 1'b1 : 1'b0);

assign rhs_V_5_fu_124_p2 = ((mty_V < 4'd10) ? 1'b1 : 1'b0);

assign rhs_V_6_fu_136_p2 = ((mty_V < 4'd9) ? 1'b1 : 1'b0);

assign rhs_V_7_fu_168_p2 = ((mty_V < 4'd7) ? 1'b1 : 1'b0);

assign rhs_V_8_fu_180_p2 = ((mty_V < 4'd6) ? 1'b1 : 1'b0);

assign rhs_V_9_fu_192_p2 = ((mty_V < 4'd5) ? 1'b1 : 1'b0);

assign rhs_V_fu_64_p2 = ((mty_V != 4'd15) ? 1'b1 : 1'b0);

assign tmp_1_fu_204_p4 = {{mty_V[3:2]}};

assign tmp_2_fu_238_p4 = {{mty_V[3:1]}};

assign tmp_fu_148_p3 = mty_V[32'd3];

assign xor_ln1355_fu_156_p2 = (tmp_fu_148_p3 ^ 1'd1);

endmodule //mty2keep
