# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 211 \
    name input_0_val25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_0_val25 \
    op interface \
    ports { input_0_val25 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 212 \
    name input_1_val49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_val49 \
    op interface \
    ports { input_1_val49 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 213 \
    name input_2_val73 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_2_val73 \
    op interface \
    ports { input_2_val73 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 214 \
    name input_3_val97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_3_val97 \
    op interface \
    ports { input_3_val97 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 215 \
    name input_4_val121 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_4_val121 \
    op interface \
    ports { input_4_val121 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 216 \
    name input_5_val145 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_5_val145 \
    op interface \
    ports { input_5_val145 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 217 \
    name input_6_val170 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_6_val170 \
    op interface \
    ports { input_6_val170 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 218 \
    name input_7_val194 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_7_val194 \
    op interface \
    ports { input_7_val194 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 219 \
    name input_8_val218 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_8_val218 \
    op interface \
    ports { input_8_val218 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 220 \
    name input_9_val242 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_9_val242 \
    op interface \
    ports { input_9_val242 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 221 \
    name input_10_val266 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_10_val266 \
    op interface \
    ports { input_10_val266 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 222 \
    name input_11_val290 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_11_val290 \
    op interface \
    ports { input_11_val290 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 223 \
    name input_12_val315 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_12_val315 \
    op interface \
    ports { input_12_val315 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 224 \
    name input_13_val339 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_13_val339 \
    op interface \
    ports { input_13_val339 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 225 \
    name input_14_val363 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_14_val363 \
    op interface \
    ports { input_14_val363 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 226 \
    name input_15_val387 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_15_val387 \
    op interface \
    ports { input_15_val387 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 227 \
    name input_16_val411 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_16_val411 \
    op interface \
    ports { input_16_val411 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 228 \
    name input_17_val435 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_17_val435 \
    op interface \
    ports { input_17_val435 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 229 \
    name input_18_val459 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_18_val459 \
    op interface \
    ports { input_18_val459 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 230 \
    name input_19_val483 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_19_val483 \
    op interface \
    ports { input_19_val483 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 231 \
    name input_20_val507 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_20_val507 \
    op interface \
    ports { input_20_val507 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 232 \
    name input_21_val531 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_21_val531 \
    op interface \
    ports { input_21_val531 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 233 \
    name input_22_val555 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_22_val555 \
    op interface \
    ports { input_22_val555 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 234 \
    name input_23_val579 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_23_val579 \
    op interface \
    ports { input_23_val579 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 235 \
    name input_24_val603 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_24_val603 \
    op interface \
    ports { input_24_val603 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 236 \
    name input_25_val628 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_25_val628 \
    op interface \
    ports { input_25_val628 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 237 \
    name input_26_val652 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_26_val652 \
    op interface \
    ports { input_26_val652 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 238 \
    name input_27_val676 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_27_val676 \
    op interface \
    ports { input_27_val676 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 239 \
    name input_28_val700 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_28_val700 \
    op interface \
    ports { input_28_val700 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 240 \
    name input_29_val724 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_29_val724 \
    op interface \
    ports { input_29_val724 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 241 \
    name input_30_val748 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_30_val748 \
    op interface \
    ports { input_30_val748 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 242 \
    name input_31_val773 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_31_val773 \
    op interface \
    ports { input_31_val773 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 243 \
    name input_32_val797 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_32_val797 \
    op interface \
    ports { input_32_val797 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 244 \
    name input_33_val821 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_33_val821 \
    op interface \
    ports { input_33_val821 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 245 \
    name input_34_val845 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_34_val845 \
    op interface \
    ports { input_34_val845 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 246 \
    name input_35_val869 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_35_val869 \
    op interface \
    ports { input_35_val869 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 247 \
    name input_36_val893 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_36_val893 \
    op interface \
    ports { input_36_val893 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 248 \
    name input_37_val917 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_37_val917 \
    op interface \
    ports { input_37_val917 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 249 \
    name input_38_val941 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_38_val941 \
    op interface \
    ports { input_38_val941 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 250 \
    name input_39_val965 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_39_val965 \
    op interface \
    ports { input_39_val965 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 251 \
    name input_40_val989 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_40_val989 \
    op interface \
    ports { input_40_val989 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 252 \
    name input_41_val1013 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_41_val1013 \
    op interface \
    ports { input_41_val1013 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 253 \
    name input_42_val1037 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_42_val1037 \
    op interface \
    ports { input_42_val1037 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 254 \
    name input_43_val1061 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_43_val1061 \
    op interface \
    ports { input_43_val1061 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 255 \
    name input_44_val1086 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_44_val1086 \
    op interface \
    ports { input_44_val1086 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 256 \
    name input_45_val1110 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_45_val1110 \
    op interface \
    ports { input_45_val1110 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 257 \
    name input_46_val1134 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_46_val1134 \
    op interface \
    ports { input_46_val1134 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 258 \
    name input_47_val1158 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_47_val1158 \
    op interface \
    ports { input_47_val1158 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 259 \
    name input_48_val1182 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_48_val1182 \
    op interface \
    ports { input_48_val1182 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 260 \
    name input_49_val1206 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_49_val1206 \
    op interface \
    ports { input_49_val1206 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 261 \
    name input_50_val1231 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_50_val1231 \
    op interface \
    ports { input_50_val1231 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 262 \
    name input_51_val1255 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_51_val1255 \
    op interface \
    ports { input_51_val1255 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 263 \
    name input_52_val1279 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_52_val1279 \
    op interface \
    ports { input_52_val1279 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 264 \
    name input_53_val1303 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_53_val1303 \
    op interface \
    ports { input_53_val1303 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 265 \
    name input_54_val1327 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_54_val1327 \
    op interface \
    ports { input_54_val1327 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 266 \
    name input_55_val1351 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_55_val1351 \
    op interface \
    ports { input_55_val1351 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 267 \
    name input_56_val1375 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_56_val1375 \
    op interface \
    ports { input_56_val1375 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 268 \
    name input_57_val1399 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_57_val1399 \
    op interface \
    ports { input_57_val1399 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 269 \
    name input_58_val1423 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_58_val1423 \
    op interface \
    ports { input_58_val1423 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 270 \
    name input_59_val1447 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_59_val1447 \
    op interface \
    ports { input_59_val1447 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 271 \
    name input_60_val1471 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_60_val1471 \
    op interface \
    ports { input_60_val1471 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 272 \
    name input_61_val1495 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_61_val1495 \
    op interface \
    ports { input_61_val1495 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 273 \
    name input_62_val1519 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_62_val1519 \
    op interface \
    ports { input_62_val1519 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 274 \
    name input_63_val1544 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_63_val1544 \
    op interface \
    ports { input_63_val1544 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 275 \
    name input_64_val1568 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_64_val1568 \
    op interface \
    ports { input_64_val1568 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 276 \
    name input_65_val1592 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_65_val1592 \
    op interface \
    ports { input_65_val1592 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 277 \
    name input_66_val1616 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_66_val1616 \
    op interface \
    ports { input_66_val1616 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 278 \
    name input_67_val1640 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_67_val1640 \
    op interface \
    ports { input_67_val1640 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 279 \
    name input_68_val1664 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_68_val1664 \
    op interface \
    ports { input_68_val1664 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 280 \
    name input_69_val1689 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_69_val1689 \
    op interface \
    ports { input_69_val1689 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 281 \
    name input_70_val1713 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_70_val1713 \
    op interface \
    ports { input_70_val1713 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 282 \
    name input_71_val1737 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_71_val1737 \
    op interface \
    ports { input_71_val1737 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 283 \
    name input_72_val1761 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_72_val1761 \
    op interface \
    ports { input_72_val1761 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 284 \
    name input_73_val1785 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_73_val1785 \
    op interface \
    ports { input_73_val1785 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 285 \
    name input_74_val1809 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_74_val1809 \
    op interface \
    ports { input_74_val1809 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 286 \
    name input_75_val1833 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_75_val1833 \
    op interface \
    ports { input_75_val1833 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 287 \
    name input_76_val1857 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_76_val1857 \
    op interface \
    ports { input_76_val1857 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 288 \
    name input_77_val1881 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_77_val1881 \
    op interface \
    ports { input_77_val1881 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 289 \
    name input_78_val1905 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_78_val1905 \
    op interface \
    ports { input_78_val1905 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 290 \
    name input_79_val1929 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_79_val1929 \
    op interface \
    ports { input_79_val1929 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 291 \
    name input_80_val1953 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_80_val1953 \
    op interface \
    ports { input_80_val1953 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 292 \
    name input_81_val1977 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_81_val1977 \
    op interface \
    ports { input_81_val1977 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 293 \
    name input_82_val2002 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_82_val2002 \
    op interface \
    ports { input_82_val2002 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 294 \
    name input_83_val2026 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_83_val2026 \
    op interface \
    ports { input_83_val2026 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 295 \
    name input_84_val2050 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_84_val2050 \
    op interface \
    ports { input_84_val2050 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 296 \
    name input_85_val2074 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_85_val2074 \
    op interface \
    ports { input_85_val2074 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 297 \
    name input_86_val2098 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_86_val2098 \
    op interface \
    ports { input_86_val2098 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 298 \
    name input_87_val2122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_87_val2122 \
    op interface \
    ports { input_87_val2122 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 299 \
    name input_88_val2146 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_88_val2146 \
    op interface \
    ports { input_88_val2146 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 300 \
    name input_89_val2170 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_89_val2170 \
    op interface \
    ports { input_89_val2170 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 301 \
    name input_90_val2194 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_90_val2194 \
    op interface \
    ports { input_90_val2194 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 302 \
    name input_91_val2218 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_91_val2218 \
    op interface \
    ports { input_91_val2218 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 303 \
    name input_92_val2242 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_92_val2242 \
    op interface \
    ports { input_92_val2242 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 304 \
    name input_93_val2266 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_93_val2266 \
    op interface \
    ports { input_93_val2266 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 305 \
    name input_94_val2290 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_94_val2290 \
    op interface \
    ports { input_94_val2290 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 306 \
    name input_95_val2314 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_95_val2314 \
    op interface \
    ports { input_95_val2314 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 307 \
    name input_96_val2338 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_96_val2338 \
    op interface \
    ports { input_96_val2338 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 308 \
    name input_97_val2362 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_97_val2362 \
    op interface \
    ports { input_97_val2362 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 309 \
    name input_98_val2386 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_98_val2386 \
    op interface \
    ports { input_98_val2386 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 310 \
    name input_99_val2410 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_99_val2410 \
    op interface \
    ports { input_99_val2410 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 311 \
    name input_100_val2434 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_100_val2434 \
    op interface \
    ports { input_100_val2434 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 312 \
    name input_101_val2459 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_101_val2459 \
    op interface \
    ports { input_101_val2459 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 313 \
    name input_102_val2483 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_102_val2483 \
    op interface \
    ports { input_102_val2483 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 314 \
    name input_103_val2507 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_103_val2507 \
    op interface \
    ports { input_103_val2507 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 315 \
    name input_104_val2531 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_104_val2531 \
    op interface \
    ports { input_104_val2531 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 316 \
    name input_105_val2555 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_105_val2555 \
    op interface \
    ports { input_105_val2555 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 317 \
    name input_106_val2579 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_106_val2579 \
    op interface \
    ports { input_106_val2579 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 318 \
    name input_107_val2603 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_107_val2603 \
    op interface \
    ports { input_107_val2603 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 319 \
    name input_108_val2627 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_108_val2627 \
    op interface \
    ports { input_108_val2627 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 320 \
    name input_109_val2651 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_109_val2651 \
    op interface \
    ports { input_109_val2651 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 321 \
    name input_110_val2675 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_110_val2675 \
    op interface \
    ports { input_110_val2675 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 322 \
    name input_111_val2699 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_111_val2699 \
    op interface \
    ports { input_111_val2699 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 323 \
    name input_112_val2723 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_112_val2723 \
    op interface \
    ports { input_112_val2723 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 324 \
    name input_113_val2747 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_113_val2747 \
    op interface \
    ports { input_113_val2747 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 325 \
    name input_114_val2771 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_114_val2771 \
    op interface \
    ports { input_114_val2771 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 326 \
    name input_115_val2795 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_115_val2795 \
    op interface \
    ports { input_115_val2795 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 327 \
    name input_116_val2819 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_116_val2819 \
    op interface \
    ports { input_116_val2819 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 328 \
    name input_117_val2843 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_117_val2843 \
    op interface \
    ports { input_117_val2843 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 329 \
    name input_118_val2867 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_118_val2867 \
    op interface \
    ports { input_118_val2867 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 330 \
    name input_119_val2891 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_119_val2891 \
    op interface \
    ports { input_119_val2891 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 331 \
    name input_120_val2916 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_120_val2916 \
    op interface \
    ports { input_120_val2916 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 332 \
    name input_121_val2940 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_121_val2940 \
    op interface \
    ports { input_121_val2940 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 333 \
    name input_122_val2964 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_122_val2964 \
    op interface \
    ports { input_122_val2964 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 334 \
    name input_123_val2988 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_123_val2988 \
    op interface \
    ports { input_123_val2988 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 335 \
    name input_124_val3012 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_124_val3012 \
    op interface \
    ports { input_124_val3012 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 336 \
    name input_125_val3036 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_125_val3036 \
    op interface \
    ports { input_125_val3036 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 337 \
    name input_126_val3060 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_126_val3060 \
    op interface \
    ports { input_126_val3060 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 338 \
    name input_127_val3084 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_127_val3084 \
    op interface \
    ports { input_127_val3084 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 339 \
    name input_128_val3108 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_128_val3108 \
    op interface \
    ports { input_128_val3108 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 340 \
    name input_129_val3132 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_129_val3132 \
    op interface \
    ports { input_129_val3132 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 341 \
    name input_130_val3156 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_130_val3156 \
    op interface \
    ports { input_130_val3156 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 342 \
    name input_131_val3180 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_131_val3180 \
    op interface \
    ports { input_131_val3180 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 343 \
    name input_132_val3204 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_132_val3204 \
    op interface \
    ports { input_132_val3204 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 344 \
    name input_133_val3228 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_133_val3228 \
    op interface \
    ports { input_133_val3228 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 345 \
    name input_134_val3252 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_134_val3252 \
    op interface \
    ports { input_134_val3252 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 346 \
    name input_135_val3276 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_135_val3276 \
    op interface \
    ports { input_135_val3276 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 347 \
    name input_136_val3300 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_136_val3300 \
    op interface \
    ports { input_136_val3300 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 348 \
    name input_137_val3324 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_137_val3324 \
    op interface \
    ports { input_137_val3324 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 349 \
    name input_138_val3348 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_138_val3348 \
    op interface \
    ports { input_138_val3348 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 350 \
    name input_139_val3372 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_139_val3372 \
    op interface \
    ports { input_139_val3372 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 351 \
    name input_140_val3396 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_140_val3396 \
    op interface \
    ports { input_140_val3396 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 352 \
    name input_141_val3420 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_141_val3420 \
    op interface \
    ports { input_141_val3420 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 353 \
    name input_142_val3444 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_142_val3444 \
    op interface \
    ports { input_142_val3444 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 354 \
    name input_143_val3468 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_143_val3468 \
    op interface \
    ports { input_143_val3468 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


