<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2024.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>9.670</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>9.670</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>9.670</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>0.330</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>0.330</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>0.330</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>0.330</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>4</BRAM>
    <CLB>0</CLB>
    <DSP>15</DSP>
    <FF>2190</FF>
    <LATCH>0</LATCH>
    <LUT>1398</LUT>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="array_mult" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="16">CTRL_s_axi_U DATA_IN_B_s_axi_U grp_array_mult_Pipeline_ROWS_LOOP_fu_380 grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364 in_a_store_data_U in_a_store_keep_U in_a_store_last_U in_a_store_strb_U regslice_both_in_a_V_data_V_U regslice_both_in_a_V_keep_V_U regslice_both_in_a_V_last_V_U regslice_both_in_a_V_strb_V_U regslice_both_result_V_data_V_U regslice_both_result_V_keep_V_U regslice_both_result_V_last_V_U regslice_both_result_V_strb_V_U</SubModules>
    <Resources BRAM="4" DSP="15" FF="2190" LUT="1398" LUTRAM="18" LogicLUT="1380" RAMB36="2"/>
    <LocalResources FF="833"/>
  </RtlModule>
  <RtlModule CELL="inst/CTRL_s_axi_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_CTRL_s_axi">
    <Resources FF="25" LUT="33" LogicLUT="33"/>
  </RtlModule>
  <RtlModule CELL="inst/DATA_IN_B_s_axi_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_DATA_IN_B_s_axi">
    <Resources BRAM="2" FF="12" LUT="61" LogicLUT="61" RAMB36="1"/>
    <LocalResources FF="12" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP">
    <SubModules count="6">flow_control_loop_pipe_sequential_init_U mul_32s_32s_32_2_1_U10 mul_32s_32s_32_2_1_U11 mul_32s_32s_32_2_1_U12 mul_32s_32s_32_2_1_U13 mul_32s_32s_32_2_1_U9</SubModules>
    <Resources DSP="15" FF="1112" LUT="1145" LogicLUT="1145"/>
    <LocalResources FF="1025" LUT="481" LogicLUT="481"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" ORIG_REF_NAME="array_mult_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="24" LogicLUT="24"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" ORIG_REF_NAME="array_mult_mul_32s_32s_32_2_1">
    <Resources DSP="3" FF="17" LUT="147" LogicLUT="147"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U11" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" ORIG_REF_NAME="array_mult_mul_32s_32s_32_2_1">
    <Resources DSP="3" FF="17" LUT="116" LogicLUT="116"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" ORIG_REF_NAME="array_mult_mul_32s_32s_32_2_1">
    <Resources DSP="3" FF="17" LUT="147" LogicLUT="147"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U13" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" ORIG_REF_NAME="array_mult_mul_32s_32s_32_2_1">
    <Resources DSP="3" FF="17" LUT="79" LogicLUT="79"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U9" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" ORIG_REF_NAME="array_mult_mul_32s_32s_32_2_1">
    <Resources DSP="3" FF="17" LUT="151" LogicLUT="151"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_array_mult_Pipeline_VITIS_LOOP_26_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="7" LUT="20" LogicLUT="20"/>
    <LocalResources FF="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_VITIS_LOOP_26_1.v" ORIG_REF_NAME="array_mult_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="20" LogicLUT="20"/>
  </RtlModule>
  <RtlModule CELL="inst/in_a_store_data_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_in_a_store_data_RAM_1WNR_AUTO_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/in_a_store_keep_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_in_a_store_keep_RAM_AUTO_1R1W">
    <Resources FF="4" LUT="10" LUTRAM="8" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/in_a_store_last_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_in_a_store_last_RAM_AUTO_1R1W">
    <Resources FF="1" LUT="3" LUTRAM="2" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/in_a_store_strb_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_in_a_store_keep_RAM_AUTO_1R1W">
    <Resources FF="4" LUT="10" LUTRAM="8" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_in_a_V_data_V_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_regslice_both">
    <Resources FF="69" LUT="39" LogicLUT="39"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_in_a_V_keep_V_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_regslice_both">
    <Resources FF="11" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_in_a_V_last_V_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_regslice_both">
    <Resources FF="5" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_in_a_V_strb_V_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_regslice_both">
    <Resources FF="11" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_result_V_data_V_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_regslice_both">
    <Resources FF="69" LUT="38" LogicLUT="38"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_result_V_keep_V_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_regslice_both">
    <Resources FF="11" LUT="7" LogicLUT="7"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_result_V_last_V_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_regslice_both">
    <Resources FF="5" LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_result_V_strb_V_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_regslice_both">
    <Resources FF="11" LUT="7" LogicLUT="7"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="8.186" DATAPATH_LOGIC_DELAY="5.097" DATAPATH_NET_DELAY="3.089" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[0]" LOGIC_LEVELS="4" MAX_FANOUT="64" SLACK="0.330" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" LINE_NUMBER="410"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" LINE_NUMBER="424"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" LINE_NUMBER="699"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" LINE_NUMBER="322"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="array_mult_mul_32s_32s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="array_mult_mul_32s_32s_32_2_1.v" LINE_NUMBER="50"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.186" DATAPATH_LOGIC_DELAY="5.097" DATAPATH_NET_DELAY="3.089" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[10]" LOGIC_LEVELS="4" MAX_FANOUT="64" SLACK="0.330" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" LINE_NUMBER="410"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" LINE_NUMBER="424"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" LINE_NUMBER="699"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" LINE_NUMBER="322"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="array_mult_mul_32s_32s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="array_mult_mul_32s_32s_32_2_1.v" LINE_NUMBER="50"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.186" DATAPATH_LOGIC_DELAY="5.097" DATAPATH_NET_DELAY="3.089" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[11]" LOGIC_LEVELS="4" MAX_FANOUT="64" SLACK="0.330" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" LINE_NUMBER="410"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" LINE_NUMBER="424"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" LINE_NUMBER="699"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" LINE_NUMBER="322"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="array_mult_mul_32s_32s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="array_mult_mul_32s_32s_32_2_1.v" LINE_NUMBER="50"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.186" DATAPATH_LOGIC_DELAY="5.097" DATAPATH_NET_DELAY="3.089" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[12]" LOGIC_LEVELS="4" MAX_FANOUT="64" SLACK="0.330" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" LINE_NUMBER="410"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" LINE_NUMBER="424"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" LINE_NUMBER="699"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" LINE_NUMBER="322"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="array_mult_mul_32s_32s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="array_mult_mul_32s_32s_32_2_1.v" LINE_NUMBER="50"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.186" DATAPATH_LOGIC_DELAY="5.097" DATAPATH_NET_DELAY="3.089" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[13]" LOGIC_LEVELS="4" MAX_FANOUT="64" SLACK="0.330" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" LINE_NUMBER="410"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" LINE_NUMBER="424"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" LINE_NUMBER="699"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult_array_mult_Pipeline_ROWS_LOOP.v" LINE_NUMBER="322"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="array_mult_mul_32s_32s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="array_mult_mul_32s_32s_32_2_1.v" LINE_NUMBER="50"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/array_mult_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/array_mult_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/array_mult_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/array_mult_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/array_mult_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/array_mult_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
