{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732064957545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732064957545 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2024  Intel Corporation. All rights reserved. " "Copyright (C) 2024  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732064957545 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732064957545 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732064957545 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732064957545 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732064957545 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732064957545 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732064957545 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732064957545 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732064957545 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732064957545 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732064957545 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732064957545 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732064957545 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732064957545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 19:09:17 2024 " "Processing started: Tue Nov 19 19:09:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732064957545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064957545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064957545 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 21.1.1 Standard Edition /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/internal/QuartusWork/toolflow_assignment_defaults.qdf Prime " "Revision \"toolflow\" was previously opened in Quartus Prime software version 21.1.1 Standard Edition. Created Quartus Prime Default Settings File /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/internal/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus Prime software version 21.1.1 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1732064957579 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/home/nakota/intelFPGA_lite/23.1std/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /home/nakota/intelFPGA_lite/23.1std/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064957590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732064957632 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732064957633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-mixed " "Found design unit 1: alu-mixed" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962384 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Control-behavioral " "Found design unit 1: ALU_Control-behavioral" {  } { { "../../proj/src/ALU/alu_control.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu_control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962384 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "../../proj/src/ALU/alu_control.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu_control.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Decoder_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Decoder_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_32-Behavioral " "Found design unit 1: decoder_32-Behavioral" {  } { { "../../proj/src/Basic Components/Decoder_32.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Decoder_32.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962385 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_32 " "Found entity 1: decoder_32" {  } { { "../../proj/src/Basic Components/Decoder_32.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Decoder_32.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/OnesComp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/OnesComp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onescomp-structural " "Found design unit 1: onescomp-structural" {  } { { "../../proj/src/Basic Components/OnesComp.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/OnesComp.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962385 ""} { "Info" "ISGN_ENTITY_NAME" "1 onescomp " "Found entity 1: onescomp" {  } { { "../../proj/src/Basic Components/OnesComp.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/OnesComp.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-Behavioral " "Found design unit 1: shifter-Behavioral" {  } { { "../../proj/src/Basic Components/Shifter.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Shifter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962385 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../../proj/src/Basic Components/Shifter.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Shifter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/extenders.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/extenders.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extenders-Behavioral " "Found design unit 1: extenders-Behavioral" {  } { { "../../proj/src/Basic Components/extenders.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/extenders.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962385 ""} { "Info" "ISGN_ENTITY_NAME" "1 extenders " "Found entity 1: extenders" {  } { { "../../proj/src/Basic Components/extenders.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/extenders.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/n-adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/n-adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_adder-structural " "Found design unit 1: n_adder-structural" {  } { { "../../proj/src/Basic Components/n-adder.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/n-adder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962386 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_adder " "Found entity 1: n_adder" {  } { { "../../proj/src/Basic Components/n-adder.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/n-adder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/branch_logiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/branch_logiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_logic-behavioral " "Found design unit 1: branch_logic-behavioral" {  } { { "../../proj/src/ControlFlow/branch_logiv.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/branch_logiv.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962386 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_logic " "Found entity 1: branch_logic" {  } { { "../../proj/src/ControlFlow/branch_logiv.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/branch_logiv.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/control_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/control_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_logic-behavioral " "Found design unit 1: control_logic-behavioral" {  } { { "../../proj/src/ControlFlow/control_logic.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/control_logic.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962387 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_logic " "Found entity 1: control_logic" {  } { { "../../proj/src/ControlFlow/control_logic.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/control_logic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/forwarding_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/forwarding_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_logic-Behavioral " "Found design unit 1: forwarding_logic-Behavioral" {  } { { "../../proj/src/ControlFlow/forwarding_logic.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/forwarding_logic.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962387 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_logic " "Found entity 1: forwarding_logic" {  } { { "../../proj/src/ControlFlow/forwarding_logic.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/forwarding_logic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/hazard_detection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/hazard_detection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazard_detection-behavioral " "Found design unit 1: hazard_detection-behavioral" {  } { { "../../proj/src/ControlFlow/hazard_detection.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/hazard_detection.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962387 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "../../proj/src/ControlFlow/hazard_detection.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/hazard_detection.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch_logic-behavioral " "Found design unit 1: fetch_logic-behavioral" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962388 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch_logic " "Found entity 1: fetch_logic" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962388 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/MIPS_types.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/32t1_mux_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/32t1_mux_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32-Behavioral " "Found design unit 1: mux_32-Behavioral" {  } { { "../../proj/src/Muxes/32t1_mux_32.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/32t1_mux_32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962388 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Found entity 1: mux_32" {  } { { "../../proj/src/Muxes/32t1_mux_32.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/32t1_mux_32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-Behavioral " "Found design unit 1: mux2t1-Behavioral" {  } { { "../../proj/src/Muxes/mux2t1.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962389 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/Muxes/mux2t1.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_5-Behavioral " "Found design unit 1: mux2t1_5-Behavioral" {  } { { "../../proj/src/Muxes/mux2t1_5.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_5.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962389 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_5 " "Found entity 1: mux2t1_5" {  } { { "../../proj/src/Muxes/mux2t1_5.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_5.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-Behavioral " "Found design unit 1: mux2t1_N-Behavioral" {  } { { "../../proj/src/Muxes/mux2t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_N.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962389 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/Muxes/mux2t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_N.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3t1_N-Behavioral " "Found design unit 1: mux3t1_N-Behavioral" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962390 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3t1_N " "Found entity 1: mux3t1_N" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/EX_MEM_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/EX_MEM_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MEM_Reg-structural " "Found design unit 1: EX_MEM_Reg-structural" {  } { { "../../proj/src/PipelineRegisters/EX_MEM_Reg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/EX_MEM_Reg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962390 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_Reg " "Found entity 1: EX_MEM_Reg" {  } { { "../../proj/src/PipelineRegisters/EX_MEM_Reg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/EX_MEM_Reg.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/EX_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/EX_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_Reg-structural " "Found design unit 1: EX_Reg-structural" {  } { { "../../proj/src/PipelineRegisters/EX_Reg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/EX_Reg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962390 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_Reg " "Found entity 1: EX_Reg" {  } { { "../../proj/src/PipelineRegisters/EX_Reg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/EX_Reg.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/ID_EX_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/ID_EX_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EX_Reg-structural " "Found design unit 1: ID_EX_Reg-structural" {  } { { "../../proj/src/PipelineRegisters/ID_EX_Reg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/ID_EX_Reg.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962391 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Reg " "Found entity 1: ID_EX_Reg" {  } { { "../../proj/src/PipelineRegisters/ID_EX_Reg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/ID_EX_Reg.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/IF_ID_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/IF_ID_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID_Reg-structural " "Found design unit 1: IF_ID_Reg-structural" {  } { { "../../proj/src/PipelineRegisters/IF_ID_Reg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/IF_ID_Reg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962391 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Reg " "Found entity 1: IF_ID_Reg" {  } { { "../../proj/src/PipelineRegisters/IF_ID_Reg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/IF_ID_Reg.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/MEM_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/MEM_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_Reg-structural " "Found design unit 1: MEM_Reg-structural" {  } { { "../../proj/src/PipelineRegisters/MEM_Reg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/MEM_Reg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962391 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_Reg " "Found entity 1: MEM_Reg" {  } { { "../../proj/src/PipelineRegisters/MEM_Reg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/MEM_Reg.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/MEM_WB_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/MEM_WB_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_WB_Reg-structural " "Found design unit 1: MEM_WB_Reg-structural" {  } { { "../../proj/src/PipelineRegisters/MEM_WB_reg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/MEM_WB_reg.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962392 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Reg " "Found entity 1: MEM_WB_Reg" {  } { { "../../proj/src/PipelineRegisters/MEM_WB_reg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/MEM_WB_reg.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/WB_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/WB_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WB_Reg-structural " "Found design unit 1: WB_Reg-structural" {  } { { "../../proj/src/PipelineRegisters/WB_Reg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/WB_Reg.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962392 ""} { "Info" "ISGN_ENTITY_NAME" "1 WB_Reg " "Found entity 1: WB_Reg" {  } { { "../../proj/src/PipelineRegisters/WB_Reg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/WB_Reg.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-structure " "Found design unit 1: adder-structure" {  } { { "../../proj/src/Provided Components/adder.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/adder.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962393 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../proj/src/Provided Components/adder.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/adder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/Provided Components/andg2.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962393 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/Provided Components/andg2.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/Provided Components/dffg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962393 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/Provided Components/dffg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/Provided Components/invg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962394 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/Provided Components/invg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/Provided Components/org2.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962394 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/Provided Components/org2.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/Provided Components/xorg2.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962394 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/Provided Components/xorg2.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/n_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/n_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_reg-structural " "Found design unit 1: n_reg-structural" {  } { { "../../proj/src/RegFile/n_reg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/n_reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962394 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_reg " "Found entity 1: n_reg" {  } { { "../../proj/src/RegFile/n_reg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/n_reg.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-structure " "Found design unit 1: reg_file-structure" {  } { { "../../proj/src/RegFile/reg_file.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962395 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../../proj/src/RegFile/reg_file.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962396 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962396 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-structure " "Found design unit 1: add_sub-structure" {  } { { "../../proj/src/add_sub.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/add_sub.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962397 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../../proj/src/add_sub.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/add_sub.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064962397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962397 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732064962429 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(55) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(55): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732064962430 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(58) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(58): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732064962430 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_MemRead MIPS_Processor.vhd(351) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(351): object \"s_MemRead\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 351 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732064962430 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_IF_Flush MIPS_Processor.vhd(375) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(375): object \"s_IF_Flush\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732064962430 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_EX_Ovfl MIPS_Processor.vhd(402) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(402): object \"s_EX_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 402 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732064962431 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_MEM_Imm MIPS_Processor.vhd(407) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(407): used implicit default value for signal \"s_MEM_Imm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 407 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732064962431 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_MEM_BranchEn MIPS_Processor.vhd(411) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(411): object \"s_MEM_BranchEn\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 411 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732064962431 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_MEM_ALUZero MIPS_Processor.vhd(418) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(418): object \"s_MEM_ALUZero\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 418 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732064962431 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_IFID_Stall MIPS_Processor.vhd(430) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(430): used explicit default value for signal \"s_IFID_Stall\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 430 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1732064962431 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_IDEX_Stall MIPS_Processor.vhd(432) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(432): used explicit default value for signal \"s_IDEX_Stall\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 432 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1732064962431 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_IDEX_Flush MIPS_Processor.vhd(433) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(433): used explicit default value for signal \"s_IDEX_Flush\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 433 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1732064962431 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_EXMEM_Stall MIPS_Processor.vhd(434) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(434): used explicit default value for signal \"s_EXMEM_Stall\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 434 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1732064962431 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_EXMEM_Flush MIPS_Processor.vhd(435) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(435): used explicit default value for signal \"s_EXMEM_Flush\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 435 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1732064962431 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_MEMWB_Stall MIPS_Processor.vhd(436) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(436): used explicit default value for signal \"s_MEMWB_Stall\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 436 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1732064962431 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_MEMWB_Flush MIPS_Processor.vhd(437) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(437): used explicit default value for signal \"s_MEMWB_Flush\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 437 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1732064962431 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_logic fetch_logic:fetch_component " "Elaborating entity \"fetch_logic\" for hierarchy \"fetch_logic:fetch_component\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "fetch_component" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962475 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_pipelined_PC fetch_logic.vhd(61) " "VHDL Process Statement warning at fetch_logic.vhd(61): signal \"i_pipelined_PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1732064962475 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Reg IF_ID_Reg:IF_ID_Reg_Inst " "Elaborating entity \"IF_ID_Reg\" for hierarchy \"IF_ID_Reg:IF_ID_Reg_Inst\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IF_ID_Reg_Inst" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962480 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_RST IF_ID_Reg.vhd(41) " "VHDL Process Statement warning at IF_ID_Reg.vhd(41): signal \"i_RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/PipelineRegisters/IF_ID_Reg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/IF_ID_Reg.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1732064962480 "|MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_reg IF_ID_Reg:IF_ID_Reg_Inst\|n_reg:reg_PC " "Elaborating entity \"n_reg\" for hierarchy \"IF_ID_Reg:IF_ID_Reg_Inst\|n_reg:reg_PC\"" {  } { { "../../proj/src/PipelineRegisters/IF_ID_Reg.vhd" "reg_PC" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/IF_ID_Reg.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg IF_ID_Reg:IF_ID_Reg_Inst\|n_reg:reg_PC\|dffg:\\G_n_reg:0:REGI " "Elaborating entity \"dffg\" for hierarchy \"IF_ID_Reg:IF_ID_Reg_Inst\|n_reg:reg_PC\|dffg:\\G_n_reg:0:REGI\"" {  } { { "../../proj/src/RegFile/n_reg.vhd" "\\G_n_reg:0:REGI" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/n_reg.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:regFile " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:regFile\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "regFile" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_32 reg_file:regFile\|decoder_32:Decoder " "Elaborating entity \"decoder_32\" for hierarchy \"reg_file:regFile\|decoder_32:Decoder\"" {  } { { "../../proj/src/RegFile/reg_file.vhd" "Decoder" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_reg reg_file:regFile\|n_reg:Reg0 " "Elaborating entity \"n_reg\" for hierarchy \"reg_file:regFile\|n_reg:Reg0\"" {  } { { "../../proj/src/RegFile/reg_file.vhd" "Reg0" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32 reg_file:regFile\|mux_32:Mux1 " "Elaborating entity \"mux_32\" for hierarchy \"reg_file:regFile\|mux_32:Mux1\"" {  } { { "../../proj/src/RegFile/reg_file.vhd" "Mux1" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extenders extenders:imm_SignExtend " "Elaborating entity \"extenders\" for hierarchy \"extenders:imm_SignExtend\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "imm_SignExtend" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_logic control_logic:control_component " "Elaborating entity \"control_logic\" for hierarchy \"control_logic:control_component\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "control_component" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_logic branch_logic:branch_logic_inst " "Elaborating entity \"branch_logic\" for hierarchy \"branch_logic:branch_logic_inst\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "branch_logic_inst" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection hazard_detection:hazard_detection_inst " "Elaborating entity \"hazard_detection\" for hierarchy \"hazard_detection:hazard_detection_inst\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "hazard_detection_inst" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Reg ID_EX_Reg:ID_EX_Reg_inst " "Elaborating entity \"ID_EX_Reg\" for hierarchy \"ID_EX_Reg:ID_EX_Reg_inst\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ID_EX_Reg_inst" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962808 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl ID_EX_Reg.vhd(110) " "Verilog HDL or VHDL warning at ID_EX_Reg.vhd(110): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/PipelineRegisters/ID_EX_Reg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/ID_EX_Reg.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732064962808 "|MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_RST ID_EX_Reg.vhd(115) " "VHDL Process Statement warning at ID_EX_Reg.vhd(115): signal \"i_RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/PipelineRegisters/ID_EX_Reg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/ID_EX_Reg.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1732064962808 "|MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_Reg ID_EX_Reg:ID_EX_Reg_inst\|WB_Reg:WB_Reg_inst " "Elaborating entity \"WB_Reg\" for hierarchy \"ID_EX_Reg:ID_EX_Reg_inst\|WB_Reg:WB_Reg_inst\"" {  } { { "../../proj/src/PipelineRegisters/ID_EX_Reg.vhd" "WB_Reg_inst" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/ID_EX_Reg.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962813 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_we WB_Reg.vhd(39) " "Verilog HDL or VHDL warning at WB_Reg.vhd(39): object \"s_we\" assigned a value but never read" {  } { { "../../proj/src/PipelineRegisters/WB_Reg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/WB_Reg.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732064962813 "|MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Reg ID_EX_Reg:ID_EX_Reg_inst\|EX_Reg:EX_Reg_inst " "Elaborating entity \"EX_Reg\" for hierarchy \"ID_EX_Reg:ID_EX_Reg_inst\|EX_Reg:EX_Reg_inst\"" {  } { { "../../proj/src/PipelineRegisters/ID_EX_Reg.vhd" "EX_Reg_inst" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/ID_EX_Reg.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_reg ID_EX_Reg:ID_EX_Reg_inst\|EX_Reg:EX_Reg_inst\|n_reg:reg_ALUOp " "Elaborating entity \"n_reg\" for hierarchy \"ID_EX_Reg:ID_EX_Reg_inst\|EX_Reg:EX_Reg_inst\|n_reg:reg_ALUOp\"" {  } { { "../../proj/src/PipelineRegisters/EX_Reg.vhd" "reg_ALUOp" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/EX_Reg.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_reg ID_EX_Reg:ID_EX_Reg_inst\|EX_Reg:EX_Reg_inst\|n_reg:reg_InstOp " "Elaborating entity \"n_reg\" for hierarchy \"ID_EX_Reg:ID_EX_Reg_inst\|EX_Reg:EX_Reg_inst\|n_reg:reg_InstOp\"" {  } { { "../../proj/src/PipelineRegisters/EX_Reg.vhd" "reg_InstOp" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/EX_Reg.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Reg ID_EX_Reg:ID_EX_Reg_inst\|MEM_Reg:MEM_Reg_inst " "Elaborating entity \"MEM_Reg\" for hierarchy \"ID_EX_Reg:ID_EX_Reg_inst\|MEM_Reg:MEM_Reg_inst\"" {  } { { "../../proj/src/PipelineRegisters/ID_EX_Reg.vhd" "MEM_Reg_inst" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/ID_EX_Reg.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_reg ID_EX_Reg:ID_EX_Reg_inst\|n_reg:AddrRd_Reg " "Elaborating entity \"n_reg\" for hierarchy \"ID_EX_Reg:ID_EX_Reg_inst\|n_reg:AddrRd_Reg\"" {  } { { "../../proj/src/PipelineRegisters/ID_EX_Reg.vhd" "AddrRd_Reg" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/ID_EX_Reg.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_logic forwarding_logic:forwarding_unit " "Elaborating entity \"forwarding_logic\" for hierarchy \"forwarding_logic:forwarding_unit\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "forwarding_unit" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:mux_ALU_Reg_Imm " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:mux_ALU_Reg_Imm\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "mux_ALU_Reg_Imm" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3t1_N mux3t1_N:ALU_Mux_0 " "Elaborating entity \"mux3t1_N\" for hierarchy \"mux3t1_N:ALU_Mux_0\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ALU_Mux_0" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962865 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_O mux3t1_N.vhd(29) " "VHDL Process Statement warning at mux3t1_N.vhd(29): inferring latch(es) for signal or variable \"o_O\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732064962865 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[0\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[0\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962865 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[1\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[1\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962865 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[2\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[2\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962865 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[3\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[3\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962865 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[4\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[4\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962865 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[5\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[5\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962865 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[6\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[6\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[7\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[7\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[8\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[8\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[9\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[9\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[10\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[10\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[11\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[11\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[12\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[12\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[13\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[13\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[14\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[14\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[15\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[15\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[16\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[16\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[17\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[17\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[18\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[18\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[19\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[19\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[20\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[20\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[21\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[21\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[22\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[22\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[23\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[23\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[24\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[24\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[25\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[25\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[26\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[26\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[27\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[27\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[28\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[28\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[29\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[29\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[30\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[30\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[31\] mux3t1_N.vhd(29) " "Inferred latch for \"o_O\[31\]\" at mux3t1_N.vhd(29)" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962866 "|MIPS_Processor|mux3t1_N:ALU_Mux_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu_1\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "alu_1" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962869 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_overflow_detect alu.vhd(33) " "VHDL Process Statement warning at alu.vhd(33): inferring latch(es) for signal or variable \"s_overflow_detect\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732064962871 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_overflow_detect\[0\] alu.vhd(33) " "Inferred latch for \"s_overflow_detect\[0\]\" at alu.vhd(33)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962871 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_overflow_detect\[1\] alu.vhd(33) " "Inferred latch for \"s_overflow_detect\[1\]\" at alu.vhd(33)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962872 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_overflow_detect\[2\] alu.vhd(33) " "Inferred latch for \"s_overflow_detect\[2\]\" at alu.vhd(33)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064962872 "|MIPS_Processor|alu:alu_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:alu_ctrl " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:alu_ctrl\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "alu_ctrl" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_5 mux2t1_5:mux_RegAddr_JalAddr " "Elaborating entity \"mux2t1_5\" for hierarchy \"mux2t1_5:mux_RegAddr_JalAddr\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "mux_RegAddr_JalAddr" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_Reg EX_MEM_Reg:EX_MEM_Reg_inst " "Elaborating entity \"EX_MEM_Reg\" for hierarchy \"EX_MEM_Reg:EX_MEM_Reg_inst\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "EX_MEM_Reg_inst" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962880 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_RST EX_MEM_Reg.vhd(100) " "VHDL Process Statement warning at EX_MEM_Reg.vhd(100): signal \"i_RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/PipelineRegisters/EX_MEM_Reg.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/EX_MEM_Reg.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1732064962881 "|MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_Reg MEM_WB_Reg:MEM_WB_Reg_inst " "Elaborating entity \"MEM_WB_Reg\" for hierarchy \"MEM_WB_Reg:MEM_WB_Reg_inst\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MEM_WB_Reg_inst" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064962911 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1732064963712 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1732064963712 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[0\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[0\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[0\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[0\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[31\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[31\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[30\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[30\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[29\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[29\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[28\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[28\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[27\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[27\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[26\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[26\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[25\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[25\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[24\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[24\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[23\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[23\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[22\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[22\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[21\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[21\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[20\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[20\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[19\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[19\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[18\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[18\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[17\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[17\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[16\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[16\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[15\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[15\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[14\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[14\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[13\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[13\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[12\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[12\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[11\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[11\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[10\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[10\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[9\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[9\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[8\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[8\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[7\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[7\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[6\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[6\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[5\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[5\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[4\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[4\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[3\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[3\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[2\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[2\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_1\|o_O\[1\] " "LATCH primitive \"mux3t1_N:ALU_Mux_1\|o_O\[1\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[31\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[31\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[30\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[30\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[29\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[29\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[28\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[28\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[27\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[27\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[26\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[26\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[25\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[25\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[24\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[24\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[23\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[23\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[22\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[22\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[21\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[21\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[20\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[20\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[19\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[19\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[18\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[18\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[17\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[17\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[16\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[16\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[15\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[15\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[14\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[14\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[13\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[13\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[12\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[12\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[11\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[11\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[10\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[10\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[9\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[9\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[8\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[8\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[7\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[7\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[6\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[6\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[5\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[5\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[4\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[4\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[3\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[3\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[2\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[2\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3t1_N:ALU_Mux_0\|o_O\[1\] " "LATCH primitive \"mux3t1_N:ALU_Mux_0\|o_O\[1\]\" is permanently enabled" {  } { { "../../proj/src/Muxes/mux3t1_N.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732064964086 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:DMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:DMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732064970203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732064970203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732064970203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732064970203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732064970203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732064970203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732064970203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732064970203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732064970203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732064970203 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1732064970203 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1732064970203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:DMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mem:DMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732064970301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:DMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mem:DMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732064970301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732064970301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732064970301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732064970301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732064970301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732064970301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732064970301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732064970301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732064970301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732064970301 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732064970301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/internal/QuartusWork/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732064970328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732064970328 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1732064973073 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1732064973073 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732064983685 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732065014279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732065014279 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732065016888 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732065016888 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732065016888 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732065016888 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732065016888 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732065016888 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732065016888 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732065016888 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732065016888 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732065016888 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732065016888 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732065016888 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732065016888 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732065016888 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732065016888 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732065016888 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732065016888 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732065016888 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732065016888 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732065016888 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732065016888 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732065016888 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1732065016888 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59730 " "Implemented 59730 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732065016889 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732065016889 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59599 " "Implemented 59599 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732065016889 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1732065016889 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732065016889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "744 " "Peak virtual memory: 744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732065016941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 19:10:16 2024 " "Processing ended: Tue Nov 19 19:10:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732065016941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732065016941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732065016941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732065016941 ""}
