{"vcs1":{"timestamp_begin":1747331356.770898217, "rt":10.93, "ut":10.93, "st":0.68}}
{"vcselab":{"timestamp_begin":1747331367.777795352, "rt":0.38, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747331368.213066309, "rt":0.43, "ut":0.17, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747331356.130573748}
{"VCS_COMP_START_TIME": 1747331356.130573748}
{"VCS_COMP_END_TIME": 1747331368.787501553}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486892}}
{"vcselab": {"peak_mem": 183884}}
