// Seed: 959048767
`define pp_2 0
`define pp_3 0
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  inout id_1;
  reg id_2, id_3;
  assign id_2 = 1;
  logic id_4, id_5;
  always id_2 <= id_2;
  assign id_4 = id_2 & 1;
endmodule
