
DWT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ac0  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002c98  08002c98  00003c98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002cd8  08002cd8  0000400c  2**0
                  CONTENTS
  4 .ARM          00000008  08002cd8  08002cd8  00003cd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002ce0  08002ce0  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ce0  08002ce0  00003ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002ce4  08002ce4  00003ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002ce8  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  2000000c  08002cf4  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c8  08002cf4  000040c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bc67  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b3d  00000000  00000000  0000fca3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000990  00000000  00000000  000117e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000752  00000000  00000000  00012170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001912  00000000  00000000  000128c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bb45  00000000  00000000  000141d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b6339  00000000  00000000  0001fd19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d6052  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002618  00000000  00000000  000d6098  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  000d86b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08002c80 	.word	0x08002c80

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08002c80 	.word	0x08002c80

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000228:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800022c:	f000 b96a 	b.w	8000504 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	460c      	mov	r4, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14e      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000254:	4694      	mov	ip, r2
 8000256:	458c      	cmp	ip, r1
 8000258:	4686      	mov	lr, r0
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	d962      	bls.n	8000326 <__udivmoddi4+0xde>
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0320 	rsb	r3, r2, #32
 8000266:	4091      	lsls	r1, r2
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000270:	4319      	orrs	r1, r3
 8000272:	fa00 fe02 	lsl.w	lr, r0, r2
 8000276:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800027a:	fa1f f68c 	uxth.w	r6, ip
 800027e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000282:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000286:	fb07 1114 	mls	r1, r7, r4, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb04 f106 	mul.w	r1, r4, r6
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 800029e:	f080 8112 	bcs.w	80004c6 <__udivmoddi4+0x27e>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 810f 	bls.w	80004c6 <__udivmoddi4+0x27e>
 80002a8:	3c02      	subs	r4, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a59      	subs	r1, r3, r1
 80002ae:	fa1f f38e 	uxth.w	r3, lr
 80002b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b6:	fb07 1110 	mls	r1, r7, r0, r1
 80002ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002be:	fb00 f606 	mul.w	r6, r0, r6
 80002c2:	429e      	cmp	r6, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x94>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002ce:	f080 80fc 	bcs.w	80004ca <__udivmoddi4+0x282>
 80002d2:	429e      	cmp	r6, r3
 80002d4:	f240 80f9 	bls.w	80004ca <__udivmoddi4+0x282>
 80002d8:	4463      	add	r3, ip
 80002da:	3802      	subs	r0, #2
 80002dc:	1b9b      	subs	r3, r3, r6
 80002de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa6>
 80002e6:	40d3      	lsrs	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xba>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb4>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa6>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x150>
 800030a:	42a3      	cmp	r3, r4
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xcc>
 800030e:	4290      	cmp	r0, r2
 8000310:	f0c0 80f0 	bcc.w	80004f4 <__udivmoddi4+0x2ac>
 8000314:	1a86      	subs	r6, r0, r2
 8000316:	eb64 0303 	sbc.w	r3, r4, r3
 800031a:	2001      	movs	r0, #1
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0e6      	beq.n	80002ee <__udivmoddi4+0xa6>
 8000320:	e9c5 6300 	strd	r6, r3, [r5]
 8000324:	e7e3      	b.n	80002ee <__udivmoddi4+0xa6>
 8000326:	2a00      	cmp	r2, #0
 8000328:	f040 8090 	bne.w	800044c <__udivmoddi4+0x204>
 800032c:	eba1 040c 	sub.w	r4, r1, ip
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	fa1f f78c 	uxth.w	r7, ip
 8000338:	2101      	movs	r1, #1
 800033a:	fbb4 f6f8 	udiv	r6, r4, r8
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb08 4416 	mls	r4, r8, r6, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb07 f006 	mul.w	r0, r7, r6
 800034e:	4298      	cmp	r0, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x11c>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x11a>
 800035c:	4298      	cmp	r0, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 8000362:	4626      	mov	r6, r4
 8000364:	1a1c      	subs	r4, r3, r0
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb4 f0f8 	udiv	r0, r4, r8
 800036e:	fb08 4410 	mls	r4, r8, r0, r4
 8000372:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000376:	fb00 f707 	mul.w	r7, r0, r7
 800037a:	429f      	cmp	r7, r3
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0x148>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x146>
 8000388:	429f      	cmp	r7, r3
 800038a:	f200 80b0 	bhi.w	80004ee <__udivmoddi4+0x2a6>
 800038e:	4620      	mov	r0, r4
 8000390:	1bdb      	subs	r3, r3, r7
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x9c>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a8:	fa04 f301 	lsl.w	r3, r4, r1
 80003ac:	ea43 030c 	orr.w	r3, r3, ip
 80003b0:	40f4      	lsrs	r4, r6
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	0c38      	lsrs	r0, r7, #16
 80003b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003bc:	fbb4 fef0 	udiv	lr, r4, r0
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	fb00 441e 	mls	r4, r0, lr, r4
 80003c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003cc:	fb0e f90c 	mul.w	r9, lr, ip
 80003d0:	45a1      	cmp	r9, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d90a      	bls.n	80003ee <__udivmoddi4+0x1a6>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003de:	f080 8084 	bcs.w	80004ea <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8081 	bls.w	80004ea <__udivmoddi4+0x2a2>
 80003e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	eba4 0409 	sub.w	r4, r4, r9
 80003f2:	fa1f f983 	uxth.w	r9, r3
 80003f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003fa:	fb00 4413 	mls	r4, r0, r3, r4
 80003fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000402:	fb03 fc0c 	mul.w	ip, r3, ip
 8000406:	45a4      	cmp	ip, r4
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1d2>
 800040a:	193c      	adds	r4, r7, r4
 800040c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000410:	d267      	bcs.n	80004e2 <__udivmoddi4+0x29a>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d965      	bls.n	80004e2 <__udivmoddi4+0x29a>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041e:	fba0 9302 	umull	r9, r3, r0, r2
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	429c      	cmp	r4, r3
 8000428:	46ce      	mov	lr, r9
 800042a:	469c      	mov	ip, r3
 800042c:	d351      	bcc.n	80004d2 <__udivmoddi4+0x28a>
 800042e:	d04e      	beq.n	80004ce <__udivmoddi4+0x286>
 8000430:	b155      	cbz	r5, 8000448 <__udivmoddi4+0x200>
 8000432:	ebb8 030e 	subs.w	r3, r8, lr
 8000436:	eb64 040c 	sbc.w	r4, r4, ip
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	40cb      	lsrs	r3, r1
 8000440:	431e      	orrs	r6, r3
 8000442:	40cc      	lsrs	r4, r1
 8000444:	e9c5 6400 	strd	r6, r4, [r5]
 8000448:	2100      	movs	r1, #0
 800044a:	e750      	b.n	80002ee <__udivmoddi4+0xa6>
 800044c:	f1c2 0320 	rsb	r3, r2, #32
 8000450:	fa20 f103 	lsr.w	r1, r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa24 f303 	lsr.w	r3, r4, r3
 800045c:	4094      	lsls	r4, r2
 800045e:	430c      	orrs	r4, r1
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa00 fe02 	lsl.w	lr, r0, r2
 8000468:	fa1f f78c 	uxth.w	r7, ip
 800046c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000470:	fb08 3110 	mls	r1, r8, r0, r3
 8000474:	0c23      	lsrs	r3, r4, #16
 8000476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047a:	fb00 f107 	mul.w	r1, r0, r7
 800047e:	4299      	cmp	r1, r3
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x24c>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800048a:	d22c      	bcs.n	80004e6 <__udivmoddi4+0x29e>
 800048c:	4299      	cmp	r1, r3
 800048e:	d92a      	bls.n	80004e6 <__udivmoddi4+0x29e>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1a5b      	subs	r3, r3, r1
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb3 f1f8 	udiv	r1, r3, r8
 800049c:	fb08 3311 	mls	r3, r8, r1, r3
 80004a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a4:	fb01 f307 	mul.w	r3, r1, r7
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x276>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 80004b4:	d213      	bcs.n	80004de <__udivmoddi4+0x296>
 80004b6:	42a3      	cmp	r3, r4
 80004b8:	d911      	bls.n	80004de <__udivmoddi4+0x296>
 80004ba:	3902      	subs	r1, #2
 80004bc:	4464      	add	r4, ip
 80004be:	1ae4      	subs	r4, r4, r3
 80004c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c4:	e739      	b.n	800033a <__udivmoddi4+0xf2>
 80004c6:	4604      	mov	r4, r0
 80004c8:	e6f0      	b.n	80002ac <__udivmoddi4+0x64>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e706      	b.n	80002dc <__udivmoddi4+0x94>
 80004ce:	45c8      	cmp	r8, r9
 80004d0:	d2ae      	bcs.n	8000430 <__udivmoddi4+0x1e8>
 80004d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	e7a8      	b.n	8000430 <__udivmoddi4+0x1e8>
 80004de:	4631      	mov	r1, r6
 80004e0:	e7ed      	b.n	80004be <__udivmoddi4+0x276>
 80004e2:	4603      	mov	r3, r0
 80004e4:	e799      	b.n	800041a <__udivmoddi4+0x1d2>
 80004e6:	4630      	mov	r0, r6
 80004e8:	e7d4      	b.n	8000494 <__udivmoddi4+0x24c>
 80004ea:	46d6      	mov	lr, sl
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1a6>
 80004ee:	4463      	add	r3, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e74d      	b.n	8000390 <__udivmoddi4+0x148>
 80004f4:	4606      	mov	r6, r0
 80004f6:	4623      	mov	r3, r4
 80004f8:	4608      	mov	r0, r1
 80004fa:	e70f      	b.n	800031c <__udivmoddi4+0xd4>
 80004fc:	3e02      	subs	r6, #2
 80004fe:	4463      	add	r3, ip
 8000500:	e730      	b.n	8000364 <__udivmoddi4+0x11c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <DWTInit>:
#include "dwt.h"

static uint32_t SYSCClk;

void DWTInit(void)
{
 8000508:	b480      	push	{r7}
 800050a:	af00      	add	r7, sp, #0
	SYSCClk = (SystemCoreClock / 1000000);
 800050c:	4b10      	ldr	r3, [pc, #64]	@ (8000550 <DWTInit+0x48>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	4a10      	ldr	r2, [pc, #64]	@ (8000554 <DWTInit+0x4c>)
 8000512:	fba2 2303 	umull	r2, r3, r2, r3
 8000516:	0c9b      	lsrs	r3, r3, #18
 8000518:	4a0f      	ldr	r2, [pc, #60]	@ (8000558 <DWTInit+0x50>)
 800051a:	6013      	str	r3, [r2, #0]
	DWT_LAR |= DWT_LAR_UNLOCK;
 800051c:	4b0f      	ldr	r3, [pc, #60]	@ (800055c <DWTInit+0x54>)
 800051e:	681a      	ldr	r2, [r3, #0]
 8000520:	490e      	ldr	r1, [pc, #56]	@ (800055c <DWTInit+0x54>)
 8000522:	4b0f      	ldr	r3, [pc, #60]	@ (8000560 <DWTInit+0x58>)
 8000524:	4313      	orrs	r3, r2
 8000526:	600b      	str	r3, [r1, #0]
	DEM_CR |= (uint32_t)DEM_CR_TRCENA;
 8000528:	4b0e      	ldr	r3, [pc, #56]	@ (8000564 <DWTInit+0x5c>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	4a0d      	ldr	r2, [pc, #52]	@ (8000564 <DWTInit+0x5c>)
 800052e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000532:	6013      	str	r3, [r2, #0]
	DWT_CYCCNT = (uint32_t)0u; // Reset counter
 8000534:	4b0c      	ldr	r3, [pc, #48]	@ (8000568 <DWTInit+0x60>)
 8000536:	2200      	movs	r2, #0
 8000538:	601a      	str	r2, [r3, #0]
	DWT_CR |= (uint32_t)DWT_CR_CYCCNTENA;
 800053a:	4b0c      	ldr	r3, [pc, #48]	@ (800056c <DWTInit+0x64>)
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	4a0b      	ldr	r2, [pc, #44]	@ (800056c <DWTInit+0x64>)
 8000540:	f043 0301 	orr.w	r3, r3, #1
 8000544:	6013      	str	r3, [r2, #0]
}
 8000546:	bf00      	nop
 8000548:	46bd      	mov	sp, r7
 800054a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054e:	4770      	bx	lr
 8000550:	20000000 	.word	0x20000000
 8000554:	431bde83 	.word	0x431bde83
 8000558:	20000028 	.word	0x20000028
 800055c:	e0001fb0 	.word	0xe0001fb0
 8000560:	c5acce55 	.word	0xc5acce55
 8000564:	e000edfc 	.word	0xe000edfc
 8000568:	e0001004 	.word	0xe0001004
 800056c:	e0001000 	.word	0xe0001000

08000570 <DWTDelay_us>:

inline void DWTDelay_us(uint32_t us)
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
	uint32_t start = DWT_CYCCNT;
 8000578:	4b0a      	ldr	r3, [pc, #40]	@ (80005a4 <DWTDelay_us+0x34>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	60fb      	str	r3, [r7, #12]
	while(((DWT_CYCCNT - start) / SYSCClk) < us) {};
 800057e:	bf00      	nop
 8000580:	4b08      	ldr	r3, [pc, #32]	@ (80005a4 <DWTDelay_us+0x34>)
 8000582:	681a      	ldr	r2, [r3, #0]
 8000584:	68fb      	ldr	r3, [r7, #12]
 8000586:	1ad2      	subs	r2, r2, r3
 8000588:	4b07      	ldr	r3, [pc, #28]	@ (80005a8 <DWTDelay_us+0x38>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000590:	687a      	ldr	r2, [r7, #4]
 8000592:	429a      	cmp	r2, r3
 8000594:	d8f4      	bhi.n	8000580 <DWTDelay_us+0x10>
}
 8000596:	bf00      	nop
 8000598:	bf00      	nop
 800059a:	3714      	adds	r7, #20
 800059c:	46bd      	mov	sp, r7
 800059e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a2:	4770      	bx	lr
 80005a4:	e0001004 	.word	0xe0001004
 80005a8:	20000028 	.word	0x20000028

080005ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b0:	f000 fa21 	bl	80009f6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b4:	f000 f81a 	bl	80005ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b8:	f000 f8ae 	bl	8000718 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80005bc:	f000 f860 	bl	8000680 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  DWTInit();
 80005c0:	f7ff ffa2 	bl	8000508 <DWTInit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Counter++;
 80005c4:	4b07      	ldr	r3, [pc, #28]	@ (80005e4 <main+0x38>)
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	3301      	adds	r3, #1
 80005ca:	b2da      	uxtb	r2, r3
 80005cc:	4b05      	ldr	r3, [pc, #20]	@ (80005e4 <main+0x38>)
 80005ce:	701a      	strb	r2, [r3, #0]
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80005d0:	2140      	movs	r1, #64	@ 0x40
 80005d2:	4805      	ldr	r0, [pc, #20]	@ (80005e8 <main+0x3c>)
 80005d4:	f000 fcfe 	bl	8000fd4 <HAL_GPIO_TogglePin>
	  DWTDelay_us(100);
 80005d8:	2064      	movs	r0, #100	@ 0x64
 80005da:	f7ff ffc9 	bl	8000570 <DWTDelay_us>
	  Counter++;
 80005de:	bf00      	nop
 80005e0:	e7f0      	b.n	80005c4 <main+0x18>
 80005e2:	bf00      	nop
 80005e4:	200000c0 	.word	0x200000c0
 80005e8:	48000800 	.word	0x48000800

080005ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b094      	sub	sp, #80	@ 0x50
 80005f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005f2:	f107 0318 	add.w	r3, r7, #24
 80005f6:	2238      	movs	r2, #56	@ 0x38
 80005f8:	2100      	movs	r1, #0
 80005fa:	4618      	mov	r0, r3
 80005fc:	f002 fb14 	bl	8002c28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000600:	1d3b      	adds	r3, r7, #4
 8000602:	2200      	movs	r2, #0
 8000604:	601a      	str	r2, [r3, #0]
 8000606:	605a      	str	r2, [r3, #4]
 8000608:	609a      	str	r2, [r3, #8]
 800060a:	60da      	str	r2, [r3, #12]
 800060c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800060e:	2000      	movs	r0, #0
 8000610:	f000 fcfa 	bl	8001008 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000614:	2301      	movs	r3, #1
 8000616:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000618:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800061c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800061e:	2302      	movs	r3, #2
 8000620:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000622:	2303      	movs	r3, #3
 8000624:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000626:	2302      	movs	r3, #2
 8000628:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800062a:	2355      	movs	r3, #85	@ 0x55
 800062c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800062e:	2302      	movs	r3, #2
 8000630:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000632:	2302      	movs	r3, #2
 8000634:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000636:	2302      	movs	r3, #2
 8000638:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800063a:	f107 0318 	add.w	r3, r7, #24
 800063e:	4618      	mov	r0, r3
 8000640:	f000 fd96 	bl	8001170 <HAL_RCC_OscConfig>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800064a:	f000 f8c9 	bl	80007e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800064e:	230f      	movs	r3, #15
 8000650:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000652:	2303      	movs	r3, #3
 8000654:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000656:	2300      	movs	r3, #0
 8000658:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800065a:	2300      	movs	r3, #0
 800065c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800065e:	2300      	movs	r3, #0
 8000660:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000662:	1d3b      	adds	r3, r7, #4
 8000664:	2104      	movs	r1, #4
 8000666:	4618      	mov	r0, r3
 8000668:	f001 f894 	bl	8001794 <HAL_RCC_ClockConfig>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000672:	f000 f8b5 	bl	80007e0 <Error_Handler>
  }
}
 8000676:	bf00      	nop
 8000678:	3750      	adds	r7, #80	@ 0x50
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
	...

08000680 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000684:	4b22      	ldr	r3, [pc, #136]	@ (8000710 <MX_USART1_UART_Init+0x90>)
 8000686:	4a23      	ldr	r2, [pc, #140]	@ (8000714 <MX_USART1_UART_Init+0x94>)
 8000688:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800068a:	4b21      	ldr	r3, [pc, #132]	@ (8000710 <MX_USART1_UART_Init+0x90>)
 800068c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000690:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000692:	4b1f      	ldr	r3, [pc, #124]	@ (8000710 <MX_USART1_UART_Init+0x90>)
 8000694:	2200      	movs	r2, #0
 8000696:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000698:	4b1d      	ldr	r3, [pc, #116]	@ (8000710 <MX_USART1_UART_Init+0x90>)
 800069a:	2200      	movs	r2, #0
 800069c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800069e:	4b1c      	ldr	r3, [pc, #112]	@ (8000710 <MX_USART1_UART_Init+0x90>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006a4:	4b1a      	ldr	r3, [pc, #104]	@ (8000710 <MX_USART1_UART_Init+0x90>)
 80006a6:	220c      	movs	r2, #12
 80006a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006aa:	4b19      	ldr	r3, [pc, #100]	@ (8000710 <MX_USART1_UART_Init+0x90>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006b0:	4b17      	ldr	r3, [pc, #92]	@ (8000710 <MX_USART1_UART_Init+0x90>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006b6:	4b16      	ldr	r3, [pc, #88]	@ (8000710 <MX_USART1_UART_Init+0x90>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80006bc:	4b14      	ldr	r3, [pc, #80]	@ (8000710 <MX_USART1_UART_Init+0x90>)
 80006be:	2200      	movs	r2, #0
 80006c0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006c2:	4b13      	ldr	r3, [pc, #76]	@ (8000710 <MX_USART1_UART_Init+0x90>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006c8:	4811      	ldr	r0, [pc, #68]	@ (8000710 <MX_USART1_UART_Init+0x90>)
 80006ca:	f001 fc6f 	bl	8001fac <HAL_UART_Init>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80006d4:	f000 f884 	bl	80007e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006d8:	2100      	movs	r1, #0
 80006da:	480d      	ldr	r0, [pc, #52]	@ (8000710 <MX_USART1_UART_Init+0x90>)
 80006dc:	f002 f9da 	bl	8002a94 <HAL_UARTEx_SetTxFifoThreshold>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80006e6:	f000 f87b 	bl	80007e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006ea:	2100      	movs	r1, #0
 80006ec:	4808      	ldr	r0, [pc, #32]	@ (8000710 <MX_USART1_UART_Init+0x90>)
 80006ee:	f002 fa0f 	bl	8002b10 <HAL_UARTEx_SetRxFifoThreshold>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80006f8:	f000 f872 	bl	80007e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80006fc:	4804      	ldr	r0, [pc, #16]	@ (8000710 <MX_USART1_UART_Init+0x90>)
 80006fe:	f002 f990 	bl	8002a22 <HAL_UARTEx_DisableFifoMode>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d001      	beq.n	800070c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000708:	f000 f86a 	bl	80007e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800070c:	bf00      	nop
 800070e:	bd80      	pop	{r7, pc}
 8000710:	2000002c 	.word	0x2000002c
 8000714:	40013800 	.word	0x40013800

08000718 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b08a      	sub	sp, #40	@ 0x28
 800071c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071e:	f107 0314 	add.w	r3, r7, #20
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]
 8000728:	609a      	str	r2, [r3, #8]
 800072a:	60da      	str	r2, [r3, #12]
 800072c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800072e:	4b2a      	ldr	r3, [pc, #168]	@ (80007d8 <MX_GPIO_Init+0xc0>)
 8000730:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000732:	4a29      	ldr	r2, [pc, #164]	@ (80007d8 <MX_GPIO_Init+0xc0>)
 8000734:	f043 0304 	orr.w	r3, r3, #4
 8000738:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800073a:	4b27      	ldr	r3, [pc, #156]	@ (80007d8 <MX_GPIO_Init+0xc0>)
 800073c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800073e:	f003 0304 	and.w	r3, r3, #4
 8000742:	613b      	str	r3, [r7, #16]
 8000744:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000746:	4b24      	ldr	r3, [pc, #144]	@ (80007d8 <MX_GPIO_Init+0xc0>)
 8000748:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800074a:	4a23      	ldr	r2, [pc, #140]	@ (80007d8 <MX_GPIO_Init+0xc0>)
 800074c:	f043 0320 	orr.w	r3, r3, #32
 8000750:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000752:	4b21      	ldr	r3, [pc, #132]	@ (80007d8 <MX_GPIO_Init+0xc0>)
 8000754:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000756:	f003 0320 	and.w	r3, r3, #32
 800075a:	60fb      	str	r3, [r7, #12]
 800075c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800075e:	4b1e      	ldr	r3, [pc, #120]	@ (80007d8 <MX_GPIO_Init+0xc0>)
 8000760:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000762:	4a1d      	ldr	r2, [pc, #116]	@ (80007d8 <MX_GPIO_Init+0xc0>)
 8000764:	f043 0301 	orr.w	r3, r3, #1
 8000768:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800076a:	4b1b      	ldr	r3, [pc, #108]	@ (80007d8 <MX_GPIO_Init+0xc0>)
 800076c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800076e:	f003 0301 	and.w	r3, r3, #1
 8000772:	60bb      	str	r3, [r7, #8]
 8000774:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000776:	4b18      	ldr	r3, [pc, #96]	@ (80007d8 <MX_GPIO_Init+0xc0>)
 8000778:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800077a:	4a17      	ldr	r2, [pc, #92]	@ (80007d8 <MX_GPIO_Init+0xc0>)
 800077c:	f043 0302 	orr.w	r3, r3, #2
 8000780:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000782:	4b15      	ldr	r3, [pc, #84]	@ (80007d8 <MX_GPIO_Init+0xc0>)
 8000784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000786:	f003 0302 	and.w	r3, r3, #2
 800078a:	607b      	str	r3, [r7, #4]
 800078c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800078e:	2200      	movs	r2, #0
 8000790:	2140      	movs	r1, #64	@ 0x40
 8000792:	4812      	ldr	r0, [pc, #72]	@ (80007dc <MX_GPIO_Init+0xc4>)
 8000794:	f000 fc06 	bl	8000fa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8000798:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800079c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800079e:	2300      	movs	r3, #0
 80007a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80007a2:	2302      	movs	r3, #2
 80007a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 80007a6:	f107 0314 	add.w	r3, r7, #20
 80007aa:	4619      	mov	r1, r3
 80007ac:	480b      	ldr	r0, [pc, #44]	@ (80007dc <MX_GPIO_Init+0xc4>)
 80007ae:	f000 fa77 	bl	8000ca0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80007b2:	2340      	movs	r3, #64	@ 0x40
 80007b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007b6:	2301      	movs	r3, #1
 80007b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ba:	2300      	movs	r3, #0
 80007bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007be:	2300      	movs	r3, #0
 80007c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80007c2:	f107 0314 	add.w	r3, r7, #20
 80007c6:	4619      	mov	r1, r3
 80007c8:	4804      	ldr	r0, [pc, #16]	@ (80007dc <MX_GPIO_Init+0xc4>)
 80007ca:	f000 fa69 	bl	8000ca0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007ce:	bf00      	nop
 80007d0:	3728      	adds	r7, #40	@ 0x28
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	40021000 	.word	0x40021000
 80007dc:	48000800 	.word	0x48000800

080007e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007e4:	b672      	cpsid	i
}
 80007e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007e8:	bf00      	nop
 80007ea:	e7fd      	b.n	80007e8 <Error_Handler+0x8>

080007ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007f2:	4b0f      	ldr	r3, [pc, #60]	@ (8000830 <HAL_MspInit+0x44>)
 80007f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007f6:	4a0e      	ldr	r2, [pc, #56]	@ (8000830 <HAL_MspInit+0x44>)
 80007f8:	f043 0301 	orr.w	r3, r3, #1
 80007fc:	6613      	str	r3, [r2, #96]	@ 0x60
 80007fe:	4b0c      	ldr	r3, [pc, #48]	@ (8000830 <HAL_MspInit+0x44>)
 8000800:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000802:	f003 0301 	and.w	r3, r3, #1
 8000806:	607b      	str	r3, [r7, #4]
 8000808:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800080a:	4b09      	ldr	r3, [pc, #36]	@ (8000830 <HAL_MspInit+0x44>)
 800080c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800080e:	4a08      	ldr	r2, [pc, #32]	@ (8000830 <HAL_MspInit+0x44>)
 8000810:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000814:	6593      	str	r3, [r2, #88]	@ 0x58
 8000816:	4b06      	ldr	r3, [pc, #24]	@ (8000830 <HAL_MspInit+0x44>)
 8000818:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800081a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800081e:	603b      	str	r3, [r7, #0]
 8000820:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000822:	f000 fc95 	bl	8001150 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000826:	bf00      	nop
 8000828:	3708      	adds	r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	40021000 	.word	0x40021000

08000834 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b09c      	sub	sp, #112	@ 0x70
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800083c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000840:	2200      	movs	r2, #0
 8000842:	601a      	str	r2, [r3, #0]
 8000844:	605a      	str	r2, [r3, #4]
 8000846:	609a      	str	r2, [r3, #8]
 8000848:	60da      	str	r2, [r3, #12]
 800084a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800084c:	f107 0318 	add.w	r3, r7, #24
 8000850:	2244      	movs	r2, #68	@ 0x44
 8000852:	2100      	movs	r1, #0
 8000854:	4618      	mov	r0, r3
 8000856:	f002 f9e7 	bl	8002c28 <memset>
  if(huart->Instance==USART1)
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	4a2d      	ldr	r2, [pc, #180]	@ (8000914 <HAL_UART_MspInit+0xe0>)
 8000860:	4293      	cmp	r3, r2
 8000862:	d153      	bne.n	800090c <HAL_UART_MspInit+0xd8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000864:	2301      	movs	r3, #1
 8000866:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000868:	2300      	movs	r3, #0
 800086a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800086c:	f107 0318 	add.w	r3, r7, #24
 8000870:	4618      	mov	r0, r3
 8000872:	f001 f9ab 	bl	8001bcc <HAL_RCCEx_PeriphCLKConfig>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800087c:	f7ff ffb0 	bl	80007e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000880:	4b25      	ldr	r3, [pc, #148]	@ (8000918 <HAL_UART_MspInit+0xe4>)
 8000882:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000884:	4a24      	ldr	r2, [pc, #144]	@ (8000918 <HAL_UART_MspInit+0xe4>)
 8000886:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800088a:	6613      	str	r3, [r2, #96]	@ 0x60
 800088c:	4b22      	ldr	r3, [pc, #136]	@ (8000918 <HAL_UART_MspInit+0xe4>)
 800088e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000890:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000894:	617b      	str	r3, [r7, #20]
 8000896:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000898:	4b1f      	ldr	r3, [pc, #124]	@ (8000918 <HAL_UART_MspInit+0xe4>)
 800089a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800089c:	4a1e      	ldr	r2, [pc, #120]	@ (8000918 <HAL_UART_MspInit+0xe4>)
 800089e:	f043 0304 	orr.w	r3, r3, #4
 80008a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008a4:	4b1c      	ldr	r3, [pc, #112]	@ (8000918 <HAL_UART_MspInit+0xe4>)
 80008a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008a8:	f003 0304 	and.w	r3, r3, #4
 80008ac:	613b      	str	r3, [r7, #16]
 80008ae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b0:	4b19      	ldr	r3, [pc, #100]	@ (8000918 <HAL_UART_MspInit+0xe4>)
 80008b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008b4:	4a18      	ldr	r2, [pc, #96]	@ (8000918 <HAL_UART_MspInit+0xe4>)
 80008b6:	f043 0301 	orr.w	r3, r3, #1
 80008ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008bc:	4b16      	ldr	r3, [pc, #88]	@ (8000918 <HAL_UART_MspInit+0xe4>)
 80008be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008c0:	f003 0301 	and.w	r3, r3, #1
 80008c4:	60fb      	str	r3, [r7, #12]
 80008c6:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80008c8:	2310      	movs	r3, #16
 80008ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008cc:	2302      	movs	r3, #2
 80008ce:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d0:	2300      	movs	r3, #0
 80008d2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d4:	2300      	movs	r3, #0
 80008d6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80008d8:	2307      	movs	r3, #7
 80008da:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008dc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80008e0:	4619      	mov	r1, r3
 80008e2:	480e      	ldr	r0, [pc, #56]	@ (800091c <HAL_UART_MspInit+0xe8>)
 80008e4:	f000 f9dc 	bl	8000ca0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80008e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ee:	2302      	movs	r3, #2
 80008f0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f2:	2300      	movs	r3, #0
 80008f4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f6:	2300      	movs	r3, #0
 80008f8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80008fa:	2307      	movs	r3, #7
 80008fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008fe:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000902:	4619      	mov	r1, r3
 8000904:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000908:	f000 f9ca 	bl	8000ca0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800090c:	bf00      	nop
 800090e:	3770      	adds	r7, #112	@ 0x70
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	40013800 	.word	0x40013800
 8000918:	40021000 	.word	0x40021000
 800091c:	48000800 	.word	0x48000800

08000920 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000924:	bf00      	nop
 8000926:	e7fd      	b.n	8000924 <NMI_Handler+0x4>

08000928 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800092c:	bf00      	nop
 800092e:	e7fd      	b.n	800092c <HardFault_Handler+0x4>

08000930 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000934:	bf00      	nop
 8000936:	e7fd      	b.n	8000934 <MemManage_Handler+0x4>

08000938 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800093c:	bf00      	nop
 800093e:	e7fd      	b.n	800093c <BusFault_Handler+0x4>

08000940 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000944:	bf00      	nop
 8000946:	e7fd      	b.n	8000944 <UsageFault_Handler+0x4>

08000948 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800094c:	bf00      	nop
 800094e:	46bd      	mov	sp, r7
 8000950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000954:	4770      	bx	lr

08000956 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000956:	b480      	push	{r7}
 8000958:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800095a:	bf00      	nop
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr

08000964 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000964:	b480      	push	{r7}
 8000966:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000968:	bf00      	nop
 800096a:	46bd      	mov	sp, r7
 800096c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000970:	4770      	bx	lr

08000972 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000972:	b580      	push	{r7, lr}
 8000974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000976:	f000 f891 	bl	8000a9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800097a:	bf00      	nop
 800097c:	bd80      	pop	{r7, pc}
	...

08000980 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000984:	4b06      	ldr	r3, [pc, #24]	@ (80009a0 <SystemInit+0x20>)
 8000986:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800098a:	4a05      	ldr	r2, [pc, #20]	@ (80009a0 <SystemInit+0x20>)
 800098c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000990:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000994:	bf00      	nop
 8000996:	46bd      	mov	sp, r7
 8000998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop
 80009a0:	e000ed00 	.word	0xe000ed00

080009a4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009a4:	480d      	ldr	r0, [pc, #52]	@ (80009dc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009a6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80009a8:	f7ff ffea 	bl	8000980 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009ac:	480c      	ldr	r0, [pc, #48]	@ (80009e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80009ae:	490d      	ldr	r1, [pc, #52]	@ (80009e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009b0:	4a0d      	ldr	r2, [pc, #52]	@ (80009e8 <LoopForever+0xe>)
  movs r3, #0
 80009b2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80009b4:	e002      	b.n	80009bc <LoopCopyDataInit>

080009b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009ba:	3304      	adds	r3, #4

080009bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009c0:	d3f9      	bcc.n	80009b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009c2:	4a0a      	ldr	r2, [pc, #40]	@ (80009ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80009c4:	4c0a      	ldr	r4, [pc, #40]	@ (80009f0 <LoopForever+0x16>)
  movs r3, #0
 80009c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009c8:	e001      	b.n	80009ce <LoopFillZerobss>

080009ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009cc:	3204      	adds	r2, #4

080009ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009d0:	d3fb      	bcc.n	80009ca <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80009d2:	f002 f931 	bl	8002c38 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80009d6:	f7ff fde9 	bl	80005ac <main>

080009da <LoopForever>:

LoopForever:
    b LoopForever
 80009da:	e7fe      	b.n	80009da <LoopForever>
  ldr   r0, =_estack
 80009dc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80009e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009e4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80009e8:	08002ce8 	.word	0x08002ce8
  ldr r2, =_sbss
 80009ec:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80009f0:	200000c8 	.word	0x200000c8

080009f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80009f4:	e7fe      	b.n	80009f4 <ADC1_2_IRQHandler>

080009f6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b082      	sub	sp, #8
 80009fa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80009fc:	2300      	movs	r3, #0
 80009fe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a00:	2003      	movs	r0, #3
 8000a02:	f000 f91b 	bl	8000c3c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a06:	200f      	movs	r0, #15
 8000a08:	f000 f80e 	bl	8000a28 <HAL_InitTick>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d002      	beq.n	8000a18 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000a12:	2301      	movs	r3, #1
 8000a14:	71fb      	strb	r3, [r7, #7]
 8000a16:	e001      	b.n	8000a1c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a18:	f7ff fee8 	bl	80007ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a1c:	79fb      	ldrb	r3, [r7, #7]

}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	3708      	adds	r7, #8
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
	...

08000a28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b084      	sub	sp, #16
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a30:	2300      	movs	r3, #0
 8000a32:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000a34:	4b16      	ldr	r3, [pc, #88]	@ (8000a90 <HAL_InitTick+0x68>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d022      	beq.n	8000a82 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000a3c:	4b15      	ldr	r3, [pc, #84]	@ (8000a94 <HAL_InitTick+0x6c>)
 8000a3e:	681a      	ldr	r2, [r3, #0]
 8000a40:	4b13      	ldr	r3, [pc, #76]	@ (8000a90 <HAL_InitTick+0x68>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000a48:	fbb1 f3f3 	udiv	r3, r1, r3
 8000a4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a50:	4618      	mov	r0, r3
 8000a52:	f000 f918 	bl	8000c86 <HAL_SYSTICK_Config>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d10f      	bne.n	8000a7c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	2b0f      	cmp	r3, #15
 8000a60:	d809      	bhi.n	8000a76 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a62:	2200      	movs	r2, #0
 8000a64:	6879      	ldr	r1, [r7, #4]
 8000a66:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a6a:	f000 f8f2 	bl	8000c52 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a98 <HAL_InitTick+0x70>)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	6013      	str	r3, [r2, #0]
 8000a74:	e007      	b.n	8000a86 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000a76:	2301      	movs	r3, #1
 8000a78:	73fb      	strb	r3, [r7, #15]
 8000a7a:	e004      	b.n	8000a86 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	73fb      	strb	r3, [r7, #15]
 8000a80:	e001      	b.n	8000a86 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000a82:	2301      	movs	r3, #1
 8000a84:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000a86:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a88:	4618      	mov	r0, r3
 8000a8a:	3710      	adds	r7, #16
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	20000008 	.word	0x20000008
 8000a94:	20000000 	.word	0x20000000
 8000a98:	20000004 	.word	0x20000004

08000a9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000aa0:	4b05      	ldr	r3, [pc, #20]	@ (8000ab8 <HAL_IncTick+0x1c>)
 8000aa2:	681a      	ldr	r2, [r3, #0]
 8000aa4:	4b05      	ldr	r3, [pc, #20]	@ (8000abc <HAL_IncTick+0x20>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4413      	add	r3, r2
 8000aaa:	4a03      	ldr	r2, [pc, #12]	@ (8000ab8 <HAL_IncTick+0x1c>)
 8000aac:	6013      	str	r3, [r2, #0]
}
 8000aae:	bf00      	nop
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr
 8000ab8:	200000c4 	.word	0x200000c4
 8000abc:	20000008 	.word	0x20000008

08000ac0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ac4:	4b03      	ldr	r3, [pc, #12]	@ (8000ad4 <HAL_GetTick+0x14>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
}
 8000ac8:	4618      	mov	r0, r3
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	200000c4 	.word	0x200000c4

08000ad8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b085      	sub	sp, #20
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	f003 0307 	and.w	r3, r3, #7
 8000ae6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8000b1c <__NVIC_SetPriorityGrouping+0x44>)
 8000aea:	68db      	ldr	r3, [r3, #12]
 8000aec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aee:	68ba      	ldr	r2, [r7, #8]
 8000af0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000af4:	4013      	ands	r3, r2
 8000af6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000afc:	68bb      	ldr	r3, [r7, #8]
 8000afe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b0a:	4a04      	ldr	r2, [pc, #16]	@ (8000b1c <__NVIC_SetPriorityGrouping+0x44>)
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	60d3      	str	r3, [r2, #12]
}
 8000b10:	bf00      	nop
 8000b12:	3714      	adds	r7, #20
 8000b14:	46bd      	mov	sp, r7
 8000b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1a:	4770      	bx	lr
 8000b1c:	e000ed00 	.word	0xe000ed00

08000b20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b24:	4b04      	ldr	r3, [pc, #16]	@ (8000b38 <__NVIC_GetPriorityGrouping+0x18>)
 8000b26:	68db      	ldr	r3, [r3, #12]
 8000b28:	0a1b      	lsrs	r3, r3, #8
 8000b2a:	f003 0307 	and.w	r3, r3, #7
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	46bd      	mov	sp, r7
 8000b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b36:	4770      	bx	lr
 8000b38:	e000ed00 	.word	0xe000ed00

08000b3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	4603      	mov	r3, r0
 8000b44:	6039      	str	r1, [r7, #0]
 8000b46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	db0a      	blt.n	8000b66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	b2da      	uxtb	r2, r3
 8000b54:	490c      	ldr	r1, [pc, #48]	@ (8000b88 <__NVIC_SetPriority+0x4c>)
 8000b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b5a:	0112      	lsls	r2, r2, #4
 8000b5c:	b2d2      	uxtb	r2, r2
 8000b5e:	440b      	add	r3, r1
 8000b60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b64:	e00a      	b.n	8000b7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	b2da      	uxtb	r2, r3
 8000b6a:	4908      	ldr	r1, [pc, #32]	@ (8000b8c <__NVIC_SetPriority+0x50>)
 8000b6c:	79fb      	ldrb	r3, [r7, #7]
 8000b6e:	f003 030f 	and.w	r3, r3, #15
 8000b72:	3b04      	subs	r3, #4
 8000b74:	0112      	lsls	r2, r2, #4
 8000b76:	b2d2      	uxtb	r2, r2
 8000b78:	440b      	add	r3, r1
 8000b7a:	761a      	strb	r2, [r3, #24]
}
 8000b7c:	bf00      	nop
 8000b7e:	370c      	adds	r7, #12
 8000b80:	46bd      	mov	sp, r7
 8000b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b86:	4770      	bx	lr
 8000b88:	e000e100 	.word	0xe000e100
 8000b8c:	e000ed00 	.word	0xe000ed00

08000b90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b089      	sub	sp, #36	@ 0x24
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	60f8      	str	r0, [r7, #12]
 8000b98:	60b9      	str	r1, [r7, #8]
 8000b9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	f003 0307 	and.w	r3, r3, #7
 8000ba2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ba4:	69fb      	ldr	r3, [r7, #28]
 8000ba6:	f1c3 0307 	rsb	r3, r3, #7
 8000baa:	2b04      	cmp	r3, #4
 8000bac:	bf28      	it	cs
 8000bae:	2304      	movcs	r3, #4
 8000bb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bb2:	69fb      	ldr	r3, [r7, #28]
 8000bb4:	3304      	adds	r3, #4
 8000bb6:	2b06      	cmp	r3, #6
 8000bb8:	d902      	bls.n	8000bc0 <NVIC_EncodePriority+0x30>
 8000bba:	69fb      	ldr	r3, [r7, #28]
 8000bbc:	3b03      	subs	r3, #3
 8000bbe:	e000      	b.n	8000bc2 <NVIC_EncodePriority+0x32>
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bc4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000bc8:	69bb      	ldr	r3, [r7, #24]
 8000bca:	fa02 f303 	lsl.w	r3, r2, r3
 8000bce:	43da      	mvns	r2, r3
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	401a      	ands	r2, r3
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bd8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000bdc:	697b      	ldr	r3, [r7, #20]
 8000bde:	fa01 f303 	lsl.w	r3, r1, r3
 8000be2:	43d9      	mvns	r1, r3
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000be8:	4313      	orrs	r3, r2
         );
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	3724      	adds	r7, #36	@ 0x24
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
	...

08000bf8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	3b01      	subs	r3, #1
 8000c04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c08:	d301      	bcc.n	8000c0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e00f      	b.n	8000c2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c38 <SysTick_Config+0x40>)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	3b01      	subs	r3, #1
 8000c14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c16:	210f      	movs	r1, #15
 8000c18:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c1c:	f7ff ff8e 	bl	8000b3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c20:	4b05      	ldr	r3, [pc, #20]	@ (8000c38 <SysTick_Config+0x40>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c26:	4b04      	ldr	r3, [pc, #16]	@ (8000c38 <SysTick_Config+0x40>)
 8000c28:	2207      	movs	r2, #7
 8000c2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c2c:	2300      	movs	r3, #0
}
 8000c2e:	4618      	mov	r0, r3
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	e000e010 	.word	0xe000e010

08000c3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c44:	6878      	ldr	r0, [r7, #4]
 8000c46:	f7ff ff47 	bl	8000ad8 <__NVIC_SetPriorityGrouping>
}
 8000c4a:	bf00      	nop
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}

08000c52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c52:	b580      	push	{r7, lr}
 8000c54:	b086      	sub	sp, #24
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	4603      	mov	r3, r0
 8000c5a:	60b9      	str	r1, [r7, #8]
 8000c5c:	607a      	str	r2, [r7, #4]
 8000c5e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000c60:	f7ff ff5e 	bl	8000b20 <__NVIC_GetPriorityGrouping>
 8000c64:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c66:	687a      	ldr	r2, [r7, #4]
 8000c68:	68b9      	ldr	r1, [r7, #8]
 8000c6a:	6978      	ldr	r0, [r7, #20]
 8000c6c:	f7ff ff90 	bl	8000b90 <NVIC_EncodePriority>
 8000c70:	4602      	mov	r2, r0
 8000c72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c76:	4611      	mov	r1, r2
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f7ff ff5f 	bl	8000b3c <__NVIC_SetPriority>
}
 8000c7e:	bf00      	nop
 8000c80:	3718      	adds	r7, #24
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}

08000c86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c86:	b580      	push	{r7, lr}
 8000c88:	b082      	sub	sp, #8
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c8e:	6878      	ldr	r0, [r7, #4]
 8000c90:	f7ff ffb2 	bl	8000bf8 <SysTick_Config>
 8000c94:	4603      	mov	r3, r0
}
 8000c96:	4618      	mov	r0, r3
 8000c98:	3708      	adds	r7, #8
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
	...

08000ca0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b087      	sub	sp, #28
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
 8000ca8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000caa:	2300      	movs	r3, #0
 8000cac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000cae:	e15a      	b.n	8000f66 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	681a      	ldr	r2, [r3, #0]
 8000cb4:	2101      	movs	r1, #1
 8000cb6:	697b      	ldr	r3, [r7, #20]
 8000cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f000 814c 	beq.w	8000f60 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	f003 0303 	and.w	r3, r3, #3
 8000cd0:	2b01      	cmp	r3, #1
 8000cd2:	d005      	beq.n	8000ce0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000cdc:	2b02      	cmp	r3, #2
 8000cde:	d130      	bne.n	8000d42 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	689b      	ldr	r3, [r3, #8]
 8000ce4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	005b      	lsls	r3, r3, #1
 8000cea:	2203      	movs	r2, #3
 8000cec:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf0:	43db      	mvns	r3, r3
 8000cf2:	693a      	ldr	r2, [r7, #16]
 8000cf4:	4013      	ands	r3, r2
 8000cf6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	68da      	ldr	r2, [r3, #12]
 8000cfc:	697b      	ldr	r3, [r7, #20]
 8000cfe:	005b      	lsls	r3, r3, #1
 8000d00:	fa02 f303 	lsl.w	r3, r2, r3
 8000d04:	693a      	ldr	r2, [r7, #16]
 8000d06:	4313      	orrs	r3, r2
 8000d08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	693a      	ldr	r2, [r7, #16]
 8000d0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000d16:	2201      	movs	r2, #1
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1e:	43db      	mvns	r3, r3
 8000d20:	693a      	ldr	r2, [r7, #16]
 8000d22:	4013      	ands	r3, r2
 8000d24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	091b      	lsrs	r3, r3, #4
 8000d2c:	f003 0201 	and.w	r2, r3, #1
 8000d30:	697b      	ldr	r3, [r7, #20]
 8000d32:	fa02 f303 	lsl.w	r3, r2, r3
 8000d36:	693a      	ldr	r2, [r7, #16]
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	693a      	ldr	r2, [r7, #16]
 8000d40:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	685b      	ldr	r3, [r3, #4]
 8000d46:	f003 0303 	and.w	r3, r3, #3
 8000d4a:	2b03      	cmp	r3, #3
 8000d4c:	d017      	beq.n	8000d7e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	68db      	ldr	r3, [r3, #12]
 8000d52:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	005b      	lsls	r3, r3, #1
 8000d58:	2203      	movs	r2, #3
 8000d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5e:	43db      	mvns	r3, r3
 8000d60:	693a      	ldr	r2, [r7, #16]
 8000d62:	4013      	ands	r3, r2
 8000d64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	689a      	ldr	r2, [r3, #8]
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	005b      	lsls	r3, r3, #1
 8000d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d72:	693a      	ldr	r2, [r7, #16]
 8000d74:	4313      	orrs	r3, r2
 8000d76:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	693a      	ldr	r2, [r7, #16]
 8000d7c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	f003 0303 	and.w	r3, r3, #3
 8000d86:	2b02      	cmp	r3, #2
 8000d88:	d123      	bne.n	8000dd2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	08da      	lsrs	r2, r3, #3
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	3208      	adds	r2, #8
 8000d92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d96:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000d98:	697b      	ldr	r3, [r7, #20]
 8000d9a:	f003 0307 	and.w	r3, r3, #7
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	220f      	movs	r2, #15
 8000da2:	fa02 f303 	lsl.w	r3, r2, r3
 8000da6:	43db      	mvns	r3, r3
 8000da8:	693a      	ldr	r2, [r7, #16]
 8000daa:	4013      	ands	r3, r2
 8000dac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	691a      	ldr	r2, [r3, #16]
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	f003 0307 	and.w	r3, r3, #7
 8000db8:	009b      	lsls	r3, r3, #2
 8000dba:	fa02 f303 	lsl.w	r3, r2, r3
 8000dbe:	693a      	ldr	r2, [r7, #16]
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	08da      	lsrs	r2, r3, #3
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	3208      	adds	r2, #8
 8000dcc:	6939      	ldr	r1, [r7, #16]
 8000dce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000dd8:	697b      	ldr	r3, [r7, #20]
 8000dda:	005b      	lsls	r3, r3, #1
 8000ddc:	2203      	movs	r2, #3
 8000dde:	fa02 f303 	lsl.w	r3, r2, r3
 8000de2:	43db      	mvns	r3, r3
 8000de4:	693a      	ldr	r2, [r7, #16]
 8000de6:	4013      	ands	r3, r2
 8000de8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	f003 0203 	and.w	r2, r3, #3
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	005b      	lsls	r3, r3, #1
 8000df6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfa:	693a      	ldr	r2, [r7, #16]
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	693a      	ldr	r2, [r7, #16]
 8000e04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f000 80a6 	beq.w	8000f60 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e14:	4b5b      	ldr	r3, [pc, #364]	@ (8000f84 <HAL_GPIO_Init+0x2e4>)
 8000e16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e18:	4a5a      	ldr	r2, [pc, #360]	@ (8000f84 <HAL_GPIO_Init+0x2e4>)
 8000e1a:	f043 0301 	orr.w	r3, r3, #1
 8000e1e:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e20:	4b58      	ldr	r3, [pc, #352]	@ (8000f84 <HAL_GPIO_Init+0x2e4>)
 8000e22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e24:	f003 0301 	and.w	r3, r3, #1
 8000e28:	60bb      	str	r3, [r7, #8]
 8000e2a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e2c:	4a56      	ldr	r2, [pc, #344]	@ (8000f88 <HAL_GPIO_Init+0x2e8>)
 8000e2e:	697b      	ldr	r3, [r7, #20]
 8000e30:	089b      	lsrs	r3, r3, #2
 8000e32:	3302      	adds	r3, #2
 8000e34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e38:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	f003 0303 	and.w	r3, r3, #3
 8000e40:	009b      	lsls	r3, r3, #2
 8000e42:	220f      	movs	r2, #15
 8000e44:	fa02 f303 	lsl.w	r3, r2, r3
 8000e48:	43db      	mvns	r3, r3
 8000e4a:	693a      	ldr	r2, [r7, #16]
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000e56:	d01f      	beq.n	8000e98 <HAL_GPIO_Init+0x1f8>
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	4a4c      	ldr	r2, [pc, #304]	@ (8000f8c <HAL_GPIO_Init+0x2ec>)
 8000e5c:	4293      	cmp	r3, r2
 8000e5e:	d019      	beq.n	8000e94 <HAL_GPIO_Init+0x1f4>
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	4a4b      	ldr	r2, [pc, #300]	@ (8000f90 <HAL_GPIO_Init+0x2f0>)
 8000e64:	4293      	cmp	r3, r2
 8000e66:	d013      	beq.n	8000e90 <HAL_GPIO_Init+0x1f0>
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	4a4a      	ldr	r2, [pc, #296]	@ (8000f94 <HAL_GPIO_Init+0x2f4>)
 8000e6c:	4293      	cmp	r3, r2
 8000e6e:	d00d      	beq.n	8000e8c <HAL_GPIO_Init+0x1ec>
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	4a49      	ldr	r2, [pc, #292]	@ (8000f98 <HAL_GPIO_Init+0x2f8>)
 8000e74:	4293      	cmp	r3, r2
 8000e76:	d007      	beq.n	8000e88 <HAL_GPIO_Init+0x1e8>
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	4a48      	ldr	r2, [pc, #288]	@ (8000f9c <HAL_GPIO_Init+0x2fc>)
 8000e7c:	4293      	cmp	r3, r2
 8000e7e:	d101      	bne.n	8000e84 <HAL_GPIO_Init+0x1e4>
 8000e80:	2305      	movs	r3, #5
 8000e82:	e00a      	b.n	8000e9a <HAL_GPIO_Init+0x1fa>
 8000e84:	2306      	movs	r3, #6
 8000e86:	e008      	b.n	8000e9a <HAL_GPIO_Init+0x1fa>
 8000e88:	2304      	movs	r3, #4
 8000e8a:	e006      	b.n	8000e9a <HAL_GPIO_Init+0x1fa>
 8000e8c:	2303      	movs	r3, #3
 8000e8e:	e004      	b.n	8000e9a <HAL_GPIO_Init+0x1fa>
 8000e90:	2302      	movs	r3, #2
 8000e92:	e002      	b.n	8000e9a <HAL_GPIO_Init+0x1fa>
 8000e94:	2301      	movs	r3, #1
 8000e96:	e000      	b.n	8000e9a <HAL_GPIO_Init+0x1fa>
 8000e98:	2300      	movs	r3, #0
 8000e9a:	697a      	ldr	r2, [r7, #20]
 8000e9c:	f002 0203 	and.w	r2, r2, #3
 8000ea0:	0092      	lsls	r2, r2, #2
 8000ea2:	4093      	lsls	r3, r2
 8000ea4:	693a      	ldr	r2, [r7, #16]
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000eaa:	4937      	ldr	r1, [pc, #220]	@ (8000f88 <HAL_GPIO_Init+0x2e8>)
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	089b      	lsrs	r3, r3, #2
 8000eb0:	3302      	adds	r3, #2
 8000eb2:	693a      	ldr	r2, [r7, #16]
 8000eb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000eb8:	4b39      	ldr	r3, [pc, #228]	@ (8000fa0 <HAL_GPIO_Init+0x300>)
 8000eba:	689b      	ldr	r3, [r3, #8]
 8000ebc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	43db      	mvns	r3, r3
 8000ec2:	693a      	ldr	r2, [r7, #16]
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d003      	beq.n	8000edc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000ed4:	693a      	ldr	r2, [r7, #16]
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000edc:	4a30      	ldr	r2, [pc, #192]	@ (8000fa0 <HAL_GPIO_Init+0x300>)
 8000ede:	693b      	ldr	r3, [r7, #16]
 8000ee0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000ee2:	4b2f      	ldr	r3, [pc, #188]	@ (8000fa0 <HAL_GPIO_Init+0x300>)
 8000ee4:	68db      	ldr	r3, [r3, #12]
 8000ee6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	43db      	mvns	r3, r3
 8000eec:	693a      	ldr	r2, [r7, #16]
 8000eee:	4013      	ands	r3, r2
 8000ef0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	685b      	ldr	r3, [r3, #4]
 8000ef6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d003      	beq.n	8000f06 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000efe:	693a      	ldr	r2, [r7, #16]
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	4313      	orrs	r3, r2
 8000f04:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000f06:	4a26      	ldr	r2, [pc, #152]	@ (8000fa0 <HAL_GPIO_Init+0x300>)
 8000f08:	693b      	ldr	r3, [r7, #16]
 8000f0a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8000f0c:	4b24      	ldr	r3, [pc, #144]	@ (8000fa0 <HAL_GPIO_Init+0x300>)
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	43db      	mvns	r3, r3
 8000f16:	693a      	ldr	r2, [r7, #16]
 8000f18:	4013      	ands	r3, r2
 8000f1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d003      	beq.n	8000f30 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8000f28:	693a      	ldr	r2, [r7, #16]
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000f30:	4a1b      	ldr	r2, [pc, #108]	@ (8000fa0 <HAL_GPIO_Init+0x300>)
 8000f32:	693b      	ldr	r3, [r7, #16]
 8000f34:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000f36:	4b1a      	ldr	r3, [pc, #104]	@ (8000fa0 <HAL_GPIO_Init+0x300>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	43db      	mvns	r3, r3
 8000f40:	693a      	ldr	r2, [r7, #16]
 8000f42:	4013      	ands	r3, r2
 8000f44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d003      	beq.n	8000f5a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8000f52:	693a      	ldr	r2, [r7, #16]
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	4313      	orrs	r3, r2
 8000f58:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000f5a:	4a11      	ldr	r2, [pc, #68]	@ (8000fa0 <HAL_GPIO_Init+0x300>)
 8000f5c:	693b      	ldr	r3, [r7, #16]
 8000f5e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	3301      	adds	r3, #1
 8000f64:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	fa22 f303 	lsr.w	r3, r2, r3
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	f47f ae9d 	bne.w	8000cb0 <HAL_GPIO_Init+0x10>
  }
}
 8000f76:	bf00      	nop
 8000f78:	bf00      	nop
 8000f7a:	371c      	adds	r7, #28
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr
 8000f84:	40021000 	.word	0x40021000
 8000f88:	40010000 	.word	0x40010000
 8000f8c:	48000400 	.word	0x48000400
 8000f90:	48000800 	.word	0x48000800
 8000f94:	48000c00 	.word	0x48000c00
 8000f98:	48001000 	.word	0x48001000
 8000f9c:	48001400 	.word	0x48001400
 8000fa0:	40010400 	.word	0x40010400

08000fa4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	460b      	mov	r3, r1
 8000fae:	807b      	strh	r3, [r7, #2]
 8000fb0:	4613      	mov	r3, r2
 8000fb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000fb4:	787b      	ldrb	r3, [r7, #1]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d003      	beq.n	8000fc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000fba:	887a      	ldrh	r2, [r7, #2]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000fc0:	e002      	b.n	8000fc8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000fc2:	887a      	ldrh	r2, [r7, #2]
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000fc8:	bf00      	nop
 8000fca:	370c      	adds	r7, #12
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd2:	4770      	bx	lr

08000fd4 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b085      	sub	sp, #20
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
 8000fdc:	460b      	mov	r3, r1
 8000fde:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	695b      	ldr	r3, [r3, #20]
 8000fe4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000fe6:	887a      	ldrh	r2, [r7, #2]
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	4013      	ands	r3, r2
 8000fec:	041a      	lsls	r2, r3, #16
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	43d9      	mvns	r1, r3
 8000ff2:	887b      	ldrh	r3, [r7, #2]
 8000ff4:	400b      	ands	r3, r1
 8000ff6:	431a      	orrs	r2, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	619a      	str	r2, [r3, #24]
}
 8000ffc:	bf00      	nop
 8000ffe:	3714      	adds	r7, #20
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr

08001008 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001008:	b480      	push	{r7}
 800100a:	b085      	sub	sp, #20
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d141      	bne.n	800109a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001016:	4b4b      	ldr	r3, [pc, #300]	@ (8001144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800101e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001022:	d131      	bne.n	8001088 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001024:	4b47      	ldr	r3, [pc, #284]	@ (8001144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001026:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800102a:	4a46      	ldr	r2, [pc, #280]	@ (8001144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800102c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001030:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001034:	4b43      	ldr	r3, [pc, #268]	@ (8001144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800103c:	4a41      	ldr	r2, [pc, #260]	@ (8001144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800103e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001042:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001044:	4b40      	ldr	r3, [pc, #256]	@ (8001148 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	2232      	movs	r2, #50	@ 0x32
 800104a:	fb02 f303 	mul.w	r3, r2, r3
 800104e:	4a3f      	ldr	r2, [pc, #252]	@ (800114c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001050:	fba2 2303 	umull	r2, r3, r2, r3
 8001054:	0c9b      	lsrs	r3, r3, #18
 8001056:	3301      	adds	r3, #1
 8001058:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800105a:	e002      	b.n	8001062 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	3b01      	subs	r3, #1
 8001060:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001062:	4b38      	ldr	r3, [pc, #224]	@ (8001144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001064:	695b      	ldr	r3, [r3, #20]
 8001066:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800106a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800106e:	d102      	bne.n	8001076 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d1f2      	bne.n	800105c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001076:	4b33      	ldr	r3, [pc, #204]	@ (8001144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001078:	695b      	ldr	r3, [r3, #20]
 800107a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800107e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001082:	d158      	bne.n	8001136 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001084:	2303      	movs	r3, #3
 8001086:	e057      	b.n	8001138 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001088:	4b2e      	ldr	r3, [pc, #184]	@ (8001144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800108a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800108e:	4a2d      	ldr	r2, [pc, #180]	@ (8001144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001090:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001094:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001098:	e04d      	b.n	8001136 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80010a0:	d141      	bne.n	8001126 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80010a2:	4b28      	ldr	r3, [pc, #160]	@ (8001144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80010aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80010ae:	d131      	bne.n	8001114 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80010b0:	4b24      	ldr	r3, [pc, #144]	@ (8001144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010b6:	4a23      	ldr	r2, [pc, #140]	@ (8001144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80010c0:	4b20      	ldr	r3, [pc, #128]	@ (8001144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80010c8:	4a1e      	ldr	r2, [pc, #120]	@ (8001144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80010ce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80010d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001148 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	2232      	movs	r2, #50	@ 0x32
 80010d6:	fb02 f303 	mul.w	r3, r2, r3
 80010da:	4a1c      	ldr	r2, [pc, #112]	@ (800114c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80010dc:	fba2 2303 	umull	r2, r3, r2, r3
 80010e0:	0c9b      	lsrs	r3, r3, #18
 80010e2:	3301      	adds	r3, #1
 80010e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80010e6:	e002      	b.n	80010ee <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	3b01      	subs	r3, #1
 80010ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80010ee:	4b15      	ldr	r3, [pc, #84]	@ (8001144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010f0:	695b      	ldr	r3, [r3, #20]
 80010f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80010f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80010fa:	d102      	bne.n	8001102 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d1f2      	bne.n	80010e8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001102:	4b10      	ldr	r3, [pc, #64]	@ (8001144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001104:	695b      	ldr	r3, [r3, #20]
 8001106:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800110a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800110e:	d112      	bne.n	8001136 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001110:	2303      	movs	r3, #3
 8001112:	e011      	b.n	8001138 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001114:	4b0b      	ldr	r3, [pc, #44]	@ (8001144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001116:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800111a:	4a0a      	ldr	r2, [pc, #40]	@ (8001144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800111c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001120:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001124:	e007      	b.n	8001136 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001126:	4b07      	ldr	r3, [pc, #28]	@ (8001144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800112e:	4a05      	ldr	r2, [pc, #20]	@ (8001144 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001130:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001134:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001136:	2300      	movs	r3, #0
}
 8001138:	4618      	mov	r0, r3
 800113a:	3714      	adds	r7, #20
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr
 8001144:	40007000 	.word	0x40007000
 8001148:	20000000 	.word	0x20000000
 800114c:	431bde83 	.word	0x431bde83

08001150 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001154:	4b05      	ldr	r3, [pc, #20]	@ (800116c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001156:	689b      	ldr	r3, [r3, #8]
 8001158:	4a04      	ldr	r2, [pc, #16]	@ (800116c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800115a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800115e:	6093      	str	r3, [r2, #8]
}
 8001160:	bf00      	nop
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	40007000 	.word	0x40007000

08001170 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b088      	sub	sp, #32
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d101      	bne.n	8001182 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800117e:	2301      	movs	r3, #1
 8001180:	e2fe      	b.n	8001780 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f003 0301 	and.w	r3, r3, #1
 800118a:	2b00      	cmp	r3, #0
 800118c:	d075      	beq.n	800127a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800118e:	4b97      	ldr	r3, [pc, #604]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 8001190:	689b      	ldr	r3, [r3, #8]
 8001192:	f003 030c 	and.w	r3, r3, #12
 8001196:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001198:	4b94      	ldr	r3, [pc, #592]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 800119a:	68db      	ldr	r3, [r3, #12]
 800119c:	f003 0303 	and.w	r3, r3, #3
 80011a0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80011a2:	69bb      	ldr	r3, [r7, #24]
 80011a4:	2b0c      	cmp	r3, #12
 80011a6:	d102      	bne.n	80011ae <HAL_RCC_OscConfig+0x3e>
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	2b03      	cmp	r3, #3
 80011ac:	d002      	beq.n	80011b4 <HAL_RCC_OscConfig+0x44>
 80011ae:	69bb      	ldr	r3, [r7, #24]
 80011b0:	2b08      	cmp	r3, #8
 80011b2:	d10b      	bne.n	80011cc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011b4:	4b8d      	ldr	r3, [pc, #564]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d05b      	beq.n	8001278 <HAL_RCC_OscConfig+0x108>
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d157      	bne.n	8001278 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80011c8:	2301      	movs	r3, #1
 80011ca:	e2d9      	b.n	8001780 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011d4:	d106      	bne.n	80011e4 <HAL_RCC_OscConfig+0x74>
 80011d6:	4b85      	ldr	r3, [pc, #532]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4a84      	ldr	r2, [pc, #528]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 80011dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011e0:	6013      	str	r3, [r2, #0]
 80011e2:	e01d      	b.n	8001220 <HAL_RCC_OscConfig+0xb0>
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80011ec:	d10c      	bne.n	8001208 <HAL_RCC_OscConfig+0x98>
 80011ee:	4b7f      	ldr	r3, [pc, #508]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4a7e      	ldr	r2, [pc, #504]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 80011f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011f8:	6013      	str	r3, [r2, #0]
 80011fa:	4b7c      	ldr	r3, [pc, #496]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a7b      	ldr	r2, [pc, #492]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 8001200:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001204:	6013      	str	r3, [r2, #0]
 8001206:	e00b      	b.n	8001220 <HAL_RCC_OscConfig+0xb0>
 8001208:	4b78      	ldr	r3, [pc, #480]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a77      	ldr	r2, [pc, #476]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 800120e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001212:	6013      	str	r3, [r2, #0]
 8001214:	4b75      	ldr	r3, [pc, #468]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a74      	ldr	r2, [pc, #464]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 800121a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800121e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d013      	beq.n	8001250 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001228:	f7ff fc4a 	bl	8000ac0 <HAL_GetTick>
 800122c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800122e:	e008      	b.n	8001242 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001230:	f7ff fc46 	bl	8000ac0 <HAL_GetTick>
 8001234:	4602      	mov	r2, r0
 8001236:	693b      	ldr	r3, [r7, #16]
 8001238:	1ad3      	subs	r3, r2, r3
 800123a:	2b64      	cmp	r3, #100	@ 0x64
 800123c:	d901      	bls.n	8001242 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800123e:	2303      	movs	r3, #3
 8001240:	e29e      	b.n	8001780 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001242:	4b6a      	ldr	r3, [pc, #424]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800124a:	2b00      	cmp	r3, #0
 800124c:	d0f0      	beq.n	8001230 <HAL_RCC_OscConfig+0xc0>
 800124e:	e014      	b.n	800127a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001250:	f7ff fc36 	bl	8000ac0 <HAL_GetTick>
 8001254:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001256:	e008      	b.n	800126a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001258:	f7ff fc32 	bl	8000ac0 <HAL_GetTick>
 800125c:	4602      	mov	r2, r0
 800125e:	693b      	ldr	r3, [r7, #16]
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	2b64      	cmp	r3, #100	@ 0x64
 8001264:	d901      	bls.n	800126a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001266:	2303      	movs	r3, #3
 8001268:	e28a      	b.n	8001780 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800126a:	4b60      	ldr	r3, [pc, #384]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001272:	2b00      	cmp	r3, #0
 8001274:	d1f0      	bne.n	8001258 <HAL_RCC_OscConfig+0xe8>
 8001276:	e000      	b.n	800127a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001278:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f003 0302 	and.w	r3, r3, #2
 8001282:	2b00      	cmp	r3, #0
 8001284:	d075      	beq.n	8001372 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001286:	4b59      	ldr	r3, [pc, #356]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	f003 030c 	and.w	r3, r3, #12
 800128e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001290:	4b56      	ldr	r3, [pc, #344]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 8001292:	68db      	ldr	r3, [r3, #12]
 8001294:	f003 0303 	and.w	r3, r3, #3
 8001298:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800129a:	69bb      	ldr	r3, [r7, #24]
 800129c:	2b0c      	cmp	r3, #12
 800129e:	d102      	bne.n	80012a6 <HAL_RCC_OscConfig+0x136>
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d002      	beq.n	80012ac <HAL_RCC_OscConfig+0x13c>
 80012a6:	69bb      	ldr	r3, [r7, #24]
 80012a8:	2b04      	cmp	r3, #4
 80012aa:	d11f      	bne.n	80012ec <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80012ac:	4b4f      	ldr	r3, [pc, #316]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d005      	beq.n	80012c4 <HAL_RCC_OscConfig+0x154>
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d101      	bne.n	80012c4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80012c0:	2301      	movs	r3, #1
 80012c2:	e25d      	b.n	8001780 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012c4:	4b49      	ldr	r3, [pc, #292]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	691b      	ldr	r3, [r3, #16]
 80012d0:	061b      	lsls	r3, r3, #24
 80012d2:	4946      	ldr	r1, [pc, #280]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 80012d4:	4313      	orrs	r3, r2
 80012d6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80012d8:	4b45      	ldr	r3, [pc, #276]	@ (80013f0 <HAL_RCC_OscConfig+0x280>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff fba3 	bl	8000a28 <HAL_InitTick>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d043      	beq.n	8001370 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e249      	b.n	8001780 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	68db      	ldr	r3, [r3, #12]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d023      	beq.n	800133c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012f4:	4b3d      	ldr	r3, [pc, #244]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a3c      	ldr	r2, [pc, #240]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 80012fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001300:	f7ff fbde 	bl	8000ac0 <HAL_GetTick>
 8001304:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001306:	e008      	b.n	800131a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001308:	f7ff fbda 	bl	8000ac0 <HAL_GetTick>
 800130c:	4602      	mov	r2, r0
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	1ad3      	subs	r3, r2, r3
 8001312:	2b02      	cmp	r3, #2
 8001314:	d901      	bls.n	800131a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001316:	2303      	movs	r3, #3
 8001318:	e232      	b.n	8001780 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800131a:	4b34      	ldr	r3, [pc, #208]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001322:	2b00      	cmp	r3, #0
 8001324:	d0f0      	beq.n	8001308 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001326:	4b31      	ldr	r3, [pc, #196]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	691b      	ldr	r3, [r3, #16]
 8001332:	061b      	lsls	r3, r3, #24
 8001334:	492d      	ldr	r1, [pc, #180]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 8001336:	4313      	orrs	r3, r2
 8001338:	604b      	str	r3, [r1, #4]
 800133a:	e01a      	b.n	8001372 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800133c:	4b2b      	ldr	r3, [pc, #172]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4a2a      	ldr	r2, [pc, #168]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 8001342:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001346:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001348:	f7ff fbba 	bl	8000ac0 <HAL_GetTick>
 800134c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800134e:	e008      	b.n	8001362 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001350:	f7ff fbb6 	bl	8000ac0 <HAL_GetTick>
 8001354:	4602      	mov	r2, r0
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	1ad3      	subs	r3, r2, r3
 800135a:	2b02      	cmp	r3, #2
 800135c:	d901      	bls.n	8001362 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800135e:	2303      	movs	r3, #3
 8001360:	e20e      	b.n	8001780 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001362:	4b22      	ldr	r3, [pc, #136]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800136a:	2b00      	cmp	r3, #0
 800136c:	d1f0      	bne.n	8001350 <HAL_RCC_OscConfig+0x1e0>
 800136e:	e000      	b.n	8001372 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001370:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 0308 	and.w	r3, r3, #8
 800137a:	2b00      	cmp	r3, #0
 800137c:	d041      	beq.n	8001402 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	695b      	ldr	r3, [r3, #20]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d01c      	beq.n	80013c0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001386:	4b19      	ldr	r3, [pc, #100]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 8001388:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800138c:	4a17      	ldr	r2, [pc, #92]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 800138e:	f043 0301 	orr.w	r3, r3, #1
 8001392:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001396:	f7ff fb93 	bl	8000ac0 <HAL_GetTick>
 800139a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800139c:	e008      	b.n	80013b0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800139e:	f7ff fb8f 	bl	8000ac0 <HAL_GetTick>
 80013a2:	4602      	mov	r2, r0
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	1ad3      	subs	r3, r2, r3
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	d901      	bls.n	80013b0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80013ac:	2303      	movs	r3, #3
 80013ae:	e1e7      	b.n	8001780 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80013b0:	4b0e      	ldr	r3, [pc, #56]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 80013b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013b6:	f003 0302 	and.w	r3, r3, #2
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d0ef      	beq.n	800139e <HAL_RCC_OscConfig+0x22e>
 80013be:	e020      	b.n	8001402 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013c0:	4b0a      	ldr	r3, [pc, #40]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 80013c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013c6:	4a09      	ldr	r2, [pc, #36]	@ (80013ec <HAL_RCC_OscConfig+0x27c>)
 80013c8:	f023 0301 	bic.w	r3, r3, #1
 80013cc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013d0:	f7ff fb76 	bl	8000ac0 <HAL_GetTick>
 80013d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80013d6:	e00d      	b.n	80013f4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013d8:	f7ff fb72 	bl	8000ac0 <HAL_GetTick>
 80013dc:	4602      	mov	r2, r0
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	2b02      	cmp	r3, #2
 80013e4:	d906      	bls.n	80013f4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80013e6:	2303      	movs	r3, #3
 80013e8:	e1ca      	b.n	8001780 <HAL_RCC_OscConfig+0x610>
 80013ea:	bf00      	nop
 80013ec:	40021000 	.word	0x40021000
 80013f0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80013f4:	4b8c      	ldr	r3, [pc, #560]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 80013f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013fa:	f003 0302 	and.w	r3, r3, #2
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d1ea      	bne.n	80013d8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f003 0304 	and.w	r3, r3, #4
 800140a:	2b00      	cmp	r3, #0
 800140c:	f000 80a6 	beq.w	800155c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001410:	2300      	movs	r3, #0
 8001412:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001414:	4b84      	ldr	r3, [pc, #528]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 8001416:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001418:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800141c:	2b00      	cmp	r3, #0
 800141e:	d101      	bne.n	8001424 <HAL_RCC_OscConfig+0x2b4>
 8001420:	2301      	movs	r3, #1
 8001422:	e000      	b.n	8001426 <HAL_RCC_OscConfig+0x2b6>
 8001424:	2300      	movs	r3, #0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d00d      	beq.n	8001446 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800142a:	4b7f      	ldr	r3, [pc, #508]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 800142c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800142e:	4a7e      	ldr	r2, [pc, #504]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 8001430:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001434:	6593      	str	r3, [r2, #88]	@ 0x58
 8001436:	4b7c      	ldr	r3, [pc, #496]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 8001438:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800143a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800143e:	60fb      	str	r3, [r7, #12]
 8001440:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001442:	2301      	movs	r3, #1
 8001444:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001446:	4b79      	ldr	r3, [pc, #484]	@ (800162c <HAL_RCC_OscConfig+0x4bc>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800144e:	2b00      	cmp	r3, #0
 8001450:	d118      	bne.n	8001484 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001452:	4b76      	ldr	r3, [pc, #472]	@ (800162c <HAL_RCC_OscConfig+0x4bc>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4a75      	ldr	r2, [pc, #468]	@ (800162c <HAL_RCC_OscConfig+0x4bc>)
 8001458:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800145c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800145e:	f7ff fb2f 	bl	8000ac0 <HAL_GetTick>
 8001462:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001464:	e008      	b.n	8001478 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001466:	f7ff fb2b 	bl	8000ac0 <HAL_GetTick>
 800146a:	4602      	mov	r2, r0
 800146c:	693b      	ldr	r3, [r7, #16]
 800146e:	1ad3      	subs	r3, r2, r3
 8001470:	2b02      	cmp	r3, #2
 8001472:	d901      	bls.n	8001478 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001474:	2303      	movs	r3, #3
 8001476:	e183      	b.n	8001780 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001478:	4b6c      	ldr	r3, [pc, #432]	@ (800162c <HAL_RCC_OscConfig+0x4bc>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001480:	2b00      	cmp	r3, #0
 8001482:	d0f0      	beq.n	8001466 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	2b01      	cmp	r3, #1
 800148a:	d108      	bne.n	800149e <HAL_RCC_OscConfig+0x32e>
 800148c:	4b66      	ldr	r3, [pc, #408]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 800148e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001492:	4a65      	ldr	r2, [pc, #404]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 8001494:	f043 0301 	orr.w	r3, r3, #1
 8001498:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800149c:	e024      	b.n	80014e8 <HAL_RCC_OscConfig+0x378>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	2b05      	cmp	r3, #5
 80014a4:	d110      	bne.n	80014c8 <HAL_RCC_OscConfig+0x358>
 80014a6:	4b60      	ldr	r3, [pc, #384]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 80014a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014ac:	4a5e      	ldr	r2, [pc, #376]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 80014ae:	f043 0304 	orr.w	r3, r3, #4
 80014b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80014b6:	4b5c      	ldr	r3, [pc, #368]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 80014b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014bc:	4a5a      	ldr	r2, [pc, #360]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 80014be:	f043 0301 	orr.w	r3, r3, #1
 80014c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80014c6:	e00f      	b.n	80014e8 <HAL_RCC_OscConfig+0x378>
 80014c8:	4b57      	ldr	r3, [pc, #348]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 80014ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014ce:	4a56      	ldr	r2, [pc, #344]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 80014d0:	f023 0301 	bic.w	r3, r3, #1
 80014d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80014d8:	4b53      	ldr	r3, [pc, #332]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 80014da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014de:	4a52      	ldr	r2, [pc, #328]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 80014e0:	f023 0304 	bic.w	r3, r3, #4
 80014e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d016      	beq.n	800151e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014f0:	f7ff fae6 	bl	8000ac0 <HAL_GetTick>
 80014f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80014f6:	e00a      	b.n	800150e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014f8:	f7ff fae2 	bl	8000ac0 <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001506:	4293      	cmp	r3, r2
 8001508:	d901      	bls.n	800150e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800150a:	2303      	movs	r3, #3
 800150c:	e138      	b.n	8001780 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800150e:	4b46      	ldr	r3, [pc, #280]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 8001510:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001514:	f003 0302 	and.w	r3, r3, #2
 8001518:	2b00      	cmp	r3, #0
 800151a:	d0ed      	beq.n	80014f8 <HAL_RCC_OscConfig+0x388>
 800151c:	e015      	b.n	800154a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800151e:	f7ff facf 	bl	8000ac0 <HAL_GetTick>
 8001522:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001524:	e00a      	b.n	800153c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001526:	f7ff facb 	bl	8000ac0 <HAL_GetTick>
 800152a:	4602      	mov	r2, r0
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001534:	4293      	cmp	r3, r2
 8001536:	d901      	bls.n	800153c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001538:	2303      	movs	r3, #3
 800153a:	e121      	b.n	8001780 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800153c:	4b3a      	ldr	r3, [pc, #232]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 800153e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001542:	f003 0302 	and.w	r3, r3, #2
 8001546:	2b00      	cmp	r3, #0
 8001548:	d1ed      	bne.n	8001526 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800154a:	7ffb      	ldrb	r3, [r7, #31]
 800154c:	2b01      	cmp	r3, #1
 800154e:	d105      	bne.n	800155c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001550:	4b35      	ldr	r3, [pc, #212]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 8001552:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001554:	4a34      	ldr	r2, [pc, #208]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 8001556:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800155a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f003 0320 	and.w	r3, r3, #32
 8001564:	2b00      	cmp	r3, #0
 8001566:	d03c      	beq.n	80015e2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d01c      	beq.n	80015aa <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001570:	4b2d      	ldr	r3, [pc, #180]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 8001572:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001576:	4a2c      	ldr	r2, [pc, #176]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 8001578:	f043 0301 	orr.w	r3, r3, #1
 800157c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001580:	f7ff fa9e 	bl	8000ac0 <HAL_GetTick>
 8001584:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001586:	e008      	b.n	800159a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001588:	f7ff fa9a 	bl	8000ac0 <HAL_GetTick>
 800158c:	4602      	mov	r2, r0
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	2b02      	cmp	r3, #2
 8001594:	d901      	bls.n	800159a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001596:	2303      	movs	r3, #3
 8001598:	e0f2      	b.n	8001780 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800159a:	4b23      	ldr	r3, [pc, #140]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 800159c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80015a0:	f003 0302 	and.w	r3, r3, #2
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d0ef      	beq.n	8001588 <HAL_RCC_OscConfig+0x418>
 80015a8:	e01b      	b.n	80015e2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80015aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 80015ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80015b0:	4a1d      	ldr	r2, [pc, #116]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 80015b2:	f023 0301 	bic.w	r3, r3, #1
 80015b6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015ba:	f7ff fa81 	bl	8000ac0 <HAL_GetTick>
 80015be:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80015c0:	e008      	b.n	80015d4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80015c2:	f7ff fa7d 	bl	8000ac0 <HAL_GetTick>
 80015c6:	4602      	mov	r2, r0
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	2b02      	cmp	r3, #2
 80015ce:	d901      	bls.n	80015d4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80015d0:	2303      	movs	r3, #3
 80015d2:	e0d5      	b.n	8001780 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80015d4:	4b14      	ldr	r3, [pc, #80]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 80015d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80015da:	f003 0302 	and.w	r3, r3, #2
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d1ef      	bne.n	80015c2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	69db      	ldr	r3, [r3, #28]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	f000 80c9 	beq.w	800177e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80015ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 80015ee:	689b      	ldr	r3, [r3, #8]
 80015f0:	f003 030c 	and.w	r3, r3, #12
 80015f4:	2b0c      	cmp	r3, #12
 80015f6:	f000 8083 	beq.w	8001700 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	69db      	ldr	r3, [r3, #28]
 80015fe:	2b02      	cmp	r3, #2
 8001600:	d15e      	bne.n	80016c0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001602:	4b09      	ldr	r3, [pc, #36]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a08      	ldr	r2, [pc, #32]	@ (8001628 <HAL_RCC_OscConfig+0x4b8>)
 8001608:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800160c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800160e:	f7ff fa57 	bl	8000ac0 <HAL_GetTick>
 8001612:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001614:	e00c      	b.n	8001630 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001616:	f7ff fa53 	bl	8000ac0 <HAL_GetTick>
 800161a:	4602      	mov	r2, r0
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	2b02      	cmp	r3, #2
 8001622:	d905      	bls.n	8001630 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001624:	2303      	movs	r3, #3
 8001626:	e0ab      	b.n	8001780 <HAL_RCC_OscConfig+0x610>
 8001628:	40021000 	.word	0x40021000
 800162c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001630:	4b55      	ldr	r3, [pc, #340]	@ (8001788 <HAL_RCC_OscConfig+0x618>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001638:	2b00      	cmp	r3, #0
 800163a:	d1ec      	bne.n	8001616 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800163c:	4b52      	ldr	r3, [pc, #328]	@ (8001788 <HAL_RCC_OscConfig+0x618>)
 800163e:	68da      	ldr	r2, [r3, #12]
 8001640:	4b52      	ldr	r3, [pc, #328]	@ (800178c <HAL_RCC_OscConfig+0x61c>)
 8001642:	4013      	ands	r3, r2
 8001644:	687a      	ldr	r2, [r7, #4]
 8001646:	6a11      	ldr	r1, [r2, #32]
 8001648:	687a      	ldr	r2, [r7, #4]
 800164a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800164c:	3a01      	subs	r2, #1
 800164e:	0112      	lsls	r2, r2, #4
 8001650:	4311      	orrs	r1, r2
 8001652:	687a      	ldr	r2, [r7, #4]
 8001654:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001656:	0212      	lsls	r2, r2, #8
 8001658:	4311      	orrs	r1, r2
 800165a:	687a      	ldr	r2, [r7, #4]
 800165c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800165e:	0852      	lsrs	r2, r2, #1
 8001660:	3a01      	subs	r2, #1
 8001662:	0552      	lsls	r2, r2, #21
 8001664:	4311      	orrs	r1, r2
 8001666:	687a      	ldr	r2, [r7, #4]
 8001668:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800166a:	0852      	lsrs	r2, r2, #1
 800166c:	3a01      	subs	r2, #1
 800166e:	0652      	lsls	r2, r2, #25
 8001670:	4311      	orrs	r1, r2
 8001672:	687a      	ldr	r2, [r7, #4]
 8001674:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001676:	06d2      	lsls	r2, r2, #27
 8001678:	430a      	orrs	r2, r1
 800167a:	4943      	ldr	r1, [pc, #268]	@ (8001788 <HAL_RCC_OscConfig+0x618>)
 800167c:	4313      	orrs	r3, r2
 800167e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001680:	4b41      	ldr	r3, [pc, #260]	@ (8001788 <HAL_RCC_OscConfig+0x618>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a40      	ldr	r2, [pc, #256]	@ (8001788 <HAL_RCC_OscConfig+0x618>)
 8001686:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800168a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800168c:	4b3e      	ldr	r3, [pc, #248]	@ (8001788 <HAL_RCC_OscConfig+0x618>)
 800168e:	68db      	ldr	r3, [r3, #12]
 8001690:	4a3d      	ldr	r2, [pc, #244]	@ (8001788 <HAL_RCC_OscConfig+0x618>)
 8001692:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001696:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001698:	f7ff fa12 	bl	8000ac0 <HAL_GetTick>
 800169c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800169e:	e008      	b.n	80016b2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016a0:	f7ff fa0e 	bl	8000ac0 <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e066      	b.n	8001780 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016b2:	4b35      	ldr	r3, [pc, #212]	@ (8001788 <HAL_RCC_OscConfig+0x618>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d0f0      	beq.n	80016a0 <HAL_RCC_OscConfig+0x530>
 80016be:	e05e      	b.n	800177e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016c0:	4b31      	ldr	r3, [pc, #196]	@ (8001788 <HAL_RCC_OscConfig+0x618>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a30      	ldr	r2, [pc, #192]	@ (8001788 <HAL_RCC_OscConfig+0x618>)
 80016c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80016ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016cc:	f7ff f9f8 	bl	8000ac0 <HAL_GetTick>
 80016d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016d2:	e008      	b.n	80016e6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016d4:	f7ff f9f4 	bl	8000ac0 <HAL_GetTick>
 80016d8:	4602      	mov	r2, r0
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	2b02      	cmp	r3, #2
 80016e0:	d901      	bls.n	80016e6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80016e2:	2303      	movs	r3, #3
 80016e4:	e04c      	b.n	8001780 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016e6:	4b28      	ldr	r3, [pc, #160]	@ (8001788 <HAL_RCC_OscConfig+0x618>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d1f0      	bne.n	80016d4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80016f2:	4b25      	ldr	r3, [pc, #148]	@ (8001788 <HAL_RCC_OscConfig+0x618>)
 80016f4:	68da      	ldr	r2, [r3, #12]
 80016f6:	4924      	ldr	r1, [pc, #144]	@ (8001788 <HAL_RCC_OscConfig+0x618>)
 80016f8:	4b25      	ldr	r3, [pc, #148]	@ (8001790 <HAL_RCC_OscConfig+0x620>)
 80016fa:	4013      	ands	r3, r2
 80016fc:	60cb      	str	r3, [r1, #12]
 80016fe:	e03e      	b.n	800177e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	69db      	ldr	r3, [r3, #28]
 8001704:	2b01      	cmp	r3, #1
 8001706:	d101      	bne.n	800170c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001708:	2301      	movs	r3, #1
 800170a:	e039      	b.n	8001780 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800170c:	4b1e      	ldr	r3, [pc, #120]	@ (8001788 <HAL_RCC_OscConfig+0x618>)
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	f003 0203 	and.w	r2, r3, #3
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6a1b      	ldr	r3, [r3, #32]
 800171c:	429a      	cmp	r2, r3
 800171e:	d12c      	bne.n	800177a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800172a:	3b01      	subs	r3, #1
 800172c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800172e:	429a      	cmp	r2, r3
 8001730:	d123      	bne.n	800177a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800173c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800173e:	429a      	cmp	r2, r3
 8001740:	d11b      	bne.n	800177a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800174c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800174e:	429a      	cmp	r2, r3
 8001750:	d113      	bne.n	800177a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175c:	085b      	lsrs	r3, r3, #1
 800175e:	3b01      	subs	r3, #1
 8001760:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001762:	429a      	cmp	r2, r3
 8001764:	d109      	bne.n	800177a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001770:	085b      	lsrs	r3, r3, #1
 8001772:	3b01      	subs	r3, #1
 8001774:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001776:	429a      	cmp	r2, r3
 8001778:	d001      	beq.n	800177e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e000      	b.n	8001780 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800177e:	2300      	movs	r3, #0
}
 8001780:	4618      	mov	r0, r3
 8001782:	3720      	adds	r7, #32
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	40021000 	.word	0x40021000
 800178c:	019f800c 	.word	0x019f800c
 8001790:	feeefffc 	.word	0xfeeefffc

08001794 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b086      	sub	sp, #24
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800179e:	2300      	movs	r3, #0
 80017a0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d101      	bne.n	80017ac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80017a8:	2301      	movs	r3, #1
 80017aa:	e11e      	b.n	80019ea <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017ac:	4b91      	ldr	r3, [pc, #580]	@ (80019f4 <HAL_RCC_ClockConfig+0x260>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f003 030f 	and.w	r3, r3, #15
 80017b4:	683a      	ldr	r2, [r7, #0]
 80017b6:	429a      	cmp	r2, r3
 80017b8:	d910      	bls.n	80017dc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ba:	4b8e      	ldr	r3, [pc, #568]	@ (80019f4 <HAL_RCC_ClockConfig+0x260>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f023 020f 	bic.w	r2, r3, #15
 80017c2:	498c      	ldr	r1, [pc, #560]	@ (80019f4 <HAL_RCC_ClockConfig+0x260>)
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	4313      	orrs	r3, r2
 80017c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ca:	4b8a      	ldr	r3, [pc, #552]	@ (80019f4 <HAL_RCC_ClockConfig+0x260>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 030f 	and.w	r3, r3, #15
 80017d2:	683a      	ldr	r2, [r7, #0]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d001      	beq.n	80017dc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	e106      	b.n	80019ea <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f003 0301 	and.w	r3, r3, #1
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d073      	beq.n	80018d0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	2b03      	cmp	r3, #3
 80017ee:	d129      	bne.n	8001844 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017f0:	4b81      	ldr	r3, [pc, #516]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d101      	bne.n	8001800 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	e0f4      	b.n	80019ea <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001800:	f000 f99e 	bl	8001b40 <RCC_GetSysClockFreqFromPLLSource>
 8001804:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	4a7c      	ldr	r2, [pc, #496]	@ (80019fc <HAL_RCC_ClockConfig+0x268>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d93f      	bls.n	800188e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800180e:	4b7a      	ldr	r3, [pc, #488]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d009      	beq.n	800182e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001822:	2b00      	cmp	r3, #0
 8001824:	d033      	beq.n	800188e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800182a:	2b00      	cmp	r3, #0
 800182c:	d12f      	bne.n	800188e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800182e:	4b72      	ldr	r3, [pc, #456]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001836:	4a70      	ldr	r2, [pc, #448]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 8001838:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800183c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800183e:	2380      	movs	r3, #128	@ 0x80
 8001840:	617b      	str	r3, [r7, #20]
 8001842:	e024      	b.n	800188e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	2b02      	cmp	r3, #2
 800184a:	d107      	bne.n	800185c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800184c:	4b6a      	ldr	r3, [pc, #424]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001854:	2b00      	cmp	r3, #0
 8001856:	d109      	bne.n	800186c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001858:	2301      	movs	r3, #1
 800185a:	e0c6      	b.n	80019ea <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800185c:	4b66      	ldr	r3, [pc, #408]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001864:	2b00      	cmp	r3, #0
 8001866:	d101      	bne.n	800186c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	e0be      	b.n	80019ea <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800186c:	f000 f8ce 	bl	8001a0c <HAL_RCC_GetSysClockFreq>
 8001870:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001872:	693b      	ldr	r3, [r7, #16]
 8001874:	4a61      	ldr	r2, [pc, #388]	@ (80019fc <HAL_RCC_ClockConfig+0x268>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d909      	bls.n	800188e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800187a:	4b5f      	ldr	r3, [pc, #380]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001882:	4a5d      	ldr	r2, [pc, #372]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 8001884:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001888:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800188a:	2380      	movs	r3, #128	@ 0x80
 800188c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800188e:	4b5a      	ldr	r3, [pc, #360]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	f023 0203 	bic.w	r2, r3, #3
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	4957      	ldr	r1, [pc, #348]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 800189c:	4313      	orrs	r3, r2
 800189e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80018a0:	f7ff f90e 	bl	8000ac0 <HAL_GetTick>
 80018a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018a6:	e00a      	b.n	80018be <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018a8:	f7ff f90a 	bl	8000ac0 <HAL_GetTick>
 80018ac:	4602      	mov	r2, r0
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d901      	bls.n	80018be <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80018ba:	2303      	movs	r3, #3
 80018bc:	e095      	b.n	80019ea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018be:	4b4e      	ldr	r3, [pc, #312]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	f003 020c 	and.w	r2, r3, #12
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d1eb      	bne.n	80018a8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 0302 	and.w	r3, r3, #2
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d023      	beq.n	8001924 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 0304 	and.w	r3, r3, #4
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d005      	beq.n	80018f4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018e8:	4b43      	ldr	r3, [pc, #268]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	4a42      	ldr	r2, [pc, #264]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 80018ee:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80018f2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f003 0308 	and.w	r3, r3, #8
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d007      	beq.n	8001910 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001900:	4b3d      	ldr	r3, [pc, #244]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001908:	4a3b      	ldr	r2, [pc, #236]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 800190a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800190e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001910:	4b39      	ldr	r3, [pc, #228]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	4936      	ldr	r1, [pc, #216]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 800191e:	4313      	orrs	r3, r2
 8001920:	608b      	str	r3, [r1, #8]
 8001922:	e008      	b.n	8001936 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	2b80      	cmp	r3, #128	@ 0x80
 8001928:	d105      	bne.n	8001936 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800192a:	4b33      	ldr	r3, [pc, #204]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	4a32      	ldr	r2, [pc, #200]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 8001930:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001934:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001936:	4b2f      	ldr	r3, [pc, #188]	@ (80019f4 <HAL_RCC_ClockConfig+0x260>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f003 030f 	and.w	r3, r3, #15
 800193e:	683a      	ldr	r2, [r7, #0]
 8001940:	429a      	cmp	r2, r3
 8001942:	d21d      	bcs.n	8001980 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001944:	4b2b      	ldr	r3, [pc, #172]	@ (80019f4 <HAL_RCC_ClockConfig+0x260>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f023 020f 	bic.w	r2, r3, #15
 800194c:	4929      	ldr	r1, [pc, #164]	@ (80019f4 <HAL_RCC_ClockConfig+0x260>)
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	4313      	orrs	r3, r2
 8001952:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001954:	f7ff f8b4 	bl	8000ac0 <HAL_GetTick>
 8001958:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800195a:	e00a      	b.n	8001972 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800195c:	f7ff f8b0 	bl	8000ac0 <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	f241 3288 	movw	r2, #5000	@ 0x1388
 800196a:	4293      	cmp	r3, r2
 800196c:	d901      	bls.n	8001972 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800196e:	2303      	movs	r3, #3
 8001970:	e03b      	b.n	80019ea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001972:	4b20      	ldr	r3, [pc, #128]	@ (80019f4 <HAL_RCC_ClockConfig+0x260>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 030f 	and.w	r3, r3, #15
 800197a:	683a      	ldr	r2, [r7, #0]
 800197c:	429a      	cmp	r2, r3
 800197e:	d1ed      	bne.n	800195c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f003 0304 	and.w	r3, r3, #4
 8001988:	2b00      	cmp	r3, #0
 800198a:	d008      	beq.n	800199e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800198c:	4b1a      	ldr	r3, [pc, #104]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	4917      	ldr	r1, [pc, #92]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 800199a:	4313      	orrs	r3, r2
 800199c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 0308 	and.w	r3, r3, #8
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d009      	beq.n	80019be <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019aa:	4b13      	ldr	r3, [pc, #76]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	691b      	ldr	r3, [r3, #16]
 80019b6:	00db      	lsls	r3, r3, #3
 80019b8:	490f      	ldr	r1, [pc, #60]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 80019ba:	4313      	orrs	r3, r2
 80019bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80019be:	f000 f825 	bl	8001a0c <HAL_RCC_GetSysClockFreq>
 80019c2:	4602      	mov	r2, r0
 80019c4:	4b0c      	ldr	r3, [pc, #48]	@ (80019f8 <HAL_RCC_ClockConfig+0x264>)
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	091b      	lsrs	r3, r3, #4
 80019ca:	f003 030f 	and.w	r3, r3, #15
 80019ce:	490c      	ldr	r1, [pc, #48]	@ (8001a00 <HAL_RCC_ClockConfig+0x26c>)
 80019d0:	5ccb      	ldrb	r3, [r1, r3]
 80019d2:	f003 031f 	and.w	r3, r3, #31
 80019d6:	fa22 f303 	lsr.w	r3, r2, r3
 80019da:	4a0a      	ldr	r2, [pc, #40]	@ (8001a04 <HAL_RCC_ClockConfig+0x270>)
 80019dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80019de:	4b0a      	ldr	r3, [pc, #40]	@ (8001a08 <HAL_RCC_ClockConfig+0x274>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7ff f820 	bl	8000a28 <HAL_InitTick>
 80019e8:	4603      	mov	r3, r0
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3718      	adds	r7, #24
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	40022000 	.word	0x40022000
 80019f8:	40021000 	.word	0x40021000
 80019fc:	04c4b400 	.word	0x04c4b400
 8001a00:	08002c98 	.word	0x08002c98
 8001a04:	20000000 	.word	0x20000000
 8001a08:	20000004 	.word	0x20000004

08001a0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b087      	sub	sp, #28
 8001a10:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001a12:	4b2c      	ldr	r3, [pc, #176]	@ (8001ac4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	f003 030c 	and.w	r3, r3, #12
 8001a1a:	2b04      	cmp	r3, #4
 8001a1c:	d102      	bne.n	8001a24 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001a1e:	4b2a      	ldr	r3, [pc, #168]	@ (8001ac8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001a20:	613b      	str	r3, [r7, #16]
 8001a22:	e047      	b.n	8001ab4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001a24:	4b27      	ldr	r3, [pc, #156]	@ (8001ac4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	f003 030c 	and.w	r3, r3, #12
 8001a2c:	2b08      	cmp	r3, #8
 8001a2e:	d102      	bne.n	8001a36 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001a30:	4b26      	ldr	r3, [pc, #152]	@ (8001acc <HAL_RCC_GetSysClockFreq+0xc0>)
 8001a32:	613b      	str	r3, [r7, #16]
 8001a34:	e03e      	b.n	8001ab4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001a36:	4b23      	ldr	r3, [pc, #140]	@ (8001ac4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	f003 030c 	and.w	r3, r3, #12
 8001a3e:	2b0c      	cmp	r3, #12
 8001a40:	d136      	bne.n	8001ab0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001a42:	4b20      	ldr	r3, [pc, #128]	@ (8001ac4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a44:	68db      	ldr	r3, [r3, #12]
 8001a46:	f003 0303 	and.w	r3, r3, #3
 8001a4a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a4c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ac4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	091b      	lsrs	r3, r3, #4
 8001a52:	f003 030f 	and.w	r3, r3, #15
 8001a56:	3301      	adds	r3, #1
 8001a58:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	2b03      	cmp	r3, #3
 8001a5e:	d10c      	bne.n	8001a7a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001a60:	4a1a      	ldr	r2, [pc, #104]	@ (8001acc <HAL_RCC_GetSysClockFreq+0xc0>)
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a68:	4a16      	ldr	r2, [pc, #88]	@ (8001ac4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a6a:	68d2      	ldr	r2, [r2, #12]
 8001a6c:	0a12      	lsrs	r2, r2, #8
 8001a6e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001a72:	fb02 f303 	mul.w	r3, r2, r3
 8001a76:	617b      	str	r3, [r7, #20]
      break;
 8001a78:	e00c      	b.n	8001a94 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001a7a:	4a13      	ldr	r2, [pc, #76]	@ (8001ac8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a82:	4a10      	ldr	r2, [pc, #64]	@ (8001ac4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a84:	68d2      	ldr	r2, [r2, #12]
 8001a86:	0a12      	lsrs	r2, r2, #8
 8001a88:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001a8c:	fb02 f303 	mul.w	r3, r2, r3
 8001a90:	617b      	str	r3, [r7, #20]
      break;
 8001a92:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001a94:	4b0b      	ldr	r3, [pc, #44]	@ (8001ac4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	0e5b      	lsrs	r3, r3, #25
 8001a9a:	f003 0303 	and.w	r3, r3, #3
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	005b      	lsls	r3, r3, #1
 8001aa2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001aa4:	697a      	ldr	r2, [r7, #20]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aac:	613b      	str	r3, [r7, #16]
 8001aae:	e001      	b.n	8001ab4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001ab4:	693b      	ldr	r3, [r7, #16]
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	371c      	adds	r7, #28
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	40021000 	.word	0x40021000
 8001ac8:	00f42400 	.word	0x00f42400
 8001acc:	007a1200 	.word	0x007a1200

08001ad0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ad4:	4b03      	ldr	r3, [pc, #12]	@ (8001ae4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	20000000 	.word	0x20000000

08001ae8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001aec:	f7ff fff0 	bl	8001ad0 <HAL_RCC_GetHCLKFreq>
 8001af0:	4602      	mov	r2, r0
 8001af2:	4b06      	ldr	r3, [pc, #24]	@ (8001b0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	0a1b      	lsrs	r3, r3, #8
 8001af8:	f003 0307 	and.w	r3, r3, #7
 8001afc:	4904      	ldr	r1, [pc, #16]	@ (8001b10 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001afe:	5ccb      	ldrb	r3, [r1, r3]
 8001b00:	f003 031f 	and.w	r3, r3, #31
 8001b04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	08002ca8 	.word	0x08002ca8

08001b14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001b18:	f7ff ffda 	bl	8001ad0 <HAL_RCC_GetHCLKFreq>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	4b06      	ldr	r3, [pc, #24]	@ (8001b38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	0adb      	lsrs	r3, r3, #11
 8001b24:	f003 0307 	and.w	r3, r3, #7
 8001b28:	4904      	ldr	r1, [pc, #16]	@ (8001b3c <HAL_RCC_GetPCLK2Freq+0x28>)
 8001b2a:	5ccb      	ldrb	r3, [r1, r3]
 8001b2c:	f003 031f 	and.w	r3, r3, #31
 8001b30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	08002ca8 	.word	0x08002ca8

08001b40 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b087      	sub	sp, #28
 8001b44:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001b46:	4b1e      	ldr	r3, [pc, #120]	@ (8001bc0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001b48:	68db      	ldr	r3, [r3, #12]
 8001b4a:	f003 0303 	and.w	r3, r3, #3
 8001b4e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001b50:	4b1b      	ldr	r3, [pc, #108]	@ (8001bc0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001b52:	68db      	ldr	r3, [r3, #12]
 8001b54:	091b      	lsrs	r3, r3, #4
 8001b56:	f003 030f 	and.w	r3, r3, #15
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	2b03      	cmp	r3, #3
 8001b62:	d10c      	bne.n	8001b7e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001b64:	4a17      	ldr	r2, [pc, #92]	@ (8001bc4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b6c:	4a14      	ldr	r2, [pc, #80]	@ (8001bc0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001b6e:	68d2      	ldr	r2, [r2, #12]
 8001b70:	0a12      	lsrs	r2, r2, #8
 8001b72:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001b76:	fb02 f303 	mul.w	r3, r2, r3
 8001b7a:	617b      	str	r3, [r7, #20]
    break;
 8001b7c:	e00c      	b.n	8001b98 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001b7e:	4a12      	ldr	r2, [pc, #72]	@ (8001bc8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b86:	4a0e      	ldr	r2, [pc, #56]	@ (8001bc0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001b88:	68d2      	ldr	r2, [r2, #12]
 8001b8a:	0a12      	lsrs	r2, r2, #8
 8001b8c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001b90:	fb02 f303 	mul.w	r3, r2, r3
 8001b94:	617b      	str	r3, [r7, #20]
    break;
 8001b96:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001b98:	4b09      	ldr	r3, [pc, #36]	@ (8001bc0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	0e5b      	lsrs	r3, r3, #25
 8001b9e:	f003 0303 	and.w	r3, r3, #3
 8001ba2:	3301      	adds	r3, #1
 8001ba4:	005b      	lsls	r3, r3, #1
 8001ba6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001ba8:	697a      	ldr	r2, [r7, #20]
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bb0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001bb2:	687b      	ldr	r3, [r7, #4]
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	371c      	adds	r7, #28
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr
 8001bc0:	40021000 	.word	0x40021000
 8001bc4:	007a1200 	.word	0x007a1200
 8001bc8:	00f42400 	.word	0x00f42400

08001bcc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b086      	sub	sp, #24
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001bd8:	2300      	movs	r3, #0
 8001bda:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	f000 8098 	beq.w	8001d1a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bea:	2300      	movs	r3, #0
 8001bec:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bee:	4b43      	ldr	r3, [pc, #268]	@ (8001cfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d10d      	bne.n	8001c16 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bfa:	4b40      	ldr	r3, [pc, #256]	@ (8001cfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001bfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bfe:	4a3f      	ldr	r2, [pc, #252]	@ (8001cfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c04:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c06:	4b3d      	ldr	r3, [pc, #244]	@ (8001cfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c0e:	60bb      	str	r3, [r7, #8]
 8001c10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c12:	2301      	movs	r3, #1
 8001c14:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c16:	4b3a      	ldr	r3, [pc, #232]	@ (8001d00 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a39      	ldr	r2, [pc, #228]	@ (8001d00 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001c1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c20:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001c22:	f7fe ff4d 	bl	8000ac0 <HAL_GetTick>
 8001c26:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c28:	e009      	b.n	8001c3e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c2a:	f7fe ff49 	bl	8000ac0 <HAL_GetTick>
 8001c2e:	4602      	mov	r2, r0
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	2b02      	cmp	r3, #2
 8001c36:	d902      	bls.n	8001c3e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	74fb      	strb	r3, [r7, #19]
        break;
 8001c3c:	e005      	b.n	8001c4a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c3e:	4b30      	ldr	r3, [pc, #192]	@ (8001d00 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d0ef      	beq.n	8001c2a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8001c4a:	7cfb      	ldrb	r3, [r7, #19]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d159      	bne.n	8001d04 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001c50:	4b2a      	ldr	r3, [pc, #168]	@ (8001cfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001c5a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d01e      	beq.n	8001ca0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c66:	697a      	ldr	r2, [r7, #20]
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d019      	beq.n	8001ca0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001c6c:	4b23      	ldr	r3, [pc, #140]	@ (8001cfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001c76:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001c78:	4b20      	ldr	r3, [pc, #128]	@ (8001cfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c7e:	4a1f      	ldr	r2, [pc, #124]	@ (8001cfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001c88:	4b1c      	ldr	r3, [pc, #112]	@ (8001cfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c8e:	4a1b      	ldr	r2, [pc, #108]	@ (8001cfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001c98:	4a18      	ldr	r2, [pc, #96]	@ (8001cfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	f003 0301 	and.w	r3, r3, #1
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d016      	beq.n	8001cd8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001caa:	f7fe ff09 	bl	8000ac0 <HAL_GetTick>
 8001cae:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cb0:	e00b      	b.n	8001cca <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cb2:	f7fe ff05 	bl	8000ac0 <HAL_GetTick>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d902      	bls.n	8001cca <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	74fb      	strb	r3, [r7, #19]
            break;
 8001cc8:	e006      	b.n	8001cd8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cca:	4b0c      	ldr	r3, [pc, #48]	@ (8001cfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cd0:	f003 0302 	and.w	r3, r3, #2
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d0ec      	beq.n	8001cb2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8001cd8:	7cfb      	ldrb	r3, [r7, #19]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d10b      	bne.n	8001cf6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001cde:	4b07      	ldr	r3, [pc, #28]	@ (8001cfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ce0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ce4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cec:	4903      	ldr	r1, [pc, #12]	@ (8001cfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8001cf4:	e008      	b.n	8001d08 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001cf6:	7cfb      	ldrb	r3, [r7, #19]
 8001cf8:	74bb      	strb	r3, [r7, #18]
 8001cfa:	e005      	b.n	8001d08 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8001cfc:	40021000 	.word	0x40021000
 8001d00:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001d04:	7cfb      	ldrb	r3, [r7, #19]
 8001d06:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d08:	7c7b      	ldrb	r3, [r7, #17]
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d105      	bne.n	8001d1a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d0e:	4ba6      	ldr	r3, [pc, #664]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d12:	4aa5      	ldr	r2, [pc, #660]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d18:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f003 0301 	and.w	r3, r3, #1
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d00a      	beq.n	8001d3c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001d26:	4ba0      	ldr	r3, [pc, #640]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d2c:	f023 0203 	bic.w	r2, r3, #3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	499c      	ldr	r1, [pc, #624]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d36:	4313      	orrs	r3, r2
 8001d38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f003 0302 	and.w	r3, r3, #2
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d00a      	beq.n	8001d5e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001d48:	4b97      	ldr	r3, [pc, #604]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d4e:	f023 020c 	bic.w	r2, r3, #12
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	4994      	ldr	r1, [pc, #592]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0304 	and.w	r3, r3, #4
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d00a      	beq.n	8001d80 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001d6a:	4b8f      	ldr	r3, [pc, #572]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d70:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	68db      	ldr	r3, [r3, #12]
 8001d78:	498b      	ldr	r1, [pc, #556]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 0308 	and.w	r3, r3, #8
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d00a      	beq.n	8001da2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001d8c:	4b86      	ldr	r3, [pc, #536]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d92:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	691b      	ldr	r3, [r3, #16]
 8001d9a:	4983      	ldr	r1, [pc, #524]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 0320 	and.w	r3, r3, #32
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d00a      	beq.n	8001dc4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001dae:	4b7e      	ldr	r3, [pc, #504]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001db0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001db4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	695b      	ldr	r3, [r3, #20]
 8001dbc:	497a      	ldr	r1, [pc, #488]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d00a      	beq.n	8001de6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001dd0:	4b75      	ldr	r3, [pc, #468]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dd6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	699b      	ldr	r3, [r3, #24]
 8001dde:	4972      	ldr	r1, [pc, #456]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001de0:	4313      	orrs	r3, r2
 8001de2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d00a      	beq.n	8001e08 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001df2:	4b6d      	ldr	r3, [pc, #436]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001df4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001df8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	69db      	ldr	r3, [r3, #28]
 8001e00:	4969      	ldr	r1, [pc, #420]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e02:	4313      	orrs	r3, r2
 8001e04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d00a      	beq.n	8001e2a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001e14:	4b64      	ldr	r3, [pc, #400]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e1a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6a1b      	ldr	r3, [r3, #32]
 8001e22:	4961      	ldr	r1, [pc, #388]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e24:	4313      	orrs	r3, r2
 8001e26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d00a      	beq.n	8001e4c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001e36:	4b5c      	ldr	r3, [pc, #368]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e3c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e44:	4958      	ldr	r1, [pc, #352]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e46:	4313      	orrs	r3, r2
 8001e48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d015      	beq.n	8001e84 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001e58:	4b53      	ldr	r3, [pc, #332]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e5e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e66:	4950      	ldr	r1, [pc, #320]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001e76:	d105      	bne.n	8001e84 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001e78:	4b4b      	ldr	r3, [pc, #300]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	4a4a      	ldr	r2, [pc, #296]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001e82:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d015      	beq.n	8001ebc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001e90:	4b45      	ldr	r3, [pc, #276]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e96:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e9e:	4942      	ldr	r1, [pc, #264]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eaa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001eae:	d105      	bne.n	8001ebc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001eb0:	4b3d      	ldr	r3, [pc, #244]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	4a3c      	ldr	r2, [pc, #240]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001eb6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001eba:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d015      	beq.n	8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8001ec8:	4b37      	ldr	r3, [pc, #220]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ece:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed6:	4934      	ldr	r1, [pc, #208]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ee6:	d105      	bne.n	8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001ee8:	4b2f      	ldr	r3, [pc, #188]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	4a2e      	ldr	r2, [pc, #184]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001eee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001ef2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d015      	beq.n	8001f2c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001f00:	4b29      	ldr	r3, [pc, #164]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f06:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f0e:	4926      	ldr	r1, [pc, #152]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f10:	4313      	orrs	r3, r2
 8001f12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001f1e:	d105      	bne.n	8001f2c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001f20:	4b21      	ldr	r3, [pc, #132]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	4a20      	ldr	r2, [pc, #128]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001f2a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d015      	beq.n	8001f64 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001f38:	4b1b      	ldr	r3, [pc, #108]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f3e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f46:	4918      	ldr	r1, [pc, #96]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f52:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001f56:	d105      	bne.n	8001f64 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001f58:	4b13      	ldr	r3, [pc, #76]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	4a12      	ldr	r2, [pc, #72]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001f62:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d015      	beq.n	8001f9c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8001f70:	4b0d      	ldr	r3, [pc, #52]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f76:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f7e:	490a      	ldr	r1, [pc, #40]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f80:	4313      	orrs	r3, r2
 8001f82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f8a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001f8e:	d105      	bne.n	8001f9c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8001f90:	4b05      	ldr	r3, [pc, #20]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f92:	68db      	ldr	r3, [r3, #12]
 8001f94:	4a04      	ldr	r2, [pc, #16]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f9a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8001f9c:	7cbb      	ldrb	r3, [r7, #18]
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3718      	adds	r7, #24
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	40021000 	.word	0x40021000

08001fac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d101      	bne.n	8001fbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e042      	b.n	8002044 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d106      	bne.n	8001fd6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f7fe fc2f 	bl	8000834 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2224      	movs	r2, #36	@ 0x24
 8001fda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f022 0201 	bic.w	r2, r2, #1
 8001fec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d002      	beq.n	8001ffc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	f000 faf4 	bl	80025e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001ffc:	6878      	ldr	r0, [r7, #4]
 8001ffe:	f000 f825 	bl	800204c <UART_SetConfig>
 8002002:	4603      	mov	r3, r0
 8002004:	2b01      	cmp	r3, #1
 8002006:	d101      	bne.n	800200c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	e01b      	b.n	8002044 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	685a      	ldr	r2, [r3, #4]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800201a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	689a      	ldr	r2, [r3, #8]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800202a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f042 0201 	orr.w	r2, r2, #1
 800203a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800203c:	6878      	ldr	r0, [r7, #4]
 800203e:	f000 fb73 	bl	8002728 <UART_CheckIdleState>
 8002042:	4603      	mov	r3, r0
}
 8002044:	4618      	mov	r0, r3
 8002046:	3708      	adds	r7, #8
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}

0800204c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800204c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002050:	b08c      	sub	sp, #48	@ 0x30
 8002052:	af00      	add	r7, sp, #0
 8002054:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002056:	2300      	movs	r3, #0
 8002058:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	689a      	ldr	r2, [r3, #8]
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	691b      	ldr	r3, [r3, #16]
 8002064:	431a      	orrs	r2, r3
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	695b      	ldr	r3, [r3, #20]
 800206a:	431a      	orrs	r2, r3
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	69db      	ldr	r3, [r3, #28]
 8002070:	4313      	orrs	r3, r2
 8002072:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	4bab      	ldr	r3, [pc, #684]	@ (8002328 <UART_SetConfig+0x2dc>)
 800207c:	4013      	ands	r3, r2
 800207e:	697a      	ldr	r2, [r7, #20]
 8002080:	6812      	ldr	r2, [r2, #0]
 8002082:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002084:	430b      	orrs	r3, r1
 8002086:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	68da      	ldr	r2, [r3, #12]
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	430a      	orrs	r2, r1
 800209c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	699b      	ldr	r3, [r3, #24]
 80020a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4aa0      	ldr	r2, [pc, #640]	@ (800232c <UART_SetConfig+0x2e0>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d004      	beq.n	80020b8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	6a1b      	ldr	r3, [r3, #32]
 80020b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80020b4:	4313      	orrs	r3, r2
 80020b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80020c2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80020c6:	697a      	ldr	r2, [r7, #20]
 80020c8:	6812      	ldr	r2, [r2, #0]
 80020ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80020cc:	430b      	orrs	r3, r1
 80020ce:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020d6:	f023 010f 	bic.w	r1, r3, #15
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	430a      	orrs	r2, r1
 80020e4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a91      	ldr	r2, [pc, #580]	@ (8002330 <UART_SetConfig+0x2e4>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d125      	bne.n	800213c <UART_SetConfig+0xf0>
 80020f0:	4b90      	ldr	r3, [pc, #576]	@ (8002334 <UART_SetConfig+0x2e8>)
 80020f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020f6:	f003 0303 	and.w	r3, r3, #3
 80020fa:	2b03      	cmp	r3, #3
 80020fc:	d81a      	bhi.n	8002134 <UART_SetConfig+0xe8>
 80020fe:	a201      	add	r2, pc, #4	@ (adr r2, 8002104 <UART_SetConfig+0xb8>)
 8002100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002104:	08002115 	.word	0x08002115
 8002108:	08002125 	.word	0x08002125
 800210c:	0800211d 	.word	0x0800211d
 8002110:	0800212d 	.word	0x0800212d
 8002114:	2301      	movs	r3, #1
 8002116:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800211a:	e0d6      	b.n	80022ca <UART_SetConfig+0x27e>
 800211c:	2302      	movs	r3, #2
 800211e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002122:	e0d2      	b.n	80022ca <UART_SetConfig+0x27e>
 8002124:	2304      	movs	r3, #4
 8002126:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800212a:	e0ce      	b.n	80022ca <UART_SetConfig+0x27e>
 800212c:	2308      	movs	r3, #8
 800212e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002132:	e0ca      	b.n	80022ca <UART_SetConfig+0x27e>
 8002134:	2310      	movs	r3, #16
 8002136:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800213a:	e0c6      	b.n	80022ca <UART_SetConfig+0x27e>
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a7d      	ldr	r2, [pc, #500]	@ (8002338 <UART_SetConfig+0x2ec>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d138      	bne.n	80021b8 <UART_SetConfig+0x16c>
 8002146:	4b7b      	ldr	r3, [pc, #492]	@ (8002334 <UART_SetConfig+0x2e8>)
 8002148:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800214c:	f003 030c 	and.w	r3, r3, #12
 8002150:	2b0c      	cmp	r3, #12
 8002152:	d82d      	bhi.n	80021b0 <UART_SetConfig+0x164>
 8002154:	a201      	add	r2, pc, #4	@ (adr r2, 800215c <UART_SetConfig+0x110>)
 8002156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800215a:	bf00      	nop
 800215c:	08002191 	.word	0x08002191
 8002160:	080021b1 	.word	0x080021b1
 8002164:	080021b1 	.word	0x080021b1
 8002168:	080021b1 	.word	0x080021b1
 800216c:	080021a1 	.word	0x080021a1
 8002170:	080021b1 	.word	0x080021b1
 8002174:	080021b1 	.word	0x080021b1
 8002178:	080021b1 	.word	0x080021b1
 800217c:	08002199 	.word	0x08002199
 8002180:	080021b1 	.word	0x080021b1
 8002184:	080021b1 	.word	0x080021b1
 8002188:	080021b1 	.word	0x080021b1
 800218c:	080021a9 	.word	0x080021a9
 8002190:	2300      	movs	r3, #0
 8002192:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002196:	e098      	b.n	80022ca <UART_SetConfig+0x27e>
 8002198:	2302      	movs	r3, #2
 800219a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800219e:	e094      	b.n	80022ca <UART_SetConfig+0x27e>
 80021a0:	2304      	movs	r3, #4
 80021a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80021a6:	e090      	b.n	80022ca <UART_SetConfig+0x27e>
 80021a8:	2308      	movs	r3, #8
 80021aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80021ae:	e08c      	b.n	80022ca <UART_SetConfig+0x27e>
 80021b0:	2310      	movs	r3, #16
 80021b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80021b6:	e088      	b.n	80022ca <UART_SetConfig+0x27e>
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a5f      	ldr	r2, [pc, #380]	@ (800233c <UART_SetConfig+0x2f0>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d125      	bne.n	800220e <UART_SetConfig+0x1c2>
 80021c2:	4b5c      	ldr	r3, [pc, #368]	@ (8002334 <UART_SetConfig+0x2e8>)
 80021c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021c8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80021cc:	2b30      	cmp	r3, #48	@ 0x30
 80021ce:	d016      	beq.n	80021fe <UART_SetConfig+0x1b2>
 80021d0:	2b30      	cmp	r3, #48	@ 0x30
 80021d2:	d818      	bhi.n	8002206 <UART_SetConfig+0x1ba>
 80021d4:	2b20      	cmp	r3, #32
 80021d6:	d00a      	beq.n	80021ee <UART_SetConfig+0x1a2>
 80021d8:	2b20      	cmp	r3, #32
 80021da:	d814      	bhi.n	8002206 <UART_SetConfig+0x1ba>
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d002      	beq.n	80021e6 <UART_SetConfig+0x19a>
 80021e0:	2b10      	cmp	r3, #16
 80021e2:	d008      	beq.n	80021f6 <UART_SetConfig+0x1aa>
 80021e4:	e00f      	b.n	8002206 <UART_SetConfig+0x1ba>
 80021e6:	2300      	movs	r3, #0
 80021e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80021ec:	e06d      	b.n	80022ca <UART_SetConfig+0x27e>
 80021ee:	2302      	movs	r3, #2
 80021f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80021f4:	e069      	b.n	80022ca <UART_SetConfig+0x27e>
 80021f6:	2304      	movs	r3, #4
 80021f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80021fc:	e065      	b.n	80022ca <UART_SetConfig+0x27e>
 80021fe:	2308      	movs	r3, #8
 8002200:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002204:	e061      	b.n	80022ca <UART_SetConfig+0x27e>
 8002206:	2310      	movs	r3, #16
 8002208:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800220c:	e05d      	b.n	80022ca <UART_SetConfig+0x27e>
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a4b      	ldr	r2, [pc, #300]	@ (8002340 <UART_SetConfig+0x2f4>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d125      	bne.n	8002264 <UART_SetConfig+0x218>
 8002218:	4b46      	ldr	r3, [pc, #280]	@ (8002334 <UART_SetConfig+0x2e8>)
 800221a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800221e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002222:	2bc0      	cmp	r3, #192	@ 0xc0
 8002224:	d016      	beq.n	8002254 <UART_SetConfig+0x208>
 8002226:	2bc0      	cmp	r3, #192	@ 0xc0
 8002228:	d818      	bhi.n	800225c <UART_SetConfig+0x210>
 800222a:	2b80      	cmp	r3, #128	@ 0x80
 800222c:	d00a      	beq.n	8002244 <UART_SetConfig+0x1f8>
 800222e:	2b80      	cmp	r3, #128	@ 0x80
 8002230:	d814      	bhi.n	800225c <UART_SetConfig+0x210>
 8002232:	2b00      	cmp	r3, #0
 8002234:	d002      	beq.n	800223c <UART_SetConfig+0x1f0>
 8002236:	2b40      	cmp	r3, #64	@ 0x40
 8002238:	d008      	beq.n	800224c <UART_SetConfig+0x200>
 800223a:	e00f      	b.n	800225c <UART_SetConfig+0x210>
 800223c:	2300      	movs	r3, #0
 800223e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002242:	e042      	b.n	80022ca <UART_SetConfig+0x27e>
 8002244:	2302      	movs	r3, #2
 8002246:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800224a:	e03e      	b.n	80022ca <UART_SetConfig+0x27e>
 800224c:	2304      	movs	r3, #4
 800224e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002252:	e03a      	b.n	80022ca <UART_SetConfig+0x27e>
 8002254:	2308      	movs	r3, #8
 8002256:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800225a:	e036      	b.n	80022ca <UART_SetConfig+0x27e>
 800225c:	2310      	movs	r3, #16
 800225e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002262:	e032      	b.n	80022ca <UART_SetConfig+0x27e>
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a30      	ldr	r2, [pc, #192]	@ (800232c <UART_SetConfig+0x2e0>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d12a      	bne.n	80022c4 <UART_SetConfig+0x278>
 800226e:	4b31      	ldr	r3, [pc, #196]	@ (8002334 <UART_SetConfig+0x2e8>)
 8002270:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002274:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002278:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800227c:	d01a      	beq.n	80022b4 <UART_SetConfig+0x268>
 800227e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002282:	d81b      	bhi.n	80022bc <UART_SetConfig+0x270>
 8002284:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002288:	d00c      	beq.n	80022a4 <UART_SetConfig+0x258>
 800228a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800228e:	d815      	bhi.n	80022bc <UART_SetConfig+0x270>
 8002290:	2b00      	cmp	r3, #0
 8002292:	d003      	beq.n	800229c <UART_SetConfig+0x250>
 8002294:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002298:	d008      	beq.n	80022ac <UART_SetConfig+0x260>
 800229a:	e00f      	b.n	80022bc <UART_SetConfig+0x270>
 800229c:	2300      	movs	r3, #0
 800229e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80022a2:	e012      	b.n	80022ca <UART_SetConfig+0x27e>
 80022a4:	2302      	movs	r3, #2
 80022a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80022aa:	e00e      	b.n	80022ca <UART_SetConfig+0x27e>
 80022ac:	2304      	movs	r3, #4
 80022ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80022b2:	e00a      	b.n	80022ca <UART_SetConfig+0x27e>
 80022b4:	2308      	movs	r3, #8
 80022b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80022ba:	e006      	b.n	80022ca <UART_SetConfig+0x27e>
 80022bc:	2310      	movs	r3, #16
 80022be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80022c2:	e002      	b.n	80022ca <UART_SetConfig+0x27e>
 80022c4:	2310      	movs	r3, #16
 80022c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a17      	ldr	r2, [pc, #92]	@ (800232c <UART_SetConfig+0x2e0>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	f040 80a8 	bne.w	8002426 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80022d6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80022da:	2b08      	cmp	r3, #8
 80022dc:	d834      	bhi.n	8002348 <UART_SetConfig+0x2fc>
 80022de:	a201      	add	r2, pc, #4	@ (adr r2, 80022e4 <UART_SetConfig+0x298>)
 80022e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022e4:	08002309 	.word	0x08002309
 80022e8:	08002349 	.word	0x08002349
 80022ec:	08002311 	.word	0x08002311
 80022f0:	08002349 	.word	0x08002349
 80022f4:	08002317 	.word	0x08002317
 80022f8:	08002349 	.word	0x08002349
 80022fc:	08002349 	.word	0x08002349
 8002300:	08002349 	.word	0x08002349
 8002304:	0800231f 	.word	0x0800231f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002308:	f7ff fbee 	bl	8001ae8 <HAL_RCC_GetPCLK1Freq>
 800230c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800230e:	e021      	b.n	8002354 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002310:	4b0c      	ldr	r3, [pc, #48]	@ (8002344 <UART_SetConfig+0x2f8>)
 8002312:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002314:	e01e      	b.n	8002354 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002316:	f7ff fb79 	bl	8001a0c <HAL_RCC_GetSysClockFreq>
 800231a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800231c:	e01a      	b.n	8002354 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800231e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002322:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002324:	e016      	b.n	8002354 <UART_SetConfig+0x308>
 8002326:	bf00      	nop
 8002328:	cfff69f3 	.word	0xcfff69f3
 800232c:	40008000 	.word	0x40008000
 8002330:	40013800 	.word	0x40013800
 8002334:	40021000 	.word	0x40021000
 8002338:	40004400 	.word	0x40004400
 800233c:	40004800 	.word	0x40004800
 8002340:	40004c00 	.word	0x40004c00
 8002344:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8002348:	2300      	movs	r3, #0
 800234a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002352:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002356:	2b00      	cmp	r3, #0
 8002358:	f000 812a 	beq.w	80025b0 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002360:	4a9e      	ldr	r2, [pc, #632]	@ (80025dc <UART_SetConfig+0x590>)
 8002362:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002366:	461a      	mov	r2, r3
 8002368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800236a:	fbb3 f3f2 	udiv	r3, r3, r2
 800236e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	685a      	ldr	r2, [r3, #4]
 8002374:	4613      	mov	r3, r2
 8002376:	005b      	lsls	r3, r3, #1
 8002378:	4413      	add	r3, r2
 800237a:	69ba      	ldr	r2, [r7, #24]
 800237c:	429a      	cmp	r2, r3
 800237e:	d305      	bcc.n	800238c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002386:	69ba      	ldr	r2, [r7, #24]
 8002388:	429a      	cmp	r2, r3
 800238a:	d903      	bls.n	8002394 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002392:	e10d      	b.n	80025b0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002396:	2200      	movs	r2, #0
 8002398:	60bb      	str	r3, [r7, #8]
 800239a:	60fa      	str	r2, [r7, #12]
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a0:	4a8e      	ldr	r2, [pc, #568]	@ (80025dc <UART_SetConfig+0x590>)
 80023a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80023a6:	b29b      	uxth	r3, r3
 80023a8:	2200      	movs	r2, #0
 80023aa:	603b      	str	r3, [r7, #0]
 80023ac:	607a      	str	r2, [r7, #4]
 80023ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80023b2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80023b6:	f7fd ff2f 	bl	8000218 <__aeabi_uldivmod>
 80023ba:	4602      	mov	r2, r0
 80023bc:	460b      	mov	r3, r1
 80023be:	4610      	mov	r0, r2
 80023c0:	4619      	mov	r1, r3
 80023c2:	f04f 0200 	mov.w	r2, #0
 80023c6:	f04f 0300 	mov.w	r3, #0
 80023ca:	020b      	lsls	r3, r1, #8
 80023cc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80023d0:	0202      	lsls	r2, r0, #8
 80023d2:	6979      	ldr	r1, [r7, #20]
 80023d4:	6849      	ldr	r1, [r1, #4]
 80023d6:	0849      	lsrs	r1, r1, #1
 80023d8:	2000      	movs	r0, #0
 80023da:	460c      	mov	r4, r1
 80023dc:	4605      	mov	r5, r0
 80023de:	eb12 0804 	adds.w	r8, r2, r4
 80023e2:	eb43 0905 	adc.w	r9, r3, r5
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	2200      	movs	r2, #0
 80023ec:	469a      	mov	sl, r3
 80023ee:	4693      	mov	fp, r2
 80023f0:	4652      	mov	r2, sl
 80023f2:	465b      	mov	r3, fp
 80023f4:	4640      	mov	r0, r8
 80023f6:	4649      	mov	r1, r9
 80023f8:	f7fd ff0e 	bl	8000218 <__aeabi_uldivmod>
 80023fc:	4602      	mov	r2, r0
 80023fe:	460b      	mov	r3, r1
 8002400:	4613      	mov	r3, r2
 8002402:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002404:	6a3b      	ldr	r3, [r7, #32]
 8002406:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800240a:	d308      	bcc.n	800241e <UART_SetConfig+0x3d2>
 800240c:	6a3b      	ldr	r3, [r7, #32]
 800240e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002412:	d204      	bcs.n	800241e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	6a3a      	ldr	r2, [r7, #32]
 800241a:	60da      	str	r2, [r3, #12]
 800241c:	e0c8      	b.n	80025b0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002424:	e0c4      	b.n	80025b0 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	69db      	ldr	r3, [r3, #28]
 800242a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800242e:	d167      	bne.n	8002500 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8002430:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002434:	2b08      	cmp	r3, #8
 8002436:	d828      	bhi.n	800248a <UART_SetConfig+0x43e>
 8002438:	a201      	add	r2, pc, #4	@ (adr r2, 8002440 <UART_SetConfig+0x3f4>)
 800243a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800243e:	bf00      	nop
 8002440:	08002465 	.word	0x08002465
 8002444:	0800246d 	.word	0x0800246d
 8002448:	08002475 	.word	0x08002475
 800244c:	0800248b 	.word	0x0800248b
 8002450:	0800247b 	.word	0x0800247b
 8002454:	0800248b 	.word	0x0800248b
 8002458:	0800248b 	.word	0x0800248b
 800245c:	0800248b 	.word	0x0800248b
 8002460:	08002483 	.word	0x08002483
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002464:	f7ff fb40 	bl	8001ae8 <HAL_RCC_GetPCLK1Freq>
 8002468:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800246a:	e014      	b.n	8002496 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800246c:	f7ff fb52 	bl	8001b14 <HAL_RCC_GetPCLK2Freq>
 8002470:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002472:	e010      	b.n	8002496 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002474:	4b5a      	ldr	r3, [pc, #360]	@ (80025e0 <UART_SetConfig+0x594>)
 8002476:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002478:	e00d      	b.n	8002496 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800247a:	f7ff fac7 	bl	8001a0c <HAL_RCC_GetSysClockFreq>
 800247e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002480:	e009      	b.n	8002496 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002482:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002486:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002488:	e005      	b.n	8002496 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800248a:	2300      	movs	r3, #0
 800248c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002494:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002498:	2b00      	cmp	r3, #0
 800249a:	f000 8089 	beq.w	80025b0 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024a2:	4a4e      	ldr	r2, [pc, #312]	@ (80025dc <UART_SetConfig+0x590>)
 80024a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80024a8:	461a      	mov	r2, r3
 80024aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80024b0:	005a      	lsls	r2, r3, #1
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	085b      	lsrs	r3, r3, #1
 80024b8:	441a      	add	r2, r3
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	fbb2 f3f3 	udiv	r3, r2, r3
 80024c2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80024c4:	6a3b      	ldr	r3, [r7, #32]
 80024c6:	2b0f      	cmp	r3, #15
 80024c8:	d916      	bls.n	80024f8 <UART_SetConfig+0x4ac>
 80024ca:	6a3b      	ldr	r3, [r7, #32]
 80024cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024d0:	d212      	bcs.n	80024f8 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80024d2:	6a3b      	ldr	r3, [r7, #32]
 80024d4:	b29b      	uxth	r3, r3
 80024d6:	f023 030f 	bic.w	r3, r3, #15
 80024da:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80024dc:	6a3b      	ldr	r3, [r7, #32]
 80024de:	085b      	lsrs	r3, r3, #1
 80024e0:	b29b      	uxth	r3, r3
 80024e2:	f003 0307 	and.w	r3, r3, #7
 80024e6:	b29a      	uxth	r2, r3
 80024e8:	8bfb      	ldrh	r3, [r7, #30]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	8bfa      	ldrh	r2, [r7, #30]
 80024f4:	60da      	str	r2, [r3, #12]
 80024f6:	e05b      	b.n	80025b0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80024fe:	e057      	b.n	80025b0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002500:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002504:	2b08      	cmp	r3, #8
 8002506:	d828      	bhi.n	800255a <UART_SetConfig+0x50e>
 8002508:	a201      	add	r2, pc, #4	@ (adr r2, 8002510 <UART_SetConfig+0x4c4>)
 800250a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800250e:	bf00      	nop
 8002510:	08002535 	.word	0x08002535
 8002514:	0800253d 	.word	0x0800253d
 8002518:	08002545 	.word	0x08002545
 800251c:	0800255b 	.word	0x0800255b
 8002520:	0800254b 	.word	0x0800254b
 8002524:	0800255b 	.word	0x0800255b
 8002528:	0800255b 	.word	0x0800255b
 800252c:	0800255b 	.word	0x0800255b
 8002530:	08002553 	.word	0x08002553
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002534:	f7ff fad8 	bl	8001ae8 <HAL_RCC_GetPCLK1Freq>
 8002538:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800253a:	e014      	b.n	8002566 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800253c:	f7ff faea 	bl	8001b14 <HAL_RCC_GetPCLK2Freq>
 8002540:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002542:	e010      	b.n	8002566 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002544:	4b26      	ldr	r3, [pc, #152]	@ (80025e0 <UART_SetConfig+0x594>)
 8002546:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002548:	e00d      	b.n	8002566 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800254a:	f7ff fa5f 	bl	8001a0c <HAL_RCC_GetSysClockFreq>
 800254e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002550:	e009      	b.n	8002566 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002552:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002556:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002558:	e005      	b.n	8002566 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800255a:	2300      	movs	r3, #0
 800255c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002564:	bf00      	nop
    }

    if (pclk != 0U)
 8002566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002568:	2b00      	cmp	r3, #0
 800256a:	d021      	beq.n	80025b0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002570:	4a1a      	ldr	r2, [pc, #104]	@ (80025dc <UART_SetConfig+0x590>)
 8002572:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002576:	461a      	mov	r2, r3
 8002578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800257a:	fbb3 f2f2 	udiv	r2, r3, r2
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	085b      	lsrs	r3, r3, #1
 8002584:	441a      	add	r2, r3
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	fbb2 f3f3 	udiv	r3, r2, r3
 800258e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002590:	6a3b      	ldr	r3, [r7, #32]
 8002592:	2b0f      	cmp	r3, #15
 8002594:	d909      	bls.n	80025aa <UART_SetConfig+0x55e>
 8002596:	6a3b      	ldr	r3, [r7, #32]
 8002598:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800259c:	d205      	bcs.n	80025aa <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800259e:	6a3b      	ldr	r3, [r7, #32]
 80025a0:	b29a      	uxth	r2, r3
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	60da      	str	r2, [r3, #12]
 80025a8:	e002      	b.n	80025b0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	2201      	movs	r2, #1
 80025b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	2201      	movs	r2, #1
 80025bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	2200      	movs	r2, #0
 80025c4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	2200      	movs	r2, #0
 80025ca:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80025cc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3730      	adds	r7, #48	@ 0x30
 80025d4:	46bd      	mov	sp, r7
 80025d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025da:	bf00      	nop
 80025dc:	08002cb0 	.word	0x08002cb0
 80025e0:	00f42400 	.word	0x00f42400

080025e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025f0:	f003 0308 	and.w	r3, r3, #8
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d00a      	beq.n	800260e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	430a      	orrs	r2, r1
 800260c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002612:	f003 0301 	and.w	r3, r3, #1
 8002616:	2b00      	cmp	r3, #0
 8002618:	d00a      	beq.n	8002630 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	430a      	orrs	r2, r1
 800262e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002634:	f003 0302 	and.w	r3, r3, #2
 8002638:	2b00      	cmp	r3, #0
 800263a:	d00a      	beq.n	8002652 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	430a      	orrs	r2, r1
 8002650:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002656:	f003 0304 	and.w	r3, r3, #4
 800265a:	2b00      	cmp	r3, #0
 800265c:	d00a      	beq.n	8002674 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	430a      	orrs	r2, r1
 8002672:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002678:	f003 0310 	and.w	r3, r3, #16
 800267c:	2b00      	cmp	r3, #0
 800267e:	d00a      	beq.n	8002696 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	430a      	orrs	r2, r1
 8002694:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800269a:	f003 0320 	and.w	r3, r3, #32
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d00a      	beq.n	80026b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	430a      	orrs	r2, r1
 80026b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d01a      	beq.n	80026fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	430a      	orrs	r2, r1
 80026d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80026e2:	d10a      	bne.n	80026fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	430a      	orrs	r2, r1
 80026f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002702:	2b00      	cmp	r3, #0
 8002704:	d00a      	beq.n	800271c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	430a      	orrs	r2, r1
 800271a:	605a      	str	r2, [r3, #4]
  }
}
 800271c:	bf00      	nop
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr

08002728 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b098      	sub	sp, #96	@ 0x60
 800272c:	af02      	add	r7, sp, #8
 800272e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002738:	f7fe f9c2 	bl	8000ac0 <HAL_GetTick>
 800273c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f003 0308 	and.w	r3, r3, #8
 8002748:	2b08      	cmp	r3, #8
 800274a:	d12f      	bne.n	80027ac <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800274c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002750:	9300      	str	r3, [sp, #0]
 8002752:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002754:	2200      	movs	r2, #0
 8002756:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f000 f88e 	bl	800287c <UART_WaitOnFlagUntilTimeout>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d022      	beq.n	80027ac <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800276c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800276e:	e853 3f00 	ldrex	r3, [r3]
 8002772:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002774:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002776:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800277a:	653b      	str	r3, [r7, #80]	@ 0x50
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	461a      	mov	r2, r3
 8002782:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002784:	647b      	str	r3, [r7, #68]	@ 0x44
 8002786:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002788:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800278a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800278c:	e841 2300 	strex	r3, r2, [r1]
 8002790:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002792:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002794:	2b00      	cmp	r3, #0
 8002796:	d1e6      	bne.n	8002766 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2220      	movs	r2, #32
 800279c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2200      	movs	r2, #0
 80027a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80027a8:	2303      	movs	r3, #3
 80027aa:	e063      	b.n	8002874 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 0304 	and.w	r3, r3, #4
 80027b6:	2b04      	cmp	r3, #4
 80027b8:	d149      	bne.n	800284e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80027ba:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80027be:	9300      	str	r3, [sp, #0]
 80027c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027c2:	2200      	movs	r2, #0
 80027c4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	f000 f857 	bl	800287c <UART_WaitOnFlagUntilTimeout>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d03c      	beq.n	800284e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027dc:	e853 3f00 	ldrex	r3, [r3]
 80027e0:	623b      	str	r3, [r7, #32]
   return(result);
 80027e2:	6a3b      	ldr	r3, [r7, #32]
 80027e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80027e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	461a      	mov	r2, r3
 80027f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80027f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80027f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80027f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80027fa:	e841 2300 	strex	r3, r2, [r1]
 80027fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002802:	2b00      	cmp	r3, #0
 8002804:	d1e6      	bne.n	80027d4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	3308      	adds	r3, #8
 800280c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	e853 3f00 	ldrex	r3, [r3]
 8002814:	60fb      	str	r3, [r7, #12]
   return(result);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	f023 0301 	bic.w	r3, r3, #1
 800281c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	3308      	adds	r3, #8
 8002824:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002826:	61fa      	str	r2, [r7, #28]
 8002828:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800282a:	69b9      	ldr	r1, [r7, #24]
 800282c:	69fa      	ldr	r2, [r7, #28]
 800282e:	e841 2300 	strex	r3, r2, [r1]
 8002832:	617b      	str	r3, [r7, #20]
   return(result);
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d1e5      	bne.n	8002806 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2220      	movs	r2, #32
 800283e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2200      	movs	r2, #0
 8002846:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800284a:	2303      	movs	r3, #3
 800284c:	e012      	b.n	8002874 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2220      	movs	r2, #32
 8002852:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2220      	movs	r2, #32
 800285a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2200      	movs	r2, #0
 8002862:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2200      	movs	r2, #0
 8002868:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002872:	2300      	movs	r3, #0
}
 8002874:	4618      	mov	r0, r3
 8002876:	3758      	adds	r7, #88	@ 0x58
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}

0800287c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b084      	sub	sp, #16
 8002880:	af00      	add	r7, sp, #0
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	60b9      	str	r1, [r7, #8]
 8002886:	603b      	str	r3, [r7, #0]
 8002888:	4613      	mov	r3, r2
 800288a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800288c:	e04f      	b.n	800292e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800288e:	69bb      	ldr	r3, [r7, #24]
 8002890:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002894:	d04b      	beq.n	800292e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002896:	f7fe f913 	bl	8000ac0 <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	69ba      	ldr	r2, [r7, #24]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d302      	bcc.n	80028ac <UART_WaitOnFlagUntilTimeout+0x30>
 80028a6:	69bb      	ldr	r3, [r7, #24]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d101      	bne.n	80028b0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80028ac:	2303      	movs	r3, #3
 80028ae:	e04e      	b.n	800294e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0304 	and.w	r3, r3, #4
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d037      	beq.n	800292e <UART_WaitOnFlagUntilTimeout+0xb2>
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	2b80      	cmp	r3, #128	@ 0x80
 80028c2:	d034      	beq.n	800292e <UART_WaitOnFlagUntilTimeout+0xb2>
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	2b40      	cmp	r3, #64	@ 0x40
 80028c8:	d031      	beq.n	800292e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	69db      	ldr	r3, [r3, #28]
 80028d0:	f003 0308 	and.w	r3, r3, #8
 80028d4:	2b08      	cmp	r3, #8
 80028d6:	d110      	bne.n	80028fa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	2208      	movs	r2, #8
 80028de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80028e0:	68f8      	ldr	r0, [r7, #12]
 80028e2:	f000 f838 	bl	8002956 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2208      	movs	r2, #8
 80028ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2200      	movs	r2, #0
 80028f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	e029      	b.n	800294e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	69db      	ldr	r3, [r3, #28]
 8002900:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002904:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002908:	d111      	bne.n	800292e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002912:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002914:	68f8      	ldr	r0, [r7, #12]
 8002916:	f000 f81e 	bl	8002956 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2220      	movs	r2, #32
 800291e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2200      	movs	r2, #0
 8002926:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	e00f      	b.n	800294e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	69da      	ldr	r2, [r3, #28]
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	4013      	ands	r3, r2
 8002938:	68ba      	ldr	r2, [r7, #8]
 800293a:	429a      	cmp	r2, r3
 800293c:	bf0c      	ite	eq
 800293e:	2301      	moveq	r3, #1
 8002940:	2300      	movne	r3, #0
 8002942:	b2db      	uxtb	r3, r3
 8002944:	461a      	mov	r2, r3
 8002946:	79fb      	ldrb	r3, [r7, #7]
 8002948:	429a      	cmp	r2, r3
 800294a:	d0a0      	beq.n	800288e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800294c:	2300      	movs	r3, #0
}
 800294e:	4618      	mov	r0, r3
 8002950:	3710      	adds	r7, #16
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}

08002956 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002956:	b480      	push	{r7}
 8002958:	b095      	sub	sp, #84	@ 0x54
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002964:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002966:	e853 3f00 	ldrex	r3, [r3]
 800296a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800296c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800296e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002972:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	461a      	mov	r2, r3
 800297a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800297c:	643b      	str	r3, [r7, #64]	@ 0x40
 800297e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002980:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002982:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002984:	e841 2300 	strex	r3, r2, [r1]
 8002988:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800298a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800298c:	2b00      	cmp	r3, #0
 800298e:	d1e6      	bne.n	800295e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	3308      	adds	r3, #8
 8002996:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002998:	6a3b      	ldr	r3, [r7, #32]
 800299a:	e853 3f00 	ldrex	r3, [r3]
 800299e:	61fb      	str	r3, [r7, #28]
   return(result);
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80029a6:	f023 0301 	bic.w	r3, r3, #1
 80029aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	3308      	adds	r3, #8
 80029b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80029b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80029b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80029ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80029bc:	e841 2300 	strex	r3, r2, [r1]
 80029c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80029c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d1e3      	bne.n	8002990 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029cc:	2b01      	cmp	r3, #1
 80029ce:	d118      	bne.n	8002a02 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	e853 3f00 	ldrex	r3, [r3]
 80029dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	f023 0310 	bic.w	r3, r3, #16
 80029e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	461a      	mov	r2, r3
 80029ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029ee:	61bb      	str	r3, [r7, #24]
 80029f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029f2:	6979      	ldr	r1, [r7, #20]
 80029f4:	69ba      	ldr	r2, [r7, #24]
 80029f6:	e841 2300 	strex	r3, r2, [r1]
 80029fa:	613b      	str	r3, [r7, #16]
   return(result);
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d1e6      	bne.n	80029d0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2220      	movs	r2, #32
 8002a06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8002a16:	bf00      	nop
 8002a18:	3754      	adds	r7, #84	@ 0x54
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr

08002a22 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002a22:	b480      	push	{r7}
 8002a24:	b085      	sub	sp, #20
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d101      	bne.n	8002a38 <HAL_UARTEx_DisableFifoMode+0x16>
 8002a34:	2302      	movs	r3, #2
 8002a36:	e027      	b.n	8002a88 <HAL_UARTEx_DisableFifoMode+0x66>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2224      	movs	r2, #36	@ 0x24
 8002a44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f022 0201 	bic.w	r2, r2, #1
 8002a5e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8002a66:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	68fa      	ldr	r2, [r7, #12]
 8002a74:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2220      	movs	r2, #32
 8002a7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002a86:	2300      	movs	r3, #0
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	3714      	adds	r7, #20
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d101      	bne.n	8002aac <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002aa8:	2302      	movs	r3, #2
 8002aaa:	e02d      	b.n	8002b08 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2201      	movs	r2, #1
 8002ab0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2224      	movs	r2, #36	@ 0x24
 8002ab8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f022 0201 	bic.w	r2, r2, #1
 8002ad2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	683a      	ldr	r2, [r7, #0]
 8002ae4:	430a      	orrs	r2, r1
 8002ae6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f000 f84f 	bl	8002b8c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	68fa      	ldr	r2, [r7, #12]
 8002af4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2220      	movs	r2, #32
 8002afa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2200      	movs	r2, #0
 8002b02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002b06:	2300      	movs	r3, #0
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3710      	adds	r7, #16
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d101      	bne.n	8002b28 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8002b24:	2302      	movs	r3, #2
 8002b26:	e02d      	b.n	8002b84 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2224      	movs	r2, #36	@ 0x24
 8002b34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f022 0201 	bic.w	r2, r2, #1
 8002b4e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	683a      	ldr	r2, [r7, #0]
 8002b60:	430a      	orrs	r2, r1
 8002b62:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	f000 f811 	bl	8002b8c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	68fa      	ldr	r2, [r7, #12]
 8002b70:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2220      	movs	r2, #32
 8002b76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002b82:	2300      	movs	r3, #0
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	3710      	adds	r7, #16
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b085      	sub	sp, #20
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d108      	bne.n	8002bae <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002bac:	e031      	b.n	8002c12 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8002bae:	2308      	movs	r3, #8
 8002bb0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8002bb2:	2308      	movs	r3, #8
 8002bb4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	0e5b      	lsrs	r3, r3, #25
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	f003 0307 	and.w	r3, r3, #7
 8002bc4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	0f5b      	lsrs	r3, r3, #29
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	f003 0307 	and.w	r3, r3, #7
 8002bd4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002bd6:	7bbb      	ldrb	r3, [r7, #14]
 8002bd8:	7b3a      	ldrb	r2, [r7, #12]
 8002bda:	4911      	ldr	r1, [pc, #68]	@ (8002c20 <UARTEx_SetNbDataToProcess+0x94>)
 8002bdc:	5c8a      	ldrb	r2, [r1, r2]
 8002bde:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8002be2:	7b3a      	ldrb	r2, [r7, #12]
 8002be4:	490f      	ldr	r1, [pc, #60]	@ (8002c24 <UARTEx_SetNbDataToProcess+0x98>)
 8002be6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002be8:	fb93 f3f2 	sdiv	r3, r3, r2
 8002bec:	b29a      	uxth	r2, r3
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002bf4:	7bfb      	ldrb	r3, [r7, #15]
 8002bf6:	7b7a      	ldrb	r2, [r7, #13]
 8002bf8:	4909      	ldr	r1, [pc, #36]	@ (8002c20 <UARTEx_SetNbDataToProcess+0x94>)
 8002bfa:	5c8a      	ldrb	r2, [r1, r2]
 8002bfc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8002c00:	7b7a      	ldrb	r2, [r7, #13]
 8002c02:	4908      	ldr	r1, [pc, #32]	@ (8002c24 <UARTEx_SetNbDataToProcess+0x98>)
 8002c04:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002c06:	fb93 f3f2 	sdiv	r3, r3, r2
 8002c0a:	b29a      	uxth	r2, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8002c12:	bf00      	nop
 8002c14:	3714      	adds	r7, #20
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	08002cc8 	.word	0x08002cc8
 8002c24:	08002cd0 	.word	0x08002cd0

08002c28 <memset>:
 8002c28:	4402      	add	r2, r0
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d100      	bne.n	8002c32 <memset+0xa>
 8002c30:	4770      	bx	lr
 8002c32:	f803 1b01 	strb.w	r1, [r3], #1
 8002c36:	e7f9      	b.n	8002c2c <memset+0x4>

08002c38 <__libc_init_array>:
 8002c38:	b570      	push	{r4, r5, r6, lr}
 8002c3a:	4d0d      	ldr	r5, [pc, #52]	@ (8002c70 <__libc_init_array+0x38>)
 8002c3c:	4c0d      	ldr	r4, [pc, #52]	@ (8002c74 <__libc_init_array+0x3c>)
 8002c3e:	1b64      	subs	r4, r4, r5
 8002c40:	10a4      	asrs	r4, r4, #2
 8002c42:	2600      	movs	r6, #0
 8002c44:	42a6      	cmp	r6, r4
 8002c46:	d109      	bne.n	8002c5c <__libc_init_array+0x24>
 8002c48:	4d0b      	ldr	r5, [pc, #44]	@ (8002c78 <__libc_init_array+0x40>)
 8002c4a:	4c0c      	ldr	r4, [pc, #48]	@ (8002c7c <__libc_init_array+0x44>)
 8002c4c:	f000 f818 	bl	8002c80 <_init>
 8002c50:	1b64      	subs	r4, r4, r5
 8002c52:	10a4      	asrs	r4, r4, #2
 8002c54:	2600      	movs	r6, #0
 8002c56:	42a6      	cmp	r6, r4
 8002c58:	d105      	bne.n	8002c66 <__libc_init_array+0x2e>
 8002c5a:	bd70      	pop	{r4, r5, r6, pc}
 8002c5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c60:	4798      	blx	r3
 8002c62:	3601      	adds	r6, #1
 8002c64:	e7ee      	b.n	8002c44 <__libc_init_array+0xc>
 8002c66:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c6a:	4798      	blx	r3
 8002c6c:	3601      	adds	r6, #1
 8002c6e:	e7f2      	b.n	8002c56 <__libc_init_array+0x1e>
 8002c70:	08002ce0 	.word	0x08002ce0
 8002c74:	08002ce0 	.word	0x08002ce0
 8002c78:	08002ce0 	.word	0x08002ce0
 8002c7c:	08002ce4 	.word	0x08002ce4

08002c80 <_init>:
 8002c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c82:	bf00      	nop
 8002c84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c86:	bc08      	pop	{r3}
 8002c88:	469e      	mov	lr, r3
 8002c8a:	4770      	bx	lr

08002c8c <_fini>:
 8002c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c8e:	bf00      	nop
 8002c90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c92:	bc08      	pop	{r3}
 8002c94:	469e      	mov	lr, r3
 8002c96:	4770      	bx	lr
