library IEEE;
use IEEE.std_logic_1164.all;

entity PCUpdate is
	port(clk				: in  std_logic;
		  reset			: in  std_logic;
		  zero			: in  std_logic;
		  PCSource		: in  std_logic;
		  PCWrite		: in  std_logic;
		  PCWriteCond	: in  std_logic;
		  PC4				: in  std_logic_vector(31 downto 0);
		  BTA				: in  std_logic_vector(31 downto 0);
		  jAddr			: in  std_logic_vector(25 downto 0);
		  pc				: out std_logic_vector(31 downto 0));
end PCUpdate;

architecture Behavioral of PCUpdate is
	signal s_pc			: std_logic_vector(31 downto 0);
	signal s_pcEnable : std_logic;