`timescale 1ns/1ps

module ring_oscillator#(
                        parameter NO_STAGES=3,      // No of inverter stage
                        parameter INV_DELAY_ns=2       // Delay of single inverter in ns

                        )(
                            input  en,
                            output  clk_out
                        );    
    
    wire [NO_STAGES:0] wi;
    assign wi[0] = en ? wi[NO_STAGES] : 0;
    assign clk_out = en ? wi[NO_STAGES] : 0;
    genvar i;
    generate
        for(i = 0; i < NO_STAGES; i = i+1) begin: number_one
            if(i==0) begin
                    not #(INV_DELAY_ns) (wi[i+1], wi[0]);   
            end
           
            else begin
                    not #(INV_DELAY_ns) (wi[i+1], wi[i]);
            end
        end
    endgenerate   
    
endmodule             