
# Benchmark Circuits

A curated collection of **digital benchmark circuits** used for testing, verification, synthesis analysis, and academic research in VLSI and digital design workflows.

This repository serves as a reference dataset for:

* Logic synthesis benchmarking
* Simulation testing
* FPGA/ASIC flow validation
* Power, timing, and area analysis
* Fault modeling & verification studies

---

## ğŸ“¦ Repository Contents

The repository contains standard benchmark circuit descriptions typically used in EDA research and tool evaluation.

### Included Circuit Types

* **Combinational benchmark circuits**
* **Sequential benchmark circuits**

These circuits can be used across multiple HDL and EDA workflows.

---

## ğŸš€ Use Cases

This dataset is useful for:

### ğŸ”¬ Research & Academia

* Logic optimization studies
* Technology mapping analysis
* Fault coverage research
* Low-power design evaluation

### ğŸ›  Tool Benchmarking

* Comparing synthesis tools (e.g., Yosys vs commercial tools)
* Timing closure experiments
* Netlist optimization testing

### ğŸ§ª Verification

* Testbench validation
* Formal verification experiments
* ATPG and fault simulation

---

## ğŸ–¥ï¸ Supported Workflows

You can integrate these circuits with tools such as:

* Verilog/VHDL simulators
* Logic synthesis tools
* FPGA toolchains
* STA tools
* DFT & scan insertion flows

---

## ğŸ¯ Target Audience

* VLSI students
* FPGA designers
* ASIC researchers
* Verification engineers
* EDA tool developers

---

## âš ï¸ Disclaimer

These circuits are intended for:

* Educational use
* Research benchmarking
* Tool evaluation

Check original benchmark suite licenses if redistributing commercially.

---

