/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [23:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_16z;
  wire [9:0] celloutsig_1_17z;
  wire [12:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = in_data[17] ? celloutsig_0_0z[1] : in_data[49];
  assign celloutsig_0_11z = ~(in_data[50] | celloutsig_0_9z);
  assign celloutsig_1_13z = ~((celloutsig_1_7z | celloutsig_1_0z[1]) & celloutsig_1_3z);
  assign celloutsig_1_18z = celloutsig_1_11z[16:4] + { celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_13z = { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_6z } / { 1'h1, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_1_17z = { celloutsig_1_11z[20:14], celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_7z } / { 1'h1, celloutsig_1_16z[3:0], celloutsig_1_0z, celloutsig_1_3z, in_data[96] };
  assign celloutsig_1_1z = { in_data[165:151], celloutsig_1_0z } >= { in_data[122:108], celloutsig_1_0z };
  assign celloutsig_1_8z = in_data[149:140] >= { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_4z = { celloutsig_0_3z[0], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } <= { in_data[52:45], celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[73:69], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z } <= { in_data[55:39], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_2z = in_data[188:182] <= in_data[175:169];
  assign celloutsig_1_3z = { in_data[152:145], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } <= { in_data[120:117], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_14z = in_data[156:148] <= { celloutsig_1_12z[4:1], celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_13z };
  assign celloutsig_0_6z = { in_data[49:43], celloutsig_0_5z } && { in_data[12:6], celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_7z[10:1], celloutsig_0_3z, celloutsig_0_2z } && { in_data[48:39], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_9z = { celloutsig_0_0z[1:0], celloutsig_0_2z } || celloutsig_0_0z;
  assign celloutsig_1_10z = in_data[164:157] || { celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_1_0z = ~ in_data[160:158];
  assign celloutsig_1_7z = | { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_2z = | { in_data[89:86], celloutsig_0_1z };
  assign celloutsig_1_6z = | in_data[129:126];
  assign celloutsig_0_7z = { in_data[8:1], celloutsig_0_0z } << { in_data[82:78], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_9z = in_data[122:120] << in_data[121:119];
  assign celloutsig_0_0z = in_data[22:20] - in_data[44:42];
  assign celloutsig_1_19z = { celloutsig_1_12z[3:2], celloutsig_1_16z } - { celloutsig_1_9z[1:0], celloutsig_1_16z };
  assign celloutsig_1_11z = { in_data[147:126], celloutsig_1_7z, celloutsig_1_8z } - { in_data[170:161], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_1_12z = { in_data[106:97], celloutsig_1_7z } - { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_1_16z = { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_1z } - { celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_7z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_3z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_3z = { celloutsig_0_0z[1], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_12z = ~((celloutsig_0_4z & celloutsig_0_8z) | (in_data[32] & celloutsig_0_5z));
  assign celloutsig_1_4z = ~((celloutsig_1_0z[1] & celloutsig_1_1z) | (celloutsig_1_1z & celloutsig_1_3z));
  assign celloutsig_1_5z = ~((celloutsig_1_2z & celloutsig_1_2z) | (celloutsig_1_0z[1] & in_data[180]));
  assign { out_data[140:128], out_data[103:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
