Implementation of a simple cache controller with 32-bit addresses and 1024 blocks.
