$date
	Wed May 20 05:56:00 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module hdlt $end
$var wire 1 ! d $end
$var wire 1 " e $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module h $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 ! d $end
$var wire 1 " e $end
$var wire 1 ) w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
0(
0'
0&
0%
0$
0#
x"
x!
$end
#10
1"
#30
1!
0)
#100
1%
1(
1$
1'
1#
1&
#110
0"
#130
0!
1)
#150
1!
