Abdulla, P. A., Bjesse, P., and Een, N. 2000. Symbolic reachability analysis based on SAT-solvers. In Tools and Algorithms for the Construction and Analysis of Systems, M. I. S. Susanne Graf, Ed. Vol. 1785. Springer-Verlag, Berlin, Germany, 411--425.
M. Berkelaar , K. Van Eijk, Efficient and Effective Redundancy Removal for Million-Gate Circuits, Proceedings of the conference on Design, automation and test in Europe, p.1088, March 04-08, 2002
A. Biere , A. Cimatti , E. M. Clarke , M. Fujita , Y. Zhu, Symbolic model checking using SAT procedures instead of BDDs, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.317-320, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309942]
Bjesse, P., Leonard, T., and Mokkedem, A. 2001. Finding bugs in an alpha microprocessor using satisfiability solvers. In Proceedings of the International Conference on Computer Aided Verification. Paris, France, G. Berry, H. Comon, and A. Finkel, Eds. Lecture Notes in Computer Science, vol. 2102. Springer-Verlag, 454--464.
Randal E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, August 1986[doi>10.1109/TC.1986.1676819]
Burch, J. R., Clarke, E. M., Long, D. E., McMillan, K. L., and Dill, D. L. 1994. Symbolic model checking for sequential circuit verification. IEEE Trans. Comput.-Aid. Des. 13, 4, 401--424.
Gianpiero Cabodi , Marco Crivellari , Sergio Nocco , Stefano Quer, Circuit Based Quantification: Back to State Set Manipulation within Unbounded Model Checking, Proceedings of the conference on Design, Automation and Test in Europe, p.688-689, March 07-11, 2005[doi>10.1109/DATE.2005.93]
Pankaj Chauhan , Edmund M. Clarke , James H. Kukula , Samir Sapra , Helmut Veith , Dong Wang, Automated Abstraction Refinement for Model Checking Large State Spaces Using SAT Based Conflict Analysis, Proceedings of the 4th International Conference on Formal Methods in Computer-Aided Design, p.33-51, November 06-08, 2002
Cho, H., Hachtel, G., Jeong, S. W., Plessier, B., Schwarz, E., and Somenzi, F. 1990. ATPG aspects of FSM verification. In Proceedings of the International Conference on Computer-Aided Design. San Jose, CA, 134--137.
Coudert, O., Berthet, C., and Madre, J. C. 1989. Verification of sequential machines using Boolean function vectors. In Proceedings of the International Federation for Information Processing Workshop on Applied Formal Methods for Correct VLSI Design. Vol. 1. 111--128.
Coudert, O. and Madre, J. C. 1991. Symbolic computation of the valid states of the sequential machine: Algorithms and discussion. In International Workshop on Formal Methods in VLSI Design.
Eén, N. and Sörensson, N. 2003a. Minisat SAT Solver. http://www.cs.chalmers.se/Cs/Research/FormalMethods/MiniSat/.
Eén, N. and Sörensson, N. 2003b. Temporal induction by incremental sat solving. In Proceedings of the 1st International Workshop on Bounded Model Checking (BMC). Boulder, CO.
M. K. Ganai , A. Gupta , P. Ashar, Efficient SAT-based unbounded symbolic model checking using circuit cofactoring, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.510-517, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382631]
IBM. 2003. Ibm formal verification benchmark library. http://www.haifa.il.ibm.com/projects/verification/rb_homepage/benchmarks.html.
Hyeong-Ju Kang , In-Cheol Park, SAT-based unbounded symbolic model checking, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776043]
Robert P. Kurshan, Computer-aided verification of coordinating processes: the automata-theoretic approach, Princeton University Press, Princeton, NJ, 1994
Lin, B., Wang, C., and Somenzi, F. 2003. A satisfiability-based approach to abstraction refinement in model checking. In 1st International Workshop on Bounded Model Checking (BMC). Boulder, CO.
V. M. Manquinho , J. P. Marques-Silva, Search pruning techniques in SAT-based branch-and-bound algorithms for the binate covering problem, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.5, p.505-516, November 2006[doi>10.1109/43.998623]
João Marques-Silva, Improvements to the implementation of interpolant-based model checking, Proceedings of the 13 IFIP WG 10.5 international conference on Correct Hardware Design and Verification Methods, October 03-06, 2005, Saarbrücken, Germany[doi>10.1007/11560548_33]
Kenneth L. McMillan, Applying SAT Methods in Unbounded Symbolic Model Checking, Proceedings of the 14th International Conference on Computer Aided Verification, p.250-264, July 27-31, 2002
McMillan, K. L. 2003. Interpolation and SAT-based model checking. In Proceedings of the Computer Aided Verification. Boulder, CO, W. A. H. Jr. and F. Somenzi, Eds. Lecture Notes in Computer Science, vol. 2725. Springer, 1--13.
McMillan, K. L. and Jhala, R. 2005. Interpolation and SAT-based model checking. In Proceedings of the Computer Aided Verification. Edinburgh, Scotland, UK. T. Ball and R. B. Jones, Eds. Lecture Notes in Computer Science, vol. 3725. Springer, 39--51.
Mishchenko, A. 2005. ABC: A system for sequential synthesis and verification, http://www.eecs.berkeley.edu/~alanmi/abc/.
Alan Mishchenko , Satrajit Chatterjee , Robert Brayton , Niklas Een, Improvements to combinational equivalence checking, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233679]
Mishchenko, A. and Brayton, R. K. 2006b. Scalable logic synthesis using a simple circuit structure. In Proceedings of the International Workshop on Logic Synthesis. Lake Tahoe, CA.
Matthew W. Moskewicz , Conor F. Madigan , Ying Zhao , Lintao Zhang , Sharad Malik, Chaff: engineering an efficient SAT solver, Proceedings of the 38th annual Design Automation Conference, p.530-535, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379017]
Mary Sheeran , Satnam Singh , Gunnar Stålmarck, Checking Safety Properties Using Induction and a SAT-Solver, Proceedings of the Third International Conference on Formal Methods in Computer-Aided Design, p.108-125, November 01-03, 2000
Jesse Whittemore , Joonyoung Kim , Karem Sakallah, SATIRE: a new incremental satisfiability engine, Proceedings of the 38th annual Design Automation Conference, p.542-545, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379019]
Poul Frederick Williams , Armin Biere , Edmund M. Clarke , Anubhav Gupta, Combining Decision Diagrams and SAT Procedures for Efficient Symbolic Model Checking, Proceedings of the 12th International Conference on Computer Aided Verification, p.124-138, July 15-19, 2000
