
---------- Begin Simulation Statistics ----------
final_tick                                41638847250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 726751                       # Simulator instruction rate (inst/s)
host_mem_usage                               16956344                       # Number of bytes of host memory used
host_op_rate                                  1425151                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    30.53                       # Real time elapsed on the host
host_tick_rate                             1363858095                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    22187774                       # Number of instructions simulated
sim_ops                                      43510107                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041639                       # Number of seconds simulated
sim_ticks                                 41638847250                       # Number of ticks simulated
system.cpu.Branches                           4628246                       # Number of branches fetched
system.cpu.committedInsts                    22187774                       # Number of instructions committed
system.cpu.committedOps                      43510107                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     4515382                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2134                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     3551530                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           630                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    28624418                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           361                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         91513950                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               91513949.997802                       # Number of busy cycles
system.cpu.num_cc_register_reads             26867886                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            16698029                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      3813125                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 877339                       # Number of float alu accesses
system.cpu.num_fp_insts                        877339                       # number of float instructions
system.cpu.num_fp_register_reads              1458699                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              764271                       # number of times the floating registers were written
system.cpu.num_func_calls                      475622                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002198                       # Number of idle cycles
system.cpu.num_int_alu_accesses              42778866                       # Number of integer alu accesses
system.cpu.num_int_insts                     42778866                       # number of integer instructions
system.cpu.num_int_register_reads            82572699                       # number of times the integer registers were read
system.cpu.num_int_register_writes           34666162                       # number of times the integer registers were written
system.cpu.num_load_insts                     4515331                       # Number of load instructions
system.cpu.num_mem_refs                       8066849                       # number of memory refs
system.cpu.num_store_insts                    3551518                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                118141      0.27%      0.27% # Class of executed instruction
system.cpu.op_class::IntAlu                  34565882     79.44%     79.71% # Class of executed instruction
system.cpu.op_class::IntMult                    95408      0.22%     79.93% # Class of executed instruction
system.cpu.op_class::IntDiv                     39271      0.09%     80.02% # Class of executed instruction
system.cpu.op_class::FloatAdd                   33600      0.08%     80.10% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.10% # Class of executed instruction
system.cpu.op_class::FloatCvt                    2464      0.01%     80.11% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.11% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.11% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.11% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.11% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.11% # Class of executed instruction
system.cpu.op_class::SimdAdd                     7942      0.02%     80.13% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.13% # Class of executed instruction
system.cpu.op_class::SimdAlu                   137689      0.32%     80.44% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     80.44% # Class of executed instruction
system.cpu.op_class::SimdCvt                   144380      0.33%     80.77% # Class of executed instruction
system.cpu.op_class::SimdMisc                  296761      0.68%     81.46% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdShift                   1570      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                  48      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  72      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  24      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::MemRead                  4397285     10.11%     91.57% # Class of executed instruction
system.cpu.op_class::MemWrite                 3513398      8.07%     99.64% # Class of executed instruction
system.cpu.op_class::FloatMemRead              118046      0.27%     99.91% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              38120      0.09%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   43510107                       # Class of executed instruction
system.cpu.workload.numSyscalls                   114                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests       217012                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops        57411                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         436045                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops            57411                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        85112                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        178939                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  41638847250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              60476                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        35782                       # Transaction distribution
system.membus.trans_dist::CleanEvict            49330                       # Transaction distribution
system.membus.trans_dist::ReadExReq             33351                       # Transaction distribution
system.membus.trans_dist::ReadExResp            33351                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         60476                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       272766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       272766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 272766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      8294976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      8294976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8294976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             93827                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   93827    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               93827                       # Request fanout histogram
system.membus.reqLayer2.occupancy           146540485                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy          245301705                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  41638847250                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              174449                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        107180                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            220793                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              44584                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             44584                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         174449                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side       206900                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       448178                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  655078                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      4435136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     14152448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 18587584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                            110961                       # Total snoops (count)
system.l2bus.snoopTraffic                     2290048                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             329994                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.173979                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.379092                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   272582     82.60%     82.60% # Request fanout histogram
system.l2bus.snoop_fanout::1                    57412     17.40%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               329994                       # Request fanout histogram
system.l2bus.respLayer1.occupancy           204386910                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy            263372655                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            94593135                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           455                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     41638847250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  41638847250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     28555119                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28555119                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28555119                       # number of overall hits
system.cpu.icache.overall_hits::total        28555119                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        69299                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          69299                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        69299                       # number of overall misses
system.cpu.icache.overall_misses::total         69299                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1115617230                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1115617230                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1115617230                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1115617230                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28624418                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28624418                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28624418                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28624418                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002421                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002421                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002421                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002421                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16098.605030                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16098.605030                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16098.605030                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16098.605030                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        69299                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        69299                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        69299                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        69299                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1052555140                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1052555140                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1052555140                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1052555140                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002421                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002421                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002421                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002421                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15188.605030                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15188.605030                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15188.605030                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15188.605030                       # average overall mshr miss latency
system.cpu.icache.replacements                  68302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28555119                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28555119                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        69299                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         69299                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1115617230                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1115617230                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28624418                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28624418                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002421                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002421                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16098.605030                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16098.605030                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        69299                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        69299                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1052555140                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1052555140                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002421                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002421                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15188.605030                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15188.605030                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  41638847250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           946.411073                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28624418                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             69299                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            413.056725                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             80535                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   946.411073                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.924230                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.924230                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          997                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          808                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.973633                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57318135                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57318135                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  41638847250                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           7280                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  41638847250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  41638847250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      7917178                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7917178                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7917178                       # number of overall hits
system.cpu.dcache.overall_hits::total         7917178                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       149734                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         149734                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       149734                       # number of overall misses
system.cpu.dcache.overall_misses::total        149734                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7333801475                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7333801475                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7333801475                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7333801475                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      8066912                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8066912                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8066912                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8066912                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018562                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018562                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018562                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018562                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48978.865688                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48978.865688                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48978.865688                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48978.865688                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        71398                       # number of writebacks
system.cpu.dcache.writebacks::total             71398                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       149734                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       149734                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       149734                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       149734                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7197543535                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7197543535                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7197543535                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7197543535                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018562                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018562                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018562                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018562                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 48068.865688                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48068.865688                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48068.865688                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48068.865688                       # average overall mshr miss latency
system.cpu.dcache.replacements                 148710                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      4410232                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4410232                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       105150                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        105150                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4737204745                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4737204745                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4515382                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4515382                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023287                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023287                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45051.875844                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45051.875844                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       105150                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       105150                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4641518245                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4641518245                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023287                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023287                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44141.875844                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44141.875844                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3506946                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3506946                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        44584                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        44584                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2596596730                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2596596730                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      3551530                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3551530                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012553                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012553                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58240.551095                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58240.551095                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        44584                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        44584                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2556025290                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2556025290                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012553                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012553                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57330.551095                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57330.551095                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41638847250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.881008                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8066912                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            149734                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             53.874952                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            159705                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.881008                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          193                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          16283558                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         16283558                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  41638847250                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           64748                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           60458                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              125206                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          64748                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          60458                       # number of overall hits
system.l2cache.overall_hits::total             125206                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          4551                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         89276                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             93827                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         4551                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        89276                       # number of overall misses
system.l2cache.overall_misses::total            93827                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    339263925                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   6403078500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   6742342425                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    339263925                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   6403078500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   6742342425                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        69299                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       149734                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          219033                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        69299                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       149734                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         219033                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.065672                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.596231                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.428369                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.065672                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.596231                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.428369                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 74547.116018                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 71722.282584                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 71859.298763                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 74547.116018                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 71722.282584                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 71859.298763                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          35782                       # number of writebacks
system.l2cache.writebacks::total                35782                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         4551                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        89276                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        93827                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         4551                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        89276                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        93827                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    297849825                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   5590666900                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   5888516725                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    297849825                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   5590666900                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   5888516725                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.065672                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.596231                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.428369                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.065672                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.596231                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.428369                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 65447.116018                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 62622.282584                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 62759.298763                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 65447.116018                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 62622.282584                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 62759.298763                       # average overall mshr miss latency
system.l2cache.replacements                    110961                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        71398                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        71398                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        71398                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        71398                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        31562                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        31562                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data        11233                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            11233                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        33351                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          33351                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   2377932830                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   2377932830                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        44584                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        44584                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.748049                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.748049                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 71300.195796                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 71300.195796                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        33351                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        33351                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   2074438730                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   2074438730                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.748049                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.748049                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62200.195796                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62200.195796                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        64748                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        49225                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       113973                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         4551                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        55925                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        60476                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    339263925                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   4025145670                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   4364409595                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        69299                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       105150                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       174449                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.065672                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.531859                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.346669                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 74547.116018                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 71973.994993                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 72167.630052                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         4551                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        55925                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        60476                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    297849825                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   3516228170                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   3814077995                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.065672                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.531859                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.346669                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 65447.116018                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 62873.994993                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63067.630052                       # average ReadSharedReq mshr miss latency
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  41638847250                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             7937.474010                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 404482                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               119153                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.394644                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                70980                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   283.559565                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   809.831910                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  6844.082536                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.034614                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.098856                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.835459                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.968930                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          419                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          552                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         7085                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              3607505                       # Number of tag accesses
system.l2cache.tags.data_accesses             3607505                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  41638847250                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          291264                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         5713664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             6004928                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       291264                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         291264                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      2290048                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          2290048                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             4551                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            89276                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                93827                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         35782                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               35782                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            6995006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          137219553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              144214559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       6995006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           6995006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        54997872                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              54997872                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        54997872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           6995006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         137219553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             199212431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     35738.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      4551.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     89028.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.004471614020                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          2063                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          2063                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               232703                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               33682                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        93827                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       35782                       # Number of write requests accepted
system.mem_ctrl.readBursts                      93827                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     35782                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     248                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                     44                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               6643                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               5025                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               4948                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               7284                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               5874                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               5571                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               5476                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               6954                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               7102                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               6264                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              5615                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              5490                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              5423                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              4137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              4996                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              6777                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               3063                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               2177                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               2214                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3               3038                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               1779                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5               1763                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               1680                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               2879                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               2937                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               2413                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              1553                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              1447                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              1712                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              1848                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              2140                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              3070                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.73                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     904575360                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   467895000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat               2659181610                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9666.44                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28416.44                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     67265                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    31486                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  71.88                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 88.10                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  93827                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 35782                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    93575                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    1319                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    1348                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                    2057                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    2069                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    2071                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    2065                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    2064                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    2064                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    2084                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    2066                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    2065                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    2072                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    2064                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    2063                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    2063                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    2063                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    2063                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    2063                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        30532                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     270.964496                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    153.900759                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    316.275281                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         14330     46.93%     46.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         6232     20.41%     67.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         2686      8.80%     76.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511         1479      4.84%     80.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          654      2.14%     83.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          689      2.26%     85.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895         1200      3.93%     89.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          362      1.19%     90.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151         2900      9.50%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         30532                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples         2063                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       45.350945                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     182.682984                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255           2040     98.89%     98.89% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511           11      0.53%     99.42% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            4      0.19%     99.61% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-1023            3      0.15%     99.76% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1279            1      0.05%     99.81% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1280-1535            1      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1536-1791            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1792-2047            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::7168-7423            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           2063                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         2063                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.311197                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.283361                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.971518                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               715     34.66%     34.66% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                27      1.31%     35.97% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              1286     62.34%     98.30% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                34      1.65%     99.95% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                 1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           2063                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 5989056                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                    15872                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  2285632                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  6004928                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               2290048                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                        143.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         54.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     144.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      55.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.55                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.12                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.43                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    41638779910                       # Total gap between requests
system.mem_ctrl.avgGap                      321264.57                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       291264                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      5697792                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks      2285632                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 6995006.327894920483                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 136838370.327362984419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 54891817.400156296790                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         4551                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        89276                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        35782                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    141195000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   2517986610                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 952456886785                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     31025.05                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28204.52                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  26618324.49                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     76.36                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy             110091660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              58499925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            327040560                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            89366400                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      3286480080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       13336768800                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        4758354240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         21966601665                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         527.550668                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  12218831575                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1390220000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  28029795675                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy             107971080                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              57369015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            341113500                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            97055460                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      3286480080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy       13075298970                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        4978539360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         21943827465                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         527.003722                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  12791418385                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1390220000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  27457208865                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
