!SESSION 2024-06-21 14:43:23.356 -----------------------------------------------
eclipse.buildId=2023.2
java.version=11.0.16.1
java.vendor=Eclipse Adoptium
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=ko_KR
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.ui 4 4 2024-06-21 14:44:16.850
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:44:31.700
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:44:31.701
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:44:31.713
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-20

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:44:31.716
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:44:32.532
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:44:32.533
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-20

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:44:32.534
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:44:32.534
!MESSAGE XSCT Command: [setws C:/Harman/Verilog/SoC_06_21_userMap], Thread: Thread-20

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:44:32.540
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, C:/Xilinx/SharedData/2024.1/data;C:/Xilinx/Vitis/2024.1/data]. Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:44:32.541
!MESSAGE XSCT command with result: [setws C:/Harman/Verilog/SoC_06_21_userMap], Result: [null, ]. Thread: Thread-20

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 14:44:49.256
!MESSAGE Opening file dialog using preferences. Current path: C:\Xilinx\Vitis\2024.1\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:45:02.845
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/TEMP/hwspec_userMapTop13036984240755643882/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:45:03.092
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/TEMP/hwspec_userMapTop13036984240755643882/userMapTop.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:45:03.119
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/TEMP/hwspec_userMapTop13036984240755643882/userMapTop.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:45:03.122
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/TEMP/hwspec_userMapTop13036984240755643882/userMapTop.xsa], Result: [null, {"device": "7a35t",
"family": "artix7",
"timestamp": "Fri Jun 21 14:28:32 2024",
"vivado_version": "2024.1",
"part": "xc7a35tcpg236-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:45:03.125
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/TEMP/hwspec_userMapTop13036984240755643882/userMapTop.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:45:03.131
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/TEMP/hwspec_userMapTop13036984240755643882/userMapTop.xsa], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_bram_ctrl_1": {"hier_name": "axi_bram_ctrl_1",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"reset_inv_0": {"hier_name": "reset_inv_0",
"type": "util_vector_logic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:21.344
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/TEMP/hwspec_userMapTop13036984240755643882/userMapTop.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:21.352
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/TEMP/hwspec_userMapTop13036984240755643882/userMapTop.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_15": {"name": "freertos10_xilinx",
"version": "1.15",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.6.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_15",
},
"standalone_v9_1": {"name": "standalone",
"version": "9.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/bsp/standalone_v9_1",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:21.356
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/TEMP/hwspec_userMapTop13036984240755643882/userMapTop.xsa microblaze_0 C_DATA_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:21.359
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/TEMP/hwspec_userMapTop13036984240755643882/userMapTop.xsa microblaze_0 C_DATA_SIZE], Result: [null, 32]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:23.152
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:23.248
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5 microblaze_riscv",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/empty_application",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72 psxl_cortexr52 psx_cortexr52 psx_cortexa78 psxl_cortexa78",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC / Versal. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53 psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/imgsel",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze microblaze_riscv",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze microblaze_riscv",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal and versal net.",
"supp_proc": "psu_pmc psv_pmc psxl_pmc psx_pmc",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm psxl_psm psx_psm",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:23.328
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/TEMP/hwspec_userMapTop13036984240755643882/userMapTop.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:23.342
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/TEMP/hwspec_userMapTop13036984240755643882/userMapTop.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:23.344
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/TEMP/hwspec_userMapTop13036984240755643882/userMapTop.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:23.357
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/TEMP/hwspec_userMapTop13036984240755643882/userMapTop.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:25.152
!MESSAGE XSCT Command: [platform create -name {userMapTop} -hw {C:\Harman\Verilog\SoC_06_21_userMap\userMapTop.xsa} -out {C:/Harman/Verilog/SoC_06_21_userMap};platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:27.474
!MESSAGE XSCT command with result: [platform create -name {userMapTop} -hw {C:\Harman\Verilog\SoC_06_21_userMap\userMapTop.xsa} -out {C:/Harman/Verilog/SoC_06_21_userMap};platform write], Result: [null, Successfully saved  the platform at "C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:27.481
!MESSAGE XSCT Command: [domain create -name {standalone_microblaze_0} -display-name {standalone_microblaze_0} -os {standalone} -proc {microblaze_0} -runtime {cpp} -arch {32-bit} -support-app {hello_world}], Thread: ModalContext

!ENTRY org.eclipse.e4.ui.workbench 4 0 2024-06-21 14:46:27.501
!MESSAGE 
!STACK 0
java.lang.NullPointerException
	at org.eclipse.ui.part.IntroPart.dispose(IntroPart.java:99)
	at org.eclipse.ui.internal.ViewIntroAdapterPart.dispose(ViewIntroAdapterPart.java:153)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.invalidate(CompatibilityPart.java:260)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.destroy(CompatibilityPart.java:417)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:58)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:1002)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:967)
	at org.eclipse.e4.core.internal.di.InjectorImpl.uninject(InjectorImpl.java:200)
	at org.eclipse.e4.core.internal.di.Requestor.uninject(Requestor.java:176)
	at org.eclipse.e4.core.internal.contexts.ContextObjectSupplier$ContextInjectionListener.update(ContextObjectSupplier.java:89)
	at org.eclipse.e4.core.internal.contexts.TrackableComputationExt.update(TrackableComputationExt.java:105)
	at org.eclipse.e4.core.internal.contexts.EclipseContext.removeListenersTo(EclipseContext.java:491)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.uninject(ContextInjectionFactory.java:184)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:954)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.workbench.renderers.swt.ElementReferenceRenderer.disposeWidget(ElementReferenceRenderer.java:115)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:945)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.subscribeTopicToBeRendered(PartRenderingEngine.java:187)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:58)
	at org.eclipse.e4.core.di.internal.extensions.EventObjectSupplier$DIEventHandler.handleEvent(EventObjectSupplier.java:92)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:205)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:203)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:234)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:151)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:132)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:75)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:44)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:55)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:63)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:424)
	at org.eclipse.e4.ui.model.application.ui.impl.UIElementImpl.setToBeRendered(UIElementImpl.java:314)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.hidePart(PartServiceImpl.java:1406)
	at org.eclipse.ui.internal.WorkbenchPage.hidePart(WorkbenchPage.java:1537)
	at org.eclipse.ui.internal.WorkbenchPage.hidePart(WorkbenchPage.java:1496)
	at org.eclipse.ui.internal.WorkbenchPage.hideView(WorkbenchPage.java:2609)
	at org.eclipse.ui.internal.WorkbenchIntroManager.closeIntro(WorkbenchIntroManager.java:98)
	at com.xilinx.sdx.ui.utils.SWTUtils.closeWelcomeView(SWTUtils.java:529)
	at com.xilinx.sdx.scw.project.ScwProjectCreationHandler$1.run(ScwProjectCreationHandler.java:71)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:40)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:185)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:3897)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3527)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:166)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:368)
	at org.eclipse.jface.wizard.WizardDialog.run(WizardDialog.java:1033)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.execute(NewProjectCreationHandler.java:105)
	at com.xilinx.sdx.npw.NewProjectWizard._createApplicationProject(NewProjectWizard.java:214)
	at com.xilinx.sdx.npw.NewProjectWizard.performFinish(NewProjectWizard.java:161)
	at org.eclipse.jface.wizard.WizardDialog.finishPressed(WizardDialog.java:832)
	at org.eclipse.jface.wizard.WizardDialog.buttonPressed(WizardDialog.java:472)
	at org.eclipse.jface.dialogs.Dialog.lambda$0(Dialog.java:619)
	at org.eclipse.swt.events.SelectionListener$1.widgetSelected(SelectionListener.java:84)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:252)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4105)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1037)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3922)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3524)
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:823)
	at org.eclipse.jface.window.Window.open(Window.java:799)
	at com.xilinx.sdx.npw.OpenApplicationProjectWizardAction.run(OpenApplicationProjectWizardAction.java:27)
	at com.xilinx.sdx.npw.OpenApplicationProjectWizardAction.clicked(OpenApplicationProjectWizardAction.java:44)
	at com.xilinx.ide.product.intro.IDEIntroPart.createApplicationProject(IDEIntroPart.java:529)
	at com.xilinx.ide.product.intro.IDEIntroPart$5.run(IDEIntroPart.java:322)
	at com.xilinx.ide.product.intro.IDEIntroPart$14.mouseUp(IDEIntroPart.java:456)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:224)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4105)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1037)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3922)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3524)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1160)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1049)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:155)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:658)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:557)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:154)
	at com.xilinx.ide.application.ui.Application.start(Application.java:80)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:137)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:107)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:401)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:657)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:594)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1447)

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:31.486
!MESSAGE XSCT command with result: [domain create -name {standalone_microblaze_0} -display-name {standalone_microblaze_0} -os {standalone} -proc {microblaze_0} -runtime {cpp} -arch {32-bit} -support-app {hello_world}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:31.491
!MESSAGE XSCT Command: [platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:31.517
!MESSAGE XSCT command with result: [platform write], Result: [null, Successfully saved  the platform at "C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:31.532
!MESSAGE XSCT Command: [platform active {userMapTop}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:31.533
!MESSAGE XSCT command with result: [platform active {userMapTop}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:31.534
!MESSAGE XSCT Command: [platform generate -quick], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:31.601
!MESSAGE XSCT command with result: [platform generate -quick], Result: [null, Successfully generated platform at "C:/Harman/Verilog/SoC_06_21_userMap"]. Thread: ModalContext

!ENTRY org.eclipse.jface 4 2 2024-06-21 14:46:33.438
!MESSAGE Problems occurred when invoking code from plug-in: "org.eclipse.jface".
!STACK 0
java.lang.NullPointerException
	at com.xilinx.sdx.assistant.core.actions.RunConfigurationMenuAction.<init>(RunConfigurationMenuAction.java:30)
	at com.xilinx.sdx.assistant.adapters.system.SystemProjectAdapter.getAction(SystemProjectAdapter.java:207)
	at com.xilinx.sdx.assistant.view.SDXAssistantView.updateContextActions(SDXAssistantView.java:521)
	at com.xilinx.sdx.assistant.view.SDXAssistantView.lambda$9(SDXAssistantView.java:501)
	at org.eclipse.jface.viewers.Viewer$1.run(Viewer.java:151)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.ui.internal.JFaceUtil.lambda$0(JFaceUtil.java:47)
	at org.eclipse.jface.util.SafeRunnable.run(SafeRunnable.java:174)
	at org.eclipse.jface.viewers.Viewer.fireSelectionChanged(Viewer.java:148)
	at org.eclipse.jface.viewers.StructuredViewer.updateSelection(StructuredViewer.java:2129)
	at org.eclipse.jface.viewers.StructuredViewer.setSelection(StructuredViewer.java:1659)
	at org.eclipse.jface.viewers.TreeViewer.setSelection(TreeViewer.java:1084)
	at org.eclipse.jface.viewers.Viewer.setSelection(Viewer.java:376)
	at com.xilinx.sdx.assistant.view.SDXAssistantView.lambda$15(SDXAssistantView.java:724)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:40)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:185)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:3897)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3527)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:166)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:368)
	at org.eclipse.jface.wizard.WizardDialog.run(WizardDialog.java:1033)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.execute(NewProjectCreationHandler.java:105)
	at com.xilinx.sdx.npw.NewProjectWizard._createApplicationProject(NewProjectWizard.java:214)
	at com.xilinx.sdx.npw.NewProjectWizard.performFinish(NewProjectWizard.java:161)
	at org.eclipse.jface.wizard.WizardDialog.finishPressed(WizardDialog.java:832)
	at org.eclipse.jface.wizard.WizardDialog.buttonPressed(WizardDialog.java:472)
	at org.eclipse.jface.dialogs.Dialog.lambda$0(Dialog.java:619)
	at org.eclipse.swt.events.SelectionListener$1.widgetSelected(SelectionListener.java:84)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:252)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4105)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1037)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3922)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3524)
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:823)
	at org.eclipse.jface.window.Window.open(Window.java:799)
	at com.xilinx.sdx.npw.OpenApplicationProjectWizardAction.run(OpenApplicationProjectWizardAction.java:27)
	at com.xilinx.sdx.npw.OpenApplicationProjectWizardAction.clicked(OpenApplicationProjectWizardAction.java:44)
	at com.xilinx.ide.product.intro.IDEIntroPart.createApplicationProject(IDEIntroPart.java:529)
	at com.xilinx.ide.product.intro.IDEIntroPart$5.run(IDEIntroPart.java:322)
	at com.xilinx.ide.product.intro.IDEIntroPart$14.mouseUp(IDEIntroPart.java:456)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:224)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4105)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1037)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3922)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3524)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1160)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1049)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:155)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:658)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:557)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:154)
	at com.xilinx.ide.application.ui.Application.start(Application.java:80)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:137)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:107)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:401)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:657)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:594)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1447)

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:33.501
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:33.718
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:33.719
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:33.727
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_bram_ctrl_1": {"hier_name": "axi_bram_ctrl_1",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"reset_inv_0": {"hier_name": "reset_inv_0",
"type": "util_vector_logic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:33.759
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:33.765
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:33.766
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:33.772
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.546
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.549
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.550
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.571
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.573
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.575
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.576
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.579
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.580
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.601
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.603
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.606
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.607
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.611
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.612
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.632
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.637
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.647
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_15": {"name": "freertos10_xilinx",
"version": "1.15",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.6.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_15",
},
"standalone_v9_1": {"name": "standalone",
"version": "9.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/bsp/standalone_v9_1",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.648
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.662
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.663
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.667
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.668
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.671
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0], Result: [null, axi_bram_ctrl_0 axi_bram_ctrl_1 axi_gpio_0 axi_uartlite_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.673
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.694
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, {"axi_bram_ctrl_0": {"name": "bram",
"ver": "4.10",
},
"axi_bram_ctrl_1": {"name": "bram",
"ver": "4.10",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.11",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.10",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.18",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.10",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.10",
},
"microblaze_0": {"name": "cpu",
"ver": "2.18",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.695
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.783
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Result: [null, {"axi_bram_ctrl_0": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"bram_v4_10": {"name": "bram",
"version": "4.10",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_bram_ctrl_1": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"bram_v4_10": {"name": "bram",
"version": "4.10",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpio_v4_11": {"name": "gpio",
"version": "4.11",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"uartlite_v3_10": {"name": "uartlite",
"version": "3.10",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_1": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"clk_wiz_v1_7": {"name": "clk_wiz",
"version": "1.7",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"uartlite_v3_10": {"name": "uartlite",
"version": "3.10",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_riscv_v1_1": {"name": "cpu_riscv",
"version": "1.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_riscv_v1_1",
"compilerflags": "",
"linkerflags": "",
},
"cpu_v2_18": {"name": "cpu",
"version": "2.18",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_18",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"intc_v3_18": {"name": "intc",
"version": "3.18",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_18",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"bram_v4_10": {"name": "bram",
"version": "4.10",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"bram_v4_10": {"name": "bram",
"version": "4.10",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"microblaze_0_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"reset_inv_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"rst_clk_wiz_1_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.785
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.789
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.790
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.794
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.829
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.833
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.833
!MESSAGE XSCT Command: [::hsi::utils::opensw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.837
!MESSAGE XSCT command with result: [::hsi::utils::opensw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.838
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa -sw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss -app hello_world -processor microblaze_0 -os standalone -dir C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:34.991
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa -sw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss -app hello_world -processor microblaze_0 -os standalone -dir C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:35.041
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Harman\Verilog\SoC_06_21_userMap\userMapApp\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:35.052
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Harman\Verilog\SoC_06_21_userMap\userMapApp\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:35.053
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:35.057
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Result: [null, {"device": "7a35t",
"family": "artix7",
"timestamp": "Fri Jun 21 14:28:32 2024",
"vivado_version": "2024.1",
"part": "xc7a35tcpg236-1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:35.173
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:35.175
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 14:46:35.221
!MESSAGE Generating MD5 hash for file: C:\Harman\Verilog\SoC_06_21_userMap\userMapTop\export\userMapTop\sw\userMapTop\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:37.093
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/TEMP/hwspec_userMapTop13036984240755643882/userMapTop.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 14:46:37.097
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/TEMP/hwspec_userMapTop13036984240755643882/userMapTop.xsa], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2024-06-21 14:46:37.676
!MESSAGE Indexed 'userMapApp_system' (0 sources, 0 headers) in 0.001 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2024-06-21 14:46:38.379
!MESSAGE Indexed 'userMapApp' (2 sources, 52 headers) in 0.7 sec: 1,538 declarations; 2,247 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2024-06-21 14:46:41.317
!MESSAGE Indexed 'userMapTop' (184 sources, 211 headers) in 2.93 sec: 5,195 declarations; 19,271 references; 105 unresolved inclusions; 44 syntax errors; 659 unresolved names (2.6%)

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:20:31.840
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss ], Thread: Worker-14: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:20:31.851
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-14: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:20:31.852
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Thread: Worker-14: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:20:31.860
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.1",
}]. Thread: Worker-14: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:20:31.860
!MESSAGE Generating MD5 hash for file: C:\Harman\Verilog\SoC_06_21_userMap\userMapTop\export\userMapTop\sw\userMapTop\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:20:31.861
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Thread: Worker-14: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:20:31.864
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-14: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:20:40.061
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:20:40.068
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa ], Result: [null, {"microblaze_0": "system_wrapper/system_i/microblaze_0:system_wrapper/system_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:20:44.491
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: fpga_elf_mem_selection, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:20:44.492
!MESSAGE Preference loaded using local preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:20:44.493
!MESSAGE Workspace path used is: C:\Harman\Verilog\SoC_06_21_userMap

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:15.314
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:15.319
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa ], Result: [null, axi_bram_ctrl_0 axi_bram_ctrl_1 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:15.321
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY org.eclipse.tcf 4 0 2024-06-21 15:21:17.587
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:17.638
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:17.640
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:18.820
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Basys3 210183B9A60DA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:18.824
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:18.830
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Basys3 210183B9A60DA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:18.830
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Basys3 210183B9A60DA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:18.851
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Basys3 210183B9A60DA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:18.854
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:18.856
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:18.857
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:18.864
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Basys3 210183B9A60DA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:18.865
!MESSAGE XSCT Command: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:18.866
!MESSAGE XSCT command with result: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:18.867
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:18.874
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Basys3 210183B9A60DA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:18.875
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Basys3 210183B9A60DA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:18.901
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Basys3 210183B9A60DA" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:18.902
!MESSAGE XSCT Command: [fetch_device_jtag_ctx 2], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:18.905
!MESSAGE XSCT command with result: [fetch_device_jtag_ctx 2], Result: [null, jsn-Basys3-210183B9A60DA-0362d093-0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:18.951
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B9A60DA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B9A60DA-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:19.126
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B9A60DA" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B9A60DA-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:19.127
!MESSAGE XSCT Command: [fpga -file C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/_ide/bitstream/userMapTop.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:19.462
!MESSAGE XSCT command with result: [fpga -file C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/_ide/bitstream/userMapTop.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:20.266
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:21:20.271
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa ], Result: [null, axi_bram_ctrl_0 axi_bram_ctrl_1 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:26:20.705
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: sdx_program_fpga_view_bit_bmm_browse_key, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:26:20.705
!MESSAGE Preference loaded using local preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:26:20.706
!MESSAGE Workspace path used is: C:\Harman\Verilog\SoC_06_21_userMap

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:26:31.945
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: sdx_program_fpga_view_bit_bmm_browse_key, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:26:31.946
!MESSAGE Preference loaded using local preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:26:31.946
!MESSAGE Workspace path used is: C:\Harman\Verilog\SoC_06_21_userMap

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:27:07.225
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: sdx_program_fpga_view_bit_bmm_browse_key, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:27:07.225
!MESSAGE Preference loaded using local preference: C:\Harman\Verilog\SoC_06_21_userMap\userMapApp\_ide\bitstream

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:27:41.919
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss ], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:27:41.925
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:27:41.926
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:27:41.931
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.1",
}]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:27:41.932
!MESSAGE Generating MD5 hash for file: C:\Harman\Verilog\SoC_06_21_userMap\userMapTop\export\userMapTop\sw\userMapTop\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:27:41.933
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:27:41.936
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:27:42.843
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '1'

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:27:49.977
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: sdx_program_fpga_view_bit_bmm_browse_key, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:27:49.977
!MESSAGE Preference loaded using local preference: C:\Harman\Verilog\SoC_06_21_userMap\userMapApp\_ide\bitstream

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:35:11.640
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: sdx_program_fpga_view_bit_bmm_browse_key, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:35:11.642
!MESSAGE Preference loaded using local preference: C:\Harman\Verilog\SoC_06_21_userMap\userMapApp\_ide\bitstream

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:35:15.544
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: sdx_program_fpga_view_bit_bmm_browse_key, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:35:15.546
!MESSAGE Preference loaded using local preference: C:\Harman\Verilog\SoC_06_21_userMap\userMapApp\_ide\bitstream

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:35:22.216
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: sdx_program_fpga_view_bit_bmm_browse_key, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:35:22.217
!MESSAGE Preference loaded using local preference: C:\Harman\Verilog\SoC_06_21_userMap\userMapApp\_ide\bitstream

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:35:34.760
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: sdx_program_fpga_view_bit_bmm_browse_key, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:35:34.761
!MESSAGE Preference loaded using local preference: C:\Harman\Verilog\SoC_06_21_userMap\userMapApp\_ide\bitstream

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:36:17.373
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss ], Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:36:17.381
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:36:17.382
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:36:17.388
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.1",
}]. Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:36:17.388
!MESSAGE Generating MD5 hash for file: C:\Harman\Verilog\SoC_06_21_userMap\userMapTop\export\userMapTop\sw\userMapTop\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:36:17.389
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:36:17.392
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-23: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:36:18.291
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '2'

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:36:32.912
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: sdx_program_fpga_view_bit_bmm_browse_key, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:36:32.912
!MESSAGE Preference loaded using local preference: C:\Harman\Verilog\SoC_06_21_userMap\userMapApp\_ide\bitstream

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:36:36.192
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: sdx_program_fpga_view_bit_bmm_browse_key, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:36:36.193
!MESSAGE Preference loaded using local preference: C:\Harman\Verilog\SoC_06_21_userMap\userMapApp\_ide\bitstream

!ENTRY org.eclipse.launchbar.core 2 0 2024-06-21 15:37:22.081
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2024-06-21 15:37:22.083
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2024-06-21 15:37:22.083
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:37:34.724
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '3'

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:38:04.975
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '4'

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:38:18.114
!MESSAGE XSCT Command: [platform read {C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/platform.spr}], Thread: Worker-28: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:38:18.419
!MESSAGE XSCT command with result: [platform read {C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/platform.spr}], Result: [null, ]. Thread: Worker-28: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:38:23.910
!MESSAGE XSCT Command: [platform config -updatehw {C:/Harman/Verilog/SoC_06_21_userMap/userMapTop.xsa}], Thread: Worker-19: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:38:24.374
!MESSAGE XSCT command with result: [platform config -updatehw {C:/Harman/Verilog/SoC_06_21_userMap/userMapTop.xsa}], Result: [null, ]. Thread: Worker-19: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:38:54.028
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss ], Thread: Worker-25: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:38:54.044
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-25: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:38:54.044
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Thread: Worker-25: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:38:54.052
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.1",
}]. Thread: Worker-25: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:38:54.053
!MESSAGE Generating MD5 hash for file: C:\Harman\Verilog\SoC_06_21_userMap\userMapTop\export\userMapTop\sw\userMapTop\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:38:54.054
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Thread: Worker-25: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:38:54.058
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-25: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:38:55.718
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '5'

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:39:07.464
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: sdx_program_fpga_view_bit_bmm_browse_key, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:39:07.465
!MESSAGE Preference loaded using local preference: C:\Harman\Verilog\SoC_06_21_userMap\userMapApp\_ide\bitstream

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:39:42.400
!MESSAGE Opening file dialog using preferences. Current path: C:\Xilinx\Vitis\2024.1\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:39:50.527
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/TEMP/hwspec_userMapTop16177821833998116603/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:39:50.733
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/TEMP/hwspec_userMapTop16177821833998116603/userMapTop.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:39:50.759
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/TEMP/hwspec_userMapTop16177821833998116603/userMapTop.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:39:50.762
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/TEMP/hwspec_userMapTop16177821833998116603/userMapTop.xsa], Result: [null, {"device": "7a35t",
"family": "artix7",
"timestamp": "Fri Jun 21 15:34:33 2024",
"vivado_version": "2024.1",
"part": "xc7a35tcpg236-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:39:50.762
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/TEMP/hwspec_userMapTop16177821833998116603/userMapTop.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:39:50.768
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/TEMP/hwspec_userMapTop16177821833998116603/userMapTop.xsa], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_bram_ctrl_1": {"hier_name": "axi_bram_ctrl_1",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"reset_inv_0": {"hier_name": "reset_inv_0",
"type": "util_vector_logic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:04.367
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/TEMP/hwspec_userMapTop16177821833998116603/userMapTop.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:04.379
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/TEMP/hwspec_userMapTop16177821833998116603/userMapTop.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_15": {"name": "freertos10_xilinx",
"version": "1.15",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.6.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_15",
},
"standalone_v9_1": {"name": "standalone",
"version": "9.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/bsp/standalone_v9_1",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:04.381
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/TEMP/hwspec_userMapTop16177821833998116603/userMapTop.xsa microblaze_0 C_DATA_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:04.383
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/TEMP/hwspec_userMapTop16177821833998116603/userMapTop.xsa microblaze_0 C_DATA_SIZE], Result: [null, 32]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:06.326
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:06.453
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5 microblaze_riscv",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/empty_application",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72 psxl_cortexr52 psx_cortexr52 psx_cortexa78 psxl_cortexa78",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC / Versal. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53 psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/imgsel",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze microblaze_riscv",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze microblaze_riscv",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal and versal net.",
"supp_proc": "psu_pmc psv_pmc psxl_pmc psx_pmc",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm psxl_psm psx_psm",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:06.481
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/TEMP/hwspec_userMapTop16177821833998116603/userMapTop.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:06.495
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/TEMP/hwspec_userMapTop16177821833998116603/userMapTop.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:06.496
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/TEMP/hwspec_userMapTop16177821833998116603/userMapTop.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:06.509
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/TEMP/hwspec_userMapTop16177821833998116603/userMapTop.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:07.453
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/TEMP/hwspec_userMapTop16177821833998116603/userMapTop.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:07.467
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/TEMP/hwspec_userMapTop16177821833998116603/userMapTop.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:08.746
!MESSAGE XSCT Command: [platform create -name {userMapTop_1} -hw {C:\Harman\Verilog\SoC_06_21_userMap\userMapTop.xsa} -out {C:/Harman/Verilog/SoC_06_21_userMap};platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:08.971
!MESSAGE XSCT command with result: [platform create -name {userMapTop_1} -hw {C:\Harman\Verilog\SoC_06_21_userMap\userMapTop.xsa} -out {C:/Harman/Verilog/SoC_06_21_userMap};platform write], Result: [null, Successfully saved  the platform at "C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:08.976
!MESSAGE XSCT Command: [domain create -name {standalone_microblaze_0} -display-name {standalone_microblaze_0} -os {standalone} -proc {microblaze_0} -runtime {cpp} -arch {32-bit} -support-app {hello_world}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:12.763
!MESSAGE XSCT command with result: [domain create -name {standalone_microblaze_0} -display-name {standalone_microblaze_0} -os {standalone} -proc {microblaze_0} -runtime {cpp} -arch {32-bit} -support-app {hello_world}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:12.764
!MESSAGE XSCT Command: [platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:12.790
!MESSAGE XSCT command with result: [platform write], Result: [null, Successfully saved  the platform at "C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:12.792
!MESSAGE XSCT Command: [platform active {userMapTop_1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:12.793
!MESSAGE XSCT command with result: [platform active {userMapTop_1}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:12.795
!MESSAGE XSCT Command: [platform generate -quick], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:12.868
!MESSAGE XSCT command with result: [platform generate -quick], Result: [null, Successfully generated platform at "C:/Harman/Verilog/SoC_06_21_userMap"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:14.607
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:14.841
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:14.842
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:14.849
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_bram_ctrl_1": {"hier_name": "axi_bram_ctrl_1",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"reset_inv_0": {"hier_name": "reset_inv_0",
"type": "util_vector_logic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:14.866
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp_rev1/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:14.872
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp_rev1/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:14.873
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp_rev1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:14.877
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp_rev1/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.291
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.295
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.296
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.299
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.300
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.303
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.304
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.308
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.309
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.312
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.312
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.316
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.317
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.321
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.322
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.325
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.327
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.336
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_15": {"name": "freertos10_xilinx",
"version": "1.15",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.6.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_15",
},
"standalone_v9_1": {"name": "standalone",
"version": "9.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/bsp/standalone_v9_1",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.337
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp_rev1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.342
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp_rev1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.343
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp_rev1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.347
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp_rev1/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.348
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa microblaze_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.351
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa microblaze_0], Result: [null, axi_bram_ctrl_0 axi_bram_ctrl_1 axi_gpio_0 axi_uartlite_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.352
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp_rev1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.357
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp_rev1/system.mss], Result: [null, {"axi_bram_ctrl_0": {"name": "bram",
"ver": "4.10",
},
"axi_bram_ctrl_1": {"name": "bram",
"ver": "4.10",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.11",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.10",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.18",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.10",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.10",
},
"microblaze_0": {"name": "cpu",
"ver": "2.18",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.358
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.445
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa], Result: [null, {"axi_bram_ctrl_0": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"bram_v4_10": {"name": "bram",
"version": "4.10",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_bram_ctrl_1": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"bram_v4_10": {"name": "bram",
"version": "4.10",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpio_v4_11": {"name": "gpio",
"version": "4.11",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"uartlite_v3_10": {"name": "uartlite",
"version": "3.10",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_1": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"clk_wiz_v1_7": {"name": "clk_wiz",
"version": "1.7",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"uartlite_v3_10": {"name": "uartlite",
"version": "3.10",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_riscv_v1_1": {"name": "cpu_riscv",
"version": "1.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_riscv_v1_1",
"compilerflags": "",
"linkerflags": "",
},
"cpu_v2_18": {"name": "cpu",
"version": "2.18",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_18",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"intc_v3_18": {"name": "intc",
"version": "3.18",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_18",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"bram_v4_10": {"name": "bram",
"version": "4.10",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"bram_v4_10": {"name": "bram",
"version": "4.10",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"microblaze_0_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"reset_inv_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"rst_clk_wiz_1_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.447
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp_rev1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.451
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp_rev1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.451
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp_rev1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.456
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp_rev1/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.475
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.478
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.479
!MESSAGE XSCT Command: [::hsi::utils::opensw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp_rev1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.481
!MESSAGE XSCT command with result: [::hsi::utils::opensw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp_rev1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.481
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa -sw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp_rev1/system.mss -app hello_world -processor microblaze_0 -os standalone -dir C:/Harman/Verilog/SoC_06_21_userMap/userMapApp_rev1/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.660
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa -sw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp_rev1/system.mss -app hello_world -processor microblaze_0 -os standalone -dir C:/Harman/Verilog/SoC_06_21_userMap/userMapApp_rev1/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.696
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Harman\Verilog\SoC_06_21_userMap\userMapApp_rev1\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.710
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Harman\Verilog\SoC_06_21_userMap\userMapApp_rev1\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.711
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.714
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa], Result: [null, {"device": "7a35t",
"family": "artix7",
"timestamp": "Fri Jun 21 15:34:33 2024",
"vivado_version": "2024.1",
"part": "xc7a35tcpg236-1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.752
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp_rev1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:15.754
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp_rev1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:40:15.772
!MESSAGE Generating MD5 hash for file: C:\Harman\Verilog\SoC_06_21_userMap\userMapTop_1\export\userMapTop_1\sw\userMapTop_1\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:16.141
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/TEMP/hwspec_userMapTop16177821833998116603/userMapTop.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:16.145
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/TEMP/hwspec_userMapTop16177821833998116603/userMapTop.xsa], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2024-06-21 15:40:20.891
!MESSAGE Indexed 'userMapTop_1' (184 sources, 211 headers) in 2.64 sec: 5,195 declarations; 19,271 references; 105 unresolved inclusions; 44 syntax errors; 659 unresolved names (2.6%)

!ENTRY org.eclipse.cdt.core 1 0 2024-06-21 15:40:21.150
!MESSAGE Indexed 'userMapApp_rev1' (2 sources, 52 headers) in 0.256 sec: 1,538 declarations; 2,247 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2024-06-21 15:40:21.195
!MESSAGE Indexed 'userMapApp_rev1_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:58.932
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/sw/userMapTop_1/standalone_microblaze_0/system.mss ], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:58.939
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/sw/userMapTop_1/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:58.940
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/sw/userMapTop_1/standalone_microblaze_0/system.mss], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:58.945
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/sw/userMapTop_1/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.1",
}]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:40:58.946
!MESSAGE Generating MD5 hash for file: C:\Harman\Verilog\SoC_06_21_userMap\userMapTop_1\export\userMapTop_1\sw\userMapTop_1\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:58.947
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/sw/userMapTop_1/standalone_microblaze_0/system.mss], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:40:58.951
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/sw/userMapTop_1/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:41:08.061
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:41:08.065
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa ], Result: [null, {"microblaze_0": "system_wrapper/system_i/microblaze_0:system_wrapper/system_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:41:34.024
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/sw/userMapTop_1/standalone_microblaze_0/system.mss ], Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:41:34.031
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/sw/userMapTop_1/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:41:34.032
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/sw/userMapTop_1/standalone_microblaze_0/system.mss], Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:41:34.037
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/sw/userMapTop_1/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.1",
}]. Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:41:34.038
!MESSAGE Generating MD5 hash for file: C:\Harman\Verilog\SoC_06_21_userMap\userMapTop_1\export\userMapTop_1\sw\userMapTop_1\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:41:34.039
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/sw/userMapTop_1/standalone_microblaze_0/system.mss], Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:41:34.043
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop_1/export/userMapTop_1/sw/userMapTop_1/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:41:35.555
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '6'

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:46:04.555
!MESSAGE XSCT Command: [catch {platform remove userMapTop}], Thread: Worker-23: Deleting platform 'userMapTop'

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:46:04.569
!MESSAGE XSCT command with result: [catch {platform remove userMapTop}], Result: [null, 0]. Thread: Worker-23: Deleting platform 'userMapTop'

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:46:10.044
!MESSAGE XSCT Command: [catch {platform remove userMapTop_1}], Thread: Worker-19: Deleting platform 'userMapTop_1'

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:46:10.055
!MESSAGE XSCT command with result: [catch {platform remove userMapTop_1}], Result: [null, 0]. Thread: Worker-19: Deleting platform 'userMapTop_1'
!SESSION 2024-06-21 15:47:36.807 -----------------------------------------------
eclipse.buildId=2023.2
java.version=11.0.16.1
java.vendor=Eclipse Adoptium
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=ko_KR
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data C:\Harman\Verilog\SoC_06_21_userMap

!ENTRY org.eclipse.ui 4 4 2024-06-21 15:47:41.817
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:47:59.307
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:47:59.308
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-1: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:47:59.309
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:47:59.337
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:47:59.338
!MESSAGE XSCT Command: [setws C:/Harman/Verilog/SoC_06_21_userMap], Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:47:59.985
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-1: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:47:59.985
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:47:59.986
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-1: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:47:59.986
!MESSAGE XSCT command with result: [setws C:/Harman/Verilog/SoC_06_21_userMap], Result: [null, ]. Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:00.000
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, C:/Xilinx/SharedData/2024.1/data;C:/Xilinx/Vitis/2024.1/data]. Thread: Worker-1: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:48:14.766
!MESSAGE Opening file dialog using preferences. Current path: C:\Xilinx\Vitis\2024.1\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:24.593
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/TEMP/hwspec_userMapTop12027629741592265069/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:24.839
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/TEMP/hwspec_userMapTop12027629741592265069/userMapTop.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:24.868
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/TEMP/hwspec_userMapTop12027629741592265069/userMapTop.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:24.871
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/TEMP/hwspec_userMapTop12027629741592265069/userMapTop.xsa], Result: [null, {"device": "7a35t",
"family": "artix7",
"timestamp": "Fri Jun 21 15:34:33 2024",
"vivado_version": "2024.1",
"part": "xc7a35tcpg236-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:24.874
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/TEMP/hwspec_userMapTop12027629741592265069/userMapTop.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:24.880
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/TEMP/hwspec_userMapTop12027629741592265069/userMapTop.xsa], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_bram_ctrl_1": {"hier_name": "axi_bram_ctrl_1",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"reset_inv_0": {"hier_name": "reset_inv_0",
"type": "util_vector_logic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:40.427
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/TEMP/hwspec_userMapTop12027629741592265069/userMapTop.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:40.436
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/TEMP/hwspec_userMapTop12027629741592265069/userMapTop.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_15": {"name": "freertos10_xilinx",
"version": "1.15",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.6.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_15",
},
"standalone_v9_1": {"name": "standalone",
"version": "9.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/bsp/standalone_v9_1",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:40.439
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/TEMP/hwspec_userMapTop12027629741592265069/userMapTop.xsa microblaze_0 C_DATA_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:40.442
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/TEMP/hwspec_userMapTop12027629741592265069/userMapTop.xsa microblaze_0 C_DATA_SIZE], Result: [null, 32]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:44.441
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:44.534
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5 microblaze_riscv",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/empty_application",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72 psxl_cortexr52 psx_cortexr52 psx_cortexa78 psxl_cortexa78",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC / Versal. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53 psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/imgsel",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze microblaze_riscv",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze microblaze_riscv",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal and versal net.",
"supp_proc": "psu_pmc psv_pmc psxl_pmc psx_pmc",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm psxl_psm psx_psm",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:44.619
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/TEMP/hwspec_userMapTop12027629741592265069/userMapTop.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:44.633
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/TEMP/hwspec_userMapTop12027629741592265069/userMapTop.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:44.636
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/TEMP/hwspec_userMapTop12027629741592265069/userMapTop.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:44.648
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/TEMP/hwspec_userMapTop12027629741592265069/userMapTop.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:45.808
!MESSAGE XSCT Command: [platform create -name {userMapTop} -hw {C:\Harman\Verilog\SoC_06_21_userMap\userMapTop.xsa} -out {C:/Harman/Verilog/SoC_06_21_userMap};platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:48.176
!MESSAGE XSCT command with result: [platform create -name {userMapTop} -hw {C:\Harman\Verilog\SoC_06_21_userMap\userMapTop.xsa} -out {C:/Harman/Verilog/SoC_06_21_userMap};platform write], Result: [null, Successfully saved  the platform at "C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:48.183
!MESSAGE XSCT Command: [domain create -name {standalone_microblaze_0} -display-name {standalone_microblaze_0} -os {standalone} -proc {microblaze_0} -runtime {cpp} -arch {32-bit} -support-app {hello_world}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:51.816
!MESSAGE XSCT command with result: [domain create -name {standalone_microblaze_0} -display-name {standalone_microblaze_0} -os {standalone} -proc {microblaze_0} -runtime {cpp} -arch {32-bit} -support-app {hello_world}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:51.821
!MESSAGE XSCT Command: [platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:51.846
!MESSAGE XSCT command with result: [platform write], Result: [null, Successfully saved  the platform at "C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:51.865
!MESSAGE XSCT Command: [platform active {userMapTop}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:51.866
!MESSAGE XSCT command with result: [platform active {userMapTop}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:51.867
!MESSAGE XSCT Command: [platform generate -quick], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:51.929
!MESSAGE XSCT command with result: [platform generate -quick], Result: [null, Successfully generated platform at "C:/Harman/Verilog/SoC_06_21_userMap"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:54.074
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:54.335
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:54.336
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:54.342
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_bram_ctrl_1": {"hier_name": "axi_bram_ctrl_1",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"reset_inv_0": {"hier_name": "reset_inv_0",
"type": "util_vector_logic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:54.370
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:54.376
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:54.376
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:54.381
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:54.916
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:54.920
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:54.921
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:54.942
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:54.944
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:54.947
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:54.948
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:54.951
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:54.952
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:54.973
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:54.974
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:54.977
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:54.979
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:54.983
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:54.984
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.003
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.007
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.017
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_15": {"name": "freertos10_xilinx",
"version": "1.15",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.6.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_15",
},
"standalone_v9_1": {"name": "standalone",
"version": "9.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/bsp/standalone_v9_1",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.018
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.035
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.035
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.039
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.040
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.044
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0], Result: [null, axi_bram_ctrl_0 axi_bram_ctrl_1 axi_gpio_0 axi_uartlite_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.045
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.066
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, {"axi_bram_ctrl_0": {"name": "bram",
"ver": "4.10",
},
"axi_bram_ctrl_1": {"name": "bram",
"ver": "4.10",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.11",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.10",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.18",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.10",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.10",
},
"microblaze_0": {"name": "cpu",
"ver": "2.18",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.067
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.154
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Result: [null, {"axi_bram_ctrl_0": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"bram_v4_10": {"name": "bram",
"version": "4.10",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_bram_ctrl_1": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"bram_v4_10": {"name": "bram",
"version": "4.10",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpio_v4_11": {"name": "gpio",
"version": "4.11",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"uartlite_v3_10": {"name": "uartlite",
"version": "3.10",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_1": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"clk_wiz_v1_7": {"name": "clk_wiz",
"version": "1.7",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"uartlite_v3_10": {"name": "uartlite",
"version": "3.10",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_riscv_v1_1": {"name": "cpu_riscv",
"version": "1.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_riscv_v1_1",
"compilerflags": "",
"linkerflags": "",
},
"cpu_v2_18": {"name": "cpu",
"version": "2.18",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_18",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"intc_v3_18": {"name": "intc",
"version": "3.18",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_18",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"bram_v4_10": {"name": "bram",
"version": "4.10",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"bram_v4_10": {"name": "bram",
"version": "4.10",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"microblaze_0_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"reset_inv_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"rst_clk_wiz_1_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.157
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.161
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.162
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.166
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.200
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.203
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.203
!MESSAGE XSCT Command: [::hsi::utils::opensw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.224
!MESSAGE XSCT command with result: [::hsi::utils::opensw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.225
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa -sw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss -app hello_world -processor microblaze_0 -os standalone -dir C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.392
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa -sw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss -app hello_world -processor microblaze_0 -os standalone -dir C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.513
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Harman\Verilog\SoC_06_21_userMap\userMapApp\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.529
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Harman\Verilog\SoC_06_21_userMap\userMapApp\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.530
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.536
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Result: [null, {"device": "7a35t",
"family": "artix7",
"timestamp": "Fri Jun 21 15:34:33 2024",
"vivado_version": "2024.1",
"part": "xc7a35tcpg236-1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.660
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:55.662
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:48:55.718
!MESSAGE Generating MD5 hash for file: C:\Harman\Verilog\SoC_06_21_userMap\userMapTop\export\userMapTop\sw\userMapTop\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:56.213
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/TEMP/hwspec_userMapTop12027629741592265069/userMapTop.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:48:56.218
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/TEMP/hwspec_userMapTop12027629741592265069/userMapTop.xsa], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2024-06-21 15:48:58.463
!MESSAGE Indexed 'userMapApp_system' (0 sources, 0 headers) in 0.004 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2024-06-21 15:48:59.055
!MESSAGE Indexed 'userMapApp' (2 sources, 52 headers) in 0.59 sec: 1,538 declarations; 2,247 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2024-06-21 15:49:01.872
!MESSAGE Indexed 'userMapTop' (184 sources, 211 headers) in 2.81 sec: 5,195 declarations; 19,271 references; 105 unresolved inclusions; 44 syntax errors; 659 unresolved names (2.6%)

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:52:13.814
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss ], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:52:13.821
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:52:13.821
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:52:13.829
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.1",
}]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:52:13.829
!MESSAGE Generating MD5 hash for file: C:\Harman\Verilog\SoC_06_21_userMap\userMapTop\export\userMapTop\sw\userMapTop\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:52:13.830
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:52:13.833
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:52:15.801
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:52:26.794
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:52:26.797
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa ], Result: [null, {"microblaze_0": "system_wrapper/system_i/microblaze_0:system_wrapper/system_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:52:28.543
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: sdx_program_fpga_view_bit_bmm_browse_key, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:52:28.544
!MESSAGE Preference loaded using local preference: C:\Harman\Verilog\SoC_06_21_userMap\userMapApp\_ide\bitstream

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:54:26.019
!MESSAGE XSCT Command: [catch {platform remove userMapTop}], Thread: Worker-8: Deleting platform 'userMapTop'

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:54:26.036
!MESSAGE XSCT command with result: [catch {platform remove userMapTop}], Result: [null, 0]. Thread: Worker-8: Deleting platform 'userMapTop'

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:59:31.472
!MESSAGE Opening file dialog using preferences. Current path: C:\Xilinx\Vitis\2024.1\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:39.420
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/TEMP/hwspec_userMapTop6378680869821986124/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:39.649
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/TEMP/hwspec_userMapTop6378680869821986124/userMapTop.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:39.683
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/TEMP/hwspec_userMapTop6378680869821986124/userMapTop.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:39.689
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/TEMP/hwspec_userMapTop6378680869821986124/userMapTop.xsa], Result: [null, {"device": "7a35t",
"family": "artix7",
"timestamp": "Fri Jun 21 15:34:33 2024",
"vivado_version": "2024.1",
"part": "xc7a35tcpg236-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:39.690
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/TEMP/hwspec_userMapTop6378680869821986124/userMapTop.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:39.698
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/TEMP/hwspec_userMapTop6378680869821986124/userMapTop.xsa], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_bram_ctrl_1": {"hier_name": "axi_bram_ctrl_1",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"reset_inv_0": {"hier_name": "reset_inv_0",
"type": "util_vector_logic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:45.674
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/TEMP/hwspec_userMapTop6378680869821986124/userMapTop.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:45.688
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/TEMP/hwspec_userMapTop6378680869821986124/userMapTop.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_15": {"name": "freertos10_xilinx",
"version": "1.15",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.6.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_15",
},
"standalone_v9_1": {"name": "standalone",
"version": "9.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/bsp/standalone_v9_1",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:45.691
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/TEMP/hwspec_userMapTop6378680869821986124/userMapTop.xsa microblaze_0 C_DATA_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:45.693
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/TEMP/hwspec_userMapTop6378680869821986124/userMapTop.xsa microblaze_0 C_DATA_SIZE], Result: [null, 32]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:46.870
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:47.006
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5 microblaze_riscv",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/empty_application",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72 psxl_cortexr52 psx_cortexr52 psx_cortexa78 psxl_cortexa78",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC / Versal. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53 psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/imgsel",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze microblaze_riscv",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze microblaze_riscv",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal and versal net.",
"supp_proc": "psu_pmc psv_pmc psxl_pmc psx_pmc",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm psxl_psm psx_psm",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:47.038
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/TEMP/hwspec_userMapTop6378680869821986124/userMapTop.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:47.058
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/TEMP/hwspec_userMapTop6378680869821986124/userMapTop.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:47.060
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/TEMP/hwspec_userMapTop6378680869821986124/userMapTop.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:47.094
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/TEMP/hwspec_userMapTop6378680869821986124/userMapTop.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:48.592
!MESSAGE XSCT Command: [platform create -name {userMapTop} -hw {C:\Harman\Verilog\SoC_06_21_userMap\userMapTop.xsa} -out {C:/Harman/Verilog/SoC_06_21_userMap};platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:48.818
!MESSAGE XSCT command with result: [platform create -name {userMapTop} -hw {C:\Harman\Verilog\SoC_06_21_userMap\userMapTop.xsa} -out {C:/Harman/Verilog/SoC_06_21_userMap};platform write], Result: [null, Successfully saved  the platform at "C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:48.822
!MESSAGE XSCT Command: [domain create -name {standalone_microblaze_0} -display-name {standalone_microblaze_0} -os {standalone} -proc {microblaze_0} -runtime {cpp} -arch {32-bit} -support-app {hello_world}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:52.664
!MESSAGE XSCT command with result: [domain create -name {standalone_microblaze_0} -display-name {standalone_microblaze_0} -os {standalone} -proc {microblaze_0} -runtime {cpp} -arch {32-bit} -support-app {hello_world}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:52.666
!MESSAGE XSCT Command: [platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:52.692
!MESSAGE XSCT command with result: [platform write], Result: [null, Successfully saved  the platform at "C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:52.694
!MESSAGE XSCT Command: [platform generate -quick], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:52.760
!MESSAGE XSCT command with result: [platform generate -quick], Result: [null, Successfully generated platform at "C:/Harman/Verilog/SoC_06_21_userMap"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:54.537
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:54.545
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:54.546
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:54.782
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:54.785
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:54.794
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_bram_ctrl_1": {"hier_name": "axi_bram_ctrl_1",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"reset_inv_0": {"hier_name": "reset_inv_0",
"type": "util_vector_logic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:54.813
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:54.818
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:54.818
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:54.825
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.298
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.302
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.303
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.306
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.307
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.310
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.310
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.313
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.314
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.317
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.318
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.321
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.322
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.325
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.325
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.329
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.331
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.335
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.335
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.339
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.340
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.343
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa microblaze_0], Result: [null, axi_bram_ctrl_0 axi_bram_ctrl_1 axi_gpio_0 axi_uartlite_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.344
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.350
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, {"axi_bram_ctrl_0": {"name": "bram",
"ver": "4.10",
},
"axi_bram_ctrl_1": {"name": "bram",
"ver": "4.10",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.11",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.10",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.18",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.10",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.10",
},
"microblaze_0": {"name": "cpu",
"ver": "2.18",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.351
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.355
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.356
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.361
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.381
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.385
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.386
!MESSAGE XSCT Command: [::hsi::utils::opensw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.388
!MESSAGE XSCT command with result: [::hsi::utils::opensw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.389
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa -sw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss -app hello_world -processor microblaze_0 -os standalone -dir C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.549
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa -sw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss -app hello_world -processor microblaze_0 -os standalone -dir C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.598
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Harman\Verilog\SoC_06_21_userMap\userMapApp\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.623
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Harman\Verilog\SoC_06_21_userMap\userMapApp\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.625
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.630
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa], Result: [null, {"device": "7a35t",
"family": "artix7",
"timestamp": "Fri Jun 21 15:34:33 2024",
"vivado_version": "2024.1",
"part": "xc7a35tcpg236-1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.687
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:55.690
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapApp/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 15:59:55.716
!MESSAGE Generating MD5 hash for file: C:\Harman\Verilog\SoC_06_21_userMap\userMapTop\export\userMapTop\sw\userMapTop\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:56.113
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/TEMP/hwspec_userMapTop6378680869821986124/userMapTop.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 15:59:56.118
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/TEMP/hwspec_userMapTop6378680869821986124/userMapTop.xsa], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2024-06-21 15:59:58.337
!MESSAGE Indexed 'userMapApp_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2024-06-21 15:59:58.678
!MESSAGE Indexed 'userMapApp' (2 sources, 52 headers) in 0.327 sec: 1,538 declarations; 2,247 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2024-06-21 16:00:01.221
!MESSAGE Indexed 'userMapTop' (184 sources, 211 headers) in 2.54 sec: 5,195 declarations; 19,271 references; 105 unresolved inclusions; 44 syntax errors; 659 unresolved names (2.6%)

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 16:00:45.923
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss ], Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 16:00:45.930
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 16:00:45.930
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 16:00:45.935
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "9.1",
}]. Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 16:00:45.936
!MESSAGE Generating MD5 hash for file: C:\Harman\Verilog\SoC_06_21_userMap\userMapTop\export\userMapTop\sw\userMapTop\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 16:00:45.937
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 16:00:45.940
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/sw/userMapTop/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 16:00:48.351
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '2'

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 16:01:01.014
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-06-21 16:01:01.018
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json C:/Harman/Verilog/SoC_06_21_userMap/userMapTop/export/userMapTop/hw/userMapTop.xsa ], Result: [null, {"microblaze_0": "system_wrapper/system_i/microblaze_0:system_wrapper/system_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 16:01:02.152
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: sdx_program_fpga_view_bit_bmm_browse_key, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2024-06-21 16:01:02.153
!MESSAGE Preference loaded using local preference: C:\Harman\Verilog\SoC_06_21_userMap\userMapApp\_ide\bitstream

!ENTRY org.eclipse.launchbar.core 2 0 2024-06-21 16:01:36.751
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2024-06-21 16:01:36.752
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2024-06-21 16:01:36.752
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType
