<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPULegalizerInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPULegalizerInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPULegalizerInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AMDGPULegalizerInfo ---------------------------------------*- C++ -*-==//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// This file declares the targeting of the Machinelegalizer class for</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// AMDGPU.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \todo This should be generated by TableGen.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_AMDGPUMACHINELEGALIZER_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_AMDGPUMACHINELEGALIZER_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LegalizerInfo_8h.html">llvm/CodeGen/GlobalISel/LegalizerInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUArgumentUsageInfo_8h.html">AMDGPUArgumentUsageInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIInstrInfo_8h.html">SIInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160; </div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">class </span>GCNTargetMachine;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">class </span>GCNSubtarget;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">class </span>MachineIRBuilder;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a> {</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">struct </span>ImageDimIntrinsicInfo;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;}<span class="comment"></span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/// This class provides the information for the target register banks.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html">   31</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html">AMDGPULegalizerInfo</a> final : <span class="keyword">public</span> <a class="code" href="classllvm_1_1LegalizerInfo.html">LegalizerInfo</a> {</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a44a4d4c034685aa34a4e8f62b0976e6c">AMDGPULegalizerInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST,</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNTargetMachine.html">GCNTargetMachine</a> &amp;<a class="code" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>);</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#ab05b1cb6f4e3a49faedd2cc34c74ff77">legalizeCustom</a>(<a class="code" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a2fd97f50411bc650c7f9f6e3118147f4">getSegmentAperture</a>(<span class="keywordtype">unsigned</span> AddrSpace,</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                              <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;                              <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a805950c6af7deaddb2d8fbcaf4ea011b">legalizeAddrSpaceCast</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                             <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a6f7197d20955f93cdb3d88403ce7c040">legalizeFrint</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                     <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#ae468aab9eee24365f029a78836e6435d">legalizeFceil</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                     <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a594e9cb4df0c39f1f5263fb07273b19f">legalizeFrem</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a0e7378d479179ae1df0b61b83c637a4d">legalizeIntrinsicTrunc</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                              <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#abb023d557c720f8730e0c266c1cd0f9c">legalizeITOFP</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                     <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#ac6475a6b99e088697d90032ddab24447">legalizeFPTOI</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                     <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a91b85787aa32d7f1f0d38d59a77cee68">legalizeMinNumMaxNum</a>(<a class="code" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#aec28181fa8c84646c097212f19e379f1">legalizeExtractVectorElt</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                                <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a762e3485a3d139ec7ed9d30a7f38f74d">legalizeInsertVectorElt</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                               <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#aaac467545afeead836946e5842563fea">legalizeSinCos</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a6006bd8b7a7155240e3a11c12d104c50">buildPCRelGlobalAddress</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrTy, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV, int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                               <span class="keywordtype">unsigned</span> GAFlags = <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92">SIInstrInfo::MO_NONE</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a04975f118b224e8cd322d1aa86f2ceb2">legalizeGlobalValue</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                           <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#af13d2c38b3bf7586a8f07d511eda68e8">legalizeLoad</a>(<a class="code" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a4774d239d20e55380840e775aed66efc">legalizeFMad</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a22a60a10a1cda01d7cef79f4634984dc">legalizeAtomicCmpXChg</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                             <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a5229692968517de20adc8a76f8cdc736">legalizeFlog</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                    <span class="keywordtype">double</span> Log2BaseInverted) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a5552c2fa1505412508e493149af31543">legalizeFExp</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#abf712aff736a372430ea6ea027fe32e5">legalizeFPow</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a44186e632d4bab1d35012ed738a23870">legalizeFFloor</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a4117d1ecf36af9158c825fb376c4082e">legalizeBuildVector</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                           <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; </div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a01959fee9db67c3a625348ae39489c5e">buildMultiply</a>(<a class="code" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper, <a class="code" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef&lt;Register&gt;</a> Accum,</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                     <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Src0, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Src1,</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                     <span class="keywordtype">bool</span> UsePartialMad64_32,</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                     <span class="keywordtype">bool</span> SeparateOddAlignedProducts) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a2645b2c5fc9b404821322ad403c87810">legalizeMul</a>(<a class="code" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a40f12f2bde2de188bff061f11bcd976c">legalizeCTLZ_CTTZ</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                         <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#ae63198baedfab72494f0d79823e99b75">loadInputValue</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                      <span class="keyword">const</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> *<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>,</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *ArgRC, <a class="code" href="classllvm_1_1LLT.html">LLT</a> ArgTy) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#ae63198baedfab72494f0d79823e99b75">loadInputValue</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                      <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">AMDGPUFunctionArgInfo::PreloadedValue</a> ArgType) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a59e8a7f7af57ac84f0bfa83a2e6cd4c3">legalizePreloadedArgIntrin</a>(</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">AMDGPUFunctionArgInfo::PreloadedValue</a> ArgType) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#af7e4619611fab877c69f6ec0a1d57525">legalizeWorkitemIDIntrinsic</a>(</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;      <span class="keywordtype">unsigned</span> Dim, <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">AMDGPUFunctionArgInfo::PreloadedValue</a> ArgType) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160; </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#adeb18e3c3ca254b1eac668a91c0a18e8">getKernargParameterPtr</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#acd7e869bdfe172fce447a9d289343d1a">legalizeKernargMemParameter</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                                   <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                   <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment = <a class="code" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a>(4)) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a1d0eafc5b0af4bf05b288d62caa72ac9">legalizeUnsignedDIV_REM</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                               <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a3db547888c8d2ed5323f320bb5763014">legalizeUnsignedDIV_REM32Impl</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> DstDivReg,</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                                     <a class="code" href="classllvm_1_1Register.html">Register</a> DstRemReg, <a class="code" href="classllvm_1_1Register.html">Register</a> Num,</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                     <a class="code" href="classllvm_1_1Register.html">Register</a> Den) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a93bbde2af63d129f752ef7c3a0f84c15">legalizeUnsignedDIV_REM64Impl</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> DstDivReg,</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                     <a class="code" href="classllvm_1_1Register.html">Register</a> DstRemReg, <a class="code" href="classllvm_1_1Register.html">Register</a> Num,</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                     <a class="code" href="classllvm_1_1Register.html">Register</a> Den) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#aba263b2348b84c2d9a10adc0a42d9606">legalizeSignedDIV_REM</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                             <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a4f3b6abeaf9c509c93062f2246a0f40b">legalizeFDIV</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a6451bf061f754edbcd6043a20bfc663c">legalizeFDIV16</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a464ac3e6051fb78eb3ee985975d17cb2">legalizeFDIV32</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a30fc420ff83b1e2c4ab42e86d9071e34">legalizeFDIV64</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#aa71647a93d5e73c28332b6e52407979c">legalizeFastUnsafeFDIV</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                              <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#ac0184339c875630ffed0e19b55899b82">legalizeFastUnsafeFDIV64</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a6f737d47e92bb08927c272b12fba32d8">legalizeFDIVFastIntrin</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                              <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a68b29f4aff8a6db0040bc8e00a520116">legalizeRsqClampIntrinsic</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                 <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a4e7c460c9087646310b0001a0b46d336">legalizeDSAtomicFPIntrinsic</a>(<a class="code" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper,</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                                   <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">Intrinsic::ID</a> IID) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#ad7c01a9166d49578fc9cb3162a87f396">getImplicitArgPtr</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                         <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a8bc1455f0ec29a33f76adecf8e668af8">legalizeImplicitArgPtr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                              <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a3bf20d7d5d2943a38d01c00d1aa82104">getLDSKernelId</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#ab40f765949a66d4973d528dcf38615fc">legalizeLDSKernelId</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                           <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a1a1ef8cdc87d83bb4e114e897e86d58c">legalizeIsAddrSpace</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                           <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <span class="keywordtype">unsigned</span> AddrSpace) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  std::pair&lt;Register, unsigned&gt; <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a14daf64c8f1ebcbe259a41854f49ad12">splitBufferOffsets</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                                   <a class="code" href="classllvm_1_1Register.html">Register</a> OrigOffset) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#ad19d3a061adf35e67b35092cfee60864">updateBufferMMO</a>(<a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO, <a class="code" href="classllvm_1_1Register.html">Register</a> VOffset,</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                       <a class="code" href="classllvm_1_1Register.html">Register</a> SOffset, <span class="keywordtype">unsigned</span> ImmOffset, <a class="code" href="classllvm_1_1Register.html">Register</a> VIndex,</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                       <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a3dcd2bcf223daced673ed18e4ad47efa">handleD16VData</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                          <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keywordtype">bool</span> ImageStore = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a7c57c9361bfaf0c266f9bb16e9ae6d20">legalizeRawBufferStore</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                              <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <span class="keywordtype">bool</span> IsFormat) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a61d09b40ef0ead40be6b346f78910ed6">legalizeRawBufferLoad</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                             <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <span class="keywordtype">bool</span> IsFormat) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a89cb241c17c5ea1f61fe099207f77eef">fixStoreSourceType</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> VData,</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                              <span class="keywordtype">bool</span> IsFormat) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160; </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a5ab017387bbf480d9b9c710b6ed1c138">legalizeBufferStore</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                           <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <span class="keywordtype">bool</span> IsTyped,</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                           <span class="keywordtype">bool</span> IsFormat) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#abf66d0f3f6789a70e423158446adf607">legalizeBufferLoad</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                          <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <span class="keywordtype">bool</span> IsFormat,</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                          <span class="keywordtype">bool</span> IsTyped) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a3cc7860fbf211f566f62809ac1144023">legalizeBufferAtomic</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                            <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">Intrinsic::ID</a> IID) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160; </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a94974538095721fcce4cf479555bc25c">legalizeBVHIntrinsic</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a07267e1f318ef8357bce5a08d60f78de">legalizeFPTruncRound</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160; </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#ad0be6e871a184d6f7b814515324eee1b">legalizeImageIntrinsic</a>(</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      <a class="code" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer,</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;      <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">AMDGPU::ImageDimIntrinsicInfo</a> *ImageDimIntr) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160; </div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#ae0d1532576a7c6e3bda2d8966700d27a">legalizeSBufferLoad</a>(<a class="code" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160; </div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#aeb19add07877585827f7b9b2deca8ff2">legalizeAtomicIncDec</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                            <span class="keywordtype">bool</span> IsInc) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160; </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a880b2600880891353accd4a93efedace">legalizeTrapIntrinsic</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                             <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#aff7dfc9d1d4355acbd741d76ce27fca1">legalizeTrapEndpgm</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                          <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#af9de933caeeaebd4387c7c62f02a3bbd">legalizeTrapHsaQueuePtr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                               <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a22adf879f91d77dee4214883f1b94a07">legalizeTrapHsa</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                       <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a30cbed3ba22ea175c004159fb3bd5289">legalizeDebugTrapIntrinsic</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160; </div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a5892da00df1f8fb432eab72498344583">legalizeIntrinsic</a>(<a class="code" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper,</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                         <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;};</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;} <span class="comment">// End llvm namespace.</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="astructllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98b"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">llvm::AMDGPUFunctionArgInfo::PreloadedValue</a></div><div class="ttdeci">PreloadedValue</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00098">AMDGPUArgumentUsageInfo.h:98</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_af7e4619611fab877c69f6ec0a1d57525"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#af7e4619611fab877c69f6ec0a1d57525">llvm::AMDGPULegalizerInfo::legalizeWorkitemIDIntrinsic</a></div><div class="ttdeci">bool legalizeWorkitemIDIntrinsic(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, unsigned Dim, AMDGPUFunctionArgInfo::PreloadedValue ArgType) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03335">AMDGPULegalizerInfo.cpp:3335</a></div></div>
<div class="ttc" id="aNVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdeci">@ Signed</div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8cpp_source.html#l04884">NVPTXISelLowering.cpp:4884</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a8bc1455f0ec29a33f76adecf8e668af8"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a8bc1455f0ec29a33f76adecf8e668af8">llvm::AMDGPULegalizerInfo::legalizeImplicitArgPtr</a></div><div class="ttdeci">bool legalizeImplicitArgPtr(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04173">AMDGPULegalizerInfo.cpp:4173</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="astructllvm_1_1ArgDescriptor_html"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html">llvm::ArgDescriptor</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00023">AMDGPUArgumentUsageInfo.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a1a1ef8cdc87d83bb4e114e897e86d58c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a1a1ef8cdc87d83bb4e114e897e86d58c">llvm::AMDGPULegalizerInfo::legalizeIsAddrSpace</a></div><div class="ttdeci">bool legalizeIsAddrSpace(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, unsigned AddrSpace) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04219">AMDGPULegalizerInfo.cpp:4219</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">llvm::AMDGPU::ImageDimIntrinsicInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00047">AMDGPUInstrInfo.h:47</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ae63198baedfab72494f0d79823e99b75"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ae63198baedfab72494f0d79823e99b75">llvm::AMDGPULegalizerInfo::loadInputValue</a></div><div class="ttdeci">bool loadInputValue(Register DstReg, MachineIRBuilder &amp;B, const ArgDescriptor *Arg, const TargetRegisterClass *ArgRC, LLT ArgTy) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03257">AMDGPULegalizerInfo.cpp:3257</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a14daf64c8f1ebcbe259a41854f49ad12"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a14daf64c8f1ebcbe259a41854f49ad12">llvm::AMDGPULegalizerInfo::splitBufferOffsets</a></div><div class="ttdeci">std::pair&lt; Register, unsigned &gt; splitBufferOffsets(MachineIRBuilder &amp;B, Register OrigOffset) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04239">AMDGPULegalizerInfo.cpp:4239</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a594e9cb4df0c39f1f5263fb07273b19f"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a594e9cb4df0c39f1f5263fb07273b19f">llvm::AMDGPULegalizerInfo::legalizeFrem</a></div><div class="ttdeci">bool legalizeFrem(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02102">AMDGPULegalizerInfo.cpp:2102</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00127">MachineMemOperand.h:127</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a762e3485a3d139ec7ed9d30a7f38f74d"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a762e3485a3d139ec7ed9d30a7f38f74d">llvm::AMDGPULegalizerInfo::legalizeInsertVectorElt</a></div><div class="ttdeci">bool legalizeInsertVectorElt(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02367">AMDGPULegalizerInfo.cpp:2367</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00032">GCNSubtarget.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ae0d1532576a7c6e3bda2d8966700d27a"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ae0d1532576a7c6e3bda2d8966700d27a">llvm::AMDGPULegalizerInfo::legalizeSBufferLoad</a></div><div class="ttdeci">bool legalizeSBufferLoad(LegalizerHelper &amp;Helper, MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05240">AMDGPULegalizerInfo.cpp:5240</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_af13d2c38b3bf7586a8f07d511eda68e8"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#af13d2c38b3bf7586a8f07d511eda68e8">llvm::AMDGPULegalizerInfo::legalizeLoad</a></div><div class="ttdeci">bool legalizeLoad(LegalizerHelper &amp;Helper, MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02606">AMDGPULegalizerInfo.cpp:2606</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a30cbed3ba22ea175c004159fb3bd5289"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a30cbed3ba22ea175c004159fb3bd5289">llvm::AMDGPULegalizerInfo::legalizeDebugTrapIntrinsic</a></div><div class="ttdeci">bool legalizeDebugTrapIntrinsic(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05382">AMDGPULegalizerInfo.cpp:5382</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a22a60a10a1cda01d7cef79f4634984dc"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a22a60a10a1cda01d7cef79f4634984dc">llvm::AMDGPULegalizerInfo::legalizeAtomicCmpXChg</a></div><div class="ttdeci">bool legalizeAtomicCmpXChg(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02710">AMDGPULegalizerInfo.cpp:2710</a></div></div>
<div class="ttc" id="aclassllvm_1_1LegalizerHelper_html"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html">llvm::LegalizerHelper</a></div><div class="ttdef"><b>Definition:</b> <a href="LegalizerHelper_8h_source.html#l00046">LegalizerHelper.h:46</a></div></div>
<div class="ttc" id="aLegalizerInfo_8h_html"><div class="ttname"><a href="LegalizerInfo_8h.html">LegalizerInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html">llvm::AMDGPULegalizerInfo</a></div><div class="ttdoc">This class provides the information for the target register banks.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8h_source.html#l00031">AMDGPULegalizerInfo.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a5229692968517de20adc8a76f8cdc736"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a5229692968517de20adc8a76f8cdc736">llvm::AMDGPULegalizerInfo::legalizeFlog</a></div><div class="ttdeci">bool legalizeFlog(MachineInstr &amp;MI, MachineIRBuilder &amp;B, double Log2BaseInverted) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02735">AMDGPULegalizerInfo.cpp:2735</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a93bbde2af63d129f752ef7c3a0f84c15"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a93bbde2af63d129f752ef7c3a0f84c15">llvm::AMDGPULegalizerInfo::legalizeUnsignedDIV_REM64Impl</a></div><div class="ttdeci">void legalizeUnsignedDIV_REM64Impl(MachineIRBuilder &amp;B, Register DstDivReg, Register DstRemReg, Register Num, Register Den) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03518">AMDGPULegalizerInfo.cpp:3518</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ac6475a6b99e088697d90032ddab24447"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ac6475a6b99e088697d90032ddab24447">llvm::AMDGPULegalizerInfo::legalizeFPTOI</a></div><div class="ttdeci">bool legalizeFPTOI(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, bool Signed) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02244">AMDGPULegalizerInfo.cpp:2244</a></div></div>
<div class="ttc" id="aAMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00187">AMDGPULibCalls.cpp:187</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a4f3b6abeaf9c509c93062f2246a0f40b"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a4f3b6abeaf9c509c93062f2246a0f40b">llvm::AMDGPULegalizerInfo::legalizeFDIV</a></div><div class="ttdeci">bool legalizeFDIV(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03411">AMDGPULegalizerInfo.cpp:3411</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92">llvm::SIInstrInfo::MO_NONE</a></div><div class="ttdeci">@ MO_NONE</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00157">SIInstrInfo.h:157</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a0e7378d479179ae1df0b61b83c637a4d"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a0e7378d479179ae1df0b61b83c637a4d">llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc</a></div><div class="ttdeci">bool legalizeIntrinsicTrunc(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02136">AMDGPULegalizerInfo.cpp:2136</a></div></div>
<div class="ttc" id="aclassllvm_1_1MutableArrayRef_html"><div class="ttname"><a href="classllvm_1_1MutableArrayRef.html">llvm::MutableArrayRef</a></div><div class="ttdoc">MutableArrayRef - Represent a mutable reference to an array (0 or more elements consecutively in memo...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00027">ArrayRef.h:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a5552c2fa1505412508e493149af31543"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a5552c2fa1505412508e493149af31543">llvm::AMDGPULegalizerInfo::legalizeFExp</a></div><div class="ttdeci">bool legalizeFExp(MachineInstr &amp;MI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02750">AMDGPULegalizerInfo.cpp:2750</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ae468aab9eee24365f029a78836e6435d"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ae468aab9eee24365f029a78836e6435d">llvm::AMDGPULegalizerInfo::legalizeFceil</a></div><div class="ttdeci">bool legalizeFceil(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02073">AMDGPULegalizerInfo.cpp:2073</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a6451bf061f754edbcd6043a20bfc663c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a6451bf061f754edbcd6043a20bfc663c">llvm::AMDGPULegalizerInfo::legalizeFDIV16</a></div><div class="ttdeci">bool legalizeFDIV16(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03824">AMDGPULegalizerInfo.cpp:3824</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="anamespaceAMDGPU_html"><div class="ttname"><a href="namespaceAMDGPU.html">AMDGPU</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUReplaceLDSUseWithPointer_8cpp_source.html#l00114">AMDGPUReplaceLDSUseWithPointer.cpp:114</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a94974538095721fcce4cf479555bc25c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a94974538095721fcce4cf479555bc25c">llvm::AMDGPULegalizerInfo::legalizeBVHIntrinsic</a></div><div class="ttdeci">bool legalizeBVHIntrinsic(MachineInstr &amp;MI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05403">AMDGPULegalizerInfo.cpp:5403</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a59e8a7f7af57ac84f0bfa83a2e6cd4c3"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a59e8a7f7af57ac84f0bfa83a2e6cd4c3">llvm::AMDGPULegalizerInfo::legalizePreloadedArgIntrin</a></div><div class="ttdeci">bool legalizePreloadedArgIntrin(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, AMDGPUFunctionArgInfo::PreloadedValue ArgType) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03318">AMDGPULegalizerInfo.cpp:3318</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a89cb241c17c5ea1f61fe099207f77eef"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a89cb241c17c5ea1f61fe099207f77eef">llvm::AMDGPULegalizerInfo::fixStoreSourceType</a></div><div class="ttdeci">Register fixStoreSourceType(MachineIRBuilder &amp;B, Register VData, bool IsFormat) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04372">AMDGPULegalizerInfo.cpp:4372</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a043cdaf7b89aaeeb127be5d93411637f"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a></div><div class="ttdeci">uint64_t Align</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00082">ELFObjHandler.cpp:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a880b2600880891353accd4a93efedace"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a880b2600880891353accd4a93efedace">llvm::AMDGPULegalizerInfo::legalizeTrapIntrinsic</a></div><div class="ttdeci">bool legalizeTrapIntrinsic(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05291">AMDGPULegalizerInfo.cpp:5291</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a04975f118b224e8cd322d1aa86f2ceb2"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a04975f118b224e8cd322d1aa86f2ceb2">llvm::AMDGPULegalizerInfo::legalizeGlobalValue</a></div><div class="ttdeci">bool legalizeGlobalValue(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02497">AMDGPULegalizerInfo.cpp:2497</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a07267e1f318ef8357bce5a08d60f78de"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a07267e1f318ef8357bce5a08d60f78de">llvm::AMDGPULegalizerInfo::legalizeFPTruncRound</a></div><div class="ttdeci">bool legalizeFPTruncRound(MachineInstr &amp;MI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05550">AMDGPULegalizerInfo.cpp:5550</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_aeb19add07877585827f7b9b2deca8ff2"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#aeb19add07877585827f7b9b2deca8ff2">llvm::AMDGPULegalizerInfo::legalizeAtomicIncDec</a></div><div class="ttdeci">bool legalizeAtomicIncDec(MachineInstr &amp;MI, MachineIRBuilder &amp;B, bool IsInc) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04638">AMDGPULegalizerInfo.cpp:4638</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a6f737d47e92bb08927c272b12fba32d8"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a6f737d47e92bb08927c272b12fba32d8">llvm::AMDGPULegalizerInfo::legalizeFDIVFastIntrin</a></div><div class="ttdeci">bool legalizeFDIVFastIntrin(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04039">AMDGPULegalizerInfo.cpp:4039</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ad7c01a9166d49578fc9cb3162a87f396"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ad7c01a9166d49578fc9cb3162a87f396">llvm::AMDGPULegalizerInfo::getImplicitArgPtr</a></div><div class="ttdeci">bool getImplicitArgPtr(Register DstReg, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04154">AMDGPULegalizerInfo.cpp:4154</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00221">MachineIRBuilder.h:221</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a3dcd2bcf223daced673ed18e4ad47efa"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a3dcd2bcf223daced673ed18e4ad47efa">llvm::AMDGPULegalizerInfo::handleD16VData</a></div><div class="ttdeci">Register handleD16VData(MachineIRBuilder &amp;B, MachineRegisterInfo &amp;MRI, Register Reg, bool ImageStore=false) const</div><div class="ttdoc">Handle register layout difference for f16 images for some subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04309">AMDGPULegalizerInfo.cpp:4309</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a22adf879f91d77dee4214883f1b94a07"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a22adf879f91d77dee4214883f1b94a07">llvm::AMDGPULegalizerInfo::legalizeTrapHsa</a></div><div class="ttdeci">bool legalizeTrapHsa(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05374">AMDGPULegalizerInfo.cpp:5374</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a5ab017387bbf480d9b9c710b6ed1c138"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a5ab017387bbf480d9b9c710b6ed1c138">llvm::AMDGPULegalizerInfo::legalizeBufferStore</a></div><div class="ttdeci">bool legalizeBufferStore(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, bool IsTyped, bool IsFormat) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04395">AMDGPULegalizerInfo.cpp:4395</a></div></div>
<div class="ttc" id="aSIInstrInfo_8h_html"><div class="ttname"><a href="SIInstrInfo_8h.html">SIInstrInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a4e7c460c9087646310b0001a0b46d336"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a4e7c460c9087646310b0001a0b46d336">llvm::AMDGPULegalizerInfo::legalizeDSAtomicFPIntrinsic</a></div><div class="ttdeci">bool legalizeDSAtomicFPIntrinsic(LegalizerHelper &amp;Helper, MachineInstr &amp;MI, Intrinsic::ID IID) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04136">AMDGPULegalizerInfo.cpp:4136</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_adeb18e3c3ca254b1eac668a91c0a18e8"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#adeb18e3c3ca254b1eac668a91c0a18e8">llvm::AMDGPULegalizerInfo::getKernargParameterPtr</a></div><div class="ttdeci">Register getKernargParameterPtr(MachineIRBuilder &amp;B, int64_t Offset) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03375">AMDGPULegalizerInfo.cpp:3375</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_abf712aff736a372430ea6ea027fe32e5"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#abf712aff736a372430ea6ea027fe32e5">llvm::AMDGPULegalizerInfo::legalizeFPow</a></div><div class="ttdeci">bool legalizeFPow(MachineInstr &amp;MI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02764">AMDGPULegalizerInfo.cpp:2764</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNTargetMachine_html"><div class="ttname"><a href="classllvm_1_1GCNTargetMachine.html">llvm::GCNTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8h_source.html#l00074">AMDGPUTargetMachine.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a6f7197d20955f93cdb3d88403ce7c040"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a6f7197d20955f93cdb3d88403ce7c040">llvm::AMDGPULegalizerInfo::legalizeFrint</a></div><div class="ttdeci">bool legalizeFrint(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02047">AMDGPULegalizerInfo.cpp:2047</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a2645b2c5fc9b404821322ad403c87810"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a2645b2c5fc9b404821322ad403c87810">llvm::AMDGPULegalizerInfo::legalizeMul</a></div><div class="ttdeci">bool legalizeMul(LegalizerHelper &amp;Helper, MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03136">AMDGPULegalizerInfo.cpp:3136</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a01959fee9db67c3a625348ae39489c5e"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a01959fee9db67c3a625348ae39489c5e">llvm::AMDGPULegalizerInfo::buildMultiply</a></div><div class="ttdeci">void buildMultiply(LegalizerHelper &amp;Helper, MutableArrayRef&lt; Register &gt; Accum, ArrayRef&lt; Register &gt; Src0, ArrayRef&lt; Register &gt; Src1, bool UsePartialMad64_32, bool SeparateOddAlignedProducts) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02902">AMDGPULegalizerInfo.cpp:2902</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a30fc420ff83b1e2c4ab42e86d9071e34"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a30fc420ff83b1e2c4ab42e86d9071e34">llvm::AMDGPULegalizerInfo::legalizeFDIV64</a></div><div class="ttdeci">bool legalizeFDIV64(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03958">AMDGPULegalizerInfo.cpp:3958</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_aec28181fa8c84646c097212f19e379f1"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#aec28181fa8c84646c097212f19e379f1">llvm::AMDGPULegalizerInfo::legalizeExtractVectorElt</a></div><div class="ttdeci">bool legalizeExtractVectorElt(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02333">AMDGPULegalizerInfo.cpp:2333</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelChangeObserver_html"><div class="ttname"><a href="classllvm_1_1GISelChangeObserver.html">llvm::GISelChangeObserver</a></div><div class="ttdoc">Abstract class that contains various methods for clients to notify about changes.</div><div class="ttdef"><b>Definition:</b> <a href="GISelChangeObserver_8h_source.html#l00029">GISelChangeObserver.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_aff7dfc9d1d4355acbd741d76ce27fca1"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#aff7dfc9d1d4355acbd741d76ce27fca1">llvm::AMDGPULegalizerInfo::legalizeTrapEndpgm</a></div><div class="ttdeci">bool legalizeTrapEndpgm(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05307">AMDGPULegalizerInfo.cpp:5307</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a6006bd8b7a7155240e3a11c12d104c50"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a6006bd8b7a7155240e3a11c12d104c50">llvm::AMDGPULegalizerInfo::buildPCRelGlobalAddress</a></div><div class="ttdeci">bool buildPCRelGlobalAddress(Register DstReg, LLT PtrTy, MachineIRBuilder &amp;B, const GlobalValue *GV, int64_t Offset, unsigned GAFlags=SIInstrInfo::MO_NONE) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02437">AMDGPULegalizerInfo.cpp:2437</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a5892da00df1f8fb432eab72498344583"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a5892da00df1f8fb432eab72498344583">llvm::AMDGPULegalizerInfo::legalizeIntrinsic</a></div><div class="ttdeci">bool legalizeIntrinsic(LegalizerHelper &amp;Helper, MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05571">AMDGPULegalizerInfo.cpp:5571</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_abb023d557c720f8730e0c266c1cd0f9c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#abb023d557c720f8730e0c266c1cd0f9c">llvm::AMDGPULegalizerInfo::legalizeITOFP</a></div><div class="ttdeci">bool legalizeITOFP(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, bool Signed) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02181">AMDGPULegalizerInfo.cpp:2181</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_acd7e869bdfe172fce447a9d289343d1a"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#acd7e869bdfe172fce447a9d289343d1a">llvm::AMDGPULegalizerInfo::legalizeKernargMemParameter</a></div><div class="ttdeci">bool legalizeKernargMemParameter(MachineInstr &amp;MI, MachineIRBuilder &amp;B, uint64_t Offset, Align Alignment=Align(4)) const</div><div class="ttdoc">Legalize a value that's loaded from kernel arguments.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03393">AMDGPULegalizerInfo.cpp:3393</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_aba263b2348b84c2d9a10adc0a42d9606"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#aba263b2348b84c2d9a10adc0a42d9606">llvm::AMDGPULegalizerInfo::legalizeSignedDIV_REM</a></div><div class="ttdeci">bool legalizeSignedDIV_REM(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03670">AMDGPULegalizerInfo.cpp:3670</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a3cc7860fbf211f566f62809ac1144023"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a3cc7860fbf211f566f62809ac1144023">llvm::AMDGPULegalizerInfo::legalizeBufferAtomic</a></div><div class="ttdeci">bool legalizeBufferAtomic(MachineInstr &amp;MI, MachineIRBuilder &amp;B, Intrinsic::ID IID) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04707">AMDGPULegalizerInfo.cpp:4707</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a2fd97f50411bc650c7f9f6e3118147f4"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a2fd97f50411bc650c7f9f6e3118147f4">llvm::AMDGPULegalizerInfo::getSegmentAperture</a></div><div class="ttdeci">Register getSegmentAperture(unsigned AddrSpace, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01827">AMDGPULegalizerInfo.cpp:1827</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_af9de933caeeaebd4387c7c62f02a3bbd"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#af9de933caeeaebd4387c7c62f02a3bbd">llvm::AMDGPULegalizerInfo::legalizeTrapHsaQueuePtr</a></div><div class="ttdeci">bool legalizeTrapHsaQueuePtr(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05314">AMDGPULegalizerInfo.cpp:5314</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a61d09b40ef0ead40be6b346f78910ed6"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a61d09b40ef0ead40be6b346f78910ed6">llvm::AMDGPULegalizerInfo::legalizeRawBufferLoad</a></div><div class="ttdeci">bool legalizeRawBufferLoad(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, bool IsFormat) const</div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a3bf20d7d5d2943a38d01c00d1aa82104"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a3bf20d7d5d2943a38d01c00d1aa82104">llvm::AMDGPULegalizerInfo::getLDSKernelId</a></div><div class="ttdeci">bool getLDSKernelId(Register DstReg, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04190">AMDGPULegalizerInfo.cpp:4190</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a68b29f4aff8a6db0040bc8e00a520116"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a68b29f4aff8a6db0040bc8e00a520116">llvm::AMDGPULegalizerInfo::legalizeRsqClampIntrinsic</a></div><div class="ttdeci">bool legalizeRsqClampIntrinsic(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04080">AMDGPULegalizerInfo.cpp:4080</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a44186e632d4bab1d35012ed738a23870"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a44186e632d4bab1d35012ed738a23870">llvm::AMDGPULegalizerInfo::legalizeFFloor</a></div><div class="ttdeci">bool legalizeFFloor(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02811">AMDGPULegalizerInfo.cpp:2811</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a40f12f2bde2de188bff061f11bcd976c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a40f12f2bde2de188bff061f11bcd976c">llvm::AMDGPULegalizerInfo::legalizeCTLZ_CTTZ</a></div><div class="ttdeci">bool legalizeCTLZ_CTTZ(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03188">AMDGPULegalizerInfo.cpp:3188</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a4774d239d20e55380840e775aed66efc"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a4774d239d20e55380840e775aed66efc">llvm::AMDGPULegalizerInfo::legalizeFMad</a></div><div class="ttdeci">bool legalizeFMad(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02688">AMDGPULegalizerInfo.cpp:2688</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_aa71647a93d5e73c28332b6e52407979c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#aa71647a93d5e73c28332b6e52407979c">llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV</a></div><div class="ttdeci">bool legalizeFastUnsafeFDIV(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03738">AMDGPULegalizerInfo.cpp:3738</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_abf66d0f3f6789a70e423158446adf607"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#abf66d0f3f6789a70e423158446adf607">llvm::AMDGPULegalizerInfo::legalizeBufferLoad</a></div><div class="ttdeci">bool legalizeBufferLoad(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, bool IsFormat, bool IsTyped) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04503">AMDGPULegalizerInfo.cpp:4503</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a805950c6af7deaddb2d8fbcaf4ea011b"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a805950c6af7deaddb2d8fbcaf4ea011b">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast</a></div><div class="ttdeci">bool legalizeAddrSpaceCast(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01934">AMDGPULegalizerInfo.cpp:1934</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a44a4d4c034685aa34a4e8f62b0976e6c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a44a4d4c034685aa34a4e8f62b0976e6c">llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo</a></div><div class="ttdeci">AMDGPULegalizerInfo(const GCNSubtarget &amp;ST, const GCNTargetMachine &amp;TM)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l00428">AMDGPULegalizerInfo.cpp:428</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a4117d1ecf36af9158c825fb376c4082e"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a4117d1ecf36af9158c825fb376c4082e">llvm::AMDGPULegalizerInfo::legalizeBuildVector</a></div><div class="ttdeci">bool legalizeBuildVector(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02870">AMDGPULegalizerInfo.cpp:2870</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a1d0eafc5b0af4bf05b288d62caa72ac9"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a1d0eafc5b0af4bf05b288d62caa72ac9">llvm::AMDGPULegalizerInfo::legalizeUnsignedDIV_REM</a></div><div class="ttdeci">bool legalizeUnsignedDIV_REM(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03630">AMDGPULegalizerInfo.cpp:3630</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a7c57c9361bfaf0c266f9bb16e9ae6d20"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a7c57c9361bfaf0c266f9bb16e9ae6d20">llvm::AMDGPULegalizerInfo::legalizeRawBufferStore</a></div><div class="ttdeci">bool legalizeRawBufferStore(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, bool IsFormat) const</div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ac0184339c875630ffed0e19b55899b82"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ac0184339c875630ffed0e19b55899b82">llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV64</a></div><div class="ttdeci">bool legalizeFastUnsafeFDIV64(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03787">AMDGPULegalizerInfo.cpp:3787</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ad0be6e871a184d6f7b814515324eee1b"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ad0be6e871a184d6f7b814515324eee1b">llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic</a></div><div class="ttdeci">bool legalizeImageIntrinsic(MachineInstr &amp;MI, MachineIRBuilder &amp;B, GISelChangeObserver &amp;Observer, const AMDGPU::ImageDimIntrinsicInfo *ImageDimIntr) const</div><div class="ttdoc">Rewrite image intrinsics to use register layouts expected by the subtarget.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04881">AMDGPULegalizerInfo.cpp:4881</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a91b85787aa32d7f1f0d38d59a77cee68"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a91b85787aa32d7f1f0d38d59a77cee68">llvm::AMDGPULegalizerInfo::legalizeMinNumMaxNum</a></div><div class="ttdeci">bool legalizeMinNumMaxNum(LegalizerHelper &amp;Helper, MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02314">AMDGPULegalizerInfo.cpp:2314</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a464ac3e6051fb78eb3ee985975d17cb2"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a464ac3e6051fb78eb3ee985975d17cb2">llvm::AMDGPULegalizerInfo::legalizeFDIV32</a></div><div class="ttdeci">bool legalizeFDIV32(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03889">AMDGPULegalizerInfo.cpp:3889</a></div></div>
<div class="ttc" id="aclassllvm_1_1LegalizerInfo_html"><div class="ttname"><a href="classllvm_1_1LegalizerInfo.html">llvm::LegalizerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l01198">LegalizerInfo.h:1198</a></div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_ab76052bb166c65901edb603a3e1f03ab"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a></div><div class="ttdeci">const char LLVMTargetMachineRef TM</div><div class="ttdef"><b>Definition:</b> <a href="PassBuilderBindings_8cpp_source.html#l00047">PassBuilderBindings.cpp:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a3db547888c8d2ed5323f320bb5763014"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a3db547888c8d2ed5323f320bb5763014">llvm::AMDGPULegalizerInfo::legalizeUnsignedDIV_REM32Impl</a></div><div class="ttdeci">void legalizeUnsignedDIV_REM32Impl(MachineIRBuilder &amp;B, Register DstDivReg, Register DstRemReg, Register Num, Register Den) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03430">AMDGPULegalizerInfo.cpp:3430</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ab05b1cb6f4e3a49faedd2cc34c74ff77"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ab05b1cb6f4e3a49faedd2cc34c74ff77">llvm::AMDGPULegalizerInfo::legalizeCustom</a></div><div class="ttdeci">bool legalizeCustom(LegalizerHelper &amp;Helper, MachineInstr &amp;MI) const override</div><div class="ttdoc">Called for instructions with the Custom LegalizationAction.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01744">AMDGPULegalizerInfo.cpp:1744</a></div></div>
<div class="ttc" id="aAMDGPUArgumentUsageInfo_8h_html"><div class="ttname"><a href="AMDGPUArgumentUsageInfo_8h.html">AMDGPUArgumentUsageInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_aaac467545afeead836946e5842563fea"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#aaac467545afeead836946e5842563fea">llvm::AMDGPULegalizerInfo::legalizeSinCos</a></div><div class="ttdeci">bool legalizeSinCos(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02409">AMDGPULegalizerInfo.cpp:2409</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ad19d3a061adf35e67b35092cfee60864"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ad19d3a061adf35e67b35092cfee60864">llvm::AMDGPULegalizerInfo::updateBufferMMO</a></div><div class="ttdeci">void updateBufferMMO(MachineMemOperand *MMO, Register VOffset, Register SOffset, unsigned ImmOffset, Register VIndex, MachineRegisterInfo &amp;MRI) const</div><div class="ttdoc">Update MMO based on the offset inputs to a raw/struct buffer intrinsic.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04284">AMDGPULegalizerInfo.cpp:4284</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ab40f765949a66d4973d528dcf38615fc"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ab40f765949a66d4973d528dcf38615fc">llvm::AMDGPULegalizerInfo::legalizeLDSKernelId</a></div><div class="ttdeci">bool legalizeLDSKernelId(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04201">AMDGPULegalizerInfo.cpp:4201</a></div></div>
<div class="ttc" id="anamespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:09:08 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
