$date
	Thu Oct  5 21:17:32 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module MedioSumador_tb $end
$var wire 1 ! Suma $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var integer 32 % i [31:0] $end
$scope module MedioSumador0 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " Cout $end
$var wire 1 ! Suma $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
0$
0#
0"
0!
$end
#10000
1!
1$
b1 %
#20000
0$
1#
b10 %
#30000
1"
0!
1$
b11 %
#40000
b100 %
