{
  "processor": "ARM7TDMI",
  "manufacturer": "ARM Ltd",
  "year": 1994,
  "schema_version": "1.0",
  "source": "ARM7TDMI Technical Reference Manual (DDI 0029G); ARM Architecture Reference Manual (ARMv4T)",
  "instruction_count": 94,
  "notes": "ARM7TDMI: T=Thumb, D=Debug, M=enhanced Multiplier, I=EmbeddedICE. 3-stage pipeline (fetch/decode/execute). Von Neumann architecture (unified bus). ARMv4T adds Thumb (16-bit compressed) instruction set, halfword/signed byte load/store, and enhanced multiply (UMULL, UMLAL, SMULL, SMLAL). No cache (typically used with external cache or TCM). 40 MHz typical. This file includes both ARM mode (32-bit) and Thumb mode (16-bit) instruction timings.",
  "instructions": [
    {
      "mnemonic": "AND",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "ARM mode: Rd <- Rn AND Op2; 1 S-cycle"
    },
    {
      "mnemonic": "EOR",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "ARM mode: Rd <- Rn XOR Op2; 1 S-cycle"
    },
    {
      "mnemonic": "SUB",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "ARM mode: Rd <- Rn - Op2; 1 S-cycle"
    },
    {
      "mnemonic": "RSB",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "ARM mode: Rd <- Op2 - Rn; 1 S-cycle"
    },
    {
      "mnemonic": "ADD",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "ARM mode: Rd <- Rn + Op2; 1 S-cycle"
    },
    {
      "mnemonic": "ADC",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "ARM mode: Rd <- Rn + Op2 + C; 1 S-cycle"
    },
    {
      "mnemonic": "SBC",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "ARM mode: Rd <- Rn - Op2 + C - 1; 1 S-cycle"
    },
    {
      "mnemonic": "RSC",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "ARM mode: Rd <- Op2 - Rn + C - 1; 1 S-cycle"
    },
    {
      "mnemonic": "TST",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV",
      "notes": "ARM mode: Flags <- Rn AND Op2; result discarded"
    },
    {
      "mnemonic": "TEQ",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV",
      "notes": "ARM mode: Flags <- Rn XOR Op2; result discarded"
    },
    {
      "mnemonic": "CMP",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV",
      "notes": "ARM mode: Flags <- Rn - Op2; result discarded"
    },
    {
      "mnemonic": "CMN",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV",
      "notes": "ARM mode: Flags <- Rn + Op2; result discarded"
    },
    {
      "mnemonic": "ORR",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "ARM mode: Rd <- Rn OR Op2"
    },
    {
      "mnemonic": "MOV",
      "bytes": 4,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "ARM mode: Rd <- Op2"
    },
    {
      "mnemonic": "BIC",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "ARM mode: Rd <- Rn AND NOT Op2; bit clear"
    },
    {
      "mnemonic": "MVN",
      "bytes": 4,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "ARM mode: Rd <- NOT Op2"
    },
    {
      "mnemonic": "DP_shift_reg",
      "bytes": 4,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "register_shifted",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "ARM mode: data processing with register-specified shift; +1I cycle"
    },
    {
      "mnemonic": "DP_to_PC",
      "bytes": 4,
      "cycles": 3,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV (if S bit set)",
      "notes": "ARM mode: data processing with Rd=PC; +2S for pipeline refill"
    },
    {
      "mnemonic": "MUL",
      "bytes": 4,
      "cycles": 5,
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "NZ (if S bit set)",
      "notes": "ARM mode: Rd <- Rm * Rs; 1S + mI, m=1..4 (early termination on 8-bit blocks); enhanced multiplier, 2-5 cycles typical"
    },
    {
      "mnemonic": "MLA",
      "bytes": 4,
      "cycles": 6,
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "NZ (if S bit set)",
      "notes": "ARM mode: Rd <- Rm * Rs + Rn; 1S + (m+1)I; 3-6 cycles typical"
    },
    {
      "mnemonic": "UMULL",
      "bytes": 4,
      "cycles": 6,
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "NZ (if S bit set)",
      "notes": "ARM mode: RdHi:RdLo <- Rm * Rs (unsigned 64-bit result); 1S + mI, m=2..5; new in ARMv4"
    },
    {
      "mnemonic": "UMLAL",
      "bytes": 4,
      "cycles": 7,
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "NZ (if S bit set)",
      "notes": "ARM mode: RdHi:RdLo <- Rm * Rs + RdHi:RdLo (unsigned 64-bit accumulate); 1S + (m+1)I; new in ARMv4"
    },
    {
      "mnemonic": "SMULL",
      "bytes": 4,
      "cycles": 6,
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "NZ (if S bit set)",
      "notes": "ARM mode: RdHi:RdLo <- Rm * Rs (signed 64-bit result); 1S + mI, m=2..5; new in ARMv4"
    },
    {
      "mnemonic": "SMLAL",
      "bytes": 4,
      "cycles": 7,
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "NZ (if S bit set)",
      "notes": "ARM mode: RdHi:RdLo <- Rm * Rs + RdHi:RdLo (signed 64-bit accumulate); 1S + (m+1)I; new in ARMv4"
    },
    {
      "mnemonic": "MRS",
      "bytes": 4,
      "cycles": 1,
      "category": "special",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "ARM mode: Rd <- CPSR or SPSR; 1S"
    },
    {
      "mnemonic": "MSR",
      "bytes": 4,
      "cycles": 1,
      "category": "special",
      "addressing_mode": "register",
      "flags_affected": "NZCVIFM",
      "notes": "ARM mode: CPSR/SPSR <- Rm or immediate; 1S"
    },
    {
      "mnemonic": "LDR",
      "bytes": 4,
      "cycles": 3,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "ARM mode: Load word; 1S + 1N + 1I"
    },
    {
      "mnemonic": "LDRB",
      "bytes": 4,
      "cycles": 3,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "ARM mode: Load byte (zero-extended); 1S + 1N + 1I"
    },
    {
      "mnemonic": "LDRH",
      "bytes": 4,
      "cycles": 3,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "ARM mode: Load halfword (zero-extended); 1S + 1N + 1I; new in ARMv4"
    },
    {
      "mnemonic": "LDRSB",
      "bytes": 4,
      "cycles": 3,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "ARM mode: Load signed byte (sign-extended); 1S + 1N + 1I; new in ARMv4"
    },
    {
      "mnemonic": "LDRSH",
      "bytes": 4,
      "cycles": 3,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "ARM mode: Load signed halfword (sign-extended); 1S + 1N + 1I; new in ARMv4"
    },
    {
      "mnemonic": "STR",
      "bytes": 4,
      "cycles": 2,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "ARM mode: Store word; 2N"
    },
    {
      "mnemonic": "STRB",
      "bytes": 4,
      "cycles": 2,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "ARM mode: Store byte; 2N"
    },
    {
      "mnemonic": "STRH",
      "bytes": 4,
      "cycles": 2,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "ARM mode: Store halfword; 2N; new in ARMv4"
    },
    {
      "mnemonic": "LDR_pre",
      "bytes": 4,
      "cycles": 3,
      "category": "memory",
      "addressing_mode": "pre_indexed",
      "flags_affected": "none",
      "notes": "ARM mode: Load with pre-indexed addressing; 1S + 1N + 1I"
    },
    {
      "mnemonic": "LDR_post",
      "bytes": 4,
      "cycles": 3,
      "category": "memory",
      "addressing_mode": "post_indexed",
      "flags_affected": "none",
      "notes": "ARM mode: Load with post-indexed addressing; 1S + 1N + 1I"
    },
    {
      "mnemonic": "STR_pre",
      "bytes": 4,
      "cycles": 2,
      "category": "memory",
      "addressing_mode": "pre_indexed",
      "flags_affected": "none",
      "notes": "ARM mode: Store with pre-indexed addressing; 2N"
    },
    {
      "mnemonic": "STR_post",
      "bytes": 4,
      "cycles": 2,
      "category": "memory",
      "addressing_mode": "post_indexed",
      "flags_affected": "none",
      "notes": "ARM mode: Store with post-indexed addressing; 2N"
    },
    {
      "mnemonic": "LDM",
      "bytes": 4,
      "cycles": 4,
      "category": "memory",
      "addressing_mode": "register_list",
      "flags_affected": "none",
      "notes": "ARM mode: Load multiple; nS + 1N + 1I (n=register count)"
    },
    {
      "mnemonic": "LDM_1reg",
      "bytes": 4,
      "cycles": 3,
      "category": "memory",
      "addressing_mode": "register_list",
      "flags_affected": "none",
      "notes": "ARM mode: Load multiple (1 register); 1S + 1N + 1I"
    },
    {
      "mnemonic": "LDM_8reg",
      "bytes": 4,
      "cycles": 10,
      "category": "memory",
      "addressing_mode": "register_list",
      "flags_affected": "none",
      "notes": "ARM mode: Load multiple (8 registers); 8S + 1N + 1I"
    },
    {
      "mnemonic": "LDM_16reg",
      "bytes": 4,
      "cycles": 18,
      "category": "memory",
      "addressing_mode": "register_list",
      "flags_affected": "none",
      "notes": "ARM mode: Load multiple (16 registers); 16S + 1N + 1I"
    },
    {
      "mnemonic": "STM",
      "bytes": 4,
      "cycles": 4,
      "category": "memory",
      "addressing_mode": "register_list",
      "flags_affected": "none",
      "notes": "ARM mode: Store multiple; (n-1)S + 2N (n=register count)"
    },
    {
      "mnemonic": "STM_1reg",
      "bytes": 4,
      "cycles": 2,
      "category": "memory",
      "addressing_mode": "register_list",
      "flags_affected": "none",
      "notes": "ARM mode: Store multiple (1 register); 2N"
    },
    {
      "mnemonic": "STM_8reg",
      "bytes": 4,
      "cycles": 9,
      "category": "memory",
      "addressing_mode": "register_list",
      "flags_affected": "none",
      "notes": "ARM mode: Store multiple (8 registers); 7S + 2N"
    },
    {
      "mnemonic": "STM_16reg",
      "bytes": 4,
      "cycles": 17,
      "category": "memory",
      "addressing_mode": "register_list",
      "flags_affected": "none",
      "notes": "ARM mode: Store multiple (16 registers); 15S + 2N"
    },
    {
      "mnemonic": "SWP",
      "bytes": 4,
      "cycles": 4,
      "category": "memory",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "ARM mode: Swap register with memory (atomic); 1S + 2N + 1I"
    },
    {
      "mnemonic": "SWPB",
      "bytes": 4,
      "cycles": 4,
      "category": "memory",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "ARM mode: Swap byte with memory (atomic); 1S + 2N + 1I"
    },
    {
      "mnemonic": "B",
      "bytes": 4,
      "cycles": 3,
      "category": "control",
      "addressing_mode": "pc_relative",
      "flags_affected": "none",
      "notes": "ARM mode: Branch; 2S + 1N"
    },
    {
      "mnemonic": "BL",
      "bytes": 4,
      "cycles": 3,
      "category": "control",
      "addressing_mode": "pc_relative",
      "flags_affected": "none",
      "notes": "ARM mode: Branch with link; R14 <- return address; 2S + 1N"
    },
    {
      "mnemonic": "BX",
      "bytes": 4,
      "cycles": 3,
      "category": "control",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "ARM mode: Branch and exchange; switches to Thumb if Rm[0]=1; 2S + 1N; new in ARMv4T"
    },
    {
      "mnemonic": "SWI",
      "bytes": 4,
      "cycles": 3,
      "category": "special",
      "addressing_mode": "immediate",
      "flags_affected": "mode_bits",
      "notes": "ARM mode: Software interrupt; enters supervisor mode; 2S + 1N"
    },
    {
      "mnemonic": "LDR_to_PC",
      "bytes": 4,
      "cycles": 5,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "ARM mode: Load to PC; 1S + 1N + 1I + 2S for pipeline refill"
    },
    {
      "mnemonic": "NOP",
      "bytes": 4,
      "cycles": 1,
      "category": "nop",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "ARM mode: No operation (MOV R0,R0); 1S"
    },
    {
      "mnemonic": "BKPT",
      "bytes": 4,
      "cycles": 4,
      "category": "special",
      "addressing_mode": "immediate",
      "flags_affected": "mode_bits",
      "notes": "ARM mode: Software breakpoint (EmbeddedICE debug); enters abort mode; 2S + 1N + 1I"
    },
    {
      "mnemonic": "CDP",
      "bytes": 4,
      "cycles": 2,
      "category": "coprocessor",
      "addressing_mode": "coprocessor",
      "flags_affected": "none",
      "notes": "ARM mode: Coprocessor data processing; 1S + bI"
    },
    {
      "mnemonic": "LDC",
      "bytes": 4,
      "cycles": 4,
      "category": "coprocessor",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "ARM mode: Load coprocessor register from memory; (n-1)S + 2N + bI"
    },
    {
      "mnemonic": "STC",
      "bytes": 4,
      "cycles": 4,
      "category": "coprocessor",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "ARM mode: Store coprocessor register to memory; (n-1)S + 2N + bI"
    },
    {
      "mnemonic": "MRC",
      "bytes": 4,
      "cycles": 3,
      "category": "coprocessor",
      "addressing_mode": "coprocessor",
      "flags_affected": "none",
      "notes": "ARM mode: Move from coprocessor to ARM register; 1S + 1N + 1I + bI"
    },
    {
      "mnemonic": "MCR",
      "bytes": 4,
      "cycles": 2,
      "category": "coprocessor",
      "addressing_mode": "coprocessor",
      "flags_affected": "none",
      "notes": "ARM mode: Move from ARM register to coprocessor; 1S + bI + 1N"
    },
    {
      "mnemonic": "T_AND",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZC",
      "notes": "Thumb mode: Rd <- Rd AND Rs; format 4; 1 S-cycle"
    },
    {
      "mnemonic": "T_EOR",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZC",
      "notes": "Thumb mode: Rd <- Rd XOR Rs; format 4; 1 S-cycle"
    },
    {
      "mnemonic": "T_ADD",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV",
      "notes": "Thumb mode: Rd <- Rn + Rm or Rd <- Rd + imm8; 1 S-cycle"
    },
    {
      "mnemonic": "T_SUB",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV",
      "notes": "Thumb mode: Rd <- Rn - Rm or Rd <- Rd - imm8; 1 S-cycle"
    },
    {
      "mnemonic": "T_MOV",
      "bytes": 2,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "immediate",
      "flags_affected": "NZ",
      "notes": "Thumb mode: Rd <- imm8; format 3; 1 S-cycle"
    },
    {
      "mnemonic": "T_CMP",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV",
      "notes": "Thumb mode: Flags <- Rn - imm8 or Rd - Rs; 1 S-cycle"
    },
    {
      "mnemonic": "T_LSL",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZC",
      "notes": "Thumb mode: Rd <- Rm LSL imm5 or Rd <- Rd LSL Rs; 1 S-cycle (+1I if register shift)"
    },
    {
      "mnemonic": "T_LSR",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZC",
      "notes": "Thumb mode: Rd <- Rm LSR imm5 or Rd <- Rd LSR Rs; 1 S-cycle"
    },
    {
      "mnemonic": "T_ASR",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZC",
      "notes": "Thumb mode: Rd <- Rm ASR imm5 or Rd <- Rd ASR Rs; 1 S-cycle"
    },
    {
      "mnemonic": "T_ROR",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZC",
      "notes": "Thumb mode: Rd <- Rd ROR Rs; format 4; 1 S-cycle"
    },
    {
      "mnemonic": "T_NEG",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZCV",
      "notes": "Thumb mode: Rd <- 0 - Rs; negate; 1 S-cycle"
    },
    {
      "mnemonic": "T_MUL",
      "bytes": 2,
      "cycles": 5,
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "NZ",
      "notes": "Thumb mode: Rd <- Rd * Rs; format 4; 1S + mI, m=1..4 with early termination"
    },
    {
      "mnemonic": "T_BIC",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "NZC",
      "notes": "Thumb mode: Rd <- Rd AND NOT Rs; 1 S-cycle"
    },
    {
      "mnemonic": "T_MVN",
      "bytes": 2,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "register",
      "flags_affected": "NZC",
      "notes": "Thumb mode: Rd <- NOT Rs; 1 S-cycle"
    },
    {
      "mnemonic": "T_LDR",
      "bytes": 2,
      "cycles": 3,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Thumb mode: Load word; 1S + 1N + 1I; multiple addressing formats"
    },
    {
      "mnemonic": "T_LDRB",
      "bytes": 2,
      "cycles": 3,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Thumb mode: Load byte; 1S + 1N + 1I"
    },
    {
      "mnemonic": "T_LDRH",
      "bytes": 2,
      "cycles": 3,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Thumb mode: Load halfword; 1S + 1N + 1I"
    },
    {
      "mnemonic": "T_LDRSB",
      "bytes": 2,
      "cycles": 3,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Thumb mode: Load signed byte; 1S + 1N + 1I"
    },
    {
      "mnemonic": "T_LDRSH",
      "bytes": 2,
      "cycles": 3,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Thumb mode: Load signed halfword; 1S + 1N + 1I"
    },
    {
      "mnemonic": "T_LDR_PC",
      "bytes": 2,
      "cycles": 3,
      "category": "memory",
      "addressing_mode": "pc_relative",
      "flags_affected": "none",
      "notes": "Thumb mode: Load from PC-relative address; Rd <- [PC + imm8*4]; 1S + 1N + 1I"
    },
    {
      "mnemonic": "T_LDR_SP",
      "bytes": 2,
      "cycles": 3,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Thumb mode: Load from SP-relative address; Rd <- [SP + imm8*4]; 1S + 1N + 1I"
    },
    {
      "mnemonic": "T_STR",
      "bytes": 2,
      "cycles": 2,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Thumb mode: Store word; 2N"
    },
    {
      "mnemonic": "T_STRB",
      "bytes": 2,
      "cycles": 2,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Thumb mode: Store byte; 2N"
    },
    {
      "mnemonic": "T_STRH",
      "bytes": 2,
      "cycles": 2,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Thumb mode: Store halfword; 2N"
    },
    {
      "mnemonic": "T_PUSH",
      "bytes": 2,
      "cycles": 4,
      "category": "stack",
      "addressing_mode": "register_list",
      "flags_affected": "none",
      "notes": "Thumb mode: Push registers to stack; (n-1)S + 2N where n=register count; optionally includes LR"
    },
    {
      "mnemonic": "T_POP",
      "bytes": 2,
      "cycles": 4,
      "category": "stack",
      "addressing_mode": "register_list",
      "flags_affected": "none",
      "notes": "Thumb mode: Pop registers from stack; nS + 1N + 1I; optionally includes PC (+2S if PC loaded)"
    },
    {
      "mnemonic": "T_LDMIA",
      "bytes": 2,
      "cycles": 4,
      "category": "memory",
      "addressing_mode": "register_list",
      "flags_affected": "none",
      "notes": "Thumb mode: Load multiple increment after; nS + 1N + 1I; Rb updated"
    },
    {
      "mnemonic": "T_STMIA",
      "bytes": 2,
      "cycles": 4,
      "category": "memory",
      "addressing_mode": "register_list",
      "flags_affected": "none",
      "notes": "Thumb mode: Store multiple increment after; (n-1)S + 2N; Rb updated"
    },
    {
      "mnemonic": "T_B",
      "bytes": 2,
      "cycles": 3,
      "category": "control",
      "addressing_mode": "pc_relative",
      "flags_affected": "none",
      "notes": "Thumb mode: Unconditional branch; 2S + 1N; 11-bit signed offset"
    },
    {
      "mnemonic": "T_Bcc",
      "bytes": 2,
      "cycles": 3,
      "category": "control",
      "addressing_mode": "pc_relative",
      "flags_affected": "none",
      "notes": "Thumb mode: Conditional branch; 2S + 1N if taken, 1S if not taken; 8-bit signed offset"
    },
    {
      "mnemonic": "T_BL",
      "bytes": 4,
      "cycles": 4,
      "category": "control",
      "addressing_mode": "pc_relative",
      "flags_affected": "none",
      "notes": "Thumb mode: Branch with link; two 16-bit instructions (BL prefix + BL offset); 3S + 1N; 22-bit offset"
    },
    {
      "mnemonic": "T_BX",
      "bytes": 2,
      "cycles": 3,
      "category": "control",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Thumb mode: Branch and exchange; switches to ARM if Rm[0]=0; 2S + 1N"
    },
    {
      "mnemonic": "T_SWI",
      "bytes": 2,
      "cycles": 3,
      "category": "special",
      "addressing_mode": "immediate",
      "flags_affected": "mode_bits",
      "notes": "Thumb mode: Software interrupt; enters supervisor mode in ARM state; 2S + 1N"
    },
    {
      "mnemonic": "T_ADD_SP",
      "bytes": 2,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Thumb mode: Adjust stack pointer; SP <- SP +/- imm7*4; 1 S-cycle"
    }
  ]
}
