// Seed: 1972583383
module module_0 (
    input uwire id_0,
    input wire  id_1,
    input uwire id_2
);
  wor  id_4;
  wire module_0;
  assign id_4 = 1'b0;
  supply0 id_5;
  wire id_6;
  assign id_5 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input wand id_2,
    input wire id_3,
    input tri0 id_4,
    input tri id_5,
    output wand id_6,
    input tri0 id_7
);
  wire id_9;
  and primCall (id_6, id_2, id_3);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
endmodule
