# âš¡ RISC-V Reference SoC Tapeout Program  
## ğŸ›  Installation of Open-Source Tools  

---

## ğŸ“Œ 1. Introduction  
The **RISC-V Reference SoC Tapeout Program** requires a set of open-source **EDA (Electronic Design Automation)** tools for:  
âœ”ï¸ Design  
âœ”ï¸ Simulation  
âœ”ï¸ Synthesis  
âœ”ï¸ Verification  

This guide documents the **installation & setup** of the essential tools on **Ubuntu**, including:  
 ğŸ”¹ **Yosys** (RTL synthesis)  
 ğŸ”¹ **GTKWave** (Waveform viewer)  
 ğŸ”¹ **Icarus Verilog** (Simulation)  

---

## ğŸ’» 2. System Configuration  

| ğŸ”§ Parameter        | ğŸ“‹ Specification |
|---------------------|------------------|
|  Virtual Machine  | Oracle VirtualBox [â¬‡ Download](https://www.virtualbox.org/wiki/Downloads) |
|  Operating System | Ubuntu 20.04+ |
|  RAM              | 6 GB |
|  Hard Disk        | 50 GB |
| âš™ CPU              | 4 vCPU |

---

## ğŸ” 3. Open-Source Tool Overview  

| ğŸ›  Tool             | ğŸ¯ Purpose | ğŸŒ Official Website |
|---------------------|-----------|--------------------|
| **Yosys**           | RTL synthesis â†’ Converts Verilog HDL to gate-level netlist | [YosysHQ](https://github.com/YosysHQ/yosys) |
| **Icarus Verilog**  | Verilog simulation â†’ Compiles & simulates Verilog code | [Icarus Verilog](http://iverilog.icarus.com/) |
| **GTKWave**         | Waveform viewer for simulation results | [GTKWave](http://gtkwave.sourceforge.net/) |

---

## âš™ï¸ 4. Installation Steps  

   4.1 Install Yosys
   ```bash
   sudo apt-get update
   git clone https://github.com/YosysHQ/yosys.git
   cd yosys
   sudo apt install make    # if make is not installed
   sudo apt-get install build-essential clang bison flex \
    libreadline-dev gawk tcl-dev libffi-dev git \
    graphviz xdot pkg-config python3 libboost-system-dev \
    libboost-python-dev libboost-filesystem-dev zlib1g-dev
   make config-gcc
   make
   sudo make install
   # Verify installation
   yosys -V
   ```
   
   
   4.2 Install Icarus Verilog
   ```bash
   sudo apt-get update
   sudo apt-get install iverilog
   
   # Verify installation
   iverilog -V
   ```
   
   
   4.3 Install GTKWave
   ```bash
   sudo apt-get update
   sudo apt install gtkwave
   
   # Verify installation
   gtkwave --version
   ```

ğŸ–¼ 5. Tool Snapshot Documentation

Take screenshots after installation & verification, then add them to your GitHub repo.

ğŸ”¹ 5.1 Yosys

Command: yosys -V
<img width="1595" height="852" alt="YOSYS_TOOL_VERIFY" src="https://github.com/user-attachments/assets/1653c5c5-17bb-4ea1-a138-086c0e8c973a" />

ğŸ”¹ 5.2 GTKWave

Command: gtkwave --version
<img width="1592" height="822" alt="GTKWAVE_TOOL_VERIFY" src="https://github.com/user-attachments/assets/cccd9b53-fbd0-48e9-8a37-63fdd4ead4df" />

ğŸ”¹ 5.3 Icarus Verilog

Command: iverilog -V
<img width="1587" height="845" alt="IVERILOG_TOOL_VERIFY" src="https://github.com/user-attachments/assets/0c0c55c8-1737-44c2-9f67-ad9f2439c6b2" />

âœ… 6. Conclusion

All required tools for RISC-V SoC Tapeout have been successfully installed on Ubuntu 20.04 VM.
The system meets the configuration requirements
Verification commands confirm proper functionality
Screenshots & documentation are ready for GitHub submission ğŸš€
