{"Vinodh Cuppu": [0, ["Concurrency, latency, or system overhead: which has the largest impact on uniprocessor DRAM-system performance?", ["Vinodh Cuppu", "Bruce L. Jacob"], "https://doi.org/10.1145/379240.379252", 10, "isca", 2001]], "S. Subramanya Sastry": [0, ["Rapid profiling via stratified sampling", ["S. Subramanya Sastry", "Rastislav Bodik", "James E. Smith"], "https://doi.org/10.1145/379240.379273", 12, "isca", 2001]], "Murali Annavaram": [0, ["Data prefetching by dependence graph precomputation", ["Murali Annavaram", "Jignesh M. Patel", "Edward S. Davidson"], "https://doi.org/10.1145/379240.379251", 10, "isca", 2001]], "Timothy Sherwood": [0, ["Automated design of finite state machine predictors for customized processors", ["Timothy Sherwood", "Brad Calder"], "https://doi.org/10.1145/379240.379254", 12, "isca", 2001]], "Jamison D. Collins": [0, ["Speculative precomputation: long-range prefetching of delinquent loads", ["Jamison D. Collins", "Hong Wang", "Dean M. Tullsen", "Christopher J. Hughes", "Yong-Fong Lee", "Daniel M. Lavery", "John Paul Shen"], "https://doi.org/10.1145/379240.379248", 12, "isca", 2001]], "Srikanth T. Srinivasan": [0, ["Locality vs. criticality", ["Srikanth T. Srinivasan", "Roy Dz-Ching Ju", "Alvin R. Lebeck", "Chris Wilkerson"], "https://doi.org/10.1145/379240.379258", 12, "isca", 2001]], "Youfeng Wu": [1.0021792888892378e-06, ["Better exploration of region-level value locality with integrated computation reuse and value prediction", ["Youfeng Wu", "Dong-yuan Chen", "Jesse Fang"], "https://doi.org/10.1145/379240.379255", 11, "isca", 2001]], "Daniele Folegnani": [0, ["Energy-effective issue logic", ["Daniele Folegnani", "Antonio Gonzalez"], "https://doi.org/10.1145/379240.379266", 10, "isca", 2001]], "Ki Hwan Yum": [0, ["QoS provisioning in clusters: an investigation of Router and NIC design", ["Ki Hwan Yum", "Eun Jung Kim", "Chita R. Das"], "https://doi.org/10.1145/379240.379257", 10, "isca", 2001]], "David Lie": [0, ["A simple method for extracting models for protocol code", ["David Lie", "Andy Chou", "Dawson R. Engler", "David L. Dill"], "https://doi.org/10.1145/379240.379263", 12, "isca", 2001]], "R. Iris Bahar": [0, ["Power and energy reduction via pipeline balancing", ["R. Iris Bahar", "Srilatha Manne"], "https://doi.org/10.1145/379240.379265", 12, "isca", 2001]], "Rajeev Balasubramonian": [0, ["Dynamically allocating processor resources between nearby and distant ILP", ["Rajeev Balasubramonian", "Sandhya Dwarkadas", "David H. Albonesi"], "https://doi.org/10.1145/379240.379249", 12, "isca", 2001]], "Michael T. Niemier": [0, ["Exploring and exploiting wire-level pipelining in emerging technologies", ["Michael T. Niemier", "Peter M. Kogge"], "https://doi.org/10.1145/379240.379261", 12, "isca", 2001]], "Stefanos Kaxiras": [0, ["Cache decay: exploiting generational behavior to reduce cache leakage power", ["Stefanos Kaxiras", "Zhigang Hu", "Margaret Martonosi"], "https://doi.org/10.1145/379240.379268", 12, "isca", 2001]], "Brian A. Fields": [0, ["Focusing processor policies via critical-path prediction", ["Brian A. Fields", "Shai Rubin", "Rastislav Bodik"], "https://doi.org/10.1145/379240.379253", 12, "isca", 2001]], "An-Chow Lai": [0, ["Dead-block prediction & dead-block correlating prefetchers", ["An-Chow Lai", "Cem Fide", "Babak Falsafi"], "https://doi.org/10.1145/379240.379259", 11, "isca", 2001]], "Craig B. Zilles": [0, ["Execution-based prediction using speculative slices", ["Craig B. Zilles", "Gurindar S. Sohi"], "https://doi.org/10.1145/379240.379246", 12, "isca", 2001]], "Alex Ramirez": [0, ["Code layout optimizations for transaction processing workloads", ["Alex Ramirez", "Luiz Andre Barroso", "Kourosh Gharachorloo", "Robert S. Cohn", "Josep-Lluis Larriba-Pey", "P. Geoffrey Lowney", "Mateo Valero"], "https://doi.org/10.1145/379240.379260", 10, "isca", 2001]], "Lisa Wu": [0.005229772534221411, ["CryptoManiac: a fast flexible architecture for secure communication", ["Lisa Wu", "Christopher T. Weaver", "Todd M. Austin"], "https://doi.org/10.1145/379240.379256", 10, "isca", 2001]], "Christopher J. Hughes": [0, ["Variability in the execution of multimedia applications and implications for architecture", ["Christopher J. Hughes", "Praful Kaul", "Sarita V. Adve", "Rohit Jain", "Chanik Park", "Jayanth Srinivasan"], "https://doi.org/10.1145/379240.379270", 12, "isca", 2001]], "Milos Prvulovic": [0, ["Removing architectural bottlenecks to the scalability of speculative parallelization", ["Milos Prvulovic", "Maria Jesus Garzaran", "Lawrence Rauchwerger", "Josep Torrellas"], "https://doi.org/10.1145/379240.379264", 12, "isca", 2001]], "Chi-Keung Luk": [0, ["Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors", ["Chi-Keung Luk"], "https://doi.org/10.1145/379240.379250", 12, "isca", 2001]], "Seth Copen Goldstein": [0, ["NanoFabrics: spatial computing using molecular electronics", ["Seth Copen Goldstein", "Mihai Budiu"], "https://doi.org/10.1145/379240.379262", 14, "isca", 2001]]}