CLOCK_TEST_DICT = {

  0x10000: 'gcc_sys_noc_axi_clk',
  0x10001: 'gcc_sys_noc_south_axi_clk',
  0x10002: 'gcc_sys_noc_north_axi_clk',
  0x10003: 'gcc_sys_noc_qdss_stm_axi_clk',
  0x10004: 'gcc_sys_noc_hmss_ahb_clk',
  0x10005: 'gcc_snoc_cnoc_ahb_clk',
  0x10006: 'gcc_sys_noc_at_clk',
  0x10007: 'gcc_snoc_qosgen_extref',
  0x10008: 'gcc_sys_noc_pimem_axi_clk',
  0x10009: 'gcc_sys_noc_hs_axi_clk',
  0x1000A: 'gcc_bimc_nius_hs_axi_clk',
  0x1000B: 'gcc_bimc_nius_axi_clk',
  0x1000C: 'gcc_bimc_nius_cfg_ahb_clk',
  0x1000D: 'gcc_sys_noc_dcd_xo_clk',
  0x1000E: 'gcc_cfg_noc_ahb_clk',
  0x10010: 'gcc_cfg_noc_south_ahb_clk',
  0x10012: 'gcc_cfg_noc_ddr_cfg_clk',
  0x10013: 'gcc_cfg_noc_tic_clk',
  0x10014: 'gcc_cfg_noc_usb3_axi_clk',
  0x10015: 'gcc_cnoc_periph_south_ahb_clk',
  0x10016: 'gcc_cnoc_periph_north_ahb_clk',
  0x10017: 'gcc_cfg_noc_dcd_xo_clk',
  0x10018: 'gcc_cfg_noc_north_dcd_xo_clk',
  0x10019: 'gcc_cfg_noc_south_dcd_xo_clk',
  0x1001B: 'gcc_cfg_noc_ah2phy_xo_clk',
  0x1001C: 'gcc_tic_cfg_ahb_clk',
  0x1001D: 'gcc_imem_axi_clk',
  0x1001E: 'gcc_imem_cfg_ahb_clk',
  0x1001F: 'gcc_mmss_sys_noc_axi_clk',
  0x10020: 'gcc_mmss_noc_cfg_ahb_clk',
  0x10021: 'gcc_mmss_at_clk',
  0x10022: 'mmss_gcc_dbg_clk',
  0x10023: 'gcc_mmss_qm_core_clk',
  0x10024: 'gcc_mmss_trig_clk',
  0x10025: 'gcc_mmss_qm_ahb_clk',
  0x10026: 'gcc_mmss_noc_at_clk',
  0x10027: 'gcc_pimem_axi_clk',
  0x10028: 'gcc_pimem_ahb_clk',
  0x10029: 'gcc_qdss_dap_ahb_clk',
  0x1002A: 'gcc_qdss_cfg_ahb_clk',
  0x1002B: 'gcc_qdss_center_at_clk',
  0x1002C: 'gcc_south_at_clk',
  0x1002D: 'gcc_north_at_clk',
  0x1002E: 'gcc_qdss_etr_usb_clk',
  0x1002F: 'gcc_qdss_stm_clk',
  0x10030: 'gcc_qdss_traceclkin_clk',
  0x10031: 'gcc_qdss_tsctr_div2_clk',
  0x10032: 'gcc_qdss_tsctr_div3_clk',
  0x10033: 'gcc_qdss_tsctr_div4_clk',
  0x10034: 'gcc_qdss_tsctr_div8_clk',
  0x10035: 'gcc_qdss_tsctr_div16_clk',
  0x10036: 'gcc_qdss_trig_clk',
  0x10037: 'gcc_qdss_dap_clk',
  0x10038: 'gcc_south_apb_clk',
  0x10039: 'gcc_north_apb_clk',
  0x1003A: 'gcc_center_apb_clk',
  0x1003B: 'gcc_qdss_xo_clk',
  0x1003C: 'gcc_usb30_master_clk',
  0x1003D: 'gcc_usb30_sleep_clk',
  0x1003E: 'gcc_usb30_mock_utmi_clk',
  0x1003F: 'gcc_usb3_phy_aux_clk',
  0x10040: 'gcc_usb3_phy_pipe_clk',
  0x10043: 'usb3_phy_wrapper_gcc_usb3_pipe_clk',
  0x10044: 'qusb2phy_prim_gcc_usb30_utmi_clk',
  0x10045: 'gcc_usb_phy_cfg_ahb2phy_clk',
  0x10046: 'gcc_sdcc2_apps_clk',
  0x10047: 'gcc_sdcc2_ahb_clk',
  0x1004A: 'gcc_blsp1_ahb_clk',
  0x1004B: 'gcc_blsp1_sleep_clk',
  0x1004C: 'gcc_blsp1_qup1_spi_apps_clk',
  0x1004D: 'gcc_blsp1_qup1_i2c_apps_clk',
  0x1004E: 'gcc_blsp1_uart1_apps_clk',
  0x1004F: 'gcc_blsp1_uart1_sim_clk',
  0x10050: 'gcc_blsp1_qup2_spi_apps_clk',
  0x10051: 'gcc_blsp1_qup2_i2c_apps_clk',
  0x10052: 'gcc_blsp1_uart2_apps_clk',
  0x10053: 'gcc_blsp1_uart2_sim_clk',
  0x10054: 'gcc_blsp1_qup3_spi_apps_clk',
  0x10055: 'gcc_blsp1_qup3_i2c_apps_clk',
  0x10058: 'gcc_blsp1_qup4_spi_apps_clk',
  0x10059: 'gcc_blsp1_qup4_i2c_apps_clk',
  0x1005E: 'gcc_blsp2_ahb_clk',
  0x1005F: 'gcc_blsp2_sleep_clk',
  0x10060: 'gcc_blsp2_qup1_spi_apps_clk',
  0x10061: 'gcc_blsp2_qup1_i2c_apps_clk',
  0x10062: 'gcc_blsp2_uart1_apps_clk',
  0x10063: 'gcc_blsp2_uart1_sim_clk',
  0x10064: 'gcc_blsp2_qup2_spi_apps_clk',
  0x10065: 'gcc_blsp2_qup2_i2c_apps_clk',
  0x10066: 'gcc_blsp2_uart2_apps_clk',
  0x10067: 'gcc_blsp2_uart2_sim_clk',
  0x10068: 'gcc_blsp2_qup3_spi_apps_clk',
  0x10069: 'gcc_blsp2_qup3_i2c_apps_clk',
  0x1006C: 'gcc_blsp2_qup4_spi_apps_clk',
  0x1006D: 'gcc_blsp2_qup4_i2c_apps_clk',
  0x10072: 'gcc_pdm_ahb_clk',
  0x10073: 'gcc_pdm_xo4_clk',
  0x10074: 'gcc_pdm2_clk',
  0x10075: 'gcc_prng_ahb_clk',
  0x10079: 'gcc_tcsr_ahb_clk',
  0x1007A: 'gcc_boot_rom_ahb_clk',
  0x1007B: 'gcc_msg_ram_ahb_clk',
  0x1007C: 'gcc_tlmm_north_ahb_clk',
  0x1007D: 'gcc_tlmm_south_ahb_clk',
  0x1007F: 'gcc_tlmm_clk',
  0x10080: 'gcc_mpm_ahb_clk',
  0x10081: 'gcc_rpm_proc_fclk',
  0x10082: 'gcc_rpm_proc_hclk',
  0x10083: 'gcc_rpm_bus_ahb_clk',
  0x10084: 'gcc_rpm_sleep_clk',
  0x10085: 'gcc_rpm_timer_clk',
  0x10086: 'gcc_rpm_mst_m2_cnoc_ahb_clk',
  0x10087: 'gcc_cnoc_mst_rpm_ahb_clk',
  0x10088: 'gcc_sec_ctrl_acc_clk',
  0x10089: 'gcc_sec_ctrl_ahb_clk',
  0x1008A: 'gcc_sec_ctrl_clk',
  0x1008B: 'gcc_sec_ctrl_sense_clk',
  0x1008C: 'gcc_sec_ctrl_boot_rom_patch_clk',
  0x1008D: 'gcc_spmi_ser_clk',
  0x1008E: 'gcc_spmi_cnoc_ahb_clk',
  0x1008F: 'gcc_spmi_ahb_clk',
  0x10090: 'gcc_spdm_cfg_ahb_clk',
  0x10091: 'gcc_spdm_mstr_ahb_clk',
  0x10092: 'gcc_spdm_ff_clk',
  0x10093: 'gcc_spdm_bimc_cy_clk',
  0x10094: 'gcc_spdm_snoc_cy_clk',
  0x10095: 'gcc_spdm_pnoc_cy_clk',
  0x10096: 'gcc_spdm_rpm_cy_clk',
  0x10097: 'gcc_ce1_clk',
  0x10098: 'gcc_ce1_axi_clk',
  0x10099: 'gcc_ce1_ahb_clk',
  0x1009A: 'gcc_ahb_clk',
  0x1009B: 'gcc_xo_clk',
  0x1009C: 'gcc_xo_div4_clk',
  0x1009D: 'gcc_im_sleep_clk',
  0x1009E: 'gcc_bimc_xo_clk',
  0x1009F: 'gcc_bimc_cfg_ahb_clk',
  0x100A0: 'gcc_bimc_sleep_clk',
  0x100A1: 'gcc_bimc_sysnoc_axi_clk',
  0x100A2: 'gcc_bimc_clk',
  0x100A3: 'gcc_bimc_mss_q6_axi_clk',
  0x100A4: 'gcc_bimc_at_clk',
  0x100A5: 'gcc_bimc_sysnoc_hs_axi_clk',
  0x100A6: 'gcc_bimc_pimem_axi_clk',
  0x100A7: 'gcc_bimc_dtts_xo_clk',
  0x100A8: 'gcc_ddr_dim_cfg_clk',
  0x100A9: 'gcc_bimc_ddr_cpll0_clk',
  0x100AA: 'gcc_bimc_ddr_cpll1_clk',
  0x100AB: 'gcc_ddr_dim_sleep_clk',
  0x100AC: 'gcc_bimc_gfx_clk',
  0x100AD: 'gcc_mccc_cfg_ahb_clk',
  0x100AE: 'gcc_lpass_q6_axi_clk',
  0x100AF: 'gcc_lpass_q6_smmu_axi_src_clk',
  0x100B0: 'gcc_lpass_q6_smmu_axi_clk',
  0x100B1: 'gcc_lpass_sway_clk',
  0x100B2: 'gcc_lpass_q6_smmu_ahb_clk',
  0x100B5: 'gcc_lpass_trig_clk',
  0x100B6: 'gcc_lpass_at_clk',
  0x100B9: 'lpass_gcc_dbg_clk',
  0x100BA: 'gcc_hmss_ahb_clk',
  0x100BB: 'gcc_bimc_hmss_axi_clk',
  0x100BC: 'gcc_hmss_rbcpr_clk',
  0x100BD: 'gcc_hmss_trig_clk',
  0x100BE: 'gcc_hmss_at_clk',
  0x100BF: 'gcc_hmss_dvm_bus_clk',
  0x100C0: 'hmss_gcc_dbg_clk',
  0x100C1: 'gcc_snoc_bus_timeout0_ahb_clk',
  0x100C2: 'gcc_snoc_bus_timeout1_ahb_clk',
  0x100C3: 'gcc_snoc_bus_timeout3_ahb_clk',
  0x100C4: 'gcc_snoc_bus_timeout_extref',
  0x100C5: 'gcc_cnoc_periph_bus_timeout1_ahb_clk',
  0x100C6: 'gcc_cnoc_periph_bus_timeout2_ahb_clk',
  0x100C7: 'gcc_cnoc_bus_timeout0_ahb_clk',
  0x100C9: 'gcc_cnoc_bus_timeout2_ahb_clk',
  0x100CA: 'gcc_cnoc_bus_timeout3_ahb_clk',
  0x100CB: 'gcc_cnoc_bus_timeout4_ahb_clk',
  0x100CC: 'gcc_cnoc_bus_timeout5_ahb_clk',
  0x100CD: 'gcc_cnoc_bus_timeout6_ahb_clk',
  0x100CE: 'gcc_cnoc_bus_timeout7_ahb_clk',
  0x100CF: 'gcc_cnoc_bus_timeout8_ahb_clk',
  0x100D0: 'gcc_cnoc_bus_timeout9_ahb_clk',
  0x100D1: 'gcc_cnoc_bus_timeout10_ahb_clk',
  0x100D2: 'gcc_cnoc_bus_timeout11_ahb_clk',
  0x100D3: 'gcc_cnoc_bus_timeout12_ahb_clk',
  0x100D4: 'gcc_cnoc_bus_timeout13_ahb_clk',
  0x100D5: 'gcc_cnoc_bus_timeout14_ahb_clk',
  0x100D6: 'gcc_cnoc_bus_timeout_extref',
  0x100D7: 'gcc_qdss_apb2jtag_clk',
  0x100D8: 'gcc_rbcpr_cx_clk',
  0x100D9: 'gcc_rbcpr_cx_ahb_clk',
  0x100DA: 'gcc_rbcpr_mx_clk',
  0x100DB: 'gcc_rbcpr_mx_ahb_clk',
  0x100DC: 'qusb2phy_gcc_clk_test_prim',
  0x100DD: 'mpm_gcc_temp0_sensor_ringosc_clk',
  0x100DE: 'mpm_gcc_temp1_sensor_ringosc_clk',
  0x100DF: 'gcc_gp1_clk',
  0x100E0: 'gcc_gp2_clk',
  0x100E1: 'gcc_gp3_clk',
  0x100E9: 'gcc_obt_odt_clk',
  0x100EA: 'gcc_ufs_axi_clk',
  0x100EB: 'gcc_ufs_ahb_clk',
  0x100EC: 'gcc_ufs_tx_symbol_0_clk',
  0x100ED: 'gcc_ufs_rx_symbol_0_clk',
  0x100EE: 'ufs_tx_symbol_0_clk',
  0x100EF: 'ufs_rx_symbol_0_clk',
  0x100F0: 'gcc_ufs_unipro_core_clk',
  0x100F1: 'gcc_ufs_ice_core_clk',
  0x100F2: 'gcc_ufs_phy_aux_clk',
  0x100FB: 'gcc_vddcx_vs_clk',
  0x100FC: 'gcc_vddmx_vs_clk',
  0x100FD: 'gcc_vdda_vs_clk',
  0x100FE: 'gcc_vs_ctrl_clk',
  0x100FF: 'gcc_mss_vs_clk',
  0x10100: 'gcc_wcss_vs_clk',
  0x10101: 'gcc_apc0_vs_clk',
  0x10102: 'gcc_apc1_vs_clk',
  0x1010A: 'gcc_aggre2_usb3_axi_clk',
  0x1010B: 'gcc_aggre2_ufs_axi_clk',
  0x1010E: 'gcc_aggre2_snoc_axi_clk',
  0x1010F: 'gcc_aggre2_snoc_south_axi_clk',
  0x10111: 'gcc_aggre2_cnoc_ahb_clk',
  0x10112: 'gcc_aggre2_noc_at_clk',
  0x10113: 'gcc_smmu_aggre2_axi_src_clk',
  0x10114: 'gcc_smmu_aggre2_axi_clk',
  0x10115: 'gcc_smmu_aggre2_ahb_clk',
  0x10116: 'gcc_aggre2_noc_qosgen_extref',
  0x10117: 'gcc_aggre2_noc_ipa_clk',
  0x10118: 'gcc_aggre2_cnoc_south_periph_ahb_clk',
  0x10119: 'gcc_dcc_ahb_clk',
  0x1011A: 'gcc_ipa_2x_clk',
  0x1011B: 'gcc_ipa_clk',
  0x1011C: 'gcc_ipa_ahb_clk',
  0x1011D: 'gcc_ipa_sleep_clk',
  0x1011F: 'gcc_mss_cfg_ahb_clk',
  0x10120: 'gcc_mss_mnoc_bimc_axi_clk',
  0x10121: 'gcc_mss_trig_clk',
  0x10122: 'gcc_mss_at_clk',
  0x10123: 'gcc_mss_snoc_axi_clk',
  0x10124: 'gcc_mss_q6_bimc_axi_clk',
  0x10125: 'mss_gcc_dbg_clk',
  0x10126: 'gcc_glm_ahb_clk',
  0x10127: 'gcc_glm_clk',
  0x10128: 'gcc_glm_xo_clk',
  0x1012B: 'gcc_aggre2_noc_msmpu_cfg_ahb_clk',
  0x1012C: 'gcc_mss_q6_msmpu_cfg_ahb_clk',
  0x1012D: 'gcc_mss_msmpu_cfg_ahb_clk',
  0x1012F: 'gcc_aggre2_snoc_msmpu_client_axi_clk',
  0x10130: 'gcc_mss_q6_msmpu_client_axi_clk',
  0x10131: 'gcc_mss_msmpu_client_axi_clk',
  0x10132: 'gcc_qrefs_vbg_cal_clk',
  0x10133: 'gcc_wcss_ahb_s0_clk',
  0x10134: 'gcc_wcss_axi_m_clk',
  0x10135: 'gcc_wcss_ecahb_clk',
  0x10136: 'gcc_wcss_shdreg_ahb_clk',
  0x10137: 'gcc_wcss_at_clk',
  0x10138: 'gcc_wcss_tsctr_div2_clk',
  0x10139: 'gcc_wcss_apb_clk',
  0x1013A: 'wcss_gcc_dbg_clk',
  0x1013B: 'gcc_gpu_cfg_ahb_clk',
  0x1013C: 'gcc_gpu_at_clk',
  0x1013D: 'gpu_gcc_dbg_clk',
  0x1013E: 'gcc_gpu_bimc_gfx_src_clk',
  0x1013F: 'gcc_gpu_bimc_gfx_clk',
  0x10140: 'gcc_gpu_trig_clk',
  0x10141: 'gcc_gpu_snoc_dvm_gfx_clk',
  0x10149: 'nav_gcc_dbg_clk',
  0x1014A: 'gcc_ahb2phy_east_clk',
  0x1014B: 'gcc_cm_phy_refgen1_clk',
  0x1014C: 'gcc_cm_phy_refgen2_clk',
  0x1014D: 'gcc_sram_sensor_xo_clk',
  0x10153: 'gcc_a2noc_throttle_core_axi_clk',
  0x10154: 'gcc_a2noc_throttle_cfg_clk',
  0x10155: 'gcc_a2noc_throttle_cxo_clk',
  0x10160: 'gcc_apss_qdss_tsctr_div2_clk',
  0x10161: 'gcc_apss_qdss_tsctr_div8_clk',
  0x10162: 'gcc_ufs_rx_symbol_1_clk',
  0x10163: 'ufs_rx_symbol_1_clk',
  0x10168: 'gcc_cfg_noc_usb2_axi_clk',
  0x10169: 'gcc_usb20_master_clk',
  0x1016A: 'gcc_usb20_sleep_clk',
  0x1016B: 'gcc_usb20_mock_utmi_clk',
  0x1016C: 'qusb2phy_sec_gcc_usb20s_utmi_clk',
  0x1016D: 'gcc_sdcc1_apps_clk',
  0x1016E: 'gcc_sdcc1_ahb_clk',
  0x1016F: 'gcc_sdcc1_ice_core_clk',
  0x10172: 'gcc_qspi_ahb_clk',
  0x10173: 'gcc_qspi_ser_clk',
  0x10174: 'gcc_cdsp_bimc_clk',
  0x10175: 'gcc_snoc_bus_timeout4_ahb_clk',
  0x10177: 'gcc_sys_noc_cdsp_clk',
  0x10178: 'gcc_lpass_cnoc_cfg_clk',
  0x10179: 'gcc_lpass_q6_smmu_gds_cfg_clk',
  0x1017A: 'gcc_cfg_noc_lpass_aon_ahb_clk',
  0x1017B: 'gcc_lpass_mport_clk',
  0x1017C: 'gcc_snoc_lpass_q6_axis_clk',
  0x10182: 'gcc_turing_q6_axi_clk',
  0x10183: 'gcc_turing_q6_smmu_axi_src_clk',
  0x10184: 'gcc_turing_q6_smmu_axi_clk',
  0x10185: 'gcc_turing_sway_clk',
  0x10186: 'gcc_turing_q6_smmu_ahb_clk',
  0x10187: 'gcc_turing_trig_clk',
  0x10188: 'gcc_turing_at_clk',
  0x10189: 'turing_gcc_dbg_clk',
  0x1018A: 'gcc_cfg_noc_turing_aon_ahb_clk',
  0x1018B: 'gpll0_dtest',
  0x1018C: 'gpll1_dtest',
  0x1018D: 'gpll2_dtest',
  0x1018E: 'gpll3_dtest',
  0x1018F: 'gpll4_dtest',
  0x10190: 'gpll5_dtest',
  0x10191: 'gpll6_dtest',
  0x10192: 'gcc_cfg_noc_north_ahb_clk',
  0x10193: 'gcc_aggre2_cnoc_north_periph_ahb_clk',
  0x10194: 'gcc_aggre2_noc_cxo_north_clk',
  0x10195: 'gcc_aggre2_noc_cxo_south_clk',
  0x10196: 'gcc_aggre2_snoc_north_axi_clk',
  0x10197: 'gcc_tlmm_centre_ahb_clk',
  0x10198: 'gcc_cnoc_periph_ahb_clk',
  0x10199: 'gcc_aggre2_cnoc_periph_ahb_clk',
  0x1019A: 'gcc_lpass_cxo_clk',
  0x1019B: 'nav_pll_dtest',
  0x1019C: 'gcc_lpass_sway_mpu_clk',
  0x1019D: 'mccc_ddrss_gcc_ch_clk',
  0x1019E: 'qusb2phy_gcc_clk_test_sec',
  0x2000A: 'sleep_clk_src',
  0x2000C: 'lpaif_pri_clk_src',
  0x2000D: 'lpaif_sec_clk_src',
  0x2000E: 'lpaif_ter_clk_src',
  0x2000F: 'lpaif_quad_clk_src',
  0x20010: 'lpaif_pcmoe_clk_src',
  0x20011: 'atime_clk_src',
  0x20012: 'resampler_clk_src',
  0x20013: 'aud_slimbus_clk_src',
  0x20014: 'qca_slimbus_clk_src',
  0x20015: 'core_clk_src',
  0x20016: 'aon_clk_src',
  0x20018: 'ext_mclk0_clk_src',
  0x20019: 'ext_mclk1_clk_src',
  0x2001A: 'ext_mclk2_clk_src',
  0x2001D: 'xo_clk_src',
  0x20022: 'qos_fixed_lat_counter_clk_src',
  0x20023: 'audio_core_gdsc_xo_clk',
  0x20027: 'audio_core_lpaif_pri_ibit_clk',
  0x20029: 'audio_core_lpaif_sec_ibit_clk',
  0x2002B: 'audio_core_lpaif_ter_ibit_clk',
  0x2002D: 'audio_core_lpaif_quad_ibit_clk',
  0x2002E: 'audio_core_lpaif_pcm_data_oe_clk',
  0x2002F: 'audio_core_avsync_atime_clk',
  0x20030: 'audio_core_avsync_stc_clk',
  0x20031: 'audio_core_resampler_clk',
  0x20032: 'audio_core_aud_slimbus_clk',
  0x20033: 'audio_core_qca_slimbus_clk',
  0x20034: 'audio_core_core_clk',
  0x20035: 'audio_core_sysnoc_mport_core_clk',
  0x20036: 'audio_core_aud_slimbus_core_clk',
  0x20037: 'audio_core_qca_slimbus_core_clk',
  0x20038: 'audio_core_lpm_core_clk',
  0x2003D: 'audio_core_qdsp_sway_aon_clk',
  0x20040: 'audio_core_bcr_slp_clk',
  0x20044: 'audio_wrapper_aon_clk',
  0x20045: 'audio_wrapper_qos_ahbs_aon_clk',
  0x20046: 'audio_wrapper_ext_mclk0_clk',
  0x20047: 'audio_wrapper_ext_mclk1_clk',
  0x20048: 'audio_wrapper_ext_mclk2_clk',
  0x20049: 'audio_wrapper_sysnoc_sway_aon_clk',
  0x2004A: 'q6ss_ahbm_aon_clk',
  0x2004B: 'q6ss_bcr_slp_clk',
  0x2004D: 'audio_wrapper_bus_timeout_aon_clk',
  0x2004E: 'audio_wrapper_mpu_cfg_aon_clk',
  0x2004F: 'audio_wrapper_q6_ahbm_mpu_aon_clk',
  0x20050: 'q6ss_ahbs_aon_clk',
  0x20051: 'audio_wrapper_qos_xo_lat_counter_clk',
  0x20052: 'audio_wrapper_qos_dmonitor_fixed_lat_counter_clk',
  0x20053: 'audio_wrapper_qos_danger_fixed_lat_counter_clk',
  0x20055: 'audio_core_qos_dmonitor_fixed_lat_counter_clk',
  0x20056: 'audio_core_bus_timeout_core_clk',
  0x20058: 'island_scc_at_clk',
  0x20059: 'island_scc_blsp_h_core_clk',
  0x2005A: 'island_scc_crif_aon_clk',
  0x2005B: 'island_scc_csr_h_aon_clk',
  0x2005C: 'island_scc_dbg_tsctr_clk',
  0x2005D: 'island_scc_cfg_ahb_aon_clk',
  0x2005E: 'island_scc_data_h_aon_clk',
  0x2005F: 'island_scc_pclkdbg_clk',
  0x20060: 'island_scc_q6_atbm_clk',
  0x20061: 'island_scc_qup_i2c1_clk',
  0x20062: 'island_scc_qup_i2c2_clk',
  0x20063: 'island_scc_qup_i2c3_clk',
  0x20064: 'island_scc_qup_spi1_clk',
  0x20065: 'island_scc_qup_spi2_clk',
  0x20066: 'island_scc_qup_spi3_clk',
  0x20067: 'island_scc_smem_core_clk',
  0x20068: 'island_scc_uart_dm_uart1_clk',
  0x20069: 'island_scc_uart_dm_uart2_clk',
  0x2006A: 'island_scc_uart_dm_uart3_clk',
  0x2006B: 'island_scc_vs_vddcx_clk',
  0x2006C: 'island_scc_vs_vddmx_clk',
  0x2006D: 'island_scc_ahb_timeout_core_clk',
  0x2006E: 'island_scc_sensor_core_core_clk',
  0x20078: 'island_scc_qdsp_sway_aon_clk',
  0x20079: 'island_scc_q6_spm_clk',
  0x2007A: 'scc_uart1_clk_src',
  0x2007B: 'scc_uart2_clk_src',
  0x2007C: 'scc_uart3_clk_src',
  0x2007D: 'audio_wrapper_sw_npl_clk',
  0x2007E: 'audio_core_int_i2s0_1_ibit_clk',
  0x2007F: 'audio_core_int_i2s2_ibit_clk',
  0x20080: 'audio_core_int_i2s3_ibit_clk',
  0x20081: 'audio_core_int_i2s5_6_ibit_clk',
  0x20082: 'audio_core_int_mclk0_clk',
  0x20083: 'audio_core_int_mclk1_clk',
  0x20084: 'island_scc_uart_dm_uart4_clk',
  0x20085: 'scc_uart4_clk_src',
  0x20086: 'audio_wrapper_ext_mclk3_clk',
  0x20087: 'audio_core_int_i2s4_ibit_clk',
  0x20089: 'island_scc_sensor_core_bcr_slp_clk',
  0x2008A: 'island_scc_sensor_core_bcr_xo_clk',
  0x30041: 'clk_src_bit_coxm_mnd',
  0x30042: 'clk_src_rbcpr_ref',
  0x30043: 'clk_bit_coxm',
  0x30044: 'clk_rbcpr_ref',
  0x30045: 'clk_xo_cx',
  0x30046: 'clk_axi_crypto',
  0x30047: 'clk_timeout_slp',
  0x30049: 'clk_bus_config',
  0x3004A: 'clk_bus_pll_outctrl',
  0x3004B: 'clk_bus_rbcpr',
  0x3004C: 'clk_bus_coxm',
  0x3004D: 'clk_bus_crypto',
  0x3004E: 'clk_bus_mgpi',
  0x3004F: 'clk_bus_mvc',
  0x30051: 'clk_bus_stmr',
  0x30052: 'clk_bus_slave_timeout',
  0x30053: 'clk_bus_uim0',
  0x30054: 'clk_bus_uim1',
  0x30055: 'clk_bus_uim2',
  0x30056: 'clk_bus_uim3',
  0x3005A: 'clk_src_uim0_mnd',
  0x3005B: 'clk_src_uim1_mnd',
  0x3005C: 'clk_src_uim2_mnd',
  0x3005D: 'clk_src_uim3_mnd',
  0x3005E: 'clk_card_src_uim0',
  0x3005F: 'clk_card_src_uim1',
  0x30061: 'clk_card_src_uim2',
  0x30062: 'clk_card_src_uim3',
  0x30063: 'clk_uart_bit_uim0',
  0x30064: 'clk_uart_bit_uim1',
  0x30065: 'clk_uart_bit_uim2',
  0x30066: 'clk_uart_bit_uim3',
  0x30067: 'dbg_dtr_clksig',
  0x30069: 'dbg_q6_clksig',
  0x3006A: 'dbg_nav_clksig',
  0x3006B: 'dbg_modem_clksig',
  0x3006C: 'dtr1_pll_dtest',
  0x3006D: 'dtr2_pll_dtest',
  0x3006E: 'q6_pll_dtest',
  0x3006F: 'nav_pll_dtest',
  0x30071: 'modem_offline_pll_dtest',
  0x30072: 'dtr1_pll_lock_det',
  0x30073: 'dtr2_pll_lock_det',
  0x30074: 'q6_pll_lock_det',
  0x30075: 'nav_pll_lock_det',
  0x30076: 'mss_offline_pll_lock_det',
  0x30077: 'clk_bus_rfc',
  0x300C0: 'clk_bus_pseudo_hm_rcg',
  0x30100: 'clk_src_bus_mss_config',
  0x30100: 'clk_src_bus_mss_config',
  0x30180: 'clk_bus_q6',
  0x301C0: 'clk_axi_mnoc',
  0x301C0: 'clk_axi_mnoc_q6',
  0x301C0: 'clk_axi_nav_sample',
  0x30240: 'clk_xo_mdm',
  0x302C0: 'clk_bus_nav',
  0x30300: 'clk_axi_nav',
  0x30340: 'clk_xo_nav',
  0x30380: 'mss_dgr_ahb_clk',
  0x303C0: 'mss_dgr_axi_clk',
  0x5000A: 'sleep_clk_src',
  0x50016: 'aon_clk_src',
  0x5001D: 'xo_clk_src',
  0x50022: 'qos_fixed_lat_counter_src',
  0x50023: 'audio_core_gdsc_xo_clk',
  0x50040: 'audio_core_bcr_slp_clk',
  0x50043: 'turing_wrapper_sysnoc_sway_snoc_clk',
  0x50044: 'turing_wrapper_aon_clk',
  0x50045: 'turing_wrapper_qos_ahbs_aon_clk',
  0x50049: 'turing_wrapper_sysnoc_sway_aon_clk',
  0x5004A: 'q6ss_ahbm_aon_clk',
  0x5004B: 'q6ss_bcr_slp_clk',
  0x5004C: 'turing_wrapper_q6_smmu_gdsc_xo_clk',
  0x5004E: 'turing_wrapper_mpu_cfg_aon_clk',
  0x5004F: 'turing_wrapper_q6_ahbm_mpu_aon_clk',
  0x50050: 'q6ss_ahbs_aon_clk',
  0x50051: 'turing_wrapper_qos_xo_lat_counter_clk',
  0x50052: 'turing_wrapper_qos_dmonitor_fixed_lat_counter_clk',
  0x50053: 'turing_wrapper_qos_danger_fixed_lat_counter_clk',
  0x50056: 'turing_wrapper_bus_timeout_aon_clk',
  0x60001: 'wcss_css_noc_clk',
  0x60002: 'wcss_top_axi_clk',
  0x60003: 'wcss_top_ahb_clk',
  0x60004: 'wcss_css_apb_clk',
  0x60005: 'wcss_ahb_tslv_clk',
  0x60006: 'wcss_dbg_atb_clk',
  0x60007: 'wcss_dbg_apb_clk',
  0x60008: 'wcss_dbg_ts_clk',
  0x60009: 'wcss_wmac1_apb_clk',
  0x6000A: 'wcss_phy1_apb_clk',
  0x6000B: 'wcss_wmac1_css_mac_clk',
  0x6000C: 'wcss_wmac1_mac_clk',
  0x6000D: 'wcss_phy1_320_clk',
  0x6000E: 'wcss_phy1_bw_clk',
  0x6000F: 'wcss_phy1_bwx2_clk',
  0x60010: 'wcss_phy1_x2_clk',
  0x60011: 'wcss_phy1_clk',
  0x60012: 'wcss_phy1_160_clk',
  0x60013: 'wcss_phy1_80_clk',
  0x60014: 'wcss_phy1_40_clk',
  0x60015: 'wcss_phy1_20_clk',
  0x60016: 'wcss_phy1_tdac_clk',
  0x60017: 'wcss_phy1_tadc_clk',
  0x60018: 'wcss_phy1_t240_clk',
  0x60019: 'wcss_phy1_30_clk',
  0x6001A: 'wcss_wmac2_apb_clk',
  0x6001B: 'wcss_phy2_apb_clk',
  0x6001C: 'wcss_wmac2_css_mac_clk',
  0x6001D: 'wcss_wmac2_mac_clk',
  0x6001E: 'wcss_phy2_320_clk',
  0x6001F: 'wcss_phy2_bw_clk',
  0x60020: 'wcss_phy2_bwx2_clk',
  0x60021: 'wcss_phy2_x2_clk',
  0x60022: 'wcss_phy2_clk',
  0x60023: 'wcss_phy2_160_clk',
  0x60024: 'wcss_phy2_80_clk',
  0x60025: 'wcss_phy2_40_clk',
  0x60026: 'wcss_phy2_20_clk',
  0x60027: 'wcss_phy2_tdac_clk',
  0x60028: 'wcss_phy2_tadc_clk',
  0x60029: 'wcss_phy2_t240_clk',
  0x6002A: 'wcss_phy2_30_clk',
  0x6002B: 'wcss_top_slp_clk',
  0x6002C: 'wcss_top_ref_clk',
  0x6002D: 'wcss_css_wsi_clk',
  0x6002E: 'phy1_11ac_radio_adc_0_clk',
  0x6002F: 'phy1_11ac_radio_adc_1_clk',
  0x60030: 'phy2_11ac_radio_adc_0_clk',
  0x60031: 'phy2_11ac_radio_adc_1_clk',
  0x60032: 'wcss_rfactrl_clk',
  0x60033: 'wcss_phy1_dfs_clk',
  0x60034: 'wcss_phy2_dfs_clk',
  0x60035: 'wcss_dbg_css_atb_clk',
  0x60036: 'wcss_dbg_css_apb_clk',
  0x60037: 'wcss_dbg_css_ts_clk',
  0x60038: 'wcss_top_dac_apb_clk',
  0x60039: 'wcss_rfactrl_apb_clk',
  0x6003A: 'wcss_rfactrl_phy1_80_clk',
  0x6003B: 'wcss_rfactrl_phy2_80_clk',
  0x6003C: 'wcss_rfactrl_phy1_11ac_radio_adc_0_clk',
  0x6003D: 'wcss_rfactrl_phy1_11ac_radio_adc_1_clk',
  0x6003E: 'wcss_rfactrl_dac_apb_clk',
  0x6003F: 'wcss_wcssdbg_cfg_apb_clk',

}

