-- generated by newgenasym Thu Aug 24 14:44:05 2017

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity sn65lvds180 is
    port (    
	A:         INOUT  STD_LOGIC;    
	B:         INOUT  STD_LOGIC;    
	D:         INOUT  STD_LOGIC;    
	DE:        INOUT  STD_LOGIC;    
	R:         INOUT  STD_LOGIC;    
	\re*\:     INOUT  STD_LOGIC;    
	Y:         INOUT  STD_LOGIC;    
	Z:         INOUT  STD_LOGIC);
end sn65lvds180;
