Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx150-2-fgg484

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/ise_projects/Thesis/sinetable.v" into library work
Parsing module <sinetable>.
Analyzing Verilog file "/home/ise/ise_projects/Thesis/singlecompute.v" into library work
Parsing module <singlecompute>.
Analyzing Verilog file "/home/ise/ise_projects/Thesis/twoblock.v" into library work
Parsing module <twoblock>.
Analyzing Verilog file "/home/ise/ise_projects/Thesis/fourblock.v" into library work
Parsing module <fourblock>.
Analyzing Verilog file "/home/ise/ise_projects/Thesis/eightblock.v" into library work
Parsing module <eightblock>.
Analyzing Verilog file "/home/ise/ise_projects/Thesis/sixteenblock.v" into library work
Parsing module <sixteenblock>.
Analyzing Verilog file "/home/ise/ise_projects/Thesis/thirtytwoblock.v" into library work
Parsing module <thirtytwoblock>.
Analyzing Verilog file "/home/ise/ise_projects/Thesis/sixtyfourblock.v" into library work
Parsing module <sixtyfourblock>.
Analyzing Verilog file "/home/ise/ise_projects/Thesis/okLibrary.v" into library work
Parsing module <okHost>.
Parsing module <okCoreHarness>.
Parsing module <okWireIn>.
Parsing module <okWireOut>.
Parsing module <okTriggerIn>.
Parsing module <okTriggerOut>.
Parsing module <okPipeIn>.
Parsing module <okPipeOut>.
Parsing module <okBTPipeIn>.
Parsing module <okBTPipeOut>.
Parsing module <okWireOR>.
Analyzing Verilog file "/home/ise/ise_projects/Thesis/controlcombiner.v" into library work
Parsing module <controlcombiner>.
Analyzing Verilog file "/home/ise/ise_projects/Thesis/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.
WARNING:HDLCompiler:1016 - "/home/ise/ise_projects/Thesis/okLibrary.v" Line 40: Port CLK180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/ise_projects/Thesis/okLibrary.v" Line 68: Port BUSY is not connected to this instance

Elaborating module <okHost>.

Elaborating module <DCM_SP>.

Elaborating module <BUFG>.

Elaborating module <FDS>.

Elaborating module <FD>.

Elaborating module <IOBUF>.

Elaborating module <IODELAY2(IDELAY_TYPE="FIXED",IDELAY_VALUE=100,DELAY_SRC="IDATAIN")>.

Elaborating module <FDRE>.

Elaborating module <OBUF>.

Elaborating module <okCoreHarness>.

Elaborating module <okWireOR(N=4)>.
WARNING:HDLCompiler:413 - "/home/ise/ise_projects/Thesis/top.v" Line 73: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <controlcombiner>.

Elaborating module <sixtyfourblock>.

Elaborating module <thirtytwoblock>.

Elaborating module <sixteenblock>.

Elaborating module <eightblock>.

Elaborating module <fourblock>.

Elaborating module <twoblock>.

Elaborating module <singlecompute>.

Elaborating module <sinetable>.

Elaborating module <okWireIn>.

Elaborating module <okPipeIn>.

Elaborating module <okWireOut>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/ise/ise_projects/Thesis/top.v".
    Found 1024-bit register for signal <activeamps>.
    Found 1024-bit register for signal <activeoffsets>.
    Found 1024-bit register for signal <activephasewords>.
    Found 6-bit register for signal <currBlock>.
    Found 6-bit adder for signal <currBlock[5]_GND_1_o_add_2_OUT> created at line 73.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 3078 D-type flip-flop(s).
Unit <top> synthesized.

Synthesizing Unit <okHost>.
    Related source file is "/home/ise/ise_projects/Thesis/okLibrary.v".
    Set property "IOB = TRUE" for instance <delays[0].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[0].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[0].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[1].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[1].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[1].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[2].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[2].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[2].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[3].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[3].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[3].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[4].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[4].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[4].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[5].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[5].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[5].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[6].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[6].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[6].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[7].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[7].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[7].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[8].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[8].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[8].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[9].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[9].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[9].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[10].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[10].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[10].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[11].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[11].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[11].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[12].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[12].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[12].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[13].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[13].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[13].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[14].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[14].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[14].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[15].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[15].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[15].fdreout1>.
    Summary:
	no macro.
Unit <okHost> synthesized.

Synthesizing Unit <okWireOR>.
    Related source file is "/home/ise/ise_projects/Thesis/okLibrary.v".
        N = 4
    Summary:
	no macro.
Unit <okWireOR> synthesized.

Synthesizing Unit <controlcombiner>.
    Related source file is "/home/ise/ise_projects/Thesis/controlcombiner.v".
    Found 1024-bit register for signal <combinedout>.
    Found 1024-bit 64-to-1 multiplexer for signal <blockaddress[5]_signal[15]_wide_mux_1_OUT> created at line 16.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <controlcombiner> synthesized.

Synthesizing Unit <sixtyfourblock>.
    Related source file is "/home/ise/ise_projects/Thesis/sixtyfourblock.v".
    Found 16-bit adder for signal <results> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <sixtyfourblock> synthesized.

Synthesizing Unit <thirtytwoblock>.
    Related source file is "/home/ise/ise_projects/Thesis/thirtytwoblock.v".
    Found 16-bit adder for signal <results> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <thirtytwoblock> synthesized.

Synthesizing Unit <sixteenblock>.
    Related source file is "/home/ise/ise_projects/Thesis/sixteenblock.v".
    Found 16-bit adder for signal <results> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <sixteenblock> synthesized.

Synthesizing Unit <eightblock>.
    Related source file is "/home/ise/ise_projects/Thesis/eightblock.v".
    Found 16-bit adder for signal <results> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <eightblock> synthesized.

Synthesizing Unit <fourblock>.
    Related source file is "/home/ise/ise_projects/Thesis/fourblock.v".
    Found 16-bit adder for signal <results> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <fourblock> synthesized.

Synthesizing Unit <twoblock>.
    Related source file is "/home/ise/ise_projects/Thesis/twoblock.v".
    Found 16-bit adder for signal <results> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <twoblock> synthesized.

Synthesizing Unit <singlecompute>.
    Related source file is "/home/ise/ise_projects/Thesis/singlecompute.v".
    Found 16-bit register for signal <totalphase>.
    Found 16-bit adder for signal <totalphase[15]_phaseadd[15]_add_5_OUT> created at line 50.
    Found 16x16-bit multiplier for signal <interimresult> created at line 38.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <singlecompute> synthesized.

Synthesizing Unit <sinetable>.
    Related source file is "/home/ise/ise_projects/Thesis/sinetable.v".
    Found 16384x12-bit Read Only RAM for signal <result>
    Summary:
	inferred   1 RAM(s).
Unit <sinetable> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 64
 16384x12-bit single-port Read Only RAM                : 64
# Multipliers                                          : 64
 16x16-bit multiplier                                  : 64
# Adders/Subtractors                                   : 128
 16-bit adder                                          : 127
 6-bit adder                                           : 1
# Registers                                            : 71
 1024-bit register                                     : 6
 16-bit register                                       : 64
 6-bit register                                        : 1
# Multiplexers                                         : 131
 1024-bit 64-to-1 multiplexer                          : 3
 16-bit 2-to-1 multiplexer                             : 128

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <okWireIn.ngc>.
Reading core <okPipeIn.ngc>.
Reading core <okWireOut.ngc>.
Reading core <okCoreHarness.ngc>.
Reading core <TFIFO64x8a_64x8b.ngc>.
Loading core <okWireIn> for timing and area information for instance <ep03>.
Loading core <okPipeIn> for timing and area information for instance <amppipe>.
Loading core <okPipeIn> for timing and area information for instance <offsetpipe>.
Loading core <okPipeIn> for timing and area information for instance <phasewordpipe>.
Loading core <okWireOut> for timing and area information for instance <ep20>.
Loading core <TFIFO64x8a_64x8b> for timing and area information for instance <core0/a0/cb0>.
Loading core <okCoreHarness> for timing and area information for instance <core0>.

Synthesizing (advanced) Unit <sinetable>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_result> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 12-bit                 |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <phase>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <result>        |          |
    -----------------------------------------------------------------------
Unit <sinetable> synthesized (advanced).

Synthesizing (advanced) Unit <singlecompute>.
The following registers are absorbed into accumulator <totalphase>: 1 register on signal <totalphase>.
Unit <singlecompute> synthesized (advanced).

Synthesizing (advanced) Unit <sixtyfourblock>.
	The following adders/subtractors are grouped into adder tree <Madd_results1> :
 	<thirtytwoblockOne/sixteenblockOne/eightblockOne/fourblockOne/twoblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockOne/sixteenblockOne/eightblockOne/fourblockOne/twoblockZero/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockOne/sixteenblockOne/eightblockOne/fourblockZero/twoblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockOne/sixteenblockOne/eightblockOne/fourblockZero/twoblockZero/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockOne/sixteenblockOne/eightblockZero/fourblockOne/twoblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockOne/sixteenblockOne/eightblockZero/fourblockOne/twoblockZero/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockOne/sixteenblockOne/eightblockZero/fourblockZero/twoblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockOne/sixteenblockOne/eightblockZero/fourblockZero/twoblockZero/Madd_results> in block <sixtyfourblock>,
	<thirtytwoblockOne/sixteenblockZero/eightblockOne/fourblockOne/twoblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockOne/sixteenblockZero/eightblockOne/fourblockOne/twoblockZero/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockOne/sixteenblockZero/eightblockOne/fourblockZero/twoblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockOne/sixteenblockZero/eightblockOne/fourblockZero/twoblockZero/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockOne/sixteenblockZero/eightblockZero/fourblockOne/twoblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockOne/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockOne/sixteenblockZero/eightblockZero/fourblockZero/twoblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockOne/sixteenblockZero/eightblockZero/fourblockZero/twoblockZero/Madd_results> in block <sixtyfourblock>,
	<thirtytwoblockZero/sixteenblockOne/eightblockOne/fourblockOne/twoblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockZero/sixteenblockOne/eightblockOne/fourblockOne/twoblockZero/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockZero/sixteenblockOne/eightblockOne/fourblockZero/twoblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockZero/sixteenblockOne/eightblockOne/fourblockZero/twoblockZero/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockZero/sixteenblockOne/eightblockZero/fourblockOne/twoblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockZero/sixteenblockOne/eightblockZero/fourblockOne/twoblockZero/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockZero/sixteenblockOne/eightblockZero/fourblockZero/twoblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockZero/sixteenblockOne/eightblockZero/fourblockZero/twoblockZero/Madd_results> in block <sixtyfourblock>,
	<thirtytwoblockZero/sixteenblockZero/eightblockOne/fourblockOne/twoblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockZero/sixteenblockZero/eightblockOne/fourblockOne/twoblockZero/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockZero/sixteenblockZero/eightblockOne/fourblockZero/twoblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockZero/sixteenblockZero/eightblockOne/fourblockZero/twoblockZero/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockZero/twoblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockZero/twoblockZero/Madd_results> in block <sixtyfourblock>.
	The following adders/subtractors are grouped into adder tree <thirtytwoblockZero/Madd_results1> :
 	<thirtytwoblockZero/sixteenblockOne/eightblockOne/fourblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockZero/sixteenblockOne/eightblockOne/fourblockZero/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockZero/sixteenblockOne/eightblockZero/fourblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockZero/sixteenblockOne/eightblockZero/fourblockZero/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockZero/sixteenblockZero/eightblockOne/fourblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockZero/sixteenblockZero/eightblockOne/fourblockZero/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockZero/Madd_results> in block <sixtyfourblock>.
	The following adders/subtractors are grouped into adder tree <thirtytwoblockOne/Madd_results1> :
 	<thirtytwoblockOne/sixteenblockOne/eightblockOne/fourblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockOne/sixteenblockOne/eightblockOne/fourblockZero/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockOne/sixteenblockOne/eightblockZero/fourblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockOne/sixteenblockOne/eightblockZero/fourblockZero/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockOne/sixteenblockZero/eightblockOne/fourblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockOne/sixteenblockZero/eightblockOne/fourblockZero/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockOne/sixteenblockZero/eightblockZero/fourblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockOne/sixteenblockZero/eightblockZero/fourblockZero/Madd_results> in block <sixtyfourblock>.
	The following adders/subtractors are grouped into adder tree <thirtytwoblockOne/sixteenblockZero/Madd_results1> :
 	<thirtytwoblockOne/sixteenblockZero/eightblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockOne/sixteenblockZero/eightblockZero/Madd_results> in block <sixtyfourblock>.
	The following adders/subtractors are grouped into adder tree <thirtytwoblockOne/sixteenblockOne/Madd_results1> :
 	<thirtytwoblockOne/sixteenblockOne/eightblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockOne/sixteenblockOne/eightblockZero/Madd_results> in block <sixtyfourblock>.
	The following adders/subtractors are grouped into adder tree <thirtytwoblockZero/sixteenblockZero/Madd_results1> :
 	<thirtytwoblockZero/sixteenblockZero/eightblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockZero/sixteenblockZero/eightblockZero/Madd_results> in block <sixtyfourblock>.
	The following adders/subtractors are grouped into adder tree <thirtytwoblockZero/sixteenblockOne/Madd_results1> :
 	<thirtytwoblockZero/sixteenblockOne/eightblockOne/Madd_results> in block <sixtyfourblock>, 	<thirtytwoblockZero/sixteenblockOne/eightblockZero/Madd_results> in block <sixtyfourblock>.
Unit <sixtyfourblock> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <currBlock>: 1 register on signal <currBlock>.
Unit <top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 64
 16384x12-bit single-port distributed Read Only RAM    : 64
# Multipliers                                          : 64
 16x16-bit multiplier                                  : 64
# Adder Trees                                          : 1
 16-bit / 64-inputs adder tree                         : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Accumulators                                         : 64
 16-bit up loadable accumulator                        : 64
# Registers                                            : 6196
 Flip-Flops                                            : 6196
# Multiplexers                                         : 67
 1024-bit 64-to-1 multiplexer                          : 3
 16-bit 2-to-1 multiplexer                             : 64

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <okHost> ...

Optimizing unit <sixtyfourblock> ...

Optimizing unit <controlcombiner> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 150.
Optimizing block <top> to meet ratio 100 (+ 5) of 23038 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <top>, final ratio is 142.
INFO:Xst:2260 - The FF/Latch <core0/a0/pc0/sync_interrupt_flop> in Unit <okHI/core0> is equivalent to the following FF/Latch : <core0/a0/pc0/sync_sleep_flop> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
