<root><simulation><result_generated_time />2023-05-12 15:24:51<layer><layer_spec />{'B': 1, 'K': 64, 'C': 64, 'OY': 56, 'OX': 56, 'IY': 58, 'IX': 58, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 36864, 'I': 215296, 'O': 200704}<total_data_reuse />{'W': 3136, 'I': 536.9607609988109, 'O': 576}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />5/86</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [24, 1, 1], 'I': [84, 1, 1], 'O': [224, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OY', 4)]], [[('FY', 3)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('FY', 3), ('OY', 7)], [('OY', 4)]], [], []]<O />[[[('FY', 3)], []], [[('OY', 7)], [('OY', 4), ('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 8), ('FX', 3)], [('C', 64), ('OX', 7), ('OY', 2), ('K', 8)], []]<I />[[('OX', 8), ('FX', 3)], [('C', 64), ('OX', 7), ('OY', 2), ('K', 8)], []]<O />[[('OX', 8), ('FX', 3), ('C', 64)], [('OX', 7), ('OY', 2), ('K', 8)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [28.0, 8, 14, 1], 'I': [22.4, 2.4, 9.99, 1.0], 'O': [3.0, 192, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [24, 294912, 294912], 'I': [80, 1722368, 1722368], 'O': [64, 1605632, 1605632], 'O_partial': [64, 0, 0], 'O_final': [0, 1605632, 1605632]}<actual_mem_utilization_individual />{'W': [0.05, 0.01, 0.0], 'I': [0.16, 0.05, 0.0], 'O': [0.12, 0.05, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.11, 0.0], 'I': [0.16, 0.11, 0.0], 'O': [0.12, 0.11, 0.0]}<effective_mem_size_bit />{'W': [8, 36864, 294912], 'I': [80, 1722368, 1722368], 'O': [64, 229376, 1605632], 'O_partial': [64, 0, 0], 'O_final': [0, 229376, 1605632]}<total_unit_count />{'W': [672, 24, 1, 1], 'I': [672, 84, 1, 1], 'O': [672, 224, 1, 1]}<unique_unit_count />{'W': [24, 24, 1, 1], 'I': [30, 30, 1, 1], 'O': [224, 224, 1, 1]}<duplicate_unit_count />{'W': [28.0, 1.0, 1.0, 1.0], 'I': [22.4, 2.8, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[516096, 516096], [516096, 36864], [36864, 0]]<I />[[14450687, 6021119], [2150399, 215296], [215296, 0]]<O />[[(38334464, 38535168), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(38334464, 38535168), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[64512, 64512], [8064, 576], [144, 0]]<I />[[1806336, 752640], [33600, 3364], [841, 0]]<O />[[(4791808, 4816896), (25088, 0)], [(0, 3136), (3136, 0)], [(0, 784), (0, 0)]]<O_partial />[([4791808, 4816896], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [25088, 0]), ([0, 3136], [3136, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />60555264</mac_count></basic_info><energy><total_energy />255753426.1<mem_energy_breakdown><W />[45.2, 902.5, 191.8]<I />[881.4, 3849.9, 1120.1]<O />[3374.6, 621.5, 1044.2]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />3027763.2<total />255741394.89999998</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6415<utilization_without_data_loading />0.6562<utilization_spatial />0.6562<utilization_temporal_with_data_loading />0.9776<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />175974<latency_cycle_without_data_loading />172032<ideal_computing_cycle />172032<data_loading><load_cycle_total />3942<load_cycle_individual />{'W': [2, 576, 0], 'I': [5, 3364, 0]}<load_cycle_combined />{'W': 576, 'I': 3364}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-172031], [-172008, -164841], [-172032, -172032]], 'I': [[-172031], [-164841, -136173], [-172032, -172032]], 'O': [[-172032], [-171920, -168896], [-168896, -171248]]}<mem_stall_cycle_shared />{'W': [[-172031], [-172008, 0], [0, 0]], 'I': [[-172031], [-164841, 0], [0, 0]], 'O': [[-172032], [-171920, -168896], [-168896, -171248]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 294912, 294912], 'I': [80, 1722368, 1722368], 'O': [64, 1605632, 1605632], 'O_partial': [64, 0, 0], 'O_final': [0, 1605632, 1605632]}<data_size_each_level_total />{'W': [576, 294912, 294912], 'I': [2400, 1722368, 1722368], 'O': [14336, 1605632, 1605632]}<loop_cycles_each_level />{'W': [24, 172032, 172032], 'I': [24, 172032, 172032], 'O': [1536, 172032, 172032]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [3, 8, 1], 'O': [192, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.0], [24.0, 1.7], [1.7, 1.7]], 'I': [[8.0, 3.3], [100.0, 10.0], [10.0, 10.0]], 'O': [[8.0, 0.0], [9.3, 9.3], [9.3, 9.3]]}<req_inst_mem_bw />{'W': [[8.0, 1.0], [24.0, 1.7], [1.7, 1.7]], 'I': [[8.0, 10.0], [300.0, 80.1], [80.1, 10.0]], 'O': [[8.0, 8.0], [1792.0, 9.3], [9.3, 9.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.0], [24.0, 1.7], [1.7, 0]], 'I': [[8.0, 3.3], [100.0, 10.0], [10.0, 0]], 'O': [[8.0, 0.0], [9.3, 9.3], [9.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.0], [133.3, 21.1], [11.7, 9.3]], 'I': [[8.0, 3.3], [133.3, 21.1], [11.7, 9.3]], 'O': [[8.0, 0.0], [133.3, 21.1], [11.7, 9.3]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 172032], [24, 24, 7168], [172032, 172032, 1]], 'I': [[1, 1, 172032], [24, 24, 7168], [172032, 172032, 1]], 'O': [[1, 1, 172032], [1536, 1536, 112], [172032, 172032, 1]]}<trans_time_real />{'W': [[0, 1, 172032], [[0, 24, 7168], [1, 24, 7168]], [[576, 172032, 1], [144, 172032, 1]]], 'I': [[0, 1, 172032], [[1, 24, 7168], [5, 24, 7168]], [[3364, 172032, 1], [841, 172032, 1]]], 'O': [[0, 1, 172032], [[1, 1536, 112], [28, 1536, 112]], [[3136, 172032, 1], [784, 172032, 1]]]}<single_stall_cycle />{'W': [[-1], [-24, -23], [-171456, -171888]], 'I': [[-1], [-23, -19], [-168668, -171191]], 'O': [[-1], [-1535, -1508], [-168896, -171248]]}<single_stall_count />{'W': [172031, 7167, 0], 'I': [172031, 7167, 0], 'O': [172032, 112, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [7167, 0], 'I': [35835, 0], 'O': [3136, 3136]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [3136, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-129030, -172032], [-168896, -168896]], 1: [[-172032, -172032], [-168896, -172032]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />3</simulation></root>