{"vcs1":{"timestamp_begin":1683059239.271959207, "rt":0.52, "ut":0.27, "st":0.10}}
{"vcselab":{"timestamp_begin":1683059239.860910515, "rt":0.40, "ut":0.21, "st":0.11}}
{"link":{"timestamp_begin":1683059240.315014344, "rt":0.25, "ut":0.06, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683059238.931344189}
{"VCS_COMP_START_TIME": 1683059238.931344189}
{"VCS_COMP_END_TIME": 1683059240.635731931}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 340964}}
{"stitch_vcselab": {"peak_mem": 238968}}
