Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 15 10:27:19 2022
| Host         : Falcon running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    84 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            8 |
| No           | No                    | Yes                    |               4 |            1 |
| No           | Yes                   | No                     |              24 |            7 |
| Yes          | No                    | No                     |              19 |            8 |
| Yes          | No                    | Yes                    |              23 |            9 |
| Yes          | Yes                   | No                     |              32 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+------------------------------------+--------------------------+------------------+----------------+--------------+
|   Clock Signal  |            Enable Signal           |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+------------------------------------+--------------------------+------------------+----------------+--------------+
| ~OC/SC/clock_10 | OC/SC/FSM_onehot_state_reg_n_0_[1] | rst_IBUF                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG  | OC/SC/state_reg[3]_1               | rst_IBUF                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG  | OC/oled_vdd_i_1_n_0                | rst_IBUF                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG  | OC/oled_dc_n_i_1_n_0               | rst_IBUF                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG  | OC/oled_vbat_i_1_n_0               | rst_IBUF                 |                1 |              1 |         1.00 |
| ~OC/SC/clock_10 |                                    |                          |                2 |              2 |         1.00 |
|  new_switch0    |                                    |                          |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG  |                                    | rst_IBUF                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG  | OC/SC/state_reg[3]_0[0]            |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG  | OC/DG/E[0]                         | rst_IBUF                 |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG  | OC/SC/state_reg[0][0]              | rst_IBUF                 |                2 |              5 |         2.50 |
| ~OC/SC/clock_10 |                                    | rst_IBUF                 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG  | OC/E[0]                            | rst_IBUF                 |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG  | OC/FSM_onehot_state_reg[0][0]      |                          |                5 |              7 |         1.40 |
| ~OC/SC/clock_10 | OC/SC/shiftReg[7]_i_1_n_0          |                          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG  | OC/SC/E[0]                         | rst_IBUF                 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG  |                                    |                          |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG  | OC/g0_b0_n_0                       | rst_IBUF                 |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG  | old_switch                         | rst_IBUF                 |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG  |                                    | OC/DG/counter[0]_i_1_n_0 |                5 |             18 |         3.60 |
+-----------------+------------------------------------+--------------------------+------------------+----------------+--------------+


