ARM GAS  /tmp/ccEbOuxq.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f7xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f7xx_hal_msp.c"
  20              		.section	.text.HAL_FMC_MspInit,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_FMC_MspInit:
  27              	.LFB173:
   1:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f7xx_hal_msp.c **** /**
   3:Core/Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f7xx_hal_msp.c ****   * @file         stm32f7xx_hal_msp.c
   5:Core/Src/stm32f7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f7xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f7xx_hal_msp.c ****   *
  10:Core/Src/stm32f7xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f7xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f7xx_hal_msp.c ****   *
  13:Core/Src/stm32f7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f7xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f7xx_hal_msp.c ****   *
  17:Core/Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f7xx_hal_msp.c ****   */
  19:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f7xx_hal_msp.c **** 
  21:Core/Src/stm32f7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f7xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f7xx_hal_msp.c **** 
  25:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f7xx_hal_msp.c **** 
  27:Core/Src/stm32f7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f7xx_hal_msp.c **** 
  30:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  /tmp/ccEbOuxq.s 			page 2


  32:Core/Src/stm32f7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f7xx_hal_msp.c **** 
  35:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f7xx_hal_msp.c **** 
  37:Core/Src/stm32f7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f7xx_hal_msp.c **** 
  40:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f7xx_hal_msp.c **** 
  42:Core/Src/stm32f7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f7xx_hal_msp.c **** 
  45:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f7xx_hal_msp.c **** 
  47:Core/Src/stm32f7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f7xx_hal_msp.c **** 
  50:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f7xx_hal_msp.c **** 
  52:Core/Src/stm32f7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f7xx_hal_msp.c **** 
  55:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f7xx_hal_msp.c **** 
  57:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f7xx_hal_msp.c **** 
  59:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f7xx_hal_msp.c **** 
  61:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32f7xx_hal_msp.c ****                                                                                                    
  63:Core/Src/stm32f7xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f7xx_hal_msp.c ****   */
  65:Core/Src/stm32f7xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f7xx_hal_msp.c **** {
  67:Core/Src/stm32f7xx_hal_msp.c **** 
  68:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f7xx_hal_msp.c **** 
  70:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f7xx_hal_msp.c **** 
  72:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  73:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  74:Core/Src/stm32f7xx_hal_msp.c **** 
  75:Core/Src/stm32f7xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f7xx_hal_msp.c **** 
  77:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f7xx_hal_msp.c **** 
  79:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f7xx_hal_msp.c **** }
  81:Core/Src/stm32f7xx_hal_msp.c **** 
  82:Core/Src/stm32f7xx_hal_msp.c **** /**
  83:Core/Src/stm32f7xx_hal_msp.c **** * @brief ADC MSP Initialization
  84:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32f7xx_hal_msp.c **** * @param hadc: ADC handle pointer
  86:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f7xx_hal_msp.c **** */
  88:Core/Src/stm32f7xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
ARM GAS  /tmp/ccEbOuxq.s 			page 3


  89:Core/Src/stm32f7xx_hal_msp.c **** {
  90:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  91:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC3)
  92:Core/Src/stm32f7xx_hal_msp.c ****   {
  93:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 0 */
  94:Core/Src/stm32f7xx_hal_msp.c **** 
  95:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC3_MspInit 0 */
  96:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_ADC3_CLK_ENABLE();
  98:Core/Src/stm32f7xx_hal_msp.c **** 
  99:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 100:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 101:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 102:Core/Src/stm32f7xx_hal_msp.c ****     PF7     ------> ADC3_IN5
 103:Core/Src/stm32f7xx_hal_msp.c ****     PF6     ------> ADC3_IN4
 104:Core/Src/stm32f7xx_hal_msp.c ****     PF10     ------> ADC3_IN8
 105:Core/Src/stm32f7xx_hal_msp.c ****     PF9     ------> ADC3_IN7
 106:Core/Src/stm32f7xx_hal_msp.c ****     PF8     ------> ADC3_IN6
 107:Core/Src/stm32f7xx_hal_msp.c ****     PA0/WKUP     ------> ADC3_IN0
 108:Core/Src/stm32f7xx_hal_msp.c ****     */
 109:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 110:Core/Src/stm32f7xx_hal_msp.c ****                           |ARDUINO_A3_Pin;
 111:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 112:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 113:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 114:Core/Src/stm32f7xx_hal_msp.c **** 
 115:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 116:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 117:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 118:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 119:Core/Src/stm32f7xx_hal_msp.c **** 
 120:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 121:Core/Src/stm32f7xx_hal_msp.c **** 
 122:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC3_MspInit 1 */
 123:Core/Src/stm32f7xx_hal_msp.c **** 
 124:Core/Src/stm32f7xx_hal_msp.c ****   }
 125:Core/Src/stm32f7xx_hal_msp.c **** 
 126:Core/Src/stm32f7xx_hal_msp.c **** }
 127:Core/Src/stm32f7xx_hal_msp.c **** 
 128:Core/Src/stm32f7xx_hal_msp.c **** /**
 129:Core/Src/stm32f7xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 130:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 131:Core/Src/stm32f7xx_hal_msp.c **** * @param hadc: ADC handle pointer
 132:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 133:Core/Src/stm32f7xx_hal_msp.c **** */
 134:Core/Src/stm32f7xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 135:Core/Src/stm32f7xx_hal_msp.c **** {
 136:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC3)
 137:Core/Src/stm32f7xx_hal_msp.c ****   {
 138:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 0 */
 139:Core/Src/stm32f7xx_hal_msp.c **** 
 140:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC3_MspDeInit 0 */
 141:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 142:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_ADC3_CLK_DISABLE();
 143:Core/Src/stm32f7xx_hal_msp.c **** 
 144:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 145:Core/Src/stm32f7xx_hal_msp.c ****     PF7     ------> ADC3_IN5
ARM GAS  /tmp/ccEbOuxq.s 			page 4


 146:Core/Src/stm32f7xx_hal_msp.c ****     PF6     ------> ADC3_IN4
 147:Core/Src/stm32f7xx_hal_msp.c ****     PF10     ------> ADC3_IN8
 148:Core/Src/stm32f7xx_hal_msp.c ****     PF9     ------> ADC3_IN7
 149:Core/Src/stm32f7xx_hal_msp.c ****     PF8     ------> ADC3_IN6
 150:Core/Src/stm32f7xx_hal_msp.c ****     PA0/WKUP     ------> ADC3_IN0
 151:Core/Src/stm32f7xx_hal_msp.c ****     */
 152:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOF, ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 153:Core/Src/stm32f7xx_hal_msp.c ****                           |ARDUINO_A3_Pin);
 154:Core/Src/stm32f7xx_hal_msp.c **** 
 155:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(ARDUINO_A0_GPIO_Port, ARDUINO_A0_Pin);
 156:Core/Src/stm32f7xx_hal_msp.c **** 
 157:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 1 */
 158:Core/Src/stm32f7xx_hal_msp.c **** 
 159:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC3_MspDeInit 1 */
 160:Core/Src/stm32f7xx_hal_msp.c ****   }
 161:Core/Src/stm32f7xx_hal_msp.c **** 
 162:Core/Src/stm32f7xx_hal_msp.c **** }
 163:Core/Src/stm32f7xx_hal_msp.c **** 
 164:Core/Src/stm32f7xx_hal_msp.c **** /**
 165:Core/Src/stm32f7xx_hal_msp.c **** * @brief CRC MSP Initialization
 166:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 167:Core/Src/stm32f7xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 168:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 169:Core/Src/stm32f7xx_hal_msp.c **** */
 170:Core/Src/stm32f7xx_hal_msp.c **** void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
 171:Core/Src/stm32f7xx_hal_msp.c **** {
 172:Core/Src/stm32f7xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 173:Core/Src/stm32f7xx_hal_msp.c ****   {
 174:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 0 */
 175:Core/Src/stm32f7xx_hal_msp.c **** 
 176:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 0 */
 177:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 178:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_ENABLE();
 179:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 180:Core/Src/stm32f7xx_hal_msp.c **** 
 181:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 1 */
 182:Core/Src/stm32f7xx_hal_msp.c **** 
 183:Core/Src/stm32f7xx_hal_msp.c ****   }
 184:Core/Src/stm32f7xx_hal_msp.c **** 
 185:Core/Src/stm32f7xx_hal_msp.c **** }
 186:Core/Src/stm32f7xx_hal_msp.c **** 
 187:Core/Src/stm32f7xx_hal_msp.c **** /**
 188:Core/Src/stm32f7xx_hal_msp.c **** * @brief CRC MSP De-Initialization
 189:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 190:Core/Src/stm32f7xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 191:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 192:Core/Src/stm32f7xx_hal_msp.c **** */
 193:Core/Src/stm32f7xx_hal_msp.c **** void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
 194:Core/Src/stm32f7xx_hal_msp.c **** {
 195:Core/Src/stm32f7xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 196:Core/Src/stm32f7xx_hal_msp.c ****   {
 197:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 0 */
 198:Core/Src/stm32f7xx_hal_msp.c **** 
 199:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 0 */
 200:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 201:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_DISABLE();
 202:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
ARM GAS  /tmp/ccEbOuxq.s 			page 5


 203:Core/Src/stm32f7xx_hal_msp.c **** 
 204:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 1 */
 205:Core/Src/stm32f7xx_hal_msp.c ****   }
 206:Core/Src/stm32f7xx_hal_msp.c **** 
 207:Core/Src/stm32f7xx_hal_msp.c **** }
 208:Core/Src/stm32f7xx_hal_msp.c **** 
 209:Core/Src/stm32f7xx_hal_msp.c **** /**
 210:Core/Src/stm32f7xx_hal_msp.c **** * @brief DCMI MSP Initialization
 211:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 212:Core/Src/stm32f7xx_hal_msp.c **** * @param hdcmi: DCMI handle pointer
 213:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 214:Core/Src/stm32f7xx_hal_msp.c **** */
 215:Core/Src/stm32f7xx_hal_msp.c **** void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
 216:Core/Src/stm32f7xx_hal_msp.c **** {
 217:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 218:Core/Src/stm32f7xx_hal_msp.c ****   if(hdcmi->Instance==DCMI)
 219:Core/Src/stm32f7xx_hal_msp.c ****   {
 220:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DCMI_MspInit 0 */
 221:Core/Src/stm32f7xx_hal_msp.c **** 
 222:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DCMI_MspInit 0 */
 223:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 224:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_DCMI_CLK_ENABLE();
 225:Core/Src/stm32f7xx_hal_msp.c **** 
 226:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 227:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 228:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 229:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 230:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 231:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 232:Core/Src/stm32f7xx_hal_msp.c ****     PE5     ------> DCMI_D6
 233:Core/Src/stm32f7xx_hal_msp.c ****     PE6     ------> DCMI_D7
 234:Core/Src/stm32f7xx_hal_msp.c ****     PD3     ------> DCMI_D5
 235:Core/Src/stm32f7xx_hal_msp.c ****     PG9     ------> DCMI_VSYNC
 236:Core/Src/stm32f7xx_hal_msp.c ****     PH14     ------> DCMI_D4
 237:Core/Src/stm32f7xx_hal_msp.c ****     PH12     ------> DCMI_D3
 238:Core/Src/stm32f7xx_hal_msp.c ****     PA4     ------> DCMI_HSYNC
 239:Core/Src/stm32f7xx_hal_msp.c ****     PH9     ------> DCMI_D0
 240:Core/Src/stm32f7xx_hal_msp.c ****     PH11     ------> DCMI_D2
 241:Core/Src/stm32f7xx_hal_msp.c ****     PA6     ------> DCMI_PIXCLK
 242:Core/Src/stm32f7xx_hal_msp.c ****     PH10     ------> DCMI_D1
 243:Core/Src/stm32f7xx_hal_msp.c ****     */
 244:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 245:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 246:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 247:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 248:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 249:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 250:Core/Src/stm32f7xx_hal_msp.c **** 
 251:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = DCMI_D5_Pin;
 252:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 253:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 254:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 255:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 256:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 257:Core/Src/stm32f7xx_hal_msp.c **** 
 258:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 259:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccEbOuxq.s 			page 6


 260:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 261:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 262:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 263:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 264:Core/Src/stm32f7xx_hal_msp.c **** 
 265:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 266:Core/Src/stm32f7xx_hal_msp.c ****                           |DCMI_D1_Pin;
 267:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 268:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 269:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 270:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 271:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 272:Core/Src/stm32f7xx_hal_msp.c **** 
 273:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 274:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 275:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 276:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 277:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 278:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 279:Core/Src/stm32f7xx_hal_msp.c **** 
 280:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DCMI_MspInit 1 */
 281:Core/Src/stm32f7xx_hal_msp.c **** 
 282:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DCMI_MspInit 1 */
 283:Core/Src/stm32f7xx_hal_msp.c **** 
 284:Core/Src/stm32f7xx_hal_msp.c ****   }
 285:Core/Src/stm32f7xx_hal_msp.c **** 
 286:Core/Src/stm32f7xx_hal_msp.c **** }
 287:Core/Src/stm32f7xx_hal_msp.c **** 
 288:Core/Src/stm32f7xx_hal_msp.c **** /**
 289:Core/Src/stm32f7xx_hal_msp.c **** * @brief DCMI MSP De-Initialization
 290:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 291:Core/Src/stm32f7xx_hal_msp.c **** * @param hdcmi: DCMI handle pointer
 292:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 293:Core/Src/stm32f7xx_hal_msp.c **** */
 294:Core/Src/stm32f7xx_hal_msp.c **** void HAL_DCMI_MspDeInit(DCMI_HandleTypeDef* hdcmi)
 295:Core/Src/stm32f7xx_hal_msp.c **** {
 296:Core/Src/stm32f7xx_hal_msp.c ****   if(hdcmi->Instance==DCMI)
 297:Core/Src/stm32f7xx_hal_msp.c ****   {
 298:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DCMI_MspDeInit 0 */
 299:Core/Src/stm32f7xx_hal_msp.c **** 
 300:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DCMI_MspDeInit 0 */
 301:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 302:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_DCMI_CLK_DISABLE();
 303:Core/Src/stm32f7xx_hal_msp.c **** 
 304:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 305:Core/Src/stm32f7xx_hal_msp.c ****     PE5     ------> DCMI_D6
 306:Core/Src/stm32f7xx_hal_msp.c ****     PE6     ------> DCMI_D7
 307:Core/Src/stm32f7xx_hal_msp.c ****     PD3     ------> DCMI_D5
 308:Core/Src/stm32f7xx_hal_msp.c ****     PG9     ------> DCMI_VSYNC
 309:Core/Src/stm32f7xx_hal_msp.c ****     PH14     ------> DCMI_D4
 310:Core/Src/stm32f7xx_hal_msp.c ****     PH12     ------> DCMI_D3
 311:Core/Src/stm32f7xx_hal_msp.c ****     PA4     ------> DCMI_HSYNC
 312:Core/Src/stm32f7xx_hal_msp.c ****     PH9     ------> DCMI_D0
 313:Core/Src/stm32f7xx_hal_msp.c ****     PH11     ------> DCMI_D2
 314:Core/Src/stm32f7xx_hal_msp.c ****     PA6     ------> DCMI_PIXCLK
 315:Core/Src/stm32f7xx_hal_msp.c ****     PH10     ------> DCMI_D1
 316:Core/Src/stm32f7xx_hal_msp.c ****     */
ARM GAS  /tmp/ccEbOuxq.s 			page 7


 317:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOE, DCMI_D6_Pin|DCMI_D7_Pin);
 318:Core/Src/stm32f7xx_hal_msp.c **** 
 319:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(DCMI_D5_GPIO_Port, DCMI_D5_Pin);
 320:Core/Src/stm32f7xx_hal_msp.c **** 
 321:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(DCMI_VSYNC_GPIO_Port, DCMI_VSYNC_Pin);
 322:Core/Src/stm32f7xx_hal_msp.c **** 
 323:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOH, DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 324:Core/Src/stm32f7xx_hal_msp.c ****                           |DCMI_D1_Pin);
 325:Core/Src/stm32f7xx_hal_msp.c **** 
 326:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, DCMI_HSYNC_Pin|GPIO_PIN_6);
 327:Core/Src/stm32f7xx_hal_msp.c **** 
 328:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DCMI_MspDeInit 1 */
 329:Core/Src/stm32f7xx_hal_msp.c **** 
 330:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DCMI_MspDeInit 1 */
 331:Core/Src/stm32f7xx_hal_msp.c ****   }
 332:Core/Src/stm32f7xx_hal_msp.c **** 
 333:Core/Src/stm32f7xx_hal_msp.c **** }
 334:Core/Src/stm32f7xx_hal_msp.c **** 
 335:Core/Src/stm32f7xx_hal_msp.c **** /**
 336:Core/Src/stm32f7xx_hal_msp.c **** * @brief DMA2D MSP Initialization
 337:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 338:Core/Src/stm32f7xx_hal_msp.c **** * @param hdma2d: DMA2D handle pointer
 339:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 340:Core/Src/stm32f7xx_hal_msp.c **** */
 341:Core/Src/stm32f7xx_hal_msp.c **** void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
 342:Core/Src/stm32f7xx_hal_msp.c **** {
 343:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 344:Core/Src/stm32f7xx_hal_msp.c ****   {
 345:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspInit 0 */
 346:Core/Src/stm32f7xx_hal_msp.c **** 
 347:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DMA2D_MspInit 0 */
 348:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 349:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_DMA2D_CLK_ENABLE();
 350:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 351:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_SetPriority(DMA2D_IRQn, 0, 0);
 352:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 353:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspInit 1 */
 354:Core/Src/stm32f7xx_hal_msp.c **** 
 355:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DMA2D_MspInit 1 */
 356:Core/Src/stm32f7xx_hal_msp.c **** 
 357:Core/Src/stm32f7xx_hal_msp.c ****   }
 358:Core/Src/stm32f7xx_hal_msp.c **** 
 359:Core/Src/stm32f7xx_hal_msp.c **** }
 360:Core/Src/stm32f7xx_hal_msp.c **** 
 361:Core/Src/stm32f7xx_hal_msp.c **** /**
 362:Core/Src/stm32f7xx_hal_msp.c **** * @brief DMA2D MSP De-Initialization
 363:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 364:Core/Src/stm32f7xx_hal_msp.c **** * @param hdma2d: DMA2D handle pointer
 365:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 366:Core/Src/stm32f7xx_hal_msp.c **** */
 367:Core/Src/stm32f7xx_hal_msp.c **** void HAL_DMA2D_MspDeInit(DMA2D_HandleTypeDef* hdma2d)
 368:Core/Src/stm32f7xx_hal_msp.c **** {
 369:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 370:Core/Src/stm32f7xx_hal_msp.c ****   {
 371:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspDeInit 0 */
 372:Core/Src/stm32f7xx_hal_msp.c **** 
 373:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DMA2D_MspDeInit 0 */
ARM GAS  /tmp/ccEbOuxq.s 			page 8


 374:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 375:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_DMA2D_CLK_DISABLE();
 376:Core/Src/stm32f7xx_hal_msp.c **** 
 377:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt DeInit */
 378:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(DMA2D_IRQn);
 379:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspDeInit 1 */
 380:Core/Src/stm32f7xx_hal_msp.c **** 
 381:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DMA2D_MspDeInit 1 */
 382:Core/Src/stm32f7xx_hal_msp.c ****   }
 383:Core/Src/stm32f7xx_hal_msp.c **** 
 384:Core/Src/stm32f7xx_hal_msp.c **** }
 385:Core/Src/stm32f7xx_hal_msp.c **** 
 386:Core/Src/stm32f7xx_hal_msp.c **** /**
 387:Core/Src/stm32f7xx_hal_msp.c **** * @brief ETH MSP Initialization
 388:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 389:Core/Src/stm32f7xx_hal_msp.c **** * @param heth: ETH handle pointer
 390:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 391:Core/Src/stm32f7xx_hal_msp.c **** */
 392:Core/Src/stm32f7xx_hal_msp.c **** void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
 393:Core/Src/stm32f7xx_hal_msp.c **** {
 394:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 395:Core/Src/stm32f7xx_hal_msp.c ****   if(heth->Instance==ETH)
 396:Core/Src/stm32f7xx_hal_msp.c ****   {
 397:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspInit 0 */
 398:Core/Src/stm32f7xx_hal_msp.c **** 
 399:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ETH_MspInit 0 */
 400:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 401:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_ETH_CLK_ENABLE();
 402:Core/Src/stm32f7xx_hal_msp.c **** 
 403:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 404:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 405:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 406:Core/Src/stm32f7xx_hal_msp.c ****     /**ETH GPIO Configuration
 407:Core/Src/stm32f7xx_hal_msp.c ****     PG14     ------> ETH_TXD1
 408:Core/Src/stm32f7xx_hal_msp.c ****     PG13     ------> ETH_TXD0
 409:Core/Src/stm32f7xx_hal_msp.c ****     PG11     ------> ETH_TX_EN
 410:Core/Src/stm32f7xx_hal_msp.c ****     PC1     ------> ETH_MDC
 411:Core/Src/stm32f7xx_hal_msp.c ****     PA1     ------> ETH_REF_CLK
 412:Core/Src/stm32f7xx_hal_msp.c ****     PC4     ------> ETH_RXD0
 413:Core/Src/stm32f7xx_hal_msp.c ****     PA2     ------> ETH_MDIO
 414:Core/Src/stm32f7xx_hal_msp.c ****     PC5     ------> ETH_RXD1
 415:Core/Src/stm32f7xx_hal_msp.c ****     PA7     ------> ETH_CRS_DV
 416:Core/Src/stm32f7xx_hal_msp.c ****     */
 417:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 418:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 419:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 420:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 421:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 422:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 423:Core/Src/stm32f7xx_hal_msp.c **** 
 424:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 425:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 426:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 427:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 428:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 429:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 430:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  /tmp/ccEbOuxq.s 			page 9


 431:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 432:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 433:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 434:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 435:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 436:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 437:Core/Src/stm32f7xx_hal_msp.c **** 
 438:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspInit 1 */
 439:Core/Src/stm32f7xx_hal_msp.c **** 
 440:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ETH_MspInit 1 */
 441:Core/Src/stm32f7xx_hal_msp.c **** 
 442:Core/Src/stm32f7xx_hal_msp.c ****   }
 443:Core/Src/stm32f7xx_hal_msp.c **** 
 444:Core/Src/stm32f7xx_hal_msp.c **** }
 445:Core/Src/stm32f7xx_hal_msp.c **** 
 446:Core/Src/stm32f7xx_hal_msp.c **** /**
 447:Core/Src/stm32f7xx_hal_msp.c **** * @brief ETH MSP De-Initialization
 448:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 449:Core/Src/stm32f7xx_hal_msp.c **** * @param heth: ETH handle pointer
 450:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 451:Core/Src/stm32f7xx_hal_msp.c **** */
 452:Core/Src/stm32f7xx_hal_msp.c **** void HAL_ETH_MspDeInit(ETH_HandleTypeDef* heth)
 453:Core/Src/stm32f7xx_hal_msp.c **** {
 454:Core/Src/stm32f7xx_hal_msp.c ****   if(heth->Instance==ETH)
 455:Core/Src/stm32f7xx_hal_msp.c ****   {
 456:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspDeInit 0 */
 457:Core/Src/stm32f7xx_hal_msp.c **** 
 458:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ETH_MspDeInit 0 */
 459:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 460:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_ETH_CLK_DISABLE();
 461:Core/Src/stm32f7xx_hal_msp.c **** 
 462:Core/Src/stm32f7xx_hal_msp.c ****     /**ETH GPIO Configuration
 463:Core/Src/stm32f7xx_hal_msp.c ****     PG14     ------> ETH_TXD1
 464:Core/Src/stm32f7xx_hal_msp.c ****     PG13     ------> ETH_TXD0
 465:Core/Src/stm32f7xx_hal_msp.c ****     PG11     ------> ETH_TX_EN
 466:Core/Src/stm32f7xx_hal_msp.c ****     PC1     ------> ETH_MDC
 467:Core/Src/stm32f7xx_hal_msp.c ****     PA1     ------> ETH_REF_CLK
 468:Core/Src/stm32f7xx_hal_msp.c ****     PC4     ------> ETH_RXD0
 469:Core/Src/stm32f7xx_hal_msp.c ****     PA2     ------> ETH_MDIO
 470:Core/Src/stm32f7xx_hal_msp.c ****     PC5     ------> ETH_RXD1
 471:Core/Src/stm32f7xx_hal_msp.c ****     PA7     ------> ETH_CRS_DV
 472:Core/Src/stm32f7xx_hal_msp.c ****     */
 473:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin);
 474:Core/Src/stm32f7xx_hal_msp.c **** 
 475:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin);
 476:Core/Src/stm32f7xx_hal_msp.c **** 
 477:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin);
 478:Core/Src/stm32f7xx_hal_msp.c **** 
 479:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspDeInit 1 */
 480:Core/Src/stm32f7xx_hal_msp.c **** 
 481:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ETH_MspDeInit 1 */
 482:Core/Src/stm32f7xx_hal_msp.c ****   }
 483:Core/Src/stm32f7xx_hal_msp.c **** 
 484:Core/Src/stm32f7xx_hal_msp.c **** }
 485:Core/Src/stm32f7xx_hal_msp.c **** 
 486:Core/Src/stm32f7xx_hal_msp.c **** /**
 487:Core/Src/stm32f7xx_hal_msp.c **** * @brief I2C MSP Initialization
ARM GAS  /tmp/ccEbOuxq.s 			page 10


 488:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 489:Core/Src/stm32f7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 490:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 491:Core/Src/stm32f7xx_hal_msp.c **** */
 492:Core/Src/stm32f7xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 493:Core/Src/stm32f7xx_hal_msp.c **** {
 494:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 495:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 496:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 497:Core/Src/stm32f7xx_hal_msp.c ****   {
 498:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 499:Core/Src/stm32f7xx_hal_msp.c **** 
 500:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 501:Core/Src/stm32f7xx_hal_msp.c **** 
 502:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
 503:Core/Src/stm32f7xx_hal_msp.c ****   */
 504:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 505:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 506:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 507:Core/Src/stm32f7xx_hal_msp.c ****     {
 508:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
 509:Core/Src/stm32f7xx_hal_msp.c ****     }
 510:Core/Src/stm32f7xx_hal_msp.c **** 
 511:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 512:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 513:Core/Src/stm32f7xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 514:Core/Src/stm32f7xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 515:Core/Src/stm32f7xx_hal_msp.c ****     */
 516:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 517:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 518:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 519:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 520:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 521:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 522:Core/Src/stm32f7xx_hal_msp.c **** 
 523:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 524:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 525:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 526:Core/Src/stm32f7xx_hal_msp.c **** 
 527:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 528:Core/Src/stm32f7xx_hal_msp.c ****   }
 529:Core/Src/stm32f7xx_hal_msp.c ****   else if(hi2c->Instance==I2C3)
 530:Core/Src/stm32f7xx_hal_msp.c ****   {
 531:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 0 */
 532:Core/Src/stm32f7xx_hal_msp.c **** 
 533:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C3_MspInit 0 */
 534:Core/Src/stm32f7xx_hal_msp.c **** 
 535:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
 536:Core/Src/stm32f7xx_hal_msp.c ****   */
 537:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 538:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 539:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 540:Core/Src/stm32f7xx_hal_msp.c ****     {
 541:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
 542:Core/Src/stm32f7xx_hal_msp.c ****     }
 543:Core/Src/stm32f7xx_hal_msp.c **** 
 544:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
ARM GAS  /tmp/ccEbOuxq.s 			page 11


 545:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 546:Core/Src/stm32f7xx_hal_msp.c ****     PH7     ------> I2C3_SCL
 547:Core/Src/stm32f7xx_hal_msp.c ****     PH8     ------> I2C3_SDA
 548:Core/Src/stm32f7xx_hal_msp.c ****     */
 549:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 550:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 551:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 552:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 553:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 554:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 555:Core/Src/stm32f7xx_hal_msp.c **** 
 556:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 557:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_ENABLE();
 558:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 559:Core/Src/stm32f7xx_hal_msp.c **** 
 560:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C3_MspInit 1 */
 561:Core/Src/stm32f7xx_hal_msp.c ****   }
 562:Core/Src/stm32f7xx_hal_msp.c **** 
 563:Core/Src/stm32f7xx_hal_msp.c **** }
 564:Core/Src/stm32f7xx_hal_msp.c **** 
 565:Core/Src/stm32f7xx_hal_msp.c **** /**
 566:Core/Src/stm32f7xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 567:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 568:Core/Src/stm32f7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 569:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 570:Core/Src/stm32f7xx_hal_msp.c **** */
 571:Core/Src/stm32f7xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 572:Core/Src/stm32f7xx_hal_msp.c **** {
 573:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 574:Core/Src/stm32f7xx_hal_msp.c ****   {
 575:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 576:Core/Src/stm32f7xx_hal_msp.c **** 
 577:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 578:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 579:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 580:Core/Src/stm32f7xx_hal_msp.c **** 
 581:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 582:Core/Src/stm32f7xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 583:Core/Src/stm32f7xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 584:Core/Src/stm32f7xx_hal_msp.c ****     */
 585:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(ARDUINO_SCL_D15_GPIO_Port, ARDUINO_SCL_D15_Pin);
 586:Core/Src/stm32f7xx_hal_msp.c **** 
 587:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(ARDUINO_SDA_D14_GPIO_Port, ARDUINO_SDA_D14_Pin);
 588:Core/Src/stm32f7xx_hal_msp.c **** 
 589:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 590:Core/Src/stm32f7xx_hal_msp.c **** 
 591:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 592:Core/Src/stm32f7xx_hal_msp.c ****   }
 593:Core/Src/stm32f7xx_hal_msp.c ****   else if(hi2c->Instance==I2C3)
 594:Core/Src/stm32f7xx_hal_msp.c ****   {
 595:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspDeInit 0 */
 596:Core/Src/stm32f7xx_hal_msp.c **** 
 597:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C3_MspDeInit 0 */
 598:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 599:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_DISABLE();
 600:Core/Src/stm32f7xx_hal_msp.c **** 
 601:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
ARM GAS  /tmp/ccEbOuxq.s 			page 12


 602:Core/Src/stm32f7xx_hal_msp.c ****     PH7     ------> I2C3_SCL
 603:Core/Src/stm32f7xx_hal_msp.c ****     PH8     ------> I2C3_SDA
 604:Core/Src/stm32f7xx_hal_msp.c ****     */
 605:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 606:Core/Src/stm32f7xx_hal_msp.c **** 
 607:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 608:Core/Src/stm32f7xx_hal_msp.c **** 
 609:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspDeInit 1 */
 610:Core/Src/stm32f7xx_hal_msp.c **** 
 611:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C3_MspDeInit 1 */
 612:Core/Src/stm32f7xx_hal_msp.c ****   }
 613:Core/Src/stm32f7xx_hal_msp.c **** 
 614:Core/Src/stm32f7xx_hal_msp.c **** }
 615:Core/Src/stm32f7xx_hal_msp.c **** 
 616:Core/Src/stm32f7xx_hal_msp.c **** /**
 617:Core/Src/stm32f7xx_hal_msp.c **** * @brief LTDC MSP Initialization
 618:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 619:Core/Src/stm32f7xx_hal_msp.c **** * @param hltdc: LTDC handle pointer
 620:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 621:Core/Src/stm32f7xx_hal_msp.c **** */
 622:Core/Src/stm32f7xx_hal_msp.c **** void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
 623:Core/Src/stm32f7xx_hal_msp.c **** {
 624:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 625:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 626:Core/Src/stm32f7xx_hal_msp.c ****   {
 627:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 0 */
 628:Core/Src/stm32f7xx_hal_msp.c **** 
 629:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END LTDC_MspInit 0 */
 630:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 631:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_LTDC_CLK_ENABLE();
 632:Core/Src/stm32f7xx_hal_msp.c **** 
 633:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 634:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 635:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 636:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 637:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 638:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 639:Core/Src/stm32f7xx_hal_msp.c ****     PE4     ------> LTDC_B0
 640:Core/Src/stm32f7xx_hal_msp.c ****     PJ13     ------> LTDC_B1
 641:Core/Src/stm32f7xx_hal_msp.c ****     PK7     ------> LTDC_DE
 642:Core/Src/stm32f7xx_hal_msp.c ****     PK6     ------> LTDC_B7
 643:Core/Src/stm32f7xx_hal_msp.c ****     PK5     ------> LTDC_B6
 644:Core/Src/stm32f7xx_hal_msp.c ****     PG12     ------> LTDC_B4
 645:Core/Src/stm32f7xx_hal_msp.c ****     PJ14     ------> LTDC_B2
 646:Core/Src/stm32f7xx_hal_msp.c ****     PI10     ------> LTDC_HSYNC
 647:Core/Src/stm32f7xx_hal_msp.c ****     PK4     ------> LTDC_B5
 648:Core/Src/stm32f7xx_hal_msp.c ****     PJ15     ------> LTDC_B3
 649:Core/Src/stm32f7xx_hal_msp.c ****     PI9     ------> LTDC_VSYNC
 650:Core/Src/stm32f7xx_hal_msp.c ****     PK1     ------> LTDC_G6
 651:Core/Src/stm32f7xx_hal_msp.c ****     PK2     ------> LTDC_G7
 652:Core/Src/stm32f7xx_hal_msp.c ****     PI15     ------> LTDC_R0
 653:Core/Src/stm32f7xx_hal_msp.c ****     PJ11     ------> LTDC_G4
 654:Core/Src/stm32f7xx_hal_msp.c ****     PK0     ------> LTDC_G5
 655:Core/Src/stm32f7xx_hal_msp.c ****     PI14     ------> LTDC_CLK
 656:Core/Src/stm32f7xx_hal_msp.c ****     PJ8     ------> LTDC_G1
 657:Core/Src/stm32f7xx_hal_msp.c ****     PJ10     ------> LTDC_G3
 658:Core/Src/stm32f7xx_hal_msp.c ****     PJ7     ------> LTDC_G0
ARM GAS  /tmp/ccEbOuxq.s 			page 13


 659:Core/Src/stm32f7xx_hal_msp.c ****     PJ9     ------> LTDC_G2
 660:Core/Src/stm32f7xx_hal_msp.c ****     PJ6     ------> LTDC_R7
 661:Core/Src/stm32f7xx_hal_msp.c ****     PJ4     ------> LTDC_R5
 662:Core/Src/stm32f7xx_hal_msp.c ****     PJ5     ------> LTDC_R6
 663:Core/Src/stm32f7xx_hal_msp.c ****     PJ3     ------> LTDC_R4
 664:Core/Src/stm32f7xx_hal_msp.c ****     PJ2     ------> LTDC_R3
 665:Core/Src/stm32f7xx_hal_msp.c ****     PJ0     ------> LTDC_R1
 666:Core/Src/stm32f7xx_hal_msp.c ****     PJ1     ------> LTDC_R2
 667:Core/Src/stm32f7xx_hal_msp.c ****     */
 668:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_B0_Pin;
 669:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 670:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 671:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 672:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 673:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 674:Core/Src/stm32f7xx_hal_msp.c **** 
 675:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 676:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
 677:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
 678:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
 679:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 680:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 681:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 682:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 683:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 684:Core/Src/stm32f7xx_hal_msp.c **** 
 685:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 686:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
 687:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 688:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 689:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 690:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 691:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 692:Core/Src/stm32f7xx_hal_msp.c **** 
 693:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_B4_Pin;
 694:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 695:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 696:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 697:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 698:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 699:Core/Src/stm32f7xx_hal_msp.c **** 
 700:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 701:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 702:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 703:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 704:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 705:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 706:Core/Src/stm32f7xx_hal_msp.c **** 
 707:Core/Src/stm32f7xx_hal_msp.c ****     /* LTDC interrupt Init */
 708:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_SetPriority(LTDC_IRQn, 0, 0);
 709:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(LTDC_IRQn);
 710:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 1 */
 711:Core/Src/stm32f7xx_hal_msp.c **** 
 712:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END LTDC_MspInit 1 */
 713:Core/Src/stm32f7xx_hal_msp.c **** 
 714:Core/Src/stm32f7xx_hal_msp.c ****   }
 715:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  /tmp/ccEbOuxq.s 			page 14


 716:Core/Src/stm32f7xx_hal_msp.c **** }
 717:Core/Src/stm32f7xx_hal_msp.c **** 
 718:Core/Src/stm32f7xx_hal_msp.c **** /**
 719:Core/Src/stm32f7xx_hal_msp.c **** * @brief LTDC MSP De-Initialization
 720:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 721:Core/Src/stm32f7xx_hal_msp.c **** * @param hltdc: LTDC handle pointer
 722:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 723:Core/Src/stm32f7xx_hal_msp.c **** */
 724:Core/Src/stm32f7xx_hal_msp.c **** void HAL_LTDC_MspDeInit(LTDC_HandleTypeDef* hltdc)
 725:Core/Src/stm32f7xx_hal_msp.c **** {
 726:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 727:Core/Src/stm32f7xx_hal_msp.c ****   {
 728:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 0 */
 729:Core/Src/stm32f7xx_hal_msp.c **** 
 730:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END LTDC_MspDeInit 0 */
 731:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 732:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_LTDC_CLK_DISABLE();
 733:Core/Src/stm32f7xx_hal_msp.c **** 
 734:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 735:Core/Src/stm32f7xx_hal_msp.c ****     PE4     ------> LTDC_B0
 736:Core/Src/stm32f7xx_hal_msp.c ****     PJ13     ------> LTDC_B1
 737:Core/Src/stm32f7xx_hal_msp.c ****     PK7     ------> LTDC_DE
 738:Core/Src/stm32f7xx_hal_msp.c ****     PK6     ------> LTDC_B7
 739:Core/Src/stm32f7xx_hal_msp.c ****     PK5     ------> LTDC_B6
 740:Core/Src/stm32f7xx_hal_msp.c ****     PG12     ------> LTDC_B4
 741:Core/Src/stm32f7xx_hal_msp.c ****     PJ14     ------> LTDC_B2
 742:Core/Src/stm32f7xx_hal_msp.c ****     PI10     ------> LTDC_HSYNC
 743:Core/Src/stm32f7xx_hal_msp.c ****     PK4     ------> LTDC_B5
 744:Core/Src/stm32f7xx_hal_msp.c ****     PJ15     ------> LTDC_B3
 745:Core/Src/stm32f7xx_hal_msp.c ****     PI9     ------> LTDC_VSYNC
 746:Core/Src/stm32f7xx_hal_msp.c ****     PK1     ------> LTDC_G6
 747:Core/Src/stm32f7xx_hal_msp.c ****     PK2     ------> LTDC_G7
 748:Core/Src/stm32f7xx_hal_msp.c ****     PI15     ------> LTDC_R0
 749:Core/Src/stm32f7xx_hal_msp.c ****     PJ11     ------> LTDC_G4
 750:Core/Src/stm32f7xx_hal_msp.c ****     PK0     ------> LTDC_G5
 751:Core/Src/stm32f7xx_hal_msp.c ****     PI14     ------> LTDC_CLK
 752:Core/Src/stm32f7xx_hal_msp.c ****     PJ8     ------> LTDC_G1
 753:Core/Src/stm32f7xx_hal_msp.c ****     PJ10     ------> LTDC_G3
 754:Core/Src/stm32f7xx_hal_msp.c ****     PJ7     ------> LTDC_G0
 755:Core/Src/stm32f7xx_hal_msp.c ****     PJ9     ------> LTDC_G2
 756:Core/Src/stm32f7xx_hal_msp.c ****     PJ6     ------> LTDC_R7
 757:Core/Src/stm32f7xx_hal_msp.c ****     PJ4     ------> LTDC_R5
 758:Core/Src/stm32f7xx_hal_msp.c ****     PJ5     ------> LTDC_R6
 759:Core/Src/stm32f7xx_hal_msp.c ****     PJ3     ------> LTDC_R4
 760:Core/Src/stm32f7xx_hal_msp.c ****     PJ2     ------> LTDC_R3
 761:Core/Src/stm32f7xx_hal_msp.c ****     PJ0     ------> LTDC_R1
 762:Core/Src/stm32f7xx_hal_msp.c ****     PJ1     ------> LTDC_R2
 763:Core/Src/stm32f7xx_hal_msp.c ****     */
 764:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(LCD_B0_GPIO_Port, LCD_B0_Pin);
 765:Core/Src/stm32f7xx_hal_msp.c **** 
 766:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOJ, LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 767:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
 768:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
 769:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin);
 770:Core/Src/stm32f7xx_hal_msp.c **** 
 771:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOK, LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 772:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin);
ARM GAS  /tmp/ccEbOuxq.s 			page 15


 773:Core/Src/stm32f7xx_hal_msp.c **** 
 774:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(LCD_B4_GPIO_Port, LCD_B4_Pin);
 775:Core/Src/stm32f7xx_hal_msp.c **** 
 776:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOI, LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin);
 777:Core/Src/stm32f7xx_hal_msp.c **** 
 778:Core/Src/stm32f7xx_hal_msp.c ****     /* LTDC interrupt DeInit */
 779:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(LTDC_IRQn);
 780:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 1 */
 781:Core/Src/stm32f7xx_hal_msp.c **** 
 782:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END LTDC_MspDeInit 1 */
 783:Core/Src/stm32f7xx_hal_msp.c ****   }
 784:Core/Src/stm32f7xx_hal_msp.c **** 
 785:Core/Src/stm32f7xx_hal_msp.c **** }
 786:Core/Src/stm32f7xx_hal_msp.c **** 
 787:Core/Src/stm32f7xx_hal_msp.c **** /**
 788:Core/Src/stm32f7xx_hal_msp.c **** * @brief QSPI MSP Initialization
 789:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 790:Core/Src/stm32f7xx_hal_msp.c **** * @param hqspi: QSPI handle pointer
 791:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 792:Core/Src/stm32f7xx_hal_msp.c **** */
 793:Core/Src/stm32f7xx_hal_msp.c **** void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
 794:Core/Src/stm32f7xx_hal_msp.c **** {
 795:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 796:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 797:Core/Src/stm32f7xx_hal_msp.c ****   {
 798:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspInit 0 */
 799:Core/Src/stm32f7xx_hal_msp.c **** 
 800:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspInit 0 */
 801:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 802:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_QSPI_CLK_ENABLE();
 803:Core/Src/stm32f7xx_hal_msp.c **** 
 804:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 805:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 806:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 807:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 808:Core/Src/stm32f7xx_hal_msp.c ****     PE2     ------> QUADSPI_BK1_IO2
 809:Core/Src/stm32f7xx_hal_msp.c ****     PB6     ------> QUADSPI_BK1_NCS
 810:Core/Src/stm32f7xx_hal_msp.c ****     PB2     ------> QUADSPI_CLK
 811:Core/Src/stm32f7xx_hal_msp.c ****     PD12     ------> QUADSPI_BK1_IO1
 812:Core/Src/stm32f7xx_hal_msp.c ****     PD13     ------> QUADSPI_BK1_IO3
 813:Core/Src/stm32f7xx_hal_msp.c ****     PD11     ------> QUADSPI_BK1_IO0
 814:Core/Src/stm32f7xx_hal_msp.c ****     */
 815:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = QSPI_D2_Pin;
 816:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 817:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 818:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 819:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 820:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 821:Core/Src/stm32f7xx_hal_msp.c **** 
 822:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 823:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 824:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 825:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 826:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 827:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 828:Core/Src/stm32f7xx_hal_msp.c **** 
 829:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
ARM GAS  /tmp/ccEbOuxq.s 			page 16


 830:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 831:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 832:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 833:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 834:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 835:Core/Src/stm32f7xx_hal_msp.c **** 
 836:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 837:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 838:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 839:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 840:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 841:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 842:Core/Src/stm32f7xx_hal_msp.c **** 
 843:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspInit 1 */
 844:Core/Src/stm32f7xx_hal_msp.c **** 
 845:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspInit 1 */
 846:Core/Src/stm32f7xx_hal_msp.c **** 
 847:Core/Src/stm32f7xx_hal_msp.c ****   }
 848:Core/Src/stm32f7xx_hal_msp.c **** 
 849:Core/Src/stm32f7xx_hal_msp.c **** }
 850:Core/Src/stm32f7xx_hal_msp.c **** 
 851:Core/Src/stm32f7xx_hal_msp.c **** /**
 852:Core/Src/stm32f7xx_hal_msp.c **** * @brief QSPI MSP De-Initialization
 853:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 854:Core/Src/stm32f7xx_hal_msp.c **** * @param hqspi: QSPI handle pointer
 855:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 856:Core/Src/stm32f7xx_hal_msp.c **** */
 857:Core/Src/stm32f7xx_hal_msp.c **** void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* hqspi)
 858:Core/Src/stm32f7xx_hal_msp.c **** {
 859:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 860:Core/Src/stm32f7xx_hal_msp.c ****   {
 861:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 0 */
 862:Core/Src/stm32f7xx_hal_msp.c **** 
 863:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspDeInit 0 */
 864:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 865:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_QSPI_CLK_DISABLE();
 866:Core/Src/stm32f7xx_hal_msp.c **** 
 867:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 868:Core/Src/stm32f7xx_hal_msp.c ****     PE2     ------> QUADSPI_BK1_IO2
 869:Core/Src/stm32f7xx_hal_msp.c ****     PB6     ------> QUADSPI_BK1_NCS
 870:Core/Src/stm32f7xx_hal_msp.c ****     PB2     ------> QUADSPI_CLK
 871:Core/Src/stm32f7xx_hal_msp.c ****     PD12     ------> QUADSPI_BK1_IO1
 872:Core/Src/stm32f7xx_hal_msp.c ****     PD13     ------> QUADSPI_BK1_IO3
 873:Core/Src/stm32f7xx_hal_msp.c ****     PD11     ------> QUADSPI_BK1_IO0
 874:Core/Src/stm32f7xx_hal_msp.c ****     */
 875:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(QSPI_D2_GPIO_Port, QSPI_D2_Pin);
 876:Core/Src/stm32f7xx_hal_msp.c **** 
 877:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, QSPI_NCS_Pin|GPIO_PIN_2);
 878:Core/Src/stm32f7xx_hal_msp.c **** 
 879:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin);
 880:Core/Src/stm32f7xx_hal_msp.c **** 
 881:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 1 */
 882:Core/Src/stm32f7xx_hal_msp.c **** 
 883:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspDeInit 1 */
 884:Core/Src/stm32f7xx_hal_msp.c ****   }
 885:Core/Src/stm32f7xx_hal_msp.c **** 
 886:Core/Src/stm32f7xx_hal_msp.c **** }
ARM GAS  /tmp/ccEbOuxq.s 			page 17


 887:Core/Src/stm32f7xx_hal_msp.c **** 
 888:Core/Src/stm32f7xx_hal_msp.c **** /**
 889:Core/Src/stm32f7xx_hal_msp.c **** * @brief RTC MSP Initialization
 890:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 891:Core/Src/stm32f7xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 892:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 893:Core/Src/stm32f7xx_hal_msp.c **** */
 894:Core/Src/stm32f7xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 895:Core/Src/stm32f7xx_hal_msp.c **** {
 896:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 897:Core/Src/stm32f7xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 898:Core/Src/stm32f7xx_hal_msp.c ****   {
 899:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 900:Core/Src/stm32f7xx_hal_msp.c **** 
 901:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
 902:Core/Src/stm32f7xx_hal_msp.c **** 
 903:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
 904:Core/Src/stm32f7xx_hal_msp.c ****   */
 905:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 906:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 907:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 908:Core/Src/stm32f7xx_hal_msp.c ****     {
 909:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
 910:Core/Src/stm32f7xx_hal_msp.c ****     }
 911:Core/Src/stm32f7xx_hal_msp.c **** 
 912:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 913:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 914:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 915:Core/Src/stm32f7xx_hal_msp.c **** 
 916:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 917:Core/Src/stm32f7xx_hal_msp.c **** 
 918:Core/Src/stm32f7xx_hal_msp.c ****   }
 919:Core/Src/stm32f7xx_hal_msp.c **** 
 920:Core/Src/stm32f7xx_hal_msp.c **** }
 921:Core/Src/stm32f7xx_hal_msp.c **** 
 922:Core/Src/stm32f7xx_hal_msp.c **** /**
 923:Core/Src/stm32f7xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 924:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 925:Core/Src/stm32f7xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 926:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 927:Core/Src/stm32f7xx_hal_msp.c **** */
 928:Core/Src/stm32f7xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 929:Core/Src/stm32f7xx_hal_msp.c **** {
 930:Core/Src/stm32f7xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 931:Core/Src/stm32f7xx_hal_msp.c ****   {
 932:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 933:Core/Src/stm32f7xx_hal_msp.c **** 
 934:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 935:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 936:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 937:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 938:Core/Src/stm32f7xx_hal_msp.c **** 
 939:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 940:Core/Src/stm32f7xx_hal_msp.c ****   }
 941:Core/Src/stm32f7xx_hal_msp.c **** 
 942:Core/Src/stm32f7xx_hal_msp.c **** }
 943:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  /tmp/ccEbOuxq.s 			page 18


 944:Core/Src/stm32f7xx_hal_msp.c **** /**
 945:Core/Src/stm32f7xx_hal_msp.c **** * @brief SD MSP Initialization
 946:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 947:Core/Src/stm32f7xx_hal_msp.c **** * @param hsd: SD handle pointer
 948:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 949:Core/Src/stm32f7xx_hal_msp.c **** */
 950:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
 951:Core/Src/stm32f7xx_hal_msp.c **** {
 952:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 953:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 954:Core/Src/stm32f7xx_hal_msp.c ****   {
 955:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspInit 0 */
 956:Core/Src/stm32f7xx_hal_msp.c **** 
 957:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspInit 0 */
 958:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 959:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_SDMMC1_CLK_ENABLE();
 960:Core/Src/stm32f7xx_hal_msp.c **** 
 961:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 962:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 963:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 964:Core/Src/stm32f7xx_hal_msp.c ****     PC12     ------> SDMMC1_CK
 965:Core/Src/stm32f7xx_hal_msp.c ****     PC11     ------> SDMMC1_D3
 966:Core/Src/stm32f7xx_hal_msp.c ****     PC10     ------> SDMMC1_D2
 967:Core/Src/stm32f7xx_hal_msp.c ****     PD2     ------> SDMMC1_CMD
 968:Core/Src/stm32f7xx_hal_msp.c ****     PC9     ------> SDMMC1_D1
 969:Core/Src/stm32f7xx_hal_msp.c ****     PC8     ------> SDMMC1_D0
 970:Core/Src/stm32f7xx_hal_msp.c ****     */
 971:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 972:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8;
 973:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 974:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 975:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 976:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 977:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 978:Core/Src/stm32f7xx_hal_msp.c **** 
 979:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 980:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 981:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 982:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 983:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 984:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 985:Core/Src/stm32f7xx_hal_msp.c **** 
 986:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspInit 1 */
 987:Core/Src/stm32f7xx_hal_msp.c **** 
 988:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspInit 1 */
 989:Core/Src/stm32f7xx_hal_msp.c **** 
 990:Core/Src/stm32f7xx_hal_msp.c ****   }
 991:Core/Src/stm32f7xx_hal_msp.c **** 
 992:Core/Src/stm32f7xx_hal_msp.c **** }
 993:Core/Src/stm32f7xx_hal_msp.c **** 
 994:Core/Src/stm32f7xx_hal_msp.c **** /**
 995:Core/Src/stm32f7xx_hal_msp.c **** * @brief SD MSP De-Initialization
 996:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 997:Core/Src/stm32f7xx_hal_msp.c **** * @param hsd: SD handle pointer
 998:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 999:Core/Src/stm32f7xx_hal_msp.c **** */
1000:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SD_MspDeInit(SD_HandleTypeDef* hsd)
ARM GAS  /tmp/ccEbOuxq.s 			page 19


1001:Core/Src/stm32f7xx_hal_msp.c **** {
1002:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
1003:Core/Src/stm32f7xx_hal_msp.c ****   {
1004:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspDeInit 0 */
1005:Core/Src/stm32f7xx_hal_msp.c **** 
1006:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspDeInit 0 */
1007:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1008:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_SDMMC1_CLK_DISABLE();
1009:Core/Src/stm32f7xx_hal_msp.c **** 
1010:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
1011:Core/Src/stm32f7xx_hal_msp.c ****     PC12     ------> SDMMC1_CK
1012:Core/Src/stm32f7xx_hal_msp.c ****     PC11     ------> SDMMC1_D3
1013:Core/Src/stm32f7xx_hal_msp.c ****     PC10     ------> SDMMC1_D2
1014:Core/Src/stm32f7xx_hal_msp.c ****     PD2     ------> SDMMC1_CMD
1015:Core/Src/stm32f7xx_hal_msp.c ****     PC9     ------> SDMMC1_D1
1016:Core/Src/stm32f7xx_hal_msp.c ****     PC8     ------> SDMMC1_D0
1017:Core/Src/stm32f7xx_hal_msp.c ****     */
1018:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
1019:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8);
1020:Core/Src/stm32f7xx_hal_msp.c **** 
1021:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(SDMMC_CMD_GPIO_Port, SDMMC_CMD_Pin);
1022:Core/Src/stm32f7xx_hal_msp.c **** 
1023:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspDeInit 1 */
1024:Core/Src/stm32f7xx_hal_msp.c **** 
1025:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspDeInit 1 */
1026:Core/Src/stm32f7xx_hal_msp.c ****   }
1027:Core/Src/stm32f7xx_hal_msp.c **** 
1028:Core/Src/stm32f7xx_hal_msp.c **** }
1029:Core/Src/stm32f7xx_hal_msp.c **** 
1030:Core/Src/stm32f7xx_hal_msp.c **** /**
1031:Core/Src/stm32f7xx_hal_msp.c **** * @brief SPDIFRX MSP Initialization
1032:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
1033:Core/Src/stm32f7xx_hal_msp.c **** * @param hspdifrx: SPDIFRX handle pointer
1034:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
1035:Core/Src/stm32f7xx_hal_msp.c **** */
1036:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
1037:Core/Src/stm32f7xx_hal_msp.c **** {
1038:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
1039:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
1040:Core/Src/stm32f7xx_hal_msp.c ****   if(hspdifrx->Instance==SPDIFRX)
1041:Core/Src/stm32f7xx_hal_msp.c ****   {
1042:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPDIFRX_MspInit 0 */
1043:Core/Src/stm32f7xx_hal_msp.c **** 
1044:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPDIFRX_MspInit 0 */
1045:Core/Src/stm32f7xx_hal_msp.c **** 
1046:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
1047:Core/Src/stm32f7xx_hal_msp.c ****   */
1048:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
1049:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
1050:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
1051:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
1052:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
1053:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2SDivQ = 1;
1054:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
1055:Core/Src/stm32f7xx_hal_msp.c ****     {
1056:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
1057:Core/Src/stm32f7xx_hal_msp.c ****     }
ARM GAS  /tmp/ccEbOuxq.s 			page 20


1058:Core/Src/stm32f7xx_hal_msp.c **** 
1059:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1060:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_SPDIFRX_CLK_ENABLE();
1061:Core/Src/stm32f7xx_hal_msp.c **** 
1062:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
1063:Core/Src/stm32f7xx_hal_msp.c ****     /**SPDIFRX GPIO Configuration
1064:Core/Src/stm32f7xx_hal_msp.c ****     PD7     ------> SPDIFRX_IN0
1065:Core/Src/stm32f7xx_hal_msp.c ****     */
1066:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
1067:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1068:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1069:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1070:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
1071:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
1072:Core/Src/stm32f7xx_hal_msp.c **** 
1073:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPDIFRX_MspInit 1 */
1074:Core/Src/stm32f7xx_hal_msp.c **** 
1075:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPDIFRX_MspInit 1 */
1076:Core/Src/stm32f7xx_hal_msp.c **** 
1077:Core/Src/stm32f7xx_hal_msp.c ****   }
1078:Core/Src/stm32f7xx_hal_msp.c **** 
1079:Core/Src/stm32f7xx_hal_msp.c **** }
1080:Core/Src/stm32f7xx_hal_msp.c **** 
1081:Core/Src/stm32f7xx_hal_msp.c **** /**
1082:Core/Src/stm32f7xx_hal_msp.c **** * @brief SPDIFRX MSP De-Initialization
1083:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
1084:Core/Src/stm32f7xx_hal_msp.c **** * @param hspdifrx: SPDIFRX handle pointer
1085:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
1086:Core/Src/stm32f7xx_hal_msp.c **** */
1087:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SPDIFRX_MspDeInit(SPDIFRX_HandleTypeDef* hspdifrx)
1088:Core/Src/stm32f7xx_hal_msp.c **** {
1089:Core/Src/stm32f7xx_hal_msp.c ****   if(hspdifrx->Instance==SPDIFRX)
1090:Core/Src/stm32f7xx_hal_msp.c ****   {
1091:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPDIFRX_MspDeInit 0 */
1092:Core/Src/stm32f7xx_hal_msp.c **** 
1093:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPDIFRX_MspDeInit 0 */
1094:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1095:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_SPDIFRX_CLK_DISABLE();
1096:Core/Src/stm32f7xx_hal_msp.c **** 
1097:Core/Src/stm32f7xx_hal_msp.c ****     /**SPDIFRX GPIO Configuration
1098:Core/Src/stm32f7xx_hal_msp.c ****     PD7     ------> SPDIFRX_IN0
1099:Core/Src/stm32f7xx_hal_msp.c ****     */
1100:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(SPDIF_RX0_GPIO_Port, SPDIF_RX0_Pin);
1101:Core/Src/stm32f7xx_hal_msp.c **** 
1102:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPDIFRX_MspDeInit 1 */
1103:Core/Src/stm32f7xx_hal_msp.c **** 
1104:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPDIFRX_MspDeInit 1 */
1105:Core/Src/stm32f7xx_hal_msp.c ****   }
1106:Core/Src/stm32f7xx_hal_msp.c **** 
1107:Core/Src/stm32f7xx_hal_msp.c **** }
1108:Core/Src/stm32f7xx_hal_msp.c **** 
1109:Core/Src/stm32f7xx_hal_msp.c **** /**
1110:Core/Src/stm32f7xx_hal_msp.c **** * @brief SPI MSP Initialization
1111:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
1112:Core/Src/stm32f7xx_hal_msp.c **** * @param hspi: SPI handle pointer
1113:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
1114:Core/Src/stm32f7xx_hal_msp.c **** */
ARM GAS  /tmp/ccEbOuxq.s 			page 21


1115:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
1116:Core/Src/stm32f7xx_hal_msp.c **** {
1117:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
1118:Core/Src/stm32f7xx_hal_msp.c ****   if(hspi->Instance==SPI2)
1119:Core/Src/stm32f7xx_hal_msp.c ****   {
1120:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
1121:Core/Src/stm32f7xx_hal_msp.c **** 
1122:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
1123:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1124:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
1125:Core/Src/stm32f7xx_hal_msp.c **** 
1126:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
1127:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
1128:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
1129:Core/Src/stm32f7xx_hal_msp.c ****     PI1     ------> SPI2_SCK
1130:Core/Src/stm32f7xx_hal_msp.c ****     PB14     ------> SPI2_MISO
1131:Core/Src/stm32f7xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
1132:Core/Src/stm32f7xx_hal_msp.c ****     */
1133:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
1134:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1135:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1136:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1137:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
1138:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
1139:Core/Src/stm32f7xx_hal_msp.c **** 
1140:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
1141:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1142:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1143:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1144:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
1145:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
1146:Core/Src/stm32f7xx_hal_msp.c **** 
1147:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
1148:Core/Src/stm32f7xx_hal_msp.c **** 
1149:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
1150:Core/Src/stm32f7xx_hal_msp.c **** 
1151:Core/Src/stm32f7xx_hal_msp.c ****   }
1152:Core/Src/stm32f7xx_hal_msp.c **** 
1153:Core/Src/stm32f7xx_hal_msp.c **** }
1154:Core/Src/stm32f7xx_hal_msp.c **** 
1155:Core/Src/stm32f7xx_hal_msp.c **** /**
1156:Core/Src/stm32f7xx_hal_msp.c **** * @brief SPI MSP De-Initialization
1157:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
1158:Core/Src/stm32f7xx_hal_msp.c **** * @param hspi: SPI handle pointer
1159:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
1160:Core/Src/stm32f7xx_hal_msp.c **** */
1161:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
1162:Core/Src/stm32f7xx_hal_msp.c **** {
1163:Core/Src/stm32f7xx_hal_msp.c ****   if(hspi->Instance==SPI2)
1164:Core/Src/stm32f7xx_hal_msp.c ****   {
1165:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
1166:Core/Src/stm32f7xx_hal_msp.c **** 
1167:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
1168:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1169:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
1170:Core/Src/stm32f7xx_hal_msp.c **** 
1171:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
ARM GAS  /tmp/ccEbOuxq.s 			page 22


1172:Core/Src/stm32f7xx_hal_msp.c ****     PI1     ------> SPI2_SCK
1173:Core/Src/stm32f7xx_hal_msp.c ****     PB14     ------> SPI2_MISO
1174:Core/Src/stm32f7xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
1175:Core/Src/stm32f7xx_hal_msp.c ****     */
1176:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(ARDUINO_SCK_D13_GPIO_Port, ARDUINO_SCK_D13_Pin);
1177:Core/Src/stm32f7xx_hal_msp.c **** 
1178:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin);
1179:Core/Src/stm32f7xx_hal_msp.c **** 
1180:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
1181:Core/Src/stm32f7xx_hal_msp.c **** 
1182:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
1183:Core/Src/stm32f7xx_hal_msp.c ****   }
1184:Core/Src/stm32f7xx_hal_msp.c **** 
1185:Core/Src/stm32f7xx_hal_msp.c **** }
1186:Core/Src/stm32f7xx_hal_msp.c **** 
1187:Core/Src/stm32f7xx_hal_msp.c **** /**
1188:Core/Src/stm32f7xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
1189:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
1190:Core/Src/stm32f7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
1191:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
1192:Core/Src/stm32f7xx_hal_msp.c **** */
1193:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
1194:Core/Src/stm32f7xx_hal_msp.c **** {
1195:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
1196:Core/Src/stm32f7xx_hal_msp.c ****   {
1197:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
1198:Core/Src/stm32f7xx_hal_msp.c **** 
1199:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
1200:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1201:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
1202:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
1203:Core/Src/stm32f7xx_hal_msp.c **** 
1204:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
1205:Core/Src/stm32f7xx_hal_msp.c ****   }
1206:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
1207:Core/Src/stm32f7xx_hal_msp.c ****   {
1208:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
1209:Core/Src/stm32f7xx_hal_msp.c **** 
1210:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
1211:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1212:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
1213:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
1214:Core/Src/stm32f7xx_hal_msp.c **** 
1215:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
1216:Core/Src/stm32f7xx_hal_msp.c ****   }
1217:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
1218:Core/Src/stm32f7xx_hal_msp.c ****   {
1219:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
1220:Core/Src/stm32f7xx_hal_msp.c **** 
1221:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
1222:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1223:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
1224:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
1225:Core/Src/stm32f7xx_hal_msp.c **** 
1226:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
1227:Core/Src/stm32f7xx_hal_msp.c ****   }
1228:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
ARM GAS  /tmp/ccEbOuxq.s 			page 23


1229:Core/Src/stm32f7xx_hal_msp.c ****   {
1230:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
1231:Core/Src/stm32f7xx_hal_msp.c **** 
1232:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
1233:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1234:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
1235:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
1236:Core/Src/stm32f7xx_hal_msp.c **** 
1237:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
1238:Core/Src/stm32f7xx_hal_msp.c ****   }
1239:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM8)
1240:Core/Src/stm32f7xx_hal_msp.c ****   {
1241:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
1242:Core/Src/stm32f7xx_hal_msp.c **** 
1243:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM8_MspInit 0 */
1244:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1245:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
1246:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
1247:Core/Src/stm32f7xx_hal_msp.c **** 
1248:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM8_MspInit 1 */
1249:Core/Src/stm32f7xx_hal_msp.c ****   }
1250:Core/Src/stm32f7xx_hal_msp.c **** 
1251:Core/Src/stm32f7xx_hal_msp.c **** }
1252:Core/Src/stm32f7xx_hal_msp.c **** 
1253:Core/Src/stm32f7xx_hal_msp.c **** /**
1254:Core/Src/stm32f7xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
1255:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
1256:Core/Src/stm32f7xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
1257:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
1258:Core/Src/stm32f7xx_hal_msp.c **** */
1259:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
1260:Core/Src/stm32f7xx_hal_msp.c **** {
1261:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_pwm->Instance==TIM12)
1262:Core/Src/stm32f7xx_hal_msp.c ****   {
1263:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 0 */
1264:Core/Src/stm32f7xx_hal_msp.c **** 
1265:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspInit 0 */
1266:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1267:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM12_CLK_ENABLE();
1268:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
1269:Core/Src/stm32f7xx_hal_msp.c **** 
1270:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspInit 1 */
1271:Core/Src/stm32f7xx_hal_msp.c **** 
1272:Core/Src/stm32f7xx_hal_msp.c ****   }
1273:Core/Src/stm32f7xx_hal_msp.c **** 
1274:Core/Src/stm32f7xx_hal_msp.c **** }
1275:Core/Src/stm32f7xx_hal_msp.c **** 
1276:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
1277:Core/Src/stm32f7xx_hal_msp.c **** {
1278:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
1279:Core/Src/stm32f7xx_hal_msp.c ****   if(htim->Instance==TIM1)
1280:Core/Src/stm32f7xx_hal_msp.c ****   {
1281:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
1282:Core/Src/stm32f7xx_hal_msp.c **** 
1283:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
1284:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
1285:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
ARM GAS  /tmp/ccEbOuxq.s 			page 24


1286:Core/Src/stm32f7xx_hal_msp.c ****     PA8     ------> TIM1_CH1
1287:Core/Src/stm32f7xx_hal_msp.c ****     */
1288:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
1289:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1290:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1291:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1292:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
1293:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
1294:Core/Src/stm32f7xx_hal_msp.c **** 
1295:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
1296:Core/Src/stm32f7xx_hal_msp.c **** 
1297:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
1298:Core/Src/stm32f7xx_hal_msp.c ****   }
1299:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim->Instance==TIM2)
1300:Core/Src/stm32f7xx_hal_msp.c ****   {
1301:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
1302:Core/Src/stm32f7xx_hal_msp.c **** 
1303:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
1304:Core/Src/stm32f7xx_hal_msp.c **** 
1305:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
1306:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
1307:Core/Src/stm32f7xx_hal_msp.c ****     PA15     ------> TIM2_CH1
1308:Core/Src/stm32f7xx_hal_msp.c ****     */
1309:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
1310:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1311:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1312:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1313:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
1314:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
1315:Core/Src/stm32f7xx_hal_msp.c **** 
1316:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
1317:Core/Src/stm32f7xx_hal_msp.c **** 
1318:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
1319:Core/Src/stm32f7xx_hal_msp.c ****   }
1320:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim->Instance==TIM3)
1321:Core/Src/stm32f7xx_hal_msp.c ****   {
1322:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
1323:Core/Src/stm32f7xx_hal_msp.c **** 
1324:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
1325:Core/Src/stm32f7xx_hal_msp.c **** 
1326:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
1327:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
1328:Core/Src/stm32f7xx_hal_msp.c ****     PB4     ------> TIM3_CH1
1329:Core/Src/stm32f7xx_hal_msp.c ****     */
1330:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
1331:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1332:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1333:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1334:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
1335:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
1336:Core/Src/stm32f7xx_hal_msp.c **** 
1337:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
1338:Core/Src/stm32f7xx_hal_msp.c **** 
1339:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
1340:Core/Src/stm32f7xx_hal_msp.c ****   }
1341:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim->Instance==TIM5)
1342:Core/Src/stm32f7xx_hal_msp.c ****   {
ARM GAS  /tmp/ccEbOuxq.s 			page 25


1343:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspPostInit 0 */
1344:Core/Src/stm32f7xx_hal_msp.c **** 
1345:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM5_MspPostInit 0 */
1346:Core/Src/stm32f7xx_hal_msp.c **** 
1347:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
1348:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
1349:Core/Src/stm32f7xx_hal_msp.c ****     PI0     ------> TIM5_CH4
1350:Core/Src/stm32f7xx_hal_msp.c ****     */
1351:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
1352:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1353:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1354:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1355:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
1356:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
1357:Core/Src/stm32f7xx_hal_msp.c **** 
1358:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspPostInit 1 */
1359:Core/Src/stm32f7xx_hal_msp.c **** 
1360:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM5_MspPostInit 1 */
1361:Core/Src/stm32f7xx_hal_msp.c ****   }
1362:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim->Instance==TIM12)
1363:Core/Src/stm32f7xx_hal_msp.c ****   {
1364:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspPostInit 0 */
1365:Core/Src/stm32f7xx_hal_msp.c **** 
1366:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspPostInit 0 */
1367:Core/Src/stm32f7xx_hal_msp.c **** 
1368:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
1369:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
1370:Core/Src/stm32f7xx_hal_msp.c ****     PH6     ------> TIM12_CH1
1371:Core/Src/stm32f7xx_hal_msp.c ****     */
1372:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
1373:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1374:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1375:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1376:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
1377:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
1378:Core/Src/stm32f7xx_hal_msp.c **** 
1379:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspPostInit 1 */
1380:Core/Src/stm32f7xx_hal_msp.c **** 
1381:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspPostInit 1 */
1382:Core/Src/stm32f7xx_hal_msp.c ****   }
1383:Core/Src/stm32f7xx_hal_msp.c **** 
1384:Core/Src/stm32f7xx_hal_msp.c **** }
1385:Core/Src/stm32f7xx_hal_msp.c **** /**
1386:Core/Src/stm32f7xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
1387:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
1388:Core/Src/stm32f7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
1389:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
1390:Core/Src/stm32f7xx_hal_msp.c **** */
1391:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
1392:Core/Src/stm32f7xx_hal_msp.c **** {
1393:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
1394:Core/Src/stm32f7xx_hal_msp.c ****   {
1395:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
1396:Core/Src/stm32f7xx_hal_msp.c **** 
1397:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
1398:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1399:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
ARM GAS  /tmp/ccEbOuxq.s 			page 26


1400:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
1401:Core/Src/stm32f7xx_hal_msp.c **** 
1402:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
1403:Core/Src/stm32f7xx_hal_msp.c ****   }
1404:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
1405:Core/Src/stm32f7xx_hal_msp.c ****   {
1406:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
1407:Core/Src/stm32f7xx_hal_msp.c **** 
1408:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
1409:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1410:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
1411:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
1412:Core/Src/stm32f7xx_hal_msp.c **** 
1413:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
1414:Core/Src/stm32f7xx_hal_msp.c ****   }
1415:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
1416:Core/Src/stm32f7xx_hal_msp.c ****   {
1417:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
1418:Core/Src/stm32f7xx_hal_msp.c **** 
1419:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
1420:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1421:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
1422:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
1423:Core/Src/stm32f7xx_hal_msp.c **** 
1424:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
1425:Core/Src/stm32f7xx_hal_msp.c ****   }
1426:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
1427:Core/Src/stm32f7xx_hal_msp.c ****   {
1428:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
1429:Core/Src/stm32f7xx_hal_msp.c **** 
1430:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
1431:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1432:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
1433:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
1434:Core/Src/stm32f7xx_hal_msp.c **** 
1435:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
1436:Core/Src/stm32f7xx_hal_msp.c ****   }
1437:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM8)
1438:Core/Src/stm32f7xx_hal_msp.c ****   {
1439:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
1440:Core/Src/stm32f7xx_hal_msp.c **** 
1441:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM8_MspDeInit 0 */
1442:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1443:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
1444:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
1445:Core/Src/stm32f7xx_hal_msp.c **** 
1446:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM8_MspDeInit 1 */
1447:Core/Src/stm32f7xx_hal_msp.c ****   }
1448:Core/Src/stm32f7xx_hal_msp.c **** 
1449:Core/Src/stm32f7xx_hal_msp.c **** }
1450:Core/Src/stm32f7xx_hal_msp.c **** 
1451:Core/Src/stm32f7xx_hal_msp.c **** /**
1452:Core/Src/stm32f7xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
1453:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
1454:Core/Src/stm32f7xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
1455:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
1456:Core/Src/stm32f7xx_hal_msp.c **** */
ARM GAS  /tmp/ccEbOuxq.s 			page 27


1457:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
1458:Core/Src/stm32f7xx_hal_msp.c **** {
1459:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_pwm->Instance==TIM12)
1460:Core/Src/stm32f7xx_hal_msp.c ****   {
1461:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspDeInit 0 */
1462:Core/Src/stm32f7xx_hal_msp.c **** 
1463:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspDeInit 0 */
1464:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1465:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM12_CLK_DISABLE();
1466:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
1467:Core/Src/stm32f7xx_hal_msp.c **** 
1468:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspDeInit 1 */
1469:Core/Src/stm32f7xx_hal_msp.c ****   }
1470:Core/Src/stm32f7xx_hal_msp.c **** 
1471:Core/Src/stm32f7xx_hal_msp.c **** }
1472:Core/Src/stm32f7xx_hal_msp.c **** 
1473:Core/Src/stm32f7xx_hal_msp.c **** /**
1474:Core/Src/stm32f7xx_hal_msp.c **** * @brief UART MSP Initialization
1475:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
1476:Core/Src/stm32f7xx_hal_msp.c **** * @param huart: UART handle pointer
1477:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
1478:Core/Src/stm32f7xx_hal_msp.c **** */
1479:Core/Src/stm32f7xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
1480:Core/Src/stm32f7xx_hal_msp.c **** {
1481:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
1482:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
1483:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
1484:Core/Src/stm32f7xx_hal_msp.c ****   {
1485:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
1486:Core/Src/stm32f7xx_hal_msp.c **** 
1487:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
1488:Core/Src/stm32f7xx_hal_msp.c **** 
1489:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
1490:Core/Src/stm32f7xx_hal_msp.c ****   */
1491:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
1492:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
1493:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
1494:Core/Src/stm32f7xx_hal_msp.c ****     {
1495:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
1496:Core/Src/stm32f7xx_hal_msp.c ****     }
1497:Core/Src/stm32f7xx_hal_msp.c **** 
1498:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1499:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
1500:Core/Src/stm32f7xx_hal_msp.c **** 
1501:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
1502:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
1503:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
1504:Core/Src/stm32f7xx_hal_msp.c ****     PB7     ------> USART1_RX
1505:Core/Src/stm32f7xx_hal_msp.c ****     PA9     ------> USART1_TX
1506:Core/Src/stm32f7xx_hal_msp.c ****     */
1507:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = VCP_RX_Pin;
1508:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1509:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1510:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1511:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
1512:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
1513:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  /tmp/ccEbOuxq.s 			page 28


1514:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = VCP_TX_Pin;
1515:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1516:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1517:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1518:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
1519:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
1520:Core/Src/stm32f7xx_hal_msp.c **** 
1521:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
1522:Core/Src/stm32f7xx_hal_msp.c **** 
1523:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
1524:Core/Src/stm32f7xx_hal_msp.c ****   }
1525:Core/Src/stm32f7xx_hal_msp.c ****   else if(huart->Instance==USART6)
1526:Core/Src/stm32f7xx_hal_msp.c ****   {
1527:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 0 */
1528:Core/Src/stm32f7xx_hal_msp.c **** 
1529:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 0 */
1530:Core/Src/stm32f7xx_hal_msp.c **** 
1531:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
1532:Core/Src/stm32f7xx_hal_msp.c ****   */
1533:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
1534:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
1535:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
1536:Core/Src/stm32f7xx_hal_msp.c ****     {
1537:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
1538:Core/Src/stm32f7xx_hal_msp.c ****     }
1539:Core/Src/stm32f7xx_hal_msp.c **** 
1540:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1541:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_ENABLE();
1542:Core/Src/stm32f7xx_hal_msp.c **** 
1543:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
1544:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
1545:Core/Src/stm32f7xx_hal_msp.c ****     PC7     ------> USART6_RX
1546:Core/Src/stm32f7xx_hal_msp.c ****     PC6     ------> USART6_TX
1547:Core/Src/stm32f7xx_hal_msp.c ****     */
1548:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
1549:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1550:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1551:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1552:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
1553:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
1554:Core/Src/stm32f7xx_hal_msp.c **** 
1555:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 1 */
1556:Core/Src/stm32f7xx_hal_msp.c **** 
1557:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 1 */
1558:Core/Src/stm32f7xx_hal_msp.c ****   }
1559:Core/Src/stm32f7xx_hal_msp.c **** 
1560:Core/Src/stm32f7xx_hal_msp.c **** }
1561:Core/Src/stm32f7xx_hal_msp.c **** 
1562:Core/Src/stm32f7xx_hal_msp.c **** /**
1563:Core/Src/stm32f7xx_hal_msp.c **** * @brief UART MSP De-Initialization
1564:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
1565:Core/Src/stm32f7xx_hal_msp.c **** * @param huart: UART handle pointer
1566:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
1567:Core/Src/stm32f7xx_hal_msp.c **** */
1568:Core/Src/stm32f7xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
1569:Core/Src/stm32f7xx_hal_msp.c **** {
1570:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
ARM GAS  /tmp/ccEbOuxq.s 			page 29


1571:Core/Src/stm32f7xx_hal_msp.c ****   {
1572:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
1573:Core/Src/stm32f7xx_hal_msp.c **** 
1574:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
1575:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1576:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
1577:Core/Src/stm32f7xx_hal_msp.c **** 
1578:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
1579:Core/Src/stm32f7xx_hal_msp.c ****     PB7     ------> USART1_RX
1580:Core/Src/stm32f7xx_hal_msp.c ****     PA9     ------> USART1_TX
1581:Core/Src/stm32f7xx_hal_msp.c ****     */
1582:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(VCP_RX_GPIO_Port, VCP_RX_Pin);
1583:Core/Src/stm32f7xx_hal_msp.c **** 
1584:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(VCP_TX_GPIO_Port, VCP_TX_Pin);
1585:Core/Src/stm32f7xx_hal_msp.c **** 
1586:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
1587:Core/Src/stm32f7xx_hal_msp.c **** 
1588:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
1589:Core/Src/stm32f7xx_hal_msp.c ****   }
1590:Core/Src/stm32f7xx_hal_msp.c ****   else if(huart->Instance==USART6)
1591:Core/Src/stm32f7xx_hal_msp.c ****   {
1592:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 0 */
1593:Core/Src/stm32f7xx_hal_msp.c **** 
1594:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 0 */
1595:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1596:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_DISABLE();
1597:Core/Src/stm32f7xx_hal_msp.c **** 
1598:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
1599:Core/Src/stm32f7xx_hal_msp.c ****     PC7     ------> USART6_RX
1600:Core/Src/stm32f7xx_hal_msp.c ****     PC6     ------> USART6_TX
1601:Core/Src/stm32f7xx_hal_msp.c ****     */
1602:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin);
1603:Core/Src/stm32f7xx_hal_msp.c **** 
1604:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 1 */
1605:Core/Src/stm32f7xx_hal_msp.c **** 
1606:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 1 */
1607:Core/Src/stm32f7xx_hal_msp.c ****   }
1608:Core/Src/stm32f7xx_hal_msp.c **** 
1609:Core/Src/stm32f7xx_hal_msp.c **** }
1610:Core/Src/stm32f7xx_hal_msp.c **** 
1611:Core/Src/stm32f7xx_hal_msp.c **** static uint32_t FMC_Initialized = 0;
1612:Core/Src/stm32f7xx_hal_msp.c **** 
1613:Core/Src/stm32f7xx_hal_msp.c **** static void HAL_FMC_MspInit(void){
  28              		.loc 1 1613 34 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 24
  35              		.cfi_offset 4, -24
  36              		.cfi_offset 5, -20
  37              		.cfi_offset 6, -16
  38              		.cfi_offset 7, -12
  39              		.cfi_offset 8, -8
  40              		.cfi_offset 14, -4
  41 0004 86B0     		sub	sp, sp, #24
ARM GAS  /tmp/ccEbOuxq.s 			page 30


  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 48
1614:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN FMC_MspInit 0 */
1615:Core/Src/stm32f7xx_hal_msp.c **** 
1616:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END FMC_MspInit 0 */
1617:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct ={0};
  44              		.loc 1 1617 3 view .LVU1
  45              		.loc 1 1617 20 is_stmt 0 view .LVU2
  46 0006 0023     		movs	r3, #0
  47 0008 0193     		str	r3, [sp, #4]
  48 000a 0293     		str	r3, [sp, #8]
  49 000c 0393     		str	r3, [sp, #12]
  50 000e 0493     		str	r3, [sp, #16]
  51 0010 0593     		str	r3, [sp, #20]
1618:Core/Src/stm32f7xx_hal_msp.c ****   if (FMC_Initialized) {
  52              		.loc 1 1618 3 is_stmt 1 view .LVU3
  53              		.loc 1 1618 7 is_stmt 0 view .LVU4
  54 0012 2F4B     		ldr	r3, .L6
  55 0014 1B68     		ldr	r3, [r3]
  56              		.loc 1 1618 6 view .LVU5
  57 0016 13B1     		cbz	r3, .L5
  58              	.L1:
1619:Core/Src/stm32f7xx_hal_msp.c ****     return;
1620:Core/Src/stm32f7xx_hal_msp.c ****   }
1621:Core/Src/stm32f7xx_hal_msp.c ****   FMC_Initialized = 1;
1622:Core/Src/stm32f7xx_hal_msp.c **** 
1623:Core/Src/stm32f7xx_hal_msp.c ****   /* Peripheral clock enable */
1624:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_FMC_CLK_ENABLE();
1625:Core/Src/stm32f7xx_hal_msp.c **** 
1626:Core/Src/stm32f7xx_hal_msp.c ****   /** FMC GPIO Configuration
1627:Core/Src/stm32f7xx_hal_msp.c ****   PE1   ------> FMC_NBL1
1628:Core/Src/stm32f7xx_hal_msp.c ****   PE0   ------> FMC_NBL0
1629:Core/Src/stm32f7xx_hal_msp.c ****   PG15   ------> FMC_SDNCAS
1630:Core/Src/stm32f7xx_hal_msp.c ****   PD0   ------> FMC_D2
1631:Core/Src/stm32f7xx_hal_msp.c ****   PD1   ------> FMC_D3
1632:Core/Src/stm32f7xx_hal_msp.c ****   PF0   ------> FMC_A0
1633:Core/Src/stm32f7xx_hal_msp.c ****   PF1   ------> FMC_A1
1634:Core/Src/stm32f7xx_hal_msp.c ****   PF2   ------> FMC_A2
1635:Core/Src/stm32f7xx_hal_msp.c ****   PF3   ------> FMC_A3
1636:Core/Src/stm32f7xx_hal_msp.c ****   PG8   ------> FMC_SDCLK
1637:Core/Src/stm32f7xx_hal_msp.c ****   PF4   ------> FMC_A4
1638:Core/Src/stm32f7xx_hal_msp.c ****   PH5   ------> FMC_SDNWE
1639:Core/Src/stm32f7xx_hal_msp.c ****   PH3   ------> FMC_SDNE0
1640:Core/Src/stm32f7xx_hal_msp.c ****   PF5   ------> FMC_A5
1641:Core/Src/stm32f7xx_hal_msp.c ****   PD15   ------> FMC_D1
1642:Core/Src/stm32f7xx_hal_msp.c ****   PD10   ------> FMC_D15
1643:Core/Src/stm32f7xx_hal_msp.c ****   PC3   ------> FMC_SDCKE0
1644:Core/Src/stm32f7xx_hal_msp.c ****   PD14   ------> FMC_D0
1645:Core/Src/stm32f7xx_hal_msp.c ****   PD9   ------> FMC_D14
1646:Core/Src/stm32f7xx_hal_msp.c ****   PD8   ------> FMC_D13
1647:Core/Src/stm32f7xx_hal_msp.c ****   PF12   ------> FMC_A6
1648:Core/Src/stm32f7xx_hal_msp.c ****   PG1   ------> FMC_A11
1649:Core/Src/stm32f7xx_hal_msp.c ****   PF15   ------> FMC_A9
1650:Core/Src/stm32f7xx_hal_msp.c ****   PF13   ------> FMC_A7
1651:Core/Src/stm32f7xx_hal_msp.c ****   PG0   ------> FMC_A10
1652:Core/Src/stm32f7xx_hal_msp.c ****   PE8   ------> FMC_D5
1653:Core/Src/stm32f7xx_hal_msp.c ****   PG5   ------> FMC_BA1
ARM GAS  /tmp/ccEbOuxq.s 			page 31


1654:Core/Src/stm32f7xx_hal_msp.c ****   PG4   ------> FMC_BA0
1655:Core/Src/stm32f7xx_hal_msp.c ****   PF14   ------> FMC_A8
1656:Core/Src/stm32f7xx_hal_msp.c ****   PF11   ------> FMC_SDNRAS
1657:Core/Src/stm32f7xx_hal_msp.c ****   PE9   ------> FMC_D6
1658:Core/Src/stm32f7xx_hal_msp.c ****   PE11   ------> FMC_D8
1659:Core/Src/stm32f7xx_hal_msp.c ****   PE14   ------> FMC_D11
1660:Core/Src/stm32f7xx_hal_msp.c ****   PE7   ------> FMC_D4
1661:Core/Src/stm32f7xx_hal_msp.c ****   PE10   ------> FMC_D7
1662:Core/Src/stm32f7xx_hal_msp.c ****   PE12   ------> FMC_D9
1663:Core/Src/stm32f7xx_hal_msp.c ****   PE15   ------> FMC_D12
1664:Core/Src/stm32f7xx_hal_msp.c ****   PE13   ------> FMC_D10
1665:Core/Src/stm32f7xx_hal_msp.c ****   */
1666:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
1667:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
1668:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
1669:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1670:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1671:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1672:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1673:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
1674:Core/Src/stm32f7xx_hal_msp.c **** 
1675:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
1676:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_BA1_Pin|FMC_BA0_Pin;
1677:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1678:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1679:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1680:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1681:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
1682:Core/Src/stm32f7xx_hal_msp.c **** 
1683:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
1684:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
1685:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1686:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1687:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1688:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1689:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
1690:Core/Src/stm32f7xx_hal_msp.c **** 
1691:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
1692:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
1693:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
1694:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1695:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1696:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1697:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1698:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
1699:Core/Src/stm32f7xx_hal_msp.c **** 
1700:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
1701:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1702:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1703:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1704:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1705:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
1706:Core/Src/stm32f7xx_hal_msp.c **** 
1707:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
1708:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1709:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1710:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/ccEbOuxq.s 			page 32


1711:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1712:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
1713:Core/Src/stm32f7xx_hal_msp.c **** 
1714:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN FMC_MspInit 1 */
1715:Core/Src/stm32f7xx_hal_msp.c **** 
1716:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END FMC_MspInit 1 */
1717:Core/Src/stm32f7xx_hal_msp.c **** }
  59              		.loc 1 1717 1 view .LVU6
  60 0018 06B0     		add	sp, sp, #24
  61              	.LCFI2:
  62              		.cfi_remember_state
  63              		.cfi_def_cfa_offset 24
  64              		@ sp needed
  65 001a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
  66              	.L5:
  67              	.LCFI3:
  68              		.cfi_restore_state
1621:Core/Src/stm32f7xx_hal_msp.c **** 
  69              		.loc 1 1621 3 is_stmt 1 view .LVU7
1621:Core/Src/stm32f7xx_hal_msp.c **** 
  70              		.loc 1 1621 19 is_stmt 0 view .LVU8
  71 001e 2C4B     		ldr	r3, .L6
  72 0020 0122     		movs	r2, #1
  73 0022 1A60     		str	r2, [r3]
1624:Core/Src/stm32f7xx_hal_msp.c **** 
  74              		.loc 1 1624 3 is_stmt 1 view .LVU9
  75              	.LBB2:
1624:Core/Src/stm32f7xx_hal_msp.c **** 
  76              		.loc 1 1624 3 view .LVU10
1624:Core/Src/stm32f7xx_hal_msp.c **** 
  77              		.loc 1 1624 3 view .LVU11
  78 0024 2B4B     		ldr	r3, .L6+4
  79 0026 9A6B     		ldr	r2, [r3, #56]
  80 0028 42F00102 		orr	r2, r2, #1
  81 002c 9A63     		str	r2, [r3, #56]
1624:Core/Src/stm32f7xx_hal_msp.c **** 
  82              		.loc 1 1624 3 view .LVU12
  83 002e 9B6B     		ldr	r3, [r3, #56]
  84 0030 03F00103 		and	r3, r3, #1
  85 0034 0093     		str	r3, [sp]
1624:Core/Src/stm32f7xx_hal_msp.c **** 
  86              		.loc 1 1624 3 view .LVU13
  87 0036 009B     		ldr	r3, [sp]
  88              	.LBE2:
1624:Core/Src/stm32f7xx_hal_msp.c **** 
  89              		.loc 1 1624 3 view .LVU14
1666:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
  90              		.loc 1 1666 3 view .LVU15
1666:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
  91              		.loc 1 1666 23 is_stmt 0 view .LVU16
  92 0038 4FF68373 		movw	r3, #65411
  93 003c 0193     		str	r3, [sp, #4]
1669:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  94              		.loc 1 1669 3 is_stmt 1 view .LVU17
1669:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  95              		.loc 1 1669 24 is_stmt 0 view .LVU18
  96 003e 0227     		movs	r7, #2
ARM GAS  /tmp/ccEbOuxq.s 			page 33


  97 0040 0297     		str	r7, [sp, #8]
1670:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  98              		.loc 1 1670 3 is_stmt 1 view .LVU19
1671:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  99              		.loc 1 1671 3 view .LVU20
1671:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 100              		.loc 1 1671 25 is_stmt 0 view .LVU21
 101 0042 0326     		movs	r6, #3
 102 0044 0496     		str	r6, [sp, #16]
1672:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 103              		.loc 1 1672 3 is_stmt 1 view .LVU22
1672:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 104              		.loc 1 1672 29 is_stmt 0 view .LVU23
 105 0046 0C25     		movs	r5, #12
 106 0048 0595     		str	r5, [sp, #20]
1673:Core/Src/stm32f7xx_hal_msp.c **** 
 107              		.loc 1 1673 3 is_stmt 1 view .LVU24
 108 004a 01AC     		add	r4, sp, #4
 109 004c 2146     		mov	r1, r4
 110 004e 2248     		ldr	r0, .L6+8
 111 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 112              	.LVL0:
1675:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_BA1_Pin|FMC_BA0_Pin;
 113              		.loc 1 1675 3 view .LVU25
1675:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_BA1_Pin|FMC_BA0_Pin;
 114              		.loc 1 1675 23 is_stmt 0 view .LVU26
 115 0054 48F23313 		movw	r3, #33075
 116 0058 0193     		str	r3, [sp, #4]
1677:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 117              		.loc 1 1677 3 is_stmt 1 view .LVU27
1677:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 118              		.loc 1 1677 24 is_stmt 0 view .LVU28
 119 005a 0297     		str	r7, [sp, #8]
1678:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 120              		.loc 1 1678 3 is_stmt 1 view .LVU29
1678:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 121              		.loc 1 1678 24 is_stmt 0 view .LVU30
 122 005c 4FF00008 		mov	r8, #0
 123 0060 CDF80C80 		str	r8, [sp, #12]
1679:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 124              		.loc 1 1679 3 is_stmt 1 view .LVU31
1679:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 125              		.loc 1 1679 25 is_stmt 0 view .LVU32
 126 0064 0496     		str	r6, [sp, #16]
1680:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 127              		.loc 1 1680 3 is_stmt 1 view .LVU33
1680:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 128              		.loc 1 1680 29 is_stmt 0 view .LVU34
 129 0066 0595     		str	r5, [sp, #20]
1681:Core/Src/stm32f7xx_hal_msp.c **** 
 130              		.loc 1 1681 3 is_stmt 1 view .LVU35
 131 0068 2146     		mov	r1, r4
 132 006a 1C48     		ldr	r0, .L6+12
 133 006c FFF7FEFF 		bl	HAL_GPIO_Init
 134              	.LVL1:
1683:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
 135              		.loc 1 1683 3 view .LVU36
ARM GAS  /tmp/ccEbOuxq.s 			page 34


1683:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
 136              		.loc 1 1683 23 is_stmt 0 view .LVU37
 137 0070 4CF20373 		movw	r3, #50947
 138 0074 0193     		str	r3, [sp, #4]
1685:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 139              		.loc 1 1685 3 is_stmt 1 view .LVU38
1685:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 140              		.loc 1 1685 24 is_stmt 0 view .LVU39
 141 0076 0297     		str	r7, [sp, #8]
1686:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 142              		.loc 1 1686 3 is_stmt 1 view .LVU40
1686:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 143              		.loc 1 1686 24 is_stmt 0 view .LVU41
 144 0078 CDF80C80 		str	r8, [sp, #12]
1687:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 145              		.loc 1 1687 3 is_stmt 1 view .LVU42
1687:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 146              		.loc 1 1687 25 is_stmt 0 view .LVU43
 147 007c 0496     		str	r6, [sp, #16]
1688:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 148              		.loc 1 1688 3 is_stmt 1 view .LVU44
1688:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 149              		.loc 1 1688 29 is_stmt 0 view .LVU45
 150 007e 0595     		str	r5, [sp, #20]
1689:Core/Src/stm32f7xx_hal_msp.c **** 
 151              		.loc 1 1689 3 is_stmt 1 view .LVU46
 152 0080 2146     		mov	r1, r4
 153 0082 1748     		ldr	r0, .L6+16
 154 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 155              	.LVL2:
1691:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
 156              		.loc 1 1691 3 view .LVU47
1691:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
 157              		.loc 1 1691 23 is_stmt 0 view .LVU48
 158 0088 4FF63F03 		movw	r3, #63551
 159 008c 0193     		str	r3, [sp, #4]
1694:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 160              		.loc 1 1694 3 is_stmt 1 view .LVU49
1694:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 161              		.loc 1 1694 24 is_stmt 0 view .LVU50
 162 008e 0297     		str	r7, [sp, #8]
1695:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 163              		.loc 1 1695 3 is_stmt 1 view .LVU51
1695:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 164              		.loc 1 1695 24 is_stmt 0 view .LVU52
 165 0090 CDF80C80 		str	r8, [sp, #12]
1696:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 166              		.loc 1 1696 3 is_stmt 1 view .LVU53
1696:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 167              		.loc 1 1696 25 is_stmt 0 view .LVU54
 168 0094 0496     		str	r6, [sp, #16]
1697:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 169              		.loc 1 1697 3 is_stmt 1 view .LVU55
1697:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 170              		.loc 1 1697 29 is_stmt 0 view .LVU56
 171 0096 0595     		str	r5, [sp, #20]
1698:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  /tmp/ccEbOuxq.s 			page 35


 172              		.loc 1 1698 3 is_stmt 1 view .LVU57
 173 0098 2146     		mov	r1, r4
 174 009a 1248     		ldr	r0, .L6+20
 175 009c FFF7FEFF 		bl	HAL_GPIO_Init
 176              	.LVL3:
1700:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 177              		.loc 1 1700 3 view .LVU58
1700:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 178              		.loc 1 1700 23 is_stmt 0 view .LVU59
 179 00a0 2823     		movs	r3, #40
 180 00a2 0193     		str	r3, [sp, #4]
1701:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 181              		.loc 1 1701 3 is_stmt 1 view .LVU60
1701:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 182              		.loc 1 1701 24 is_stmt 0 view .LVU61
 183 00a4 0297     		str	r7, [sp, #8]
1702:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 184              		.loc 1 1702 3 is_stmt 1 view .LVU62
1702:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 185              		.loc 1 1702 24 is_stmt 0 view .LVU63
 186 00a6 CDF80C80 		str	r8, [sp, #12]
1703:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 187              		.loc 1 1703 3 is_stmt 1 view .LVU64
1703:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 188              		.loc 1 1703 25 is_stmt 0 view .LVU65
 189 00aa 0496     		str	r6, [sp, #16]
1704:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 190              		.loc 1 1704 3 is_stmt 1 view .LVU66
1704:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 191              		.loc 1 1704 29 is_stmt 0 view .LVU67
 192 00ac 0595     		str	r5, [sp, #20]
1705:Core/Src/stm32f7xx_hal_msp.c **** 
 193              		.loc 1 1705 3 is_stmt 1 view .LVU68
 194 00ae 2146     		mov	r1, r4
 195 00b0 0D48     		ldr	r0, .L6+24
 196 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 197              	.LVL4:
1707:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 198              		.loc 1 1707 3 view .LVU69
1707:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 199              		.loc 1 1707 23 is_stmt 0 view .LVU70
 200 00b6 0823     		movs	r3, #8
 201 00b8 0193     		str	r3, [sp, #4]
1708:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 1708 3 is_stmt 1 view .LVU71
1708:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 203              		.loc 1 1708 24 is_stmt 0 view .LVU72
 204 00ba 0297     		str	r7, [sp, #8]
1709:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 205              		.loc 1 1709 3 is_stmt 1 view .LVU73
1709:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 206              		.loc 1 1709 24 is_stmt 0 view .LVU74
 207 00bc CDF80C80 		str	r8, [sp, #12]
1710:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 208              		.loc 1 1710 3 is_stmt 1 view .LVU75
1710:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 209              		.loc 1 1710 25 is_stmt 0 view .LVU76
ARM GAS  /tmp/ccEbOuxq.s 			page 36


 210 00c0 0496     		str	r6, [sp, #16]
1711:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 211              		.loc 1 1711 3 is_stmt 1 view .LVU77
1711:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 212              		.loc 1 1711 29 is_stmt 0 view .LVU78
 213 00c2 0595     		str	r5, [sp, #20]
1712:Core/Src/stm32f7xx_hal_msp.c **** 
 214              		.loc 1 1712 3 is_stmt 1 view .LVU79
 215 00c4 2146     		mov	r1, r4
 216 00c6 0948     		ldr	r0, .L6+28
 217 00c8 FFF7FEFF 		bl	HAL_GPIO_Init
 218              	.LVL5:
 219 00cc A4E7     		b	.L1
 220              	.L7:
 221 00ce 00BF     		.align	2
 222              	.L6:
 223 00d0 00000000 		.word	FMC_Initialized
 224 00d4 00380240 		.word	1073887232
 225 00d8 00100240 		.word	1073876992
 226 00dc 00180240 		.word	1073879040
 227 00e0 000C0240 		.word	1073875968
 228 00e4 00140240 		.word	1073878016
 229 00e8 001C0240 		.word	1073880064
 230 00ec 00080240 		.word	1073874944
 231              		.cfi_endproc
 232              	.LFE173:
 234              		.section	.text.HAL_FMC_MspDeInit,"ax",%progbits
 235              		.align	1
 236              		.syntax unified
 237              		.thumb
 238              		.thumb_func
 240              	HAL_FMC_MspDeInit:
 241              	.LFB175:
1718:Core/Src/stm32f7xx_hal_msp.c **** 
1719:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
1720:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
1721:Core/Src/stm32f7xx_hal_msp.c **** 
1722:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDRAM_MspInit 0 */
1723:Core/Src/stm32f7xx_hal_msp.c ****   HAL_FMC_MspInit();
1724:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspInit 1 */
1725:Core/Src/stm32f7xx_hal_msp.c **** 
1726:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDRAM_MspInit 1 */
1727:Core/Src/stm32f7xx_hal_msp.c **** }
1728:Core/Src/stm32f7xx_hal_msp.c **** 
1729:Core/Src/stm32f7xx_hal_msp.c **** static uint32_t FMC_DeInitialized = 0;
1730:Core/Src/stm32f7xx_hal_msp.c **** 
1731:Core/Src/stm32f7xx_hal_msp.c **** static void HAL_FMC_MspDeInit(void){
 242              		.loc 1 1731 36 view -0
 243              		.cfi_startproc
 244              		@ args = 0, pretend = 0, frame = 0
 245              		@ frame_needed = 0, uses_anonymous_args = 0
 246 0000 08B5     		push	{r3, lr}
 247              	.LCFI4:
 248              		.cfi_def_cfa_offset 8
 249              		.cfi_offset 3, -8
 250              		.cfi_offset 14, -4
1732:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN FMC_MspDeInit 0 */
ARM GAS  /tmp/ccEbOuxq.s 			page 37


1733:Core/Src/stm32f7xx_hal_msp.c **** 
1734:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END FMC_MspDeInit 0 */
1735:Core/Src/stm32f7xx_hal_msp.c ****   if (FMC_DeInitialized) {
 251              		.loc 1 1735 3 view .LVU81
 252              		.loc 1 1735 7 is_stmt 0 view .LVU82
 253 0002 144B     		ldr	r3, .L12
 254 0004 1B68     		ldr	r3, [r3]
 255              		.loc 1 1735 6 view .LVU83
 256 0006 03B1     		cbz	r3, .L11
 257              	.L8:
1736:Core/Src/stm32f7xx_hal_msp.c ****     return;
1737:Core/Src/stm32f7xx_hal_msp.c ****   }
1738:Core/Src/stm32f7xx_hal_msp.c ****   FMC_DeInitialized = 1;
1739:Core/Src/stm32f7xx_hal_msp.c ****   /* Peripheral clock enable */
1740:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_FMC_CLK_DISABLE();
1741:Core/Src/stm32f7xx_hal_msp.c **** 
1742:Core/Src/stm32f7xx_hal_msp.c ****   /** FMC GPIO Configuration
1743:Core/Src/stm32f7xx_hal_msp.c ****   PE1   ------> FMC_NBL1
1744:Core/Src/stm32f7xx_hal_msp.c ****   PE0   ------> FMC_NBL0
1745:Core/Src/stm32f7xx_hal_msp.c ****   PG15   ------> FMC_SDNCAS
1746:Core/Src/stm32f7xx_hal_msp.c ****   PD0   ------> FMC_D2
1747:Core/Src/stm32f7xx_hal_msp.c ****   PD1   ------> FMC_D3
1748:Core/Src/stm32f7xx_hal_msp.c ****   PF0   ------> FMC_A0
1749:Core/Src/stm32f7xx_hal_msp.c ****   PF1   ------> FMC_A1
1750:Core/Src/stm32f7xx_hal_msp.c ****   PF2   ------> FMC_A2
1751:Core/Src/stm32f7xx_hal_msp.c ****   PF3   ------> FMC_A3
1752:Core/Src/stm32f7xx_hal_msp.c ****   PG8   ------> FMC_SDCLK
1753:Core/Src/stm32f7xx_hal_msp.c ****   PF4   ------> FMC_A4
1754:Core/Src/stm32f7xx_hal_msp.c ****   PH5   ------> FMC_SDNWE
1755:Core/Src/stm32f7xx_hal_msp.c ****   PH3   ------> FMC_SDNE0
1756:Core/Src/stm32f7xx_hal_msp.c ****   PF5   ------> FMC_A5
1757:Core/Src/stm32f7xx_hal_msp.c ****   PD15   ------> FMC_D1
1758:Core/Src/stm32f7xx_hal_msp.c ****   PD10   ------> FMC_D15
1759:Core/Src/stm32f7xx_hal_msp.c ****   PC3   ------> FMC_SDCKE0
1760:Core/Src/stm32f7xx_hal_msp.c ****   PD14   ------> FMC_D0
1761:Core/Src/stm32f7xx_hal_msp.c ****   PD9   ------> FMC_D14
1762:Core/Src/stm32f7xx_hal_msp.c ****   PD8   ------> FMC_D13
1763:Core/Src/stm32f7xx_hal_msp.c ****   PF12   ------> FMC_A6
1764:Core/Src/stm32f7xx_hal_msp.c ****   PG1   ------> FMC_A11
1765:Core/Src/stm32f7xx_hal_msp.c ****   PF15   ------> FMC_A9
1766:Core/Src/stm32f7xx_hal_msp.c ****   PF13   ------> FMC_A7
1767:Core/Src/stm32f7xx_hal_msp.c ****   PG0   ------> FMC_A10
1768:Core/Src/stm32f7xx_hal_msp.c ****   PE8   ------> FMC_D5
1769:Core/Src/stm32f7xx_hal_msp.c ****   PG5   ------> FMC_BA1
1770:Core/Src/stm32f7xx_hal_msp.c ****   PG4   ------> FMC_BA0
1771:Core/Src/stm32f7xx_hal_msp.c ****   PF14   ------> FMC_A8
1772:Core/Src/stm32f7xx_hal_msp.c ****   PF11   ------> FMC_SDNRAS
1773:Core/Src/stm32f7xx_hal_msp.c ****   PE9   ------> FMC_D6
1774:Core/Src/stm32f7xx_hal_msp.c ****   PE11   ------> FMC_D8
1775:Core/Src/stm32f7xx_hal_msp.c ****   PE14   ------> FMC_D11
1776:Core/Src/stm32f7xx_hal_msp.c ****   PE7   ------> FMC_D4
1777:Core/Src/stm32f7xx_hal_msp.c ****   PE10   ------> FMC_D7
1778:Core/Src/stm32f7xx_hal_msp.c ****   PE12   ------> FMC_D9
1779:Core/Src/stm32f7xx_hal_msp.c ****   PE15   ------> FMC_D12
1780:Core/Src/stm32f7xx_hal_msp.c ****   PE13   ------> FMC_D10
1781:Core/Src/stm32f7xx_hal_msp.c ****   */
1782:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOE, FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
ARM GAS  /tmp/ccEbOuxq.s 			page 38


1783:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
1784:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin);
1785:Core/Src/stm32f7xx_hal_msp.c **** 
1786:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOG, FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
1787:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_BA1_Pin|FMC_BA0_Pin);
1788:Core/Src/stm32f7xx_hal_msp.c **** 
1789:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOD, FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
1790:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin);
1791:Core/Src/stm32f7xx_hal_msp.c **** 
1792:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOF, FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
1793:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
1794:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin);
1795:Core/Src/stm32f7xx_hal_msp.c **** 
1796:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOH, FMC_SDNME_Pin|FMC_SDNE0_Pin);
1797:Core/Src/stm32f7xx_hal_msp.c **** 
1798:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(FMC_SDCKE0_GPIO_Port, FMC_SDCKE0_Pin);
1799:Core/Src/stm32f7xx_hal_msp.c **** 
1800:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN FMC_MspDeInit 1 */
1801:Core/Src/stm32f7xx_hal_msp.c **** 
1802:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END FMC_MspDeInit 1 */
1803:Core/Src/stm32f7xx_hal_msp.c **** }
 258              		.loc 1 1803 1 view .LVU84
 259 0008 08BD     		pop	{r3, pc}
 260              	.L11:
1738:Core/Src/stm32f7xx_hal_msp.c ****   /* Peripheral clock enable */
 261              		.loc 1 1738 3 is_stmt 1 view .LVU85
1738:Core/Src/stm32f7xx_hal_msp.c ****   /* Peripheral clock enable */
 262              		.loc 1 1738 21 is_stmt 0 view .LVU86
 263 000a 124B     		ldr	r3, .L12
 264 000c 0122     		movs	r2, #1
 265 000e 1A60     		str	r2, [r3]
1740:Core/Src/stm32f7xx_hal_msp.c **** 
 266              		.loc 1 1740 3 is_stmt 1 view .LVU87
 267 0010 114A     		ldr	r2, .L12+4
 268 0012 936B     		ldr	r3, [r2, #56]
 269 0014 23F00103 		bic	r3, r3, #1
 270 0018 9363     		str	r3, [r2, #56]
1782:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
 271              		.loc 1 1782 3 view .LVU88
 272 001a 4FF68371 		movw	r1, #65411
 273 001e 0F48     		ldr	r0, .L12+8
 274 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 275              	.LVL6:
1786:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_BA1_Pin|FMC_BA0_Pin);
 276              		.loc 1 1786 3 view .LVU89
 277 0024 48F23311 		movw	r1, #33075
 278 0028 0D48     		ldr	r0, .L12+12
 279 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 280              	.LVL7:
1789:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin);
 281              		.loc 1 1789 3 view .LVU90
 282 002e 4CF20371 		movw	r1, #50947
 283 0032 0C48     		ldr	r0, .L12+16
 284 0034 FFF7FEFF 		bl	HAL_GPIO_DeInit
 285              	.LVL8:
1792:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
 286              		.loc 1 1792 3 view .LVU91
ARM GAS  /tmp/ccEbOuxq.s 			page 39


 287 0038 4FF63F01 		movw	r1, #63551
 288 003c 0A48     		ldr	r0, .L12+20
 289 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 290              	.LVL9:
1796:Core/Src/stm32f7xx_hal_msp.c **** 
 291              		.loc 1 1796 3 view .LVU92
 292 0042 2821     		movs	r1, #40
 293 0044 0948     		ldr	r0, .L12+24
 294 0046 FFF7FEFF 		bl	HAL_GPIO_DeInit
 295              	.LVL10:
1798:Core/Src/stm32f7xx_hal_msp.c **** 
 296              		.loc 1 1798 3 view .LVU93
 297 004a 0821     		movs	r1, #8
 298 004c 0848     		ldr	r0, .L12+28
 299 004e FFF7FEFF 		bl	HAL_GPIO_DeInit
 300              	.LVL11:
 301 0052 D9E7     		b	.L8
 302              	.L13:
 303              		.align	2
 304              	.L12:
 305 0054 00000000 		.word	FMC_DeInitialized
 306 0058 00380240 		.word	1073887232
 307 005c 00100240 		.word	1073876992
 308 0060 00180240 		.word	1073879040
 309 0064 000C0240 		.word	1073875968
 310 0068 00140240 		.word	1073878016
 311 006c 001C0240 		.word	1073880064
 312 0070 00080240 		.word	1073874944
 313              		.cfi_endproc
 314              	.LFE175:
 316              		.section	.text.HAL_MspInit,"ax",%progbits
 317              		.align	1
 318              		.global	HAL_MspInit
 319              		.syntax unified
 320              		.thumb
 321              		.thumb_func
 323              	HAL_MspInit:
 324              	.LFB141:
  66:Core/Src/stm32f7xx_hal_msp.c **** 
 325              		.loc 1 66 1 view -0
 326              		.cfi_startproc
 327              		@ args = 0, pretend = 0, frame = 8
 328              		@ frame_needed = 0, uses_anonymous_args = 0
 329              		@ link register save eliminated.
 330 0000 82B0     		sub	sp, sp, #8
 331              	.LCFI5:
 332              		.cfi_def_cfa_offset 8
  72:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 333              		.loc 1 72 3 view .LVU95
 334              	.LBB3:
  72:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 335              		.loc 1 72 3 view .LVU96
  72:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 336              		.loc 1 72 3 view .LVU97
 337 0002 0A4B     		ldr	r3, .L16
 338 0004 1A6C     		ldr	r2, [r3, #64]
 339 0006 42F08052 		orr	r2, r2, #268435456
ARM GAS  /tmp/ccEbOuxq.s 			page 40


 340 000a 1A64     		str	r2, [r3, #64]
  72:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 341              		.loc 1 72 3 view .LVU98
 342 000c 1A6C     		ldr	r2, [r3, #64]
 343 000e 02F08052 		and	r2, r2, #268435456
 344 0012 0092     		str	r2, [sp]
  72:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 345              		.loc 1 72 3 view .LVU99
 346 0014 009A     		ldr	r2, [sp]
 347              	.LBE3:
  72:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 348              		.loc 1 72 3 view .LVU100
  73:Core/Src/stm32f7xx_hal_msp.c **** 
 349              		.loc 1 73 3 view .LVU101
 350              	.LBB4:
  73:Core/Src/stm32f7xx_hal_msp.c **** 
 351              		.loc 1 73 3 view .LVU102
  73:Core/Src/stm32f7xx_hal_msp.c **** 
 352              		.loc 1 73 3 view .LVU103
 353 0016 5A6C     		ldr	r2, [r3, #68]
 354 0018 42F48042 		orr	r2, r2, #16384
 355 001c 5A64     		str	r2, [r3, #68]
  73:Core/Src/stm32f7xx_hal_msp.c **** 
 356              		.loc 1 73 3 view .LVU104
 357 001e 5B6C     		ldr	r3, [r3, #68]
 358 0020 03F48043 		and	r3, r3, #16384
 359 0024 0193     		str	r3, [sp, #4]
  73:Core/Src/stm32f7xx_hal_msp.c **** 
 360              		.loc 1 73 3 view .LVU105
 361 0026 019B     		ldr	r3, [sp, #4]
 362              	.LBE4:
  73:Core/Src/stm32f7xx_hal_msp.c **** 
 363              		.loc 1 73 3 view .LVU106
  80:Core/Src/stm32f7xx_hal_msp.c **** 
 364              		.loc 1 80 1 is_stmt 0 view .LVU107
 365 0028 02B0     		add	sp, sp, #8
 366              	.LCFI6:
 367              		.cfi_def_cfa_offset 0
 368              		@ sp needed
 369 002a 7047     		bx	lr
 370              	.L17:
 371              		.align	2
 372              	.L16:
 373 002c 00380240 		.word	1073887232
 374              		.cfi_endproc
 375              	.LFE141:
 377              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 378              		.align	1
 379              		.global	HAL_ADC_MspInit
 380              		.syntax unified
 381              		.thumb
 382              		.thumb_func
 384              	HAL_ADC_MspInit:
 385              	.LVL12:
 386              	.LFB142:
  89:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 387              		.loc 1 89 1 is_stmt 1 view -0
ARM GAS  /tmp/ccEbOuxq.s 			page 41


 388              		.cfi_startproc
 389              		@ args = 0, pretend = 0, frame = 32
 390              		@ frame_needed = 0, uses_anonymous_args = 0
  89:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 391              		.loc 1 89 1 is_stmt 0 view .LVU109
 392 0000 30B5     		push	{r4, r5, lr}
 393              	.LCFI7:
 394              		.cfi_def_cfa_offset 12
 395              		.cfi_offset 4, -12
 396              		.cfi_offset 5, -8
 397              		.cfi_offset 14, -4
 398 0002 89B0     		sub	sp, sp, #36
 399              	.LCFI8:
 400              		.cfi_def_cfa_offset 48
  90:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC3)
 401              		.loc 1 90 3 is_stmt 1 view .LVU110
  90:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC3)
 402              		.loc 1 90 20 is_stmt 0 view .LVU111
 403 0004 0023     		movs	r3, #0
 404 0006 0393     		str	r3, [sp, #12]
 405 0008 0493     		str	r3, [sp, #16]
 406 000a 0593     		str	r3, [sp, #20]
 407 000c 0693     		str	r3, [sp, #24]
 408 000e 0793     		str	r3, [sp, #28]
  91:Core/Src/stm32f7xx_hal_msp.c ****   {
 409              		.loc 1 91 3 is_stmt 1 view .LVU112
  91:Core/Src/stm32f7xx_hal_msp.c ****   {
 410              		.loc 1 91 10 is_stmt 0 view .LVU113
 411 0010 0268     		ldr	r2, [r0]
  91:Core/Src/stm32f7xx_hal_msp.c ****   {
 412              		.loc 1 91 5 view .LVU114
 413 0012 1B4B     		ldr	r3, .L22
 414 0014 9A42     		cmp	r2, r3
 415 0016 01D0     		beq	.L21
 416              	.LVL13:
 417              	.L18:
 126:Core/Src/stm32f7xx_hal_msp.c **** 
 418              		.loc 1 126 1 view .LVU115
 419 0018 09B0     		add	sp, sp, #36
 420              	.LCFI9:
 421              		.cfi_remember_state
 422              		.cfi_def_cfa_offset 12
 423              		@ sp needed
 424 001a 30BD     		pop	{r4, r5, pc}
 425              	.LVL14:
 426              	.L21:
 427              	.LCFI10:
 428              		.cfi_restore_state
  97:Core/Src/stm32f7xx_hal_msp.c **** 
 429              		.loc 1 97 5 is_stmt 1 view .LVU116
 430              	.LBB5:
  97:Core/Src/stm32f7xx_hal_msp.c **** 
 431              		.loc 1 97 5 view .LVU117
  97:Core/Src/stm32f7xx_hal_msp.c **** 
 432              		.loc 1 97 5 view .LVU118
 433 001c 03F58B33 		add	r3, r3, #71168
 434 0020 5A6C     		ldr	r2, [r3, #68]
ARM GAS  /tmp/ccEbOuxq.s 			page 42


 435 0022 42F48062 		orr	r2, r2, #1024
 436 0026 5A64     		str	r2, [r3, #68]
  97:Core/Src/stm32f7xx_hal_msp.c **** 
 437              		.loc 1 97 5 view .LVU119
 438 0028 5A6C     		ldr	r2, [r3, #68]
 439 002a 02F48062 		and	r2, r2, #1024
 440 002e 0092     		str	r2, [sp]
  97:Core/Src/stm32f7xx_hal_msp.c **** 
 441              		.loc 1 97 5 view .LVU120
 442 0030 009A     		ldr	r2, [sp]
 443              	.LBE5:
  97:Core/Src/stm32f7xx_hal_msp.c **** 
 444              		.loc 1 97 5 view .LVU121
  99:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 445              		.loc 1 99 5 view .LVU122
 446              	.LBB6:
  99:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 447              		.loc 1 99 5 view .LVU123
  99:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 448              		.loc 1 99 5 view .LVU124
 449 0032 1A6B     		ldr	r2, [r3, #48]
 450 0034 42F02002 		orr	r2, r2, #32
 451 0038 1A63     		str	r2, [r3, #48]
  99:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 452              		.loc 1 99 5 view .LVU125
 453 003a 1A6B     		ldr	r2, [r3, #48]
 454 003c 02F02002 		and	r2, r2, #32
 455 0040 0192     		str	r2, [sp, #4]
  99:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 456              		.loc 1 99 5 view .LVU126
 457 0042 019A     		ldr	r2, [sp, #4]
 458              	.LBE6:
  99:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 459              		.loc 1 99 5 view .LVU127
 100:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 460              		.loc 1 100 5 view .LVU128
 461              	.LBB7:
 100:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 462              		.loc 1 100 5 view .LVU129
 100:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 463              		.loc 1 100 5 view .LVU130
 464 0044 1A6B     		ldr	r2, [r3, #48]
 465 0046 42F00102 		orr	r2, r2, #1
 466 004a 1A63     		str	r2, [r3, #48]
 100:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 467              		.loc 1 100 5 view .LVU131
 468 004c 1B6B     		ldr	r3, [r3, #48]
 469 004e 03F00103 		and	r3, r3, #1
 470 0052 0293     		str	r3, [sp, #8]
 100:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 471              		.loc 1 100 5 view .LVU132
 472 0054 029B     		ldr	r3, [sp, #8]
 473              	.LBE7:
 100:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 474              		.loc 1 100 5 view .LVU133
 109:Core/Src/stm32f7xx_hal_msp.c ****                           |ARDUINO_A3_Pin;
 475              		.loc 1 109 5 view .LVU134
ARM GAS  /tmp/ccEbOuxq.s 			page 43


 109:Core/Src/stm32f7xx_hal_msp.c ****                           |ARDUINO_A3_Pin;
 476              		.loc 1 109 25 is_stmt 0 view .LVU135
 477 0056 4FF4F863 		mov	r3, #1984
 478 005a 0393     		str	r3, [sp, #12]
 111:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 479              		.loc 1 111 5 is_stmt 1 view .LVU136
 111:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 480              		.loc 1 111 26 is_stmt 0 view .LVU137
 481 005c 0325     		movs	r5, #3
 482 005e 0495     		str	r5, [sp, #16]
 112:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 483              		.loc 1 112 5 is_stmt 1 view .LVU138
 113:Core/Src/stm32f7xx_hal_msp.c **** 
 484              		.loc 1 113 5 view .LVU139
 485 0060 03AC     		add	r4, sp, #12
 486 0062 2146     		mov	r1, r4
 487 0064 0748     		ldr	r0, .L22+4
 488              	.LVL15:
 113:Core/Src/stm32f7xx_hal_msp.c **** 
 489              		.loc 1 113 5 is_stmt 0 view .LVU140
 490 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 491              	.LVL16:
 115:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 492              		.loc 1 115 5 is_stmt 1 view .LVU141
 115:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 493              		.loc 1 115 25 is_stmt 0 view .LVU142
 494 006a 0123     		movs	r3, #1
 495 006c 0393     		str	r3, [sp, #12]
 116:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 496              		.loc 1 116 5 is_stmt 1 view .LVU143
 116:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 497              		.loc 1 116 26 is_stmt 0 view .LVU144
 498 006e 0495     		str	r5, [sp, #16]
 117:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 499              		.loc 1 117 5 is_stmt 1 view .LVU145
 117:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 500              		.loc 1 117 26 is_stmt 0 view .LVU146
 501 0070 0023     		movs	r3, #0
 502 0072 0593     		str	r3, [sp, #20]
 118:Core/Src/stm32f7xx_hal_msp.c **** 
 503              		.loc 1 118 5 is_stmt 1 view .LVU147
 504 0074 2146     		mov	r1, r4
 505 0076 0448     		ldr	r0, .L22+8
 506 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 507              	.LVL17:
 126:Core/Src/stm32f7xx_hal_msp.c **** 
 508              		.loc 1 126 1 is_stmt 0 view .LVU148
 509 007c CCE7     		b	.L18
 510              	.L23:
 511 007e 00BF     		.align	2
 512              	.L22:
 513 0080 00220140 		.word	1073816064
 514 0084 00140240 		.word	1073878016
 515 0088 00000240 		.word	1073872896
 516              		.cfi_endproc
 517              	.LFE142:
 519              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
ARM GAS  /tmp/ccEbOuxq.s 			page 44


 520              		.align	1
 521              		.global	HAL_ADC_MspDeInit
 522              		.syntax unified
 523              		.thumb
 524              		.thumb_func
 526              	HAL_ADC_MspDeInit:
 527              	.LVL18:
 528              	.LFB143:
 135:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC3)
 529              		.loc 1 135 1 is_stmt 1 view -0
 530              		.cfi_startproc
 531              		@ args = 0, pretend = 0, frame = 0
 532              		@ frame_needed = 0, uses_anonymous_args = 0
 135:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC3)
 533              		.loc 1 135 1 is_stmt 0 view .LVU150
 534 0000 08B5     		push	{r3, lr}
 535              	.LCFI11:
 536              		.cfi_def_cfa_offset 8
 537              		.cfi_offset 3, -8
 538              		.cfi_offset 14, -4
 136:Core/Src/stm32f7xx_hal_msp.c ****   {
 539              		.loc 1 136 3 is_stmt 1 view .LVU151
 136:Core/Src/stm32f7xx_hal_msp.c ****   {
 540              		.loc 1 136 10 is_stmt 0 view .LVU152
 541 0002 0268     		ldr	r2, [r0]
 136:Core/Src/stm32f7xx_hal_msp.c ****   {
 542              		.loc 1 136 5 view .LVU153
 543 0004 094B     		ldr	r3, .L28
 544 0006 9A42     		cmp	r2, r3
 545 0008 00D0     		beq	.L27
 546              	.LVL19:
 547              	.L24:
 162:Core/Src/stm32f7xx_hal_msp.c **** 
 548              		.loc 1 162 1 view .LVU154
 549 000a 08BD     		pop	{r3, pc}
 550              	.LVL20:
 551              	.L27:
 142:Core/Src/stm32f7xx_hal_msp.c **** 
 552              		.loc 1 142 5 is_stmt 1 view .LVU155
 553 000c 084A     		ldr	r2, .L28+4
 554 000e 536C     		ldr	r3, [r2, #68]
 555 0010 23F48063 		bic	r3, r3, #1024
 556 0014 5364     		str	r3, [r2, #68]
 152:Core/Src/stm32f7xx_hal_msp.c ****                           |ARDUINO_A3_Pin);
 557              		.loc 1 152 5 view .LVU156
 558 0016 4FF4F861 		mov	r1, #1984
 559 001a 0648     		ldr	r0, .L28+8
 560              	.LVL21:
 152:Core/Src/stm32f7xx_hal_msp.c ****                           |ARDUINO_A3_Pin);
 561              		.loc 1 152 5 is_stmt 0 view .LVU157
 562 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 563              	.LVL22:
 155:Core/Src/stm32f7xx_hal_msp.c **** 
 564              		.loc 1 155 5 is_stmt 1 view .LVU158
 565 0020 0121     		movs	r1, #1
 566 0022 0548     		ldr	r0, .L28+12
 567 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
ARM GAS  /tmp/ccEbOuxq.s 			page 45


 568              	.LVL23:
 162:Core/Src/stm32f7xx_hal_msp.c **** 
 569              		.loc 1 162 1 is_stmt 0 view .LVU159
 570 0028 EFE7     		b	.L24
 571              	.L29:
 572 002a 00BF     		.align	2
 573              	.L28:
 574 002c 00220140 		.word	1073816064
 575 0030 00380240 		.word	1073887232
 576 0034 00140240 		.word	1073878016
 577 0038 00000240 		.word	1073872896
 578              		.cfi_endproc
 579              	.LFE143:
 581              		.section	.text.HAL_CRC_MspInit,"ax",%progbits
 582              		.align	1
 583              		.global	HAL_CRC_MspInit
 584              		.syntax unified
 585              		.thumb
 586              		.thumb_func
 588              	HAL_CRC_MspInit:
 589              	.LVL24:
 590              	.LFB144:
 171:Core/Src/stm32f7xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 591              		.loc 1 171 1 is_stmt 1 view -0
 592              		.cfi_startproc
 593              		@ args = 0, pretend = 0, frame = 8
 594              		@ frame_needed = 0, uses_anonymous_args = 0
 595              		@ link register save eliminated.
 172:Core/Src/stm32f7xx_hal_msp.c ****   {
 596              		.loc 1 172 3 view .LVU161
 172:Core/Src/stm32f7xx_hal_msp.c ****   {
 597              		.loc 1 172 10 is_stmt 0 view .LVU162
 598 0000 0268     		ldr	r2, [r0]
 172:Core/Src/stm32f7xx_hal_msp.c ****   {
 599              		.loc 1 172 5 view .LVU163
 600 0002 094B     		ldr	r3, .L37
 601 0004 9A42     		cmp	r2, r3
 602 0006 00D0     		beq	.L36
 603 0008 7047     		bx	lr
 604              	.L36:
 171:Core/Src/stm32f7xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 605              		.loc 1 171 1 view .LVU164
 606 000a 82B0     		sub	sp, sp, #8
 607              	.LCFI12:
 608              		.cfi_def_cfa_offset 8
 178:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 609              		.loc 1 178 5 is_stmt 1 view .LVU165
 610              	.LBB8:
 178:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 611              		.loc 1 178 5 view .LVU166
 178:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 612              		.loc 1 178 5 view .LVU167
 613 000c 03F50063 		add	r3, r3, #2048
 614 0010 1A6B     		ldr	r2, [r3, #48]
 615 0012 42F48052 		orr	r2, r2, #4096
 616 0016 1A63     		str	r2, [r3, #48]
 178:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
ARM GAS  /tmp/ccEbOuxq.s 			page 46


 617              		.loc 1 178 5 view .LVU168
 618 0018 1B6B     		ldr	r3, [r3, #48]
 619 001a 03F48053 		and	r3, r3, #4096
 620 001e 0193     		str	r3, [sp, #4]
 178:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 621              		.loc 1 178 5 view .LVU169
 622 0020 019B     		ldr	r3, [sp, #4]
 623              	.LBE8:
 178:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 624              		.loc 1 178 5 discriminator 1 view .LVU170
 185:Core/Src/stm32f7xx_hal_msp.c **** 
 625              		.loc 1 185 1 is_stmt 0 view .LVU171
 626 0022 02B0     		add	sp, sp, #8
 627              	.LCFI13:
 628              		.cfi_def_cfa_offset 0
 629              		@ sp needed
 630 0024 7047     		bx	lr
 631              	.L38:
 632 0026 00BF     		.align	2
 633              	.L37:
 634 0028 00300240 		.word	1073885184
 635              		.cfi_endproc
 636              	.LFE144:
 638              		.section	.text.HAL_CRC_MspDeInit,"ax",%progbits
 639              		.align	1
 640              		.global	HAL_CRC_MspDeInit
 641              		.syntax unified
 642              		.thumb
 643              		.thumb_func
 645              	HAL_CRC_MspDeInit:
 646              	.LVL25:
 647              	.LFB145:
 194:Core/Src/stm32f7xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 648              		.loc 1 194 1 is_stmt 1 view -0
 649              		.cfi_startproc
 650              		@ args = 0, pretend = 0, frame = 0
 651              		@ frame_needed = 0, uses_anonymous_args = 0
 652              		@ link register save eliminated.
 195:Core/Src/stm32f7xx_hal_msp.c ****   {
 653              		.loc 1 195 3 view .LVU173
 195:Core/Src/stm32f7xx_hal_msp.c ****   {
 654              		.loc 1 195 10 is_stmt 0 view .LVU174
 655 0000 0268     		ldr	r2, [r0]
 195:Core/Src/stm32f7xx_hal_msp.c ****   {
 656              		.loc 1 195 5 view .LVU175
 657 0002 054B     		ldr	r3, .L42
 658 0004 9A42     		cmp	r2, r3
 659 0006 00D0     		beq	.L41
 660              	.L39:
 207:Core/Src/stm32f7xx_hal_msp.c **** 
 661              		.loc 1 207 1 view .LVU176
 662 0008 7047     		bx	lr
 663              	.L41:
 201:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 664              		.loc 1 201 5 is_stmt 1 view .LVU177
 665 000a 044A     		ldr	r2, .L42+4
 666 000c 136B     		ldr	r3, [r2, #48]
ARM GAS  /tmp/ccEbOuxq.s 			page 47


 667 000e 23F48053 		bic	r3, r3, #4096
 668 0012 1363     		str	r3, [r2, #48]
 207:Core/Src/stm32f7xx_hal_msp.c **** 
 669              		.loc 1 207 1 is_stmt 0 view .LVU178
 670 0014 F8E7     		b	.L39
 671              	.L43:
 672 0016 00BF     		.align	2
 673              	.L42:
 674 0018 00300240 		.word	1073885184
 675 001c 00380240 		.word	1073887232
 676              		.cfi_endproc
 677              	.LFE145:
 679              		.section	.text.HAL_DCMI_MspInit,"ax",%progbits
 680              		.align	1
 681              		.global	HAL_DCMI_MspInit
 682              		.syntax unified
 683              		.thumb
 684              		.thumb_func
 686              	HAL_DCMI_MspInit:
 687              	.LVL26:
 688              	.LFB146:
 216:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 689              		.loc 1 216 1 is_stmt 1 view -0
 690              		.cfi_startproc
 691              		@ args = 0, pretend = 0, frame = 48
 692              		@ frame_needed = 0, uses_anonymous_args = 0
 216:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 693              		.loc 1 216 1 is_stmt 0 view .LVU180
 694 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 695              	.LCFI14:
 696              		.cfi_def_cfa_offset 20
 697              		.cfi_offset 4, -20
 698              		.cfi_offset 5, -16
 699              		.cfi_offset 6, -12
 700              		.cfi_offset 7, -8
 701              		.cfi_offset 14, -4
 702 0002 8DB0     		sub	sp, sp, #52
 703              	.LCFI15:
 704              		.cfi_def_cfa_offset 72
 217:Core/Src/stm32f7xx_hal_msp.c ****   if(hdcmi->Instance==DCMI)
 705              		.loc 1 217 3 is_stmt 1 view .LVU181
 217:Core/Src/stm32f7xx_hal_msp.c ****   if(hdcmi->Instance==DCMI)
 706              		.loc 1 217 20 is_stmt 0 view .LVU182
 707 0004 0023     		movs	r3, #0
 708 0006 0793     		str	r3, [sp, #28]
 709 0008 0893     		str	r3, [sp, #32]
 710 000a 0993     		str	r3, [sp, #36]
 711 000c 0A93     		str	r3, [sp, #40]
 712 000e 0B93     		str	r3, [sp, #44]
 218:Core/Src/stm32f7xx_hal_msp.c ****   {
 713              		.loc 1 218 3 is_stmt 1 view .LVU183
 218:Core/Src/stm32f7xx_hal_msp.c ****   {
 714              		.loc 1 218 11 is_stmt 0 view .LVU184
 715 0010 0268     		ldr	r2, [r0]
 218:Core/Src/stm32f7xx_hal_msp.c ****   {
 716              		.loc 1 218 5 view .LVU185
 717 0012 394B     		ldr	r3, .L48
ARM GAS  /tmp/ccEbOuxq.s 			page 48


 718 0014 9A42     		cmp	r2, r3
 719 0016 01D0     		beq	.L47
 720              	.LVL27:
 721              	.L44:
 286:Core/Src/stm32f7xx_hal_msp.c **** 
 722              		.loc 1 286 1 view .LVU186
 723 0018 0DB0     		add	sp, sp, #52
 724              	.LCFI16:
 725              		.cfi_remember_state
 726              		.cfi_def_cfa_offset 20
 727              		@ sp needed
 728 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 729              	.LVL28:
 730              	.L47:
 731              	.LCFI17:
 732              		.cfi_restore_state
 224:Core/Src/stm32f7xx_hal_msp.c **** 
 733              		.loc 1 224 5 is_stmt 1 view .LVU187
 734              	.LBB9:
 224:Core/Src/stm32f7xx_hal_msp.c **** 
 735              		.loc 1 224 5 view .LVU188
 224:Core/Src/stm32f7xx_hal_msp.c **** 
 736              		.loc 1 224 5 view .LVU189
 737 001c 374B     		ldr	r3, .L48+4
 738 001e 5A6B     		ldr	r2, [r3, #52]
 739 0020 42F00102 		orr	r2, r2, #1
 740 0024 5A63     		str	r2, [r3, #52]
 224:Core/Src/stm32f7xx_hal_msp.c **** 
 741              		.loc 1 224 5 view .LVU190
 742 0026 5A6B     		ldr	r2, [r3, #52]
 743 0028 02F00102 		and	r2, r2, #1
 744 002c 0192     		str	r2, [sp, #4]
 224:Core/Src/stm32f7xx_hal_msp.c **** 
 745              		.loc 1 224 5 view .LVU191
 746 002e 019A     		ldr	r2, [sp, #4]
 747              	.LBE9:
 224:Core/Src/stm32f7xx_hal_msp.c **** 
 748              		.loc 1 224 5 view .LVU192
 226:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 749              		.loc 1 226 5 view .LVU193
 750              	.LBB10:
 226:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 751              		.loc 1 226 5 view .LVU194
 226:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 752              		.loc 1 226 5 view .LVU195
 753 0030 1A6B     		ldr	r2, [r3, #48]
 754 0032 42F01002 		orr	r2, r2, #16
 755 0036 1A63     		str	r2, [r3, #48]
 226:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 756              		.loc 1 226 5 view .LVU196
 757 0038 1A6B     		ldr	r2, [r3, #48]
 758 003a 02F01002 		and	r2, r2, #16
 759 003e 0292     		str	r2, [sp, #8]
 226:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 760              		.loc 1 226 5 view .LVU197
 761 0040 029A     		ldr	r2, [sp, #8]
 762              	.LBE10:
ARM GAS  /tmp/ccEbOuxq.s 			page 49


 226:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 763              		.loc 1 226 5 view .LVU198
 227:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 764              		.loc 1 227 5 view .LVU199
 765              	.LBB11:
 227:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 766              		.loc 1 227 5 view .LVU200
 227:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 767              		.loc 1 227 5 view .LVU201
 768 0042 1A6B     		ldr	r2, [r3, #48]
 769 0044 42F00802 		orr	r2, r2, #8
 770 0048 1A63     		str	r2, [r3, #48]
 227:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 771              		.loc 1 227 5 view .LVU202
 772 004a 1A6B     		ldr	r2, [r3, #48]
 773 004c 02F00802 		and	r2, r2, #8
 774 0050 0392     		str	r2, [sp, #12]
 227:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 775              		.loc 1 227 5 view .LVU203
 776 0052 039A     		ldr	r2, [sp, #12]
 777              	.LBE11:
 227:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 778              		.loc 1 227 5 view .LVU204
 228:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 779              		.loc 1 228 5 view .LVU205
 780              	.LBB12:
 228:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 781              		.loc 1 228 5 view .LVU206
 228:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 782              		.loc 1 228 5 view .LVU207
 783 0054 1A6B     		ldr	r2, [r3, #48]
 784 0056 42F04002 		orr	r2, r2, #64
 785 005a 1A63     		str	r2, [r3, #48]
 228:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 786              		.loc 1 228 5 view .LVU208
 787 005c 1A6B     		ldr	r2, [r3, #48]
 788 005e 02F04002 		and	r2, r2, #64
 789 0062 0492     		str	r2, [sp, #16]
 228:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 790              		.loc 1 228 5 view .LVU209
 791 0064 049A     		ldr	r2, [sp, #16]
 792              	.LBE12:
 228:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 793              		.loc 1 228 5 view .LVU210
 229:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 794              		.loc 1 229 5 view .LVU211
 795              	.LBB13:
 229:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 796              		.loc 1 229 5 view .LVU212
 229:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 797              		.loc 1 229 5 view .LVU213
 798 0066 1A6B     		ldr	r2, [r3, #48]
 799 0068 42F08002 		orr	r2, r2, #128
 800 006c 1A63     		str	r2, [r3, #48]
 229:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 801              		.loc 1 229 5 view .LVU214
 802 006e 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/ccEbOuxq.s 			page 50


 803 0070 02F08002 		and	r2, r2, #128
 804 0074 0592     		str	r2, [sp, #20]
 229:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 805              		.loc 1 229 5 view .LVU215
 806 0076 059A     		ldr	r2, [sp, #20]
 807              	.LBE13:
 229:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 808              		.loc 1 229 5 view .LVU216
 230:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 809              		.loc 1 230 5 view .LVU217
 810              	.LBB14:
 230:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 811              		.loc 1 230 5 view .LVU218
 230:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 812              		.loc 1 230 5 view .LVU219
 813 0078 1A6B     		ldr	r2, [r3, #48]
 814 007a 42F00102 		orr	r2, r2, #1
 815 007e 1A63     		str	r2, [r3, #48]
 230:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 816              		.loc 1 230 5 view .LVU220
 817 0080 1B6B     		ldr	r3, [r3, #48]
 818 0082 03F00103 		and	r3, r3, #1
 819 0086 0693     		str	r3, [sp, #24]
 230:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 820              		.loc 1 230 5 view .LVU221
 821 0088 069B     		ldr	r3, [sp, #24]
 822              	.LBE14:
 230:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 823              		.loc 1 230 5 view .LVU222
 244:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 824              		.loc 1 244 5 view .LVU223
 244:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 825              		.loc 1 244 25 is_stmt 0 view .LVU224
 826 008a 6023     		movs	r3, #96
 827 008c 0793     		str	r3, [sp, #28]
 245:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 828              		.loc 1 245 5 is_stmt 1 view .LVU225
 245:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 829              		.loc 1 245 26 is_stmt 0 view .LVU226
 830 008e 0227     		movs	r7, #2
 831 0090 0897     		str	r7, [sp, #32]
 246:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 832              		.loc 1 246 5 is_stmt 1 view .LVU227
 247:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 833              		.loc 1 247 5 view .LVU228
 248:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 834              		.loc 1 248 5 view .LVU229
 248:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 835              		.loc 1 248 31 is_stmt 0 view .LVU230
 836 0092 0D26     		movs	r6, #13
 837 0094 0B96     		str	r6, [sp, #44]
 249:Core/Src/stm32f7xx_hal_msp.c **** 
 838              		.loc 1 249 5 is_stmt 1 view .LVU231
 839 0096 07AD     		add	r5, sp, #28
 840 0098 2946     		mov	r1, r5
 841 009a 1948     		ldr	r0, .L48+8
 842              	.LVL29:
ARM GAS  /tmp/ccEbOuxq.s 			page 51


 249:Core/Src/stm32f7xx_hal_msp.c **** 
 843              		.loc 1 249 5 is_stmt 0 view .LVU232
 844 009c FFF7FEFF 		bl	HAL_GPIO_Init
 845              	.LVL30:
 251:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 846              		.loc 1 251 5 is_stmt 1 view .LVU233
 251:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 847              		.loc 1 251 25 is_stmt 0 view .LVU234
 848 00a0 0823     		movs	r3, #8
 849 00a2 0793     		str	r3, [sp, #28]
 252:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 850              		.loc 1 252 5 is_stmt 1 view .LVU235
 252:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 851              		.loc 1 252 26 is_stmt 0 view .LVU236
 852 00a4 0897     		str	r7, [sp, #32]
 253:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 853              		.loc 1 253 5 is_stmt 1 view .LVU237
 253:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 854              		.loc 1 253 26 is_stmt 0 view .LVU238
 855 00a6 0024     		movs	r4, #0
 856 00a8 0994     		str	r4, [sp, #36]
 254:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 857              		.loc 1 254 5 is_stmt 1 view .LVU239
 254:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 858              		.loc 1 254 27 is_stmt 0 view .LVU240
 859 00aa 0A94     		str	r4, [sp, #40]
 255:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 860              		.loc 1 255 5 is_stmt 1 view .LVU241
 255:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 861              		.loc 1 255 31 is_stmt 0 view .LVU242
 862 00ac 0B96     		str	r6, [sp, #44]
 256:Core/Src/stm32f7xx_hal_msp.c **** 
 863              		.loc 1 256 5 is_stmt 1 view .LVU243
 864 00ae 2946     		mov	r1, r5
 865 00b0 1448     		ldr	r0, .L48+12
 866 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 867              	.LVL31:
 258:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 868              		.loc 1 258 5 view .LVU244
 258:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 869              		.loc 1 258 25 is_stmt 0 view .LVU245
 870 00b6 4FF40073 		mov	r3, #512
 871 00ba 0793     		str	r3, [sp, #28]
 259:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 872              		.loc 1 259 5 is_stmt 1 view .LVU246
 259:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 873              		.loc 1 259 26 is_stmt 0 view .LVU247
 874 00bc 0897     		str	r7, [sp, #32]
 260:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 875              		.loc 1 260 5 is_stmt 1 view .LVU248
 260:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 876              		.loc 1 260 26 is_stmt 0 view .LVU249
 877 00be 0994     		str	r4, [sp, #36]
 261:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 878              		.loc 1 261 5 is_stmt 1 view .LVU250
 261:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 879              		.loc 1 261 27 is_stmt 0 view .LVU251
ARM GAS  /tmp/ccEbOuxq.s 			page 52


 880 00c0 0A94     		str	r4, [sp, #40]
 262:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 881              		.loc 1 262 5 is_stmt 1 view .LVU252
 262:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 882              		.loc 1 262 31 is_stmt 0 view .LVU253
 883 00c2 0B96     		str	r6, [sp, #44]
 263:Core/Src/stm32f7xx_hal_msp.c **** 
 884              		.loc 1 263 5 is_stmt 1 view .LVU254
 885 00c4 2946     		mov	r1, r5
 886 00c6 1048     		ldr	r0, .L48+16
 887 00c8 FFF7FEFF 		bl	HAL_GPIO_Init
 888              	.LVL32:
 265:Core/Src/stm32f7xx_hal_msp.c ****                           |DCMI_D1_Pin;
 889              		.loc 1 265 5 view .LVU255
 265:Core/Src/stm32f7xx_hal_msp.c ****                           |DCMI_D1_Pin;
 890              		.loc 1 265 25 is_stmt 0 view .LVU256
 891 00cc 4FF4BC43 		mov	r3, #24064
 892 00d0 0793     		str	r3, [sp, #28]
 267:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 893              		.loc 1 267 5 is_stmt 1 view .LVU257
 267:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 894              		.loc 1 267 26 is_stmt 0 view .LVU258
 895 00d2 0897     		str	r7, [sp, #32]
 268:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 896              		.loc 1 268 5 is_stmt 1 view .LVU259
 268:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 897              		.loc 1 268 26 is_stmt 0 view .LVU260
 898 00d4 0994     		str	r4, [sp, #36]
 269:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 899              		.loc 1 269 5 is_stmt 1 view .LVU261
 269:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 900              		.loc 1 269 27 is_stmt 0 view .LVU262
 901 00d6 0A94     		str	r4, [sp, #40]
 270:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 902              		.loc 1 270 5 is_stmt 1 view .LVU263
 270:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 903              		.loc 1 270 31 is_stmt 0 view .LVU264
 904 00d8 0B96     		str	r6, [sp, #44]
 271:Core/Src/stm32f7xx_hal_msp.c **** 
 905              		.loc 1 271 5 is_stmt 1 view .LVU265
 906 00da 2946     		mov	r1, r5
 907 00dc 0B48     		ldr	r0, .L48+20
 908 00de FFF7FEFF 		bl	HAL_GPIO_Init
 909              	.LVL33:
 273:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 910              		.loc 1 273 5 view .LVU266
 273:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 911              		.loc 1 273 25 is_stmt 0 view .LVU267
 912 00e2 5023     		movs	r3, #80
 913 00e4 0793     		str	r3, [sp, #28]
 274:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 914              		.loc 1 274 5 is_stmt 1 view .LVU268
 274:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 915              		.loc 1 274 26 is_stmt 0 view .LVU269
 916 00e6 0897     		str	r7, [sp, #32]
 275:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 917              		.loc 1 275 5 is_stmt 1 view .LVU270
ARM GAS  /tmp/ccEbOuxq.s 			page 53


 275:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 918              		.loc 1 275 26 is_stmt 0 view .LVU271
 919 00e8 0994     		str	r4, [sp, #36]
 276:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 920              		.loc 1 276 5 is_stmt 1 view .LVU272
 276:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 921              		.loc 1 276 27 is_stmt 0 view .LVU273
 922 00ea 0A94     		str	r4, [sp, #40]
 277:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 923              		.loc 1 277 5 is_stmt 1 view .LVU274
 277:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 924              		.loc 1 277 31 is_stmt 0 view .LVU275
 925 00ec 0B96     		str	r6, [sp, #44]
 278:Core/Src/stm32f7xx_hal_msp.c **** 
 926              		.loc 1 278 5 is_stmt 1 view .LVU276
 927 00ee 2946     		mov	r1, r5
 928 00f0 0748     		ldr	r0, .L48+24
 929 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
 930              	.LVL34:
 286:Core/Src/stm32f7xx_hal_msp.c **** 
 931              		.loc 1 286 1 is_stmt 0 view .LVU277
 932 00f6 8FE7     		b	.L44
 933              	.L49:
 934              		.align	2
 935              	.L48:
 936 00f8 00000550 		.word	1342504960
 937 00fc 00380240 		.word	1073887232
 938 0100 00100240 		.word	1073876992
 939 0104 000C0240 		.word	1073875968
 940 0108 00180240 		.word	1073879040
 941 010c 001C0240 		.word	1073880064
 942 0110 00000240 		.word	1073872896
 943              		.cfi_endproc
 944              	.LFE146:
 946              		.section	.text.HAL_DCMI_MspDeInit,"ax",%progbits
 947              		.align	1
 948              		.global	HAL_DCMI_MspDeInit
 949              		.syntax unified
 950              		.thumb
 951              		.thumb_func
 953              	HAL_DCMI_MspDeInit:
 954              	.LVL35:
 955              	.LFB147:
 295:Core/Src/stm32f7xx_hal_msp.c ****   if(hdcmi->Instance==DCMI)
 956              		.loc 1 295 1 is_stmt 1 view -0
 957              		.cfi_startproc
 958              		@ args = 0, pretend = 0, frame = 0
 959              		@ frame_needed = 0, uses_anonymous_args = 0
 295:Core/Src/stm32f7xx_hal_msp.c ****   if(hdcmi->Instance==DCMI)
 960              		.loc 1 295 1 is_stmt 0 view .LVU279
 961 0000 08B5     		push	{r3, lr}
 962              	.LCFI18:
 963              		.cfi_def_cfa_offset 8
 964              		.cfi_offset 3, -8
 965              		.cfi_offset 14, -4
 296:Core/Src/stm32f7xx_hal_msp.c ****   {
 966              		.loc 1 296 3 is_stmt 1 view .LVU280
ARM GAS  /tmp/ccEbOuxq.s 			page 54


 296:Core/Src/stm32f7xx_hal_msp.c ****   {
 967              		.loc 1 296 11 is_stmt 0 view .LVU281
 968 0002 0268     		ldr	r2, [r0]
 296:Core/Src/stm32f7xx_hal_msp.c ****   {
 969              		.loc 1 296 5 view .LVU282
 970 0004 0F4B     		ldr	r3, .L54
 971 0006 9A42     		cmp	r2, r3
 972 0008 00D0     		beq	.L53
 973              	.LVL36:
 974              	.L50:
 333:Core/Src/stm32f7xx_hal_msp.c **** 
 975              		.loc 1 333 1 view .LVU283
 976 000a 08BD     		pop	{r3, pc}
 977              	.LVL37:
 978              	.L53:
 302:Core/Src/stm32f7xx_hal_msp.c **** 
 979              		.loc 1 302 5 is_stmt 1 view .LVU284
 980 000c 0E4A     		ldr	r2, .L54+4
 981 000e 536B     		ldr	r3, [r2, #52]
 982 0010 23F00103 		bic	r3, r3, #1
 983 0014 5363     		str	r3, [r2, #52]
 317:Core/Src/stm32f7xx_hal_msp.c **** 
 984              		.loc 1 317 5 view .LVU285
 985 0016 6021     		movs	r1, #96
 986 0018 0C48     		ldr	r0, .L54+8
 987              	.LVL38:
 317:Core/Src/stm32f7xx_hal_msp.c **** 
 988              		.loc 1 317 5 is_stmt 0 view .LVU286
 989 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 990              	.LVL39:
 319:Core/Src/stm32f7xx_hal_msp.c **** 
 991              		.loc 1 319 5 is_stmt 1 view .LVU287
 992 001e 0821     		movs	r1, #8
 993 0020 0B48     		ldr	r0, .L54+12
 994 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 995              	.LVL40:
 321:Core/Src/stm32f7xx_hal_msp.c **** 
 996              		.loc 1 321 5 view .LVU288
 997 0026 4FF40071 		mov	r1, #512
 998 002a 0A48     		ldr	r0, .L54+16
 999 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1000              	.LVL41:
 323:Core/Src/stm32f7xx_hal_msp.c ****                           |DCMI_D1_Pin);
 1001              		.loc 1 323 5 view .LVU289
 1002 0030 4FF4BC41 		mov	r1, #24064
 1003 0034 0848     		ldr	r0, .L54+20
 1004 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1005              	.LVL42:
 326:Core/Src/stm32f7xx_hal_msp.c **** 
 1006              		.loc 1 326 5 view .LVU290
 1007 003a 5021     		movs	r1, #80
 1008 003c 0748     		ldr	r0, .L54+24
 1009 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1010              	.LVL43:
 333:Core/Src/stm32f7xx_hal_msp.c **** 
 1011              		.loc 1 333 1 is_stmt 0 view .LVU291
 1012 0042 E2E7     		b	.L50
ARM GAS  /tmp/ccEbOuxq.s 			page 55


 1013              	.L55:
 1014              		.align	2
 1015              	.L54:
 1016 0044 00000550 		.word	1342504960
 1017 0048 00380240 		.word	1073887232
 1018 004c 00100240 		.word	1073876992
 1019 0050 000C0240 		.word	1073875968
 1020 0054 00180240 		.word	1073879040
 1021 0058 001C0240 		.word	1073880064
 1022 005c 00000240 		.word	1073872896
 1023              		.cfi_endproc
 1024              	.LFE147:
 1026              		.section	.text.HAL_DMA2D_MspInit,"ax",%progbits
 1027              		.align	1
 1028              		.global	HAL_DMA2D_MspInit
 1029              		.syntax unified
 1030              		.thumb
 1031              		.thumb_func
 1033              	HAL_DMA2D_MspInit:
 1034              	.LVL44:
 1035              	.LFB148:
 342:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 1036              		.loc 1 342 1 is_stmt 1 view -0
 1037              		.cfi_startproc
 1038              		@ args = 0, pretend = 0, frame = 8
 1039              		@ frame_needed = 0, uses_anonymous_args = 0
 343:Core/Src/stm32f7xx_hal_msp.c ****   {
 1040              		.loc 1 343 3 view .LVU293
 343:Core/Src/stm32f7xx_hal_msp.c ****   {
 1041              		.loc 1 343 12 is_stmt 0 view .LVU294
 1042 0000 0268     		ldr	r2, [r0]
 343:Core/Src/stm32f7xx_hal_msp.c ****   {
 1043              		.loc 1 343 5 view .LVU295
 1044 0002 0E4B     		ldr	r3, .L63
 1045 0004 9A42     		cmp	r2, r3
 1046 0006 00D0     		beq	.L62
 1047 0008 7047     		bx	lr
 1048              	.L62:
 342:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 1049              		.loc 1 342 1 view .LVU296
 1050 000a 00B5     		push	{lr}
 1051              	.LCFI19:
 1052              		.cfi_def_cfa_offset 4
 1053              		.cfi_offset 14, -4
 1054 000c 83B0     		sub	sp, sp, #12
 1055              	.LCFI20:
 1056              		.cfi_def_cfa_offset 16
 349:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 1057              		.loc 1 349 5 is_stmt 1 view .LVU297
 1058              	.LBB15:
 349:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 1059              		.loc 1 349 5 view .LVU298
 349:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 1060              		.loc 1 349 5 view .LVU299
 1061 000e A3F5F043 		sub	r3, r3, #30720
 1062 0012 1A6B     		ldr	r2, [r3, #48]
 1063 0014 42F40002 		orr	r2, r2, #8388608
ARM GAS  /tmp/ccEbOuxq.s 			page 56


 1064 0018 1A63     		str	r2, [r3, #48]
 349:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 1065              		.loc 1 349 5 view .LVU300
 1066 001a 1B6B     		ldr	r3, [r3, #48]
 1067 001c 03F40003 		and	r3, r3, #8388608
 1068 0020 0193     		str	r3, [sp, #4]
 349:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 1069              		.loc 1 349 5 view .LVU301
 1070 0022 019B     		ldr	r3, [sp, #4]
 1071              	.LBE15:
 349:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 1072              		.loc 1 349 5 view .LVU302
 351:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 1073              		.loc 1 351 5 view .LVU303
 1074 0024 0022     		movs	r2, #0
 1075 0026 1146     		mov	r1, r2
 1076 0028 5A20     		movs	r0, #90
 1077              	.LVL45:
 351:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 1078              		.loc 1 351 5 is_stmt 0 view .LVU304
 1079 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1080              	.LVL46:
 352:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspInit 1 */
 1081              		.loc 1 352 5 is_stmt 1 view .LVU305
 1082 002e 5A20     		movs	r0, #90
 1083 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1084              	.LVL47:
 359:Core/Src/stm32f7xx_hal_msp.c **** 
 1085              		.loc 1 359 1 is_stmt 0 view .LVU306
 1086 0034 03B0     		add	sp, sp, #12
 1087              	.LCFI21:
 1088              		.cfi_def_cfa_offset 4
 1089              		@ sp needed
 1090 0036 5DF804FB 		ldr	pc, [sp], #4
 1091              	.L64:
 1092 003a 00BF     		.align	2
 1093              	.L63:
 1094 003c 00B00240 		.word	1073917952
 1095              		.cfi_endproc
 1096              	.LFE148:
 1098              		.section	.text.HAL_DMA2D_MspDeInit,"ax",%progbits
 1099              		.align	1
 1100              		.global	HAL_DMA2D_MspDeInit
 1101              		.syntax unified
 1102              		.thumb
 1103              		.thumb_func
 1105              	HAL_DMA2D_MspDeInit:
 1106              	.LVL48:
 1107              	.LFB149:
 368:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 1108              		.loc 1 368 1 is_stmt 1 view -0
 1109              		.cfi_startproc
 1110              		@ args = 0, pretend = 0, frame = 0
 1111              		@ frame_needed = 0, uses_anonymous_args = 0
 368:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 1112              		.loc 1 368 1 is_stmt 0 view .LVU308
 1113 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/ccEbOuxq.s 			page 57


 1114              	.LCFI22:
 1115              		.cfi_def_cfa_offset 8
 1116              		.cfi_offset 3, -8
 1117              		.cfi_offset 14, -4
 369:Core/Src/stm32f7xx_hal_msp.c ****   {
 1118              		.loc 1 369 3 is_stmt 1 view .LVU309
 369:Core/Src/stm32f7xx_hal_msp.c ****   {
 1119              		.loc 1 369 12 is_stmt 0 view .LVU310
 1120 0002 0268     		ldr	r2, [r0]
 369:Core/Src/stm32f7xx_hal_msp.c ****   {
 1121              		.loc 1 369 5 view .LVU311
 1122 0004 064B     		ldr	r3, .L69
 1123 0006 9A42     		cmp	r2, r3
 1124 0008 00D0     		beq	.L68
 1125              	.LVL49:
 1126              	.L65:
 384:Core/Src/stm32f7xx_hal_msp.c **** 
 1127              		.loc 1 384 1 view .LVU312
 1128 000a 08BD     		pop	{r3, pc}
 1129              	.LVL50:
 1130              	.L68:
 375:Core/Src/stm32f7xx_hal_msp.c **** 
 1131              		.loc 1 375 5 is_stmt 1 view .LVU313
 1132 000c 054A     		ldr	r2, .L69+4
 1133 000e 136B     		ldr	r3, [r2, #48]
 1134 0010 23F40003 		bic	r3, r3, #8388608
 1135 0014 1363     		str	r3, [r2, #48]
 378:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspDeInit 1 */
 1136              		.loc 1 378 5 view .LVU314
 1137 0016 5A20     		movs	r0, #90
 1138              	.LVL51:
 378:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspDeInit 1 */
 1139              		.loc 1 378 5 is_stmt 0 view .LVU315
 1140 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1141              	.LVL52:
 384:Core/Src/stm32f7xx_hal_msp.c **** 
 1142              		.loc 1 384 1 view .LVU316
 1143 001c F5E7     		b	.L65
 1144              	.L70:
 1145 001e 00BF     		.align	2
 1146              	.L69:
 1147 0020 00B00240 		.word	1073917952
 1148 0024 00380240 		.word	1073887232
 1149              		.cfi_endproc
 1150              	.LFE149:
 1152              		.section	.text.HAL_ETH_MspInit,"ax",%progbits
 1153              		.align	1
 1154              		.global	HAL_ETH_MspInit
 1155              		.syntax unified
 1156              		.thumb
 1157              		.thumb_func
 1159              	HAL_ETH_MspInit:
 1160              	.LVL53:
 1161              	.LFB150:
 393:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1162              		.loc 1 393 1 is_stmt 1 view -0
 1163              		.cfi_startproc
ARM GAS  /tmp/ccEbOuxq.s 			page 58


 1164              		@ args = 0, pretend = 0, frame = 48
 1165              		@ frame_needed = 0, uses_anonymous_args = 0
 393:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1166              		.loc 1 393 1 is_stmt 0 view .LVU318
 1167 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1168              	.LCFI23:
 1169              		.cfi_def_cfa_offset 24
 1170              		.cfi_offset 4, -24
 1171              		.cfi_offset 5, -20
 1172              		.cfi_offset 6, -16
 1173              		.cfi_offset 7, -12
 1174              		.cfi_offset 8, -8
 1175              		.cfi_offset 14, -4
 1176 0004 8CB0     		sub	sp, sp, #48
 1177              	.LCFI24:
 1178              		.cfi_def_cfa_offset 72
 394:Core/Src/stm32f7xx_hal_msp.c ****   if(heth->Instance==ETH)
 1179              		.loc 1 394 3 is_stmt 1 view .LVU319
 394:Core/Src/stm32f7xx_hal_msp.c ****   if(heth->Instance==ETH)
 1180              		.loc 1 394 20 is_stmt 0 view .LVU320
 1181 0006 0023     		movs	r3, #0
 1182 0008 0793     		str	r3, [sp, #28]
 1183 000a 0893     		str	r3, [sp, #32]
 1184 000c 0993     		str	r3, [sp, #36]
 1185 000e 0A93     		str	r3, [sp, #40]
 1186 0010 0B93     		str	r3, [sp, #44]
 395:Core/Src/stm32f7xx_hal_msp.c ****   {
 1187              		.loc 1 395 3 is_stmt 1 view .LVU321
 395:Core/Src/stm32f7xx_hal_msp.c ****   {
 1188              		.loc 1 395 10 is_stmt 0 view .LVU322
 1189 0012 0268     		ldr	r2, [r0]
 395:Core/Src/stm32f7xx_hal_msp.c ****   {
 1190              		.loc 1 395 5 view .LVU323
 1191 0014 324B     		ldr	r3, .L75
 1192 0016 9A42     		cmp	r2, r3
 1193 0018 02D0     		beq	.L74
 1194              	.LVL54:
 1195              	.L71:
 444:Core/Src/stm32f7xx_hal_msp.c **** 
 1196              		.loc 1 444 1 view .LVU324
 1197 001a 0CB0     		add	sp, sp, #48
 1198              	.LCFI25:
 1199              		.cfi_remember_state
 1200              		.cfi_def_cfa_offset 24
 1201              		@ sp needed
 1202 001c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1203              	.LVL55:
 1204              	.L74:
 1205              	.LCFI26:
 1206              		.cfi_restore_state
 401:Core/Src/stm32f7xx_hal_msp.c **** 
 1207              		.loc 1 401 5 is_stmt 1 view .LVU325
 401:Core/Src/stm32f7xx_hal_msp.c **** 
 1208              		.loc 1 401 5 view .LVU326
 1209              	.LBB16:
 401:Core/Src/stm32f7xx_hal_msp.c **** 
 1210              		.loc 1 401 5 view .LVU327
ARM GAS  /tmp/ccEbOuxq.s 			page 59


 401:Core/Src/stm32f7xx_hal_msp.c **** 
 1211              		.loc 1 401 5 view .LVU328
 1212 0020 A3F59043 		sub	r3, r3, #18432
 1213 0024 1A6B     		ldr	r2, [r3, #48]
 1214 0026 42F00072 		orr	r2, r2, #33554432
 1215 002a 1A63     		str	r2, [r3, #48]
 401:Core/Src/stm32f7xx_hal_msp.c **** 
 1216              		.loc 1 401 5 view .LVU329
 1217 002c 1A6B     		ldr	r2, [r3, #48]
 1218 002e 02F00072 		and	r2, r2, #33554432
 1219 0032 0192     		str	r2, [sp, #4]
 401:Core/Src/stm32f7xx_hal_msp.c **** 
 1220              		.loc 1 401 5 view .LVU330
 1221 0034 019A     		ldr	r2, [sp, #4]
 1222              	.LBE16:
 401:Core/Src/stm32f7xx_hal_msp.c **** 
 1223              		.loc 1 401 5 view .LVU331
 401:Core/Src/stm32f7xx_hal_msp.c **** 
 1224              		.loc 1 401 5 view .LVU332
 1225              	.LBB17:
 401:Core/Src/stm32f7xx_hal_msp.c **** 
 1226              		.loc 1 401 5 view .LVU333
 401:Core/Src/stm32f7xx_hal_msp.c **** 
 1227              		.loc 1 401 5 view .LVU334
 1228 0036 1A6B     		ldr	r2, [r3, #48]
 1229 0038 42F08062 		orr	r2, r2, #67108864
 1230 003c 1A63     		str	r2, [r3, #48]
 401:Core/Src/stm32f7xx_hal_msp.c **** 
 1231              		.loc 1 401 5 view .LVU335
 1232 003e 1A6B     		ldr	r2, [r3, #48]
 1233 0040 02F08062 		and	r2, r2, #67108864
 1234 0044 0292     		str	r2, [sp, #8]
 401:Core/Src/stm32f7xx_hal_msp.c **** 
 1235              		.loc 1 401 5 view .LVU336
 1236 0046 029A     		ldr	r2, [sp, #8]
 1237              	.LBE17:
 401:Core/Src/stm32f7xx_hal_msp.c **** 
 1238              		.loc 1 401 5 view .LVU337
 401:Core/Src/stm32f7xx_hal_msp.c **** 
 1239              		.loc 1 401 5 view .LVU338
 1240              	.LBB18:
 401:Core/Src/stm32f7xx_hal_msp.c **** 
 1241              		.loc 1 401 5 view .LVU339
 401:Core/Src/stm32f7xx_hal_msp.c **** 
 1242              		.loc 1 401 5 view .LVU340
 1243 0048 1A6B     		ldr	r2, [r3, #48]
 1244 004a 42F00062 		orr	r2, r2, #134217728
 1245 004e 1A63     		str	r2, [r3, #48]
 401:Core/Src/stm32f7xx_hal_msp.c **** 
 1246              		.loc 1 401 5 view .LVU341
 1247 0050 1A6B     		ldr	r2, [r3, #48]
 1248 0052 02F00062 		and	r2, r2, #134217728
 1249 0056 0392     		str	r2, [sp, #12]
 401:Core/Src/stm32f7xx_hal_msp.c **** 
 1250              		.loc 1 401 5 view .LVU342
 1251 0058 039A     		ldr	r2, [sp, #12]
 1252              	.LBE18:
ARM GAS  /tmp/ccEbOuxq.s 			page 60


 401:Core/Src/stm32f7xx_hal_msp.c **** 
 1253              		.loc 1 401 5 view .LVU343
 401:Core/Src/stm32f7xx_hal_msp.c **** 
 1254              		.loc 1 401 5 view .LVU344
 403:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1255              		.loc 1 403 5 view .LVU345
 1256              	.LBB19:
 403:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1257              		.loc 1 403 5 view .LVU346
 403:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1258              		.loc 1 403 5 view .LVU347
 1259 005a 1A6B     		ldr	r2, [r3, #48]
 1260 005c 42F04002 		orr	r2, r2, #64
 1261 0060 1A63     		str	r2, [r3, #48]
 403:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1262              		.loc 1 403 5 view .LVU348
 1263 0062 1A6B     		ldr	r2, [r3, #48]
 1264 0064 02F04002 		and	r2, r2, #64
 1265 0068 0492     		str	r2, [sp, #16]
 403:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1266              		.loc 1 403 5 view .LVU349
 1267 006a 049A     		ldr	r2, [sp, #16]
 1268              	.LBE19:
 403:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1269              		.loc 1 403 5 view .LVU350
 404:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1270              		.loc 1 404 5 view .LVU351
 1271              	.LBB20:
 404:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1272              		.loc 1 404 5 view .LVU352
 404:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1273              		.loc 1 404 5 view .LVU353
 1274 006c 1A6B     		ldr	r2, [r3, #48]
 1275 006e 42F00402 		orr	r2, r2, #4
 1276 0072 1A63     		str	r2, [r3, #48]
 404:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1277              		.loc 1 404 5 view .LVU354
 1278 0074 1A6B     		ldr	r2, [r3, #48]
 1279 0076 02F00402 		and	r2, r2, #4
 1280 007a 0592     		str	r2, [sp, #20]
 404:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1281              		.loc 1 404 5 view .LVU355
 1282 007c 059A     		ldr	r2, [sp, #20]
 1283              	.LBE20:
 404:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1284              		.loc 1 404 5 view .LVU356
 405:Core/Src/stm32f7xx_hal_msp.c ****     /**ETH GPIO Configuration
 1285              		.loc 1 405 5 view .LVU357
 1286              	.LBB21:
 405:Core/Src/stm32f7xx_hal_msp.c ****     /**ETH GPIO Configuration
 1287              		.loc 1 405 5 view .LVU358
 405:Core/Src/stm32f7xx_hal_msp.c ****     /**ETH GPIO Configuration
 1288              		.loc 1 405 5 view .LVU359
 1289 007e 1A6B     		ldr	r2, [r3, #48]
 1290 0080 42F00102 		orr	r2, r2, #1
 1291 0084 1A63     		str	r2, [r3, #48]
 405:Core/Src/stm32f7xx_hal_msp.c ****     /**ETH GPIO Configuration
ARM GAS  /tmp/ccEbOuxq.s 			page 61


 1292              		.loc 1 405 5 view .LVU360
 1293 0086 1B6B     		ldr	r3, [r3, #48]
 1294 0088 03F00103 		and	r3, r3, #1
 1295 008c 0693     		str	r3, [sp, #24]
 405:Core/Src/stm32f7xx_hal_msp.c ****     /**ETH GPIO Configuration
 1296              		.loc 1 405 5 view .LVU361
 1297 008e 069B     		ldr	r3, [sp, #24]
 1298              	.LBE21:
 405:Core/Src/stm32f7xx_hal_msp.c ****     /**ETH GPIO Configuration
 1299              		.loc 1 405 5 view .LVU362
 417:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1300              		.loc 1 417 5 view .LVU363
 417:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1301              		.loc 1 417 25 is_stmt 0 view .LVU364
 1302 0090 4FF4D043 		mov	r3, #26624
 1303 0094 0793     		str	r3, [sp, #28]
 418:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1304              		.loc 1 418 5 is_stmt 1 view .LVU365
 418:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1305              		.loc 1 418 26 is_stmt 0 view .LVU366
 1306 0096 0227     		movs	r7, #2
 1307 0098 0897     		str	r7, [sp, #32]
 419:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1308              		.loc 1 419 5 is_stmt 1 view .LVU367
 420:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 1309              		.loc 1 420 5 view .LVU368
 420:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 1310              		.loc 1 420 27 is_stmt 0 view .LVU369
 1311 009a 0326     		movs	r6, #3
 1312 009c 0A96     		str	r6, [sp, #40]
 421:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1313              		.loc 1 421 5 is_stmt 1 view .LVU370
 421:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1314              		.loc 1 421 31 is_stmt 0 view .LVU371
 1315 009e 0B25     		movs	r5, #11
 1316 00a0 0B95     		str	r5, [sp, #44]
 422:Core/Src/stm32f7xx_hal_msp.c **** 
 1317              		.loc 1 422 5 is_stmt 1 view .LVU372
 1318 00a2 07AC     		add	r4, sp, #28
 1319 00a4 2146     		mov	r1, r4
 1320 00a6 0F48     		ldr	r0, .L75+4
 1321              	.LVL56:
 422:Core/Src/stm32f7xx_hal_msp.c **** 
 1322              		.loc 1 422 5 is_stmt 0 view .LVU373
 1323 00a8 FFF7FEFF 		bl	HAL_GPIO_Init
 1324              	.LVL57:
 424:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1325              		.loc 1 424 5 is_stmt 1 view .LVU374
 424:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1326              		.loc 1 424 25 is_stmt 0 view .LVU375
 1327 00ac 3223     		movs	r3, #50
 1328 00ae 0793     		str	r3, [sp, #28]
 425:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1329              		.loc 1 425 5 is_stmt 1 view .LVU376
 425:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1330              		.loc 1 425 26 is_stmt 0 view .LVU377
 1331 00b0 0897     		str	r7, [sp, #32]
ARM GAS  /tmp/ccEbOuxq.s 			page 62


 426:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1332              		.loc 1 426 5 is_stmt 1 view .LVU378
 426:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1333              		.loc 1 426 26 is_stmt 0 view .LVU379
 1334 00b2 4FF00008 		mov	r8, #0
 1335 00b6 CDF82480 		str	r8, [sp, #36]
 427:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 1336              		.loc 1 427 5 is_stmt 1 view .LVU380
 427:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 1337              		.loc 1 427 27 is_stmt 0 view .LVU381
 1338 00ba 0A96     		str	r6, [sp, #40]
 428:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1339              		.loc 1 428 5 is_stmt 1 view .LVU382
 428:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1340              		.loc 1 428 31 is_stmt 0 view .LVU383
 1341 00bc 0B95     		str	r5, [sp, #44]
 429:Core/Src/stm32f7xx_hal_msp.c **** 
 1342              		.loc 1 429 5 is_stmt 1 view .LVU384
 1343 00be 2146     		mov	r1, r4
 1344 00c0 0948     		ldr	r0, .L75+8
 1345 00c2 FFF7FEFF 		bl	HAL_GPIO_Init
 1346              	.LVL58:
 431:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1347              		.loc 1 431 5 view .LVU385
 431:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1348              		.loc 1 431 25 is_stmt 0 view .LVU386
 1349 00c6 8623     		movs	r3, #134
 1350 00c8 0793     		str	r3, [sp, #28]
 432:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1351              		.loc 1 432 5 is_stmt 1 view .LVU387
 432:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1352              		.loc 1 432 26 is_stmt 0 view .LVU388
 1353 00ca 0897     		str	r7, [sp, #32]
 433:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1354              		.loc 1 433 5 is_stmt 1 view .LVU389
 433:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1355              		.loc 1 433 26 is_stmt 0 view .LVU390
 1356 00cc CDF82480 		str	r8, [sp, #36]
 434:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 1357              		.loc 1 434 5 is_stmt 1 view .LVU391
 434:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 1358              		.loc 1 434 27 is_stmt 0 view .LVU392
 1359 00d0 0A96     		str	r6, [sp, #40]
 435:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1360              		.loc 1 435 5 is_stmt 1 view .LVU393
 435:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1361              		.loc 1 435 31 is_stmt 0 view .LVU394
 1362 00d2 0B95     		str	r5, [sp, #44]
 436:Core/Src/stm32f7xx_hal_msp.c **** 
 1363              		.loc 1 436 5 is_stmt 1 view .LVU395
 1364 00d4 2146     		mov	r1, r4
 1365 00d6 0548     		ldr	r0, .L75+12
 1366 00d8 FFF7FEFF 		bl	HAL_GPIO_Init
 1367              	.LVL59:
 444:Core/Src/stm32f7xx_hal_msp.c **** 
 1368              		.loc 1 444 1 is_stmt 0 view .LVU396
 1369 00dc 9DE7     		b	.L71
ARM GAS  /tmp/ccEbOuxq.s 			page 63


 1370              	.L76:
 1371 00de 00BF     		.align	2
 1372              	.L75:
 1373 00e0 00800240 		.word	1073905664
 1374 00e4 00180240 		.word	1073879040
 1375 00e8 00080240 		.word	1073874944
 1376 00ec 00000240 		.word	1073872896
 1377              		.cfi_endproc
 1378              	.LFE150:
 1380              		.section	.text.HAL_ETH_MspDeInit,"ax",%progbits
 1381              		.align	1
 1382              		.global	HAL_ETH_MspDeInit
 1383              		.syntax unified
 1384              		.thumb
 1385              		.thumb_func
 1387              	HAL_ETH_MspDeInit:
 1388              	.LVL60:
 1389              	.LFB151:
 453:Core/Src/stm32f7xx_hal_msp.c ****   if(heth->Instance==ETH)
 1390              		.loc 1 453 1 is_stmt 1 view -0
 1391              		.cfi_startproc
 1392              		@ args = 0, pretend = 0, frame = 0
 1393              		@ frame_needed = 0, uses_anonymous_args = 0
 453:Core/Src/stm32f7xx_hal_msp.c ****   if(heth->Instance==ETH)
 1394              		.loc 1 453 1 is_stmt 0 view .LVU398
 1395 0000 08B5     		push	{r3, lr}
 1396              	.LCFI27:
 1397              		.cfi_def_cfa_offset 8
 1398              		.cfi_offset 3, -8
 1399              		.cfi_offset 14, -4
 454:Core/Src/stm32f7xx_hal_msp.c ****   {
 1400              		.loc 1 454 3 is_stmt 1 view .LVU399
 454:Core/Src/stm32f7xx_hal_msp.c ****   {
 1401              		.loc 1 454 10 is_stmt 0 view .LVU400
 1402 0002 0268     		ldr	r2, [r0]
 454:Core/Src/stm32f7xx_hal_msp.c ****   {
 1403              		.loc 1 454 5 view .LVU401
 1404 0004 0F4B     		ldr	r3, .L81
 1405 0006 9A42     		cmp	r2, r3
 1406 0008 00D0     		beq	.L80
 1407              	.LVL61:
 1408              	.L77:
 484:Core/Src/stm32f7xx_hal_msp.c **** 
 1409              		.loc 1 484 1 view .LVU402
 1410 000a 08BD     		pop	{r3, pc}
 1411              	.LVL62:
 1412              	.L80:
 460:Core/Src/stm32f7xx_hal_msp.c **** 
 1413              		.loc 1 460 5 is_stmt 1 view .LVU403
 460:Core/Src/stm32f7xx_hal_msp.c **** 
 1414              		.loc 1 460 5 view .LVU404
 1415 000c A3F59043 		sub	r3, r3, #18432
 1416 0010 1A6B     		ldr	r2, [r3, #48]
 1417 0012 22F08062 		bic	r2, r2, #67108864
 1418 0016 1A63     		str	r2, [r3, #48]
 460:Core/Src/stm32f7xx_hal_msp.c **** 
 1419              		.loc 1 460 5 view .LVU405
ARM GAS  /tmp/ccEbOuxq.s 			page 64


 1420 0018 1A6B     		ldr	r2, [r3, #48]
 1421 001a 22F00062 		bic	r2, r2, #134217728
 1422 001e 1A63     		str	r2, [r3, #48]
 460:Core/Src/stm32f7xx_hal_msp.c **** 
 1423              		.loc 1 460 5 view .LVU406
 1424 0020 1A6B     		ldr	r2, [r3, #48]
 1425 0022 22F00072 		bic	r2, r2, #33554432
 1426 0026 1A63     		str	r2, [r3, #48]
 460:Core/Src/stm32f7xx_hal_msp.c **** 
 1427              		.loc 1 460 5 view .LVU407
 473:Core/Src/stm32f7xx_hal_msp.c **** 
 1428              		.loc 1 473 5 view .LVU408
 1429 0028 4FF4D041 		mov	r1, #26624
 1430 002c 0648     		ldr	r0, .L81+4
 1431              	.LVL63:
 473:Core/Src/stm32f7xx_hal_msp.c **** 
 1432              		.loc 1 473 5 is_stmt 0 view .LVU409
 1433 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1434              	.LVL64:
 475:Core/Src/stm32f7xx_hal_msp.c **** 
 1435              		.loc 1 475 5 is_stmt 1 view .LVU410
 1436 0032 3221     		movs	r1, #50
 1437 0034 0548     		ldr	r0, .L81+8
 1438 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1439              	.LVL65:
 477:Core/Src/stm32f7xx_hal_msp.c **** 
 1440              		.loc 1 477 5 view .LVU411
 1441 003a 8621     		movs	r1, #134
 1442 003c 0448     		ldr	r0, .L81+12
 1443 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1444              	.LVL66:
 484:Core/Src/stm32f7xx_hal_msp.c **** 
 1445              		.loc 1 484 1 is_stmt 0 view .LVU412
 1446 0042 E2E7     		b	.L77
 1447              	.L82:
 1448              		.align	2
 1449              	.L81:
 1450 0044 00800240 		.word	1073905664
 1451 0048 00180240 		.word	1073879040
 1452 004c 00080240 		.word	1073874944
 1453 0050 00000240 		.word	1073872896
 1454              		.cfi_endproc
 1455              	.LFE151:
 1457              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 1458              		.align	1
 1459              		.global	HAL_I2C_MspInit
 1460              		.syntax unified
 1461              		.thumb
 1462              		.thumb_func
 1464              	HAL_I2C_MspInit:
 1465              	.LVL67:
 1466              	.LFB152:
 493:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1467              		.loc 1 493 1 is_stmt 1 view -0
 1468              		.cfi_startproc
 1469              		@ args = 0, pretend = 0, frame = 168
 1470              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccEbOuxq.s 			page 65


 493:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1471              		.loc 1 493 1 is_stmt 0 view .LVU414
 1472 0000 10B5     		push	{r4, lr}
 1473              	.LCFI28:
 1474              		.cfi_def_cfa_offset 8
 1475              		.cfi_offset 4, -8
 1476              		.cfi_offset 14, -4
 1477 0002 AAB0     		sub	sp, sp, #168
 1478              	.LCFI29:
 1479              		.cfi_def_cfa_offset 176
 1480 0004 0446     		mov	r4, r0
 494:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1481              		.loc 1 494 3 is_stmt 1 view .LVU415
 494:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1482              		.loc 1 494 20 is_stmt 0 view .LVU416
 1483 0006 0021     		movs	r1, #0
 1484 0008 2591     		str	r1, [sp, #148]
 1485 000a 2691     		str	r1, [sp, #152]
 1486 000c 2791     		str	r1, [sp, #156]
 1487 000e 2891     		str	r1, [sp, #160]
 1488 0010 2991     		str	r1, [sp, #164]
 495:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 1489              		.loc 1 495 3 is_stmt 1 view .LVU417
 495:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 1490              		.loc 1 495 28 is_stmt 0 view .LVU418
 1491 0012 8422     		movs	r2, #132
 1492 0014 04A8     		add	r0, sp, #16
 1493              	.LVL68:
 495:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 1494              		.loc 1 495 28 view .LVU419
 1495 0016 FFF7FEFF 		bl	memset
 1496              	.LVL69:
 496:Core/Src/stm32f7xx_hal_msp.c ****   {
 1497              		.loc 1 496 3 is_stmt 1 view .LVU420
 496:Core/Src/stm32f7xx_hal_msp.c ****   {
 1498              		.loc 1 496 10 is_stmt 0 view .LVU421
 1499 001a 2368     		ldr	r3, [r4]
 496:Core/Src/stm32f7xx_hal_msp.c ****   {
 1500              		.loc 1 496 5 view .LVU422
 1501 001c 304A     		ldr	r2, .L93
 1502 001e 9342     		cmp	r3, r2
 1503 0020 04D0     		beq	.L89
 529:Core/Src/stm32f7xx_hal_msp.c ****   {
 1504              		.loc 1 529 8 is_stmt 1 view .LVU423
 529:Core/Src/stm32f7xx_hal_msp.c ****   {
 1505              		.loc 1 529 10 is_stmt 0 view .LVU424
 1506 0022 304A     		ldr	r2, .L93+4
 1507 0024 9342     		cmp	r3, r2
 1508 0026 2ED0     		beq	.L90
 1509              	.LVL70:
 1510              	.L83:
 563:Core/Src/stm32f7xx_hal_msp.c **** 
 1511              		.loc 1 563 1 view .LVU425
 1512 0028 2AB0     		add	sp, sp, #168
 1513              	.LCFI30:
 1514              		.cfi_remember_state
 1515              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccEbOuxq.s 			page 66


 1516              		@ sp needed
 1517 002a 10BD     		pop	{r4, pc}
 1518              	.LVL71:
 1519              	.L89:
 1520              	.LCFI31:
 1521              		.cfi_restore_state
 504:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 1522              		.loc 1 504 5 is_stmt 1 view .LVU426
 504:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 1523              		.loc 1 504 46 is_stmt 0 view .LVU427
 1524 002c 4FF48043 		mov	r3, #16384
 1525 0030 0493     		str	r3, [sp, #16]
 505:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1526              		.loc 1 505 5 is_stmt 1 view .LVU428
 506:Core/Src/stm32f7xx_hal_msp.c ****     {
 1527              		.loc 1 506 5 view .LVU429
 506:Core/Src/stm32f7xx_hal_msp.c ****     {
 1528              		.loc 1 506 9 is_stmt 0 view .LVU430
 1529 0032 04A8     		add	r0, sp, #16
 1530 0034 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1531              	.LVL72:
 506:Core/Src/stm32f7xx_hal_msp.c ****     {
 1532              		.loc 1 506 8 discriminator 1 view .LVU431
 1533 0038 10BB     		cbnz	r0, .L91
 1534              	.L85:
 511:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 1535              		.loc 1 511 5 is_stmt 1 view .LVU432
 1536              	.LBB22:
 511:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 1537              		.loc 1 511 5 view .LVU433
 511:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 1538              		.loc 1 511 5 view .LVU434
 1539 003a 2B4C     		ldr	r4, .L93+8
 1540              	.LVL73:
 511:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 1541              		.loc 1 511 5 is_stmt 0 view .LVU435
 1542 003c 236B     		ldr	r3, [r4, #48]
 1543 003e 43F00203 		orr	r3, r3, #2
 1544 0042 2363     		str	r3, [r4, #48]
 511:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 1545              		.loc 1 511 5 is_stmt 1 view .LVU436
 1546 0044 236B     		ldr	r3, [r4, #48]
 1547 0046 03F00203 		and	r3, r3, #2
 1548 004a 0093     		str	r3, [sp]
 511:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 1549              		.loc 1 511 5 view .LVU437
 1550 004c 009B     		ldr	r3, [sp]
 1551              	.LBE22:
 511:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 1552              		.loc 1 511 5 view .LVU438
 516:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 1553              		.loc 1 516 5 view .LVU439
 516:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 1554              		.loc 1 516 25 is_stmt 0 view .LVU440
 1555 004e 4FF44073 		mov	r3, #768
 1556 0052 2593     		str	r3, [sp, #148]
 517:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
ARM GAS  /tmp/ccEbOuxq.s 			page 67


 1557              		.loc 1 517 5 is_stmt 1 view .LVU441
 517:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 1558              		.loc 1 517 26 is_stmt 0 view .LVU442
 1559 0054 1223     		movs	r3, #18
 1560 0056 2693     		str	r3, [sp, #152]
 518:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1561              		.loc 1 518 5 is_stmt 1 view .LVU443
 518:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1562              		.loc 1 518 26 is_stmt 0 view .LVU444
 1563 0058 0123     		movs	r3, #1
 1564 005a 2793     		str	r3, [sp, #156]
 519:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 1565              		.loc 1 519 5 is_stmt 1 view .LVU445
 519:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 1566              		.loc 1 519 27 is_stmt 0 view .LVU446
 1567 005c 0023     		movs	r3, #0
 1568 005e 2893     		str	r3, [sp, #160]
 520:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1569              		.loc 1 520 5 is_stmt 1 view .LVU447
 520:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1570              		.loc 1 520 31 is_stmt 0 view .LVU448
 1571 0060 0423     		movs	r3, #4
 1572 0062 2993     		str	r3, [sp, #164]
 521:Core/Src/stm32f7xx_hal_msp.c **** 
 1573              		.loc 1 521 5 is_stmt 1 view .LVU449
 1574 0064 25A9     		add	r1, sp, #148
 1575 0066 2148     		ldr	r0, .L93+12
 1576 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 1577              	.LVL74:
 524:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 1578              		.loc 1 524 5 view .LVU450
 1579              	.LBB23:
 524:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 1580              		.loc 1 524 5 view .LVU451
 524:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 1581              		.loc 1 524 5 view .LVU452
 1582 006c 236C     		ldr	r3, [r4, #64]
 1583 006e 43F40013 		orr	r3, r3, #2097152
 1584 0072 2364     		str	r3, [r4, #64]
 524:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 1585              		.loc 1 524 5 view .LVU453
 1586 0074 236C     		ldr	r3, [r4, #64]
 1587 0076 03F40013 		and	r3, r3, #2097152
 1588 007a 0193     		str	r3, [sp, #4]
 524:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 1589              		.loc 1 524 5 view .LVU454
 1590 007c 019B     		ldr	r3, [sp, #4]
 1591              	.LBE23:
 524:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 1592              		.loc 1 524 5 view .LVU455
 1593 007e D3E7     		b	.L83
 1594              	.LVL75:
 1595              	.L91:
 508:Core/Src/stm32f7xx_hal_msp.c ****     }
 1596              		.loc 1 508 7 view .LVU456
 1597 0080 FFF7FEFF 		bl	Error_Handler
 1598              	.LVL76:
ARM GAS  /tmp/ccEbOuxq.s 			page 68


 1599 0084 D9E7     		b	.L85
 1600              	.L90:
 537:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 1601              		.loc 1 537 5 view .LVU457
 537:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 1602              		.loc 1 537 46 is_stmt 0 view .LVU458
 1603 0086 4FF48033 		mov	r3, #65536
 1604 008a 0493     		str	r3, [sp, #16]
 538:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1605              		.loc 1 538 5 is_stmt 1 view .LVU459
 539:Core/Src/stm32f7xx_hal_msp.c ****     {
 1606              		.loc 1 539 5 view .LVU460
 539:Core/Src/stm32f7xx_hal_msp.c ****     {
 1607              		.loc 1 539 9 is_stmt 0 view .LVU461
 1608 008c 04A8     		add	r0, sp, #16
 1609 008e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1610              	.LVL77:
 539:Core/Src/stm32f7xx_hal_msp.c ****     {
 1611              		.loc 1 539 8 discriminator 1 view .LVU462
 1612 0092 10BB     		cbnz	r0, .L92
 1613              	.L87:
 544:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 1614              		.loc 1 544 5 is_stmt 1 view .LVU463
 1615              	.LBB24:
 544:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 1616              		.loc 1 544 5 view .LVU464
 544:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 1617              		.loc 1 544 5 view .LVU465
 1618 0094 144C     		ldr	r4, .L93+8
 1619              	.LVL78:
 544:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 1620              		.loc 1 544 5 is_stmt 0 view .LVU466
 1621 0096 236B     		ldr	r3, [r4, #48]
 1622 0098 43F08003 		orr	r3, r3, #128
 1623 009c 2363     		str	r3, [r4, #48]
 544:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 1624              		.loc 1 544 5 is_stmt 1 view .LVU467
 1625 009e 236B     		ldr	r3, [r4, #48]
 1626 00a0 03F08003 		and	r3, r3, #128
 1627 00a4 0293     		str	r3, [sp, #8]
 544:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 1628              		.loc 1 544 5 view .LVU468
 1629 00a6 029B     		ldr	r3, [sp, #8]
 1630              	.LBE24:
 544:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 1631              		.loc 1 544 5 view .LVU469
 549:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 1632              		.loc 1 549 5 view .LVU470
 549:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 1633              		.loc 1 549 25 is_stmt 0 view .LVU471
 1634 00a8 4FF4C073 		mov	r3, #384
 1635 00ac 2593     		str	r3, [sp, #148]
 550:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 1636              		.loc 1 550 5 is_stmt 1 view .LVU472
 550:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 1637              		.loc 1 550 26 is_stmt 0 view .LVU473
 1638 00ae 1223     		movs	r3, #18
ARM GAS  /tmp/ccEbOuxq.s 			page 69


 1639 00b0 2693     		str	r3, [sp, #152]
 551:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1640              		.loc 1 551 5 is_stmt 1 view .LVU474
 551:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1641              		.loc 1 551 26 is_stmt 0 view .LVU475
 1642 00b2 0123     		movs	r3, #1
 1643 00b4 2793     		str	r3, [sp, #156]
 552:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 1644              		.loc 1 552 5 is_stmt 1 view .LVU476
 552:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 1645              		.loc 1 552 27 is_stmt 0 view .LVU477
 1646 00b6 0323     		movs	r3, #3
 1647 00b8 2893     		str	r3, [sp, #160]
 553:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 1648              		.loc 1 553 5 is_stmt 1 view .LVU478
 553:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 1649              		.loc 1 553 31 is_stmt 0 view .LVU479
 1650 00ba 0423     		movs	r3, #4
 1651 00bc 2993     		str	r3, [sp, #164]
 554:Core/Src/stm32f7xx_hal_msp.c **** 
 1652              		.loc 1 554 5 is_stmt 1 view .LVU480
 1653 00be 25A9     		add	r1, sp, #148
 1654 00c0 0B48     		ldr	r0, .L93+16
 1655 00c2 FFF7FEFF 		bl	HAL_GPIO_Init
 1656              	.LVL79:
 557:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 1657              		.loc 1 557 5 view .LVU481
 1658              	.LBB25:
 557:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 1659              		.loc 1 557 5 view .LVU482
 557:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 1660              		.loc 1 557 5 view .LVU483
 1661 00c6 236C     		ldr	r3, [r4, #64]
 1662 00c8 43F40003 		orr	r3, r3, #8388608
 1663 00cc 2364     		str	r3, [r4, #64]
 557:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 1664              		.loc 1 557 5 view .LVU484
 1665 00ce 236C     		ldr	r3, [r4, #64]
 1666 00d0 03F40003 		and	r3, r3, #8388608
 1667 00d4 0393     		str	r3, [sp, #12]
 557:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 1668              		.loc 1 557 5 view .LVU485
 1669 00d6 039B     		ldr	r3, [sp, #12]
 1670              	.LBE25:
 557:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 1671              		.loc 1 557 5 discriminator 1 view .LVU486
 563:Core/Src/stm32f7xx_hal_msp.c **** 
 1672              		.loc 1 563 1 is_stmt 0 view .LVU487
 1673 00d8 A6E7     		b	.L83
 1674              	.LVL80:
 1675              	.L92:
 541:Core/Src/stm32f7xx_hal_msp.c ****     }
 1676              		.loc 1 541 7 is_stmt 1 view .LVU488
 1677 00da FFF7FEFF 		bl	Error_Handler
 1678              	.LVL81:
 1679 00de D9E7     		b	.L87
 1680              	.L94:
ARM GAS  /tmp/ccEbOuxq.s 			page 70


 1681              		.align	2
 1682              	.L93:
 1683 00e0 00540040 		.word	1073763328
 1684 00e4 005C0040 		.word	1073765376
 1685 00e8 00380240 		.word	1073887232
 1686 00ec 00040240 		.word	1073873920
 1687 00f0 001C0240 		.word	1073880064
 1688              		.cfi_endproc
 1689              	.LFE152:
 1691              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 1692              		.align	1
 1693              		.global	HAL_I2C_MspDeInit
 1694              		.syntax unified
 1695              		.thumb
 1696              		.thumb_func
 1698              	HAL_I2C_MspDeInit:
 1699              	.LVL82:
 1700              	.LFB153:
 572:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 1701              		.loc 1 572 1 view -0
 1702              		.cfi_startproc
 1703              		@ args = 0, pretend = 0, frame = 0
 1704              		@ frame_needed = 0, uses_anonymous_args = 0
 572:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 1705              		.loc 1 572 1 is_stmt 0 view .LVU490
 1706 0000 10B5     		push	{r4, lr}
 1707              	.LCFI32:
 1708              		.cfi_def_cfa_offset 8
 1709              		.cfi_offset 4, -8
 1710              		.cfi_offset 14, -4
 573:Core/Src/stm32f7xx_hal_msp.c ****   {
 1711              		.loc 1 573 3 is_stmt 1 view .LVU491
 573:Core/Src/stm32f7xx_hal_msp.c ****   {
 1712              		.loc 1 573 10 is_stmt 0 view .LVU492
 1713 0002 0368     		ldr	r3, [r0]
 573:Core/Src/stm32f7xx_hal_msp.c ****   {
 1714              		.loc 1 573 5 view .LVU493
 1715 0004 144A     		ldr	r2, .L101
 1716 0006 9342     		cmp	r3, r2
 1717 0008 03D0     		beq	.L99
 593:Core/Src/stm32f7xx_hal_msp.c ****   {
 1718              		.loc 1 593 8 is_stmt 1 view .LVU494
 593:Core/Src/stm32f7xx_hal_msp.c ****   {
 1719              		.loc 1 593 10 is_stmt 0 view .LVU495
 1720 000a 144A     		ldr	r2, .L101+4
 1721 000c 9342     		cmp	r3, r2
 1722 000e 12D0     		beq	.L100
 1723              	.LVL83:
 1724              	.L95:
 614:Core/Src/stm32f7xx_hal_msp.c **** 
 1725              		.loc 1 614 1 view .LVU496
 1726 0010 10BD     		pop	{r4, pc}
 1727              	.LVL84:
 1728              	.L99:
 579:Core/Src/stm32f7xx_hal_msp.c **** 
 1729              		.loc 1 579 5 is_stmt 1 view .LVU497
 1730 0012 02F5F232 		add	r2, r2, #123904
ARM GAS  /tmp/ccEbOuxq.s 			page 71


 1731 0016 136C     		ldr	r3, [r2, #64]
 1732 0018 23F40013 		bic	r3, r3, #2097152
 1733 001c 1364     		str	r3, [r2, #64]
 585:Core/Src/stm32f7xx_hal_msp.c **** 
 1734              		.loc 1 585 5 view .LVU498
 1735 001e 104C     		ldr	r4, .L101+8
 1736 0020 4FF48071 		mov	r1, #256
 1737 0024 2046     		mov	r0, r4
 1738              	.LVL85:
 585:Core/Src/stm32f7xx_hal_msp.c **** 
 1739              		.loc 1 585 5 is_stmt 0 view .LVU499
 1740 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1741              	.LVL86:
 587:Core/Src/stm32f7xx_hal_msp.c **** 
 1742              		.loc 1 587 5 is_stmt 1 view .LVU500
 1743 002a 4FF40071 		mov	r1, #512
 1744 002e 2046     		mov	r0, r4
 1745 0030 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1746              	.LVL87:
 1747 0034 ECE7     		b	.L95
 1748              	.LVL88:
 1749              	.L100:
 599:Core/Src/stm32f7xx_hal_msp.c **** 
 1750              		.loc 1 599 5 view .LVU501
 1751 0036 02F5EE32 		add	r2, r2, #121856
 1752 003a 136C     		ldr	r3, [r2, #64]
 1753 003c 23F40003 		bic	r3, r3, #8388608
 1754 0040 1364     		str	r3, [r2, #64]
 605:Core/Src/stm32f7xx_hal_msp.c **** 
 1755              		.loc 1 605 5 view .LVU502
 1756 0042 084C     		ldr	r4, .L101+12
 1757 0044 8021     		movs	r1, #128
 1758 0046 2046     		mov	r0, r4
 1759              	.LVL89:
 605:Core/Src/stm32f7xx_hal_msp.c **** 
 1760              		.loc 1 605 5 is_stmt 0 view .LVU503
 1761 0048 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1762              	.LVL90:
 607:Core/Src/stm32f7xx_hal_msp.c **** 
 1763              		.loc 1 607 5 is_stmt 1 view .LVU504
 1764 004c 4FF48071 		mov	r1, #256
 1765 0050 2046     		mov	r0, r4
 1766 0052 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1767              	.LVL91:
 614:Core/Src/stm32f7xx_hal_msp.c **** 
 1768              		.loc 1 614 1 is_stmt 0 view .LVU505
 1769 0056 DBE7     		b	.L95
 1770              	.L102:
 1771              		.align	2
 1772              	.L101:
 1773 0058 00540040 		.word	1073763328
 1774 005c 005C0040 		.word	1073765376
 1775 0060 00040240 		.word	1073873920
 1776 0064 001C0240 		.word	1073880064
 1777              		.cfi_endproc
 1778              	.LFE153:
 1780              		.section	.text.HAL_LTDC_MspInit,"ax",%progbits
ARM GAS  /tmp/ccEbOuxq.s 			page 72


 1781              		.align	1
 1782              		.global	HAL_LTDC_MspInit
 1783              		.syntax unified
 1784              		.thumb
 1785              		.thumb_func
 1787              	HAL_LTDC_MspInit:
 1788              	.LVL92:
 1789              	.LFB154:
 623:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1790              		.loc 1 623 1 is_stmt 1 view -0
 1791              		.cfi_startproc
 1792              		@ args = 0, pretend = 0, frame = 48
 1793              		@ frame_needed = 0, uses_anonymous_args = 0
 623:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1794              		.loc 1 623 1 is_stmt 0 view .LVU507
 1795 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1796              	.LCFI33:
 1797              		.cfi_def_cfa_offset 20
 1798              		.cfi_offset 4, -20
 1799              		.cfi_offset 5, -16
 1800              		.cfi_offset 6, -12
 1801              		.cfi_offset 7, -8
 1802              		.cfi_offset 14, -4
 1803 0002 8DB0     		sub	sp, sp, #52
 1804              	.LCFI34:
 1805              		.cfi_def_cfa_offset 72
 624:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 1806              		.loc 1 624 3 is_stmt 1 view .LVU508
 624:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 1807              		.loc 1 624 20 is_stmt 0 view .LVU509
 1808 0004 0023     		movs	r3, #0
 1809 0006 0793     		str	r3, [sp, #28]
 1810 0008 0893     		str	r3, [sp, #32]
 1811 000a 0993     		str	r3, [sp, #36]
 1812 000c 0A93     		str	r3, [sp, #40]
 1813 000e 0B93     		str	r3, [sp, #44]
 625:Core/Src/stm32f7xx_hal_msp.c ****   {
 1814              		.loc 1 625 3 is_stmt 1 view .LVU510
 625:Core/Src/stm32f7xx_hal_msp.c ****   {
 1815              		.loc 1 625 11 is_stmt 0 view .LVU511
 1816 0010 0268     		ldr	r2, [r0]
 625:Core/Src/stm32f7xx_hal_msp.c ****   {
 1817              		.loc 1 625 5 view .LVU512
 1818 0012 3F4B     		ldr	r3, .L107
 1819 0014 9A42     		cmp	r2, r3
 1820 0016 01D0     		beq	.L106
 1821              	.LVL93:
 1822              	.L103:
 716:Core/Src/stm32f7xx_hal_msp.c **** 
 1823              		.loc 1 716 1 view .LVU513
 1824 0018 0DB0     		add	sp, sp, #52
 1825              	.LCFI35:
 1826              		.cfi_remember_state
 1827              		.cfi_def_cfa_offset 20
 1828              		@ sp needed
 1829 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 1830              	.LVL94:
ARM GAS  /tmp/ccEbOuxq.s 			page 73


 1831              	.L106:
 1832              	.LCFI36:
 1833              		.cfi_restore_state
 631:Core/Src/stm32f7xx_hal_msp.c **** 
 1834              		.loc 1 631 5 is_stmt 1 view .LVU514
 1835              	.LBB26:
 631:Core/Src/stm32f7xx_hal_msp.c **** 
 1836              		.loc 1 631 5 view .LVU515
 631:Core/Src/stm32f7xx_hal_msp.c **** 
 1837              		.loc 1 631 5 view .LVU516
 1838 001c 03F55043 		add	r3, r3, #53248
 1839 0020 5A6C     		ldr	r2, [r3, #68]
 1840 0022 42F08062 		orr	r2, r2, #67108864
 1841 0026 5A64     		str	r2, [r3, #68]
 631:Core/Src/stm32f7xx_hal_msp.c **** 
 1842              		.loc 1 631 5 view .LVU517
 1843 0028 5A6C     		ldr	r2, [r3, #68]
 1844 002a 02F08062 		and	r2, r2, #67108864
 1845 002e 0192     		str	r2, [sp, #4]
 631:Core/Src/stm32f7xx_hal_msp.c **** 
 1846              		.loc 1 631 5 view .LVU518
 1847 0030 019A     		ldr	r2, [sp, #4]
 1848              	.LBE26:
 631:Core/Src/stm32f7xx_hal_msp.c **** 
 1849              		.loc 1 631 5 view .LVU519
 633:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1850              		.loc 1 633 5 view .LVU520
 1851              	.LBB27:
 633:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1852              		.loc 1 633 5 view .LVU521
 633:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1853              		.loc 1 633 5 view .LVU522
 1854 0032 1A6B     		ldr	r2, [r3, #48]
 1855 0034 42F01002 		orr	r2, r2, #16
 1856 0038 1A63     		str	r2, [r3, #48]
 633:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1857              		.loc 1 633 5 view .LVU523
 1858 003a 1A6B     		ldr	r2, [r3, #48]
 1859 003c 02F01002 		and	r2, r2, #16
 1860 0040 0292     		str	r2, [sp, #8]
 633:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1861              		.loc 1 633 5 view .LVU524
 1862 0042 029A     		ldr	r2, [sp, #8]
 1863              	.LBE27:
 633:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1864              		.loc 1 633 5 view .LVU525
 634:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 1865              		.loc 1 634 5 view .LVU526
 1866              	.LBB28:
 634:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 1867              		.loc 1 634 5 view .LVU527
 634:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 1868              		.loc 1 634 5 view .LVU528
 1869 0044 1A6B     		ldr	r2, [r3, #48]
 1870 0046 42F40072 		orr	r2, r2, #512
 1871 004a 1A63     		str	r2, [r3, #48]
 634:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
ARM GAS  /tmp/ccEbOuxq.s 			page 74


 1872              		.loc 1 634 5 view .LVU529
 1873 004c 1A6B     		ldr	r2, [r3, #48]
 1874 004e 02F40072 		and	r2, r2, #512
 1875 0052 0392     		str	r2, [sp, #12]
 634:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 1876              		.loc 1 634 5 view .LVU530
 1877 0054 039A     		ldr	r2, [sp, #12]
 1878              	.LBE28:
 634:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 1879              		.loc 1 634 5 view .LVU531
 635:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1880              		.loc 1 635 5 view .LVU532
 1881              	.LBB29:
 635:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1882              		.loc 1 635 5 view .LVU533
 635:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1883              		.loc 1 635 5 view .LVU534
 1884 0056 1A6B     		ldr	r2, [r3, #48]
 1885 0058 42F48062 		orr	r2, r2, #1024
 1886 005c 1A63     		str	r2, [r3, #48]
 635:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1887              		.loc 1 635 5 view .LVU535
 1888 005e 1A6B     		ldr	r2, [r3, #48]
 1889 0060 02F48062 		and	r2, r2, #1024
 1890 0064 0492     		str	r2, [sp, #16]
 635:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1891              		.loc 1 635 5 view .LVU536
 1892 0066 049A     		ldr	r2, [sp, #16]
 1893              	.LBE29:
 635:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1894              		.loc 1 635 5 view .LVU537
 636:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1895              		.loc 1 636 5 view .LVU538
 1896              	.LBB30:
 636:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1897              		.loc 1 636 5 view .LVU539
 636:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1898              		.loc 1 636 5 view .LVU540
 1899 0068 1A6B     		ldr	r2, [r3, #48]
 1900 006a 42F04002 		orr	r2, r2, #64
 1901 006e 1A63     		str	r2, [r3, #48]
 636:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1902              		.loc 1 636 5 view .LVU541
 1903 0070 1A6B     		ldr	r2, [r3, #48]
 1904 0072 02F04002 		and	r2, r2, #64
 1905 0076 0592     		str	r2, [sp, #20]
 636:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1906              		.loc 1 636 5 view .LVU542
 1907 0078 059A     		ldr	r2, [sp, #20]
 1908              	.LBE30:
 636:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1909              		.loc 1 636 5 view .LVU543
 637:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1910              		.loc 1 637 5 view .LVU544
 1911              	.LBB31:
 637:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1912              		.loc 1 637 5 view .LVU545
ARM GAS  /tmp/ccEbOuxq.s 			page 75


 637:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1913              		.loc 1 637 5 view .LVU546
 1914 007a 1A6B     		ldr	r2, [r3, #48]
 1915 007c 42F48072 		orr	r2, r2, #256
 1916 0080 1A63     		str	r2, [r3, #48]
 637:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1917              		.loc 1 637 5 view .LVU547
 1918 0082 1B6B     		ldr	r3, [r3, #48]
 1919 0084 03F48073 		and	r3, r3, #256
 1920 0088 0693     		str	r3, [sp, #24]
 637:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1921              		.loc 1 637 5 view .LVU548
 1922 008a 069B     		ldr	r3, [sp, #24]
 1923              	.LBE31:
 637:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1924              		.loc 1 637 5 view .LVU549
 668:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1925              		.loc 1 668 5 view .LVU550
 668:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1926              		.loc 1 668 25 is_stmt 0 view .LVU551
 1927 008c 1023     		movs	r3, #16
 1928 008e 0793     		str	r3, [sp, #28]
 669:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1929              		.loc 1 669 5 is_stmt 1 view .LVU552
 669:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1930              		.loc 1 669 26 is_stmt 0 view .LVU553
 1931 0090 0226     		movs	r6, #2
 1932 0092 0896     		str	r6, [sp, #32]
 670:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1933              		.loc 1 670 5 is_stmt 1 view .LVU554
 671:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1934              		.loc 1 671 5 view .LVU555
 672:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 1935              		.loc 1 672 5 view .LVU556
 672:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 1936              		.loc 1 672 31 is_stmt 0 view .LVU557
 1937 0094 0E27     		movs	r7, #14
 1938 0096 0B97     		str	r7, [sp, #44]
 673:Core/Src/stm32f7xx_hal_msp.c **** 
 1939              		.loc 1 673 5 is_stmt 1 view .LVU558
 1940 0098 07AD     		add	r5, sp, #28
 1941 009a 2946     		mov	r1, r5
 1942 009c 1D48     		ldr	r0, .L107+4
 1943              	.LVL95:
 673:Core/Src/stm32f7xx_hal_msp.c **** 
 1944              		.loc 1 673 5 is_stmt 0 view .LVU559
 1945 009e FFF7FEFF 		bl	HAL_GPIO_Init
 1946              	.LVL96:
 675:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
 1947              		.loc 1 675 5 is_stmt 1 view .LVU560
 675:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
 1948              		.loc 1 675 25 is_stmt 0 view .LVU561
 1949 00a2 4EF6FF73 		movw	r3, #61439
 1950 00a6 0793     		str	r3, [sp, #28]
 679:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1951              		.loc 1 679 5 is_stmt 1 view .LVU562
 679:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccEbOuxq.s 			page 76


 1952              		.loc 1 679 26 is_stmt 0 view .LVU563
 1953 00a8 0896     		str	r6, [sp, #32]
 680:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1954              		.loc 1 680 5 is_stmt 1 view .LVU564
 680:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1955              		.loc 1 680 26 is_stmt 0 view .LVU565
 1956 00aa 0024     		movs	r4, #0
 1957 00ac 0994     		str	r4, [sp, #36]
 681:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1958              		.loc 1 681 5 is_stmt 1 view .LVU566
 681:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1959              		.loc 1 681 27 is_stmt 0 view .LVU567
 1960 00ae 0A94     		str	r4, [sp, #40]
 682:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 1961              		.loc 1 682 5 is_stmt 1 view .LVU568
 682:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 1962              		.loc 1 682 31 is_stmt 0 view .LVU569
 1963 00b0 0B97     		str	r7, [sp, #44]
 683:Core/Src/stm32f7xx_hal_msp.c **** 
 1964              		.loc 1 683 5 is_stmt 1 view .LVU570
 1965 00b2 2946     		mov	r1, r5
 1966 00b4 1848     		ldr	r0, .L107+8
 1967 00b6 FFF7FEFF 		bl	HAL_GPIO_Init
 1968              	.LVL97:
 685:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
 1969              		.loc 1 685 5 view .LVU571
 685:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
 1970              		.loc 1 685 25 is_stmt 0 view .LVU572
 1971 00ba F723     		movs	r3, #247
 1972 00bc 0793     		str	r3, [sp, #28]
 687:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1973              		.loc 1 687 5 is_stmt 1 view .LVU573
 687:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1974              		.loc 1 687 26 is_stmt 0 view .LVU574
 1975 00be 0896     		str	r6, [sp, #32]
 688:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1976              		.loc 1 688 5 is_stmt 1 view .LVU575
 688:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1977              		.loc 1 688 26 is_stmt 0 view .LVU576
 1978 00c0 0994     		str	r4, [sp, #36]
 689:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1979              		.loc 1 689 5 is_stmt 1 view .LVU577
 689:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1980              		.loc 1 689 27 is_stmt 0 view .LVU578
 1981 00c2 0A94     		str	r4, [sp, #40]
 690:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 1982              		.loc 1 690 5 is_stmt 1 view .LVU579
 690:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 1983              		.loc 1 690 31 is_stmt 0 view .LVU580
 1984 00c4 0B97     		str	r7, [sp, #44]
 691:Core/Src/stm32f7xx_hal_msp.c **** 
 1985              		.loc 1 691 5 is_stmt 1 view .LVU581
 1986 00c6 2946     		mov	r1, r5
 1987 00c8 1448     		ldr	r0, .L107+12
 1988 00ca FFF7FEFF 		bl	HAL_GPIO_Init
 1989              	.LVL98:
 693:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccEbOuxq.s 			page 77


 1990              		.loc 1 693 5 view .LVU582
 693:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1991              		.loc 1 693 25 is_stmt 0 view .LVU583
 1992 00ce 4FF48053 		mov	r3, #4096
 1993 00d2 0793     		str	r3, [sp, #28]
 694:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1994              		.loc 1 694 5 is_stmt 1 view .LVU584
 694:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1995              		.loc 1 694 26 is_stmt 0 view .LVU585
 1996 00d4 0896     		str	r6, [sp, #32]
 695:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1997              		.loc 1 695 5 is_stmt 1 view .LVU586
 695:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1998              		.loc 1 695 26 is_stmt 0 view .LVU587
 1999 00d6 0994     		str	r4, [sp, #36]
 696:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 2000              		.loc 1 696 5 is_stmt 1 view .LVU588
 696:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 2001              		.loc 1 696 27 is_stmt 0 view .LVU589
 2002 00d8 0A94     		str	r4, [sp, #40]
 697:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 2003              		.loc 1 697 5 is_stmt 1 view .LVU590
 697:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 2004              		.loc 1 697 31 is_stmt 0 view .LVU591
 2005 00da 0923     		movs	r3, #9
 2006 00dc 0B93     		str	r3, [sp, #44]
 698:Core/Src/stm32f7xx_hal_msp.c **** 
 2007              		.loc 1 698 5 is_stmt 1 view .LVU592
 2008 00de 2946     		mov	r1, r5
 2009 00e0 0F48     		ldr	r0, .L107+16
 2010 00e2 FFF7FEFF 		bl	HAL_GPIO_Init
 2011              	.LVL99:
 700:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2012              		.loc 1 700 5 view .LVU593
 700:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2013              		.loc 1 700 25 is_stmt 0 view .LVU594
 2014 00e6 4FF44643 		mov	r3, #50688
 2015 00ea 0793     		str	r3, [sp, #28]
 701:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2016              		.loc 1 701 5 is_stmt 1 view .LVU595
 701:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2017              		.loc 1 701 26 is_stmt 0 view .LVU596
 2018 00ec 0896     		str	r6, [sp, #32]
 702:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2019              		.loc 1 702 5 is_stmt 1 view .LVU597
 702:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2020              		.loc 1 702 26 is_stmt 0 view .LVU598
 2021 00ee 0994     		str	r4, [sp, #36]
 703:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 2022              		.loc 1 703 5 is_stmt 1 view .LVU599
 703:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 2023              		.loc 1 703 27 is_stmt 0 view .LVU600
 2024 00f0 0A94     		str	r4, [sp, #40]
 704:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 2025              		.loc 1 704 5 is_stmt 1 view .LVU601
 704:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 2026              		.loc 1 704 31 is_stmt 0 view .LVU602
ARM GAS  /tmp/ccEbOuxq.s 			page 78


 2027 00f2 0B97     		str	r7, [sp, #44]
 705:Core/Src/stm32f7xx_hal_msp.c **** 
 2028              		.loc 1 705 5 is_stmt 1 view .LVU603
 2029 00f4 2946     		mov	r1, r5
 2030 00f6 0B48     		ldr	r0, .L107+20
 2031 00f8 FFF7FEFF 		bl	HAL_GPIO_Init
 2032              	.LVL100:
 708:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(LTDC_IRQn);
 2033              		.loc 1 708 5 view .LVU604
 2034 00fc 2246     		mov	r2, r4
 2035 00fe 2146     		mov	r1, r4
 2036 0100 5820     		movs	r0, #88
 2037 0102 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 2038              	.LVL101:
 709:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 1 */
 2039              		.loc 1 709 5 view .LVU605
 2040 0106 5820     		movs	r0, #88
 2041 0108 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 2042              	.LVL102:
 716:Core/Src/stm32f7xx_hal_msp.c **** 
 2043              		.loc 1 716 1 is_stmt 0 view .LVU606
 2044 010c 84E7     		b	.L103
 2045              	.L108:
 2046 010e 00BF     		.align	2
 2047              	.L107:
 2048 0110 00680140 		.word	1073833984
 2049 0114 00100240 		.word	1073876992
 2050 0118 00240240 		.word	1073882112
 2051 011c 00280240 		.word	1073883136
 2052 0120 00180240 		.word	1073879040
 2053 0124 00200240 		.word	1073881088
 2054              		.cfi_endproc
 2055              	.LFE154:
 2057              		.section	.text.HAL_LTDC_MspDeInit,"ax",%progbits
 2058              		.align	1
 2059              		.global	HAL_LTDC_MspDeInit
 2060              		.syntax unified
 2061              		.thumb
 2062              		.thumb_func
 2064              	HAL_LTDC_MspDeInit:
 2065              	.LVL103:
 2066              	.LFB155:
 725:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 2067              		.loc 1 725 1 is_stmt 1 view -0
 2068              		.cfi_startproc
 2069              		@ args = 0, pretend = 0, frame = 0
 2070              		@ frame_needed = 0, uses_anonymous_args = 0
 725:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 2071              		.loc 1 725 1 is_stmt 0 view .LVU608
 2072 0000 08B5     		push	{r3, lr}
 2073              	.LCFI37:
 2074              		.cfi_def_cfa_offset 8
 2075              		.cfi_offset 3, -8
 2076              		.cfi_offset 14, -4
 726:Core/Src/stm32f7xx_hal_msp.c ****   {
 2077              		.loc 1 726 3 is_stmt 1 view .LVU609
 726:Core/Src/stm32f7xx_hal_msp.c ****   {
ARM GAS  /tmp/ccEbOuxq.s 			page 79


 2078              		.loc 1 726 11 is_stmt 0 view .LVU610
 2079 0002 0268     		ldr	r2, [r0]
 726:Core/Src/stm32f7xx_hal_msp.c ****   {
 2080              		.loc 1 726 5 view .LVU611
 2081 0004 114B     		ldr	r3, .L113
 2082 0006 9A42     		cmp	r2, r3
 2083 0008 00D0     		beq	.L112
 2084              	.LVL104:
 2085              	.L109:
 785:Core/Src/stm32f7xx_hal_msp.c **** 
 2086              		.loc 1 785 1 view .LVU612
 2087 000a 08BD     		pop	{r3, pc}
 2088              	.LVL105:
 2089              	.L112:
 732:Core/Src/stm32f7xx_hal_msp.c **** 
 2090              		.loc 1 732 5 is_stmt 1 view .LVU613
 2091 000c 104A     		ldr	r2, .L113+4
 2092 000e 536C     		ldr	r3, [r2, #68]
 2093 0010 23F08063 		bic	r3, r3, #67108864
 2094 0014 5364     		str	r3, [r2, #68]
 764:Core/Src/stm32f7xx_hal_msp.c **** 
 2095              		.loc 1 764 5 view .LVU614
 2096 0016 1021     		movs	r1, #16
 2097 0018 0E48     		ldr	r0, .L113+8
 2098              	.LVL106:
 764:Core/Src/stm32f7xx_hal_msp.c **** 
 2099              		.loc 1 764 5 is_stmt 0 view .LVU615
 2100 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 2101              	.LVL107:
 766:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
 2102              		.loc 1 766 5 is_stmt 1 view .LVU616
 2103 001e 4EF6FF71 		movw	r1, #61439
 2104 0022 0D48     		ldr	r0, .L113+12
 2105 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2106              	.LVL108:
 771:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin);
 2107              		.loc 1 771 5 view .LVU617
 2108 0028 F721     		movs	r1, #247
 2109 002a 0C48     		ldr	r0, .L113+16
 2110 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 2111              	.LVL109:
 774:Core/Src/stm32f7xx_hal_msp.c **** 
 2112              		.loc 1 774 5 view .LVU618
 2113 0030 4FF48051 		mov	r1, #4096
 2114 0034 0A48     		ldr	r0, .L113+20
 2115 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2116              	.LVL110:
 776:Core/Src/stm32f7xx_hal_msp.c **** 
 2117              		.loc 1 776 5 view .LVU619
 2118 003a 4FF44641 		mov	r1, #50688
 2119 003e 0948     		ldr	r0, .L113+24
 2120 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2121              	.LVL111:
 779:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 1 */
 2122              		.loc 1 779 5 view .LVU620
 2123 0044 5820     		movs	r0, #88
 2124 0046 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
ARM GAS  /tmp/ccEbOuxq.s 			page 80


 2125              	.LVL112:
 785:Core/Src/stm32f7xx_hal_msp.c **** 
 2126              		.loc 1 785 1 is_stmt 0 view .LVU621
 2127 004a DEE7     		b	.L109
 2128              	.L114:
 2129              		.align	2
 2130              	.L113:
 2131 004c 00680140 		.word	1073833984
 2132 0050 00380240 		.word	1073887232
 2133 0054 00100240 		.word	1073876992
 2134 0058 00240240 		.word	1073882112
 2135 005c 00280240 		.word	1073883136
 2136 0060 00180240 		.word	1073879040
 2137 0064 00200240 		.word	1073881088
 2138              		.cfi_endproc
 2139              	.LFE155:
 2141              		.section	.text.HAL_QSPI_MspInit,"ax",%progbits
 2142              		.align	1
 2143              		.global	HAL_QSPI_MspInit
 2144              		.syntax unified
 2145              		.thumb
 2146              		.thumb_func
 2148              	HAL_QSPI_MspInit:
 2149              	.LVL113:
 2150              	.LFB156:
 794:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2151              		.loc 1 794 1 is_stmt 1 view -0
 2152              		.cfi_startproc
 2153              		@ args = 0, pretend = 0, frame = 40
 2154              		@ frame_needed = 0, uses_anonymous_args = 0
 794:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2155              		.loc 1 794 1 is_stmt 0 view .LVU623
 2156 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 2157              	.LCFI38:
 2158              		.cfi_def_cfa_offset 32
 2159              		.cfi_offset 4, -32
 2160              		.cfi_offset 5, -28
 2161              		.cfi_offset 6, -24
 2162              		.cfi_offset 7, -20
 2163              		.cfi_offset 8, -16
 2164              		.cfi_offset 9, -12
 2165              		.cfi_offset 10, -8
 2166              		.cfi_offset 14, -4
 2167 0004 8AB0     		sub	sp, sp, #40
 2168              	.LCFI39:
 2169              		.cfi_def_cfa_offset 72
 795:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 2170              		.loc 1 795 3 is_stmt 1 view .LVU624
 795:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 2171              		.loc 1 795 20 is_stmt 0 view .LVU625
 2172 0006 0023     		movs	r3, #0
 2173 0008 0593     		str	r3, [sp, #20]
 2174 000a 0693     		str	r3, [sp, #24]
 2175 000c 0793     		str	r3, [sp, #28]
 2176 000e 0893     		str	r3, [sp, #32]
 2177 0010 0993     		str	r3, [sp, #36]
 796:Core/Src/stm32f7xx_hal_msp.c ****   {
ARM GAS  /tmp/ccEbOuxq.s 			page 81


 2178              		.loc 1 796 3 is_stmt 1 view .LVU626
 796:Core/Src/stm32f7xx_hal_msp.c ****   {
 2179              		.loc 1 796 11 is_stmt 0 view .LVU627
 2180 0012 0268     		ldr	r2, [r0]
 796:Core/Src/stm32f7xx_hal_msp.c ****   {
 2181              		.loc 1 796 5 view .LVU628
 2182 0014 304B     		ldr	r3, .L119
 2183 0016 9A42     		cmp	r2, r3
 2184 0018 02D0     		beq	.L118
 2185              	.LVL114:
 2186              	.L115:
 849:Core/Src/stm32f7xx_hal_msp.c **** 
 2187              		.loc 1 849 1 view .LVU629
 2188 001a 0AB0     		add	sp, sp, #40
 2189              	.LCFI40:
 2190              		.cfi_remember_state
 2191              		.cfi_def_cfa_offset 32
 2192              		@ sp needed
 2193 001c BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 2194              	.LVL115:
 2195              	.L118:
 2196              	.LCFI41:
 2197              		.cfi_restore_state
 802:Core/Src/stm32f7xx_hal_msp.c **** 
 2198              		.loc 1 802 5 is_stmt 1 view .LVU630
 2199              	.LBB32:
 802:Core/Src/stm32f7xx_hal_msp.c **** 
 2200              		.loc 1 802 5 view .LVU631
 802:Core/Src/stm32f7xx_hal_msp.c **** 
 2201              		.loc 1 802 5 view .LVU632
 2202 0020 2E4B     		ldr	r3, .L119+4
 2203 0022 9A6B     		ldr	r2, [r3, #56]
 2204 0024 42F00202 		orr	r2, r2, #2
 2205 0028 9A63     		str	r2, [r3, #56]
 802:Core/Src/stm32f7xx_hal_msp.c **** 
 2206              		.loc 1 802 5 view .LVU633
 2207 002a 9A6B     		ldr	r2, [r3, #56]
 2208 002c 02F00202 		and	r2, r2, #2
 2209 0030 0192     		str	r2, [sp, #4]
 802:Core/Src/stm32f7xx_hal_msp.c **** 
 2210              		.loc 1 802 5 view .LVU634
 2211 0032 019A     		ldr	r2, [sp, #4]
 2212              	.LBE32:
 802:Core/Src/stm32f7xx_hal_msp.c **** 
 2213              		.loc 1 802 5 view .LVU635
 804:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 2214              		.loc 1 804 5 view .LVU636
 2215              	.LBB33:
 804:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 2216              		.loc 1 804 5 view .LVU637
 804:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 2217              		.loc 1 804 5 view .LVU638
 2218 0034 1A6B     		ldr	r2, [r3, #48]
 2219 0036 42F01002 		orr	r2, r2, #16
 2220 003a 1A63     		str	r2, [r3, #48]
 804:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 2221              		.loc 1 804 5 view .LVU639
ARM GAS  /tmp/ccEbOuxq.s 			page 82


 2222 003c 1A6B     		ldr	r2, [r3, #48]
 2223 003e 02F01002 		and	r2, r2, #16
 2224 0042 0292     		str	r2, [sp, #8]
 804:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 2225              		.loc 1 804 5 view .LVU640
 2226 0044 029A     		ldr	r2, [sp, #8]
 2227              	.LBE33:
 804:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 2228              		.loc 1 804 5 view .LVU641
 805:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2229              		.loc 1 805 5 view .LVU642
 2230              	.LBB34:
 805:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2231              		.loc 1 805 5 view .LVU643
 805:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2232              		.loc 1 805 5 view .LVU644
 2233 0046 1A6B     		ldr	r2, [r3, #48]
 2234 0048 42F00202 		orr	r2, r2, #2
 2235 004c 1A63     		str	r2, [r3, #48]
 805:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2236              		.loc 1 805 5 view .LVU645
 2237 004e 1A6B     		ldr	r2, [r3, #48]
 2238 0050 02F00202 		and	r2, r2, #2
 2239 0054 0392     		str	r2, [sp, #12]
 805:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2240              		.loc 1 805 5 view .LVU646
 2241 0056 039A     		ldr	r2, [sp, #12]
 2242              	.LBE34:
 805:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2243              		.loc 1 805 5 view .LVU647
 806:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 2244              		.loc 1 806 5 view .LVU648
 2245              	.LBB35:
 806:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 2246              		.loc 1 806 5 view .LVU649
 806:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 2247              		.loc 1 806 5 view .LVU650
 2248 0058 1A6B     		ldr	r2, [r3, #48]
 2249 005a 42F00802 		orr	r2, r2, #8
 2250 005e 1A63     		str	r2, [r3, #48]
 806:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 2251              		.loc 1 806 5 view .LVU651
 2252 0060 1B6B     		ldr	r3, [r3, #48]
 2253 0062 03F00803 		and	r3, r3, #8
 2254 0066 0493     		str	r3, [sp, #16]
 806:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 2255              		.loc 1 806 5 view .LVU652
 2256 0068 049B     		ldr	r3, [sp, #16]
 2257              	.LBE35:
 806:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 2258              		.loc 1 806 5 view .LVU653
 815:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2259              		.loc 1 815 5 view .LVU654
 815:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2260              		.loc 1 815 25 is_stmt 0 view .LVU655
 2261 006a 4FF0040A 		mov	r10, #4
 2262 006e CDF814A0 		str	r10, [sp, #20]
ARM GAS  /tmp/ccEbOuxq.s 			page 83


 816:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2263              		.loc 1 816 5 is_stmt 1 view .LVU656
 816:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2264              		.loc 1 816 26 is_stmt 0 view .LVU657
 2265 0072 0226     		movs	r6, #2
 2266 0074 0696     		str	r6, [sp, #24]
 817:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2267              		.loc 1 817 5 is_stmt 1 view .LVU658
 818:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 2268              		.loc 1 818 5 view .LVU659
 818:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 2269              		.loc 1 818 27 is_stmt 0 view .LVU660
 2270 0076 0325     		movs	r5, #3
 2271 0078 0895     		str	r5, [sp, #32]
 819:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 2272              		.loc 1 819 5 is_stmt 1 view .LVU661
 819:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 2273              		.loc 1 819 31 is_stmt 0 view .LVU662
 2274 007a 0927     		movs	r7, #9
 2275 007c 0997     		str	r7, [sp, #36]
 820:Core/Src/stm32f7xx_hal_msp.c **** 
 2276              		.loc 1 820 5 is_stmt 1 view .LVU663
 2277 007e 05AC     		add	r4, sp, #20
 2278 0080 2146     		mov	r1, r4
 2279 0082 1748     		ldr	r0, .L119+8
 2280              	.LVL116:
 820:Core/Src/stm32f7xx_hal_msp.c **** 
 2281              		.loc 1 820 5 is_stmt 0 view .LVU664
 2282 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 2283              	.LVL117:
 822:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2284              		.loc 1 822 5 is_stmt 1 view .LVU665
 822:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2285              		.loc 1 822 25 is_stmt 0 view .LVU666
 2286 0088 4023     		movs	r3, #64
 2287 008a 0593     		str	r3, [sp, #20]
 823:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2288              		.loc 1 823 5 is_stmt 1 view .LVU667
 823:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2289              		.loc 1 823 26 is_stmt 0 view .LVU668
 2290 008c 0696     		str	r6, [sp, #24]
 824:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2291              		.loc 1 824 5 is_stmt 1 view .LVU669
 824:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2292              		.loc 1 824 26 is_stmt 0 view .LVU670
 2293 008e 4FF00008 		mov	r8, #0
 2294 0092 CDF81C80 		str	r8, [sp, #28]
 825:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 2295              		.loc 1 825 5 is_stmt 1 view .LVU671
 825:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 2296              		.loc 1 825 27 is_stmt 0 view .LVU672
 2297 0096 0895     		str	r5, [sp, #32]
 826:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 2298              		.loc 1 826 5 is_stmt 1 view .LVU673
 826:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 2299              		.loc 1 826 31 is_stmt 0 view .LVU674
 2300 0098 0A23     		movs	r3, #10
ARM GAS  /tmp/ccEbOuxq.s 			page 84


 2301 009a 0993     		str	r3, [sp, #36]
 827:Core/Src/stm32f7xx_hal_msp.c **** 
 2302              		.loc 1 827 5 is_stmt 1 view .LVU675
 2303 009c DFF84890 		ldr	r9, .L119+16
 2304 00a0 2146     		mov	r1, r4
 2305 00a2 4846     		mov	r0, r9
 2306 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 2307              	.LVL118:
 829:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2308              		.loc 1 829 5 view .LVU676
 829:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2309              		.loc 1 829 25 is_stmt 0 view .LVU677
 2310 00a8 CDF814A0 		str	r10, [sp, #20]
 830:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2311              		.loc 1 830 5 is_stmt 1 view .LVU678
 830:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2312              		.loc 1 830 26 is_stmt 0 view .LVU679
 2313 00ac 0696     		str	r6, [sp, #24]
 831:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2314              		.loc 1 831 5 is_stmt 1 view .LVU680
 831:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2315              		.loc 1 831 26 is_stmt 0 view .LVU681
 2316 00ae CDF81C80 		str	r8, [sp, #28]
 832:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 2317              		.loc 1 832 5 is_stmt 1 view .LVU682
 832:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 2318              		.loc 1 832 27 is_stmt 0 view .LVU683
 2319 00b2 0895     		str	r5, [sp, #32]
 833:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 2320              		.loc 1 833 5 is_stmt 1 view .LVU684
 833:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 2321              		.loc 1 833 31 is_stmt 0 view .LVU685
 2322 00b4 0997     		str	r7, [sp, #36]
 834:Core/Src/stm32f7xx_hal_msp.c **** 
 2323              		.loc 1 834 5 is_stmt 1 view .LVU686
 2324 00b6 2146     		mov	r1, r4
 2325 00b8 4846     		mov	r0, r9
 2326 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 2327              	.LVL119:
 836:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2328              		.loc 1 836 5 view .LVU687
 836:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2329              		.loc 1 836 25 is_stmt 0 view .LVU688
 2330 00be 4FF46053 		mov	r3, #14336
 2331 00c2 0593     		str	r3, [sp, #20]
 837:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2332              		.loc 1 837 5 is_stmt 1 view .LVU689
 837:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2333              		.loc 1 837 26 is_stmt 0 view .LVU690
 2334 00c4 0696     		str	r6, [sp, #24]
 838:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2335              		.loc 1 838 5 is_stmt 1 view .LVU691
 838:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2336              		.loc 1 838 26 is_stmt 0 view .LVU692
 2337 00c6 CDF81C80 		str	r8, [sp, #28]
 839:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 2338              		.loc 1 839 5 is_stmt 1 view .LVU693
ARM GAS  /tmp/ccEbOuxq.s 			page 85


 839:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 2339              		.loc 1 839 27 is_stmt 0 view .LVU694
 2340 00ca 0895     		str	r5, [sp, #32]
 840:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 2341              		.loc 1 840 5 is_stmt 1 view .LVU695
 840:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 2342              		.loc 1 840 31 is_stmt 0 view .LVU696
 2343 00cc 0997     		str	r7, [sp, #36]
 841:Core/Src/stm32f7xx_hal_msp.c **** 
 2344              		.loc 1 841 5 is_stmt 1 view .LVU697
 2345 00ce 2146     		mov	r1, r4
 2346 00d0 0448     		ldr	r0, .L119+12
 2347 00d2 FFF7FEFF 		bl	HAL_GPIO_Init
 2348              	.LVL120:
 849:Core/Src/stm32f7xx_hal_msp.c **** 
 2349              		.loc 1 849 1 is_stmt 0 view .LVU698
 2350 00d6 A0E7     		b	.L115
 2351              	.L120:
 2352              		.align	2
 2353              	.L119:
 2354 00d8 001000A0 		.word	-1610608640
 2355 00dc 00380240 		.word	1073887232
 2356 00e0 00100240 		.word	1073876992
 2357 00e4 000C0240 		.word	1073875968
 2358 00e8 00040240 		.word	1073873920
 2359              		.cfi_endproc
 2360              	.LFE156:
 2362              		.section	.text.HAL_QSPI_MspDeInit,"ax",%progbits
 2363              		.align	1
 2364              		.global	HAL_QSPI_MspDeInit
 2365              		.syntax unified
 2366              		.thumb
 2367              		.thumb_func
 2369              	HAL_QSPI_MspDeInit:
 2370              	.LVL121:
 2371              	.LFB157:
 858:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 2372              		.loc 1 858 1 is_stmt 1 view -0
 2373              		.cfi_startproc
 2374              		@ args = 0, pretend = 0, frame = 0
 2375              		@ frame_needed = 0, uses_anonymous_args = 0
 858:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 2376              		.loc 1 858 1 is_stmt 0 view .LVU700
 2377 0000 08B5     		push	{r3, lr}
 2378              	.LCFI42:
 2379              		.cfi_def_cfa_offset 8
 2380              		.cfi_offset 3, -8
 2381              		.cfi_offset 14, -4
 859:Core/Src/stm32f7xx_hal_msp.c ****   {
 2382              		.loc 1 859 3 is_stmt 1 view .LVU701
 859:Core/Src/stm32f7xx_hal_msp.c ****   {
 2383              		.loc 1 859 11 is_stmt 0 view .LVU702
 2384 0002 0268     		ldr	r2, [r0]
 859:Core/Src/stm32f7xx_hal_msp.c ****   {
 2385              		.loc 1 859 5 view .LVU703
 2386 0004 0B4B     		ldr	r3, .L125
 2387 0006 9A42     		cmp	r2, r3
ARM GAS  /tmp/ccEbOuxq.s 			page 86


 2388 0008 00D0     		beq	.L124
 2389              	.LVL122:
 2390              	.L121:
 886:Core/Src/stm32f7xx_hal_msp.c **** 
 2391              		.loc 1 886 1 view .LVU704
 2392 000a 08BD     		pop	{r3, pc}
 2393              	.LVL123:
 2394              	.L124:
 865:Core/Src/stm32f7xx_hal_msp.c **** 
 2395              		.loc 1 865 5 is_stmt 1 view .LVU705
 2396 000c 0A4A     		ldr	r2, .L125+4
 2397 000e 936B     		ldr	r3, [r2, #56]
 2398 0010 23F00203 		bic	r3, r3, #2
 2399 0014 9363     		str	r3, [r2, #56]
 875:Core/Src/stm32f7xx_hal_msp.c **** 
 2400              		.loc 1 875 5 view .LVU706
 2401 0016 0421     		movs	r1, #4
 2402 0018 0848     		ldr	r0, .L125+8
 2403              	.LVL124:
 875:Core/Src/stm32f7xx_hal_msp.c **** 
 2404              		.loc 1 875 5 is_stmt 0 view .LVU707
 2405 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 2406              	.LVL125:
 877:Core/Src/stm32f7xx_hal_msp.c **** 
 2407              		.loc 1 877 5 is_stmt 1 view .LVU708
 2408 001e 4421     		movs	r1, #68
 2409 0020 0748     		ldr	r0, .L125+12
 2410 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2411              	.LVL126:
 879:Core/Src/stm32f7xx_hal_msp.c **** 
 2412              		.loc 1 879 5 view .LVU709
 2413 0026 4FF46051 		mov	r1, #14336
 2414 002a 0648     		ldr	r0, .L125+16
 2415 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 2416              	.LVL127:
 886:Core/Src/stm32f7xx_hal_msp.c **** 
 2417              		.loc 1 886 1 is_stmt 0 view .LVU710
 2418 0030 EBE7     		b	.L121
 2419              	.L126:
 2420 0032 00BF     		.align	2
 2421              	.L125:
 2422 0034 001000A0 		.word	-1610608640
 2423 0038 00380240 		.word	1073887232
 2424 003c 00100240 		.word	1073876992
 2425 0040 00040240 		.word	1073873920
 2426 0044 000C0240 		.word	1073875968
 2427              		.cfi_endproc
 2428              	.LFE157:
 2430              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 2431              		.align	1
 2432              		.global	HAL_RTC_MspInit
 2433              		.syntax unified
 2434              		.thumb
 2435              		.thumb_func
 2437              	HAL_RTC_MspInit:
 2438              	.LVL128:
 2439              	.LFB158:
ARM GAS  /tmp/ccEbOuxq.s 			page 87


 895:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 2440              		.loc 1 895 1 is_stmt 1 view -0
 2441              		.cfi_startproc
 2442              		@ args = 0, pretend = 0, frame = 136
 2443              		@ frame_needed = 0, uses_anonymous_args = 0
 895:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 2444              		.loc 1 895 1 is_stmt 0 view .LVU712
 2445 0000 10B5     		push	{r4, lr}
 2446              	.LCFI43:
 2447              		.cfi_def_cfa_offset 8
 2448              		.cfi_offset 4, -8
 2449              		.cfi_offset 14, -4
 2450 0002 A2B0     		sub	sp, sp, #136
 2451              	.LCFI44:
 2452              		.cfi_def_cfa_offset 144
 2453 0004 0446     		mov	r4, r0
 896:Core/Src/stm32f7xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 2454              		.loc 1 896 3 is_stmt 1 view .LVU713
 896:Core/Src/stm32f7xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 2455              		.loc 1 896 28 is_stmt 0 view .LVU714
 2456 0006 8422     		movs	r2, #132
 2457 0008 0021     		movs	r1, #0
 2458 000a 01A8     		add	r0, sp, #4
 2459              	.LVL129:
 896:Core/Src/stm32f7xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 2460              		.loc 1 896 28 view .LVU715
 2461 000c FFF7FEFF 		bl	memset
 2462              	.LVL130:
 897:Core/Src/stm32f7xx_hal_msp.c ****   {
 2463              		.loc 1 897 3 is_stmt 1 view .LVU716
 897:Core/Src/stm32f7xx_hal_msp.c ****   {
 2464              		.loc 1 897 10 is_stmt 0 view .LVU717
 2465 0010 2268     		ldr	r2, [r4]
 897:Core/Src/stm32f7xx_hal_msp.c ****   {
 2466              		.loc 1 897 5 view .LVU718
 2467 0012 0B4B     		ldr	r3, .L133
 2468 0014 9A42     		cmp	r2, r3
 2469 0016 01D0     		beq	.L131
 2470              	.L127:
 920:Core/Src/stm32f7xx_hal_msp.c **** 
 2471              		.loc 1 920 1 view .LVU719
 2472 0018 22B0     		add	sp, sp, #136
 2473              	.LCFI45:
 2474              		.cfi_remember_state
 2475              		.cfi_def_cfa_offset 8
 2476              		@ sp needed
 2477 001a 10BD     		pop	{r4, pc}
 2478              	.LVL131:
 2479              	.L131:
 2480              	.LCFI46:
 2481              		.cfi_restore_state
 905:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 2482              		.loc 1 905 5 is_stmt 1 view .LVU720
 905:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 2483              		.loc 1 905 46 is_stmt 0 view .LVU721
 2484 001c 2023     		movs	r3, #32
 2485 001e 0193     		str	r3, [sp, #4]
ARM GAS  /tmp/ccEbOuxq.s 			page 88


 906:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2486              		.loc 1 906 5 is_stmt 1 view .LVU722
 906:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2487              		.loc 1 906 43 is_stmt 0 view .LVU723
 2488 0020 4FF40073 		mov	r3, #512
 2489 0024 0D93     		str	r3, [sp, #52]
 907:Core/Src/stm32f7xx_hal_msp.c ****     {
 2490              		.loc 1 907 5 is_stmt 1 view .LVU724
 907:Core/Src/stm32f7xx_hal_msp.c ****     {
 2491              		.loc 1 907 9 is_stmt 0 view .LVU725
 2492 0026 01A8     		add	r0, sp, #4
 2493 0028 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2494              	.LVL132:
 907:Core/Src/stm32f7xx_hal_msp.c ****     {
 2495              		.loc 1 907 8 discriminator 1 view .LVU726
 2496 002c 28B9     		cbnz	r0, .L132
 2497              	.L129:
 913:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 2498              		.loc 1 913 5 is_stmt 1 view .LVU727
 2499 002e 054A     		ldr	r2, .L133+4
 2500 0030 136F     		ldr	r3, [r2, #112]
 2501 0032 43F40043 		orr	r3, r3, #32768
 2502 0036 1367     		str	r3, [r2, #112]
 920:Core/Src/stm32f7xx_hal_msp.c **** 
 2503              		.loc 1 920 1 is_stmt 0 view .LVU728
 2504 0038 EEE7     		b	.L127
 2505              	.L132:
 909:Core/Src/stm32f7xx_hal_msp.c ****     }
 2506              		.loc 1 909 7 is_stmt 1 view .LVU729
 2507 003a FFF7FEFF 		bl	Error_Handler
 2508              	.LVL133:
 2509 003e F6E7     		b	.L129
 2510              	.L134:
 2511              		.align	2
 2512              	.L133:
 2513 0040 00280040 		.word	1073752064
 2514 0044 00380240 		.word	1073887232
 2515              		.cfi_endproc
 2516              	.LFE158:
 2518              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 2519              		.align	1
 2520              		.global	HAL_RTC_MspDeInit
 2521              		.syntax unified
 2522              		.thumb
 2523              		.thumb_func
 2525              	HAL_RTC_MspDeInit:
 2526              	.LVL134:
 2527              	.LFB159:
 929:Core/Src/stm32f7xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 2528              		.loc 1 929 1 view -0
 2529              		.cfi_startproc
 2530              		@ args = 0, pretend = 0, frame = 0
 2531              		@ frame_needed = 0, uses_anonymous_args = 0
 2532              		@ link register save eliminated.
 930:Core/Src/stm32f7xx_hal_msp.c ****   {
 2533              		.loc 1 930 3 view .LVU731
 930:Core/Src/stm32f7xx_hal_msp.c ****   {
ARM GAS  /tmp/ccEbOuxq.s 			page 89


 2534              		.loc 1 930 10 is_stmt 0 view .LVU732
 2535 0000 0268     		ldr	r2, [r0]
 930:Core/Src/stm32f7xx_hal_msp.c ****   {
 2536              		.loc 1 930 5 view .LVU733
 2537 0002 054B     		ldr	r3, .L138
 2538 0004 9A42     		cmp	r2, r3
 2539 0006 00D0     		beq	.L137
 2540              	.L135:
 942:Core/Src/stm32f7xx_hal_msp.c **** 
 2541              		.loc 1 942 1 view .LVU734
 2542 0008 7047     		bx	lr
 2543              	.L137:
 936:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 2544              		.loc 1 936 5 is_stmt 1 view .LVU735
 2545 000a 044A     		ldr	r2, .L138+4
 2546 000c 136F     		ldr	r3, [r2, #112]
 2547 000e 23F40043 		bic	r3, r3, #32768
 2548 0012 1367     		str	r3, [r2, #112]
 942:Core/Src/stm32f7xx_hal_msp.c **** 
 2549              		.loc 1 942 1 is_stmt 0 view .LVU736
 2550 0014 F8E7     		b	.L135
 2551              	.L139:
 2552 0016 00BF     		.align	2
 2553              	.L138:
 2554 0018 00280040 		.word	1073752064
 2555 001c 00380240 		.word	1073887232
 2556              		.cfi_endproc
 2557              	.LFE159:
 2559              		.section	.text.HAL_SD_MspInit,"ax",%progbits
 2560              		.align	1
 2561              		.global	HAL_SD_MspInit
 2562              		.syntax unified
 2563              		.thumb
 2564              		.thumb_func
 2566              	HAL_SD_MspInit:
 2567              	.LVL135:
 2568              	.LFB160:
 951:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2569              		.loc 1 951 1 is_stmt 1 view -0
 2570              		.cfi_startproc
 2571              		@ args = 0, pretend = 0, frame = 32
 2572              		@ frame_needed = 0, uses_anonymous_args = 0
 951:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2573              		.loc 1 951 1 is_stmt 0 view .LVU738
 2574 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2575              	.LCFI47:
 2576              		.cfi_def_cfa_offset 20
 2577              		.cfi_offset 4, -20
 2578              		.cfi_offset 5, -16
 2579              		.cfi_offset 6, -12
 2580              		.cfi_offset 7, -8
 2581              		.cfi_offset 14, -4
 2582 0002 89B0     		sub	sp, sp, #36
 2583              	.LCFI48:
 2584              		.cfi_def_cfa_offset 56
 952:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 2585              		.loc 1 952 3 is_stmt 1 view .LVU739
ARM GAS  /tmp/ccEbOuxq.s 			page 90


 952:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 2586              		.loc 1 952 20 is_stmt 0 view .LVU740
 2587 0004 0023     		movs	r3, #0
 2588 0006 0393     		str	r3, [sp, #12]
 2589 0008 0493     		str	r3, [sp, #16]
 2590 000a 0593     		str	r3, [sp, #20]
 2591 000c 0693     		str	r3, [sp, #24]
 2592 000e 0793     		str	r3, [sp, #28]
 953:Core/Src/stm32f7xx_hal_msp.c ****   {
 2593              		.loc 1 953 3 is_stmt 1 view .LVU741
 953:Core/Src/stm32f7xx_hal_msp.c ****   {
 2594              		.loc 1 953 9 is_stmt 0 view .LVU742
 2595 0010 0268     		ldr	r2, [r0]
 953:Core/Src/stm32f7xx_hal_msp.c ****   {
 2596              		.loc 1 953 5 view .LVU743
 2597 0012 1E4B     		ldr	r3, .L144
 2598 0014 9A42     		cmp	r2, r3
 2599 0016 01D0     		beq	.L143
 2600              	.LVL136:
 2601              	.L140:
 992:Core/Src/stm32f7xx_hal_msp.c **** 
 2602              		.loc 1 992 1 view .LVU744
 2603 0018 09B0     		add	sp, sp, #36
 2604              	.LCFI49:
 2605              		.cfi_remember_state
 2606              		.cfi_def_cfa_offset 20
 2607              		@ sp needed
 2608 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 2609              	.LVL137:
 2610              	.L143:
 2611              	.LCFI50:
 2612              		.cfi_restore_state
 959:Core/Src/stm32f7xx_hal_msp.c **** 
 2613              		.loc 1 959 5 is_stmt 1 view .LVU745
 2614              	.LBB36:
 959:Core/Src/stm32f7xx_hal_msp.c **** 
 2615              		.loc 1 959 5 view .LVU746
 959:Core/Src/stm32f7xx_hal_msp.c **** 
 2616              		.loc 1 959 5 view .LVU747
 2617 001c 03F58633 		add	r3, r3, #68608
 2618 0020 5A6C     		ldr	r2, [r3, #68]
 2619 0022 42F40062 		orr	r2, r2, #2048
 2620 0026 5A64     		str	r2, [r3, #68]
 959:Core/Src/stm32f7xx_hal_msp.c **** 
 2621              		.loc 1 959 5 view .LVU748
 2622 0028 5A6C     		ldr	r2, [r3, #68]
 2623 002a 02F40062 		and	r2, r2, #2048
 2624 002e 0092     		str	r2, [sp]
 959:Core/Src/stm32f7xx_hal_msp.c **** 
 2625              		.loc 1 959 5 view .LVU749
 2626 0030 009A     		ldr	r2, [sp]
 2627              	.LBE36:
 959:Core/Src/stm32f7xx_hal_msp.c **** 
 2628              		.loc 1 959 5 view .LVU750
 961:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2629              		.loc 1 961 5 view .LVU751
 2630              	.LBB37:
ARM GAS  /tmp/ccEbOuxq.s 			page 91


 961:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2631              		.loc 1 961 5 view .LVU752
 961:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2632              		.loc 1 961 5 view .LVU753
 2633 0032 1A6B     		ldr	r2, [r3, #48]
 2634 0034 42F00402 		orr	r2, r2, #4
 2635 0038 1A63     		str	r2, [r3, #48]
 961:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2636              		.loc 1 961 5 view .LVU754
 2637 003a 1A6B     		ldr	r2, [r3, #48]
 2638 003c 02F00402 		and	r2, r2, #4
 2639 0040 0192     		str	r2, [sp, #4]
 961:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2640              		.loc 1 961 5 view .LVU755
 2641 0042 019A     		ldr	r2, [sp, #4]
 2642              	.LBE37:
 961:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2643              		.loc 1 961 5 view .LVU756
 962:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 2644              		.loc 1 962 5 view .LVU757
 2645              	.LBB38:
 962:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 2646              		.loc 1 962 5 view .LVU758
 962:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 2647              		.loc 1 962 5 view .LVU759
 2648 0044 1A6B     		ldr	r2, [r3, #48]
 2649 0046 42F00802 		orr	r2, r2, #8
 2650 004a 1A63     		str	r2, [r3, #48]
 962:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 2651              		.loc 1 962 5 view .LVU760
 2652 004c 1B6B     		ldr	r3, [r3, #48]
 2653 004e 03F00803 		and	r3, r3, #8
 2654 0052 0293     		str	r3, [sp, #8]
 962:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 2655              		.loc 1 962 5 view .LVU761
 2656 0054 029B     		ldr	r3, [sp, #8]
 2657              	.LBE38:
 962:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 2658              		.loc 1 962 5 view .LVU762
 971:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8;
 2659              		.loc 1 971 5 view .LVU763
 971:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8;
 2660              		.loc 1 971 25 is_stmt 0 view .LVU764
 2661 0056 4FF4F853 		mov	r3, #7936
 2662 005a 0393     		str	r3, [sp, #12]
 973:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2663              		.loc 1 973 5 is_stmt 1 view .LVU765
 973:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2664              		.loc 1 973 26 is_stmt 0 view .LVU766
 2665 005c 0227     		movs	r7, #2
 2666 005e 0497     		str	r7, [sp, #16]
 974:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2667              		.loc 1 974 5 is_stmt 1 view .LVU767
 975:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 2668              		.loc 1 975 5 view .LVU768
 975:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 2669              		.loc 1 975 27 is_stmt 0 view .LVU769
ARM GAS  /tmp/ccEbOuxq.s 			page 92


 2670 0060 0326     		movs	r6, #3
 2671 0062 0696     		str	r6, [sp, #24]
 976:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 2672              		.loc 1 976 5 is_stmt 1 view .LVU770
 976:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 2673              		.loc 1 976 31 is_stmt 0 view .LVU771
 2674 0064 0C25     		movs	r5, #12
 2675 0066 0795     		str	r5, [sp, #28]
 977:Core/Src/stm32f7xx_hal_msp.c **** 
 2676              		.loc 1 977 5 is_stmt 1 view .LVU772
 2677 0068 0DEB0504 		add	r4, sp, r5
 2678 006c 2146     		mov	r1, r4
 2679 006e 0848     		ldr	r0, .L144+4
 2680              	.LVL138:
 977:Core/Src/stm32f7xx_hal_msp.c **** 
 2681              		.loc 1 977 5 is_stmt 0 view .LVU773
 2682 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 2683              	.LVL139:
 979:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2684              		.loc 1 979 5 is_stmt 1 view .LVU774
 979:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2685              		.loc 1 979 25 is_stmt 0 view .LVU775
 2686 0074 0423     		movs	r3, #4
 2687 0076 0393     		str	r3, [sp, #12]
 980:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2688              		.loc 1 980 5 is_stmt 1 view .LVU776
 980:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2689              		.loc 1 980 26 is_stmt 0 view .LVU777
 2690 0078 0497     		str	r7, [sp, #16]
 981:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2691              		.loc 1 981 5 is_stmt 1 view .LVU778
 981:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2692              		.loc 1 981 26 is_stmt 0 view .LVU779
 2693 007a 0023     		movs	r3, #0
 2694 007c 0593     		str	r3, [sp, #20]
 982:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 2695              		.loc 1 982 5 is_stmt 1 view .LVU780
 982:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 2696              		.loc 1 982 27 is_stmt 0 view .LVU781
 2697 007e 0696     		str	r6, [sp, #24]
 983:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 2698              		.loc 1 983 5 is_stmt 1 view .LVU782
 983:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 2699              		.loc 1 983 31 is_stmt 0 view .LVU783
 2700 0080 0795     		str	r5, [sp, #28]
 984:Core/Src/stm32f7xx_hal_msp.c **** 
 2701              		.loc 1 984 5 is_stmt 1 view .LVU784
 2702 0082 2146     		mov	r1, r4
 2703 0084 0348     		ldr	r0, .L144+8
 2704 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 2705              	.LVL140:
 992:Core/Src/stm32f7xx_hal_msp.c **** 
 2706              		.loc 1 992 1 is_stmt 0 view .LVU785
 2707 008a C5E7     		b	.L140
 2708              	.L145:
 2709              		.align	2
 2710              	.L144:
ARM GAS  /tmp/ccEbOuxq.s 			page 93


 2711 008c 002C0140 		.word	1073818624
 2712 0090 00080240 		.word	1073874944
 2713 0094 000C0240 		.word	1073875968
 2714              		.cfi_endproc
 2715              	.LFE160:
 2717              		.section	.text.HAL_SD_MspDeInit,"ax",%progbits
 2718              		.align	1
 2719              		.global	HAL_SD_MspDeInit
 2720              		.syntax unified
 2721              		.thumb
 2722              		.thumb_func
 2724              	HAL_SD_MspDeInit:
 2725              	.LVL141:
 2726              	.LFB161:
1001:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 2727              		.loc 1 1001 1 is_stmt 1 view -0
 2728              		.cfi_startproc
 2729              		@ args = 0, pretend = 0, frame = 0
 2730              		@ frame_needed = 0, uses_anonymous_args = 0
1001:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 2731              		.loc 1 1001 1 is_stmt 0 view .LVU787
 2732 0000 08B5     		push	{r3, lr}
 2733              	.LCFI51:
 2734              		.cfi_def_cfa_offset 8
 2735              		.cfi_offset 3, -8
 2736              		.cfi_offset 14, -4
1002:Core/Src/stm32f7xx_hal_msp.c ****   {
 2737              		.loc 1 1002 3 is_stmt 1 view .LVU788
1002:Core/Src/stm32f7xx_hal_msp.c ****   {
 2738              		.loc 1 1002 9 is_stmt 0 view .LVU789
 2739 0002 0268     		ldr	r2, [r0]
1002:Core/Src/stm32f7xx_hal_msp.c ****   {
 2740              		.loc 1 1002 5 view .LVU790
 2741 0004 094B     		ldr	r3, .L150
 2742 0006 9A42     		cmp	r2, r3
 2743 0008 00D0     		beq	.L149
 2744              	.LVL142:
 2745              	.L146:
1028:Core/Src/stm32f7xx_hal_msp.c **** 
 2746              		.loc 1 1028 1 view .LVU791
 2747 000a 08BD     		pop	{r3, pc}
 2748              	.LVL143:
 2749              	.L149:
1008:Core/Src/stm32f7xx_hal_msp.c **** 
 2750              		.loc 1 1008 5 is_stmt 1 view .LVU792
 2751 000c 084A     		ldr	r2, .L150+4
 2752 000e 536C     		ldr	r3, [r2, #68]
 2753 0010 23F40063 		bic	r3, r3, #2048
 2754 0014 5364     		str	r3, [r2, #68]
1018:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8);
 2755              		.loc 1 1018 5 view .LVU793
 2756 0016 4FF4F851 		mov	r1, #7936
 2757 001a 0648     		ldr	r0, .L150+8
 2758              	.LVL144:
1018:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8);
 2759              		.loc 1 1018 5 is_stmt 0 view .LVU794
 2760 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
ARM GAS  /tmp/ccEbOuxq.s 			page 94


 2761              	.LVL145:
1021:Core/Src/stm32f7xx_hal_msp.c **** 
 2762              		.loc 1 1021 5 is_stmt 1 view .LVU795
 2763 0020 0421     		movs	r1, #4
 2764 0022 0548     		ldr	r0, .L150+12
 2765 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2766              	.LVL146:
1028:Core/Src/stm32f7xx_hal_msp.c **** 
 2767              		.loc 1 1028 1 is_stmt 0 view .LVU796
 2768 0028 EFE7     		b	.L146
 2769              	.L151:
 2770 002a 00BF     		.align	2
 2771              	.L150:
 2772 002c 002C0140 		.word	1073818624
 2773 0030 00380240 		.word	1073887232
 2774 0034 00080240 		.word	1073874944
 2775 0038 000C0240 		.word	1073875968
 2776              		.cfi_endproc
 2777              	.LFE161:
 2779              		.section	.text.HAL_SPDIFRX_MspInit,"ax",%progbits
 2780              		.align	1
 2781              		.global	HAL_SPDIFRX_MspInit
 2782              		.syntax unified
 2783              		.thumb
 2784              		.thumb_func
 2786              	HAL_SPDIFRX_MspInit:
 2787              	.LVL147:
 2788              	.LFB162:
1037:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2789              		.loc 1 1037 1 is_stmt 1 view -0
 2790              		.cfi_startproc
 2791              		@ args = 0, pretend = 0, frame = 160
 2792              		@ frame_needed = 0, uses_anonymous_args = 0
1037:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2793              		.loc 1 1037 1 is_stmt 0 view .LVU798
 2794 0000 10B5     		push	{r4, lr}
 2795              	.LCFI52:
 2796              		.cfi_def_cfa_offset 8
 2797              		.cfi_offset 4, -8
 2798              		.cfi_offset 14, -4
 2799 0002 A8B0     		sub	sp, sp, #160
 2800              	.LCFI53:
 2801              		.cfi_def_cfa_offset 168
 2802 0004 0446     		mov	r4, r0
1038:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 2803              		.loc 1 1038 3 is_stmt 1 view .LVU799
1038:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 2804              		.loc 1 1038 20 is_stmt 0 view .LVU800
 2805 0006 0021     		movs	r1, #0
 2806 0008 2391     		str	r1, [sp, #140]
 2807 000a 2491     		str	r1, [sp, #144]
 2808 000c 2591     		str	r1, [sp, #148]
 2809 000e 2691     		str	r1, [sp, #152]
 2810 0010 2791     		str	r1, [sp, #156]
1039:Core/Src/stm32f7xx_hal_msp.c ****   if(hspdifrx->Instance==SPDIFRX)
 2811              		.loc 1 1039 3 is_stmt 1 view .LVU801
1039:Core/Src/stm32f7xx_hal_msp.c ****   if(hspdifrx->Instance==SPDIFRX)
ARM GAS  /tmp/ccEbOuxq.s 			page 95


 2812              		.loc 1 1039 28 is_stmt 0 view .LVU802
 2813 0012 8422     		movs	r2, #132
 2814 0014 02A8     		add	r0, sp, #8
 2815              	.LVL148:
1039:Core/Src/stm32f7xx_hal_msp.c ****   if(hspdifrx->Instance==SPDIFRX)
 2816              		.loc 1 1039 28 view .LVU803
 2817 0016 FFF7FEFF 		bl	memset
 2818              	.LVL149:
1040:Core/Src/stm32f7xx_hal_msp.c ****   {
 2819              		.loc 1 1040 3 is_stmt 1 view .LVU804
1040:Core/Src/stm32f7xx_hal_msp.c ****   {
 2820              		.loc 1 1040 14 is_stmt 0 view .LVU805
 2821 001a 2368     		ldr	r3, [r4]
1040:Core/Src/stm32f7xx_hal_msp.c ****   {
 2822              		.loc 1 1040 5 view .LVU806
 2823 001c B3F1402F 		cmp	r3, #1073758208
 2824 0020 01D0     		beq	.L156
 2825              	.L152:
1079:Core/Src/stm32f7xx_hal_msp.c **** 
 2826              		.loc 1 1079 1 view .LVU807
 2827 0022 28B0     		add	sp, sp, #160
 2828              	.LCFI54:
 2829              		.cfi_remember_state
 2830              		.cfi_def_cfa_offset 8
 2831              		@ sp needed
 2832 0024 10BD     		pop	{r4, pc}
 2833              	.LVL150:
 2834              	.L156:
 2835              	.LCFI55:
 2836              		.cfi_restore_state
1048:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 2837              		.loc 1 1048 5 is_stmt 1 view .LVU808
1048:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 2838              		.loc 1 1048 46 is_stmt 0 view .LVU809
 2839 0026 4FF08073 		mov	r3, #16777216
 2840 002a 0293     		str	r3, [sp, #8]
1049:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 2841              		.loc 1 1049 5 is_stmt 1 view .LVU810
1049:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 2842              		.loc 1 1049 40 is_stmt 0 view .LVU811
 2843 002c 6423     		movs	r3, #100
 2844 002e 0393     		str	r3, [sp, #12]
1050:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 2845              		.loc 1 1050 5 is_stmt 1 view .LVU812
1050:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 2846              		.loc 1 1050 40 is_stmt 0 view .LVU813
 2847 0030 0223     		movs	r3, #2
 2848 0032 0693     		str	r3, [sp, #24]
1051:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 2849              		.loc 1 1051 5 is_stmt 1 view .LVU814
1051:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 2850              		.loc 1 1051 40 is_stmt 0 view .LVU815
 2851 0034 0493     		str	r3, [sp, #16]
1052:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2SDivQ = 1;
 2852              		.loc 1 1052 5 is_stmt 1 view .LVU816
1052:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2SDivQ = 1;
 2853              		.loc 1 1052 40 is_stmt 0 view .LVU817
ARM GAS  /tmp/ccEbOuxq.s 			page 96


 2854 0036 0593     		str	r3, [sp, #20]
1053:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2855              		.loc 1 1053 5 is_stmt 1 view .LVU818
1053:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2856              		.loc 1 1053 36 is_stmt 0 view .LVU819
 2857 0038 0123     		movs	r3, #1
 2858 003a 0B93     		str	r3, [sp, #44]
1054:Core/Src/stm32f7xx_hal_msp.c ****     {
 2859              		.loc 1 1054 5 is_stmt 1 view .LVU820
1054:Core/Src/stm32f7xx_hal_msp.c ****     {
 2860              		.loc 1 1054 9 is_stmt 0 view .LVU821
 2861 003c 02A8     		add	r0, sp, #8
 2862 003e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2863              	.LVL151:
1054:Core/Src/stm32f7xx_hal_msp.c ****     {
 2864              		.loc 1 1054 8 discriminator 1 view .LVU822
 2865 0042 00BB     		cbnz	r0, .L157
 2866              	.L154:
1060:Core/Src/stm32f7xx_hal_msp.c **** 
 2867              		.loc 1 1060 5 is_stmt 1 view .LVU823
 2868              	.LBB39:
1060:Core/Src/stm32f7xx_hal_msp.c **** 
 2869              		.loc 1 1060 5 view .LVU824
1060:Core/Src/stm32f7xx_hal_msp.c **** 
 2870              		.loc 1 1060 5 view .LVU825
 2871 0044 114B     		ldr	r3, .L158
 2872 0046 1A6C     		ldr	r2, [r3, #64]
 2873 0048 42F48032 		orr	r2, r2, #65536
 2874 004c 1A64     		str	r2, [r3, #64]
1060:Core/Src/stm32f7xx_hal_msp.c **** 
 2875              		.loc 1 1060 5 view .LVU826
 2876 004e 1A6C     		ldr	r2, [r3, #64]
 2877 0050 02F48032 		and	r2, r2, #65536
 2878 0054 0092     		str	r2, [sp]
1060:Core/Src/stm32f7xx_hal_msp.c **** 
 2879              		.loc 1 1060 5 view .LVU827
 2880 0056 009A     		ldr	r2, [sp]
 2881              	.LBE39:
1060:Core/Src/stm32f7xx_hal_msp.c **** 
 2882              		.loc 1 1060 5 view .LVU828
1062:Core/Src/stm32f7xx_hal_msp.c ****     /**SPDIFRX GPIO Configuration
 2883              		.loc 1 1062 5 view .LVU829
 2884              	.LBB40:
1062:Core/Src/stm32f7xx_hal_msp.c ****     /**SPDIFRX GPIO Configuration
 2885              		.loc 1 1062 5 view .LVU830
1062:Core/Src/stm32f7xx_hal_msp.c ****     /**SPDIFRX GPIO Configuration
 2886              		.loc 1 1062 5 view .LVU831
 2887 0058 1A6B     		ldr	r2, [r3, #48]
 2888 005a 42F00802 		orr	r2, r2, #8
 2889 005e 1A63     		str	r2, [r3, #48]
1062:Core/Src/stm32f7xx_hal_msp.c ****     /**SPDIFRX GPIO Configuration
 2890              		.loc 1 1062 5 view .LVU832
 2891 0060 1B6B     		ldr	r3, [r3, #48]
 2892 0062 03F00803 		and	r3, r3, #8
 2893 0066 0193     		str	r3, [sp, #4]
1062:Core/Src/stm32f7xx_hal_msp.c ****     /**SPDIFRX GPIO Configuration
 2894              		.loc 1 1062 5 view .LVU833
ARM GAS  /tmp/ccEbOuxq.s 			page 97


 2895 0068 019B     		ldr	r3, [sp, #4]
 2896              	.LBE40:
1062:Core/Src/stm32f7xx_hal_msp.c ****     /**SPDIFRX GPIO Configuration
 2897              		.loc 1 1062 5 view .LVU834
1066:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2898              		.loc 1 1066 5 view .LVU835
1066:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2899              		.loc 1 1066 25 is_stmt 0 view .LVU836
 2900 006a 8023     		movs	r3, #128
 2901 006c 2393     		str	r3, [sp, #140]
1067:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2902              		.loc 1 1067 5 is_stmt 1 view .LVU837
1067:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2903              		.loc 1 1067 26 is_stmt 0 view .LVU838
 2904 006e 0223     		movs	r3, #2
 2905 0070 2493     		str	r3, [sp, #144]
1068:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2906              		.loc 1 1068 5 is_stmt 1 view .LVU839
1068:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2907              		.loc 1 1068 26 is_stmt 0 view .LVU840
 2908 0072 0023     		movs	r3, #0
 2909 0074 2593     		str	r3, [sp, #148]
1069:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 2910              		.loc 1 1069 5 is_stmt 1 view .LVU841
1069:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 2911              		.loc 1 1069 27 is_stmt 0 view .LVU842
 2912 0076 2693     		str	r3, [sp, #152]
1070:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 2913              		.loc 1 1070 5 is_stmt 1 view .LVU843
1070:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 2914              		.loc 1 1070 31 is_stmt 0 view .LVU844
 2915 0078 0823     		movs	r3, #8
 2916 007a 2793     		str	r3, [sp, #156]
1071:Core/Src/stm32f7xx_hal_msp.c **** 
 2917              		.loc 1 1071 5 is_stmt 1 view .LVU845
 2918 007c 23A9     		add	r1, sp, #140
 2919 007e 0448     		ldr	r0, .L158+4
 2920 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 2921              	.LVL152:
1079:Core/Src/stm32f7xx_hal_msp.c **** 
 2922              		.loc 1 1079 1 is_stmt 0 view .LVU846
 2923 0084 CDE7     		b	.L152
 2924              	.L157:
1056:Core/Src/stm32f7xx_hal_msp.c ****     }
 2925              		.loc 1 1056 7 is_stmt 1 view .LVU847
 2926 0086 FFF7FEFF 		bl	Error_Handler
 2927              	.LVL153:
 2928 008a DBE7     		b	.L154
 2929              	.L159:
 2930              		.align	2
 2931              	.L158:
 2932 008c 00380240 		.word	1073887232
 2933 0090 000C0240 		.word	1073875968
 2934              		.cfi_endproc
 2935              	.LFE162:
 2937              		.section	.text.HAL_SPDIFRX_MspDeInit,"ax",%progbits
 2938              		.align	1
ARM GAS  /tmp/ccEbOuxq.s 			page 98


 2939              		.global	HAL_SPDIFRX_MspDeInit
 2940              		.syntax unified
 2941              		.thumb
 2942              		.thumb_func
 2944              	HAL_SPDIFRX_MspDeInit:
 2945              	.LVL154:
 2946              	.LFB163:
1088:Core/Src/stm32f7xx_hal_msp.c ****   if(hspdifrx->Instance==SPDIFRX)
 2947              		.loc 1 1088 1 view -0
 2948              		.cfi_startproc
 2949              		@ args = 0, pretend = 0, frame = 0
 2950              		@ frame_needed = 0, uses_anonymous_args = 0
1088:Core/Src/stm32f7xx_hal_msp.c ****   if(hspdifrx->Instance==SPDIFRX)
 2951              		.loc 1 1088 1 is_stmt 0 view .LVU849
 2952 0000 08B5     		push	{r3, lr}
 2953              	.LCFI56:
 2954              		.cfi_def_cfa_offset 8
 2955              		.cfi_offset 3, -8
 2956              		.cfi_offset 14, -4
1089:Core/Src/stm32f7xx_hal_msp.c ****   {
 2957              		.loc 1 1089 3 is_stmt 1 view .LVU850
1089:Core/Src/stm32f7xx_hal_msp.c ****   {
 2958              		.loc 1 1089 14 is_stmt 0 view .LVU851
 2959 0002 0368     		ldr	r3, [r0]
1089:Core/Src/stm32f7xx_hal_msp.c ****   {
 2960              		.loc 1 1089 5 view .LVU852
 2961 0004 B3F1402F 		cmp	r3, #1073758208
 2962 0008 00D0     		beq	.L163
 2963              	.LVL155:
 2964              	.L160:
1107:Core/Src/stm32f7xx_hal_msp.c **** 
 2965              		.loc 1 1107 1 view .LVU853
 2966 000a 08BD     		pop	{r3, pc}
 2967              	.LVL156:
 2968              	.L163:
1095:Core/Src/stm32f7xx_hal_msp.c **** 
 2969              		.loc 1 1095 5 is_stmt 1 view .LVU854
 2970 000c 044A     		ldr	r2, .L164
 2971 000e 136C     		ldr	r3, [r2, #64]
 2972 0010 23F48033 		bic	r3, r3, #65536
 2973 0014 1364     		str	r3, [r2, #64]
1100:Core/Src/stm32f7xx_hal_msp.c **** 
 2974              		.loc 1 1100 5 view .LVU855
 2975 0016 8021     		movs	r1, #128
 2976 0018 0248     		ldr	r0, .L164+4
 2977              	.LVL157:
1100:Core/Src/stm32f7xx_hal_msp.c **** 
 2978              		.loc 1 1100 5 is_stmt 0 view .LVU856
 2979 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 2980              	.LVL158:
1107:Core/Src/stm32f7xx_hal_msp.c **** 
 2981              		.loc 1 1107 1 view .LVU857
 2982 001e F4E7     		b	.L160
 2983              	.L165:
 2984              		.align	2
 2985              	.L164:
 2986 0020 00380240 		.word	1073887232
ARM GAS  /tmp/ccEbOuxq.s 			page 99


 2987 0024 000C0240 		.word	1073875968
 2988              		.cfi_endproc
 2989              	.LFE163:
 2991              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 2992              		.align	1
 2993              		.global	HAL_SPI_MspInit
 2994              		.syntax unified
 2995              		.thumb
 2996              		.thumb_func
 2998              	HAL_SPI_MspInit:
 2999              	.LVL159:
 3000              	.LFB164:
1116:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 3001              		.loc 1 1116 1 is_stmt 1 view -0
 3002              		.cfi_startproc
 3003              		@ args = 0, pretend = 0, frame = 32
 3004              		@ frame_needed = 0, uses_anonymous_args = 0
1116:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 3005              		.loc 1 1116 1 is_stmt 0 view .LVU859
 3006 0000 70B5     		push	{r4, r5, r6, lr}
 3007              	.LCFI57:
 3008              		.cfi_def_cfa_offset 16
 3009              		.cfi_offset 4, -16
 3010              		.cfi_offset 5, -12
 3011              		.cfi_offset 6, -8
 3012              		.cfi_offset 14, -4
 3013 0002 88B0     		sub	sp, sp, #32
 3014              	.LCFI58:
 3015              		.cfi_def_cfa_offset 48
1117:Core/Src/stm32f7xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 3016              		.loc 1 1117 3 is_stmt 1 view .LVU860
1117:Core/Src/stm32f7xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 3017              		.loc 1 1117 20 is_stmt 0 view .LVU861
 3018 0004 0023     		movs	r3, #0
 3019 0006 0393     		str	r3, [sp, #12]
 3020 0008 0493     		str	r3, [sp, #16]
 3021 000a 0593     		str	r3, [sp, #20]
 3022 000c 0693     		str	r3, [sp, #24]
 3023 000e 0793     		str	r3, [sp, #28]
1118:Core/Src/stm32f7xx_hal_msp.c ****   {
 3024              		.loc 1 1118 3 is_stmt 1 view .LVU862
1118:Core/Src/stm32f7xx_hal_msp.c ****   {
 3025              		.loc 1 1118 10 is_stmt 0 view .LVU863
 3026 0010 0268     		ldr	r2, [r0]
1118:Core/Src/stm32f7xx_hal_msp.c ****   {
 3027              		.loc 1 1118 5 view .LVU864
 3028 0012 1C4B     		ldr	r3, .L170
 3029 0014 9A42     		cmp	r2, r3
 3030 0016 01D0     		beq	.L169
 3031              	.LVL160:
 3032              	.L166:
1153:Core/Src/stm32f7xx_hal_msp.c **** 
 3033              		.loc 1 1153 1 view .LVU865
 3034 0018 08B0     		add	sp, sp, #32
 3035              	.LCFI59:
 3036              		.cfi_remember_state
 3037              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccEbOuxq.s 			page 100


 3038              		@ sp needed
 3039 001a 70BD     		pop	{r4, r5, r6, pc}
 3040              	.LVL161:
 3041              	.L169:
 3042              	.LCFI60:
 3043              		.cfi_restore_state
1124:Core/Src/stm32f7xx_hal_msp.c **** 
 3044              		.loc 1 1124 5 is_stmt 1 view .LVU866
 3045              	.LBB41:
1124:Core/Src/stm32f7xx_hal_msp.c **** 
 3046              		.loc 1 1124 5 view .LVU867
1124:Core/Src/stm32f7xx_hal_msp.c **** 
 3047              		.loc 1 1124 5 view .LVU868
 3048 001c 03F50033 		add	r3, r3, #131072
 3049 0020 1A6C     		ldr	r2, [r3, #64]
 3050 0022 42F48042 		orr	r2, r2, #16384
 3051 0026 1A64     		str	r2, [r3, #64]
1124:Core/Src/stm32f7xx_hal_msp.c **** 
 3052              		.loc 1 1124 5 view .LVU869
 3053 0028 1A6C     		ldr	r2, [r3, #64]
 3054 002a 02F48042 		and	r2, r2, #16384
 3055 002e 0092     		str	r2, [sp]
1124:Core/Src/stm32f7xx_hal_msp.c **** 
 3056              		.loc 1 1124 5 view .LVU870
 3057 0030 009A     		ldr	r2, [sp]
 3058              	.LBE41:
1124:Core/Src/stm32f7xx_hal_msp.c **** 
 3059              		.loc 1 1124 5 view .LVU871
1126:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 3060              		.loc 1 1126 5 view .LVU872
 3061              	.LBB42:
1126:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 3062              		.loc 1 1126 5 view .LVU873
1126:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 3063              		.loc 1 1126 5 view .LVU874
 3064 0032 1A6B     		ldr	r2, [r3, #48]
 3065 0034 42F48072 		orr	r2, r2, #256
 3066 0038 1A63     		str	r2, [r3, #48]
1126:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 3067              		.loc 1 1126 5 view .LVU875
 3068 003a 1A6B     		ldr	r2, [r3, #48]
 3069 003c 02F48072 		and	r2, r2, #256
 3070 0040 0192     		str	r2, [sp, #4]
1126:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 3071              		.loc 1 1126 5 view .LVU876
 3072 0042 019A     		ldr	r2, [sp, #4]
 3073              	.LBE42:
1126:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 3074              		.loc 1 1126 5 view .LVU877
1127:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 3075              		.loc 1 1127 5 view .LVU878
 3076              	.LBB43:
1127:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 3077              		.loc 1 1127 5 view .LVU879
1127:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 3078              		.loc 1 1127 5 view .LVU880
 3079 0044 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/ccEbOuxq.s 			page 101


 3080 0046 42F00202 		orr	r2, r2, #2
 3081 004a 1A63     		str	r2, [r3, #48]
1127:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 3082              		.loc 1 1127 5 view .LVU881
 3083 004c 1B6B     		ldr	r3, [r3, #48]
 3084 004e 03F00203 		and	r3, r3, #2
 3085 0052 0293     		str	r3, [sp, #8]
1127:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 3086              		.loc 1 1127 5 view .LVU882
 3087 0054 029B     		ldr	r3, [sp, #8]
 3088              	.LBE43:
1127:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 3089              		.loc 1 1127 5 view .LVU883
1133:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3090              		.loc 1 1133 5 view .LVU884
1133:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3091              		.loc 1 1133 25 is_stmt 0 view .LVU885
 3092 0056 0224     		movs	r4, #2
 3093 0058 0394     		str	r4, [sp, #12]
1134:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3094              		.loc 1 1134 5 is_stmt 1 view .LVU886
1134:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3095              		.loc 1 1134 26 is_stmt 0 view .LVU887
 3096 005a 0494     		str	r4, [sp, #16]
1135:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3097              		.loc 1 1135 5 is_stmt 1 view .LVU888
1136:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 3098              		.loc 1 1136 5 view .LVU889
1137:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 3099              		.loc 1 1137 5 view .LVU890
1137:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 3100              		.loc 1 1137 31 is_stmt 0 view .LVU891
 3101 005c 0526     		movs	r6, #5
 3102 005e 0796     		str	r6, [sp, #28]
1138:Core/Src/stm32f7xx_hal_msp.c **** 
 3103              		.loc 1 1138 5 is_stmt 1 view .LVU892
 3104 0060 03AD     		add	r5, sp, #12
 3105 0062 2946     		mov	r1, r5
 3106 0064 0848     		ldr	r0, .L170+4
 3107              	.LVL162:
1138:Core/Src/stm32f7xx_hal_msp.c **** 
 3108              		.loc 1 1138 5 is_stmt 0 view .LVU893
 3109 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 3110              	.LVL163:
1140:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3111              		.loc 1 1140 5 is_stmt 1 view .LVU894
1140:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3112              		.loc 1 1140 25 is_stmt 0 view .LVU895
 3113 006a 4FF44043 		mov	r3, #49152
 3114 006e 0393     		str	r3, [sp, #12]
1141:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3115              		.loc 1 1141 5 is_stmt 1 view .LVU896
1141:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3116              		.loc 1 1141 26 is_stmt 0 view .LVU897
 3117 0070 0494     		str	r4, [sp, #16]
1142:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3118              		.loc 1 1142 5 is_stmt 1 view .LVU898
ARM GAS  /tmp/ccEbOuxq.s 			page 102


1142:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3119              		.loc 1 1142 26 is_stmt 0 view .LVU899
 3120 0072 0023     		movs	r3, #0
 3121 0074 0593     		str	r3, [sp, #20]
1143:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 3122              		.loc 1 1143 5 is_stmt 1 view .LVU900
1143:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 3123              		.loc 1 1143 27 is_stmt 0 view .LVU901
 3124 0076 0693     		str	r3, [sp, #24]
1144:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 3125              		.loc 1 1144 5 is_stmt 1 view .LVU902
1144:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 3126              		.loc 1 1144 31 is_stmt 0 view .LVU903
 3127 0078 0796     		str	r6, [sp, #28]
1145:Core/Src/stm32f7xx_hal_msp.c **** 
 3128              		.loc 1 1145 5 is_stmt 1 view .LVU904
 3129 007a 2946     		mov	r1, r5
 3130 007c 0348     		ldr	r0, .L170+8
 3131 007e FFF7FEFF 		bl	HAL_GPIO_Init
 3132              	.LVL164:
1153:Core/Src/stm32f7xx_hal_msp.c **** 
 3133              		.loc 1 1153 1 is_stmt 0 view .LVU905
 3134 0082 C9E7     		b	.L166
 3135              	.L171:
 3136              		.align	2
 3137              	.L170:
 3138 0084 00380040 		.word	1073756160
 3139 0088 00200240 		.word	1073881088
 3140 008c 00040240 		.word	1073873920
 3141              		.cfi_endproc
 3142              	.LFE164:
 3144              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 3145              		.align	1
 3146              		.global	HAL_SPI_MspDeInit
 3147              		.syntax unified
 3148              		.thumb
 3149              		.thumb_func
 3151              	HAL_SPI_MspDeInit:
 3152              	.LVL165:
 3153              	.LFB165:
1162:Core/Src/stm32f7xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 3154              		.loc 1 1162 1 is_stmt 1 view -0
 3155              		.cfi_startproc
 3156              		@ args = 0, pretend = 0, frame = 0
 3157              		@ frame_needed = 0, uses_anonymous_args = 0
1162:Core/Src/stm32f7xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 3158              		.loc 1 1162 1 is_stmt 0 view .LVU907
 3159 0000 08B5     		push	{r3, lr}
 3160              	.LCFI61:
 3161              		.cfi_def_cfa_offset 8
 3162              		.cfi_offset 3, -8
 3163              		.cfi_offset 14, -4
1163:Core/Src/stm32f7xx_hal_msp.c ****   {
 3164              		.loc 1 1163 3 is_stmt 1 view .LVU908
1163:Core/Src/stm32f7xx_hal_msp.c ****   {
 3165              		.loc 1 1163 10 is_stmt 0 view .LVU909
 3166 0002 0268     		ldr	r2, [r0]
ARM GAS  /tmp/ccEbOuxq.s 			page 103


1163:Core/Src/stm32f7xx_hal_msp.c ****   {
 3167              		.loc 1 1163 5 view .LVU910
 3168 0004 094B     		ldr	r3, .L176
 3169 0006 9A42     		cmp	r2, r3
 3170 0008 00D0     		beq	.L175
 3171              	.LVL166:
 3172              	.L172:
1185:Core/Src/stm32f7xx_hal_msp.c **** 
 3173              		.loc 1 1185 1 view .LVU911
 3174 000a 08BD     		pop	{r3, pc}
 3175              	.LVL167:
 3176              	.L175:
1169:Core/Src/stm32f7xx_hal_msp.c **** 
 3177              		.loc 1 1169 5 is_stmt 1 view .LVU912
 3178 000c 084A     		ldr	r2, .L176+4
 3179 000e 136C     		ldr	r3, [r2, #64]
 3180 0010 23F48043 		bic	r3, r3, #16384
 3181 0014 1364     		str	r3, [r2, #64]
1176:Core/Src/stm32f7xx_hal_msp.c **** 
 3182              		.loc 1 1176 5 view .LVU913
 3183 0016 0221     		movs	r1, #2
 3184 0018 0648     		ldr	r0, .L176+8
 3185              	.LVL168:
1176:Core/Src/stm32f7xx_hal_msp.c **** 
 3186              		.loc 1 1176 5 is_stmt 0 view .LVU914
 3187 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 3188              	.LVL169:
1178:Core/Src/stm32f7xx_hal_msp.c **** 
 3189              		.loc 1 1178 5 is_stmt 1 view .LVU915
 3190 001e 4FF44041 		mov	r1, #49152
 3191 0022 0548     		ldr	r0, .L176+12
 3192 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 3193              	.LVL170:
1185:Core/Src/stm32f7xx_hal_msp.c **** 
 3194              		.loc 1 1185 1 is_stmt 0 view .LVU916
 3195 0028 EFE7     		b	.L172
 3196              	.L177:
 3197 002a 00BF     		.align	2
 3198              	.L176:
 3199 002c 00380040 		.word	1073756160
 3200 0030 00380240 		.word	1073887232
 3201 0034 00200240 		.word	1073881088
 3202 0038 00040240 		.word	1073873920
 3203              		.cfi_endproc
 3204              	.LFE165:
 3206              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 3207              		.align	1
 3208              		.global	HAL_TIM_Base_MspInit
 3209              		.syntax unified
 3210              		.thumb
 3211              		.thumb_func
 3213              	HAL_TIM_Base_MspInit:
 3214              	.LVL171:
 3215              	.LFB166:
1194:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 3216              		.loc 1 1194 1 is_stmt 1 view -0
 3217              		.cfi_startproc
ARM GAS  /tmp/ccEbOuxq.s 			page 104


 3218              		@ args = 0, pretend = 0, frame = 24
 3219              		@ frame_needed = 0, uses_anonymous_args = 0
 3220              		@ link register save eliminated.
1194:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 3221              		.loc 1 1194 1 is_stmt 0 view .LVU918
 3222 0000 86B0     		sub	sp, sp, #24
 3223              	.LCFI62:
 3224              		.cfi_def_cfa_offset 24
1195:Core/Src/stm32f7xx_hal_msp.c ****   {
 3225              		.loc 1 1195 3 is_stmt 1 view .LVU919
1195:Core/Src/stm32f7xx_hal_msp.c ****   {
 3226              		.loc 1 1195 15 is_stmt 0 view .LVU920
 3227 0002 0368     		ldr	r3, [r0]
1195:Core/Src/stm32f7xx_hal_msp.c ****   {
 3228              		.loc 1 1195 5 view .LVU921
 3229 0004 234A     		ldr	r2, .L189
 3230 0006 9342     		cmp	r3, r2
 3231 0008 16D0     		beq	.L185
1206:Core/Src/stm32f7xx_hal_msp.c ****   {
 3232              		.loc 1 1206 8 is_stmt 1 view .LVU922
1206:Core/Src/stm32f7xx_hal_msp.c ****   {
 3233              		.loc 1 1206 10 is_stmt 0 view .LVU923
 3234 000a B3F1804F 		cmp	r3, #1073741824
 3235 000e 1FD0     		beq	.L186
1217:Core/Src/stm32f7xx_hal_msp.c ****   {
 3236              		.loc 1 1217 8 is_stmt 1 view .LVU924
1217:Core/Src/stm32f7xx_hal_msp.c ****   {
 3237              		.loc 1 1217 10 is_stmt 0 view .LVU925
 3238 0010 214A     		ldr	r2, .L189+4
 3239 0012 9342     		cmp	r3, r2
 3240 0014 28D0     		beq	.L187
1228:Core/Src/stm32f7xx_hal_msp.c ****   {
 3241              		.loc 1 1228 8 is_stmt 1 view .LVU926
1228:Core/Src/stm32f7xx_hal_msp.c ****   {
 3242              		.loc 1 1228 10 is_stmt 0 view .LVU927
 3243 0016 214A     		ldr	r2, .L189+8
 3244 0018 9342     		cmp	r3, r2
 3245 001a 30D0     		beq	.L188
1239:Core/Src/stm32f7xx_hal_msp.c ****   {
 3246              		.loc 1 1239 8 is_stmt 1 view .LVU928
1239:Core/Src/stm32f7xx_hal_msp.c ****   {
 3247              		.loc 1 1239 10 is_stmt 0 view .LVU929
 3248 001c 204A     		ldr	r2, .L189+12
 3249 001e 9342     		cmp	r3, r2
 3250 0020 14D1     		bne	.L178
1245:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 3251              		.loc 1 1245 5 is_stmt 1 view .LVU930
 3252              	.LBB44:
1245:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 3253              		.loc 1 1245 5 view .LVU931
1245:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 3254              		.loc 1 1245 5 view .LVU932
 3255 0022 204B     		ldr	r3, .L189+16
 3256 0024 5A6C     		ldr	r2, [r3, #68]
 3257 0026 42F00202 		orr	r2, r2, #2
 3258 002a 5A64     		str	r2, [r3, #68]
1245:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
ARM GAS  /tmp/ccEbOuxq.s 			page 105


 3259              		.loc 1 1245 5 view .LVU933
 3260 002c 5B6C     		ldr	r3, [r3, #68]
 3261 002e 03F00203 		and	r3, r3, #2
 3262 0032 0593     		str	r3, [sp, #20]
1245:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 3263              		.loc 1 1245 5 view .LVU934
 3264 0034 059B     		ldr	r3, [sp, #20]
 3265              	.LBE44:
1245:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 3266              		.loc 1 1245 5 discriminator 1 view .LVU935
1251:Core/Src/stm32f7xx_hal_msp.c **** 
 3267              		.loc 1 1251 1 is_stmt 0 view .LVU936
 3268 0036 09E0     		b	.L178
 3269              	.L185:
1201:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 3270              		.loc 1 1201 5 is_stmt 1 view .LVU937
 3271              	.LBB45:
1201:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 3272              		.loc 1 1201 5 view .LVU938
1201:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 3273              		.loc 1 1201 5 view .LVU939
 3274 0038 1A4B     		ldr	r3, .L189+16
 3275 003a 5A6C     		ldr	r2, [r3, #68]
 3276 003c 42F00102 		orr	r2, r2, #1
 3277 0040 5A64     		str	r2, [r3, #68]
1201:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 3278              		.loc 1 1201 5 view .LVU940
 3279 0042 5B6C     		ldr	r3, [r3, #68]
 3280 0044 03F00103 		and	r3, r3, #1
 3281 0048 0193     		str	r3, [sp, #4]
1201:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 3282              		.loc 1 1201 5 view .LVU941
 3283 004a 019B     		ldr	r3, [sp, #4]
 3284              	.LBE45:
1201:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 3285              		.loc 1 1201 5 view .LVU942
 3286              	.L178:
1251:Core/Src/stm32f7xx_hal_msp.c **** 
 3287              		.loc 1 1251 1 is_stmt 0 view .LVU943
 3288 004c 06B0     		add	sp, sp, #24
 3289              	.LCFI63:
 3290              		.cfi_remember_state
 3291              		.cfi_def_cfa_offset 0
 3292              		@ sp needed
 3293 004e 7047     		bx	lr
 3294              	.L186:
 3295              	.LCFI64:
 3296              		.cfi_restore_state
1212:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 3297              		.loc 1 1212 5 is_stmt 1 view .LVU944
 3298              	.LBB46:
1212:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 3299              		.loc 1 1212 5 view .LVU945
1212:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 3300              		.loc 1 1212 5 view .LVU946
 3301 0050 03F50E33 		add	r3, r3, #145408
 3302 0054 1A6C     		ldr	r2, [r3, #64]
ARM GAS  /tmp/ccEbOuxq.s 			page 106


 3303 0056 42F00102 		orr	r2, r2, #1
 3304 005a 1A64     		str	r2, [r3, #64]
1212:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 3305              		.loc 1 1212 5 view .LVU947
 3306 005c 1B6C     		ldr	r3, [r3, #64]
 3307 005e 03F00103 		and	r3, r3, #1
 3308 0062 0293     		str	r3, [sp, #8]
1212:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 3309              		.loc 1 1212 5 view .LVU948
 3310 0064 029B     		ldr	r3, [sp, #8]
 3311              	.LBE46:
1212:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 3312              		.loc 1 1212 5 view .LVU949
 3313 0066 F1E7     		b	.L178
 3314              	.L187:
1223:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 3315              		.loc 1 1223 5 view .LVU950
 3316              	.LBB47:
1223:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 3317              		.loc 1 1223 5 view .LVU951
1223:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 3318              		.loc 1 1223 5 view .LVU952
 3319 0068 0E4B     		ldr	r3, .L189+16
 3320 006a 1A6C     		ldr	r2, [r3, #64]
 3321 006c 42F00202 		orr	r2, r2, #2
 3322 0070 1A64     		str	r2, [r3, #64]
1223:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 3323              		.loc 1 1223 5 view .LVU953
 3324 0072 1B6C     		ldr	r3, [r3, #64]
 3325 0074 03F00203 		and	r3, r3, #2
 3326 0078 0393     		str	r3, [sp, #12]
1223:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 3327              		.loc 1 1223 5 view .LVU954
 3328 007a 039B     		ldr	r3, [sp, #12]
 3329              	.LBE47:
1223:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 3330              		.loc 1 1223 5 view .LVU955
 3331 007c E6E7     		b	.L178
 3332              	.L188:
1234:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 3333              		.loc 1 1234 5 view .LVU956
 3334              	.LBB48:
1234:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 3335              		.loc 1 1234 5 view .LVU957
1234:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 3336              		.loc 1 1234 5 view .LVU958
 3337 007e 094B     		ldr	r3, .L189+16
 3338 0080 1A6C     		ldr	r2, [r3, #64]
 3339 0082 42F00802 		orr	r2, r2, #8
 3340 0086 1A64     		str	r2, [r3, #64]
1234:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 3341              		.loc 1 1234 5 view .LVU959
 3342 0088 1B6C     		ldr	r3, [r3, #64]
 3343 008a 03F00803 		and	r3, r3, #8
 3344 008e 0493     		str	r3, [sp, #16]
1234:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 3345              		.loc 1 1234 5 view .LVU960
ARM GAS  /tmp/ccEbOuxq.s 			page 107


 3346 0090 049B     		ldr	r3, [sp, #16]
 3347              	.LBE48:
1234:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 3348              		.loc 1 1234 5 view .LVU961
 3349 0092 DBE7     		b	.L178
 3350              	.L190:
 3351              		.align	2
 3352              	.L189:
 3353 0094 00000140 		.word	1073807360
 3354 0098 00040040 		.word	1073742848
 3355 009c 000C0040 		.word	1073744896
 3356 00a0 00040140 		.word	1073808384
 3357 00a4 00380240 		.word	1073887232
 3358              		.cfi_endproc
 3359              	.LFE166:
 3361              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 3362              		.align	1
 3363              		.global	HAL_TIM_PWM_MspInit
 3364              		.syntax unified
 3365              		.thumb
 3366              		.thumb_func
 3368              	HAL_TIM_PWM_MspInit:
 3369              	.LVL172:
 3370              	.LFB167:
1260:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_pwm->Instance==TIM12)
 3371              		.loc 1 1260 1 view -0
 3372              		.cfi_startproc
 3373              		@ args = 0, pretend = 0, frame = 8
 3374              		@ frame_needed = 0, uses_anonymous_args = 0
 3375              		@ link register save eliminated.
1261:Core/Src/stm32f7xx_hal_msp.c ****   {
 3376              		.loc 1 1261 3 view .LVU963
1261:Core/Src/stm32f7xx_hal_msp.c ****   {
 3377              		.loc 1 1261 14 is_stmt 0 view .LVU964
 3378 0000 0268     		ldr	r2, [r0]
1261:Core/Src/stm32f7xx_hal_msp.c ****   {
 3379              		.loc 1 1261 5 view .LVU965
 3380 0002 094B     		ldr	r3, .L198
 3381 0004 9A42     		cmp	r2, r3
 3382 0006 00D0     		beq	.L197
 3383 0008 7047     		bx	lr
 3384              	.L197:
1260:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_pwm->Instance==TIM12)
 3385              		.loc 1 1260 1 view .LVU966
 3386 000a 82B0     		sub	sp, sp, #8
 3387              	.LCFI65:
 3388              		.cfi_def_cfa_offset 8
1267:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 3389              		.loc 1 1267 5 is_stmt 1 view .LVU967
 3390              	.LBB49:
1267:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 3391              		.loc 1 1267 5 view .LVU968
1267:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 3392              		.loc 1 1267 5 view .LVU969
 3393 000c 03F50833 		add	r3, r3, #139264
 3394 0010 1A6C     		ldr	r2, [r3, #64]
 3395 0012 42F04002 		orr	r2, r2, #64
ARM GAS  /tmp/ccEbOuxq.s 			page 108


 3396 0016 1A64     		str	r2, [r3, #64]
1267:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 3397              		.loc 1 1267 5 view .LVU970
 3398 0018 1B6C     		ldr	r3, [r3, #64]
 3399 001a 03F04003 		and	r3, r3, #64
 3400 001e 0193     		str	r3, [sp, #4]
1267:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 3401              		.loc 1 1267 5 view .LVU971
 3402 0020 019B     		ldr	r3, [sp, #4]
 3403              	.LBE49:
1267:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 3404              		.loc 1 1267 5 discriminator 1 view .LVU972
1274:Core/Src/stm32f7xx_hal_msp.c **** 
 3405              		.loc 1 1274 1 is_stmt 0 view .LVU973
 3406 0022 02B0     		add	sp, sp, #8
 3407              	.LCFI66:
 3408              		.cfi_def_cfa_offset 0
 3409              		@ sp needed
 3410 0024 7047     		bx	lr
 3411              	.L199:
 3412 0026 00BF     		.align	2
 3413              	.L198:
 3414 0028 00180040 		.word	1073747968
 3415              		.cfi_endproc
 3416              	.LFE167:
 3418              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 3419              		.align	1
 3420              		.global	HAL_TIM_MspPostInit
 3421              		.syntax unified
 3422              		.thumb
 3423              		.thumb_func
 3425              	HAL_TIM_MspPostInit:
 3426              	.LVL173:
 3427              	.LFB168:
1277:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 3428              		.loc 1 1277 1 is_stmt 1 view -0
 3429              		.cfi_startproc
 3430              		@ args = 0, pretend = 0, frame = 40
 3431              		@ frame_needed = 0, uses_anonymous_args = 0
1277:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 3432              		.loc 1 1277 1 is_stmt 0 view .LVU975
 3433 0000 00B5     		push	{lr}
 3434              	.LCFI67:
 3435              		.cfi_def_cfa_offset 4
 3436              		.cfi_offset 14, -4
 3437 0002 8BB0     		sub	sp, sp, #44
 3438              	.LCFI68:
 3439              		.cfi_def_cfa_offset 48
1278:Core/Src/stm32f7xx_hal_msp.c ****   if(htim->Instance==TIM1)
 3440              		.loc 1 1278 3 is_stmt 1 view .LVU976
1278:Core/Src/stm32f7xx_hal_msp.c ****   if(htim->Instance==TIM1)
 3441              		.loc 1 1278 20 is_stmt 0 view .LVU977
 3442 0004 0023     		movs	r3, #0
 3443 0006 0593     		str	r3, [sp, #20]
 3444 0008 0693     		str	r3, [sp, #24]
 3445 000a 0793     		str	r3, [sp, #28]
 3446 000c 0893     		str	r3, [sp, #32]
ARM GAS  /tmp/ccEbOuxq.s 			page 109


 3447 000e 0993     		str	r3, [sp, #36]
1279:Core/Src/stm32f7xx_hal_msp.c ****   {
 3448              		.loc 1 1279 3 is_stmt 1 view .LVU978
1279:Core/Src/stm32f7xx_hal_msp.c ****   {
 3449              		.loc 1 1279 10 is_stmt 0 view .LVU979
 3450 0010 0368     		ldr	r3, [r0]
1279:Core/Src/stm32f7xx_hal_msp.c ****   {
 3451              		.loc 1 1279 5 view .LVU980
 3452 0012 3E4A     		ldr	r2, .L212
 3453 0014 9342     		cmp	r3, r2
 3454 0016 0ED0     		beq	.L207
1299:Core/Src/stm32f7xx_hal_msp.c ****   {
 3455              		.loc 1 1299 8 is_stmt 1 view .LVU981
1299:Core/Src/stm32f7xx_hal_msp.c ****   {
 3456              		.loc 1 1299 10 is_stmt 0 view .LVU982
 3457 0018 B3F1804F 		cmp	r3, #1073741824
 3458 001c 21D0     		beq	.L208
1320:Core/Src/stm32f7xx_hal_msp.c ****   {
 3459              		.loc 1 1320 8 is_stmt 1 view .LVU983
1320:Core/Src/stm32f7xx_hal_msp.c ****   {
 3460              		.loc 1 1320 10 is_stmt 0 view .LVU984
 3461 001e 3C4A     		ldr	r2, .L212+4
 3462 0020 9342     		cmp	r3, r2
 3463 0022 35D0     		beq	.L209
1341:Core/Src/stm32f7xx_hal_msp.c ****   {
 3464              		.loc 1 1341 8 is_stmt 1 view .LVU985
1341:Core/Src/stm32f7xx_hal_msp.c ****   {
 3465              		.loc 1 1341 10 is_stmt 0 view .LVU986
 3466 0024 3B4A     		ldr	r2, .L212+8
 3467 0026 9342     		cmp	r3, r2
 3468 0028 46D0     		beq	.L210
1362:Core/Src/stm32f7xx_hal_msp.c ****   {
 3469              		.loc 1 1362 8 is_stmt 1 view .LVU987
1362:Core/Src/stm32f7xx_hal_msp.c ****   {
 3470              		.loc 1 1362 10 is_stmt 0 view .LVU988
 3471 002a 3B4A     		ldr	r2, .L212+12
 3472 002c 9342     		cmp	r3, r2
 3473 002e 57D0     		beq	.L211
 3474              	.LVL174:
 3475              	.L200:
1384:Core/Src/stm32f7xx_hal_msp.c **** /**
 3476              		.loc 1 1384 1 view .LVU989
 3477 0030 0BB0     		add	sp, sp, #44
 3478              	.LCFI69:
 3479              		.cfi_remember_state
 3480              		.cfi_def_cfa_offset 4
 3481              		@ sp needed
 3482 0032 5DF804FB 		ldr	pc, [sp], #4
 3483              	.LVL175:
 3484              	.L207:
 3485              	.LCFI70:
 3486              		.cfi_restore_state
1284:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 3487              		.loc 1 1284 5 is_stmt 1 view .LVU990
 3488              	.LBB50:
1284:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 3489              		.loc 1 1284 5 view .LVU991
ARM GAS  /tmp/ccEbOuxq.s 			page 110


1284:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 3490              		.loc 1 1284 5 view .LVU992
 3491 0036 394B     		ldr	r3, .L212+16
 3492 0038 1A6B     		ldr	r2, [r3, #48]
 3493 003a 42F00102 		orr	r2, r2, #1
 3494 003e 1A63     		str	r2, [r3, #48]
1284:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 3495              		.loc 1 1284 5 view .LVU993
 3496 0040 1B6B     		ldr	r3, [r3, #48]
 3497 0042 03F00103 		and	r3, r3, #1
 3498 0046 0093     		str	r3, [sp]
1284:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 3499              		.loc 1 1284 5 view .LVU994
 3500 0048 009B     		ldr	r3, [sp]
 3501              	.LBE50:
1284:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 3502              		.loc 1 1284 5 view .LVU995
1288:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3503              		.loc 1 1288 5 view .LVU996
1288:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3504              		.loc 1 1288 25 is_stmt 0 view .LVU997
 3505 004a 4FF48073 		mov	r3, #256
 3506 004e 0593     		str	r3, [sp, #20]
1289:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3507              		.loc 1 1289 5 is_stmt 1 view .LVU998
1289:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3508              		.loc 1 1289 26 is_stmt 0 view .LVU999
 3509 0050 0223     		movs	r3, #2
 3510 0052 0693     		str	r3, [sp, #24]
1290:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3511              		.loc 1 1290 5 is_stmt 1 view .LVU1000
1291:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 3512              		.loc 1 1291 5 view .LVU1001
1292:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 3513              		.loc 1 1292 5 view .LVU1002
1292:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 3514              		.loc 1 1292 31 is_stmt 0 view .LVU1003
 3515 0054 0123     		movs	r3, #1
 3516 0056 0993     		str	r3, [sp, #36]
1293:Core/Src/stm32f7xx_hal_msp.c **** 
 3517              		.loc 1 1293 5 is_stmt 1 view .LVU1004
 3518 0058 05A9     		add	r1, sp, #20
 3519 005a 3148     		ldr	r0, .L212+20
 3520              	.LVL176:
1293:Core/Src/stm32f7xx_hal_msp.c **** 
 3521              		.loc 1 1293 5 is_stmt 0 view .LVU1005
 3522 005c FFF7FEFF 		bl	HAL_GPIO_Init
 3523              	.LVL177:
 3524 0060 E6E7     		b	.L200
 3525              	.LVL178:
 3526              	.L208:
1305:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 3527              		.loc 1 1305 5 is_stmt 1 view .LVU1006
 3528              	.LBB51:
1305:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 3529              		.loc 1 1305 5 view .LVU1007
1305:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
ARM GAS  /tmp/ccEbOuxq.s 			page 111


 3530              		.loc 1 1305 5 view .LVU1008
 3531 0062 03F50E33 		add	r3, r3, #145408
 3532 0066 1A6B     		ldr	r2, [r3, #48]
 3533 0068 42F00102 		orr	r2, r2, #1
 3534 006c 1A63     		str	r2, [r3, #48]
1305:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 3535              		.loc 1 1305 5 view .LVU1009
 3536 006e 1B6B     		ldr	r3, [r3, #48]
 3537 0070 03F00103 		and	r3, r3, #1
 3538 0074 0193     		str	r3, [sp, #4]
1305:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 3539              		.loc 1 1305 5 view .LVU1010
 3540 0076 019B     		ldr	r3, [sp, #4]
 3541              	.LBE51:
1305:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 3542              		.loc 1 1305 5 view .LVU1011
1309:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3543              		.loc 1 1309 5 view .LVU1012
1309:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3544              		.loc 1 1309 25 is_stmt 0 view .LVU1013
 3545 0078 4FF40043 		mov	r3, #32768
 3546 007c 0593     		str	r3, [sp, #20]
1310:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3547              		.loc 1 1310 5 is_stmt 1 view .LVU1014
1310:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3548              		.loc 1 1310 26 is_stmt 0 view .LVU1015
 3549 007e 0223     		movs	r3, #2
 3550 0080 0693     		str	r3, [sp, #24]
1311:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3551              		.loc 1 1311 5 is_stmt 1 view .LVU1016
1312:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 3552              		.loc 1 1312 5 view .LVU1017
1313:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 3553              		.loc 1 1313 5 view .LVU1018
1313:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 3554              		.loc 1 1313 31 is_stmt 0 view .LVU1019
 3555 0082 0123     		movs	r3, #1
 3556 0084 0993     		str	r3, [sp, #36]
1314:Core/Src/stm32f7xx_hal_msp.c **** 
 3557              		.loc 1 1314 5 is_stmt 1 view .LVU1020
 3558 0086 05A9     		add	r1, sp, #20
 3559 0088 2548     		ldr	r0, .L212+20
 3560              	.LVL179:
1314:Core/Src/stm32f7xx_hal_msp.c **** 
 3561              		.loc 1 1314 5 is_stmt 0 view .LVU1021
 3562 008a FFF7FEFF 		bl	HAL_GPIO_Init
 3563              	.LVL180:
 3564 008e CFE7     		b	.L200
 3565              	.LVL181:
 3566              	.L209:
1326:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 3567              		.loc 1 1326 5 is_stmt 1 view .LVU1022
 3568              	.LBB52:
1326:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 3569              		.loc 1 1326 5 view .LVU1023
1326:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 3570              		.loc 1 1326 5 view .LVU1024
ARM GAS  /tmp/ccEbOuxq.s 			page 112


 3571 0090 224B     		ldr	r3, .L212+16
 3572 0092 1A6B     		ldr	r2, [r3, #48]
 3573 0094 42F00202 		orr	r2, r2, #2
 3574 0098 1A63     		str	r2, [r3, #48]
1326:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 3575              		.loc 1 1326 5 view .LVU1025
 3576 009a 1B6B     		ldr	r3, [r3, #48]
 3577 009c 03F00203 		and	r3, r3, #2
 3578 00a0 0293     		str	r3, [sp, #8]
1326:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 3579              		.loc 1 1326 5 view .LVU1026
 3580 00a2 029B     		ldr	r3, [sp, #8]
 3581              	.LBE52:
1326:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 3582              		.loc 1 1326 5 view .LVU1027
1330:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3583              		.loc 1 1330 5 view .LVU1028
1330:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3584              		.loc 1 1330 25 is_stmt 0 view .LVU1029
 3585 00a4 1023     		movs	r3, #16
 3586 00a6 0593     		str	r3, [sp, #20]
1331:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3587              		.loc 1 1331 5 is_stmt 1 view .LVU1030
1331:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3588              		.loc 1 1331 26 is_stmt 0 view .LVU1031
 3589 00a8 0223     		movs	r3, #2
 3590 00aa 0693     		str	r3, [sp, #24]
1332:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3591              		.loc 1 1332 5 is_stmt 1 view .LVU1032
1333:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 3592              		.loc 1 1333 5 view .LVU1033
1334:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 3593              		.loc 1 1334 5 view .LVU1034
1334:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 3594              		.loc 1 1334 31 is_stmt 0 view .LVU1035
 3595 00ac 0993     		str	r3, [sp, #36]
1335:Core/Src/stm32f7xx_hal_msp.c **** 
 3596              		.loc 1 1335 5 is_stmt 1 view .LVU1036
 3597 00ae 05A9     		add	r1, sp, #20
 3598 00b0 1C48     		ldr	r0, .L212+24
 3599              	.LVL182:
1335:Core/Src/stm32f7xx_hal_msp.c **** 
 3600              		.loc 1 1335 5 is_stmt 0 view .LVU1037
 3601 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 3602              	.LVL183:
 3603 00b6 BBE7     		b	.L200
 3604              	.LVL184:
 3605              	.L210:
1347:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 3606              		.loc 1 1347 5 is_stmt 1 view .LVU1038
 3607              	.LBB53:
1347:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 3608              		.loc 1 1347 5 view .LVU1039
1347:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 3609              		.loc 1 1347 5 view .LVU1040
 3610 00b8 184B     		ldr	r3, .L212+16
 3611 00ba 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/ccEbOuxq.s 			page 113


 3612 00bc 42F48072 		orr	r2, r2, #256
 3613 00c0 1A63     		str	r2, [r3, #48]
1347:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 3614              		.loc 1 1347 5 view .LVU1041
 3615 00c2 1B6B     		ldr	r3, [r3, #48]
 3616 00c4 03F48073 		and	r3, r3, #256
 3617 00c8 0393     		str	r3, [sp, #12]
1347:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 3618              		.loc 1 1347 5 view .LVU1042
 3619 00ca 039B     		ldr	r3, [sp, #12]
 3620              	.LBE53:
1347:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 3621              		.loc 1 1347 5 view .LVU1043
1351:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3622              		.loc 1 1351 5 view .LVU1044
1351:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3623              		.loc 1 1351 25 is_stmt 0 view .LVU1045
 3624 00cc 0123     		movs	r3, #1
 3625 00ce 0593     		str	r3, [sp, #20]
1352:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3626              		.loc 1 1352 5 is_stmt 1 view .LVU1046
1352:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3627              		.loc 1 1352 26 is_stmt 0 view .LVU1047
 3628 00d0 0223     		movs	r3, #2
 3629 00d2 0693     		str	r3, [sp, #24]
1353:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3630              		.loc 1 1353 5 is_stmt 1 view .LVU1048
1354:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 3631              		.loc 1 1354 5 view .LVU1049
1355:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 3632              		.loc 1 1355 5 view .LVU1050
1355:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 3633              		.loc 1 1355 31 is_stmt 0 view .LVU1051
 3634 00d4 0993     		str	r3, [sp, #36]
1356:Core/Src/stm32f7xx_hal_msp.c **** 
 3635              		.loc 1 1356 5 is_stmt 1 view .LVU1052
 3636 00d6 05A9     		add	r1, sp, #20
 3637 00d8 1348     		ldr	r0, .L212+28
 3638              	.LVL185:
1356:Core/Src/stm32f7xx_hal_msp.c **** 
 3639              		.loc 1 1356 5 is_stmt 0 view .LVU1053
 3640 00da FFF7FEFF 		bl	HAL_GPIO_Init
 3641              	.LVL186:
 3642 00de A7E7     		b	.L200
 3643              	.LVL187:
 3644              	.L211:
1368:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 3645              		.loc 1 1368 5 is_stmt 1 view .LVU1054
 3646              	.LBB54:
1368:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 3647              		.loc 1 1368 5 view .LVU1055
1368:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 3648              		.loc 1 1368 5 view .LVU1056
 3649 00e0 0E4B     		ldr	r3, .L212+16
 3650 00e2 1A6B     		ldr	r2, [r3, #48]
 3651 00e4 42F08002 		orr	r2, r2, #128
 3652 00e8 1A63     		str	r2, [r3, #48]
ARM GAS  /tmp/ccEbOuxq.s 			page 114


1368:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 3653              		.loc 1 1368 5 view .LVU1057
 3654 00ea 1B6B     		ldr	r3, [r3, #48]
 3655 00ec 03F08003 		and	r3, r3, #128
 3656 00f0 0493     		str	r3, [sp, #16]
1368:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 3657              		.loc 1 1368 5 view .LVU1058
 3658 00f2 049B     		ldr	r3, [sp, #16]
 3659              	.LBE54:
1368:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 3660              		.loc 1 1368 5 view .LVU1059
1372:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3661              		.loc 1 1372 5 view .LVU1060
1372:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3662              		.loc 1 1372 25 is_stmt 0 view .LVU1061
 3663 00f4 4023     		movs	r3, #64
 3664 00f6 0593     		str	r3, [sp, #20]
1373:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3665              		.loc 1 1373 5 is_stmt 1 view .LVU1062
1373:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3666              		.loc 1 1373 26 is_stmt 0 view .LVU1063
 3667 00f8 0223     		movs	r3, #2
 3668 00fa 0693     		str	r3, [sp, #24]
1374:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3669              		.loc 1 1374 5 is_stmt 1 view .LVU1064
1375:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 3670              		.loc 1 1375 5 view .LVU1065
1376:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 3671              		.loc 1 1376 5 view .LVU1066
1376:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 3672              		.loc 1 1376 31 is_stmt 0 view .LVU1067
 3673 00fc 0923     		movs	r3, #9
 3674 00fe 0993     		str	r3, [sp, #36]
1377:Core/Src/stm32f7xx_hal_msp.c **** 
 3675              		.loc 1 1377 5 is_stmt 1 view .LVU1068
 3676 0100 05A9     		add	r1, sp, #20
 3677 0102 0A48     		ldr	r0, .L212+32
 3678              	.LVL188:
1377:Core/Src/stm32f7xx_hal_msp.c **** 
 3679              		.loc 1 1377 5 is_stmt 0 view .LVU1069
 3680 0104 FFF7FEFF 		bl	HAL_GPIO_Init
 3681              	.LVL189:
1384:Core/Src/stm32f7xx_hal_msp.c **** /**
 3682              		.loc 1 1384 1 view .LVU1070
 3683 0108 92E7     		b	.L200
 3684              	.L213:
 3685 010a 00BF     		.align	2
 3686              	.L212:
 3687 010c 00000140 		.word	1073807360
 3688 0110 00040040 		.word	1073742848
 3689 0114 000C0040 		.word	1073744896
 3690 0118 00180040 		.word	1073747968
 3691 011c 00380240 		.word	1073887232
 3692 0120 00000240 		.word	1073872896
 3693 0124 00040240 		.word	1073873920
 3694 0128 00200240 		.word	1073881088
 3695 012c 001C0240 		.word	1073880064
ARM GAS  /tmp/ccEbOuxq.s 			page 115


 3696              		.cfi_endproc
 3697              	.LFE168:
 3699              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 3700              		.align	1
 3701              		.global	HAL_TIM_Base_MspDeInit
 3702              		.syntax unified
 3703              		.thumb
 3704              		.thumb_func
 3706              	HAL_TIM_Base_MspDeInit:
 3707              	.LVL190:
 3708              	.LFB169:
1392:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 3709              		.loc 1 1392 1 is_stmt 1 view -0
 3710              		.cfi_startproc
 3711              		@ args = 0, pretend = 0, frame = 0
 3712              		@ frame_needed = 0, uses_anonymous_args = 0
 3713              		@ link register save eliminated.
1393:Core/Src/stm32f7xx_hal_msp.c ****   {
 3714              		.loc 1 1393 3 view .LVU1072
1393:Core/Src/stm32f7xx_hal_msp.c ****   {
 3715              		.loc 1 1393 15 is_stmt 0 view .LVU1073
 3716 0000 0368     		ldr	r3, [r0]
1393:Core/Src/stm32f7xx_hal_msp.c ****   {
 3717              		.loc 1 1393 5 view .LVU1074
 3718 0002 194A     		ldr	r2, .L225
 3719 0004 9342     		cmp	r3, r2
 3720 0006 0CD0     		beq	.L220
1404:Core/Src/stm32f7xx_hal_msp.c ****   {
 3721              		.loc 1 1404 8 is_stmt 1 view .LVU1075
1404:Core/Src/stm32f7xx_hal_msp.c ****   {
 3722              		.loc 1 1404 10 is_stmt 0 view .LVU1076
 3723 0008 B3F1804F 		cmp	r3, #1073741824
 3724 000c 10D0     		beq	.L221
1415:Core/Src/stm32f7xx_hal_msp.c ****   {
 3725              		.loc 1 1415 8 is_stmt 1 view .LVU1077
1415:Core/Src/stm32f7xx_hal_msp.c ****   {
 3726              		.loc 1 1415 10 is_stmt 0 view .LVU1078
 3727 000e 174A     		ldr	r2, .L225+4
 3728 0010 9342     		cmp	r3, r2
 3729 0012 13D0     		beq	.L222
1426:Core/Src/stm32f7xx_hal_msp.c ****   {
 3730              		.loc 1 1426 8 is_stmt 1 view .LVU1079
1426:Core/Src/stm32f7xx_hal_msp.c ****   {
 3731              		.loc 1 1426 10 is_stmt 0 view .LVU1080
 3732 0014 164A     		ldr	r2, .L225+8
 3733 0016 9342     		cmp	r3, r2
 3734 0018 17D0     		beq	.L223
1437:Core/Src/stm32f7xx_hal_msp.c ****   {
 3735              		.loc 1 1437 8 is_stmt 1 view .LVU1081
1437:Core/Src/stm32f7xx_hal_msp.c ****   {
 3736              		.loc 1 1437 10 is_stmt 0 view .LVU1082
 3737 001a 164A     		ldr	r2, .L225+12
 3738 001c 9342     		cmp	r3, r2
 3739 001e 1BD0     		beq	.L224
 3740              	.L214:
1449:Core/Src/stm32f7xx_hal_msp.c **** 
 3741              		.loc 1 1449 1 view .LVU1083
ARM GAS  /tmp/ccEbOuxq.s 			page 116


 3742 0020 7047     		bx	lr
 3743              	.L220:
1399:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 3744              		.loc 1 1399 5 is_stmt 1 view .LVU1084
 3745 0022 02F59C32 		add	r2, r2, #79872
 3746 0026 536C     		ldr	r3, [r2, #68]
 3747 0028 23F00103 		bic	r3, r3, #1
 3748 002c 5364     		str	r3, [r2, #68]
 3749 002e 7047     		bx	lr
 3750              	.L221:
1410:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 3751              		.loc 1 1410 5 view .LVU1085
 3752 0030 114A     		ldr	r2, .L225+16
 3753 0032 136C     		ldr	r3, [r2, #64]
 3754 0034 23F00103 		bic	r3, r3, #1
 3755 0038 1364     		str	r3, [r2, #64]
 3756 003a 7047     		bx	lr
 3757              	.L222:
1421:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 3758              		.loc 1 1421 5 view .LVU1086
 3759 003c 02F50D32 		add	r2, r2, #144384
 3760 0040 136C     		ldr	r3, [r2, #64]
 3761 0042 23F00203 		bic	r3, r3, #2
 3762 0046 1364     		str	r3, [r2, #64]
 3763 0048 7047     		bx	lr
 3764              	.L223:
1432:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 3765              		.loc 1 1432 5 view .LVU1087
 3766 004a 02F50B32 		add	r2, r2, #142336
 3767 004e 136C     		ldr	r3, [r2, #64]
 3768 0050 23F00803 		bic	r3, r3, #8
 3769 0054 1364     		str	r3, [r2, #64]
 3770 0056 7047     		bx	lr
 3771              	.L224:
1443:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 3772              		.loc 1 1443 5 view .LVU1088
 3773 0058 02F59A32 		add	r2, r2, #78848
 3774 005c 536C     		ldr	r3, [r2, #68]
 3775 005e 23F00203 		bic	r3, r3, #2
 3776 0062 5364     		str	r3, [r2, #68]
1449:Core/Src/stm32f7xx_hal_msp.c **** 
 3777              		.loc 1 1449 1 is_stmt 0 view .LVU1089
 3778 0064 DCE7     		b	.L214
 3779              	.L226:
 3780 0066 00BF     		.align	2
 3781              	.L225:
 3782 0068 00000140 		.word	1073807360
 3783 006c 00040040 		.word	1073742848
 3784 0070 000C0040 		.word	1073744896
 3785 0074 00040140 		.word	1073808384
 3786 0078 00380240 		.word	1073887232
 3787              		.cfi_endproc
 3788              	.LFE169:
 3790              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 3791              		.align	1
 3792              		.global	HAL_TIM_PWM_MspDeInit
 3793              		.syntax unified
ARM GAS  /tmp/ccEbOuxq.s 			page 117


 3794              		.thumb
 3795              		.thumb_func
 3797              	HAL_TIM_PWM_MspDeInit:
 3798              	.LVL191:
 3799              	.LFB170:
1458:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_pwm->Instance==TIM12)
 3800              		.loc 1 1458 1 is_stmt 1 view -0
 3801              		.cfi_startproc
 3802              		@ args = 0, pretend = 0, frame = 0
 3803              		@ frame_needed = 0, uses_anonymous_args = 0
 3804              		@ link register save eliminated.
1459:Core/Src/stm32f7xx_hal_msp.c ****   {
 3805              		.loc 1 1459 3 view .LVU1091
1459:Core/Src/stm32f7xx_hal_msp.c ****   {
 3806              		.loc 1 1459 14 is_stmt 0 view .LVU1092
 3807 0000 0268     		ldr	r2, [r0]
1459:Core/Src/stm32f7xx_hal_msp.c ****   {
 3808              		.loc 1 1459 5 view .LVU1093
 3809 0002 054B     		ldr	r3, .L230
 3810 0004 9A42     		cmp	r2, r3
 3811 0006 00D0     		beq	.L229
 3812              	.L227:
1471:Core/Src/stm32f7xx_hal_msp.c **** 
 3813              		.loc 1 1471 1 view .LVU1094
 3814 0008 7047     		bx	lr
 3815              	.L229:
1465:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
 3816              		.loc 1 1465 5 is_stmt 1 view .LVU1095
 3817 000a 044A     		ldr	r2, .L230+4
 3818 000c 136C     		ldr	r3, [r2, #64]
 3819 000e 23F04003 		bic	r3, r3, #64
 3820 0012 1364     		str	r3, [r2, #64]
1471:Core/Src/stm32f7xx_hal_msp.c **** 
 3821              		.loc 1 1471 1 is_stmt 0 view .LVU1096
 3822 0014 F8E7     		b	.L227
 3823              	.L231:
 3824 0016 00BF     		.align	2
 3825              	.L230:
 3826 0018 00180040 		.word	1073747968
 3827 001c 00380240 		.word	1073887232
 3828              		.cfi_endproc
 3829              	.LFE170:
 3831              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 3832              		.align	1
 3833              		.global	HAL_UART_MspInit
 3834              		.syntax unified
 3835              		.thumb
 3836              		.thumb_func
 3838              	HAL_UART_MspInit:
 3839              	.LVL192:
 3840              	.LFB171:
1480:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 3841              		.loc 1 1480 1 is_stmt 1 view -0
 3842              		.cfi_startproc
 3843              		@ args = 0, pretend = 0, frame = 176
 3844              		@ frame_needed = 0, uses_anonymous_args = 0
1480:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
ARM GAS  /tmp/ccEbOuxq.s 			page 118


 3845              		.loc 1 1480 1 is_stmt 0 view .LVU1098
 3846 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 3847              	.LCFI71:
 3848              		.cfi_def_cfa_offset 20
 3849              		.cfi_offset 4, -20
 3850              		.cfi_offset 5, -16
 3851              		.cfi_offset 6, -12
 3852              		.cfi_offset 7, -8
 3853              		.cfi_offset 14, -4
 3854 0002 ADB0     		sub	sp, sp, #180
 3855              	.LCFI72:
 3856              		.cfi_def_cfa_offset 200
 3857 0004 0446     		mov	r4, r0
1481:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 3858              		.loc 1 1481 3 is_stmt 1 view .LVU1099
1481:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 3859              		.loc 1 1481 20 is_stmt 0 view .LVU1100
 3860 0006 0021     		movs	r1, #0
 3861 0008 2791     		str	r1, [sp, #156]
 3862 000a 2891     		str	r1, [sp, #160]
 3863 000c 2991     		str	r1, [sp, #164]
 3864 000e 2A91     		str	r1, [sp, #168]
 3865 0010 2B91     		str	r1, [sp, #172]
1482:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
 3866              		.loc 1 1482 3 is_stmt 1 view .LVU1101
1482:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
 3867              		.loc 1 1482 28 is_stmt 0 view .LVU1102
 3868 0012 8422     		movs	r2, #132
 3869 0014 06A8     		add	r0, sp, #24
 3870              	.LVL193:
1482:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
 3871              		.loc 1 1482 28 view .LVU1103
 3872 0016 FFF7FEFF 		bl	memset
 3873              	.LVL194:
1483:Core/Src/stm32f7xx_hal_msp.c ****   {
 3874              		.loc 1 1483 3 is_stmt 1 view .LVU1104
1483:Core/Src/stm32f7xx_hal_msp.c ****   {
 3875              		.loc 1 1483 11 is_stmt 0 view .LVU1105
 3876 001a 2368     		ldr	r3, [r4]
1483:Core/Src/stm32f7xx_hal_msp.c ****   {
 3877              		.loc 1 1483 5 view .LVU1106
 3878 001c 394A     		ldr	r2, .L242
 3879 001e 9342     		cmp	r3, r2
 3880 0020 04D0     		beq	.L238
1525:Core/Src/stm32f7xx_hal_msp.c ****   {
 3881              		.loc 1 1525 8 is_stmt 1 view .LVU1107
1525:Core/Src/stm32f7xx_hal_msp.c ****   {
 3882              		.loc 1 1525 10 is_stmt 0 view .LVU1108
 3883 0022 394A     		ldr	r2, .L242+4
 3884 0024 9342     		cmp	r3, r2
 3885 0026 41D0     		beq	.L239
 3886              	.LVL195:
 3887              	.L232:
1560:Core/Src/stm32f7xx_hal_msp.c **** 
 3888              		.loc 1 1560 1 view .LVU1109
 3889 0028 2DB0     		add	sp, sp, #180
 3890              	.LCFI73:
ARM GAS  /tmp/ccEbOuxq.s 			page 119


 3891              		.cfi_remember_state
 3892              		.cfi_def_cfa_offset 20
 3893              		@ sp needed
 3894 002a F0BD     		pop	{r4, r5, r6, r7, pc}
 3895              	.LVL196:
 3896              	.L238:
 3897              	.LCFI74:
 3898              		.cfi_restore_state
1491:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 3899              		.loc 1 1491 5 is_stmt 1 view .LVU1110
1491:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 3900              		.loc 1 1491 46 is_stmt 0 view .LVU1111
 3901 002c 4023     		movs	r3, #64
 3902 002e 0693     		str	r3, [sp, #24]
1492:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 3903              		.loc 1 1492 5 is_stmt 1 view .LVU1112
1493:Core/Src/stm32f7xx_hal_msp.c ****     {
 3904              		.loc 1 1493 5 view .LVU1113
1493:Core/Src/stm32f7xx_hal_msp.c ****     {
 3905              		.loc 1 1493 9 is_stmt 0 view .LVU1114
 3906 0030 06A8     		add	r0, sp, #24
 3907 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 3908              	.LVL197:
1493:Core/Src/stm32f7xx_hal_msp.c ****     {
 3909              		.loc 1 1493 8 discriminator 1 view .LVU1115
 3910 0036 0028     		cmp	r0, #0
 3911 0038 35D1     		bne	.L240
 3912              	.L234:
1499:Core/Src/stm32f7xx_hal_msp.c **** 
 3913              		.loc 1 1499 5 is_stmt 1 view .LVU1116
 3914              	.LBB55:
1499:Core/Src/stm32f7xx_hal_msp.c **** 
 3915              		.loc 1 1499 5 view .LVU1117
1499:Core/Src/stm32f7xx_hal_msp.c **** 
 3916              		.loc 1 1499 5 view .LVU1118
 3917 003a 344B     		ldr	r3, .L242+8
 3918 003c 5A6C     		ldr	r2, [r3, #68]
 3919 003e 42F01002 		orr	r2, r2, #16
 3920 0042 5A64     		str	r2, [r3, #68]
1499:Core/Src/stm32f7xx_hal_msp.c **** 
 3921              		.loc 1 1499 5 view .LVU1119
 3922 0044 5A6C     		ldr	r2, [r3, #68]
 3923 0046 02F01002 		and	r2, r2, #16
 3924 004a 0192     		str	r2, [sp, #4]
1499:Core/Src/stm32f7xx_hal_msp.c **** 
 3925              		.loc 1 1499 5 view .LVU1120
 3926 004c 019A     		ldr	r2, [sp, #4]
 3927              	.LBE55:
1499:Core/Src/stm32f7xx_hal_msp.c **** 
 3928              		.loc 1 1499 5 view .LVU1121
1501:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 3929              		.loc 1 1501 5 view .LVU1122
 3930              	.LBB56:
1501:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 3931              		.loc 1 1501 5 view .LVU1123
1501:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 3932              		.loc 1 1501 5 view .LVU1124
ARM GAS  /tmp/ccEbOuxq.s 			page 120


 3933 004e 1A6B     		ldr	r2, [r3, #48]
 3934 0050 42F00202 		orr	r2, r2, #2
 3935 0054 1A63     		str	r2, [r3, #48]
1501:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 3936              		.loc 1 1501 5 view .LVU1125
 3937 0056 1A6B     		ldr	r2, [r3, #48]
 3938 0058 02F00202 		and	r2, r2, #2
 3939 005c 0292     		str	r2, [sp, #8]
1501:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 3940              		.loc 1 1501 5 view .LVU1126
 3941 005e 029A     		ldr	r2, [sp, #8]
 3942              	.LBE56:
1501:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 3943              		.loc 1 1501 5 view .LVU1127
1502:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 3944              		.loc 1 1502 5 view .LVU1128
 3945              	.LBB57:
1502:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 3946              		.loc 1 1502 5 view .LVU1129
1502:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 3947              		.loc 1 1502 5 view .LVU1130
 3948 0060 1A6B     		ldr	r2, [r3, #48]
 3949 0062 42F00102 		orr	r2, r2, #1
 3950 0066 1A63     		str	r2, [r3, #48]
1502:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 3951              		.loc 1 1502 5 view .LVU1131
 3952 0068 1B6B     		ldr	r3, [r3, #48]
 3953 006a 03F00103 		and	r3, r3, #1
 3954 006e 0393     		str	r3, [sp, #12]
1502:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 3955              		.loc 1 1502 5 view .LVU1132
 3956 0070 039B     		ldr	r3, [sp, #12]
 3957              	.LBE57:
1502:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 3958              		.loc 1 1502 5 view .LVU1133
1507:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3959              		.loc 1 1507 5 view .LVU1134
1507:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3960              		.loc 1 1507 25 is_stmt 0 view .LVU1135
 3961 0072 8023     		movs	r3, #128
 3962 0074 2793     		str	r3, [sp, #156]
1508:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3963              		.loc 1 1508 5 is_stmt 1 view .LVU1136
1508:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3964              		.loc 1 1508 26 is_stmt 0 view .LVU1137
 3965 0076 0227     		movs	r7, #2
 3966 0078 2897     		str	r7, [sp, #160]
1509:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3967              		.loc 1 1509 5 is_stmt 1 view .LVU1138
1509:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3968              		.loc 1 1509 26 is_stmt 0 view .LVU1139
 3969 007a 0024     		movs	r4, #0
 3970              	.LVL198:
1509:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3971              		.loc 1 1509 26 view .LVU1140
 3972 007c 2994     		str	r4, [sp, #164]
1510:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
ARM GAS  /tmp/ccEbOuxq.s 			page 121


 3973              		.loc 1 1510 5 is_stmt 1 view .LVU1141
1510:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 3974              		.loc 1 1510 27 is_stmt 0 view .LVU1142
 3975 007e 2A94     		str	r4, [sp, #168]
1511:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 3976              		.loc 1 1511 5 is_stmt 1 view .LVU1143
1511:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 3977              		.loc 1 1511 31 is_stmt 0 view .LVU1144
 3978 0080 0726     		movs	r6, #7
 3979 0082 2B96     		str	r6, [sp, #172]
1512:Core/Src/stm32f7xx_hal_msp.c **** 
 3980              		.loc 1 1512 5 is_stmt 1 view .LVU1145
 3981 0084 27AD     		add	r5, sp, #156
 3982 0086 2946     		mov	r1, r5
 3983 0088 2148     		ldr	r0, .L242+12
 3984 008a FFF7FEFF 		bl	HAL_GPIO_Init
 3985              	.LVL199:
1514:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3986              		.loc 1 1514 5 view .LVU1146
1514:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3987              		.loc 1 1514 25 is_stmt 0 view .LVU1147
 3988 008e 4FF40073 		mov	r3, #512
 3989 0092 2793     		str	r3, [sp, #156]
1515:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3990              		.loc 1 1515 5 is_stmt 1 view .LVU1148
1515:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3991              		.loc 1 1515 26 is_stmt 0 view .LVU1149
 3992 0094 2897     		str	r7, [sp, #160]
1516:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3993              		.loc 1 1516 5 is_stmt 1 view .LVU1150
1516:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3994              		.loc 1 1516 26 is_stmt 0 view .LVU1151
 3995 0096 2994     		str	r4, [sp, #164]
1517:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 3996              		.loc 1 1517 5 is_stmt 1 view .LVU1152
1517:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 3997              		.loc 1 1517 27 is_stmt 0 view .LVU1153
 3998 0098 2A94     		str	r4, [sp, #168]
1518:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 3999              		.loc 1 1518 5 is_stmt 1 view .LVU1154
1518:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 4000              		.loc 1 1518 31 is_stmt 0 view .LVU1155
 4001 009a 2B96     		str	r6, [sp, #172]
1519:Core/Src/stm32f7xx_hal_msp.c **** 
 4002              		.loc 1 1519 5 is_stmt 1 view .LVU1156
 4003 009c 2946     		mov	r1, r5
 4004 009e 1D48     		ldr	r0, .L242+16
 4005 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 4006              	.LVL200:
 4007 00a4 C0E7     		b	.L232
 4008              	.LVL201:
 4009              	.L240:
1495:Core/Src/stm32f7xx_hal_msp.c ****     }
 4010              		.loc 1 1495 7 view .LVU1157
 4011 00a6 FFF7FEFF 		bl	Error_Handler
 4012              	.LVL202:
 4013 00aa C6E7     		b	.L234
ARM GAS  /tmp/ccEbOuxq.s 			page 122


 4014              	.L239:
1533:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 4015              		.loc 1 1533 5 view .LVU1158
1533:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 4016              		.loc 1 1533 46 is_stmt 0 view .LVU1159
 4017 00ac 4FF40063 		mov	r3, #2048
 4018 00b0 0693     		str	r3, [sp, #24]
1534:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 4019              		.loc 1 1534 5 is_stmt 1 view .LVU1160
1535:Core/Src/stm32f7xx_hal_msp.c ****     {
 4020              		.loc 1 1535 5 view .LVU1161
1535:Core/Src/stm32f7xx_hal_msp.c ****     {
 4021              		.loc 1 1535 9 is_stmt 0 view .LVU1162
 4022 00b2 06A8     		add	r0, sp, #24
 4023 00b4 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 4024              	.LVL203:
1535:Core/Src/stm32f7xx_hal_msp.c ****     {
 4025              		.loc 1 1535 8 discriminator 1 view .LVU1163
 4026 00b8 08BB     		cbnz	r0, .L241
 4027              	.L236:
1541:Core/Src/stm32f7xx_hal_msp.c **** 
 4028              		.loc 1 1541 5 is_stmt 1 view .LVU1164
 4029              	.LBB58:
1541:Core/Src/stm32f7xx_hal_msp.c **** 
 4030              		.loc 1 1541 5 view .LVU1165
1541:Core/Src/stm32f7xx_hal_msp.c **** 
 4031              		.loc 1 1541 5 view .LVU1166
 4032 00ba 144B     		ldr	r3, .L242+8
 4033 00bc 5A6C     		ldr	r2, [r3, #68]
 4034 00be 42F02002 		orr	r2, r2, #32
 4035 00c2 5A64     		str	r2, [r3, #68]
1541:Core/Src/stm32f7xx_hal_msp.c **** 
 4036              		.loc 1 1541 5 view .LVU1167
 4037 00c4 5A6C     		ldr	r2, [r3, #68]
 4038 00c6 02F02002 		and	r2, r2, #32
 4039 00ca 0492     		str	r2, [sp, #16]
1541:Core/Src/stm32f7xx_hal_msp.c **** 
 4040              		.loc 1 1541 5 view .LVU1168
 4041 00cc 049A     		ldr	r2, [sp, #16]
 4042              	.LBE58:
1541:Core/Src/stm32f7xx_hal_msp.c **** 
 4043              		.loc 1 1541 5 view .LVU1169
1543:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 4044              		.loc 1 1543 5 view .LVU1170
 4045              	.LBB59:
1543:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 4046              		.loc 1 1543 5 view .LVU1171
1543:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 4047              		.loc 1 1543 5 view .LVU1172
 4048 00ce 1A6B     		ldr	r2, [r3, #48]
 4049 00d0 42F00402 		orr	r2, r2, #4
 4050 00d4 1A63     		str	r2, [r3, #48]
1543:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 4051              		.loc 1 1543 5 view .LVU1173
 4052 00d6 1B6B     		ldr	r3, [r3, #48]
 4053 00d8 03F00403 		and	r3, r3, #4
 4054 00dc 0593     		str	r3, [sp, #20]
ARM GAS  /tmp/ccEbOuxq.s 			page 123


1543:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 4055              		.loc 1 1543 5 view .LVU1174
 4056 00de 059B     		ldr	r3, [sp, #20]
 4057              	.LBE59:
1543:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 4058              		.loc 1 1543 5 view .LVU1175
1548:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 4059              		.loc 1 1548 5 view .LVU1176
1548:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 4060              		.loc 1 1548 25 is_stmt 0 view .LVU1177
 4061 00e0 C023     		movs	r3, #192
 4062 00e2 2793     		str	r3, [sp, #156]
1549:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 4063              		.loc 1 1549 5 is_stmt 1 view .LVU1178
1549:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 4064              		.loc 1 1549 26 is_stmt 0 view .LVU1179
 4065 00e4 0223     		movs	r3, #2
 4066 00e6 2893     		str	r3, [sp, #160]
1550:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 4067              		.loc 1 1550 5 is_stmt 1 view .LVU1180
1550:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 4068              		.loc 1 1550 26 is_stmt 0 view .LVU1181
 4069 00e8 0023     		movs	r3, #0
 4070 00ea 2993     		str	r3, [sp, #164]
1551:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 4071              		.loc 1 1551 5 is_stmt 1 view .LVU1182
1551:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 4072              		.loc 1 1551 27 is_stmt 0 view .LVU1183
 4073 00ec 0323     		movs	r3, #3
 4074 00ee 2A93     		str	r3, [sp, #168]
1552:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 4075              		.loc 1 1552 5 is_stmt 1 view .LVU1184
1552:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 4076              		.loc 1 1552 31 is_stmt 0 view .LVU1185
 4077 00f0 0823     		movs	r3, #8
 4078 00f2 2B93     		str	r3, [sp, #172]
1553:Core/Src/stm32f7xx_hal_msp.c **** 
 4079              		.loc 1 1553 5 is_stmt 1 view .LVU1186
 4080 00f4 27A9     		add	r1, sp, #156
 4081 00f6 0848     		ldr	r0, .L242+20
 4082 00f8 FFF7FEFF 		bl	HAL_GPIO_Init
 4083              	.LVL204:
1560:Core/Src/stm32f7xx_hal_msp.c **** 
 4084              		.loc 1 1560 1 is_stmt 0 view .LVU1187
 4085 00fc 94E7     		b	.L232
 4086              	.L241:
1537:Core/Src/stm32f7xx_hal_msp.c ****     }
 4087              		.loc 1 1537 7 is_stmt 1 view .LVU1188
 4088 00fe FFF7FEFF 		bl	Error_Handler
 4089              	.LVL205:
 4090 0102 DAE7     		b	.L236
 4091              	.L243:
 4092              		.align	2
 4093              	.L242:
 4094 0104 00100140 		.word	1073811456
 4095 0108 00140140 		.word	1073812480
 4096 010c 00380240 		.word	1073887232
ARM GAS  /tmp/ccEbOuxq.s 			page 124


 4097 0110 00040240 		.word	1073873920
 4098 0114 00000240 		.word	1073872896
 4099 0118 00080240 		.word	1073874944
 4100              		.cfi_endproc
 4101              	.LFE171:
 4103              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 4104              		.align	1
 4105              		.global	HAL_UART_MspDeInit
 4106              		.syntax unified
 4107              		.thumb
 4108              		.thumb_func
 4110              	HAL_UART_MspDeInit:
 4111              	.LVL206:
 4112              	.LFB172:
1569:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
 4113              		.loc 1 1569 1 view -0
 4114              		.cfi_startproc
 4115              		@ args = 0, pretend = 0, frame = 0
 4116              		@ frame_needed = 0, uses_anonymous_args = 0
1569:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
 4117              		.loc 1 1569 1 is_stmt 0 view .LVU1190
 4118 0000 08B5     		push	{r3, lr}
 4119              	.LCFI75:
 4120              		.cfi_def_cfa_offset 8
 4121              		.cfi_offset 3, -8
 4122              		.cfi_offset 14, -4
1570:Core/Src/stm32f7xx_hal_msp.c ****   {
 4123              		.loc 1 1570 3 is_stmt 1 view .LVU1191
1570:Core/Src/stm32f7xx_hal_msp.c ****   {
 4124              		.loc 1 1570 11 is_stmt 0 view .LVU1192
 4125 0002 0368     		ldr	r3, [r0]
1570:Core/Src/stm32f7xx_hal_msp.c ****   {
 4126              		.loc 1 1570 5 view .LVU1193
 4127 0004 104A     		ldr	r2, .L250
 4128 0006 9342     		cmp	r3, r2
 4129 0008 03D0     		beq	.L248
1590:Core/Src/stm32f7xx_hal_msp.c ****   {
 4130              		.loc 1 1590 8 is_stmt 1 view .LVU1194
1590:Core/Src/stm32f7xx_hal_msp.c ****   {
 4131              		.loc 1 1590 10 is_stmt 0 view .LVU1195
 4132 000a 104A     		ldr	r2, .L250+4
 4133 000c 9342     		cmp	r3, r2
 4134 000e 10D0     		beq	.L249
 4135              	.LVL207:
 4136              	.L244:
1609:Core/Src/stm32f7xx_hal_msp.c **** 
 4137              		.loc 1 1609 1 view .LVU1196
 4138 0010 08BD     		pop	{r3, pc}
 4139              	.LVL208:
 4140              	.L248:
1576:Core/Src/stm32f7xx_hal_msp.c **** 
 4141              		.loc 1 1576 5 is_stmt 1 view .LVU1197
 4142 0012 02F59432 		add	r2, r2, #75776
 4143 0016 536C     		ldr	r3, [r2, #68]
 4144 0018 23F01003 		bic	r3, r3, #16
 4145 001c 5364     		str	r3, [r2, #68]
1582:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  /tmp/ccEbOuxq.s 			page 125


 4146              		.loc 1 1582 5 view .LVU1198
 4147 001e 8021     		movs	r1, #128
 4148 0020 0B48     		ldr	r0, .L250+8
 4149              	.LVL209:
1582:Core/Src/stm32f7xx_hal_msp.c **** 
 4150              		.loc 1 1582 5 is_stmt 0 view .LVU1199
 4151 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 4152              	.LVL210:
1584:Core/Src/stm32f7xx_hal_msp.c **** 
 4153              		.loc 1 1584 5 is_stmt 1 view .LVU1200
 4154 0026 4FF40071 		mov	r1, #512
 4155 002a 0A48     		ldr	r0, .L250+12
 4156 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 4157              	.LVL211:
 4158 0030 EEE7     		b	.L244
 4159              	.LVL212:
 4160              	.L249:
1596:Core/Src/stm32f7xx_hal_msp.c **** 
 4161              		.loc 1 1596 5 view .LVU1201
 4162 0032 02F59232 		add	r2, r2, #74752
 4163 0036 536C     		ldr	r3, [r2, #68]
 4164 0038 23F02003 		bic	r3, r3, #32
 4165 003c 5364     		str	r3, [r2, #68]
1602:Core/Src/stm32f7xx_hal_msp.c **** 
 4166              		.loc 1 1602 5 view .LVU1202
 4167 003e C021     		movs	r1, #192
 4168 0040 0548     		ldr	r0, .L250+16
 4169              	.LVL213:
1602:Core/Src/stm32f7xx_hal_msp.c **** 
 4170              		.loc 1 1602 5 is_stmt 0 view .LVU1203
 4171 0042 FFF7FEFF 		bl	HAL_GPIO_DeInit
 4172              	.LVL214:
1609:Core/Src/stm32f7xx_hal_msp.c **** 
 4173              		.loc 1 1609 1 view .LVU1204
 4174 0046 E3E7     		b	.L244
 4175              	.L251:
 4176              		.align	2
 4177              	.L250:
 4178 0048 00100140 		.word	1073811456
 4179 004c 00140140 		.word	1073812480
 4180 0050 00040240 		.word	1073873920
 4181 0054 00000240 		.word	1073872896
 4182 0058 00080240 		.word	1073874944
 4183              		.cfi_endproc
 4184              	.LFE172:
 4186              		.section	.text.HAL_SDRAM_MspInit,"ax",%progbits
 4187              		.align	1
 4188              		.global	HAL_SDRAM_MspInit
 4189              		.syntax unified
 4190              		.thumb
 4191              		.thumb_func
 4193              	HAL_SDRAM_MspInit:
 4194              	.LVL215:
 4195              	.LFB174:
1719:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 4196              		.loc 1 1719 52 is_stmt 1 view -0
 4197              		.cfi_startproc
ARM GAS  /tmp/ccEbOuxq.s 			page 126


 4198              		@ args = 0, pretend = 0, frame = 0
 4199              		@ frame_needed = 0, uses_anonymous_args = 0
1719:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 4200              		.loc 1 1719 52 is_stmt 0 view .LVU1206
 4201 0000 08B5     		push	{r3, lr}
 4202              	.LCFI76:
 4203              		.cfi_def_cfa_offset 8
 4204              		.cfi_offset 3, -8
 4205              		.cfi_offset 14, -4
1723:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspInit 1 */
 4206              		.loc 1 1723 3 is_stmt 1 view .LVU1207
 4207 0002 FFF7FEFF 		bl	HAL_FMC_MspInit
 4208              	.LVL216:
1727:Core/Src/stm32f7xx_hal_msp.c **** 
 4209              		.loc 1 1727 1 is_stmt 0 view .LVU1208
 4210 0006 08BD     		pop	{r3, pc}
 4211              		.cfi_endproc
 4212              	.LFE174:
 4214              		.section	.text.HAL_SDRAM_MspDeInit,"ax",%progbits
 4215              		.align	1
 4216              		.global	HAL_SDRAM_MspDeInit
 4217              		.syntax unified
 4218              		.thumb
 4219              		.thumb_func
 4221              	HAL_SDRAM_MspDeInit:
 4222              	.LVL217:
 4223              	.LFB176:
1804:Core/Src/stm32f7xx_hal_msp.c **** 
1805:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SDRAM_MspDeInit(SDRAM_HandleTypeDef* hsdram){
 4224              		.loc 1 1805 54 is_stmt 1 view -0
 4225              		.cfi_startproc
 4226              		@ args = 0, pretend = 0, frame = 0
 4227              		@ frame_needed = 0, uses_anonymous_args = 0
 4228              		.loc 1 1805 54 is_stmt 0 view .LVU1210
 4229 0000 08B5     		push	{r3, lr}
 4230              	.LCFI77:
 4231              		.cfi_def_cfa_offset 8
 4232              		.cfi_offset 3, -8
 4233              		.cfi_offset 14, -4
1806:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspDeInit 0 */
1807:Core/Src/stm32f7xx_hal_msp.c **** 
1808:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDRAM_MspDeInit 0 */
1809:Core/Src/stm32f7xx_hal_msp.c ****   HAL_FMC_MspDeInit();
 4234              		.loc 1 1809 3 is_stmt 1 view .LVU1211
 4235 0002 FFF7FEFF 		bl	HAL_FMC_MspDeInit
 4236              	.LVL218:
1810:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspDeInit 1 */
1811:Core/Src/stm32f7xx_hal_msp.c **** 
1812:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDRAM_MspDeInit 1 */
1813:Core/Src/stm32f7xx_hal_msp.c **** }
 4237              		.loc 1 1813 1 is_stmt 0 view .LVU1212
 4238 0006 08BD     		pop	{r3, pc}
 4239              		.cfi_endproc
 4240              	.LFE176:
 4242              		.section	.text.HAL_SAI_MspInit,"ax",%progbits
 4243              		.align	1
 4244              		.global	HAL_SAI_MspInit
ARM GAS  /tmp/ccEbOuxq.s 			page 127


 4245              		.syntax unified
 4246              		.thumb
 4247              		.thumb_func
 4249              	HAL_SAI_MspInit:
 4250              	.LVL219:
 4251              	.LFB177:
1814:Core/Src/stm32f7xx_hal_msp.c **** 
1815:Core/Src/stm32f7xx_hal_msp.c **** static uint32_t SAI2_client =0;
1816:Core/Src/stm32f7xx_hal_msp.c **** 
1817:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
1818:Core/Src/stm32f7xx_hal_msp.c **** {
 4252              		.loc 1 1818 1 is_stmt 1 view -0
 4253              		.cfi_startproc
 4254              		@ args = 0, pretend = 0, frame = 32
 4255              		@ frame_needed = 0, uses_anonymous_args = 0
 4256              		.loc 1 1818 1 is_stmt 0 view .LVU1214
 4257 0000 10B5     		push	{r4, lr}
 4258              	.LCFI78:
 4259              		.cfi_def_cfa_offset 8
 4260              		.cfi_offset 4, -8
 4261              		.cfi_offset 14, -4
 4262 0002 88B0     		sub	sp, sp, #32
 4263              	.LCFI79:
 4264              		.cfi_def_cfa_offset 40
 4265 0004 0446     		mov	r4, r0
1819:Core/Src/stm32f7xx_hal_msp.c **** 
1820:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 4266              		.loc 1 1820 3 is_stmt 1 view .LVU1215
1821:Core/Src/stm32f7xx_hal_msp.c **** /* SAI2 */
1822:Core/Src/stm32f7xx_hal_msp.c ****     if(hsai->Instance==SAI2_Block_A)
 4267              		.loc 1 1822 5 view .LVU1216
 4268              		.loc 1 1822 12 is_stmt 0 view .LVU1217
 4269 0006 0268     		ldr	r2, [r0]
 4270              		.loc 1 1822 7 view .LVU1218
 4271 0008 224B     		ldr	r3, .L264
 4272 000a 9A42     		cmp	r2, r3
 4273 000c 05D0     		beq	.L262
 4274              	.LVL220:
 4275              	.L257:
1823:Core/Src/stm32f7xx_hal_msp.c ****     {
1824:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1825:Core/Src/stm32f7xx_hal_msp.c ****     if (SAI2_client == 0)
1826:Core/Src/stm32f7xx_hal_msp.c ****     {
1827:Core/Src/stm32f7xx_hal_msp.c ****        __HAL_RCC_SAI2_CLK_ENABLE();
1828:Core/Src/stm32f7xx_hal_msp.c ****     }
1829:Core/Src/stm32f7xx_hal_msp.c ****     SAI2_client ++;
1830:Core/Src/stm32f7xx_hal_msp.c **** 
1831:Core/Src/stm32f7xx_hal_msp.c ****     /**SAI2_A_Block_A GPIO Configuration
1832:Core/Src/stm32f7xx_hal_msp.c ****     PI4     ------> SAI2_MCLK_A
1833:Core/Src/stm32f7xx_hal_msp.c ****     PI5     ------> SAI2_SCK_A
1834:Core/Src/stm32f7xx_hal_msp.c ****     PI7     ------> SAI2_FS_A
1835:Core/Src/stm32f7xx_hal_msp.c ****     PI6     ------> SAI2_SD_A
1836:Core/Src/stm32f7xx_hal_msp.c ****     */
1837:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
1838:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1839:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1840:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /tmp/ccEbOuxq.s 			page 128


1841:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
1842:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
1843:Core/Src/stm32f7xx_hal_msp.c **** 
1844:Core/Src/stm32f7xx_hal_msp.c ****     }
1845:Core/Src/stm32f7xx_hal_msp.c ****     if(hsai->Instance==SAI2_Block_B)
 4276              		.loc 1 1845 5 is_stmt 1 view .LVU1219
 4277              		.loc 1 1845 12 is_stmt 0 view .LVU1220
 4278 000e 2268     		ldr	r2, [r4]
 4279              		.loc 1 1845 7 view .LVU1221
 4280 0010 214B     		ldr	r3, .L264+4
 4281 0012 9A42     		cmp	r2, r3
 4282 0014 1FD0     		beq	.L263
 4283              	.L256:
1846:Core/Src/stm32f7xx_hal_msp.c ****     {
1847:Core/Src/stm32f7xx_hal_msp.c ****       /* Peripheral clock enable */
1848:Core/Src/stm32f7xx_hal_msp.c ****       if (SAI2_client == 0)
1849:Core/Src/stm32f7xx_hal_msp.c ****       {
1850:Core/Src/stm32f7xx_hal_msp.c ****        __HAL_RCC_SAI2_CLK_ENABLE();
1851:Core/Src/stm32f7xx_hal_msp.c ****       }
1852:Core/Src/stm32f7xx_hal_msp.c ****     SAI2_client ++;
1853:Core/Src/stm32f7xx_hal_msp.c **** 
1854:Core/Src/stm32f7xx_hal_msp.c ****     /**SAI2_B_Block_B GPIO Configuration
1855:Core/Src/stm32f7xx_hal_msp.c ****     PG10     ------> SAI2_SD_B
1856:Core/Src/stm32f7xx_hal_msp.c ****     */
1857:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = SAI2_SDB_Pin;
1858:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1859:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1860:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1861:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
1862:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
1863:Core/Src/stm32f7xx_hal_msp.c **** 
1864:Core/Src/stm32f7xx_hal_msp.c ****     }
1865:Core/Src/stm32f7xx_hal_msp.c **** }
 4284              		.loc 1 1865 1 view .LVU1222
 4285 0016 08B0     		add	sp, sp, #32
 4286              	.LCFI80:
 4287              		.cfi_remember_state
 4288              		.cfi_def_cfa_offset 8
 4289              		@ sp needed
 4290 0018 10BD     		pop	{r4, pc}
 4291              	.LVL221:
 4292              	.L262:
 4293              	.LCFI81:
 4294              		.cfi_restore_state
1825:Core/Src/stm32f7xx_hal_msp.c ****     {
 4295              		.loc 1 1825 5 is_stmt 1 view .LVU1223
1825:Core/Src/stm32f7xx_hal_msp.c ****     {
 4296              		.loc 1 1825 21 is_stmt 0 view .LVU1224
 4297 001a 204B     		ldr	r3, .L264+8
 4298 001c 1B68     		ldr	r3, [r3]
1825:Core/Src/stm32f7xx_hal_msp.c ****     {
 4299              		.loc 1 1825 8 view .LVU1225
 4300 001e 4BB9     		cbnz	r3, .L258
1827:Core/Src/stm32f7xx_hal_msp.c ****     }
 4301              		.loc 1 1827 8 is_stmt 1 view .LVU1226
 4302              	.LBB60:
1827:Core/Src/stm32f7xx_hal_msp.c ****     }
ARM GAS  /tmp/ccEbOuxq.s 			page 129


 4303              		.loc 1 1827 8 view .LVU1227
1827:Core/Src/stm32f7xx_hal_msp.c ****     }
 4304              		.loc 1 1827 8 view .LVU1228
 4305 0020 1F4A     		ldr	r2, .L264+12
 4306 0022 516C     		ldr	r1, [r2, #68]
 4307 0024 41F40001 		orr	r1, r1, #8388608
 4308 0028 5164     		str	r1, [r2, #68]
1827:Core/Src/stm32f7xx_hal_msp.c ****     }
 4309              		.loc 1 1827 8 view .LVU1229
 4310 002a 526C     		ldr	r2, [r2, #68]
 4311 002c 02F40002 		and	r2, r2, #8388608
 4312 0030 0192     		str	r2, [sp, #4]
1827:Core/Src/stm32f7xx_hal_msp.c ****     }
 4313              		.loc 1 1827 8 view .LVU1230
 4314 0032 019A     		ldr	r2, [sp, #4]
 4315              	.L258:
 4316              	.LBE60:
1827:Core/Src/stm32f7xx_hal_msp.c ****     }
 4317              		.loc 1 1827 8 discriminator 1 view .LVU1231
1829:Core/Src/stm32f7xx_hal_msp.c **** 
 4318              		.loc 1 1829 5 view .LVU1232
1829:Core/Src/stm32f7xx_hal_msp.c **** 
 4319              		.loc 1 1829 17 is_stmt 0 view .LVU1233
 4320 0034 0133     		adds	r3, r3, #1
 4321 0036 194A     		ldr	r2, .L264+8
 4322 0038 1360     		str	r3, [r2]
1837:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 4323              		.loc 1 1837 5 is_stmt 1 view .LVU1234
1837:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 4324              		.loc 1 1837 25 is_stmt 0 view .LVU1235
 4325 003a F023     		movs	r3, #240
 4326 003c 0393     		str	r3, [sp, #12]
1838:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 4327              		.loc 1 1838 5 is_stmt 1 view .LVU1236
1838:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 4328              		.loc 1 1838 26 is_stmt 0 view .LVU1237
 4329 003e 0223     		movs	r3, #2
 4330 0040 0493     		str	r3, [sp, #16]
1839:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 4331              		.loc 1 1839 5 is_stmt 1 view .LVU1238
1839:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 4332              		.loc 1 1839 26 is_stmt 0 view .LVU1239
 4333 0042 0023     		movs	r3, #0
 4334 0044 0593     		str	r3, [sp, #20]
1840:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 4335              		.loc 1 1840 5 is_stmt 1 view .LVU1240
1840:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 4336              		.loc 1 1840 27 is_stmt 0 view .LVU1241
 4337 0046 0693     		str	r3, [sp, #24]
1841:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 4338              		.loc 1 1841 5 is_stmt 1 view .LVU1242
1841:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 4339              		.loc 1 1841 31 is_stmt 0 view .LVU1243
 4340 0048 0A23     		movs	r3, #10
 4341 004a 0793     		str	r3, [sp, #28]
1842:Core/Src/stm32f7xx_hal_msp.c **** 
 4342              		.loc 1 1842 5 is_stmt 1 view .LVU1244
ARM GAS  /tmp/ccEbOuxq.s 			page 130


 4343 004c 03A9     		add	r1, sp, #12
 4344 004e 1548     		ldr	r0, .L264+16
 4345              	.LVL222:
1842:Core/Src/stm32f7xx_hal_msp.c **** 
 4346              		.loc 1 1842 5 is_stmt 0 view .LVU1245
 4347 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 4348              	.LVL223:
 4349 0054 DBE7     		b	.L257
 4350              	.L263:
1848:Core/Src/stm32f7xx_hal_msp.c ****       {
 4351              		.loc 1 1848 7 is_stmt 1 view .LVU1246
1848:Core/Src/stm32f7xx_hal_msp.c ****       {
 4352              		.loc 1 1848 23 is_stmt 0 view .LVU1247
 4353 0056 114B     		ldr	r3, .L264+8
 4354 0058 1B68     		ldr	r3, [r3]
1848:Core/Src/stm32f7xx_hal_msp.c ****       {
 4355              		.loc 1 1848 10 view .LVU1248
 4356 005a 4BB9     		cbnz	r3, .L260
1850:Core/Src/stm32f7xx_hal_msp.c ****       }
 4357              		.loc 1 1850 8 is_stmt 1 view .LVU1249
 4358              	.LBB61:
1850:Core/Src/stm32f7xx_hal_msp.c ****       }
 4359              		.loc 1 1850 8 view .LVU1250
1850:Core/Src/stm32f7xx_hal_msp.c ****       }
 4360              		.loc 1 1850 8 view .LVU1251
 4361 005c 104A     		ldr	r2, .L264+12
 4362 005e 516C     		ldr	r1, [r2, #68]
 4363 0060 41F40001 		orr	r1, r1, #8388608
 4364 0064 5164     		str	r1, [r2, #68]
1850:Core/Src/stm32f7xx_hal_msp.c ****       }
 4365              		.loc 1 1850 8 view .LVU1252
 4366 0066 526C     		ldr	r2, [r2, #68]
 4367 0068 02F40002 		and	r2, r2, #8388608
 4368 006c 0292     		str	r2, [sp, #8]
1850:Core/Src/stm32f7xx_hal_msp.c ****       }
 4369              		.loc 1 1850 8 view .LVU1253
 4370 006e 029A     		ldr	r2, [sp, #8]
 4371              	.L260:
 4372              	.LBE61:
1850:Core/Src/stm32f7xx_hal_msp.c ****       }
 4373              		.loc 1 1850 8 discriminator 1 view .LVU1254
1852:Core/Src/stm32f7xx_hal_msp.c **** 
 4374              		.loc 1 1852 5 view .LVU1255
1852:Core/Src/stm32f7xx_hal_msp.c **** 
 4375              		.loc 1 1852 17 is_stmt 0 view .LVU1256
 4376 0070 0133     		adds	r3, r3, #1
 4377 0072 0A4A     		ldr	r2, .L264+8
 4378 0074 1360     		str	r3, [r2]
1857:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 4379              		.loc 1 1857 5 is_stmt 1 view .LVU1257
1857:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 4380              		.loc 1 1857 25 is_stmt 0 view .LVU1258
 4381 0076 4FF48063 		mov	r3, #1024
 4382 007a 0393     		str	r3, [sp, #12]
1858:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 4383              		.loc 1 1858 5 is_stmt 1 view .LVU1259
1858:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccEbOuxq.s 			page 131


 4384              		.loc 1 1858 26 is_stmt 0 view .LVU1260
 4385 007c 0223     		movs	r3, #2
 4386 007e 0493     		str	r3, [sp, #16]
1859:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 4387              		.loc 1 1859 5 is_stmt 1 view .LVU1261
1859:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 4388              		.loc 1 1859 26 is_stmt 0 view .LVU1262
 4389 0080 0023     		movs	r3, #0
 4390 0082 0593     		str	r3, [sp, #20]
1860:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 4391              		.loc 1 1860 5 is_stmt 1 view .LVU1263
1860:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 4392              		.loc 1 1860 27 is_stmt 0 view .LVU1264
 4393 0084 0693     		str	r3, [sp, #24]
1861:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 4394              		.loc 1 1861 5 is_stmt 1 view .LVU1265
1861:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 4395              		.loc 1 1861 31 is_stmt 0 view .LVU1266
 4396 0086 0A23     		movs	r3, #10
 4397 0088 0793     		str	r3, [sp, #28]
1862:Core/Src/stm32f7xx_hal_msp.c **** 
 4398              		.loc 1 1862 5 is_stmt 1 view .LVU1267
 4399 008a 03A9     		add	r1, sp, #12
 4400 008c 0648     		ldr	r0, .L264+20
 4401 008e FFF7FEFF 		bl	HAL_GPIO_Init
 4402              	.LVL224:
 4403              		.loc 1 1865 1 is_stmt 0 view .LVU1268
 4404 0092 C0E7     		b	.L256
 4405              	.L265:
 4406              		.align	2
 4407              	.L264:
 4408 0094 045C0140 		.word	1073830916
 4409 0098 245C0140 		.word	1073830948
 4410 009c 00000000 		.word	SAI2_client
 4411 00a0 00380240 		.word	1073887232
 4412 00a4 00200240 		.word	1073881088
 4413 00a8 00180240 		.word	1073879040
 4414              		.cfi_endproc
 4415              	.LFE177:
 4417              		.section	.text.HAL_SAI_MspDeInit,"ax",%progbits
 4418              		.align	1
 4419              		.global	HAL_SAI_MspDeInit
 4420              		.syntax unified
 4421              		.thumb
 4422              		.thumb_func
 4424              	HAL_SAI_MspDeInit:
 4425              	.LVL225:
 4426              	.LFB178:
1866:Core/Src/stm32f7xx_hal_msp.c **** 
1867:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SAI_MspDeInit(SAI_HandleTypeDef* hsai)
1868:Core/Src/stm32f7xx_hal_msp.c **** {
 4427              		.loc 1 1868 1 is_stmt 1 view -0
 4428              		.cfi_startproc
 4429              		@ args = 0, pretend = 0, frame = 0
 4430              		@ frame_needed = 0, uses_anonymous_args = 0
 4431              		.loc 1 1868 1 is_stmt 0 view .LVU1270
 4432 0000 10B5     		push	{r4, lr}
ARM GAS  /tmp/ccEbOuxq.s 			page 132


 4433              	.LCFI82:
 4434              		.cfi_def_cfa_offset 8
 4435              		.cfi_offset 4, -8
 4436              		.cfi_offset 14, -4
 4437 0002 0446     		mov	r4, r0
1869:Core/Src/stm32f7xx_hal_msp.c **** /* SAI2 */
1870:Core/Src/stm32f7xx_hal_msp.c ****     if(hsai->Instance==SAI2_Block_A)
 4438              		.loc 1 1870 5 is_stmt 1 view .LVU1271
 4439              		.loc 1 1870 12 is_stmt 0 view .LVU1272
 4440 0004 0268     		ldr	r2, [r0]
 4441              		.loc 1 1870 7 view .LVU1273
 4442 0006 134B     		ldr	r3, .L274
 4443 0008 9A42     		cmp	r2, r3
 4444 000a 04D0     		beq	.L272
 4445              	.LVL226:
 4446              	.L267:
1871:Core/Src/stm32f7xx_hal_msp.c ****     {
1872:Core/Src/stm32f7xx_hal_msp.c ****     SAI2_client --;
1873:Core/Src/stm32f7xx_hal_msp.c ****     if (SAI2_client == 0)
1874:Core/Src/stm32f7xx_hal_msp.c ****       {
1875:Core/Src/stm32f7xx_hal_msp.c ****       /* Peripheral clock disable */
1876:Core/Src/stm32f7xx_hal_msp.c ****        __HAL_RCC_SAI2_CLK_DISABLE();
1877:Core/Src/stm32f7xx_hal_msp.c ****       }
1878:Core/Src/stm32f7xx_hal_msp.c **** 
1879:Core/Src/stm32f7xx_hal_msp.c ****     /**SAI2_A_Block_A GPIO Configuration
1880:Core/Src/stm32f7xx_hal_msp.c ****     PI4     ------> SAI2_MCLK_A
1881:Core/Src/stm32f7xx_hal_msp.c ****     PI5     ------> SAI2_SCK_A
1882:Core/Src/stm32f7xx_hal_msp.c ****     PI7     ------> SAI2_FS_A
1883:Core/Src/stm32f7xx_hal_msp.c ****     PI6     ------> SAI2_SD_A
1884:Core/Src/stm32f7xx_hal_msp.c ****     */
1885:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOI, SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin);
1886:Core/Src/stm32f7xx_hal_msp.c **** 
1887:Core/Src/stm32f7xx_hal_msp.c ****     }
1888:Core/Src/stm32f7xx_hal_msp.c ****     if(hsai->Instance==SAI2_Block_B)
 4447              		.loc 1 1888 5 is_stmt 1 view .LVU1274
 4448              		.loc 1 1888 12 is_stmt 0 view .LVU1275
 4449 000c 2268     		ldr	r2, [r4]
 4450              		.loc 1 1888 7 view .LVU1276
 4451 000e 124B     		ldr	r3, .L274+4
 4452 0010 9A42     		cmp	r2, r3
 4453 0012 0FD0     		beq	.L273
 4454              	.L266:
1889:Core/Src/stm32f7xx_hal_msp.c ****     {
1890:Core/Src/stm32f7xx_hal_msp.c ****     SAI2_client --;
1891:Core/Src/stm32f7xx_hal_msp.c ****       if (SAI2_client == 0)
1892:Core/Src/stm32f7xx_hal_msp.c ****       {
1893:Core/Src/stm32f7xx_hal_msp.c ****       /* Peripheral clock disable */
1894:Core/Src/stm32f7xx_hal_msp.c ****       __HAL_RCC_SAI2_CLK_DISABLE();
1895:Core/Src/stm32f7xx_hal_msp.c ****       }
1896:Core/Src/stm32f7xx_hal_msp.c **** 
1897:Core/Src/stm32f7xx_hal_msp.c ****     /**SAI2_B_Block_B GPIO Configuration
1898:Core/Src/stm32f7xx_hal_msp.c ****     PG10     ------> SAI2_SD_B
1899:Core/Src/stm32f7xx_hal_msp.c ****     */
1900:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(SAI2_SDB_GPIO_Port, SAI2_SDB_Pin);
1901:Core/Src/stm32f7xx_hal_msp.c **** 
1902:Core/Src/stm32f7xx_hal_msp.c ****     }
1903:Core/Src/stm32f7xx_hal_msp.c **** }
ARM GAS  /tmp/ccEbOuxq.s 			page 133


 4455              		.loc 1 1903 1 view .LVU1277
 4456 0014 10BD     		pop	{r4, pc}
 4457              	.LVL227:
 4458              	.L272:
1872:Core/Src/stm32f7xx_hal_msp.c ****     if (SAI2_client == 0)
 4459              		.loc 1 1872 5 is_stmt 1 view .LVU1278
1872:Core/Src/stm32f7xx_hal_msp.c ****     if (SAI2_client == 0)
 4460              		.loc 1 1872 17 is_stmt 0 view .LVU1279
 4461 0016 114A     		ldr	r2, .L274+8
 4462 0018 1368     		ldr	r3, [r2]
 4463 001a 013B     		subs	r3, r3, #1
 4464 001c 1360     		str	r3, [r2]
1873:Core/Src/stm32f7xx_hal_msp.c ****       {
 4465              		.loc 1 1873 5 is_stmt 1 view .LVU1280
1873:Core/Src/stm32f7xx_hal_msp.c ****       {
 4466              		.loc 1 1873 8 is_stmt 0 view .LVU1281
 4467 001e 23B9     		cbnz	r3, .L268
1876:Core/Src/stm32f7xx_hal_msp.c ****       }
 4468              		.loc 1 1876 8 is_stmt 1 view .LVU1282
 4469 0020 0F4A     		ldr	r2, .L274+12
 4470 0022 536C     		ldr	r3, [r2, #68]
 4471 0024 23F40003 		bic	r3, r3, #8388608
 4472 0028 5364     		str	r3, [r2, #68]
 4473              	.L268:
1885:Core/Src/stm32f7xx_hal_msp.c **** 
 4474              		.loc 1 1885 5 view .LVU1283
 4475 002a F021     		movs	r1, #240
 4476 002c 0D48     		ldr	r0, .L274+16
 4477              	.LVL228:
1885:Core/Src/stm32f7xx_hal_msp.c **** 
 4478              		.loc 1 1885 5 is_stmt 0 view .LVU1284
 4479 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 4480              	.LVL229:
 4481 0032 EBE7     		b	.L267
 4482              	.L273:
1890:Core/Src/stm32f7xx_hal_msp.c ****       if (SAI2_client == 0)
 4483              		.loc 1 1890 5 is_stmt 1 view .LVU1285
1890:Core/Src/stm32f7xx_hal_msp.c ****       if (SAI2_client == 0)
 4484              		.loc 1 1890 17 is_stmt 0 view .LVU1286
 4485 0034 094A     		ldr	r2, .L274+8
 4486 0036 1368     		ldr	r3, [r2]
 4487 0038 013B     		subs	r3, r3, #1
 4488 003a 1360     		str	r3, [r2]
1891:Core/Src/stm32f7xx_hal_msp.c ****       {
 4489              		.loc 1 1891 7 is_stmt 1 view .LVU1287
1891:Core/Src/stm32f7xx_hal_msp.c ****       {
 4490              		.loc 1 1891 10 is_stmt 0 view .LVU1288
 4491 003c 23B9     		cbnz	r3, .L270
1894:Core/Src/stm32f7xx_hal_msp.c ****       }
 4492              		.loc 1 1894 7 is_stmt 1 view .LVU1289
 4493 003e 084A     		ldr	r2, .L274+12
 4494 0040 536C     		ldr	r3, [r2, #68]
 4495 0042 23F40003 		bic	r3, r3, #8388608
 4496 0046 5364     		str	r3, [r2, #68]
 4497              	.L270:
1900:Core/Src/stm32f7xx_hal_msp.c **** 
 4498              		.loc 1 1900 5 view .LVU1290
ARM GAS  /tmp/ccEbOuxq.s 			page 134


 4499 0048 4FF48061 		mov	r1, #1024
 4500 004c 0648     		ldr	r0, .L274+20
 4501 004e FFF7FEFF 		bl	HAL_GPIO_DeInit
 4502              	.LVL230:
 4503              		.loc 1 1903 1 is_stmt 0 view .LVU1291
 4504 0052 DFE7     		b	.L266
 4505              	.L275:
 4506              		.align	2
 4507              	.L274:
 4508 0054 045C0140 		.word	1073830916
 4509 0058 245C0140 		.word	1073830948
 4510 005c 00000000 		.word	SAI2_client
 4511 0060 00380240 		.word	1073887232
 4512 0064 00200240 		.word	1073881088
 4513 0068 00180240 		.word	1073879040
 4514              		.cfi_endproc
 4515              	.LFE178:
 4517              		.section	.bss.SAI2_client,"aw",%nobits
 4518              		.align	2
 4521              	SAI2_client:
 4522 0000 00000000 		.space	4
 4523              		.section	.bss.FMC_DeInitialized,"aw",%nobits
 4524              		.align	2
 4527              	FMC_DeInitialized:
 4528 0000 00000000 		.space	4
 4529              		.section	.bss.FMC_Initialized,"aw",%nobits
 4530              		.align	2
 4533              	FMC_Initialized:
 4534 0000 00000000 		.space	4
 4535              		.text
 4536              	.Letext0:
 4537              		.file 2 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 4538              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 4539              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 4540              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"
 4541              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 4542              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 4543              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 4544              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 4545              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_adc.h"
 4546              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_crc.h"
 4547              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma2d.h"
 4548              		.file 13 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dcmi.h"
 4549              		.file 14 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_eth.h"
 4550              		.file 15 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_fmc.h"
 4551              		.file 16 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sdram.h"
 4552              		.file 17 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c.h"
 4553              		.file 18 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_ltdc.h"
 4554              		.file 19 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_qspi.h"
 4555              		.file 20 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rtc.h"
 4556              		.file 21 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sai.h"
 4557              		.file 22 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_sdmmc.h"
 4558              		.file 23 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sd.h"
 4559              		.file 24 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_spdifrx.h"
 4560              		.file 25 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_spi.h"
 4561              		.file 26 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 4562              		.file 27 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_uart.h"
ARM GAS  /tmp/ccEbOuxq.s 			page 135


 4563              		.file 28 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_cortex.h"
 4564              		.file 29 "Core/Inc/main.h"
 4565              		.file 30 "<built-in>"
ARM GAS  /tmp/ccEbOuxq.s 			page 136


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f7xx_hal_msp.c
     /tmp/ccEbOuxq.s:21     .text.HAL_FMC_MspInit:00000000 $t
     /tmp/ccEbOuxq.s:26     .text.HAL_FMC_MspInit:00000000 HAL_FMC_MspInit
     /tmp/ccEbOuxq.s:223    .text.HAL_FMC_MspInit:000000d0 $d
     /tmp/ccEbOuxq.s:4533   .bss.FMC_Initialized:00000000 FMC_Initialized
     /tmp/ccEbOuxq.s:235    .text.HAL_FMC_MspDeInit:00000000 $t
     /tmp/ccEbOuxq.s:240    .text.HAL_FMC_MspDeInit:00000000 HAL_FMC_MspDeInit
     /tmp/ccEbOuxq.s:305    .text.HAL_FMC_MspDeInit:00000054 $d
     /tmp/ccEbOuxq.s:4527   .bss.FMC_DeInitialized:00000000 FMC_DeInitialized
     /tmp/ccEbOuxq.s:317    .text.HAL_MspInit:00000000 $t
     /tmp/ccEbOuxq.s:323    .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccEbOuxq.s:373    .text.HAL_MspInit:0000002c $d
     /tmp/ccEbOuxq.s:378    .text.HAL_ADC_MspInit:00000000 $t
     /tmp/ccEbOuxq.s:384    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
     /tmp/ccEbOuxq.s:513    .text.HAL_ADC_MspInit:00000080 $d
     /tmp/ccEbOuxq.s:520    .text.HAL_ADC_MspDeInit:00000000 $t
     /tmp/ccEbOuxq.s:526    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
     /tmp/ccEbOuxq.s:574    .text.HAL_ADC_MspDeInit:0000002c $d
     /tmp/ccEbOuxq.s:582    .text.HAL_CRC_MspInit:00000000 $t
     /tmp/ccEbOuxq.s:588    .text.HAL_CRC_MspInit:00000000 HAL_CRC_MspInit
     /tmp/ccEbOuxq.s:634    .text.HAL_CRC_MspInit:00000028 $d
     /tmp/ccEbOuxq.s:639    .text.HAL_CRC_MspDeInit:00000000 $t
     /tmp/ccEbOuxq.s:645    .text.HAL_CRC_MspDeInit:00000000 HAL_CRC_MspDeInit
     /tmp/ccEbOuxq.s:674    .text.HAL_CRC_MspDeInit:00000018 $d
     /tmp/ccEbOuxq.s:680    .text.HAL_DCMI_MspInit:00000000 $t
     /tmp/ccEbOuxq.s:686    .text.HAL_DCMI_MspInit:00000000 HAL_DCMI_MspInit
     /tmp/ccEbOuxq.s:936    .text.HAL_DCMI_MspInit:000000f8 $d
     /tmp/ccEbOuxq.s:947    .text.HAL_DCMI_MspDeInit:00000000 $t
     /tmp/ccEbOuxq.s:953    .text.HAL_DCMI_MspDeInit:00000000 HAL_DCMI_MspDeInit
     /tmp/ccEbOuxq.s:1016   .text.HAL_DCMI_MspDeInit:00000044 $d
     /tmp/ccEbOuxq.s:1027   .text.HAL_DMA2D_MspInit:00000000 $t
     /tmp/ccEbOuxq.s:1033   .text.HAL_DMA2D_MspInit:00000000 HAL_DMA2D_MspInit
     /tmp/ccEbOuxq.s:1094   .text.HAL_DMA2D_MspInit:0000003c $d
     /tmp/ccEbOuxq.s:1099   .text.HAL_DMA2D_MspDeInit:00000000 $t
     /tmp/ccEbOuxq.s:1105   .text.HAL_DMA2D_MspDeInit:00000000 HAL_DMA2D_MspDeInit
     /tmp/ccEbOuxq.s:1147   .text.HAL_DMA2D_MspDeInit:00000020 $d
     /tmp/ccEbOuxq.s:1153   .text.HAL_ETH_MspInit:00000000 $t
     /tmp/ccEbOuxq.s:1159   .text.HAL_ETH_MspInit:00000000 HAL_ETH_MspInit
     /tmp/ccEbOuxq.s:1373   .text.HAL_ETH_MspInit:000000e0 $d
     /tmp/ccEbOuxq.s:1381   .text.HAL_ETH_MspDeInit:00000000 $t
     /tmp/ccEbOuxq.s:1387   .text.HAL_ETH_MspDeInit:00000000 HAL_ETH_MspDeInit
     /tmp/ccEbOuxq.s:1450   .text.HAL_ETH_MspDeInit:00000044 $d
     /tmp/ccEbOuxq.s:1458   .text.HAL_I2C_MspInit:00000000 $t
     /tmp/ccEbOuxq.s:1464   .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
     /tmp/ccEbOuxq.s:1683   .text.HAL_I2C_MspInit:000000e0 $d
     /tmp/ccEbOuxq.s:1692   .text.HAL_I2C_MspDeInit:00000000 $t
     /tmp/ccEbOuxq.s:1698   .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
     /tmp/ccEbOuxq.s:1773   .text.HAL_I2C_MspDeInit:00000058 $d
     /tmp/ccEbOuxq.s:1781   .text.HAL_LTDC_MspInit:00000000 $t
     /tmp/ccEbOuxq.s:1787   .text.HAL_LTDC_MspInit:00000000 HAL_LTDC_MspInit
     /tmp/ccEbOuxq.s:2048   .text.HAL_LTDC_MspInit:00000110 $d
     /tmp/ccEbOuxq.s:2058   .text.HAL_LTDC_MspDeInit:00000000 $t
     /tmp/ccEbOuxq.s:2064   .text.HAL_LTDC_MspDeInit:00000000 HAL_LTDC_MspDeInit
     /tmp/ccEbOuxq.s:2131   .text.HAL_LTDC_MspDeInit:0000004c $d
     /tmp/ccEbOuxq.s:2142   .text.HAL_QSPI_MspInit:00000000 $t
     /tmp/ccEbOuxq.s:2148   .text.HAL_QSPI_MspInit:00000000 HAL_QSPI_MspInit
ARM GAS  /tmp/ccEbOuxq.s 			page 137


     /tmp/ccEbOuxq.s:2354   .text.HAL_QSPI_MspInit:000000d8 $d
     /tmp/ccEbOuxq.s:2363   .text.HAL_QSPI_MspDeInit:00000000 $t
     /tmp/ccEbOuxq.s:2369   .text.HAL_QSPI_MspDeInit:00000000 HAL_QSPI_MspDeInit
     /tmp/ccEbOuxq.s:2422   .text.HAL_QSPI_MspDeInit:00000034 $d
     /tmp/ccEbOuxq.s:2431   .text.HAL_RTC_MspInit:00000000 $t
     /tmp/ccEbOuxq.s:2437   .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
     /tmp/ccEbOuxq.s:2513   .text.HAL_RTC_MspInit:00000040 $d
     /tmp/ccEbOuxq.s:2519   .text.HAL_RTC_MspDeInit:00000000 $t
     /tmp/ccEbOuxq.s:2525   .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
     /tmp/ccEbOuxq.s:2554   .text.HAL_RTC_MspDeInit:00000018 $d
     /tmp/ccEbOuxq.s:2560   .text.HAL_SD_MspInit:00000000 $t
     /tmp/ccEbOuxq.s:2566   .text.HAL_SD_MspInit:00000000 HAL_SD_MspInit
     /tmp/ccEbOuxq.s:2711   .text.HAL_SD_MspInit:0000008c $d
     /tmp/ccEbOuxq.s:2718   .text.HAL_SD_MspDeInit:00000000 $t
     /tmp/ccEbOuxq.s:2724   .text.HAL_SD_MspDeInit:00000000 HAL_SD_MspDeInit
     /tmp/ccEbOuxq.s:2772   .text.HAL_SD_MspDeInit:0000002c $d
     /tmp/ccEbOuxq.s:2780   .text.HAL_SPDIFRX_MspInit:00000000 $t
     /tmp/ccEbOuxq.s:2786   .text.HAL_SPDIFRX_MspInit:00000000 HAL_SPDIFRX_MspInit
     /tmp/ccEbOuxq.s:2932   .text.HAL_SPDIFRX_MspInit:0000008c $d
     /tmp/ccEbOuxq.s:2938   .text.HAL_SPDIFRX_MspDeInit:00000000 $t
     /tmp/ccEbOuxq.s:2944   .text.HAL_SPDIFRX_MspDeInit:00000000 HAL_SPDIFRX_MspDeInit
     /tmp/ccEbOuxq.s:2986   .text.HAL_SPDIFRX_MspDeInit:00000020 $d
     /tmp/ccEbOuxq.s:2992   .text.HAL_SPI_MspInit:00000000 $t
     /tmp/ccEbOuxq.s:2998   .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
     /tmp/ccEbOuxq.s:3138   .text.HAL_SPI_MspInit:00000084 $d
     /tmp/ccEbOuxq.s:3145   .text.HAL_SPI_MspDeInit:00000000 $t
     /tmp/ccEbOuxq.s:3151   .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
     /tmp/ccEbOuxq.s:3199   .text.HAL_SPI_MspDeInit:0000002c $d
     /tmp/ccEbOuxq.s:3207   .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/ccEbOuxq.s:3213   .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/ccEbOuxq.s:3353   .text.HAL_TIM_Base_MspInit:00000094 $d
     /tmp/ccEbOuxq.s:3362   .text.HAL_TIM_PWM_MspInit:00000000 $t
     /tmp/ccEbOuxq.s:3368   .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
     /tmp/ccEbOuxq.s:3414   .text.HAL_TIM_PWM_MspInit:00000028 $d
     /tmp/ccEbOuxq.s:3419   .text.HAL_TIM_MspPostInit:00000000 $t
     /tmp/ccEbOuxq.s:3425   .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
     /tmp/ccEbOuxq.s:3687   .text.HAL_TIM_MspPostInit:0000010c $d
     /tmp/ccEbOuxq.s:3700   .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/ccEbOuxq.s:3706   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/ccEbOuxq.s:3782   .text.HAL_TIM_Base_MspDeInit:00000068 $d
     /tmp/ccEbOuxq.s:3791   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
     /tmp/ccEbOuxq.s:3797   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccEbOuxq.s:3826   .text.HAL_TIM_PWM_MspDeInit:00000018 $d
     /tmp/ccEbOuxq.s:3832   .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccEbOuxq.s:3838   .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccEbOuxq.s:4094   .text.HAL_UART_MspInit:00000104 $d
     /tmp/ccEbOuxq.s:4104   .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccEbOuxq.s:4110   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccEbOuxq.s:4178   .text.HAL_UART_MspDeInit:00000048 $d
     /tmp/ccEbOuxq.s:4187   .text.HAL_SDRAM_MspInit:00000000 $t
     /tmp/ccEbOuxq.s:4193   .text.HAL_SDRAM_MspInit:00000000 HAL_SDRAM_MspInit
     /tmp/ccEbOuxq.s:4215   .text.HAL_SDRAM_MspDeInit:00000000 $t
     /tmp/ccEbOuxq.s:4221   .text.HAL_SDRAM_MspDeInit:00000000 HAL_SDRAM_MspDeInit
     /tmp/ccEbOuxq.s:4243   .text.HAL_SAI_MspInit:00000000 $t
     /tmp/ccEbOuxq.s:4249   .text.HAL_SAI_MspInit:00000000 HAL_SAI_MspInit
     /tmp/ccEbOuxq.s:4408   .text.HAL_SAI_MspInit:00000094 $d
     /tmp/ccEbOuxq.s:4521   .bss.SAI2_client:00000000 SAI2_client
ARM GAS  /tmp/ccEbOuxq.s 			page 138


     /tmp/ccEbOuxq.s:4418   .text.HAL_SAI_MspDeInit:00000000 $t
     /tmp/ccEbOuxq.s:4424   .text.HAL_SAI_MspDeInit:00000000 HAL_SAI_MspDeInit
     /tmp/ccEbOuxq.s:4508   .text.HAL_SAI_MspDeInit:00000054 $d
     /tmp/ccEbOuxq.s:4518   .bss.SAI2_client:00000000 $d
     /tmp/ccEbOuxq.s:4524   .bss.FMC_DeInitialized:00000000 $d
     /tmp/ccEbOuxq.s:4530   .bss.FMC_Initialized:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
