// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module morphological_filter_Loop_loop_height_proc1581 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        heightloop_1_reload_dout,
        heightloop_1_reload_empty_n,
        heightloop_1_reload_read,
        widthloop_1_reload_dout,
        widthloop_1_reload_empty_n,
        widthloop_1_reload_read,
        rows,
        p_neg392_i_i_i2_cast_reload_dout,
        p_neg392_i_i_i2_cast_reload_empty_n,
        p_neg392_i_i_i2_cast_reload_read,
        p_neg392_i_i_i2_cast27806_reload_dout,
        p_neg392_i_i_i2_cast27806_reload_empty_n,
        p_neg392_i_i_i2_cast27806_reload_read,
        p_neg392_i_i_i2_reload_dout,
        p_neg392_i_i_i2_reload_empty_n,
        p_neg392_i_i_i2_reload_read,
        tmp_41_cast_reload_dout,
        tmp_41_cast_reload_empty_n,
        tmp_41_cast_reload_read,
        tmp_41_reload_dout,
        tmp_41_reload_empty_n,
        tmp_41_reload_read,
        cols,
        img_1_data_stream_0_V_dout,
        img_1_data_stream_0_V_empty_n,
        img_1_data_stream_0_V_read,
        p_neg392_i_i_i2_cast27807_reload_dout,
        p_neg392_i_i_i2_cast27807_reload_empty_n,
        p_neg392_i_i_i2_cast27807_reload_read,
        img_2_data_stream_0_V_din,
        img_2_data_stream_0_V_full_n,
        img_2_data_stream_0_V_write,
        wdw_val_0_0_reload_dout,
        wdw_val_0_0_reload_empty_n,
        wdw_val_0_0_reload_read,
        wdw_val_0_1_reload_dout,
        wdw_val_0_1_reload_empty_n,
        wdw_val_0_1_reload_read,
        wdw_val_0_2_reload_dout,
        wdw_val_0_2_reload_empty_n,
        wdw_val_0_2_reload_read,
        wdw_val_0_3_reload_dout,
        wdw_val_0_3_reload_empty_n,
        wdw_val_0_3_reload_read,
        wdw_val_0_4_reload_dout,
        wdw_val_0_4_reload_empty_n,
        wdw_val_0_4_reload_read,
        wdw_val_0_5_reload_dout,
        wdw_val_0_5_reload_empty_n,
        wdw_val_0_5_reload_read,
        wdw_val_0_6_reload_dout,
        wdw_val_0_6_reload_empty_n,
        wdw_val_0_6_reload_read,
        wdw_val_0_7_reload_dout,
        wdw_val_0_7_reload_empty_n,
        wdw_val_0_7_reload_read,
        wdw_val_0_8_reload_dout,
        wdw_val_0_8_reload_empty_n,
        wdw_val_0_8_reload_read,
        wdw_val_0_9_reload_dout,
        wdw_val_0_9_reload_empty_n,
        wdw_val_0_9_reload_read,
        wdw_val_1_0_reload_dout,
        wdw_val_1_0_reload_empty_n,
        wdw_val_1_0_reload_read,
        wdw_val_1_1_reload_dout,
        wdw_val_1_1_reload_empty_n,
        wdw_val_1_1_reload_read,
        wdw_val_1_2_reload_dout,
        wdw_val_1_2_reload_empty_n,
        wdw_val_1_2_reload_read,
        wdw_val_1_3_reload_dout,
        wdw_val_1_3_reload_empty_n,
        wdw_val_1_3_reload_read,
        wdw_val_1_4_reload_dout,
        wdw_val_1_4_reload_empty_n,
        wdw_val_1_4_reload_read,
        wdw_val_1_5_reload_dout,
        wdw_val_1_5_reload_empty_n,
        wdw_val_1_5_reload_read,
        wdw_val_1_6_reload_dout,
        wdw_val_1_6_reload_empty_n,
        wdw_val_1_6_reload_read,
        wdw_val_1_7_reload_dout,
        wdw_val_1_7_reload_empty_n,
        wdw_val_1_7_reload_read,
        wdw_val_1_8_reload_dout,
        wdw_val_1_8_reload_empty_n,
        wdw_val_1_8_reload_read,
        wdw_val_1_9_reload_dout,
        wdw_val_1_9_reload_empty_n,
        wdw_val_1_9_reload_read,
        wdw_val_2_0_reload_dout,
        wdw_val_2_0_reload_empty_n,
        wdw_val_2_0_reload_read,
        wdw_val_2_1_reload_dout,
        wdw_val_2_1_reload_empty_n,
        wdw_val_2_1_reload_read,
        wdw_val_2_2_reload_dout,
        wdw_val_2_2_reload_empty_n,
        wdw_val_2_2_reload_read,
        wdw_val_2_3_reload_dout,
        wdw_val_2_3_reload_empty_n,
        wdw_val_2_3_reload_read,
        wdw_val_2_4_reload_dout,
        wdw_val_2_4_reload_empty_n,
        wdw_val_2_4_reload_read,
        wdw_val_2_5_reload_dout,
        wdw_val_2_5_reload_empty_n,
        wdw_val_2_5_reload_read,
        wdw_val_2_6_reload_dout,
        wdw_val_2_6_reload_empty_n,
        wdw_val_2_6_reload_read,
        wdw_val_2_7_reload_dout,
        wdw_val_2_7_reload_empty_n,
        wdw_val_2_7_reload_read,
        wdw_val_2_8_reload_dout,
        wdw_val_2_8_reload_empty_n,
        wdw_val_2_8_reload_read,
        wdw_val_2_9_reload_dout,
        wdw_val_2_9_reload_empty_n,
        wdw_val_2_9_reload_read,
        wdw_val_3_0_reload_dout,
        wdw_val_3_0_reload_empty_n,
        wdw_val_3_0_reload_read,
        wdw_val_3_1_reload_dout,
        wdw_val_3_1_reload_empty_n,
        wdw_val_3_1_reload_read,
        wdw_val_3_2_reload_dout,
        wdw_val_3_2_reload_empty_n,
        wdw_val_3_2_reload_read,
        wdw_val_3_3_reload_dout,
        wdw_val_3_3_reload_empty_n,
        wdw_val_3_3_reload_read,
        wdw_val_3_4_reload_dout,
        wdw_val_3_4_reload_empty_n,
        wdw_val_3_4_reload_read,
        wdw_val_3_5_reload_dout,
        wdw_val_3_5_reload_empty_n,
        wdw_val_3_5_reload_read,
        wdw_val_3_6_reload_dout,
        wdw_val_3_6_reload_empty_n,
        wdw_val_3_6_reload_read,
        wdw_val_3_7_reload_dout,
        wdw_val_3_7_reload_empty_n,
        wdw_val_3_7_reload_read,
        wdw_val_3_8_reload_dout,
        wdw_val_3_8_reload_empty_n,
        wdw_val_3_8_reload_read,
        wdw_val_3_9_reload_dout,
        wdw_val_3_9_reload_empty_n,
        wdw_val_3_9_reload_read,
        wdw_val_4_0_reload_dout,
        wdw_val_4_0_reload_empty_n,
        wdw_val_4_0_reload_read,
        wdw_val_4_1_reload_dout,
        wdw_val_4_1_reload_empty_n,
        wdw_val_4_1_reload_read,
        wdw_val_4_2_reload_dout,
        wdw_val_4_2_reload_empty_n,
        wdw_val_4_2_reload_read,
        wdw_val_4_3_reload_dout,
        wdw_val_4_3_reload_empty_n,
        wdw_val_4_3_reload_read,
        wdw_val_4_4_reload_dout,
        wdw_val_4_4_reload_empty_n,
        wdw_val_4_4_reload_read,
        wdw_val_4_5_reload_dout,
        wdw_val_4_5_reload_empty_n,
        wdw_val_4_5_reload_read,
        wdw_val_4_6_reload_dout,
        wdw_val_4_6_reload_empty_n,
        wdw_val_4_6_reload_read,
        wdw_val_4_7_reload_dout,
        wdw_val_4_7_reload_empty_n,
        wdw_val_4_7_reload_read,
        wdw_val_4_8_reload_dout,
        wdw_val_4_8_reload_empty_n,
        wdw_val_4_8_reload_read,
        wdw_val_4_9_reload_dout,
        wdw_val_4_9_reload_empty_n,
        wdw_val_4_9_reload_read,
        wdw_val_5_0_reload_dout,
        wdw_val_5_0_reload_empty_n,
        wdw_val_5_0_reload_read,
        wdw_val_5_1_reload_dout,
        wdw_val_5_1_reload_empty_n,
        wdw_val_5_1_reload_read,
        wdw_val_5_2_reload_dout,
        wdw_val_5_2_reload_empty_n,
        wdw_val_5_2_reload_read,
        wdw_val_5_3_reload_dout,
        wdw_val_5_3_reload_empty_n,
        wdw_val_5_3_reload_read,
        wdw_val_5_4_reload_dout,
        wdw_val_5_4_reload_empty_n,
        wdw_val_5_4_reload_read,
        wdw_val_5_5_reload_dout,
        wdw_val_5_5_reload_empty_n,
        wdw_val_5_5_reload_read,
        wdw_val_5_6_reload_dout,
        wdw_val_5_6_reload_empty_n,
        wdw_val_5_6_reload_read,
        wdw_val_5_7_reload_dout,
        wdw_val_5_7_reload_empty_n,
        wdw_val_5_7_reload_read,
        wdw_val_5_8_reload_dout,
        wdw_val_5_8_reload_empty_n,
        wdw_val_5_8_reload_read,
        wdw_val_5_9_reload_dout,
        wdw_val_5_9_reload_empty_n,
        wdw_val_5_9_reload_read,
        wdw_val_6_0_reload_dout,
        wdw_val_6_0_reload_empty_n,
        wdw_val_6_0_reload_read,
        wdw_val_6_1_reload_dout,
        wdw_val_6_1_reload_empty_n,
        wdw_val_6_1_reload_read,
        wdw_val_6_2_reload_dout,
        wdw_val_6_2_reload_empty_n,
        wdw_val_6_2_reload_read,
        wdw_val_6_3_reload_dout,
        wdw_val_6_3_reload_empty_n,
        wdw_val_6_3_reload_read,
        wdw_val_6_4_reload_dout,
        wdw_val_6_4_reload_empty_n,
        wdw_val_6_4_reload_read,
        wdw_val_6_5_reload_dout,
        wdw_val_6_5_reload_empty_n,
        wdw_val_6_5_reload_read,
        wdw_val_6_6_reload_dout,
        wdw_val_6_6_reload_empty_n,
        wdw_val_6_6_reload_read,
        wdw_val_6_7_reload_dout,
        wdw_val_6_7_reload_empty_n,
        wdw_val_6_7_reload_read,
        wdw_val_6_8_reload_dout,
        wdw_val_6_8_reload_empty_n,
        wdw_val_6_8_reload_read,
        wdw_val_6_9_reload_dout,
        wdw_val_6_9_reload_empty_n,
        wdw_val_6_9_reload_read,
        wdw_val_7_0_reload_dout,
        wdw_val_7_0_reload_empty_n,
        wdw_val_7_0_reload_read,
        wdw_val_7_1_reload_dout,
        wdw_val_7_1_reload_empty_n,
        wdw_val_7_1_reload_read,
        wdw_val_7_2_reload_dout,
        wdw_val_7_2_reload_empty_n,
        wdw_val_7_2_reload_read,
        wdw_val_7_3_reload_dout,
        wdw_val_7_3_reload_empty_n,
        wdw_val_7_3_reload_read,
        wdw_val_7_4_reload_dout,
        wdw_val_7_4_reload_empty_n,
        wdw_val_7_4_reload_read,
        wdw_val_7_5_reload_dout,
        wdw_val_7_5_reload_empty_n,
        wdw_val_7_5_reload_read,
        wdw_val_7_6_reload_dout,
        wdw_val_7_6_reload_empty_n,
        wdw_val_7_6_reload_read,
        wdw_val_7_7_reload_dout,
        wdw_val_7_7_reload_empty_n,
        wdw_val_7_7_reload_read,
        wdw_val_7_8_reload_dout,
        wdw_val_7_8_reload_empty_n,
        wdw_val_7_8_reload_read,
        wdw_val_7_9_reload_dout,
        wdw_val_7_9_reload_empty_n,
        wdw_val_7_9_reload_read,
        wdw_val_8_0_reload_dout,
        wdw_val_8_0_reload_empty_n,
        wdw_val_8_0_reload_read,
        wdw_val_8_1_reload_dout,
        wdw_val_8_1_reload_empty_n,
        wdw_val_8_1_reload_read,
        wdw_val_8_2_reload_dout,
        wdw_val_8_2_reload_empty_n,
        wdw_val_8_2_reload_read,
        wdw_val_8_3_reload_dout,
        wdw_val_8_3_reload_empty_n,
        wdw_val_8_3_reload_read,
        wdw_val_8_4_reload_dout,
        wdw_val_8_4_reload_empty_n,
        wdw_val_8_4_reload_read,
        wdw_val_8_5_reload_dout,
        wdw_val_8_5_reload_empty_n,
        wdw_val_8_5_reload_read,
        wdw_val_8_6_reload_dout,
        wdw_val_8_6_reload_empty_n,
        wdw_val_8_6_reload_read,
        wdw_val_8_7_reload_dout,
        wdw_val_8_7_reload_empty_n,
        wdw_val_8_7_reload_read,
        wdw_val_8_8_reload_dout,
        wdw_val_8_8_reload_empty_n,
        wdw_val_8_8_reload_read,
        wdw_val_8_9_reload_dout,
        wdw_val_8_9_reload_empty_n,
        wdw_val_8_9_reload_read,
        wdw_val_9_0_reload_dout,
        wdw_val_9_0_reload_empty_n,
        wdw_val_9_0_reload_read,
        wdw_val_9_1_reload_dout,
        wdw_val_9_1_reload_empty_n,
        wdw_val_9_1_reload_read,
        wdw_val_9_2_reload_dout,
        wdw_val_9_2_reload_empty_n,
        wdw_val_9_2_reload_read,
        wdw_val_9_3_reload_dout,
        wdw_val_9_3_reload_empty_n,
        wdw_val_9_3_reload_read,
        wdw_val_9_4_reload_dout,
        wdw_val_9_4_reload_empty_n,
        wdw_val_9_4_reload_read,
        wdw_val_9_5_reload_dout,
        wdw_val_9_5_reload_empty_n,
        wdw_val_9_5_reload_read,
        wdw_val_9_6_reload_dout,
        wdw_val_9_6_reload_empty_n,
        wdw_val_9_6_reload_read,
        wdw_val_9_7_reload_dout,
        wdw_val_9_7_reload_empty_n,
        wdw_val_9_7_reload_read,
        wdw_val_9_9_reload_dout,
        wdw_val_9_9_reload_empty_n,
        wdw_val_9_9_reload_read,
        wdw_val_9_8_reload_dout,
        wdw_val_9_8_reload_empty_n,
        wdw_val_9_8_reload_read,
        heightloop_1_reload_out_din,
        heightloop_1_reload_out_full_n,
        heightloop_1_reload_out_write,
        widthloop_1_reload_out_din,
        widthloop_1_reload_out_full_n,
        widthloop_1_reload_out_write,
        p_neg392_i_i_i2_cast_reload_out_din,
        p_neg392_i_i_i2_cast_reload_out_full_n,
        p_neg392_i_i_i2_cast_reload_out_write,
        p_neg392_i_i_i2_cast27806_reload_out_din,
        p_neg392_i_i_i2_cast27806_reload_out_full_n,
        p_neg392_i_i_i2_cast27806_reload_out_write,
        p_neg392_i_i_i2_reload_out_din,
        p_neg392_i_i_i2_reload_out_full_n,
        p_neg392_i_i_i2_reload_out_write,
        tmp_41_cast_reload_out_din,
        tmp_41_cast_reload_out_full_n,
        tmp_41_cast_reload_out_write,
        tmp_41_reload_out_din,
        tmp_41_reload_out_full_n,
        tmp_41_reload_out_write,
        p_neg392_i_i_i2_cast27807_reload_out_din,
        p_neg392_i_i_i2_cast27807_reload_out_full_n,
        p_neg392_i_i_i2_cast27807_reload_out_write,
        wdw_val_0_0_reload_out_din,
        wdw_val_0_0_reload_out_full_n,
        wdw_val_0_0_reload_out_write,
        wdw_val_0_1_reload_out_din,
        wdw_val_0_1_reload_out_full_n,
        wdw_val_0_1_reload_out_write,
        wdw_val_0_2_reload_out_din,
        wdw_val_0_2_reload_out_full_n,
        wdw_val_0_2_reload_out_write,
        wdw_val_0_3_reload_out_din,
        wdw_val_0_3_reload_out_full_n,
        wdw_val_0_3_reload_out_write,
        wdw_val_0_4_reload_out_din,
        wdw_val_0_4_reload_out_full_n,
        wdw_val_0_4_reload_out_write,
        wdw_val_0_5_reload_out_din,
        wdw_val_0_5_reload_out_full_n,
        wdw_val_0_5_reload_out_write,
        wdw_val_0_6_reload_out_din,
        wdw_val_0_6_reload_out_full_n,
        wdw_val_0_6_reload_out_write,
        wdw_val_0_7_reload_out_din,
        wdw_val_0_7_reload_out_full_n,
        wdw_val_0_7_reload_out_write,
        wdw_val_0_8_reload_out_din,
        wdw_val_0_8_reload_out_full_n,
        wdw_val_0_8_reload_out_write,
        wdw_val_0_9_reload_out_din,
        wdw_val_0_9_reload_out_full_n,
        wdw_val_0_9_reload_out_write,
        wdw_val_1_0_reload_out_din,
        wdw_val_1_0_reload_out_full_n,
        wdw_val_1_0_reload_out_write,
        wdw_val_1_1_reload_out_din,
        wdw_val_1_1_reload_out_full_n,
        wdw_val_1_1_reload_out_write,
        wdw_val_1_2_reload_out_din,
        wdw_val_1_2_reload_out_full_n,
        wdw_val_1_2_reload_out_write,
        wdw_val_1_3_reload_out_din,
        wdw_val_1_3_reload_out_full_n,
        wdw_val_1_3_reload_out_write,
        wdw_val_1_4_reload_out_din,
        wdw_val_1_4_reload_out_full_n,
        wdw_val_1_4_reload_out_write,
        wdw_val_1_5_reload_out_din,
        wdw_val_1_5_reload_out_full_n,
        wdw_val_1_5_reload_out_write,
        wdw_val_1_6_reload_out_din,
        wdw_val_1_6_reload_out_full_n,
        wdw_val_1_6_reload_out_write,
        wdw_val_1_7_reload_out_din,
        wdw_val_1_7_reload_out_full_n,
        wdw_val_1_7_reload_out_write,
        wdw_val_1_8_reload_out_din,
        wdw_val_1_8_reload_out_full_n,
        wdw_val_1_8_reload_out_write,
        wdw_val_1_9_reload_out_din,
        wdw_val_1_9_reload_out_full_n,
        wdw_val_1_9_reload_out_write,
        wdw_val_2_0_reload_out_din,
        wdw_val_2_0_reload_out_full_n,
        wdw_val_2_0_reload_out_write,
        wdw_val_2_1_reload_out_din,
        wdw_val_2_1_reload_out_full_n,
        wdw_val_2_1_reload_out_write,
        wdw_val_2_2_reload_out_din,
        wdw_val_2_2_reload_out_full_n,
        wdw_val_2_2_reload_out_write,
        wdw_val_2_3_reload_out_din,
        wdw_val_2_3_reload_out_full_n,
        wdw_val_2_3_reload_out_write,
        wdw_val_2_4_reload_out_din,
        wdw_val_2_4_reload_out_full_n,
        wdw_val_2_4_reload_out_write,
        wdw_val_2_5_reload_out_din,
        wdw_val_2_5_reload_out_full_n,
        wdw_val_2_5_reload_out_write,
        wdw_val_2_6_reload_out_din,
        wdw_val_2_6_reload_out_full_n,
        wdw_val_2_6_reload_out_write,
        wdw_val_2_7_reload_out_din,
        wdw_val_2_7_reload_out_full_n,
        wdw_val_2_7_reload_out_write,
        wdw_val_2_8_reload_out_din,
        wdw_val_2_8_reload_out_full_n,
        wdw_val_2_8_reload_out_write,
        wdw_val_2_9_reload_out_din,
        wdw_val_2_9_reload_out_full_n,
        wdw_val_2_9_reload_out_write,
        wdw_val_3_0_reload_out_din,
        wdw_val_3_0_reload_out_full_n,
        wdw_val_3_0_reload_out_write,
        wdw_val_3_1_reload_out_din,
        wdw_val_3_1_reload_out_full_n,
        wdw_val_3_1_reload_out_write,
        wdw_val_3_2_reload_out_din,
        wdw_val_3_2_reload_out_full_n,
        wdw_val_3_2_reload_out_write,
        wdw_val_3_3_reload_out_din,
        wdw_val_3_3_reload_out_full_n,
        wdw_val_3_3_reload_out_write,
        wdw_val_3_4_reload_out_din,
        wdw_val_3_4_reload_out_full_n,
        wdw_val_3_4_reload_out_write,
        wdw_val_3_5_reload_out_din,
        wdw_val_3_5_reload_out_full_n,
        wdw_val_3_5_reload_out_write,
        wdw_val_3_6_reload_out_din,
        wdw_val_3_6_reload_out_full_n,
        wdw_val_3_6_reload_out_write,
        wdw_val_3_7_reload_out_din,
        wdw_val_3_7_reload_out_full_n,
        wdw_val_3_7_reload_out_write,
        wdw_val_3_8_reload_out_din,
        wdw_val_3_8_reload_out_full_n,
        wdw_val_3_8_reload_out_write,
        wdw_val_3_9_reload_out_din,
        wdw_val_3_9_reload_out_full_n,
        wdw_val_3_9_reload_out_write,
        wdw_val_4_0_reload_out_din,
        wdw_val_4_0_reload_out_full_n,
        wdw_val_4_0_reload_out_write,
        wdw_val_4_1_reload_out_din,
        wdw_val_4_1_reload_out_full_n,
        wdw_val_4_1_reload_out_write,
        wdw_val_4_2_reload_out_din,
        wdw_val_4_2_reload_out_full_n,
        wdw_val_4_2_reload_out_write,
        wdw_val_4_3_reload_out_din,
        wdw_val_4_3_reload_out_full_n,
        wdw_val_4_3_reload_out_write,
        wdw_val_4_4_reload_out_din,
        wdw_val_4_4_reload_out_full_n,
        wdw_val_4_4_reload_out_write,
        wdw_val_4_5_reload_out_din,
        wdw_val_4_5_reload_out_full_n,
        wdw_val_4_5_reload_out_write,
        wdw_val_4_6_reload_out_din,
        wdw_val_4_6_reload_out_full_n,
        wdw_val_4_6_reload_out_write,
        wdw_val_4_7_reload_out_din,
        wdw_val_4_7_reload_out_full_n,
        wdw_val_4_7_reload_out_write,
        wdw_val_4_8_reload_out_din,
        wdw_val_4_8_reload_out_full_n,
        wdw_val_4_8_reload_out_write,
        wdw_val_4_9_reload_out_din,
        wdw_val_4_9_reload_out_full_n,
        wdw_val_4_9_reload_out_write,
        wdw_val_5_0_reload_out_din,
        wdw_val_5_0_reload_out_full_n,
        wdw_val_5_0_reload_out_write,
        wdw_val_5_1_reload_out_din,
        wdw_val_5_1_reload_out_full_n,
        wdw_val_5_1_reload_out_write,
        wdw_val_5_2_reload_out_din,
        wdw_val_5_2_reload_out_full_n,
        wdw_val_5_2_reload_out_write,
        wdw_val_5_3_reload_out_din,
        wdw_val_5_3_reload_out_full_n,
        wdw_val_5_3_reload_out_write,
        wdw_val_5_4_reload_out_din,
        wdw_val_5_4_reload_out_full_n,
        wdw_val_5_4_reload_out_write,
        wdw_val_5_5_reload_out_din,
        wdw_val_5_5_reload_out_full_n,
        wdw_val_5_5_reload_out_write,
        wdw_val_5_6_reload_out_din,
        wdw_val_5_6_reload_out_full_n,
        wdw_val_5_6_reload_out_write,
        wdw_val_5_7_reload_out_din,
        wdw_val_5_7_reload_out_full_n,
        wdw_val_5_7_reload_out_write,
        wdw_val_5_8_reload_out_din,
        wdw_val_5_8_reload_out_full_n,
        wdw_val_5_8_reload_out_write,
        wdw_val_5_9_reload_out_din,
        wdw_val_5_9_reload_out_full_n,
        wdw_val_5_9_reload_out_write,
        wdw_val_6_0_reload_out_din,
        wdw_val_6_0_reload_out_full_n,
        wdw_val_6_0_reload_out_write,
        wdw_val_6_1_reload_out_din,
        wdw_val_6_1_reload_out_full_n,
        wdw_val_6_1_reload_out_write,
        wdw_val_6_2_reload_out_din,
        wdw_val_6_2_reload_out_full_n,
        wdw_val_6_2_reload_out_write,
        wdw_val_6_3_reload_out_din,
        wdw_val_6_3_reload_out_full_n,
        wdw_val_6_3_reload_out_write,
        wdw_val_6_4_reload_out_din,
        wdw_val_6_4_reload_out_full_n,
        wdw_val_6_4_reload_out_write,
        wdw_val_6_5_reload_out_din,
        wdw_val_6_5_reload_out_full_n,
        wdw_val_6_5_reload_out_write,
        wdw_val_6_6_reload_out_din,
        wdw_val_6_6_reload_out_full_n,
        wdw_val_6_6_reload_out_write,
        wdw_val_6_7_reload_out_din,
        wdw_val_6_7_reload_out_full_n,
        wdw_val_6_7_reload_out_write,
        wdw_val_6_8_reload_out_din,
        wdw_val_6_8_reload_out_full_n,
        wdw_val_6_8_reload_out_write,
        wdw_val_6_9_reload_out_din,
        wdw_val_6_9_reload_out_full_n,
        wdw_val_6_9_reload_out_write,
        wdw_val_7_0_reload_out_din,
        wdw_val_7_0_reload_out_full_n,
        wdw_val_7_0_reload_out_write,
        wdw_val_7_1_reload_out_din,
        wdw_val_7_1_reload_out_full_n,
        wdw_val_7_1_reload_out_write,
        wdw_val_7_2_reload_out_din,
        wdw_val_7_2_reload_out_full_n,
        wdw_val_7_2_reload_out_write,
        wdw_val_7_3_reload_out_din,
        wdw_val_7_3_reload_out_full_n,
        wdw_val_7_3_reload_out_write,
        wdw_val_7_4_reload_out_din,
        wdw_val_7_4_reload_out_full_n,
        wdw_val_7_4_reload_out_write,
        wdw_val_7_5_reload_out_din,
        wdw_val_7_5_reload_out_full_n,
        wdw_val_7_5_reload_out_write,
        wdw_val_7_6_reload_out_din,
        wdw_val_7_6_reload_out_full_n,
        wdw_val_7_6_reload_out_write,
        wdw_val_7_7_reload_out_din,
        wdw_val_7_7_reload_out_full_n,
        wdw_val_7_7_reload_out_write,
        wdw_val_7_8_reload_out_din,
        wdw_val_7_8_reload_out_full_n,
        wdw_val_7_8_reload_out_write,
        wdw_val_7_9_reload_out_din,
        wdw_val_7_9_reload_out_full_n,
        wdw_val_7_9_reload_out_write,
        wdw_val_8_0_reload_out_din,
        wdw_val_8_0_reload_out_full_n,
        wdw_val_8_0_reload_out_write,
        wdw_val_8_1_reload_out_din,
        wdw_val_8_1_reload_out_full_n,
        wdw_val_8_1_reload_out_write,
        wdw_val_8_2_reload_out_din,
        wdw_val_8_2_reload_out_full_n,
        wdw_val_8_2_reload_out_write,
        wdw_val_8_3_reload_out_din,
        wdw_val_8_3_reload_out_full_n,
        wdw_val_8_3_reload_out_write,
        wdw_val_8_4_reload_out_din,
        wdw_val_8_4_reload_out_full_n,
        wdw_val_8_4_reload_out_write,
        wdw_val_8_5_reload_out_din,
        wdw_val_8_5_reload_out_full_n,
        wdw_val_8_5_reload_out_write,
        wdw_val_8_6_reload_out_din,
        wdw_val_8_6_reload_out_full_n,
        wdw_val_8_6_reload_out_write,
        wdw_val_8_7_reload_out_din,
        wdw_val_8_7_reload_out_full_n,
        wdw_val_8_7_reload_out_write,
        wdw_val_8_8_reload_out_din,
        wdw_val_8_8_reload_out_full_n,
        wdw_val_8_8_reload_out_write,
        wdw_val_8_9_reload_out_din,
        wdw_val_8_9_reload_out_full_n,
        wdw_val_8_9_reload_out_write,
        wdw_val_9_0_reload_out_din,
        wdw_val_9_0_reload_out_full_n,
        wdw_val_9_0_reload_out_write,
        wdw_val_9_1_reload_out_din,
        wdw_val_9_1_reload_out_full_n,
        wdw_val_9_1_reload_out_write,
        wdw_val_9_2_reload_out_din,
        wdw_val_9_2_reload_out_full_n,
        wdw_val_9_2_reload_out_write,
        wdw_val_9_3_reload_out_din,
        wdw_val_9_3_reload_out_full_n,
        wdw_val_9_3_reload_out_write,
        wdw_val_9_4_reload_out_din,
        wdw_val_9_4_reload_out_full_n,
        wdw_val_9_4_reload_out_write,
        wdw_val_9_5_reload_out_din,
        wdw_val_9_5_reload_out_full_n,
        wdw_val_9_5_reload_out_write,
        wdw_val_9_6_reload_out_din,
        wdw_val_9_6_reload_out_full_n,
        wdw_val_9_6_reload_out_write,
        wdw_val_9_7_reload_out_din,
        wdw_val_9_7_reload_out_full_n,
        wdw_val_9_7_reload_out_write,
        wdw_val_9_9_reload_out_din,
        wdw_val_9_9_reload_out_full_n,
        wdw_val_9_9_reload_out_write,
        wdw_val_9_8_reload_out_din,
        wdw_val_9_8_reload_out_full_n,
        wdw_val_9_8_reload_out_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b1;
parameter    ap_ST_st2_fsm_1 = 4'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 4'b100;
parameter    ap_ST_st66_fsm_3 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv11_4 = 11'b100;
parameter    ap_const_lv11_2 = 11'b10;
parameter    ap_const_lv11_3 = 11'b11;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv11_7FE = 11'b11111111110;
parameter    ap_const_lv12_FFD = 12'b111111111101;
parameter    ap_const_lv12_FFC = 12'b111111111100;
parameter    ap_const_lv12_FFB = 12'b111111111011;
parameter    ap_const_lv12_FFA = 12'b111111111010;
parameter    ap_const_lv12_FF9 = 12'b111111111001;
parameter    ap_const_lv12_FF8 = 12'b111111111000;
parameter    ap_const_lv12_FF7 = 12'b111111110111;
parameter    ap_const_lv12_FF6 = 12'b111111110110;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv11_8 = 11'b1000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [10:0] heightloop_1_reload_dout;
input   heightloop_1_reload_empty_n;
output   heightloop_1_reload_read;
input  [10:0] widthloop_1_reload_dout;
input   widthloop_1_reload_empty_n;
output   widthloop_1_reload_read;
input  [10:0] rows;
input  [3:0] p_neg392_i_i_i2_cast_reload_dout;
input   p_neg392_i_i_i2_cast_reload_empty_n;
output   p_neg392_i_i_i2_cast_reload_read;
input  [10:0] p_neg392_i_i_i2_cast27806_reload_dout;
input   p_neg392_i_i_i2_cast27806_reload_empty_n;
output   p_neg392_i_i_i2_cast27806_reload_read;
input  [10:0] p_neg392_i_i_i2_reload_dout;
input   p_neg392_i_i_i2_reload_empty_n;
output   p_neg392_i_i_i2_reload_read;
input  [10:0] tmp_41_cast_reload_dout;
input   tmp_41_cast_reload_empty_n;
output   tmp_41_cast_reload_read;
input  [10:0] tmp_41_reload_dout;
input   tmp_41_reload_empty_n;
output   tmp_41_reload_read;
input  [10:0] cols;
input  [7:0] img_1_data_stream_0_V_dout;
input   img_1_data_stream_0_V_empty_n;
output   img_1_data_stream_0_V_read;
input  [0:0] p_neg392_i_i_i2_cast27807_reload_dout;
input   p_neg392_i_i_i2_cast27807_reload_empty_n;
output   p_neg392_i_i_i2_cast27807_reload_read;
output  [7:0] img_2_data_stream_0_V_din;
input   img_2_data_stream_0_V_full_n;
output   img_2_data_stream_0_V_write;
input  [7:0] wdw_val_0_0_reload_dout;
input   wdw_val_0_0_reload_empty_n;
output   wdw_val_0_0_reload_read;
input  [7:0] wdw_val_0_1_reload_dout;
input   wdw_val_0_1_reload_empty_n;
output   wdw_val_0_1_reload_read;
input  [7:0] wdw_val_0_2_reload_dout;
input   wdw_val_0_2_reload_empty_n;
output   wdw_val_0_2_reload_read;
input  [7:0] wdw_val_0_3_reload_dout;
input   wdw_val_0_3_reload_empty_n;
output   wdw_val_0_3_reload_read;
input  [7:0] wdw_val_0_4_reload_dout;
input   wdw_val_0_4_reload_empty_n;
output   wdw_val_0_4_reload_read;
input  [7:0] wdw_val_0_5_reload_dout;
input   wdw_val_0_5_reload_empty_n;
output   wdw_val_0_5_reload_read;
input  [7:0] wdw_val_0_6_reload_dout;
input   wdw_val_0_6_reload_empty_n;
output   wdw_val_0_6_reload_read;
input  [7:0] wdw_val_0_7_reload_dout;
input   wdw_val_0_7_reload_empty_n;
output   wdw_val_0_7_reload_read;
input  [7:0] wdw_val_0_8_reload_dout;
input   wdw_val_0_8_reload_empty_n;
output   wdw_val_0_8_reload_read;
input  [7:0] wdw_val_0_9_reload_dout;
input   wdw_val_0_9_reload_empty_n;
output   wdw_val_0_9_reload_read;
input  [7:0] wdw_val_1_0_reload_dout;
input   wdw_val_1_0_reload_empty_n;
output   wdw_val_1_0_reload_read;
input  [7:0] wdw_val_1_1_reload_dout;
input   wdw_val_1_1_reload_empty_n;
output   wdw_val_1_1_reload_read;
input  [7:0] wdw_val_1_2_reload_dout;
input   wdw_val_1_2_reload_empty_n;
output   wdw_val_1_2_reload_read;
input  [7:0] wdw_val_1_3_reload_dout;
input   wdw_val_1_3_reload_empty_n;
output   wdw_val_1_3_reload_read;
input  [7:0] wdw_val_1_4_reload_dout;
input   wdw_val_1_4_reload_empty_n;
output   wdw_val_1_4_reload_read;
input  [7:0] wdw_val_1_5_reload_dout;
input   wdw_val_1_5_reload_empty_n;
output   wdw_val_1_5_reload_read;
input  [7:0] wdw_val_1_6_reload_dout;
input   wdw_val_1_6_reload_empty_n;
output   wdw_val_1_6_reload_read;
input  [7:0] wdw_val_1_7_reload_dout;
input   wdw_val_1_7_reload_empty_n;
output   wdw_val_1_7_reload_read;
input  [7:0] wdw_val_1_8_reload_dout;
input   wdw_val_1_8_reload_empty_n;
output   wdw_val_1_8_reload_read;
input  [7:0] wdw_val_1_9_reload_dout;
input   wdw_val_1_9_reload_empty_n;
output   wdw_val_1_9_reload_read;
input  [7:0] wdw_val_2_0_reload_dout;
input   wdw_val_2_0_reload_empty_n;
output   wdw_val_2_0_reload_read;
input  [7:0] wdw_val_2_1_reload_dout;
input   wdw_val_2_1_reload_empty_n;
output   wdw_val_2_1_reload_read;
input  [7:0] wdw_val_2_2_reload_dout;
input   wdw_val_2_2_reload_empty_n;
output   wdw_val_2_2_reload_read;
input  [7:0] wdw_val_2_3_reload_dout;
input   wdw_val_2_3_reload_empty_n;
output   wdw_val_2_3_reload_read;
input  [7:0] wdw_val_2_4_reload_dout;
input   wdw_val_2_4_reload_empty_n;
output   wdw_val_2_4_reload_read;
input  [7:0] wdw_val_2_5_reload_dout;
input   wdw_val_2_5_reload_empty_n;
output   wdw_val_2_5_reload_read;
input  [7:0] wdw_val_2_6_reload_dout;
input   wdw_val_2_6_reload_empty_n;
output   wdw_val_2_6_reload_read;
input  [7:0] wdw_val_2_7_reload_dout;
input   wdw_val_2_7_reload_empty_n;
output   wdw_val_2_7_reload_read;
input  [7:0] wdw_val_2_8_reload_dout;
input   wdw_val_2_8_reload_empty_n;
output   wdw_val_2_8_reload_read;
input  [7:0] wdw_val_2_9_reload_dout;
input   wdw_val_2_9_reload_empty_n;
output   wdw_val_2_9_reload_read;
input  [7:0] wdw_val_3_0_reload_dout;
input   wdw_val_3_0_reload_empty_n;
output   wdw_val_3_0_reload_read;
input  [7:0] wdw_val_3_1_reload_dout;
input   wdw_val_3_1_reload_empty_n;
output   wdw_val_3_1_reload_read;
input  [7:0] wdw_val_3_2_reload_dout;
input   wdw_val_3_2_reload_empty_n;
output   wdw_val_3_2_reload_read;
input  [7:0] wdw_val_3_3_reload_dout;
input   wdw_val_3_3_reload_empty_n;
output   wdw_val_3_3_reload_read;
input  [7:0] wdw_val_3_4_reload_dout;
input   wdw_val_3_4_reload_empty_n;
output   wdw_val_3_4_reload_read;
input  [7:0] wdw_val_3_5_reload_dout;
input   wdw_val_3_5_reload_empty_n;
output   wdw_val_3_5_reload_read;
input  [7:0] wdw_val_3_6_reload_dout;
input   wdw_val_3_6_reload_empty_n;
output   wdw_val_3_6_reload_read;
input  [7:0] wdw_val_3_7_reload_dout;
input   wdw_val_3_7_reload_empty_n;
output   wdw_val_3_7_reload_read;
input  [7:0] wdw_val_3_8_reload_dout;
input   wdw_val_3_8_reload_empty_n;
output   wdw_val_3_8_reload_read;
input  [7:0] wdw_val_3_9_reload_dout;
input   wdw_val_3_9_reload_empty_n;
output   wdw_val_3_9_reload_read;
input  [7:0] wdw_val_4_0_reload_dout;
input   wdw_val_4_0_reload_empty_n;
output   wdw_val_4_0_reload_read;
input  [7:0] wdw_val_4_1_reload_dout;
input   wdw_val_4_1_reload_empty_n;
output   wdw_val_4_1_reload_read;
input  [7:0] wdw_val_4_2_reload_dout;
input   wdw_val_4_2_reload_empty_n;
output   wdw_val_4_2_reload_read;
input  [7:0] wdw_val_4_3_reload_dout;
input   wdw_val_4_3_reload_empty_n;
output   wdw_val_4_3_reload_read;
input  [7:0] wdw_val_4_4_reload_dout;
input   wdw_val_4_4_reload_empty_n;
output   wdw_val_4_4_reload_read;
input  [7:0] wdw_val_4_5_reload_dout;
input   wdw_val_4_5_reload_empty_n;
output   wdw_val_4_5_reload_read;
input  [7:0] wdw_val_4_6_reload_dout;
input   wdw_val_4_6_reload_empty_n;
output   wdw_val_4_6_reload_read;
input  [7:0] wdw_val_4_7_reload_dout;
input   wdw_val_4_7_reload_empty_n;
output   wdw_val_4_7_reload_read;
input  [7:0] wdw_val_4_8_reload_dout;
input   wdw_val_4_8_reload_empty_n;
output   wdw_val_4_8_reload_read;
input  [7:0] wdw_val_4_9_reload_dout;
input   wdw_val_4_9_reload_empty_n;
output   wdw_val_4_9_reload_read;
input  [7:0] wdw_val_5_0_reload_dout;
input   wdw_val_5_0_reload_empty_n;
output   wdw_val_5_0_reload_read;
input  [7:0] wdw_val_5_1_reload_dout;
input   wdw_val_5_1_reload_empty_n;
output   wdw_val_5_1_reload_read;
input  [7:0] wdw_val_5_2_reload_dout;
input   wdw_val_5_2_reload_empty_n;
output   wdw_val_5_2_reload_read;
input  [7:0] wdw_val_5_3_reload_dout;
input   wdw_val_5_3_reload_empty_n;
output   wdw_val_5_3_reload_read;
input  [7:0] wdw_val_5_4_reload_dout;
input   wdw_val_5_4_reload_empty_n;
output   wdw_val_5_4_reload_read;
input  [7:0] wdw_val_5_5_reload_dout;
input   wdw_val_5_5_reload_empty_n;
output   wdw_val_5_5_reload_read;
input  [7:0] wdw_val_5_6_reload_dout;
input   wdw_val_5_6_reload_empty_n;
output   wdw_val_5_6_reload_read;
input  [7:0] wdw_val_5_7_reload_dout;
input   wdw_val_5_7_reload_empty_n;
output   wdw_val_5_7_reload_read;
input  [7:0] wdw_val_5_8_reload_dout;
input   wdw_val_5_8_reload_empty_n;
output   wdw_val_5_8_reload_read;
input  [7:0] wdw_val_5_9_reload_dout;
input   wdw_val_5_9_reload_empty_n;
output   wdw_val_5_9_reload_read;
input  [7:0] wdw_val_6_0_reload_dout;
input   wdw_val_6_0_reload_empty_n;
output   wdw_val_6_0_reload_read;
input  [7:0] wdw_val_6_1_reload_dout;
input   wdw_val_6_1_reload_empty_n;
output   wdw_val_6_1_reload_read;
input  [7:0] wdw_val_6_2_reload_dout;
input   wdw_val_6_2_reload_empty_n;
output   wdw_val_6_2_reload_read;
input  [7:0] wdw_val_6_3_reload_dout;
input   wdw_val_6_3_reload_empty_n;
output   wdw_val_6_3_reload_read;
input  [7:0] wdw_val_6_4_reload_dout;
input   wdw_val_6_4_reload_empty_n;
output   wdw_val_6_4_reload_read;
input  [7:0] wdw_val_6_5_reload_dout;
input   wdw_val_6_5_reload_empty_n;
output   wdw_val_6_5_reload_read;
input  [7:0] wdw_val_6_6_reload_dout;
input   wdw_val_6_6_reload_empty_n;
output   wdw_val_6_6_reload_read;
input  [7:0] wdw_val_6_7_reload_dout;
input   wdw_val_6_7_reload_empty_n;
output   wdw_val_6_7_reload_read;
input  [7:0] wdw_val_6_8_reload_dout;
input   wdw_val_6_8_reload_empty_n;
output   wdw_val_6_8_reload_read;
input  [7:0] wdw_val_6_9_reload_dout;
input   wdw_val_6_9_reload_empty_n;
output   wdw_val_6_9_reload_read;
input  [7:0] wdw_val_7_0_reload_dout;
input   wdw_val_7_0_reload_empty_n;
output   wdw_val_7_0_reload_read;
input  [7:0] wdw_val_7_1_reload_dout;
input   wdw_val_7_1_reload_empty_n;
output   wdw_val_7_1_reload_read;
input  [7:0] wdw_val_7_2_reload_dout;
input   wdw_val_7_2_reload_empty_n;
output   wdw_val_7_2_reload_read;
input  [7:0] wdw_val_7_3_reload_dout;
input   wdw_val_7_3_reload_empty_n;
output   wdw_val_7_3_reload_read;
input  [7:0] wdw_val_7_4_reload_dout;
input   wdw_val_7_4_reload_empty_n;
output   wdw_val_7_4_reload_read;
input  [7:0] wdw_val_7_5_reload_dout;
input   wdw_val_7_5_reload_empty_n;
output   wdw_val_7_5_reload_read;
input  [7:0] wdw_val_7_6_reload_dout;
input   wdw_val_7_6_reload_empty_n;
output   wdw_val_7_6_reload_read;
input  [7:0] wdw_val_7_7_reload_dout;
input   wdw_val_7_7_reload_empty_n;
output   wdw_val_7_7_reload_read;
input  [7:0] wdw_val_7_8_reload_dout;
input   wdw_val_7_8_reload_empty_n;
output   wdw_val_7_8_reload_read;
input  [7:0] wdw_val_7_9_reload_dout;
input   wdw_val_7_9_reload_empty_n;
output   wdw_val_7_9_reload_read;
input  [7:0] wdw_val_8_0_reload_dout;
input   wdw_val_8_0_reload_empty_n;
output   wdw_val_8_0_reload_read;
input  [7:0] wdw_val_8_1_reload_dout;
input   wdw_val_8_1_reload_empty_n;
output   wdw_val_8_1_reload_read;
input  [7:0] wdw_val_8_2_reload_dout;
input   wdw_val_8_2_reload_empty_n;
output   wdw_val_8_2_reload_read;
input  [7:0] wdw_val_8_3_reload_dout;
input   wdw_val_8_3_reload_empty_n;
output   wdw_val_8_3_reload_read;
input  [7:0] wdw_val_8_4_reload_dout;
input   wdw_val_8_4_reload_empty_n;
output   wdw_val_8_4_reload_read;
input  [7:0] wdw_val_8_5_reload_dout;
input   wdw_val_8_5_reload_empty_n;
output   wdw_val_8_5_reload_read;
input  [7:0] wdw_val_8_6_reload_dout;
input   wdw_val_8_6_reload_empty_n;
output   wdw_val_8_6_reload_read;
input  [7:0] wdw_val_8_7_reload_dout;
input   wdw_val_8_7_reload_empty_n;
output   wdw_val_8_7_reload_read;
input  [7:0] wdw_val_8_8_reload_dout;
input   wdw_val_8_8_reload_empty_n;
output   wdw_val_8_8_reload_read;
input  [7:0] wdw_val_8_9_reload_dout;
input   wdw_val_8_9_reload_empty_n;
output   wdw_val_8_9_reload_read;
input  [7:0] wdw_val_9_0_reload_dout;
input   wdw_val_9_0_reload_empty_n;
output   wdw_val_9_0_reload_read;
input  [7:0] wdw_val_9_1_reload_dout;
input   wdw_val_9_1_reload_empty_n;
output   wdw_val_9_1_reload_read;
input  [7:0] wdw_val_9_2_reload_dout;
input   wdw_val_9_2_reload_empty_n;
output   wdw_val_9_2_reload_read;
input  [7:0] wdw_val_9_3_reload_dout;
input   wdw_val_9_3_reload_empty_n;
output   wdw_val_9_3_reload_read;
input  [7:0] wdw_val_9_4_reload_dout;
input   wdw_val_9_4_reload_empty_n;
output   wdw_val_9_4_reload_read;
input  [7:0] wdw_val_9_5_reload_dout;
input   wdw_val_9_5_reload_empty_n;
output   wdw_val_9_5_reload_read;
input  [7:0] wdw_val_9_6_reload_dout;
input   wdw_val_9_6_reload_empty_n;
output   wdw_val_9_6_reload_read;
input  [7:0] wdw_val_9_7_reload_dout;
input   wdw_val_9_7_reload_empty_n;
output   wdw_val_9_7_reload_read;
input  [7:0] wdw_val_9_9_reload_dout;
input   wdw_val_9_9_reload_empty_n;
output   wdw_val_9_9_reload_read;
input  [7:0] wdw_val_9_8_reload_dout;
input   wdw_val_9_8_reload_empty_n;
output   wdw_val_9_8_reload_read;
output  [10:0] heightloop_1_reload_out_din;
input   heightloop_1_reload_out_full_n;
output   heightloop_1_reload_out_write;
output  [10:0] widthloop_1_reload_out_din;
input   widthloop_1_reload_out_full_n;
output   widthloop_1_reload_out_write;
output  [3:0] p_neg392_i_i_i2_cast_reload_out_din;
input   p_neg392_i_i_i2_cast_reload_out_full_n;
output   p_neg392_i_i_i2_cast_reload_out_write;
output  [10:0] p_neg392_i_i_i2_cast27806_reload_out_din;
input   p_neg392_i_i_i2_cast27806_reload_out_full_n;
output   p_neg392_i_i_i2_cast27806_reload_out_write;
output  [10:0] p_neg392_i_i_i2_reload_out_din;
input   p_neg392_i_i_i2_reload_out_full_n;
output   p_neg392_i_i_i2_reload_out_write;
output  [10:0] tmp_41_cast_reload_out_din;
input   tmp_41_cast_reload_out_full_n;
output   tmp_41_cast_reload_out_write;
output  [10:0] tmp_41_reload_out_din;
input   tmp_41_reload_out_full_n;
output   tmp_41_reload_out_write;
output  [0:0] p_neg392_i_i_i2_cast27807_reload_out_din;
input   p_neg392_i_i_i2_cast27807_reload_out_full_n;
output   p_neg392_i_i_i2_cast27807_reload_out_write;
output  [7:0] wdw_val_0_0_reload_out_din;
input   wdw_val_0_0_reload_out_full_n;
output   wdw_val_0_0_reload_out_write;
output  [7:0] wdw_val_0_1_reload_out_din;
input   wdw_val_0_1_reload_out_full_n;
output   wdw_val_0_1_reload_out_write;
output  [7:0] wdw_val_0_2_reload_out_din;
input   wdw_val_0_2_reload_out_full_n;
output   wdw_val_0_2_reload_out_write;
output  [7:0] wdw_val_0_3_reload_out_din;
input   wdw_val_0_3_reload_out_full_n;
output   wdw_val_0_3_reload_out_write;
output  [7:0] wdw_val_0_4_reload_out_din;
input   wdw_val_0_4_reload_out_full_n;
output   wdw_val_0_4_reload_out_write;
output  [7:0] wdw_val_0_5_reload_out_din;
input   wdw_val_0_5_reload_out_full_n;
output   wdw_val_0_5_reload_out_write;
output  [7:0] wdw_val_0_6_reload_out_din;
input   wdw_val_0_6_reload_out_full_n;
output   wdw_val_0_6_reload_out_write;
output  [7:0] wdw_val_0_7_reload_out_din;
input   wdw_val_0_7_reload_out_full_n;
output   wdw_val_0_7_reload_out_write;
output  [7:0] wdw_val_0_8_reload_out_din;
input   wdw_val_0_8_reload_out_full_n;
output   wdw_val_0_8_reload_out_write;
output  [7:0] wdw_val_0_9_reload_out_din;
input   wdw_val_0_9_reload_out_full_n;
output   wdw_val_0_9_reload_out_write;
output  [7:0] wdw_val_1_0_reload_out_din;
input   wdw_val_1_0_reload_out_full_n;
output   wdw_val_1_0_reload_out_write;
output  [7:0] wdw_val_1_1_reload_out_din;
input   wdw_val_1_1_reload_out_full_n;
output   wdw_val_1_1_reload_out_write;
output  [7:0] wdw_val_1_2_reload_out_din;
input   wdw_val_1_2_reload_out_full_n;
output   wdw_val_1_2_reload_out_write;
output  [7:0] wdw_val_1_3_reload_out_din;
input   wdw_val_1_3_reload_out_full_n;
output   wdw_val_1_3_reload_out_write;
output  [7:0] wdw_val_1_4_reload_out_din;
input   wdw_val_1_4_reload_out_full_n;
output   wdw_val_1_4_reload_out_write;
output  [7:0] wdw_val_1_5_reload_out_din;
input   wdw_val_1_5_reload_out_full_n;
output   wdw_val_1_5_reload_out_write;
output  [7:0] wdw_val_1_6_reload_out_din;
input   wdw_val_1_6_reload_out_full_n;
output   wdw_val_1_6_reload_out_write;
output  [7:0] wdw_val_1_7_reload_out_din;
input   wdw_val_1_7_reload_out_full_n;
output   wdw_val_1_7_reload_out_write;
output  [7:0] wdw_val_1_8_reload_out_din;
input   wdw_val_1_8_reload_out_full_n;
output   wdw_val_1_8_reload_out_write;
output  [7:0] wdw_val_1_9_reload_out_din;
input   wdw_val_1_9_reload_out_full_n;
output   wdw_val_1_9_reload_out_write;
output  [7:0] wdw_val_2_0_reload_out_din;
input   wdw_val_2_0_reload_out_full_n;
output   wdw_val_2_0_reload_out_write;
output  [7:0] wdw_val_2_1_reload_out_din;
input   wdw_val_2_1_reload_out_full_n;
output   wdw_val_2_1_reload_out_write;
output  [7:0] wdw_val_2_2_reload_out_din;
input   wdw_val_2_2_reload_out_full_n;
output   wdw_val_2_2_reload_out_write;
output  [7:0] wdw_val_2_3_reload_out_din;
input   wdw_val_2_3_reload_out_full_n;
output   wdw_val_2_3_reload_out_write;
output  [7:0] wdw_val_2_4_reload_out_din;
input   wdw_val_2_4_reload_out_full_n;
output   wdw_val_2_4_reload_out_write;
output  [7:0] wdw_val_2_5_reload_out_din;
input   wdw_val_2_5_reload_out_full_n;
output   wdw_val_2_5_reload_out_write;
output  [7:0] wdw_val_2_6_reload_out_din;
input   wdw_val_2_6_reload_out_full_n;
output   wdw_val_2_6_reload_out_write;
output  [7:0] wdw_val_2_7_reload_out_din;
input   wdw_val_2_7_reload_out_full_n;
output   wdw_val_2_7_reload_out_write;
output  [7:0] wdw_val_2_8_reload_out_din;
input   wdw_val_2_8_reload_out_full_n;
output   wdw_val_2_8_reload_out_write;
output  [7:0] wdw_val_2_9_reload_out_din;
input   wdw_val_2_9_reload_out_full_n;
output   wdw_val_2_9_reload_out_write;
output  [7:0] wdw_val_3_0_reload_out_din;
input   wdw_val_3_0_reload_out_full_n;
output   wdw_val_3_0_reload_out_write;
output  [7:0] wdw_val_3_1_reload_out_din;
input   wdw_val_3_1_reload_out_full_n;
output   wdw_val_3_1_reload_out_write;
output  [7:0] wdw_val_3_2_reload_out_din;
input   wdw_val_3_2_reload_out_full_n;
output   wdw_val_3_2_reload_out_write;
output  [7:0] wdw_val_3_3_reload_out_din;
input   wdw_val_3_3_reload_out_full_n;
output   wdw_val_3_3_reload_out_write;
output  [7:0] wdw_val_3_4_reload_out_din;
input   wdw_val_3_4_reload_out_full_n;
output   wdw_val_3_4_reload_out_write;
output  [7:0] wdw_val_3_5_reload_out_din;
input   wdw_val_3_5_reload_out_full_n;
output   wdw_val_3_5_reload_out_write;
output  [7:0] wdw_val_3_6_reload_out_din;
input   wdw_val_3_6_reload_out_full_n;
output   wdw_val_3_6_reload_out_write;
output  [7:0] wdw_val_3_7_reload_out_din;
input   wdw_val_3_7_reload_out_full_n;
output   wdw_val_3_7_reload_out_write;
output  [7:0] wdw_val_3_8_reload_out_din;
input   wdw_val_3_8_reload_out_full_n;
output   wdw_val_3_8_reload_out_write;
output  [7:0] wdw_val_3_9_reload_out_din;
input   wdw_val_3_9_reload_out_full_n;
output   wdw_val_3_9_reload_out_write;
output  [7:0] wdw_val_4_0_reload_out_din;
input   wdw_val_4_0_reload_out_full_n;
output   wdw_val_4_0_reload_out_write;
output  [7:0] wdw_val_4_1_reload_out_din;
input   wdw_val_4_1_reload_out_full_n;
output   wdw_val_4_1_reload_out_write;
output  [7:0] wdw_val_4_2_reload_out_din;
input   wdw_val_4_2_reload_out_full_n;
output   wdw_val_4_2_reload_out_write;
output  [7:0] wdw_val_4_3_reload_out_din;
input   wdw_val_4_3_reload_out_full_n;
output   wdw_val_4_3_reload_out_write;
output  [7:0] wdw_val_4_4_reload_out_din;
input   wdw_val_4_4_reload_out_full_n;
output   wdw_val_4_4_reload_out_write;
output  [7:0] wdw_val_4_5_reload_out_din;
input   wdw_val_4_5_reload_out_full_n;
output   wdw_val_4_5_reload_out_write;
output  [7:0] wdw_val_4_6_reload_out_din;
input   wdw_val_4_6_reload_out_full_n;
output   wdw_val_4_6_reload_out_write;
output  [7:0] wdw_val_4_7_reload_out_din;
input   wdw_val_4_7_reload_out_full_n;
output   wdw_val_4_7_reload_out_write;
output  [7:0] wdw_val_4_8_reload_out_din;
input   wdw_val_4_8_reload_out_full_n;
output   wdw_val_4_8_reload_out_write;
output  [7:0] wdw_val_4_9_reload_out_din;
input   wdw_val_4_9_reload_out_full_n;
output   wdw_val_4_9_reload_out_write;
output  [7:0] wdw_val_5_0_reload_out_din;
input   wdw_val_5_0_reload_out_full_n;
output   wdw_val_5_0_reload_out_write;
output  [7:0] wdw_val_5_1_reload_out_din;
input   wdw_val_5_1_reload_out_full_n;
output   wdw_val_5_1_reload_out_write;
output  [7:0] wdw_val_5_2_reload_out_din;
input   wdw_val_5_2_reload_out_full_n;
output   wdw_val_5_2_reload_out_write;
output  [7:0] wdw_val_5_3_reload_out_din;
input   wdw_val_5_3_reload_out_full_n;
output   wdw_val_5_3_reload_out_write;
output  [7:0] wdw_val_5_4_reload_out_din;
input   wdw_val_5_4_reload_out_full_n;
output   wdw_val_5_4_reload_out_write;
output  [7:0] wdw_val_5_5_reload_out_din;
input   wdw_val_5_5_reload_out_full_n;
output   wdw_val_5_5_reload_out_write;
output  [7:0] wdw_val_5_6_reload_out_din;
input   wdw_val_5_6_reload_out_full_n;
output   wdw_val_5_6_reload_out_write;
output  [7:0] wdw_val_5_7_reload_out_din;
input   wdw_val_5_7_reload_out_full_n;
output   wdw_val_5_7_reload_out_write;
output  [7:0] wdw_val_5_8_reload_out_din;
input   wdw_val_5_8_reload_out_full_n;
output   wdw_val_5_8_reload_out_write;
output  [7:0] wdw_val_5_9_reload_out_din;
input   wdw_val_5_9_reload_out_full_n;
output   wdw_val_5_9_reload_out_write;
output  [7:0] wdw_val_6_0_reload_out_din;
input   wdw_val_6_0_reload_out_full_n;
output   wdw_val_6_0_reload_out_write;
output  [7:0] wdw_val_6_1_reload_out_din;
input   wdw_val_6_1_reload_out_full_n;
output   wdw_val_6_1_reload_out_write;
output  [7:0] wdw_val_6_2_reload_out_din;
input   wdw_val_6_2_reload_out_full_n;
output   wdw_val_6_2_reload_out_write;
output  [7:0] wdw_val_6_3_reload_out_din;
input   wdw_val_6_3_reload_out_full_n;
output   wdw_val_6_3_reload_out_write;
output  [7:0] wdw_val_6_4_reload_out_din;
input   wdw_val_6_4_reload_out_full_n;
output   wdw_val_6_4_reload_out_write;
output  [7:0] wdw_val_6_5_reload_out_din;
input   wdw_val_6_5_reload_out_full_n;
output   wdw_val_6_5_reload_out_write;
output  [7:0] wdw_val_6_6_reload_out_din;
input   wdw_val_6_6_reload_out_full_n;
output   wdw_val_6_6_reload_out_write;
output  [7:0] wdw_val_6_7_reload_out_din;
input   wdw_val_6_7_reload_out_full_n;
output   wdw_val_6_7_reload_out_write;
output  [7:0] wdw_val_6_8_reload_out_din;
input   wdw_val_6_8_reload_out_full_n;
output   wdw_val_6_8_reload_out_write;
output  [7:0] wdw_val_6_9_reload_out_din;
input   wdw_val_6_9_reload_out_full_n;
output   wdw_val_6_9_reload_out_write;
output  [7:0] wdw_val_7_0_reload_out_din;
input   wdw_val_7_0_reload_out_full_n;
output   wdw_val_7_0_reload_out_write;
output  [7:0] wdw_val_7_1_reload_out_din;
input   wdw_val_7_1_reload_out_full_n;
output   wdw_val_7_1_reload_out_write;
output  [7:0] wdw_val_7_2_reload_out_din;
input   wdw_val_7_2_reload_out_full_n;
output   wdw_val_7_2_reload_out_write;
output  [7:0] wdw_val_7_3_reload_out_din;
input   wdw_val_7_3_reload_out_full_n;
output   wdw_val_7_3_reload_out_write;
output  [7:0] wdw_val_7_4_reload_out_din;
input   wdw_val_7_4_reload_out_full_n;
output   wdw_val_7_4_reload_out_write;
output  [7:0] wdw_val_7_5_reload_out_din;
input   wdw_val_7_5_reload_out_full_n;
output   wdw_val_7_5_reload_out_write;
output  [7:0] wdw_val_7_6_reload_out_din;
input   wdw_val_7_6_reload_out_full_n;
output   wdw_val_7_6_reload_out_write;
output  [7:0] wdw_val_7_7_reload_out_din;
input   wdw_val_7_7_reload_out_full_n;
output   wdw_val_7_7_reload_out_write;
output  [7:0] wdw_val_7_8_reload_out_din;
input   wdw_val_7_8_reload_out_full_n;
output   wdw_val_7_8_reload_out_write;
output  [7:0] wdw_val_7_9_reload_out_din;
input   wdw_val_7_9_reload_out_full_n;
output   wdw_val_7_9_reload_out_write;
output  [7:0] wdw_val_8_0_reload_out_din;
input   wdw_val_8_0_reload_out_full_n;
output   wdw_val_8_0_reload_out_write;
output  [7:0] wdw_val_8_1_reload_out_din;
input   wdw_val_8_1_reload_out_full_n;
output   wdw_val_8_1_reload_out_write;
output  [7:0] wdw_val_8_2_reload_out_din;
input   wdw_val_8_2_reload_out_full_n;
output   wdw_val_8_2_reload_out_write;
output  [7:0] wdw_val_8_3_reload_out_din;
input   wdw_val_8_3_reload_out_full_n;
output   wdw_val_8_3_reload_out_write;
output  [7:0] wdw_val_8_4_reload_out_din;
input   wdw_val_8_4_reload_out_full_n;
output   wdw_val_8_4_reload_out_write;
output  [7:0] wdw_val_8_5_reload_out_din;
input   wdw_val_8_5_reload_out_full_n;
output   wdw_val_8_5_reload_out_write;
output  [7:0] wdw_val_8_6_reload_out_din;
input   wdw_val_8_6_reload_out_full_n;
output   wdw_val_8_6_reload_out_write;
output  [7:0] wdw_val_8_7_reload_out_din;
input   wdw_val_8_7_reload_out_full_n;
output   wdw_val_8_7_reload_out_write;
output  [7:0] wdw_val_8_8_reload_out_din;
input   wdw_val_8_8_reload_out_full_n;
output   wdw_val_8_8_reload_out_write;
output  [7:0] wdw_val_8_9_reload_out_din;
input   wdw_val_8_9_reload_out_full_n;
output   wdw_val_8_9_reload_out_write;
output  [7:0] wdw_val_9_0_reload_out_din;
input   wdw_val_9_0_reload_out_full_n;
output   wdw_val_9_0_reload_out_write;
output  [7:0] wdw_val_9_1_reload_out_din;
input   wdw_val_9_1_reload_out_full_n;
output   wdw_val_9_1_reload_out_write;
output  [7:0] wdw_val_9_2_reload_out_din;
input   wdw_val_9_2_reload_out_full_n;
output   wdw_val_9_2_reload_out_write;
output  [7:0] wdw_val_9_3_reload_out_din;
input   wdw_val_9_3_reload_out_full_n;
output   wdw_val_9_3_reload_out_write;
output  [7:0] wdw_val_9_4_reload_out_din;
input   wdw_val_9_4_reload_out_full_n;
output   wdw_val_9_4_reload_out_write;
output  [7:0] wdw_val_9_5_reload_out_din;
input   wdw_val_9_5_reload_out_full_n;
output   wdw_val_9_5_reload_out_write;
output  [7:0] wdw_val_9_6_reload_out_din;
input   wdw_val_9_6_reload_out_full_n;
output   wdw_val_9_6_reload_out_write;
output  [7:0] wdw_val_9_7_reload_out_din;
input   wdw_val_9_7_reload_out_full_n;
output   wdw_val_9_7_reload_out_write;
output  [7:0] wdw_val_9_9_reload_out_din;
input   wdw_val_9_9_reload_out_full_n;
output   wdw_val_9_9_reload_out_write;
output  [7:0] wdw_val_9_8_reload_out_din;
input   wdw_val_9_8_reload_out_full_n;
output   wdw_val_9_8_reload_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg heightloop_1_reload_read;
reg widthloop_1_reload_read;
reg p_neg392_i_i_i2_cast_reload_read;
reg p_neg392_i_i_i2_cast27806_reload_read;
reg p_neg392_i_i_i2_reload_read;
reg tmp_41_cast_reload_read;
reg tmp_41_reload_read;
reg img_1_data_stream_0_V_read;
reg p_neg392_i_i_i2_cast27807_reload_read;
reg img_2_data_stream_0_V_write;
reg wdw_val_0_0_reload_read;
reg wdw_val_0_1_reload_read;
reg wdw_val_0_2_reload_read;
reg wdw_val_0_3_reload_read;
reg wdw_val_0_4_reload_read;
reg wdw_val_0_5_reload_read;
reg wdw_val_0_6_reload_read;
reg wdw_val_0_7_reload_read;
reg wdw_val_0_8_reload_read;
reg wdw_val_0_9_reload_read;
reg wdw_val_1_0_reload_read;
reg wdw_val_1_1_reload_read;
reg wdw_val_1_2_reload_read;
reg wdw_val_1_3_reload_read;
reg wdw_val_1_4_reload_read;
reg wdw_val_1_5_reload_read;
reg wdw_val_1_6_reload_read;
reg wdw_val_1_7_reload_read;
reg wdw_val_1_8_reload_read;
reg wdw_val_1_9_reload_read;
reg wdw_val_2_0_reload_read;
reg wdw_val_2_1_reload_read;
reg wdw_val_2_2_reload_read;
reg wdw_val_2_3_reload_read;
reg wdw_val_2_4_reload_read;
reg wdw_val_2_5_reload_read;
reg wdw_val_2_6_reload_read;
reg wdw_val_2_7_reload_read;
reg wdw_val_2_8_reload_read;
reg wdw_val_2_9_reload_read;
reg wdw_val_3_0_reload_read;
reg wdw_val_3_1_reload_read;
reg wdw_val_3_2_reload_read;
reg wdw_val_3_3_reload_read;
reg wdw_val_3_4_reload_read;
reg wdw_val_3_5_reload_read;
reg wdw_val_3_6_reload_read;
reg wdw_val_3_7_reload_read;
reg wdw_val_3_8_reload_read;
reg wdw_val_3_9_reload_read;
reg wdw_val_4_0_reload_read;
reg wdw_val_4_1_reload_read;
reg wdw_val_4_2_reload_read;
reg wdw_val_4_3_reload_read;
reg wdw_val_4_4_reload_read;
reg wdw_val_4_5_reload_read;
reg wdw_val_4_6_reload_read;
reg wdw_val_4_7_reload_read;
reg wdw_val_4_8_reload_read;
reg wdw_val_4_9_reload_read;
reg wdw_val_5_0_reload_read;
reg wdw_val_5_1_reload_read;
reg wdw_val_5_2_reload_read;
reg wdw_val_5_3_reload_read;
reg wdw_val_5_4_reload_read;
reg wdw_val_5_5_reload_read;
reg wdw_val_5_6_reload_read;
reg wdw_val_5_7_reload_read;
reg wdw_val_5_8_reload_read;
reg wdw_val_5_9_reload_read;
reg wdw_val_6_0_reload_read;
reg wdw_val_6_1_reload_read;
reg wdw_val_6_2_reload_read;
reg wdw_val_6_3_reload_read;
reg wdw_val_6_4_reload_read;
reg wdw_val_6_5_reload_read;
reg wdw_val_6_6_reload_read;
reg wdw_val_6_7_reload_read;
reg wdw_val_6_8_reload_read;
reg wdw_val_6_9_reload_read;
reg wdw_val_7_0_reload_read;
reg wdw_val_7_1_reload_read;
reg wdw_val_7_2_reload_read;
reg wdw_val_7_3_reload_read;
reg wdw_val_7_4_reload_read;
reg wdw_val_7_5_reload_read;
reg wdw_val_7_6_reload_read;
reg wdw_val_7_7_reload_read;
reg wdw_val_7_8_reload_read;
reg wdw_val_7_9_reload_read;
reg wdw_val_8_0_reload_read;
reg wdw_val_8_1_reload_read;
reg wdw_val_8_2_reload_read;
reg wdw_val_8_3_reload_read;
reg wdw_val_8_4_reload_read;
reg wdw_val_8_5_reload_read;
reg wdw_val_8_6_reload_read;
reg wdw_val_8_7_reload_read;
reg wdw_val_8_8_reload_read;
reg wdw_val_8_9_reload_read;
reg wdw_val_9_0_reload_read;
reg wdw_val_9_1_reload_read;
reg wdw_val_9_2_reload_read;
reg wdw_val_9_3_reload_read;
reg wdw_val_9_4_reload_read;
reg wdw_val_9_5_reload_read;
reg wdw_val_9_6_reload_read;
reg wdw_val_9_7_reload_read;
reg wdw_val_9_9_reload_read;
reg wdw_val_9_8_reload_read;
reg heightloop_1_reload_out_write;
reg widthloop_1_reload_out_write;
reg p_neg392_i_i_i2_cast_reload_out_write;
reg p_neg392_i_i_i2_cast27806_reload_out_write;
reg p_neg392_i_i_i2_reload_out_write;
reg tmp_41_cast_reload_out_write;
reg tmp_41_reload_out_write;
reg p_neg392_i_i_i2_cast27807_reload_out_write;
reg wdw_val_0_0_reload_out_write;
reg wdw_val_0_1_reload_out_write;
reg wdw_val_0_2_reload_out_write;
reg wdw_val_0_3_reload_out_write;
reg wdw_val_0_4_reload_out_write;
reg wdw_val_0_5_reload_out_write;
reg wdw_val_0_6_reload_out_write;
reg wdw_val_0_7_reload_out_write;
reg wdw_val_0_8_reload_out_write;
reg wdw_val_0_9_reload_out_write;
reg wdw_val_1_0_reload_out_write;
reg wdw_val_1_1_reload_out_write;
reg wdw_val_1_2_reload_out_write;
reg wdw_val_1_3_reload_out_write;
reg wdw_val_1_4_reload_out_write;
reg wdw_val_1_5_reload_out_write;
reg wdw_val_1_6_reload_out_write;
reg wdw_val_1_7_reload_out_write;
reg wdw_val_1_8_reload_out_write;
reg wdw_val_1_9_reload_out_write;
reg wdw_val_2_0_reload_out_write;
reg wdw_val_2_1_reload_out_write;
reg wdw_val_2_2_reload_out_write;
reg wdw_val_2_3_reload_out_write;
reg wdw_val_2_4_reload_out_write;
reg wdw_val_2_5_reload_out_write;
reg wdw_val_2_6_reload_out_write;
reg wdw_val_2_7_reload_out_write;
reg wdw_val_2_8_reload_out_write;
reg wdw_val_2_9_reload_out_write;
reg wdw_val_3_0_reload_out_write;
reg wdw_val_3_1_reload_out_write;
reg wdw_val_3_2_reload_out_write;
reg wdw_val_3_3_reload_out_write;
reg wdw_val_3_4_reload_out_write;
reg wdw_val_3_5_reload_out_write;
reg wdw_val_3_6_reload_out_write;
reg wdw_val_3_7_reload_out_write;
reg wdw_val_3_8_reload_out_write;
reg wdw_val_3_9_reload_out_write;
reg wdw_val_4_0_reload_out_write;
reg wdw_val_4_1_reload_out_write;
reg wdw_val_4_2_reload_out_write;
reg wdw_val_4_3_reload_out_write;
reg wdw_val_4_4_reload_out_write;
reg wdw_val_4_5_reload_out_write;
reg wdw_val_4_6_reload_out_write;
reg wdw_val_4_7_reload_out_write;
reg wdw_val_4_8_reload_out_write;
reg wdw_val_4_9_reload_out_write;
reg wdw_val_5_0_reload_out_write;
reg wdw_val_5_1_reload_out_write;
reg wdw_val_5_2_reload_out_write;
reg wdw_val_5_3_reload_out_write;
reg wdw_val_5_4_reload_out_write;
reg wdw_val_5_5_reload_out_write;
reg wdw_val_5_6_reload_out_write;
reg wdw_val_5_7_reload_out_write;
reg wdw_val_5_8_reload_out_write;
reg wdw_val_5_9_reload_out_write;
reg wdw_val_6_0_reload_out_write;
reg wdw_val_6_1_reload_out_write;
reg wdw_val_6_2_reload_out_write;
reg wdw_val_6_3_reload_out_write;
reg wdw_val_6_4_reload_out_write;
reg wdw_val_6_5_reload_out_write;
reg wdw_val_6_6_reload_out_write;
reg wdw_val_6_7_reload_out_write;
reg wdw_val_6_8_reload_out_write;
reg wdw_val_6_9_reload_out_write;
reg wdw_val_7_0_reload_out_write;
reg wdw_val_7_1_reload_out_write;
reg wdw_val_7_2_reload_out_write;
reg wdw_val_7_3_reload_out_write;
reg wdw_val_7_4_reload_out_write;
reg wdw_val_7_5_reload_out_write;
reg wdw_val_7_6_reload_out_write;
reg wdw_val_7_7_reload_out_write;
reg wdw_val_7_8_reload_out_write;
reg wdw_val_7_9_reload_out_write;
reg wdw_val_8_0_reload_out_write;
reg wdw_val_8_1_reload_out_write;
reg wdw_val_8_2_reload_out_write;
reg wdw_val_8_3_reload_out_write;
reg wdw_val_8_4_reload_out_write;
reg wdw_val_8_5_reload_out_write;
reg wdw_val_8_6_reload_out_write;
reg wdw_val_8_7_reload_out_write;
reg wdw_val_8_8_reload_out_write;
reg wdw_val_8_9_reload_out_write;
reg wdw_val_9_0_reload_out_write;
reg wdw_val_9_1_reload_out_write;
reg wdw_val_9_2_reload_out_write;
reg wdw_val_9_3_reload_out_write;
reg wdw_val_9_4_reload_out_write;
reg wdw_val_9_5_reload_out_write;
reg wdw_val_9_6_reload_out_write;
reg wdw_val_9_7_reload_out_write;
reg wdw_val_9_9_reload_out_write;
reg wdw_val_9_8_reload_out_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm = 4'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_23;
reg   [10:0] p_027_0_i_i_i2_i_reg_2695;
reg    ap_sig_bdd_1343;
reg   [10:0] heightloop_1_reload_read_reg_7925;
reg   [10:0] widthloop_1_reload_read_reg_7930;
reg   [3:0] p_neg392_i_i_i2_cast_reload_rea_reg_7935;
wire   [3:0] tmp_fu_2706_p1;
reg   [3:0] tmp_reg_7949;
reg   [10:0] tmp_41_reload_read_reg_7954;
wire   [11:0] tmp_s_fu_2710_p1;
wire   [11:0] tmp_3_fu_2714_p1;
wire   [11:0] y_2_5_cast_i_fu_2730_p1;
reg   [11:0] y_2_5_cast_i_reg_7976;
wire   [0:0] tmp_343_0_i_fu_2734_p2;
reg   [0:0] tmp_343_0_i_reg_7981;
wire   [0:0] tmp_343_0_1_i_fu_2740_p2;
reg   [0:0] tmp_343_0_1_i_reg_7986;
wire   [0:0] tmp_343_0_2_i_fu_2746_p2;
reg   [0:0] tmp_343_0_2_i_reg_7991;
wire   [0:0] tmp_343_0_3_i_fu_2752_p2;
reg   [0:0] tmp_343_0_3_i_reg_7996;
wire   [0:0] tmp_343_0_4_i_fu_2758_p2;
reg   [0:0] tmp_343_0_4_i_reg_8001;
wire   [0:0] tmp_343_0_5_i_fu_2764_p2;
reg   [0:0] tmp_343_0_5_i_reg_8006;
wire   [0:0] tmp_343_0_6_i_fu_2770_p2;
reg   [0:0] tmp_343_0_6_i_reg_8011;
wire   [0:0] tmp_343_0_7_i_fu_2776_p2;
reg   [0:0] tmp_343_0_7_i_reg_8016;
wire   [0:0] tmp_343_0_8_i_fu_2782_p2;
reg   [0:0] tmp_343_0_8_i_reg_8021;
wire   [0:0] tmp_343_0_9_i_fu_2788_p2;
reg   [0:0] tmp_343_0_9_i_reg_8026;
wire   [0:0] tmp_343_1_i_fu_2794_p2;
reg   [0:0] tmp_343_1_i_reg_8031;
wire   [0:0] tmp_343_1_1_i_fu_2800_p2;
reg   [0:0] tmp_343_1_1_i_reg_8036;
wire   [0:0] tmp_343_1_2_i_fu_2806_p2;
reg   [0:0] tmp_343_1_2_i_reg_8041;
wire   [0:0] tmp_343_1_3_i_fu_2812_p2;
reg   [0:0] tmp_343_1_3_i_reg_8046;
wire   [0:0] tmp_343_1_4_i_fu_2818_p2;
reg   [0:0] tmp_343_1_4_i_reg_8051;
wire   [0:0] tmp_343_1_5_i_fu_2824_p2;
reg   [0:0] tmp_343_1_5_i_reg_8056;
wire   [0:0] tmp_343_1_6_i_fu_2830_p2;
reg   [0:0] tmp_343_1_6_i_reg_8061;
wire   [0:0] tmp_343_1_7_i_fu_2836_p2;
reg   [0:0] tmp_343_1_7_i_reg_8066;
wire   [0:0] tmp_343_1_8_i_fu_2842_p2;
reg   [0:0] tmp_343_1_8_i_reg_8071;
wire   [0:0] tmp_343_1_9_i_fu_2848_p2;
reg   [0:0] tmp_343_1_9_i_reg_8076;
wire   [0:0] tmp_343_2_i_fu_2854_p2;
reg   [0:0] tmp_343_2_i_reg_8081;
wire   [0:0] tmp_343_2_1_i_fu_2860_p2;
reg   [0:0] tmp_343_2_1_i_reg_8086;
wire   [0:0] tmp_343_2_2_i_fu_2866_p2;
reg   [0:0] tmp_343_2_2_i_reg_8091;
wire   [0:0] tmp_343_2_3_i_fu_2872_p2;
reg   [0:0] tmp_343_2_3_i_reg_8096;
wire   [0:0] tmp_343_2_4_i_fu_2878_p2;
reg   [0:0] tmp_343_2_4_i_reg_8101;
wire   [0:0] tmp_343_2_5_i_fu_2884_p2;
reg   [0:0] tmp_343_2_5_i_reg_8106;
wire   [0:0] tmp_343_2_6_i_fu_2890_p2;
reg   [0:0] tmp_343_2_6_i_reg_8111;
wire   [0:0] tmp_343_2_7_i_fu_2896_p2;
reg   [0:0] tmp_343_2_7_i_reg_8116;
wire   [0:0] tmp_343_2_8_i_fu_2902_p2;
reg   [0:0] tmp_343_2_8_i_reg_8121;
wire   [0:0] tmp_343_2_9_i_fu_2908_p2;
reg   [0:0] tmp_343_2_9_i_reg_8126;
wire   [0:0] tmp_343_3_i_fu_2914_p2;
reg   [0:0] tmp_343_3_i_reg_8131;
wire   [0:0] tmp_343_3_1_i_fu_2920_p2;
reg   [0:0] tmp_343_3_1_i_reg_8136;
wire   [0:0] tmp_343_3_2_i_fu_2926_p2;
reg   [0:0] tmp_343_3_2_i_reg_8141;
wire   [0:0] tmp_343_3_3_i_fu_2932_p2;
reg   [0:0] tmp_343_3_3_i_reg_8146;
wire   [0:0] tmp_343_3_4_i_fu_2938_p2;
reg   [0:0] tmp_343_3_4_i_reg_8151;
wire   [0:0] tmp_343_3_5_i_fu_2944_p2;
reg   [0:0] tmp_343_3_5_i_reg_8156;
wire   [0:0] tmp_343_3_6_i_fu_2950_p2;
reg   [0:0] tmp_343_3_6_i_reg_8161;
wire   [0:0] tmp_343_3_7_i_fu_2956_p2;
reg   [0:0] tmp_343_3_7_i_reg_8166;
wire   [0:0] tmp_343_3_8_i_fu_2962_p2;
reg   [0:0] tmp_343_3_8_i_reg_8171;
wire   [0:0] tmp_343_3_9_i_fu_2968_p2;
reg   [0:0] tmp_343_3_9_i_reg_8176;
wire   [0:0] tmp_343_4_i_fu_2974_p2;
reg   [0:0] tmp_343_4_i_reg_8181;
wire   [0:0] tmp_343_4_1_i_fu_2980_p2;
reg   [0:0] tmp_343_4_1_i_reg_8186;
wire   [0:0] tmp_343_4_2_i_fu_2986_p2;
reg   [0:0] tmp_343_4_2_i_reg_8191;
wire   [0:0] tmp_343_4_3_i_fu_2992_p2;
reg   [0:0] tmp_343_4_3_i_reg_8196;
wire   [0:0] tmp_343_4_4_i_fu_2998_p2;
reg   [0:0] tmp_343_4_4_i_reg_8201;
wire   [0:0] tmp_343_4_5_i_fu_3004_p2;
reg   [0:0] tmp_343_4_5_i_reg_8206;
wire   [0:0] tmp_343_4_6_i_fu_3010_p2;
reg   [0:0] tmp_343_4_6_i_reg_8211;
wire   [0:0] tmp_343_4_7_i_fu_3016_p2;
reg   [0:0] tmp_343_4_7_i_reg_8216;
wire   [0:0] tmp_343_4_8_i_fu_3022_p2;
reg   [0:0] tmp_343_4_8_i_reg_8221;
wire   [0:0] tmp_343_4_9_i_fu_3028_p2;
reg   [0:0] tmp_343_4_9_i_reg_8226;
wire   [0:0] tmp_343_5_i_fu_3034_p2;
reg   [0:0] tmp_343_5_i_reg_8231;
wire   [0:0] tmp_343_5_1_i_fu_3040_p2;
reg   [0:0] tmp_343_5_1_i_reg_8236;
wire   [0:0] tmp_343_5_2_i_fu_3046_p2;
reg   [0:0] tmp_343_5_2_i_reg_8241;
wire   [0:0] tmp_343_5_3_i_fu_3052_p2;
reg   [0:0] tmp_343_5_3_i_reg_8246;
wire   [0:0] tmp_343_5_4_i_fu_3058_p2;
reg   [0:0] tmp_343_5_4_i_reg_8251;
wire   [0:0] tmp_343_5_5_i_fu_3064_p2;
reg   [0:0] tmp_343_5_5_i_reg_8256;
wire   [0:0] tmp_343_5_6_i_fu_3070_p2;
reg   [0:0] tmp_343_5_6_i_reg_8261;
wire   [0:0] tmp_343_5_7_i_fu_3076_p2;
reg   [0:0] tmp_343_5_7_i_reg_8266;
wire   [0:0] tmp_343_5_8_i_fu_3082_p2;
reg   [0:0] tmp_343_5_8_i_reg_8271;
wire   [0:0] tmp_343_5_9_i_fu_3088_p2;
reg   [0:0] tmp_343_5_9_i_reg_8276;
wire   [0:0] tmp_343_6_i_fu_3094_p2;
reg   [0:0] tmp_343_6_i_reg_8281;
wire   [0:0] tmp_343_6_1_i_fu_3100_p2;
reg   [0:0] tmp_343_6_1_i_reg_8286;
wire   [0:0] tmp_343_6_2_i_fu_3106_p2;
reg   [0:0] tmp_343_6_2_i_reg_8291;
wire   [0:0] tmp_343_6_3_i_fu_3112_p2;
reg   [0:0] tmp_343_6_3_i_reg_8296;
wire   [0:0] tmp_343_6_4_i_fu_3118_p2;
reg   [0:0] tmp_343_6_4_i_reg_8301;
wire   [0:0] tmp_343_6_5_i_fu_3124_p2;
reg   [0:0] tmp_343_6_5_i_reg_8306;
wire   [0:0] tmp_343_6_6_i_fu_3130_p2;
reg   [0:0] tmp_343_6_6_i_reg_8311;
wire   [0:0] tmp_343_6_7_i_fu_3136_p2;
reg   [0:0] tmp_343_6_7_i_reg_8316;
wire   [0:0] tmp_343_6_8_i_fu_3142_p2;
reg   [0:0] tmp_343_6_8_i_reg_8321;
wire   [0:0] tmp_343_6_9_i_fu_3148_p2;
reg   [0:0] tmp_343_6_9_i_reg_8326;
wire   [0:0] tmp_343_7_i_fu_3154_p2;
reg   [0:0] tmp_343_7_i_reg_8331;
wire   [0:0] tmp_343_7_1_i_fu_3160_p2;
reg   [0:0] tmp_343_7_1_i_reg_8336;
wire   [0:0] tmp_343_7_2_i_fu_3166_p2;
reg   [0:0] tmp_343_7_2_i_reg_8341;
wire   [0:0] tmp_343_7_3_i_fu_3172_p2;
reg   [0:0] tmp_343_7_3_i_reg_8346;
wire   [0:0] tmp_343_7_4_i_fu_3178_p2;
reg   [0:0] tmp_343_7_4_i_reg_8351;
wire   [0:0] tmp_343_7_5_i_fu_3184_p2;
reg   [0:0] tmp_343_7_5_i_reg_8356;
wire   [0:0] tmp_343_7_6_i_fu_3190_p2;
reg   [0:0] tmp_343_7_6_i_reg_8361;
wire   [0:0] tmp_343_7_7_i_fu_3196_p2;
reg   [0:0] tmp_343_7_7_i_reg_8366;
wire   [0:0] tmp_343_7_8_i_fu_3202_p2;
reg   [0:0] tmp_343_7_8_i_reg_8371;
wire   [0:0] tmp_343_7_9_i_fu_3208_p2;
reg   [0:0] tmp_343_7_9_i_reg_8376;
wire   [0:0] tmp_343_8_i_fu_3214_p2;
reg   [0:0] tmp_343_8_i_reg_8381;
wire   [0:0] tmp_343_8_1_i_fu_3220_p2;
reg   [0:0] tmp_343_8_1_i_reg_8386;
wire   [0:0] tmp_343_8_2_i_fu_3226_p2;
reg   [0:0] tmp_343_8_2_i_reg_8391;
wire   [0:0] tmp_343_8_3_i_fu_3232_p2;
reg   [0:0] tmp_343_8_3_i_reg_8396;
wire   [0:0] tmp_343_8_4_i_fu_3238_p2;
reg   [0:0] tmp_343_8_4_i_reg_8401;
wire   [0:0] tmp_343_8_5_i_fu_3244_p2;
reg   [0:0] tmp_343_8_5_i_reg_8406;
wire   [0:0] tmp_343_8_6_i_fu_3250_p2;
reg   [0:0] tmp_343_8_6_i_reg_8411;
wire   [0:0] tmp_343_8_7_i_fu_3256_p2;
reg   [0:0] tmp_343_8_7_i_reg_8416;
wire   [0:0] tmp_343_8_8_i_fu_3262_p2;
reg   [0:0] tmp_343_8_8_i_reg_8421;
wire   [0:0] tmp_343_8_9_i_fu_3268_p2;
reg   [0:0] tmp_343_8_9_i_reg_8426;
wire   [0:0] tmp_343_9_i_fu_3274_p2;
reg   [0:0] tmp_343_9_i_reg_8431;
wire   [0:0] tmp_343_9_1_i_fu_3280_p2;
reg   [0:0] tmp_343_9_1_i_reg_8436;
wire   [0:0] tmp_343_9_2_i_fu_3286_p2;
reg   [0:0] tmp_343_9_2_i_reg_8441;
wire   [0:0] tmp_343_9_3_i_fu_3292_p2;
reg   [0:0] tmp_343_9_3_i_reg_8446;
wire   [0:0] tmp_343_9_4_i_fu_3298_p2;
reg   [0:0] tmp_343_9_4_i_reg_8451;
wire   [0:0] tmp_343_9_5_i_fu_3304_p2;
reg   [0:0] tmp_343_9_5_i_reg_8456;
wire   [0:0] tmp_343_9_6_i_fu_3310_p2;
reg   [0:0] tmp_343_9_6_i_reg_8461;
wire   [0:0] tmp_343_9_7_i_fu_3316_p2;
reg   [0:0] tmp_343_9_7_i_reg_8466;
wire   [0:0] tmp_343_9_8_i_fu_3322_p2;
reg   [0:0] tmp_343_9_8_i_reg_8471;
wire   [0:0] tmp_343_9_9_i_fu_3328_p2;
reg   [0:0] tmp_343_9_9_i_reg_8476;
wire   [3:0] tmp_142_fu_3334_p1;
reg   [3:0] tmp_142_reg_8481;
wire   [3:0] tmp_144_fu_3338_p1;
reg   [3:0] tmp_144_reg_8492;
wire   [0:0] exitcond1_fu_3346_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_1573;
wire   [10:0] i_V_fu_3351_p2;
reg   [10:0] i_V_reg_8503;
wire   [0:0] tmp_46_i_fu_3357_p2;
reg   [0:0] tmp_46_i_reg_8508;
wire   [0:0] tmp_126_not_i_fu_3362_p2;
reg   [0:0] tmp_126_not_i_reg_8512;
wire   [0:0] tmp_140_i_fu_3368_p2;
reg   [0:0] tmp_140_i_reg_8517;
wire   [0:0] tmp_223_i_fu_3374_p2;
reg   [0:0] tmp_223_i_reg_8522;
wire   [0:0] tmp_223_5_i_fu_3380_p2;
reg   [0:0] tmp_223_5_i_reg_8526;
wire   [0:0] tmp_223_6_i_fu_3385_p2;
reg   [0:0] tmp_223_6_i_reg_8530;
wire   [0:0] tmp_223_7_i_fu_3391_p2;
reg   [0:0] tmp_223_7_i_reg_8534;
wire   [0:0] tmp_223_8_i_fu_3397_p2;
reg   [0:0] tmp_223_8_i_reg_8538;
wire   [0:0] tmp_223_9_i_fu_3403_p2;
reg   [0:0] tmp_223_9_i_reg_8542;
wire   [0:0] tmp_3011_i_fu_3409_p2;
reg   [0:0] tmp_3011_i_reg_8546;
wire   [3:0] row_assign_15_i_fu_3436_p2;
reg   [3:0] row_assign_15_i_reg_8560;
wire   [3:0] row_assign_15_1_t_i_fu_3463_p2;
reg   [3:0] row_assign_15_1_t_i_reg_8565;
wire   [3:0] row_assign_15_2_t_i_fu_3490_p2;
reg   [3:0] row_assign_15_2_t_i_reg_8570;
wire   [3:0] row_assign_15_3_t_i_fu_3517_p2;
reg   [3:0] row_assign_15_3_t_i_reg_8575;
wire   [3:0] row_assign_15_4_t_i_fu_3544_p2;
reg   [3:0] row_assign_15_4_t_i_reg_8580;
wire   [3:0] row_assign_15_5_t_i_fu_3571_p2;
reg   [3:0] row_assign_15_5_t_i_reg_8585;
wire   [3:0] row_assign_15_6_t_i_fu_3598_p2;
reg   [3:0] row_assign_15_6_t_i_reg_8590;
wire   [3:0] row_assign_15_7_t_i_fu_3625_p2;
reg   [3:0] row_assign_15_7_t_i_reg_8595;
wire   [3:0] row_assign_15_8_t_i_fu_3652_p2;
reg   [3:0] row_assign_15_8_t_i_reg_8600;
wire   [3:0] row_assign_15_9_t_i_fu_3715_p2;
reg   [3:0] row_assign_15_9_t_i_reg_8605;
wire   [0:0] exitcond_fu_3724_p2;
reg   [0:0] exitcond_reg_8610;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_bdd_1627;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it1;
reg   [0:0] or_cond_i_i_i_i2_i_reg_8624;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1;
reg    ap_sig_bdd_1651;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg    ap_reg_ppiten_pp0_it25 = 1'b0;
reg    ap_reg_ppiten_pp0_it26 = 1'b0;
reg    ap_reg_ppiten_pp0_it27 = 1'b0;
reg    ap_reg_ppiten_pp0_it28 = 1'b0;
reg    ap_reg_ppiten_pp0_it29 = 1'b0;
reg    ap_reg_ppiten_pp0_it30 = 1'b0;
reg    ap_reg_ppiten_pp0_it31 = 1'b0;
reg    ap_reg_ppiten_pp0_it32 = 1'b0;
reg    ap_reg_ppiten_pp0_it33 = 1'b0;
reg    ap_reg_ppiten_pp0_it34 = 1'b0;
reg    ap_reg_ppiten_pp0_it35 = 1'b0;
reg    ap_reg_ppiten_pp0_it36 = 1'b0;
reg    ap_reg_ppiten_pp0_it37 = 1'b0;
reg    ap_reg_ppiten_pp0_it38 = 1'b0;
reg    ap_reg_ppiten_pp0_it39 = 1'b0;
reg    ap_reg_ppiten_pp0_it40 = 1'b0;
reg    ap_reg_ppiten_pp0_it41 = 1'b0;
reg    ap_reg_ppiten_pp0_it42 = 1'b0;
reg    ap_reg_ppiten_pp0_it43 = 1'b0;
reg    ap_reg_ppiten_pp0_it44 = 1'b0;
reg    ap_reg_ppiten_pp0_it45 = 1'b0;
reg    ap_reg_ppiten_pp0_it46 = 1'b0;
reg    ap_reg_ppiten_pp0_it47 = 1'b0;
reg    ap_reg_ppiten_pp0_it48 = 1'b0;
reg    ap_reg_ppiten_pp0_it49 = 1'b0;
reg    ap_reg_ppiten_pp0_it50 = 1'b0;
reg    ap_reg_ppiten_pp0_it51 = 1'b0;
reg    ap_reg_ppiten_pp0_it52 = 1'b0;
reg    ap_reg_ppiten_pp0_it53 = 1'b0;
reg    ap_reg_ppiten_pp0_it54 = 1'b0;
reg    ap_reg_ppiten_pp0_it55 = 1'b0;
reg    ap_reg_ppiten_pp0_it56 = 1'b0;
reg    ap_reg_ppiten_pp0_it57 = 1'b0;
reg    ap_reg_ppiten_pp0_it58 = 1'b0;
reg    ap_reg_ppiten_pp0_it59 = 1'b0;
reg    ap_reg_ppiten_pp0_it60 = 1'b0;
reg    ap_reg_ppiten_pp0_it61 = 1'b0;
reg   [0:0] or_cond_i_i_i2_i_reg_8648;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it61;
reg    ap_sig_bdd_1779;
reg    ap_reg_ppiten_pp0_it62 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it5;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it6;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it8;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it9;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it10;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it11;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it12;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it13;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it14;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it15;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it16;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it17;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it18;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it19;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it20;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it21;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it22;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it23;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it24;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it25;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it26;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it27;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it28;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it29;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it30;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it31;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it32;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it33;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it34;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it35;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it36;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it37;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it38;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it39;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it40;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it41;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it42;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it43;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it44;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it45;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it46;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it47;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it48;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it49;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it50;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it51;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it52;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it53;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it54;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8610_pp0_it55;
wire   [10:0] j_V_fu_3729_p2;
wire   [10:0] tmp_180_fu_3747_p1;
reg   [10:0] tmp_180_reg_8619;
wire   [0:0] or_cond_i_i_i_i2_i_fu_3770_p2;
reg   [0:0] tmp_182_reg_8629;
wire   [0:0] brmerge4_i_fu_3784_p2;
reg   [0:0] brmerge4_i_reg_8634;
reg   [0:0] ap_reg_ppstg_brmerge4_i_reg_8634_pp0_it1;
wire   [0:0] or_cond_i_i_i2_i_fu_3789_p2;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it11;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it12;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it13;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it14;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it15;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it16;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it17;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it18;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it19;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it20;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it21;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it22;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it23;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it24;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it25;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it26;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it27;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it28;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it29;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it30;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it31;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it32;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it33;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it34;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it35;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it36;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it37;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it38;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it39;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it40;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it41;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it42;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it43;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it44;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it45;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it46;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it47;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it48;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it49;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it50;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it51;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it52;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it53;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it54;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it55;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it56;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it57;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it58;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it59;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it60;
wire   [3:0] col_assign_fu_3824_p2;
reg   [3:0] col_assign_reg_8652;
reg   [10:0] k_buf_0_val_10_3_i_addr_reg_8666;
reg   [10:0] k_buf_0_val_11_3_i_addr_reg_8672;
reg   [10:0] k_buf_0_val_12_3_i_addr_reg_8678;
reg   [10:0] k_buf_0_val_13_3_i_addr_reg_8684;
reg   [10:0] k_buf_0_val_14_3_i_addr_reg_8690;
reg   [10:0] k_buf_0_val_15_3_i_addr_reg_8696;
reg   [10:0] k_buf_0_val_16_3_i_addr_reg_8702;
reg   [10:0] k_buf_0_val_17_3_i_addr_reg_8708;
reg   [10:0] k_buf_0_val_18_3_i_addr_reg_8714;
reg   [10:0] k_buf_0_val_19_3_i_addr_reg_8720;
reg   [7:0] src_kernel_win_0_val_9_7_4_reg_8726;
reg   [7:0] src_kernel_win_0_val_9_6_4_reg_8731;
reg   [7:0] src_kernel_win_0_val_9_5_4_reg_8737;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_5_4_reg_8737_pp0_it3;
reg   [7:0] src_kernel_win_0_val_9_4_4_reg_8743;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_4_4_reg_8743_pp0_it3;
reg   [7:0] src_kernel_win_0_val_9_3_3_reg_8749;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_3_3_reg_8749_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_3_3_reg_8749_pp0_it4;
reg   [7:0] src_kernel_win_0_val_9_2_2_reg_8755;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_2_2_reg_8755_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_2_2_reg_8755_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_2_2_reg_8755_pp0_it5;
reg   [7:0] src_kernel_win_0_val_9_1_1_reg_8761;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_1_1_reg_8761_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_1_1_reg_8761_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_1_1_reg_8761_pp0_it5;
wire   [7:0] src_kernel_win_0_val_0_0_fu_4278_p3;
reg   [7:0] src_kernel_win_0_val_0_0_reg_8767;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it48;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it49;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it50;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it54;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it55;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it56;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it58;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it59;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it60;
wire   [7:0] src_kernel_win_0_val_1_0_fu_4310_p3;
reg   [7:0] src_kernel_win_0_val_1_0_reg_8774;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it48;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it49;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it50;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it54;
wire   [7:0] src_kernel_win_0_val_2_0_fu_4342_p3;
reg   [7:0] src_kernel_win_0_val_2_0_reg_8781;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it48;
wire   [7:0] src_kernel_win_0_val_3_0_fu_4374_p3;
reg   [7:0] src_kernel_win_0_val_3_0_reg_8788;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it42;
wire   [7:0] src_kernel_win_0_val_4_0_fu_4406_p3;
reg   [7:0] src_kernel_win_0_val_4_0_reg_8795;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it36;
wire   [7:0] src_kernel_win_0_val_5_0_fu_4438_p3;
reg   [7:0] src_kernel_win_0_val_5_0_reg_8802;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it30;
wire   [7:0] src_kernel_win_0_val_6_0_fu_4470_p3;
reg   [7:0] src_kernel_win_0_val_6_0_reg_8809;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it24;
wire   [7:0] src_kernel_win_0_val_7_0_fu_4502_p3;
reg   [7:0] src_kernel_win_0_val_7_0_reg_8816;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it18;
wire   [7:0] src_kernel_win_0_val_8_0_fu_4534_p3;
reg   [7:0] src_kernel_win_0_val_8_0_reg_8823;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it12;
wire   [7:0] src_kernel_win_0_val_9_0_fu_4566_p3;
reg   [7:0] src_kernel_win_0_val_9_0_reg_8830;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8830_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8830_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8830_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8830_pp0_it6;
wire   [7:0] p_059_i_i_i328_3_0_1_i_fu_4597_p3;
reg   [7:0] p_059_i_i_i328_3_0_1_i_reg_8836;
wire   [0:0] tmp_355_0_2_i_fu_4604_p2;
reg   [0:0] tmp_355_0_2_i_reg_8842;
wire   [7:0] p_059_i_i_i328_3_0_3_i_fu_4678_p3;
reg   [7:0] p_059_i_i_i328_3_0_3_i_reg_8847;
wire   [7:0] p_059_i_i_i328_3_0_4_i_fu_4695_p3;
reg   [7:0] p_059_i_i_i328_3_0_4_i_reg_8854;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_4_fu_4706_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_4_reg_8859;
wire   [7:0] p_059_i_i_i328_3_0_6_i_fu_4730_p3;
reg   [7:0] p_059_i_i_i328_3_0_6_i_reg_8864;
wire   [0:0] tmp_355_0_7_i_fu_4737_p2;
reg   [0:0] tmp_355_0_7_i_reg_8870;
wire   [7:0] p_059_i_i_i328_3_0_8_i_fu_4765_p3;
reg   [7:0] p_059_i_i_i328_3_0_8_i_reg_8875;
wire   [7:0] p_059_i_i_i328_3_0_9_i_fu_4782_p3;
reg   [7:0] p_059_i_i_i328_3_0_9_i_reg_8882;
reg   [7:0] src_kernel_win_0_val_8_1_lo_4_reg_8889;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8889_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8889_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8889_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8889_pp0_it12;
reg   [7:0] src_kernel_win_0_val_8_2_lo_4_reg_8895;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_4_reg_8895_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_4_reg_8895_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_4_reg_8895_pp0_it11;
reg   [7:0] src_kernel_win_0_val_8_3_lo_4_reg_8901;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_4_reg_8901_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_4_reg_8901_pp0_it10;
reg   [7:0] src_kernel_win_0_val_8_4_lo_4_reg_8907;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_4_reg_8907_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_4_reg_8907_pp0_it10;
reg   [7:0] src_kernel_win_0_val_8_5_lo_4_reg_8913;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_4_reg_8913_pp0_it9;
reg   [7:0] src_kernel_win_0_val_8_6_lo_4_reg_8919;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_6_lo_4_reg_8919_pp0_it9;
reg   [7:0] src_kernel_win_0_val_8_7_lo_4_reg_8925;
wire   [7:0] p_059_i_i_i328_3_1_i_fu_4827_p3;
reg   [7:0] p_059_i_i_i328_3_1_i_reg_8931;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_fu_4839_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_reg_8936;
wire   [7:0] p_059_i_i_i328_3_1_2_i_fu_4932_p3;
reg   [7:0] p_059_i_i_i328_3_1_2_i_reg_8941;
wire   [0:0] tmp_355_1_3_i_fu_4939_p2;
reg   [0:0] tmp_355_1_3_i_reg_8947;
wire   [7:0] p_059_i_i_i328_3_1_4_i_fu_4967_p3;
reg   [7:0] p_059_i_i_i328_3_1_4_i_reg_8952;
wire   [7:0] p_059_i_i_i328_3_1_5_i_fu_4984_p3;
reg   [7:0] p_059_i_i_i328_3_1_5_i_reg_8959;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_14_fu_4995_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_14_reg_8964;
wire   [7:0] p_059_i_i_i328_3_1_7_i_fu_5019_p3;
reg   [7:0] p_059_i_i_i328_3_1_7_i_reg_8969;
wire   [0:0] tmp_355_1_8_i_fu_5026_p2;
reg   [0:0] tmp_355_1_8_i_reg_8975;
wire   [7:0] p_059_i_i_i328_3_1_9_i_fu_5054_p3;
reg   [7:0] p_059_i_i_i328_3_1_9_i_reg_8980;
reg   [7:0] src_kernel_win_0_val_7_1_lo_4_reg_8987;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_8987_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_8987_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_8987_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_8987_pp0_it18;
reg   [7:0] src_kernel_win_0_val_7_2_lo_4_reg_8993;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_4_reg_8993_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_4_reg_8993_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_4_reg_8993_pp0_it17;
reg   [7:0] src_kernel_win_0_val_7_3_lo_4_reg_8999;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_4_reg_8999_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_4_reg_8999_pp0_it16;
reg   [7:0] src_kernel_win_0_val_7_4_lo_4_reg_9005;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_4_reg_9005_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_4_reg_9005_pp0_it16;
reg   [7:0] src_kernel_win_0_val_7_5_lo_4_reg_9011;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_4_reg_9011_pp0_it15;
reg   [7:0] src_kernel_win_0_val_7_6_lo_4_reg_9017;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_6_lo_4_reg_9017_pp0_it15;
reg   [7:0] src_kernel_win_0_val_7_7_lo_4_reg_9023;
wire   [7:0] p_059_i_i_i328_3_2_i_fu_5100_p3;
reg   [7:0] p_059_i_i_i328_3_2_i_reg_9029;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_19_fu_5112_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_19_reg_9034;
wire   [7:0] p_059_i_i_i328_3_2_2_i_fu_5205_p3;
reg   [7:0] p_059_i_i_i328_3_2_2_i_reg_9039;
wire   [0:0] tmp_355_2_3_i_fu_5212_p2;
reg   [0:0] tmp_355_2_3_i_reg_9045;
wire   [7:0] p_059_i_i_i328_3_2_4_i_fu_5240_p3;
reg   [7:0] p_059_i_i_i328_3_2_4_i_reg_9050;
wire   [7:0] p_059_i_i_i328_3_2_5_i_fu_5257_p3;
reg   [7:0] p_059_i_i_i328_3_2_5_i_reg_9057;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_24_fu_5268_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_24_reg_9062;
wire   [7:0] p_059_i_i_i328_3_2_7_i_fu_5292_p3;
reg   [7:0] p_059_i_i_i328_3_2_7_i_reg_9067;
wire   [0:0] tmp_355_2_8_i_fu_5299_p2;
reg   [0:0] tmp_355_2_8_i_reg_9073;
wire   [7:0] p_059_i_i_i328_3_2_9_i_fu_5327_p3;
reg   [7:0] p_059_i_i_i328_3_2_9_i_reg_9078;
reg   [7:0] src_kernel_win_0_val_6_1_lo_4_reg_9085;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9085_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9085_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9085_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9085_pp0_it24;
reg   [7:0] src_kernel_win_0_val_6_2_lo_4_reg_9091;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_4_reg_9091_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_4_reg_9091_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_4_reg_9091_pp0_it23;
reg   [7:0] src_kernel_win_0_val_6_3_lo_4_reg_9097;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_4_reg_9097_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_4_reg_9097_pp0_it22;
reg   [7:0] src_kernel_win_0_val_6_4_lo_4_reg_9103;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_4_reg_9103_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_4_reg_9103_pp0_it22;
reg   [7:0] src_kernel_win_0_val_6_5_lo_4_reg_9109;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_4_reg_9109_pp0_it21;
reg   [7:0] src_kernel_win_0_val_6_6_lo_4_reg_9115;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_6_lo_4_reg_9115_pp0_it21;
reg   [7:0] src_kernel_win_0_val_6_7_lo_4_reg_9121;
wire   [7:0] p_059_i_i_i328_3_3_i_fu_5373_p3;
reg   [7:0] p_059_i_i_i328_3_3_i_reg_9127;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_29_fu_5385_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_29_reg_9132;
wire   [7:0] p_059_i_i_i328_3_3_2_i_fu_5478_p3;
reg   [7:0] p_059_i_i_i328_3_3_2_i_reg_9137;
wire   [0:0] tmp_355_3_3_i_fu_5485_p2;
reg   [0:0] tmp_355_3_3_i_reg_9143;
wire   [7:0] p_059_i_i_i328_3_3_4_i_fu_5513_p3;
reg   [7:0] p_059_i_i_i328_3_3_4_i_reg_9148;
wire   [7:0] p_059_i_i_i328_3_3_5_i_fu_5530_p3;
reg   [7:0] p_059_i_i_i328_3_3_5_i_reg_9155;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_34_fu_5541_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_34_reg_9160;
wire   [7:0] p_059_i_i_i328_3_3_7_i_fu_5565_p3;
reg   [7:0] p_059_i_i_i328_3_3_7_i_reg_9165;
wire   [0:0] tmp_355_3_8_i_fu_5572_p2;
reg   [0:0] tmp_355_3_8_i_reg_9171;
wire   [7:0] p_059_i_i_i328_3_3_9_i_fu_5600_p3;
reg   [7:0] p_059_i_i_i328_3_3_9_i_reg_9176;
reg   [7:0] src_kernel_win_0_val_5_1_lo_4_reg_9183;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9183_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9183_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9183_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9183_pp0_it30;
reg   [7:0] src_kernel_win_0_val_5_2_lo_4_reg_9189;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_4_reg_9189_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_4_reg_9189_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_4_reg_9189_pp0_it29;
reg   [7:0] src_kernel_win_0_val_5_3_lo_4_reg_9195;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_4_reg_9195_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_4_reg_9195_pp0_it28;
reg   [7:0] src_kernel_win_0_val_5_4_lo_4_reg_9201;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_4_reg_9201_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_4_reg_9201_pp0_it28;
reg   [7:0] src_kernel_win_0_val_5_5_lo_4_reg_9207;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_4_reg_9207_pp0_it27;
reg   [7:0] src_kernel_win_0_val_5_6_lo_4_reg_9213;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_6_lo_4_reg_9213_pp0_it27;
reg   [7:0] src_kernel_win_0_val_5_7_lo_4_reg_9219;
wire   [7:0] p_059_i_i_i328_3_4_i_fu_5646_p3;
reg   [7:0] p_059_i_i_i328_3_4_i_reg_9225;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_39_fu_5658_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_39_reg_9230;
wire   [7:0] p_059_i_i_i328_3_4_2_i_fu_5751_p3;
reg   [7:0] p_059_i_i_i328_3_4_2_i_reg_9235;
wire   [0:0] tmp_355_4_3_i_fu_5758_p2;
reg   [0:0] tmp_355_4_3_i_reg_9241;
wire   [7:0] p_059_i_i_i328_3_4_4_i_fu_5786_p3;
reg   [7:0] p_059_i_i_i328_3_4_4_i_reg_9246;
wire   [7:0] p_059_i_i_i328_3_4_5_i_fu_5803_p3;
reg   [7:0] p_059_i_i_i328_3_4_5_i_reg_9253;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_44_fu_5814_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_44_reg_9258;
wire   [7:0] p_059_i_i_i328_3_4_7_i_fu_5838_p3;
reg   [7:0] p_059_i_i_i328_3_4_7_i_reg_9263;
wire   [0:0] tmp_355_4_8_i_fu_5845_p2;
reg   [0:0] tmp_355_4_8_i_reg_9269;
wire   [7:0] p_059_i_i_i328_3_4_9_i_fu_5873_p3;
reg   [7:0] p_059_i_i_i328_3_4_9_i_reg_9274;
reg   [7:0] src_kernel_win_0_val_4_1_lo_4_reg_9281;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9281_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9281_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9281_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9281_pp0_it36;
reg   [7:0] src_kernel_win_0_val_4_2_lo_4_reg_9287;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_4_reg_9287_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_4_reg_9287_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_4_reg_9287_pp0_it35;
reg   [7:0] src_kernel_win_0_val_4_3_lo_4_reg_9293;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_4_reg_9293_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_4_reg_9293_pp0_it34;
reg   [7:0] src_kernel_win_0_val_4_4_lo_4_reg_9299;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_4_reg_9299_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_4_reg_9299_pp0_it34;
reg   [7:0] src_kernel_win_0_val_4_5_lo_4_reg_9305;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_4_reg_9305_pp0_it33;
reg   [7:0] src_kernel_win_0_val_4_6_lo_4_reg_9311;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_6_lo_4_reg_9311_pp0_it33;
reg   [7:0] src_kernel_win_0_val_4_7_lo_4_reg_9317;
wire   [7:0] p_059_i_i_i328_3_5_i_fu_5919_p3;
reg   [7:0] p_059_i_i_i328_3_5_i_reg_9323;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_49_fu_5931_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_49_reg_9328;
wire   [7:0] p_059_i_i_i328_3_5_2_i_fu_6024_p3;
reg   [7:0] p_059_i_i_i328_3_5_2_i_reg_9333;
wire   [0:0] tmp_355_5_3_i_fu_6031_p2;
reg   [0:0] tmp_355_5_3_i_reg_9339;
wire   [7:0] p_059_i_i_i328_3_5_4_i_fu_6059_p3;
reg   [7:0] p_059_i_i_i328_3_5_4_i_reg_9344;
wire   [7:0] p_059_i_i_i328_3_5_5_i_fu_6076_p3;
reg   [7:0] p_059_i_i_i328_3_5_5_i_reg_9351;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_54_fu_6087_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_54_reg_9356;
wire   [7:0] p_059_i_i_i328_3_5_7_i_fu_6111_p3;
reg   [7:0] p_059_i_i_i328_3_5_7_i_reg_9361;
wire   [0:0] tmp_355_5_8_i_fu_6118_p2;
reg   [0:0] tmp_355_5_8_i_reg_9367;
wire   [7:0] p_059_i_i_i328_3_5_9_i_fu_6146_p3;
reg   [7:0] p_059_i_i_i328_3_5_9_i_reg_9372;
reg   [7:0] src_kernel_win_0_val_3_1_lo_4_reg_9379;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9379_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9379_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9379_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9379_pp0_it42;
reg   [7:0] src_kernel_win_0_val_3_2_lo_4_reg_9385;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_4_reg_9385_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_4_reg_9385_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_4_reg_9385_pp0_it41;
reg   [7:0] src_kernel_win_0_val_3_3_lo_4_reg_9391;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_4_reg_9391_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_4_reg_9391_pp0_it40;
reg   [7:0] src_kernel_win_0_val_3_4_lo_4_reg_9397;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_4_reg_9397_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_4_reg_9397_pp0_it40;
reg   [7:0] src_kernel_win_0_val_3_5_lo_4_reg_9403;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_4_reg_9403_pp0_it39;
reg   [7:0] src_kernel_win_0_val_3_6_lo_4_reg_9409;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_6_lo_4_reg_9409_pp0_it39;
reg   [7:0] src_kernel_win_0_val_3_7_lo_4_reg_9415;
wire   [7:0] p_059_i_i_i328_3_6_i_fu_6192_p3;
reg   [7:0] p_059_i_i_i328_3_6_i_reg_9421;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_59_fu_6204_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_59_reg_9426;
wire   [7:0] p_059_i_i_i328_3_6_2_i_fu_6297_p3;
reg   [7:0] p_059_i_i_i328_3_6_2_i_reg_9431;
wire   [0:0] tmp_355_6_3_i_fu_6304_p2;
reg   [0:0] tmp_355_6_3_i_reg_9437;
wire   [7:0] p_059_i_i_i328_3_6_4_i_fu_6332_p3;
reg   [7:0] p_059_i_i_i328_3_6_4_i_reg_9442;
wire   [7:0] p_059_i_i_i328_3_6_5_i_fu_6349_p3;
reg   [7:0] p_059_i_i_i328_3_6_5_i_reg_9449;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_64_fu_6360_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_64_reg_9454;
wire   [7:0] p_059_i_i_i328_3_6_7_i_fu_6384_p3;
reg   [7:0] p_059_i_i_i328_3_6_7_i_reg_9459;
wire   [0:0] tmp_355_6_8_i_fu_6391_p2;
reg   [0:0] tmp_355_6_8_i_reg_9465;
wire   [7:0] p_059_i_i_i328_3_6_9_i_fu_6419_p3;
reg   [7:0] p_059_i_i_i328_3_6_9_i_reg_9470;
reg   [7:0] src_kernel_win_0_val_2_1_lo_4_reg_9477;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9477_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9477_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9477_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9477_pp0_it48;
reg   [7:0] src_kernel_win_0_val_2_2_lo_4_reg_9483;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_4_reg_9483_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_4_reg_9483_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_4_reg_9483_pp0_it47;
reg   [7:0] src_kernel_win_0_val_2_3_lo_4_reg_9489;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_4_reg_9489_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_4_reg_9489_pp0_it46;
reg   [7:0] src_kernel_win_0_val_2_4_lo_4_reg_9495;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_4_reg_9495_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_4_reg_9495_pp0_it46;
reg   [7:0] src_kernel_win_0_val_2_5_lo_4_reg_9501;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_4_reg_9501_pp0_it45;
reg   [7:0] src_kernel_win_0_val_2_6_lo_4_reg_9507;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_6_lo_4_reg_9507_pp0_it45;
reg   [7:0] src_kernel_win_0_val_2_7_lo_4_reg_9513;
wire   [7:0] p_059_i_i_i328_3_7_i_fu_6465_p3;
reg   [7:0] p_059_i_i_i328_3_7_i_reg_9519;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_69_fu_6477_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_69_reg_9524;
wire   [7:0] p_059_i_i_i328_3_7_2_i_fu_6570_p3;
reg   [7:0] p_059_i_i_i328_3_7_2_i_reg_9529;
wire   [0:0] tmp_355_7_3_i_fu_6577_p2;
reg   [0:0] tmp_355_7_3_i_reg_9535;
wire   [7:0] p_059_i_i_i328_3_7_4_i_fu_6605_p3;
reg   [7:0] p_059_i_i_i328_3_7_4_i_reg_9540;
wire   [7:0] p_059_i_i_i328_3_7_5_i_fu_6622_p3;
reg   [7:0] p_059_i_i_i328_3_7_5_i_reg_9547;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_74_fu_6633_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_74_reg_9552;
wire   [7:0] p_059_i_i_i328_3_7_7_i_fu_6657_p3;
reg   [7:0] p_059_i_i_i328_3_7_7_i_reg_9557;
wire   [0:0] tmp_355_7_8_i_fu_6664_p2;
reg   [0:0] tmp_355_7_8_i_reg_9563;
wire   [7:0] p_059_i_i_i328_3_7_9_i_fu_6692_p3;
reg   [7:0] p_059_i_i_i328_3_7_9_i_reg_9568;
reg   [7:0] src_kernel_win_0_val_1_1_lo_4_reg_9575;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9575_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9575_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9575_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9575_pp0_it54;
reg   [7:0] src_kernel_win_0_val_1_2_lo_4_reg_9581;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_4_reg_9581_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_4_reg_9581_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_4_reg_9581_pp0_it53;
reg   [7:0] src_kernel_win_0_val_1_3_lo_4_reg_9587;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_4_reg_9587_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_4_reg_9587_pp0_it52;
reg   [7:0] src_kernel_win_0_val_1_4_lo_4_reg_9593;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_4_reg_9593_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_4_reg_9593_pp0_it52;
reg   [7:0] src_kernel_win_0_val_1_5_lo_4_reg_9599;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_4_reg_9599_pp0_it51;
reg   [7:0] src_kernel_win_0_val_1_6_lo_4_reg_9605;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_6_lo_4_reg_9605_pp0_it51;
reg   [7:0] src_kernel_win_0_val_1_7_lo_4_reg_9611;
wire   [7:0] p_059_i_i_i328_3_8_i_fu_6738_p3;
reg   [7:0] p_059_i_i_i328_3_8_i_reg_9617;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_79_fu_6750_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_79_reg_9622;
wire   [7:0] p_059_i_i_i328_3_8_2_i_fu_6843_p3;
reg   [7:0] p_059_i_i_i328_3_8_2_i_reg_9627;
wire   [0:0] tmp_355_8_3_i_fu_6850_p2;
reg   [0:0] tmp_355_8_3_i_reg_9633;
wire   [7:0] p_059_i_i_i328_3_8_4_i_fu_6878_p3;
reg   [7:0] p_059_i_i_i328_3_8_4_i_reg_9638;
wire   [7:0] p_059_i_i_i328_3_8_5_i_fu_6895_p3;
reg   [7:0] p_059_i_i_i328_3_8_5_i_reg_9645;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_84_fu_6906_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_84_reg_9650;
wire   [7:0] p_059_i_i_i328_3_8_7_i_fu_6930_p3;
reg   [7:0] p_059_i_i_i328_3_8_7_i_reg_9655;
wire   [0:0] tmp_355_8_8_i_fu_6937_p2;
reg   [0:0] tmp_355_8_8_i_reg_9661;
wire   [7:0] p_059_i_i_i328_3_8_9_i_fu_6965_p3;
reg   [7:0] p_059_i_i_i328_3_8_9_i_reg_9666;
reg   [7:0] src_kernel_win_0_val_0_1_lo_2_reg_9673;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9673_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9673_pp0_it58;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9673_pp0_it59;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9673_pp0_it60;
reg   [7:0] src_kernel_win_0_val_0_2_lo_3_reg_9679;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_3_reg_9679_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_3_reg_9679_pp0_it58;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_3_reg_9679_pp0_it59;
reg   [7:0] src_kernel_win_0_val_0_3_lo_4_reg_9685;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_4_reg_9685_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_4_reg_9685_pp0_it58;
reg   [7:0] src_kernel_win_0_val_0_4_lo_4_reg_9691;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_4_reg_9691_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_4_reg_9691_pp0_it58;
reg   [7:0] src_kernel_win_0_val_0_5_lo_4_reg_9697;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_4_reg_9697_pp0_it57;
reg   [7:0] src_kernel_win_0_val_0_6_lo_4_reg_9703;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_4_reg_9703_pp0_it57;
reg   [7:0] src_kernel_win_0_val_0_7_lo_4_reg_9709;
wire   [7:0] p_059_i_i_i328_3_9_i_fu_7011_p3;
reg   [7:0] p_059_i_i_i328_3_9_i_reg_9715;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_89_fu_7023_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_89_reg_9720;
wire   [7:0] p_059_i_i_i328_3_9_2_i_fu_7116_p3;
reg   [7:0] p_059_i_i_i328_3_9_2_i_reg_9725;
wire   [0:0] tmp_355_9_3_i_fu_7123_p2;
reg   [0:0] tmp_355_9_3_i_reg_9731;
wire   [7:0] p_059_i_i_i328_3_9_4_i_fu_7151_p3;
reg   [7:0] p_059_i_i_i328_3_9_4_i_reg_9736;
wire   [7:0] p_059_i_i_i328_3_9_5_i_fu_7168_p3;
reg   [7:0] p_059_i_i_i328_3_9_5_i_reg_9743;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_94_fu_7179_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_94_reg_9748;
wire   [7:0] p_059_i_i_i328_3_9_7_i_fu_7203_p3;
reg   [7:0] p_059_i_i_i328_3_9_7_i_reg_9753;
wire   [0:0] tmp_355_9_8_i_fu_7210_p2;
reg   [0:0] tmp_355_9_8_i_reg_9759;
wire   [7:0] tmp_4_fu_7238_p3;
reg   [7:0] tmp_4_reg_9764;
wire   [10:0] k_buf_0_val_10_3_i_address0;
reg    k_buf_0_val_10_3_i_ce0;
wire   [7:0] k_buf_0_val_10_3_i_q0;
wire   [10:0] k_buf_0_val_10_3_i_address1;
reg    k_buf_0_val_10_3_i_ce1;
reg    k_buf_0_val_10_3_i_we1;
wire   [7:0] k_buf_0_val_10_3_i_d1;
wire   [10:0] k_buf_0_val_11_3_i_address0;
reg    k_buf_0_val_11_3_i_ce0;
wire   [7:0] k_buf_0_val_11_3_i_q0;
wire   [10:0] k_buf_0_val_11_3_i_address1;
reg    k_buf_0_val_11_3_i_ce1;
reg    k_buf_0_val_11_3_i_we1;
reg   [7:0] k_buf_0_val_11_3_i_d1;
wire   [10:0] k_buf_0_val_12_3_i_address0;
reg    k_buf_0_val_12_3_i_ce0;
wire   [7:0] k_buf_0_val_12_3_i_q0;
wire   [10:0] k_buf_0_val_12_3_i_address1;
reg    k_buf_0_val_12_3_i_ce1;
reg    k_buf_0_val_12_3_i_we1;
reg   [7:0] k_buf_0_val_12_3_i_d1;
wire   [10:0] k_buf_0_val_13_3_i_address0;
reg    k_buf_0_val_13_3_i_ce0;
wire   [7:0] k_buf_0_val_13_3_i_q0;
wire   [10:0] k_buf_0_val_13_3_i_address1;
reg    k_buf_0_val_13_3_i_ce1;
reg    k_buf_0_val_13_3_i_we1;
reg   [7:0] k_buf_0_val_13_3_i_d1;
wire   [10:0] k_buf_0_val_14_3_i_address0;
reg    k_buf_0_val_14_3_i_ce0;
wire   [7:0] k_buf_0_val_14_3_i_q0;
wire   [10:0] k_buf_0_val_14_3_i_address1;
reg    k_buf_0_val_14_3_i_ce1;
reg    k_buf_0_val_14_3_i_we1;
reg   [7:0] k_buf_0_val_14_3_i_d1;
wire   [10:0] k_buf_0_val_15_3_i_address0;
reg    k_buf_0_val_15_3_i_ce0;
wire   [7:0] k_buf_0_val_15_3_i_q0;
wire   [10:0] k_buf_0_val_15_3_i_address1;
reg    k_buf_0_val_15_3_i_ce1;
reg    k_buf_0_val_15_3_i_we1;
reg   [7:0] k_buf_0_val_15_3_i_d1;
wire   [10:0] k_buf_0_val_16_3_i_address0;
reg    k_buf_0_val_16_3_i_ce0;
wire   [7:0] k_buf_0_val_16_3_i_q0;
wire   [10:0] k_buf_0_val_16_3_i_address1;
reg    k_buf_0_val_16_3_i_ce1;
reg    k_buf_0_val_16_3_i_we1;
reg   [7:0] k_buf_0_val_16_3_i_d1;
wire   [10:0] k_buf_0_val_17_3_i_address0;
reg    k_buf_0_val_17_3_i_ce0;
wire   [7:0] k_buf_0_val_17_3_i_q0;
wire   [10:0] k_buf_0_val_17_3_i_address1;
reg    k_buf_0_val_17_3_i_ce1;
reg    k_buf_0_val_17_3_i_we1;
reg   [7:0] k_buf_0_val_17_3_i_d1;
wire   [10:0] k_buf_0_val_18_3_i_address0;
reg    k_buf_0_val_18_3_i_ce0;
wire   [7:0] k_buf_0_val_18_3_i_q0;
wire   [10:0] k_buf_0_val_18_3_i_address1;
reg    k_buf_0_val_18_3_i_ce1;
reg    k_buf_0_val_18_3_i_we1;
reg   [7:0] k_buf_0_val_18_3_i_d1;
wire   [10:0] k_buf_0_val_19_3_i_address0;
reg    k_buf_0_val_19_3_i_ce0;
wire   [7:0] k_buf_0_val_19_3_i_q0;
wire   [10:0] k_buf_0_val_19_3_i_address1;
reg    k_buf_0_val_19_3_i_ce1;
reg    k_buf_0_val_19_3_i_we1;
reg   [7:0] k_buf_0_val_19_3_i_d1;
reg   [10:0] p_014_0_i_i_i2_i_reg_2684;
reg    ap_sig_cseq_ST_st66_fsm_3;
reg    ap_sig_bdd_3398;
wire   [63:0] tmp_70_i_fu_3810_p1;
reg   [7:0] src_kernel_win_0_val_0_1_fu_548;
reg   [7:0] src_kernel_win_0_val_0_2_fu_552;
reg   [7:0] src_kernel_win_0_val_0_3_fu_556;
reg   [7:0] src_kernel_win_0_val_0_4_fu_560;
reg   [7:0] src_kernel_win_0_val_0_5_fu_564;
reg   [7:0] src_kernel_win_0_val_0_6_fu_568;
reg   [7:0] src_kernel_win_0_val_0_7_fu_572;
reg   [7:0] src_kernel_win_0_val_0_8_fu_576;
reg   [7:0] src_kernel_win_0_val_0_9_fu_580;
reg   [7:0] src_kernel_win_0_val_1_1_fu_584;
reg   [7:0] src_kernel_win_0_val_1_2_fu_588;
reg   [7:0] src_kernel_win_0_val_1_3_fu_592;
reg   [7:0] src_kernel_win_0_val_1_4_fu_596;
reg   [7:0] src_kernel_win_0_val_1_5_fu_600;
reg   [7:0] src_kernel_win_0_val_1_6_fu_604;
reg   [7:0] src_kernel_win_0_val_1_7_fu_608;
reg   [7:0] src_kernel_win_0_val_1_8_fu_612;
reg   [7:0] src_kernel_win_0_val_1_9_fu_616;
reg   [7:0] src_kernel_win_0_val_9_9_fu_620;
reg   [7:0] src_kernel_win_0_val_2_1_fu_624;
reg   [7:0] src_kernel_win_0_val_2_2_fu_628;
reg   [7:0] src_kernel_win_0_val_2_3_fu_632;
reg   [7:0] src_kernel_win_0_val_2_4_fu_636;
reg   [7:0] src_kernel_win_0_val_2_5_fu_640;
reg   [7:0] src_kernel_win_0_val_2_6_fu_644;
reg   [7:0] src_kernel_win_0_val_2_7_fu_648;
reg   [7:0] src_kernel_win_0_val_2_8_fu_652;
reg   [7:0] src_kernel_win_0_val_2_9_fu_656;
reg   [7:0] src_kernel_win_0_val_9_8_fu_660;
reg   [7:0] src_kernel_win_0_val_3_1_fu_664;
reg   [7:0] src_kernel_win_0_val_3_2_fu_668;
reg   [7:0] src_kernel_win_0_val_3_3_fu_672;
reg   [7:0] src_kernel_win_0_val_3_4_fu_676;
reg   [7:0] src_kernel_win_0_val_3_5_fu_680;
reg   [7:0] src_kernel_win_0_val_3_6_fu_684;
reg   [7:0] src_kernel_win_0_val_3_7_fu_688;
reg   [7:0] src_kernel_win_0_val_3_8_fu_692;
reg   [7:0] src_kernel_win_0_val_3_9_fu_696;
reg   [7:0] src_kernel_win_0_val_9_7_fu_700;
reg   [7:0] src_kernel_win_0_val_4_1_fu_704;
reg   [7:0] src_kernel_win_0_val_4_2_fu_708;
reg   [7:0] src_kernel_win_0_val_4_3_fu_712;
reg   [7:0] src_kernel_win_0_val_4_4_fu_716;
reg   [7:0] src_kernel_win_0_val_4_5_fu_720;
reg   [7:0] src_kernel_win_0_val_4_6_fu_724;
reg   [7:0] src_kernel_win_0_val_4_7_fu_728;
reg   [7:0] src_kernel_win_0_val_4_8_fu_732;
reg   [7:0] src_kernel_win_0_val_4_9_fu_736;
reg   [7:0] src_kernel_win_0_val_9_6_fu_740;
reg   [7:0] src_kernel_win_0_val_5_1_fu_744;
reg   [7:0] src_kernel_win_0_val_5_2_fu_748;
reg   [7:0] src_kernel_win_0_val_5_3_fu_752;
reg   [7:0] src_kernel_win_0_val_5_4_fu_756;
reg   [7:0] src_kernel_win_0_val_5_5_fu_760;
reg   [7:0] src_kernel_win_0_val_5_6_fu_764;
reg   [7:0] src_kernel_win_0_val_5_7_fu_768;
reg   [7:0] src_kernel_win_0_val_5_8_fu_772;
reg   [7:0] src_kernel_win_0_val_5_9_fu_776;
reg   [7:0] src_kernel_win_0_val_9_5_fu_780;
reg   [7:0] src_kernel_win_0_val_6_1_fu_784;
reg   [7:0] src_kernel_win_0_val_6_2_fu_788;
reg   [7:0] src_kernel_win_0_val_6_3_fu_792;
reg   [7:0] src_kernel_win_0_val_6_4_fu_796;
reg   [7:0] src_kernel_win_0_val_6_5_fu_800;
reg   [7:0] src_kernel_win_0_val_6_6_fu_804;
reg   [7:0] src_kernel_win_0_val_6_7_fu_808;
reg   [7:0] src_kernel_win_0_val_6_8_fu_812;
reg   [7:0] src_kernel_win_0_val_6_9_fu_816;
reg   [7:0] src_kernel_win_0_val_9_4_fu_820;
reg   [7:0] src_kernel_win_0_val_7_1_fu_824;
reg   [7:0] src_kernel_win_0_val_7_2_fu_828;
reg   [7:0] src_kernel_win_0_val_7_3_fu_832;
reg   [7:0] src_kernel_win_0_val_7_4_fu_836;
reg   [7:0] src_kernel_win_0_val_7_5_fu_840;
reg   [7:0] src_kernel_win_0_val_7_6_fu_844;
reg   [7:0] src_kernel_win_0_val_7_7_fu_848;
reg   [7:0] src_kernel_win_0_val_7_8_fu_852;
reg   [7:0] src_kernel_win_0_val_7_9_fu_856;
reg   [7:0] src_kernel_win_0_val_9_3_fu_860;
reg   [7:0] src_kernel_win_0_val_8_1_fu_864;
reg   [7:0] src_kernel_win_0_val_8_2_fu_868;
reg   [7:0] src_kernel_win_0_val_8_3_fu_872;
reg   [7:0] src_kernel_win_0_val_8_4_fu_876;
reg   [7:0] src_kernel_win_0_val_8_5_fu_880;
reg   [7:0] src_kernel_win_0_val_8_6_fu_884;
reg   [7:0] src_kernel_win_0_val_8_7_fu_888;
reg   [7:0] src_kernel_win_0_val_8_8_fu_892;
reg   [7:0] src_kernel_win_0_val_8_9_fu_896;
reg   [7:0] src_kernel_win_0_val_9_2_fu_900;
reg   [7:0] src_kernel_win_0_val_9_1_fu_904;
reg   [7:0] right_border_buf_0_val_9_0_fu_908;
wire   [7:0] col_buf_0_val_9_0_fu_4196_p3;
reg   [7:0] right_border_buf_0_val_8_0_fu_912;
wire   [7:0] col_buf_0_val_8_0_fu_4164_p3;
reg   [7:0] right_border_buf_0_val_0_0_fu_916;
wire   [7:0] col_buf_0_val_0_0_fu_3908_p3;
reg   [7:0] right_border_buf_0_val_7_0_fu_920;
wire   [7:0] col_buf_0_val_7_0_fu_4132_p3;
reg   [7:0] right_border_buf_0_val_6_0_fu_924;
wire   [7:0] col_buf_0_val_6_0_fu_4100_p3;
reg   [7:0] right_border_buf_0_val_5_0_fu_928;
wire   [7:0] col_buf_0_val_5_0_fu_4068_p3;
reg   [7:0] right_border_buf_0_val_4_0_fu_932;
wire   [7:0] col_buf_0_val_4_0_fu_4036_p3;
reg   [7:0] right_border_buf_0_val_3_0_fu_936;
wire   [7:0] col_buf_0_val_3_0_fu_4004_p3;
reg   [7:0] right_border_buf_0_val_2_0_fu_940;
wire   [7:0] col_buf_0_val_2_0_fu_3972_p3;
reg   [7:0] right_border_buf_0_val_1_0_fu_944;
wire   [7:0] col_buf_0_val_1_0_fu_3940_p3;
wire   [0:0] tmp_207_5_i_fu_2718_p2;
wire   [0:0] y_2_5_i_fu_2724_p2;
wire   [11:0] tmp_42_cast27805_i_fu_3342_p1;
wire   [10:0] tmp_3061_i_fu_3414_p2;
wire   [0:0] tmp_3081_i_fu_3420_p2;
wire   [3:0] tmp_146_fu_3425_p1;
wire   [3:0] tmp_93_fu_3429_p3;
wire   [10:0] p_assign_12_1_i_fu_3441_p2;
wire   [0:0] tmp_308_1_i_fu_3447_p2;
wire   [3:0] tmp_169_fu_3452_p1;
wire   [3:0] tmp_96_fu_3456_p3;
wire   [11:0] p_assign_12_2_i_fu_3468_p2;
wire   [0:0] tmp_308_2_i_fu_3474_p2;
wire   [3:0] tmp_170_fu_3479_p1;
wire   [3:0] tmp_121_fu_3483_p3;
wire   [11:0] p_assign_12_3_i_fu_3495_p2;
wire   [0:0] tmp_308_3_i_fu_3501_p2;
wire   [3:0] tmp_171_fu_3506_p1;
wire   [3:0] tmp_122_fu_3510_p3;
wire   [11:0] p_assign_12_4_i_fu_3522_p2;
wire   [0:0] tmp_308_4_i_fu_3528_p2;
wire   [3:0] tmp_172_fu_3533_p1;
wire   [3:0] tmp_123_fu_3537_p3;
wire   [11:0] p_assign_12_5_i_fu_3549_p2;
wire   [0:0] tmp_308_5_i_fu_3555_p2;
wire   [3:0] tmp_173_fu_3560_p1;
wire   [3:0] tmp_124_fu_3564_p3;
wire   [11:0] p_assign_12_6_i_fu_3576_p2;
wire   [0:0] tmp_308_6_i_fu_3582_p2;
wire   [3:0] tmp_174_fu_3587_p1;
wire   [3:0] tmp_125_fu_3591_p3;
wire   [11:0] p_assign_12_7_i_fu_3603_p2;
wire   [0:0] tmp_308_7_i_fu_3609_p2;
wire   [3:0] tmp_175_fu_3614_p1;
wire   [3:0] tmp_126_fu_3618_p3;
wire   [11:0] p_assign_12_8_i_fu_3630_p2;
wire   [0:0] tmp_308_8_i_fu_3636_p2;
wire   [3:0] tmp_176_fu_3641_p1;
wire   [3:0] tmp_127_fu_3645_p3;
wire   [11:0] p_assign_12_9_i_fu_3657_p2;
wire   [0:0] tmp_177_fu_3663_p3;
wire   [0:0] tmp_308_9_i_fu_3677_p2;
wire   [0:0] rev_fu_3671_p2;
wire   [0:0] tmp_178_fu_3688_p3;
wire   [0:0] or_cond_i411_i_i_i2_9_i_fu_3682_p2;
wire   [3:0] tmp_179_fu_3696_p1;
wire   [3:0] tmp_128_fu_3700_p3;
wire   [3:0] tmp_129_fu_3707_p3;
wire   [11:0] tmp_51_cast27804_i_fu_3720_p1;
wire   [11:0] ImagLoc_x_fu_3741_p2;
wire   [0:0] tmp_181_fu_3751_p3;
wire   [0:0] tmp_61_i_fu_3765_p2;
wire   [0:0] rev2_fu_3759_p2;
wire   [0:0] tmp_58_i_fu_3735_p2;
wire   [10:0] p_assign_4_fu_3794_p3;
wire   [10:0] x_fu_3800_p3;
wire   [3:0] tmp_183_fu_3806_p1;
wire   [7:0] tmp_130_fu_3883_p12;
wire   [7:0] tmp_131_fu_3915_p12;
wire   [7:0] tmp_132_fu_3947_p12;
wire   [7:0] tmp_133_fu_3979_p12;
wire   [7:0] tmp_134_fu_4011_p12;
wire   [7:0] tmp_135_fu_4043_p12;
wire   [7:0] tmp_136_fu_4075_p12;
wire   [7:0] tmp_137_fu_4107_p12;
wire   [7:0] tmp_138_fu_4139_p12;
wire   [7:0] tmp_139_fu_4171_p12;
wire   [7:0] tmp_140_fu_4253_p12;
wire   [7:0] tmp_141_fu_4285_p12;
wire   [7:0] tmp_143_fu_4317_p12;
wire   [7:0] tmp_145_fu_4349_p12;
wire   [7:0] tmp_147_fu_4381_p12;
wire   [7:0] tmp_148_fu_4413_p12;
wire   [7:0] tmp_149_fu_4445_p12;
wire   [7:0] tmp_150_fu_4477_p12;
wire   [7:0] tmp_151_fu_4509_p12;
wire   [7:0] tmp_152_fu_4541_p12;
wire   [7:0] p_temp_1_0_i_fu_4576_p3;
wire   [0:0] tmp_355_0_1_i_fu_4583_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i_fu_4589_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_1_fu_4655_p3;
wire   [7:0] p_059_i_i_i328_3_0_2_i_fu_4660_p3;
wire   [0:0] tmp_355_0_3_i_fu_4666_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_2_fu_4671_p3;
wire   [0:0] tmp_355_0_4_i_fu_4685_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_3_fu_4689_p3;
wire   [0:0] tmp_355_0_5_i_fu_4701_p2;
wire   [7:0] p_059_i_i_i328_3_0_5_i_fu_4713_p3;
wire   [0:0] tmp_355_0_6_i_fu_4718_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_5_fu_4723_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_6_fu_4742_p3;
wire   [7:0] p_059_i_i_i328_3_0_7_i_fu_4747_p3;
wire   [0:0] tmp_355_0_8_i_fu_4753_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_7_fu_4758_p3;
wire   [0:0] tmp_355_0_9_i_fu_4772_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_8_fu_4776_p3;
wire   [0:0] tmp_355_1_i_fu_4815_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_9_fu_4820_p3;
wire   [0:0] tmp_355_1_1_i_fu_4833_p2;
wire   [7:0] p_059_i_i_i328_3_1_1_i_fu_4915_p3;
wire   [0:0] tmp_355_1_2_i_fu_4920_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_10_fu_4925_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_11_fu_4944_p3;
wire   [7:0] p_059_i_i_i328_3_1_3_i_fu_4949_p3;
wire   [0:0] tmp_355_1_4_i_fu_4955_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_12_fu_4960_p3;
wire   [0:0] tmp_355_1_5_i_fu_4974_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_13_fu_4978_p3;
wire   [0:0] tmp_355_1_6_i_fu_4990_p2;
wire   [7:0] p_059_i_i_i328_3_1_6_i_fu_5002_p3;
wire   [0:0] tmp_355_1_7_i_fu_5007_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_15_fu_5012_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_16_fu_5031_p3;
wire   [7:0] p_059_i_i_i328_3_1_8_i_fu_5036_p3;
wire   [0:0] tmp_355_1_9_i_fu_5042_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_17_fu_5047_p3;
wire   [0:0] tmp_355_2_i_fu_5088_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_18_fu_5093_p3;
wire   [0:0] tmp_355_2_1_i_fu_5106_p2;
wire   [7:0] p_059_i_i_i328_3_2_1_i_fu_5188_p3;
wire   [0:0] tmp_355_2_2_i_fu_5193_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_20_fu_5198_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_21_fu_5217_p3;
wire   [7:0] p_059_i_i_i328_3_2_3_i_fu_5222_p3;
wire   [0:0] tmp_355_2_4_i_fu_5228_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_22_fu_5233_p3;
wire   [0:0] tmp_355_2_5_i_fu_5247_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_23_fu_5251_p3;
wire   [0:0] tmp_355_2_6_i_fu_5263_p2;
wire   [7:0] p_059_i_i_i328_3_2_6_i_fu_5275_p3;
wire   [0:0] tmp_355_2_7_i_fu_5280_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_25_fu_5285_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_26_fu_5304_p3;
wire   [7:0] p_059_i_i_i328_3_2_8_i_fu_5309_p3;
wire   [0:0] tmp_355_2_9_i_fu_5315_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_27_fu_5320_p3;
wire   [0:0] tmp_355_3_i_fu_5361_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_28_fu_5366_p3;
wire   [0:0] tmp_355_3_1_i_fu_5379_p2;
wire   [7:0] p_059_i_i_i328_3_3_1_i_fu_5461_p3;
wire   [0:0] tmp_355_3_2_i_fu_5466_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_30_fu_5471_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_31_fu_5490_p3;
wire   [7:0] p_059_i_i_i328_3_3_3_i_fu_5495_p3;
wire   [0:0] tmp_355_3_4_i_fu_5501_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_32_fu_5506_p3;
wire   [0:0] tmp_355_3_5_i_fu_5520_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_33_fu_5524_p3;
wire   [0:0] tmp_355_3_6_i_fu_5536_p2;
wire   [7:0] p_059_i_i_i328_3_3_6_i_fu_5548_p3;
wire   [0:0] tmp_355_3_7_i_fu_5553_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_35_fu_5558_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_36_fu_5577_p3;
wire   [7:0] p_059_i_i_i328_3_3_8_i_fu_5582_p3;
wire   [0:0] tmp_355_3_9_i_fu_5588_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_37_fu_5593_p3;
wire   [0:0] tmp_355_4_i_fu_5634_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_38_fu_5639_p3;
wire   [0:0] tmp_355_4_1_i_fu_5652_p2;
wire   [7:0] p_059_i_i_i328_3_4_1_i_fu_5734_p3;
wire   [0:0] tmp_355_4_2_i_fu_5739_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_40_fu_5744_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_41_fu_5763_p3;
wire   [7:0] p_059_i_i_i328_3_4_3_i_fu_5768_p3;
wire   [0:0] tmp_355_4_4_i_fu_5774_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_42_fu_5779_p3;
wire   [0:0] tmp_355_4_5_i_fu_5793_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_43_fu_5797_p3;
wire   [0:0] tmp_355_4_6_i_fu_5809_p2;
wire   [7:0] p_059_i_i_i328_3_4_6_i_fu_5821_p3;
wire   [0:0] tmp_355_4_7_i_fu_5826_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_45_fu_5831_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_46_fu_5850_p3;
wire   [7:0] p_059_i_i_i328_3_4_8_i_fu_5855_p3;
wire   [0:0] tmp_355_4_9_i_fu_5861_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_47_fu_5866_p3;
wire   [0:0] tmp_355_5_i_fu_5907_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_48_fu_5912_p3;
wire   [0:0] tmp_355_5_1_i_fu_5925_p2;
wire   [7:0] p_059_i_i_i328_3_5_1_i_fu_6007_p3;
wire   [0:0] tmp_355_5_2_i_fu_6012_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_50_fu_6017_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_51_fu_6036_p3;
wire   [7:0] p_059_i_i_i328_3_5_3_i_fu_6041_p3;
wire   [0:0] tmp_355_5_4_i_fu_6047_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_52_fu_6052_p3;
wire   [0:0] tmp_355_5_5_i_fu_6066_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_53_fu_6070_p3;
wire   [0:0] tmp_355_5_6_i_fu_6082_p2;
wire   [7:0] p_059_i_i_i328_3_5_6_i_fu_6094_p3;
wire   [0:0] tmp_355_5_7_i_fu_6099_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_55_fu_6104_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_56_fu_6123_p3;
wire   [7:0] p_059_i_i_i328_3_5_8_i_fu_6128_p3;
wire   [0:0] tmp_355_5_9_i_fu_6134_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_57_fu_6139_p3;
wire   [0:0] tmp_355_6_i_fu_6180_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_58_fu_6185_p3;
wire   [0:0] tmp_355_6_1_i_fu_6198_p2;
wire   [7:0] p_059_i_i_i328_3_6_1_i_fu_6280_p3;
wire   [0:0] tmp_355_6_2_i_fu_6285_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_60_fu_6290_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_61_fu_6309_p3;
wire   [7:0] p_059_i_i_i328_3_6_3_i_fu_6314_p3;
wire   [0:0] tmp_355_6_4_i_fu_6320_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_62_fu_6325_p3;
wire   [0:0] tmp_355_6_5_i_fu_6339_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_63_fu_6343_p3;
wire   [0:0] tmp_355_6_6_i_fu_6355_p2;
wire   [7:0] p_059_i_i_i328_3_6_6_i_fu_6367_p3;
wire   [0:0] tmp_355_6_7_i_fu_6372_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_65_fu_6377_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_66_fu_6396_p3;
wire   [7:0] p_059_i_i_i328_3_6_8_i_fu_6401_p3;
wire   [0:0] tmp_355_6_9_i_fu_6407_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_67_fu_6412_p3;
wire   [0:0] tmp_355_7_i_fu_6453_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_68_fu_6458_p3;
wire   [0:0] tmp_355_7_1_i_fu_6471_p2;
wire   [7:0] p_059_i_i_i328_3_7_1_i_fu_6553_p3;
wire   [0:0] tmp_355_7_2_i_fu_6558_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_70_fu_6563_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_71_fu_6582_p3;
wire   [7:0] p_059_i_i_i328_3_7_3_i_fu_6587_p3;
wire   [0:0] tmp_355_7_4_i_fu_6593_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_72_fu_6598_p3;
wire   [0:0] tmp_355_7_5_i_fu_6612_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_73_fu_6616_p3;
wire   [0:0] tmp_355_7_6_i_fu_6628_p2;
wire   [7:0] p_059_i_i_i328_3_7_6_i_fu_6640_p3;
wire   [0:0] tmp_355_7_7_i_fu_6645_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_75_fu_6650_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_76_fu_6669_p3;
wire   [7:0] p_059_i_i_i328_3_7_8_i_fu_6674_p3;
wire   [0:0] tmp_355_7_9_i_fu_6680_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_77_fu_6685_p3;
wire   [0:0] tmp_355_8_i_fu_6726_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_78_fu_6731_p3;
wire   [0:0] tmp_355_8_1_i_fu_6744_p2;
wire   [7:0] p_059_i_i_i328_3_8_1_i_fu_6826_p3;
wire   [0:0] tmp_355_8_2_i_fu_6831_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_80_fu_6836_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_81_fu_6855_p3;
wire   [7:0] p_059_i_i_i328_3_8_3_i_fu_6860_p3;
wire   [0:0] tmp_355_8_4_i_fu_6866_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_82_fu_6871_p3;
wire   [0:0] tmp_355_8_5_i_fu_6885_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_83_fu_6889_p3;
wire   [0:0] tmp_355_8_6_i_fu_6901_p2;
wire   [7:0] p_059_i_i_i328_3_8_6_i_fu_6913_p3;
wire   [0:0] tmp_355_8_7_i_fu_6918_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_85_fu_6923_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_86_fu_6942_p3;
wire   [7:0] p_059_i_i_i328_3_8_8_i_fu_6947_p3;
wire   [0:0] tmp_355_8_9_i_fu_6953_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_87_fu_6958_p3;
wire   [0:0] tmp_355_9_i_fu_6999_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_88_fu_7004_p3;
wire   [0:0] tmp_355_9_1_i_fu_7017_p2;
wire   [7:0] p_059_i_i_i328_3_9_1_i_fu_7099_p3;
wire   [0:0] tmp_355_9_2_i_fu_7104_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_90_fu_7109_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_91_fu_7128_p3;
wire   [7:0] p_059_i_i_i328_3_9_3_i_fu_7133_p3;
wire   [0:0] tmp_355_9_4_i_fu_7139_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_92_fu_7144_p3;
wire   [0:0] tmp_355_9_5_i_fu_7158_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_93_fu_7162_p3;
wire   [0:0] tmp_355_9_6_i_fu_7174_p2;
wire   [7:0] p_059_i_i_i328_3_9_6_i_fu_7186_p3;
wire   [0:0] tmp_355_9_7_i_fu_7191_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_95_fu_7196_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_96_fu_7215_p3;
wire   [7:0] p_059_i_i_i328_3_9_8_i_fu_7220_p3;
wire   [0:0] tmp_355_9_9_i_fu_7226_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_97_fu_7231_p3;
reg   [3:0] ap_NS_fsm;
reg    ap_sig_bdd_6930;
reg    ap_sig_bdd_6932;
reg    ap_sig_bdd_6929;
reg    ap_sig_bdd_6935;
reg    ap_sig_bdd_6937;
reg    ap_sig_bdd_6939;
reg    ap_sig_bdd_6941;


morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_10_3_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_10_3_i_address0 ),
    .ce0( k_buf_0_val_10_3_i_ce0 ),
    .q0( k_buf_0_val_10_3_i_q0 ),
    .address1( k_buf_0_val_10_3_i_address1 ),
    .ce1( k_buf_0_val_10_3_i_ce1 ),
    .we1( k_buf_0_val_10_3_i_we1 ),
    .d1( k_buf_0_val_10_3_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_11_3_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_11_3_i_address0 ),
    .ce0( k_buf_0_val_11_3_i_ce0 ),
    .q0( k_buf_0_val_11_3_i_q0 ),
    .address1( k_buf_0_val_11_3_i_address1 ),
    .ce1( k_buf_0_val_11_3_i_ce1 ),
    .we1( k_buf_0_val_11_3_i_we1 ),
    .d1( k_buf_0_val_11_3_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_12_3_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_12_3_i_address0 ),
    .ce0( k_buf_0_val_12_3_i_ce0 ),
    .q0( k_buf_0_val_12_3_i_q0 ),
    .address1( k_buf_0_val_12_3_i_address1 ),
    .ce1( k_buf_0_val_12_3_i_ce1 ),
    .we1( k_buf_0_val_12_3_i_we1 ),
    .d1( k_buf_0_val_12_3_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_13_3_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_13_3_i_address0 ),
    .ce0( k_buf_0_val_13_3_i_ce0 ),
    .q0( k_buf_0_val_13_3_i_q0 ),
    .address1( k_buf_0_val_13_3_i_address1 ),
    .ce1( k_buf_0_val_13_3_i_ce1 ),
    .we1( k_buf_0_val_13_3_i_we1 ),
    .d1( k_buf_0_val_13_3_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_14_3_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_14_3_i_address0 ),
    .ce0( k_buf_0_val_14_3_i_ce0 ),
    .q0( k_buf_0_val_14_3_i_q0 ),
    .address1( k_buf_0_val_14_3_i_address1 ),
    .ce1( k_buf_0_val_14_3_i_ce1 ),
    .we1( k_buf_0_val_14_3_i_we1 ),
    .d1( k_buf_0_val_14_3_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_15_3_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_15_3_i_address0 ),
    .ce0( k_buf_0_val_15_3_i_ce0 ),
    .q0( k_buf_0_val_15_3_i_q0 ),
    .address1( k_buf_0_val_15_3_i_address1 ),
    .ce1( k_buf_0_val_15_3_i_ce1 ),
    .we1( k_buf_0_val_15_3_i_we1 ),
    .d1( k_buf_0_val_15_3_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_16_3_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_16_3_i_address0 ),
    .ce0( k_buf_0_val_16_3_i_ce0 ),
    .q0( k_buf_0_val_16_3_i_q0 ),
    .address1( k_buf_0_val_16_3_i_address1 ),
    .ce1( k_buf_0_val_16_3_i_ce1 ),
    .we1( k_buf_0_val_16_3_i_we1 ),
    .d1( k_buf_0_val_16_3_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_17_3_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_17_3_i_address0 ),
    .ce0( k_buf_0_val_17_3_i_ce0 ),
    .q0( k_buf_0_val_17_3_i_q0 ),
    .address1( k_buf_0_val_17_3_i_address1 ),
    .ce1( k_buf_0_val_17_3_i_ce1 ),
    .we1( k_buf_0_val_17_3_i_we1 ),
    .d1( k_buf_0_val_17_3_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_18_3_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_18_3_i_address0 ),
    .ce0( k_buf_0_val_18_3_i_ce0 ),
    .q0( k_buf_0_val_18_3_i_q0 ),
    .address1( k_buf_0_val_18_3_i_address1 ),
    .ce1( k_buf_0_val_18_3_i_ce1 ),
    .we1( k_buf_0_val_18_3_i_we1 ),
    .d1( k_buf_0_val_18_3_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_19_3_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_19_3_i_address0 ),
    .ce0( k_buf_0_val_19_3_i_ce0 ),
    .q0( k_buf_0_val_19_3_i_q0 ),
    .address1( k_buf_0_val_19_3_i_address1 ),
    .ce1( k_buf_0_val_19_3_i_ce1 ),
    .we1( k_buf_0_val_19_3_i_we1 ),
    .d1( k_buf_0_val_19_3_i_d1 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U350(
    .din1( right_border_buf_0_val_0_0_fu_916 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8652 ),
    .dout( tmp_130_fu_3883_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U351(
    .din1( right_border_buf_0_val_1_0_fu_944 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8652 ),
    .dout( tmp_131_fu_3915_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U352(
    .din1( right_border_buf_0_val_2_0_fu_940 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8652 ),
    .dout( tmp_132_fu_3947_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U353(
    .din1( right_border_buf_0_val_3_0_fu_936 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8652 ),
    .dout( tmp_133_fu_3979_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U354(
    .din1( right_border_buf_0_val_4_0_fu_932 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8652 ),
    .dout( tmp_134_fu_4011_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U355(
    .din1( right_border_buf_0_val_5_0_fu_928 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8652 ),
    .dout( tmp_135_fu_4043_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U356(
    .din1( right_border_buf_0_val_6_0_fu_924 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8652 ),
    .dout( tmp_136_fu_4075_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U357(
    .din1( right_border_buf_0_val_7_0_fu_920 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8652 ),
    .dout( tmp_137_fu_4107_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U358(
    .din1( right_border_buf_0_val_8_0_fu_912 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8652 ),
    .dout( tmp_138_fu_4139_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U359(
    .din1( right_border_buf_0_val_9_0_fu_908 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8652 ),
    .dout( tmp_139_fu_4171_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U360(
    .din1( col_buf_0_val_0_0_fu_3908_p3 ),
    .din2( col_buf_0_val_1_0_fu_3940_p3 ),
    .din3( col_buf_0_val_2_0_fu_3972_p3 ),
    .din4( col_buf_0_val_3_0_fu_4004_p3 ),
    .din5( col_buf_0_val_4_0_fu_4036_p3 ),
    .din6( col_buf_0_val_5_0_fu_4068_p3 ),
    .din7( col_buf_0_val_6_0_fu_4100_p3 ),
    .din8( col_buf_0_val_7_0_fu_4132_p3 ),
    .din9( col_buf_0_val_8_0_fu_4164_p3 ),
    .din10( col_buf_0_val_9_0_fu_4196_p3 ),
    .din11( row_assign_15_i_reg_8560 ),
    .dout( tmp_140_fu_4253_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U361(
    .din1( col_buf_0_val_0_0_fu_3908_p3 ),
    .din2( col_buf_0_val_1_0_fu_3940_p3 ),
    .din3( col_buf_0_val_2_0_fu_3972_p3 ),
    .din4( col_buf_0_val_3_0_fu_4004_p3 ),
    .din5( col_buf_0_val_4_0_fu_4036_p3 ),
    .din6( col_buf_0_val_5_0_fu_4068_p3 ),
    .din7( col_buf_0_val_6_0_fu_4100_p3 ),
    .din8( col_buf_0_val_7_0_fu_4132_p3 ),
    .din9( col_buf_0_val_8_0_fu_4164_p3 ),
    .din10( col_buf_0_val_9_0_fu_4196_p3 ),
    .din11( row_assign_15_1_t_i_reg_8565 ),
    .dout( tmp_141_fu_4285_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U362(
    .din1( col_buf_0_val_0_0_fu_3908_p3 ),
    .din2( col_buf_0_val_1_0_fu_3940_p3 ),
    .din3( col_buf_0_val_2_0_fu_3972_p3 ),
    .din4( col_buf_0_val_3_0_fu_4004_p3 ),
    .din5( col_buf_0_val_4_0_fu_4036_p3 ),
    .din6( col_buf_0_val_5_0_fu_4068_p3 ),
    .din7( col_buf_0_val_6_0_fu_4100_p3 ),
    .din8( col_buf_0_val_7_0_fu_4132_p3 ),
    .din9( col_buf_0_val_8_0_fu_4164_p3 ),
    .din10( col_buf_0_val_9_0_fu_4196_p3 ),
    .din11( row_assign_15_2_t_i_reg_8570 ),
    .dout( tmp_143_fu_4317_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U363(
    .din1( col_buf_0_val_0_0_fu_3908_p3 ),
    .din2( col_buf_0_val_1_0_fu_3940_p3 ),
    .din3( col_buf_0_val_2_0_fu_3972_p3 ),
    .din4( col_buf_0_val_3_0_fu_4004_p3 ),
    .din5( col_buf_0_val_4_0_fu_4036_p3 ),
    .din6( col_buf_0_val_5_0_fu_4068_p3 ),
    .din7( col_buf_0_val_6_0_fu_4100_p3 ),
    .din8( col_buf_0_val_7_0_fu_4132_p3 ),
    .din9( col_buf_0_val_8_0_fu_4164_p3 ),
    .din10( col_buf_0_val_9_0_fu_4196_p3 ),
    .din11( row_assign_15_3_t_i_reg_8575 ),
    .dout( tmp_145_fu_4349_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U364(
    .din1( col_buf_0_val_0_0_fu_3908_p3 ),
    .din2( col_buf_0_val_1_0_fu_3940_p3 ),
    .din3( col_buf_0_val_2_0_fu_3972_p3 ),
    .din4( col_buf_0_val_3_0_fu_4004_p3 ),
    .din5( col_buf_0_val_4_0_fu_4036_p3 ),
    .din6( col_buf_0_val_5_0_fu_4068_p3 ),
    .din7( col_buf_0_val_6_0_fu_4100_p3 ),
    .din8( col_buf_0_val_7_0_fu_4132_p3 ),
    .din9( col_buf_0_val_8_0_fu_4164_p3 ),
    .din10( col_buf_0_val_9_0_fu_4196_p3 ),
    .din11( row_assign_15_4_t_i_reg_8580 ),
    .dout( tmp_147_fu_4381_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U365(
    .din1( col_buf_0_val_0_0_fu_3908_p3 ),
    .din2( col_buf_0_val_1_0_fu_3940_p3 ),
    .din3( col_buf_0_val_2_0_fu_3972_p3 ),
    .din4( col_buf_0_val_3_0_fu_4004_p3 ),
    .din5( col_buf_0_val_4_0_fu_4036_p3 ),
    .din6( col_buf_0_val_5_0_fu_4068_p3 ),
    .din7( col_buf_0_val_6_0_fu_4100_p3 ),
    .din8( col_buf_0_val_7_0_fu_4132_p3 ),
    .din9( col_buf_0_val_8_0_fu_4164_p3 ),
    .din10( col_buf_0_val_9_0_fu_4196_p3 ),
    .din11( row_assign_15_5_t_i_reg_8585 ),
    .dout( tmp_148_fu_4413_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U366(
    .din1( col_buf_0_val_0_0_fu_3908_p3 ),
    .din2( col_buf_0_val_1_0_fu_3940_p3 ),
    .din3( col_buf_0_val_2_0_fu_3972_p3 ),
    .din4( col_buf_0_val_3_0_fu_4004_p3 ),
    .din5( col_buf_0_val_4_0_fu_4036_p3 ),
    .din6( col_buf_0_val_5_0_fu_4068_p3 ),
    .din7( col_buf_0_val_6_0_fu_4100_p3 ),
    .din8( col_buf_0_val_7_0_fu_4132_p3 ),
    .din9( col_buf_0_val_8_0_fu_4164_p3 ),
    .din10( col_buf_0_val_9_0_fu_4196_p3 ),
    .din11( row_assign_15_6_t_i_reg_8590 ),
    .dout( tmp_149_fu_4445_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U367(
    .din1( col_buf_0_val_0_0_fu_3908_p3 ),
    .din2( col_buf_0_val_1_0_fu_3940_p3 ),
    .din3( col_buf_0_val_2_0_fu_3972_p3 ),
    .din4( col_buf_0_val_3_0_fu_4004_p3 ),
    .din5( col_buf_0_val_4_0_fu_4036_p3 ),
    .din6( col_buf_0_val_5_0_fu_4068_p3 ),
    .din7( col_buf_0_val_6_0_fu_4100_p3 ),
    .din8( col_buf_0_val_7_0_fu_4132_p3 ),
    .din9( col_buf_0_val_8_0_fu_4164_p3 ),
    .din10( col_buf_0_val_9_0_fu_4196_p3 ),
    .din11( row_assign_15_7_t_i_reg_8595 ),
    .dout( tmp_150_fu_4477_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U368(
    .din1( col_buf_0_val_0_0_fu_3908_p3 ),
    .din2( col_buf_0_val_1_0_fu_3940_p3 ),
    .din3( col_buf_0_val_2_0_fu_3972_p3 ),
    .din4( col_buf_0_val_3_0_fu_4004_p3 ),
    .din5( col_buf_0_val_4_0_fu_4036_p3 ),
    .din6( col_buf_0_val_5_0_fu_4068_p3 ),
    .din7( col_buf_0_val_6_0_fu_4100_p3 ),
    .din8( col_buf_0_val_7_0_fu_4132_p3 ),
    .din9( col_buf_0_val_8_0_fu_4164_p3 ),
    .din10( col_buf_0_val_9_0_fu_4196_p3 ),
    .din11( row_assign_15_8_t_i_reg_8600 ),
    .dout( tmp_151_fu_4509_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U369(
    .din1( col_buf_0_val_0_0_fu_3908_p3 ),
    .din2( col_buf_0_val_1_0_fu_3940_p3 ),
    .din3( col_buf_0_val_2_0_fu_3972_p3 ),
    .din4( col_buf_0_val_3_0_fu_4004_p3 ),
    .din5( col_buf_0_val_4_0_fu_4036_p3 ),
    .din6( col_buf_0_val_5_0_fu_4068_p3 ),
    .din7( col_buf_0_val_6_0_fu_4100_p3 ),
    .din8( col_buf_0_val_7_0_fu_4132_p3 ),
    .din9( col_buf_0_val_8_0_fu_4164_p3 ),
    .din10( col_buf_0_val_9_0_fu_4196_p3 ),
    .din11( row_assign_15_9_t_i_reg_8605 ),
    .dout( tmp_152_fu_4541_p12 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_3346_p2 == ap_const_lv1_0))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == exitcond_fu_3724_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3346_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3346_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it34
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it35
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it36
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it37
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it38
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it39
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it40
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it41
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it41 <= ap_reg_ppiten_pp0_it40;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it42
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it42 <= ap_reg_ppiten_pp0_it41;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it43
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it43 <= ap_reg_ppiten_pp0_it42;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it44
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it44 <= ap_reg_ppiten_pp0_it43;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it45
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it45 <= ap_reg_ppiten_pp0_it44;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it46
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it46 <= ap_reg_ppiten_pp0_it45;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it47
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it47 <= ap_reg_ppiten_pp0_it46;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it48
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it48 <= ap_reg_ppiten_pp0_it47;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it49
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it49 <= ap_reg_ppiten_pp0_it48;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it50
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it50 <= ap_reg_ppiten_pp0_it49;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it51
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it51 <= ap_reg_ppiten_pp0_it50;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it52
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it52 <= ap_reg_ppiten_pp0_it51;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it53
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it53 <= ap_reg_ppiten_pp0_it52;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it54
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it54 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it54 <= ap_reg_ppiten_pp0_it53;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it55
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it55 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it55 <= ap_reg_ppiten_pp0_it54;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it56
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it56 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it56 <= ap_reg_ppiten_pp0_it55;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it57
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it57 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it57 <= ap_reg_ppiten_pp0_it56;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it58
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it58 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it58 <= ap_reg_ppiten_pp0_it57;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it59
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it59 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it59 <= ap_reg_ppiten_pp0_it58;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it60
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it60 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it60 <= ap_reg_ppiten_pp0_it59;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it61
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it61 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it61 <= ap_reg_ppiten_pp0_it60;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it62
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it62 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it62 <= ap_reg_ppiten_pp0_it61;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3346_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it62 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st66_fsm_3)) begin
        p_014_0_i_i_i2_i_reg_2684 <= i_V_reg_8503;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_014_0_i_i_i2_i_reg_2684 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == exitcond_fu_3724_p2))) begin
        p_027_0_i_i_i2_i_reg_2695 <= j_V_fu_3729_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3346_p2 == ap_const_lv1_0))) begin
        p_027_0_i_i_i2_i_reg_2695 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        ap_reg_ppstg_brmerge4_i_reg_8634_pp0_it1 <= brmerge4_i_reg_8634;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it1 <= exitcond_reg_8610;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it1 <= or_cond_i_i_i2_i_reg_8648;
        ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1 <= or_cond_i_i_i_i2_i_reg_8624;
        exitcond_reg_8610 <= exitcond_fu_3724_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
        ap_reg_ppstg_exitcond_reg_8610_pp0_it10 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it9;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it11 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it10;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it12 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it11;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it13 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it12;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it14 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it13;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it15 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it14;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it16 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it15;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it17 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it16;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it18 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it17;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it19 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it18;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it2 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it1;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it20 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it19;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it21 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it20;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it22 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it21;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it23 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it22;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it24 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it23;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it25 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it24;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it26 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it25;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it27 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it26;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it28 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it27;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it29 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it28;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it3 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it2;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it30 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it29;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it31 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it30;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it32 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it31;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it33 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it32;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it34 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it33;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it35 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it34;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it36 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it35;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it37 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it36;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it38 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it37;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it39 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it38;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it4 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it3;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it40 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it39;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it41 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it40;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it42 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it41;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it43 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it42;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it44 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it43;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it45 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it44;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it46 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it45;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it47 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it46;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it48 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it47;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it49 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it48;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it5 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it4;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it50 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it49;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it51 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it50;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it52 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it51;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it53 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it52;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it54 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it53;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it55 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it54;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it6 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it5;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it7 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it6;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it8 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it7;
        ap_reg_ppstg_exitcond_reg_8610_pp0_it9 <= ap_reg_ppstg_exitcond_reg_8610_pp0_it8;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it10 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it9;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it11 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it10;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it12 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it11;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it13 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it12;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it14 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it13;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it15 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it14;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it16 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it15;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it17 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it16;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it18 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it17;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it19 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it18;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it2 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it1;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it20 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it19;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it21 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it20;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it22 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it21;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it23 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it22;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it24 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it23;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it25 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it24;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it26 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it25;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it27 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it26;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it28 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it27;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it29 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it28;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it3 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it2;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it30 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it29;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it31 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it30;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it32 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it31;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it33 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it32;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it34 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it33;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it35 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it34;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it36 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it35;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it37 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it36;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it38 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it37;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it39 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it38;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it4 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it3;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it40 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it39;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it41 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it40;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it42 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it41;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it43 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it42;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it44 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it43;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it45 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it44;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it46 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it45;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it47 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it46;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it48 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it47;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it49 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it48;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it5 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it4;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it50 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it49;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it51 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it50;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it52 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it51;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it53 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it52;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it54 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it53;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it55 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it54;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it56 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it55;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it57 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it56;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it58 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it57;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it59 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it58;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it6 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it5;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it60 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it59;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it61 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it60;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it7 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it6;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it8 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it7;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it9 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it3 <= src_kernel_win_0_val_0_0_reg_8767;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it49 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it48;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it50 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it49;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it51 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it50;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it55 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it54;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it56 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it55;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it57 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it56;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it59 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it58;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it60 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it59;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9673_pp0_it57 <= src_kernel_win_0_val_0_1_lo_2_reg_9673;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9673_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9673_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9673_pp0_it59 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9673_pp0_it58;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9673_pp0_it60 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9673_pp0_it59;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_3_reg_9679_pp0_it57 <= src_kernel_win_0_val_0_2_lo_3_reg_9679;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_3_reg_9679_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_3_reg_9679_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_3_reg_9679_pp0_it59 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_3_reg_9679_pp0_it58;
        ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_4_reg_9685_pp0_it57 <= src_kernel_win_0_val_0_3_lo_4_reg_9685;
        ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_4_reg_9685_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_4_reg_9685_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_4_reg_9691_pp0_it57 <= src_kernel_win_0_val_0_4_lo_4_reg_9691;
        ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_4_reg_9691_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_4_reg_9691_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_4_reg_9697_pp0_it57 <= src_kernel_win_0_val_0_5_lo_4_reg_9697;
        ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_4_reg_9703_pp0_it57 <= src_kernel_win_0_val_0_6_lo_4_reg_9703;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it3 <= src_kernel_win_0_val_1_0_reg_8774;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it49 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it48;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it50 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it49;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it51 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it50;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9575_pp0_it51 <= src_kernel_win_0_val_1_1_lo_4_reg_9575;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9575_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9575_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9575_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9575_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9575_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9575_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_4_reg_9581_pp0_it51 <= src_kernel_win_0_val_1_2_lo_4_reg_9581;
        ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_4_reg_9581_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_4_reg_9581_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_4_reg_9581_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_4_reg_9581_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_4_reg_9587_pp0_it51 <= src_kernel_win_0_val_1_3_lo_4_reg_9587;
        ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_4_reg_9587_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_4_reg_9587_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_4_reg_9593_pp0_it51 <= src_kernel_win_0_val_1_4_lo_4_reg_9593;
        ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_4_reg_9593_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_4_reg_9593_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_4_reg_9599_pp0_it51 <= src_kernel_win_0_val_1_5_lo_4_reg_9599;
        ap_reg_ppstg_src_kernel_win_0_val_1_6_lo_4_reg_9605_pp0_it51 <= src_kernel_win_0_val_1_6_lo_4_reg_9605;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it3 <= src_kernel_win_0_val_2_0_reg_8781;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9477_pp0_it45 <= src_kernel_win_0_val_2_1_lo_4_reg_9477;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9477_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9477_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9477_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9477_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9477_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9477_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_4_reg_9483_pp0_it45 <= src_kernel_win_0_val_2_2_lo_4_reg_9483;
        ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_4_reg_9483_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_4_reg_9483_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_4_reg_9483_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_4_reg_9483_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_4_reg_9489_pp0_it45 <= src_kernel_win_0_val_2_3_lo_4_reg_9489;
        ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_4_reg_9489_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_4_reg_9489_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_4_reg_9495_pp0_it45 <= src_kernel_win_0_val_2_4_lo_4_reg_9495;
        ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_4_reg_9495_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_4_reg_9495_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_4_reg_9501_pp0_it45 <= src_kernel_win_0_val_2_5_lo_4_reg_9501;
        ap_reg_ppstg_src_kernel_win_0_val_2_6_lo_4_reg_9507_pp0_it45 <= src_kernel_win_0_val_2_6_lo_4_reg_9507;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it3 <= src_kernel_win_0_val_3_0_reg_8788;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9379_pp0_it39 <= src_kernel_win_0_val_3_1_lo_4_reg_9379;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9379_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9379_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9379_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9379_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9379_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9379_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_4_reg_9385_pp0_it39 <= src_kernel_win_0_val_3_2_lo_4_reg_9385;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_4_reg_9385_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_4_reg_9385_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_4_reg_9385_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_4_reg_9385_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_4_reg_9391_pp0_it39 <= src_kernel_win_0_val_3_3_lo_4_reg_9391;
        ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_4_reg_9391_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_4_reg_9391_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_4_reg_9397_pp0_it39 <= src_kernel_win_0_val_3_4_lo_4_reg_9397;
        ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_4_reg_9397_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_4_reg_9397_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_4_reg_9403_pp0_it39 <= src_kernel_win_0_val_3_5_lo_4_reg_9403;
        ap_reg_ppstg_src_kernel_win_0_val_3_6_lo_4_reg_9409_pp0_it39 <= src_kernel_win_0_val_3_6_lo_4_reg_9409;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it3 <= src_kernel_win_0_val_4_0_reg_8795;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9281_pp0_it33 <= src_kernel_win_0_val_4_1_lo_4_reg_9281;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9281_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9281_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9281_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9281_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9281_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9281_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_4_reg_9287_pp0_it33 <= src_kernel_win_0_val_4_2_lo_4_reg_9287;
        ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_4_reg_9287_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_4_reg_9287_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_4_reg_9287_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_4_reg_9287_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_4_reg_9293_pp0_it33 <= src_kernel_win_0_val_4_3_lo_4_reg_9293;
        ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_4_reg_9293_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_4_reg_9293_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_4_reg_9299_pp0_it33 <= src_kernel_win_0_val_4_4_lo_4_reg_9299;
        ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_4_reg_9299_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_4_reg_9299_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_4_reg_9305_pp0_it33 <= src_kernel_win_0_val_4_5_lo_4_reg_9305;
        ap_reg_ppstg_src_kernel_win_0_val_4_6_lo_4_reg_9311_pp0_it33 <= src_kernel_win_0_val_4_6_lo_4_reg_9311;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it3 <= src_kernel_win_0_val_5_0_reg_8802;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9183_pp0_it27 <= src_kernel_win_0_val_5_1_lo_4_reg_9183;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9183_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9183_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9183_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9183_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9183_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9183_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_4_reg_9189_pp0_it27 <= src_kernel_win_0_val_5_2_lo_4_reg_9189;
        ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_4_reg_9189_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_4_reg_9189_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_4_reg_9189_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_4_reg_9189_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_4_reg_9195_pp0_it27 <= src_kernel_win_0_val_5_3_lo_4_reg_9195;
        ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_4_reg_9195_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_4_reg_9195_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_4_reg_9201_pp0_it27 <= src_kernel_win_0_val_5_4_lo_4_reg_9201;
        ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_4_reg_9201_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_4_reg_9201_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_4_reg_9207_pp0_it27 <= src_kernel_win_0_val_5_5_lo_4_reg_9207;
        ap_reg_ppstg_src_kernel_win_0_val_5_6_lo_4_reg_9213_pp0_it27 <= src_kernel_win_0_val_5_6_lo_4_reg_9213;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it3 <= src_kernel_win_0_val_6_0_reg_8809;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9085_pp0_it21 <= src_kernel_win_0_val_6_1_lo_4_reg_9085;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9085_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9085_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9085_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9085_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9085_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9085_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_4_reg_9091_pp0_it21 <= src_kernel_win_0_val_6_2_lo_4_reg_9091;
        ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_4_reg_9091_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_4_reg_9091_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_4_reg_9091_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_4_reg_9091_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_4_reg_9097_pp0_it21 <= src_kernel_win_0_val_6_3_lo_4_reg_9097;
        ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_4_reg_9097_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_4_reg_9097_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_4_reg_9103_pp0_it21 <= src_kernel_win_0_val_6_4_lo_4_reg_9103;
        ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_4_reg_9103_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_4_reg_9103_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_4_reg_9109_pp0_it21 <= src_kernel_win_0_val_6_5_lo_4_reg_9109;
        ap_reg_ppstg_src_kernel_win_0_val_6_6_lo_4_reg_9115_pp0_it21 <= src_kernel_win_0_val_6_6_lo_4_reg_9115;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it3 <= src_kernel_win_0_val_7_0_reg_8816;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_8987_pp0_it15 <= src_kernel_win_0_val_7_1_lo_4_reg_8987;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_8987_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_8987_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_8987_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_8987_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_8987_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_8987_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_4_reg_8993_pp0_it15 <= src_kernel_win_0_val_7_2_lo_4_reg_8993;
        ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_4_reg_8993_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_4_reg_8993_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_4_reg_8993_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_4_reg_8993_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_4_reg_8999_pp0_it15 <= src_kernel_win_0_val_7_3_lo_4_reg_8999;
        ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_4_reg_8999_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_4_reg_8999_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_4_reg_9005_pp0_it15 <= src_kernel_win_0_val_7_4_lo_4_reg_9005;
        ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_4_reg_9005_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_4_reg_9005_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_4_reg_9011_pp0_it15 <= src_kernel_win_0_val_7_5_lo_4_reg_9011;
        ap_reg_ppstg_src_kernel_win_0_val_7_6_lo_4_reg_9017_pp0_it15 <= src_kernel_win_0_val_7_6_lo_4_reg_9017;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it3 <= src_kernel_win_0_val_8_0_reg_8823;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8889_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8889_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8889_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8889_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8889_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8889_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8889_pp0_it9 <= src_kernel_win_0_val_8_1_lo_4_reg_8889;
        ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_4_reg_8895_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_4_reg_8895_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_4_reg_8895_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_4_reg_8895_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_4_reg_8895_pp0_it9 <= src_kernel_win_0_val_8_2_lo_4_reg_8895;
        ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_4_reg_8901_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_4_reg_8901_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_4_reg_8901_pp0_it9 <= src_kernel_win_0_val_8_3_lo_4_reg_8901;
        ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_4_reg_8907_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_4_reg_8907_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_4_reg_8907_pp0_it9 <= src_kernel_win_0_val_8_4_lo_4_reg_8907;
        ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_4_reg_8913_pp0_it9 <= src_kernel_win_0_val_8_5_lo_4_reg_8913;
        ap_reg_ppstg_src_kernel_win_0_val_8_6_lo_4_reg_8919_pp0_it9 <= src_kernel_win_0_val_8_6_lo_4_reg_8919;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8830_pp0_it3 <= src_kernel_win_0_val_9_0_reg_8830;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8830_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8830_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8830_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8830_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8830_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8830_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_9_1_1_reg_8761_pp0_it3 <= src_kernel_win_0_val_9_1_1_reg_8761;
        ap_reg_ppstg_src_kernel_win_0_val_9_1_1_reg_8761_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_1_1_reg_8761_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_1_1_reg_8761_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_9_1_1_reg_8761_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_9_2_2_reg_8755_pp0_it3 <= src_kernel_win_0_val_9_2_2_reg_8755;
        ap_reg_ppstg_src_kernel_win_0_val_9_2_2_reg_8755_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_2_2_reg_8755_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_2_2_reg_8755_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_9_2_2_reg_8755_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_9_3_3_reg_8749_pp0_it3 <= src_kernel_win_0_val_9_3_3_reg_8749;
        ap_reg_ppstg_src_kernel_win_0_val_9_3_3_reg_8749_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_3_3_reg_8749_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_4_4_reg_8743_pp0_it3 <= src_kernel_win_0_val_9_4_4_reg_8743;
        ap_reg_ppstg_src_kernel_win_0_val_9_5_4_reg_8737_pp0_it3 <= src_kernel_win_0_val_9_5_4_reg_8737;
        src_kernel_win_0_val_9_1_1_reg_8761 <= src_kernel_win_0_val_9_1_fu_904;
        src_kernel_win_0_val_9_2_2_reg_8755 <= src_kernel_win_0_val_9_2_fu_900;
        src_kernel_win_0_val_9_3_3_reg_8749 <= src_kernel_win_0_val_9_3_fu_860;
        src_kernel_win_0_val_9_4_4_reg_8743 <= src_kernel_win_0_val_9_4_fu_820;
        src_kernel_win_0_val_9_5_4_reg_8737 <= src_kernel_win_0_val_9_5_fu_780;
        src_kernel_win_0_val_9_6_4_reg_8731 <= src_kernel_win_0_val_9_6_fu_740;
        src_kernel_win_0_val_9_7_4_reg_8726 <= src_kernel_win_0_val_9_7_fu_700;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == exitcond_fu_3724_p2))) begin
        brmerge4_i_reg_8634 <= brmerge4_i_fu_3784_p2;
        or_cond_i_i_i2_i_reg_8648 <= or_cond_i_i_i2_i_fu_3789_p2;
        or_cond_i_i_i_i2_i_reg_8624 <= or_cond_i_i_i_i2_i_fu_3770_p2;
        tmp_180_reg_8619 <= tmp_180_fu_3747_p1;
        tmp_182_reg_8629 <= ImagLoc_x_fu_3741_p2[ap_const_lv32_B];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == exitcond_reg_8610))) begin
        col_assign_reg_8652 <= col_assign_fu_3824_p2;
        k_buf_0_val_10_3_i_addr_reg_8666 <= tmp_70_i_fu_3810_p1;
        k_buf_0_val_11_3_i_addr_reg_8672 <= tmp_70_i_fu_3810_p1;
        k_buf_0_val_12_3_i_addr_reg_8678 <= tmp_70_i_fu_3810_p1;
        k_buf_0_val_13_3_i_addr_reg_8684 <= tmp_70_i_fu_3810_p1;
        k_buf_0_val_14_3_i_addr_reg_8690 <= tmp_70_i_fu_3810_p1;
        k_buf_0_val_15_3_i_addr_reg_8696 <= tmp_70_i_fu_3810_p1;
        k_buf_0_val_16_3_i_addr_reg_8702 <= tmp_70_i_fu_3810_p1;
        k_buf_0_val_17_3_i_addr_reg_8708 <= tmp_70_i_fu_3810_p1;
        k_buf_0_val_18_3_i_addr_reg_8714 <= tmp_70_i_fu_3810_p1;
        k_buf_0_val_19_3_i_addr_reg_8720 <= tmp_70_i_fu_3810_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        heightloop_1_reload_read_reg_7925 <= heightloop_1_reload_dout;
        p_neg392_i_i_i2_cast_reload_rea_reg_7935 <= p_neg392_i_i_i2_cast_reload_dout;
        tmp_142_reg_8481 <= tmp_142_fu_3334_p1;
        tmp_144_reg_8492 <= tmp_144_fu_3338_p1;
        tmp_343_0_1_i_reg_7986 <= tmp_343_0_1_i_fu_2740_p2;
        tmp_343_0_2_i_reg_7991 <= tmp_343_0_2_i_fu_2746_p2;
        tmp_343_0_3_i_reg_7996 <= tmp_343_0_3_i_fu_2752_p2;
        tmp_343_0_4_i_reg_8001 <= tmp_343_0_4_i_fu_2758_p2;
        tmp_343_0_5_i_reg_8006 <= tmp_343_0_5_i_fu_2764_p2;
        tmp_343_0_6_i_reg_8011 <= tmp_343_0_6_i_fu_2770_p2;
        tmp_343_0_7_i_reg_8016 <= tmp_343_0_7_i_fu_2776_p2;
        tmp_343_0_8_i_reg_8021 <= tmp_343_0_8_i_fu_2782_p2;
        tmp_343_0_9_i_reg_8026 <= tmp_343_0_9_i_fu_2788_p2;
        tmp_343_0_i_reg_7981 <= tmp_343_0_i_fu_2734_p2;
        tmp_343_1_1_i_reg_8036 <= tmp_343_1_1_i_fu_2800_p2;
        tmp_343_1_2_i_reg_8041 <= tmp_343_1_2_i_fu_2806_p2;
        tmp_343_1_3_i_reg_8046 <= tmp_343_1_3_i_fu_2812_p2;
        tmp_343_1_4_i_reg_8051 <= tmp_343_1_4_i_fu_2818_p2;
        tmp_343_1_5_i_reg_8056 <= tmp_343_1_5_i_fu_2824_p2;
        tmp_343_1_6_i_reg_8061 <= tmp_343_1_6_i_fu_2830_p2;
        tmp_343_1_7_i_reg_8066 <= tmp_343_1_7_i_fu_2836_p2;
        tmp_343_1_8_i_reg_8071 <= tmp_343_1_8_i_fu_2842_p2;
        tmp_343_1_9_i_reg_8076 <= tmp_343_1_9_i_fu_2848_p2;
        tmp_343_1_i_reg_8031 <= tmp_343_1_i_fu_2794_p2;
        tmp_343_2_1_i_reg_8086 <= tmp_343_2_1_i_fu_2860_p2;
        tmp_343_2_2_i_reg_8091 <= tmp_343_2_2_i_fu_2866_p2;
        tmp_343_2_3_i_reg_8096 <= tmp_343_2_3_i_fu_2872_p2;
        tmp_343_2_4_i_reg_8101 <= tmp_343_2_4_i_fu_2878_p2;
        tmp_343_2_5_i_reg_8106 <= tmp_343_2_5_i_fu_2884_p2;
        tmp_343_2_6_i_reg_8111 <= tmp_343_2_6_i_fu_2890_p2;
        tmp_343_2_7_i_reg_8116 <= tmp_343_2_7_i_fu_2896_p2;
        tmp_343_2_8_i_reg_8121 <= tmp_343_2_8_i_fu_2902_p2;
        tmp_343_2_9_i_reg_8126 <= tmp_343_2_9_i_fu_2908_p2;
        tmp_343_2_i_reg_8081 <= tmp_343_2_i_fu_2854_p2;
        tmp_343_3_1_i_reg_8136 <= tmp_343_3_1_i_fu_2920_p2;
        tmp_343_3_2_i_reg_8141 <= tmp_343_3_2_i_fu_2926_p2;
        tmp_343_3_3_i_reg_8146 <= tmp_343_3_3_i_fu_2932_p2;
        tmp_343_3_4_i_reg_8151 <= tmp_343_3_4_i_fu_2938_p2;
        tmp_343_3_5_i_reg_8156 <= tmp_343_3_5_i_fu_2944_p2;
        tmp_343_3_6_i_reg_8161 <= tmp_343_3_6_i_fu_2950_p2;
        tmp_343_3_7_i_reg_8166 <= tmp_343_3_7_i_fu_2956_p2;
        tmp_343_3_8_i_reg_8171 <= tmp_343_3_8_i_fu_2962_p2;
        tmp_343_3_9_i_reg_8176 <= tmp_343_3_9_i_fu_2968_p2;
        tmp_343_3_i_reg_8131 <= tmp_343_3_i_fu_2914_p2;
        tmp_343_4_1_i_reg_8186 <= tmp_343_4_1_i_fu_2980_p2;
        tmp_343_4_2_i_reg_8191 <= tmp_343_4_2_i_fu_2986_p2;
        tmp_343_4_3_i_reg_8196 <= tmp_343_4_3_i_fu_2992_p2;
        tmp_343_4_4_i_reg_8201 <= tmp_343_4_4_i_fu_2998_p2;
        tmp_343_4_5_i_reg_8206 <= tmp_343_4_5_i_fu_3004_p2;
        tmp_343_4_6_i_reg_8211 <= tmp_343_4_6_i_fu_3010_p2;
        tmp_343_4_7_i_reg_8216 <= tmp_343_4_7_i_fu_3016_p2;
        tmp_343_4_8_i_reg_8221 <= tmp_343_4_8_i_fu_3022_p2;
        tmp_343_4_9_i_reg_8226 <= tmp_343_4_9_i_fu_3028_p2;
        tmp_343_4_i_reg_8181 <= tmp_343_4_i_fu_2974_p2;
        tmp_343_5_1_i_reg_8236 <= tmp_343_5_1_i_fu_3040_p2;
        tmp_343_5_2_i_reg_8241 <= tmp_343_5_2_i_fu_3046_p2;
        tmp_343_5_3_i_reg_8246 <= tmp_343_5_3_i_fu_3052_p2;
        tmp_343_5_4_i_reg_8251 <= tmp_343_5_4_i_fu_3058_p2;
        tmp_343_5_5_i_reg_8256 <= tmp_343_5_5_i_fu_3064_p2;
        tmp_343_5_6_i_reg_8261 <= tmp_343_5_6_i_fu_3070_p2;
        tmp_343_5_7_i_reg_8266 <= tmp_343_5_7_i_fu_3076_p2;
        tmp_343_5_8_i_reg_8271 <= tmp_343_5_8_i_fu_3082_p2;
        tmp_343_5_9_i_reg_8276 <= tmp_343_5_9_i_fu_3088_p2;
        tmp_343_5_i_reg_8231 <= tmp_343_5_i_fu_3034_p2;
        tmp_343_6_1_i_reg_8286 <= tmp_343_6_1_i_fu_3100_p2;
        tmp_343_6_2_i_reg_8291 <= tmp_343_6_2_i_fu_3106_p2;
        tmp_343_6_3_i_reg_8296 <= tmp_343_6_3_i_fu_3112_p2;
        tmp_343_6_4_i_reg_8301 <= tmp_343_6_4_i_fu_3118_p2;
        tmp_343_6_5_i_reg_8306 <= tmp_343_6_5_i_fu_3124_p2;
        tmp_343_6_6_i_reg_8311 <= tmp_343_6_6_i_fu_3130_p2;
        tmp_343_6_7_i_reg_8316 <= tmp_343_6_7_i_fu_3136_p2;
        tmp_343_6_8_i_reg_8321 <= tmp_343_6_8_i_fu_3142_p2;
        tmp_343_6_9_i_reg_8326 <= tmp_343_6_9_i_fu_3148_p2;
        tmp_343_6_i_reg_8281 <= tmp_343_6_i_fu_3094_p2;
        tmp_343_7_1_i_reg_8336 <= tmp_343_7_1_i_fu_3160_p2;
        tmp_343_7_2_i_reg_8341 <= tmp_343_7_2_i_fu_3166_p2;
        tmp_343_7_3_i_reg_8346 <= tmp_343_7_3_i_fu_3172_p2;
        tmp_343_7_4_i_reg_8351 <= tmp_343_7_4_i_fu_3178_p2;
        tmp_343_7_5_i_reg_8356 <= tmp_343_7_5_i_fu_3184_p2;
        tmp_343_7_6_i_reg_8361 <= tmp_343_7_6_i_fu_3190_p2;
        tmp_343_7_7_i_reg_8366 <= tmp_343_7_7_i_fu_3196_p2;
        tmp_343_7_8_i_reg_8371 <= tmp_343_7_8_i_fu_3202_p2;
        tmp_343_7_9_i_reg_8376 <= tmp_343_7_9_i_fu_3208_p2;
        tmp_343_7_i_reg_8331 <= tmp_343_7_i_fu_3154_p2;
        tmp_343_8_1_i_reg_8386 <= tmp_343_8_1_i_fu_3220_p2;
        tmp_343_8_2_i_reg_8391 <= tmp_343_8_2_i_fu_3226_p2;
        tmp_343_8_3_i_reg_8396 <= tmp_343_8_3_i_fu_3232_p2;
        tmp_343_8_4_i_reg_8401 <= tmp_343_8_4_i_fu_3238_p2;
        tmp_343_8_5_i_reg_8406 <= tmp_343_8_5_i_fu_3244_p2;
        tmp_343_8_6_i_reg_8411 <= tmp_343_8_6_i_fu_3250_p2;
        tmp_343_8_7_i_reg_8416 <= tmp_343_8_7_i_fu_3256_p2;
        tmp_343_8_8_i_reg_8421 <= tmp_343_8_8_i_fu_3262_p2;
        tmp_343_8_9_i_reg_8426 <= tmp_343_8_9_i_fu_3268_p2;
        tmp_343_8_i_reg_8381 <= tmp_343_8_i_fu_3214_p2;
        tmp_343_9_1_i_reg_8436 <= tmp_343_9_1_i_fu_3280_p2;
        tmp_343_9_2_i_reg_8441 <= tmp_343_9_2_i_fu_3286_p2;
        tmp_343_9_3_i_reg_8446 <= tmp_343_9_3_i_fu_3292_p2;
        tmp_343_9_4_i_reg_8451 <= tmp_343_9_4_i_fu_3298_p2;
        tmp_343_9_5_i_reg_8456 <= tmp_343_9_5_i_fu_3304_p2;
        tmp_343_9_6_i_reg_8461 <= tmp_343_9_6_i_fu_3310_p2;
        tmp_343_9_7_i_reg_8466 <= tmp_343_9_7_i_fu_3316_p2;
        tmp_343_9_8_i_reg_8471 <= tmp_343_9_8_i_fu_3322_p2;
        tmp_343_9_9_i_reg_8476 <= tmp_343_9_9_i_fu_3328_p2;
        tmp_343_9_i_reg_8431 <= tmp_343_9_i_fu_3274_p2;
        tmp_41_reload_read_reg_7954 <= tmp_41_reload_dout;
        tmp_reg_7949 <= tmp_fu_2706_p1;
        widthloop_1_reload_read_reg_7930 <= widthloop_1_reload_dout;
        y_2_5_cast_i_reg_7976[0] <= y_2_5_cast_i_fu_2730_p1[0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        i_V_reg_8503 <= i_V_fu_3351_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it1))) begin
        p_059_i_i_i328_3_0_1_i_reg_8836 <= p_059_i_i_i328_3_0_1_i_fu_4597_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it2))) begin
        p_059_i_i_i328_3_0_3_i_reg_8847 <= p_059_i_i_i328_3_0_3_i_fu_4678_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it3))) begin
        p_059_i_i_i328_3_0_4_i_reg_8854 <= p_059_i_i_i328_3_0_4_i_fu_4695_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it4))) begin
        p_059_i_i_i328_3_0_6_i_reg_8864 <= p_059_i_i_i328_3_0_6_i_fu_4730_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it5))) begin
        p_059_i_i_i328_3_0_8_i_reg_8875 <= p_059_i_i_i328_3_0_8_i_fu_4765_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it6))) begin
        p_059_i_i_i328_3_0_9_i_reg_8882 <= p_059_i_i_i328_3_0_9_i_fu_4782_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it8))) begin
        p_059_i_i_i328_3_1_2_i_reg_8941 <= p_059_i_i_i328_3_1_2_i_fu_4932_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it9))) begin
        p_059_i_i_i328_3_1_4_i_reg_8952 <= p_059_i_i_i328_3_1_4_i_fu_4967_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it10))) begin
        p_059_i_i_i328_3_1_5_i_reg_8959 <= p_059_i_i_i328_3_1_5_i_fu_4984_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it11))) begin
        p_059_i_i_i328_3_1_7_i_reg_8969 <= p_059_i_i_i328_3_1_7_i_fu_5019_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it12))) begin
        p_059_i_i_i328_3_1_9_i_reg_8980 <= p_059_i_i_i328_3_1_9_i_fu_5054_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it7))) begin
        p_059_i_i_i328_3_1_i_reg_8931 <= p_059_i_i_i328_3_1_i_fu_4827_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it14))) begin
        p_059_i_i_i328_3_2_2_i_reg_9039 <= p_059_i_i_i328_3_2_2_i_fu_5205_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it15))) begin
        p_059_i_i_i328_3_2_4_i_reg_9050 <= p_059_i_i_i328_3_2_4_i_fu_5240_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it16))) begin
        p_059_i_i_i328_3_2_5_i_reg_9057 <= p_059_i_i_i328_3_2_5_i_fu_5257_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it17))) begin
        p_059_i_i_i328_3_2_7_i_reg_9067 <= p_059_i_i_i328_3_2_7_i_fu_5292_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it18))) begin
        p_059_i_i_i328_3_2_9_i_reg_9078 <= p_059_i_i_i328_3_2_9_i_fu_5327_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it13))) begin
        p_059_i_i_i328_3_2_i_reg_9029 <= p_059_i_i_i328_3_2_i_fu_5100_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it20))) begin
        p_059_i_i_i328_3_3_2_i_reg_9137 <= p_059_i_i_i328_3_3_2_i_fu_5478_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it21))) begin
        p_059_i_i_i328_3_3_4_i_reg_9148 <= p_059_i_i_i328_3_3_4_i_fu_5513_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it22))) begin
        p_059_i_i_i328_3_3_5_i_reg_9155 <= p_059_i_i_i328_3_3_5_i_fu_5530_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it23))) begin
        p_059_i_i_i328_3_3_7_i_reg_9165 <= p_059_i_i_i328_3_3_7_i_fu_5565_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it24))) begin
        p_059_i_i_i328_3_3_9_i_reg_9176 <= p_059_i_i_i328_3_3_9_i_fu_5600_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it19))) begin
        p_059_i_i_i328_3_3_i_reg_9127 <= p_059_i_i_i328_3_3_i_fu_5373_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it26))) begin
        p_059_i_i_i328_3_4_2_i_reg_9235 <= p_059_i_i_i328_3_4_2_i_fu_5751_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it27))) begin
        p_059_i_i_i328_3_4_4_i_reg_9246 <= p_059_i_i_i328_3_4_4_i_fu_5786_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it28))) begin
        p_059_i_i_i328_3_4_5_i_reg_9253 <= p_059_i_i_i328_3_4_5_i_fu_5803_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it29))) begin
        p_059_i_i_i328_3_4_7_i_reg_9263 <= p_059_i_i_i328_3_4_7_i_fu_5838_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it30))) begin
        p_059_i_i_i328_3_4_9_i_reg_9274 <= p_059_i_i_i328_3_4_9_i_fu_5873_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it25))) begin
        p_059_i_i_i328_3_4_i_reg_9225 <= p_059_i_i_i328_3_4_i_fu_5646_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it32))) begin
        p_059_i_i_i328_3_5_2_i_reg_9333 <= p_059_i_i_i328_3_5_2_i_fu_6024_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it33))) begin
        p_059_i_i_i328_3_5_4_i_reg_9344 <= p_059_i_i_i328_3_5_4_i_fu_6059_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it34))) begin
        p_059_i_i_i328_3_5_5_i_reg_9351 <= p_059_i_i_i328_3_5_5_i_fu_6076_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it35))) begin
        p_059_i_i_i328_3_5_7_i_reg_9361 <= p_059_i_i_i328_3_5_7_i_fu_6111_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it36))) begin
        p_059_i_i_i328_3_5_9_i_reg_9372 <= p_059_i_i_i328_3_5_9_i_fu_6146_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it31))) begin
        p_059_i_i_i328_3_5_i_reg_9323 <= p_059_i_i_i328_3_5_i_fu_5919_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it38))) begin
        p_059_i_i_i328_3_6_2_i_reg_9431 <= p_059_i_i_i328_3_6_2_i_fu_6297_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it39))) begin
        p_059_i_i_i328_3_6_4_i_reg_9442 <= p_059_i_i_i328_3_6_4_i_fu_6332_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it40))) begin
        p_059_i_i_i328_3_6_5_i_reg_9449 <= p_059_i_i_i328_3_6_5_i_fu_6349_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it41))) begin
        p_059_i_i_i328_3_6_7_i_reg_9459 <= p_059_i_i_i328_3_6_7_i_fu_6384_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it42))) begin
        p_059_i_i_i328_3_6_9_i_reg_9470 <= p_059_i_i_i328_3_6_9_i_fu_6419_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it37))) begin
        p_059_i_i_i328_3_6_i_reg_9421 <= p_059_i_i_i328_3_6_i_fu_6192_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it44))) begin
        p_059_i_i_i328_3_7_2_i_reg_9529 <= p_059_i_i_i328_3_7_2_i_fu_6570_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it45))) begin
        p_059_i_i_i328_3_7_4_i_reg_9540 <= p_059_i_i_i328_3_7_4_i_fu_6605_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it46))) begin
        p_059_i_i_i328_3_7_5_i_reg_9547 <= p_059_i_i_i328_3_7_5_i_fu_6622_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it47))) begin
        p_059_i_i_i328_3_7_7_i_reg_9557 <= p_059_i_i_i328_3_7_7_i_fu_6657_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it48))) begin
        p_059_i_i_i328_3_7_9_i_reg_9568 <= p_059_i_i_i328_3_7_9_i_fu_6692_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it43))) begin
        p_059_i_i_i328_3_7_i_reg_9519 <= p_059_i_i_i328_3_7_i_fu_6465_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it50))) begin
        p_059_i_i_i328_3_8_2_i_reg_9627 <= p_059_i_i_i328_3_8_2_i_fu_6843_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it51))) begin
        p_059_i_i_i328_3_8_4_i_reg_9638 <= p_059_i_i_i328_3_8_4_i_fu_6878_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it52))) begin
        p_059_i_i_i328_3_8_5_i_reg_9645 <= p_059_i_i_i328_3_8_5_i_fu_6895_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it53))) begin
        p_059_i_i_i328_3_8_7_i_reg_9655 <= p_059_i_i_i328_3_8_7_i_fu_6930_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it54))) begin
        p_059_i_i_i328_3_8_9_i_reg_9666 <= p_059_i_i_i328_3_8_9_i_fu_6965_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it49))) begin
        p_059_i_i_i328_3_8_i_reg_9617 <= p_059_i_i_i328_3_8_i_fu_6738_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it56))) begin
        p_059_i_i_i328_3_9_2_i_reg_9725 <= p_059_i_i_i328_3_9_2_i_fu_7116_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it57))) begin
        p_059_i_i_i328_3_9_4_i_reg_9736 <= p_059_i_i_i328_3_9_4_i_fu_7151_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it58))) begin
        p_059_i_i_i328_3_9_5_i_reg_9743 <= p_059_i_i_i328_3_9_5_i_fu_7168_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it59))) begin
        p_059_i_i_i328_3_9_7_i_reg_9753 <= p_059_i_i_i328_3_9_7_i_fu_7203_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it55))) begin
        p_059_i_i_i328_3_9_i_reg_9715 <= p_059_i_i_i328_3_9_i_fu_7011_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        right_border_buf_0_val_0_0_fu_916 <= col_buf_0_val_0_0_fu_3908_p3;
        right_border_buf_0_val_1_0_fu_944 <= col_buf_0_val_1_0_fu_3940_p3;
        right_border_buf_0_val_2_0_fu_940 <= col_buf_0_val_2_0_fu_3972_p3;
        right_border_buf_0_val_3_0_fu_936 <= col_buf_0_val_3_0_fu_4004_p3;
        right_border_buf_0_val_4_0_fu_932 <= col_buf_0_val_4_0_fu_4036_p3;
        right_border_buf_0_val_5_0_fu_928 <= col_buf_0_val_5_0_fu_4068_p3;
        right_border_buf_0_val_6_0_fu_924 <= col_buf_0_val_6_0_fu_4100_p3;
        right_border_buf_0_val_7_0_fu_920 <= col_buf_0_val_7_0_fu_4132_p3;
        right_border_buf_0_val_8_0_fu_912 <= col_buf_0_val_8_0_fu_4164_p3;
        right_border_buf_0_val_9_0_fu_908 <= col_buf_0_val_9_0_fu_4196_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3346_p2 == ap_const_lv1_0))) begin
        row_assign_15_1_t_i_reg_8565 <= row_assign_15_1_t_i_fu_3463_p2;
        row_assign_15_2_t_i_reg_8570 <= row_assign_15_2_t_i_fu_3490_p2;
        row_assign_15_3_t_i_reg_8575 <= row_assign_15_3_t_i_fu_3517_p2;
        row_assign_15_4_t_i_reg_8580 <= row_assign_15_4_t_i_fu_3544_p2;
        row_assign_15_5_t_i_reg_8585 <= row_assign_15_5_t_i_fu_3571_p2;
        row_assign_15_6_t_i_reg_8590 <= row_assign_15_6_t_i_fu_3598_p2;
        row_assign_15_7_t_i_reg_8595 <= row_assign_15_7_t_i_fu_3625_p2;
        row_assign_15_8_t_i_reg_8600 <= row_assign_15_8_t_i_fu_3652_p2;
        row_assign_15_9_t_i_reg_8605 <= row_assign_15_9_t_i_fu_3715_p2;
        row_assign_15_i_reg_8560 <= row_assign_15_i_fu_3436_p2;
        tmp_126_not_i_reg_8512 <= tmp_126_not_i_fu_3362_p2;
        tmp_140_i_reg_8517 <= tmp_140_i_fu_3368_p2;
        tmp_223_5_i_reg_8526 <= tmp_223_5_i_fu_3380_p2;
        tmp_223_6_i_reg_8530 <= tmp_223_6_i_fu_3385_p2;
        tmp_223_7_i_reg_8534 <= tmp_223_7_i_fu_3391_p2;
        tmp_223_8_i_reg_8538 <= tmp_223_8_i_fu_3397_p2;
        tmp_223_9_i_reg_8542 <= tmp_223_9_i_fu_3403_p2;
        tmp_223_i_reg_8522 <= tmp_223_i_fu_3374_p2;
        tmp_3011_i_reg_8546 <= tmp_3011_i_fu_3409_p2;
        tmp_46_i_reg_8508 <= tmp_46_i_fu_3357_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        src_kernel_win_0_val_0_0_reg_8767 <= src_kernel_win_0_val_0_0_fu_4278_p3;
        src_kernel_win_0_val_1_0_reg_8774 <= src_kernel_win_0_val_1_0_fu_4310_p3;
        src_kernel_win_0_val_2_0_reg_8781 <= src_kernel_win_0_val_2_0_fu_4342_p3;
        src_kernel_win_0_val_3_0_reg_8788 <= src_kernel_win_0_val_3_0_fu_4374_p3;
        src_kernel_win_0_val_4_0_reg_8795 <= src_kernel_win_0_val_4_0_fu_4406_p3;
        src_kernel_win_0_val_5_0_reg_8802 <= src_kernel_win_0_val_5_0_fu_4438_p3;
        src_kernel_win_0_val_6_0_reg_8809 <= src_kernel_win_0_val_6_0_fu_4470_p3;
        src_kernel_win_0_val_7_0_reg_8816 <= src_kernel_win_0_val_7_0_fu_4502_p3;
        src_kernel_win_0_val_8_0_reg_8823 <= src_kernel_win_0_val_8_0_fu_4534_p3;
        src_kernel_win_0_val_9_0_reg_8830 <= src_kernel_win_0_val_9_0_fu_4566_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it56) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it55))) begin
        src_kernel_win_0_val_0_1_fu_548 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it55;
        src_kernel_win_0_val_0_2_fu_552 <= src_kernel_win_0_val_0_1_fu_548;
        src_kernel_win_0_val_0_3_fu_556 <= src_kernel_win_0_val_0_2_fu_552;
        src_kernel_win_0_val_0_4_fu_560 <= src_kernel_win_0_val_0_3_fu_556;
        src_kernel_win_0_val_0_5_fu_564 <= src_kernel_win_0_val_0_4_fu_560;
        src_kernel_win_0_val_0_6_fu_568 <= src_kernel_win_0_val_0_5_fu_564;
        src_kernel_win_0_val_0_7_fu_572 <= src_kernel_win_0_val_0_6_fu_568;
        src_kernel_win_0_val_0_8_fu_576 <= src_kernel_win_0_val_0_7_fu_572;
        src_kernel_win_0_val_0_9_fu_580 <= src_kernel_win_0_val_0_8_fu_576;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it55) & (tmp_343_9_8_i_reg_8471 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_1_lo_2_reg_9673 <= src_kernel_win_0_val_0_1_fu_548;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it55) & (tmp_343_9_7_i_reg_8466 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_2_lo_3_reg_9679 <= src_kernel_win_0_val_0_2_fu_552;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it55) & (tmp_343_9_6_i_reg_8461 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_3_lo_4_reg_9685 <= src_kernel_win_0_val_0_3_fu_556;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it55) & (tmp_343_9_5_i_reg_8456 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_4_lo_4_reg_9691 <= src_kernel_win_0_val_0_4_fu_560;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it55) & (tmp_343_9_4_i_reg_8451 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_5_lo_4_reg_9697 <= src_kernel_win_0_val_0_5_fu_564;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it55) & (tmp_343_9_3_i_reg_8446 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_6_lo_4_reg_9703 <= src_kernel_win_0_val_0_6_fu_568;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it55) & (tmp_343_9_2_i_reg_8441 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_7_lo_4_reg_9709 <= src_kernel_win_0_val_0_7_fu_572;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it50) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it49))) begin
        src_kernel_win_0_val_1_1_fu_584 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it49;
        src_kernel_win_0_val_1_2_fu_588 <= src_kernel_win_0_val_1_1_fu_584;
        src_kernel_win_0_val_1_3_fu_592 <= src_kernel_win_0_val_1_2_fu_588;
        src_kernel_win_0_val_1_4_fu_596 <= src_kernel_win_0_val_1_3_fu_592;
        src_kernel_win_0_val_1_5_fu_600 <= src_kernel_win_0_val_1_4_fu_596;
        src_kernel_win_0_val_1_6_fu_604 <= src_kernel_win_0_val_1_5_fu_600;
        src_kernel_win_0_val_1_7_fu_608 <= src_kernel_win_0_val_1_6_fu_604;
        src_kernel_win_0_val_1_8_fu_612 <= src_kernel_win_0_val_1_7_fu_608;
        src_kernel_win_0_val_1_9_fu_616 <= src_kernel_win_0_val_1_8_fu_612;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it49) & (tmp_343_8_8_i_reg_8421 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_1_lo_4_reg_9575 <= src_kernel_win_0_val_1_1_fu_584;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it49) & (tmp_343_8_7_i_reg_8416 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_2_lo_4_reg_9581 <= src_kernel_win_0_val_1_2_fu_588;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it49) & (tmp_343_8_6_i_reg_8411 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_3_lo_4_reg_9587 <= src_kernel_win_0_val_1_3_fu_592;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it49) & (tmp_343_8_5_i_reg_8406 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_4_lo_4_reg_9593 <= src_kernel_win_0_val_1_4_fu_596;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it49) & (tmp_343_8_4_i_reg_8401 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_5_lo_4_reg_9599 <= src_kernel_win_0_val_1_5_fu_600;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it49) & (tmp_343_8_3_i_reg_8396 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_6_lo_4_reg_9605 <= src_kernel_win_0_val_1_6_fu_604;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it49) & (tmp_343_8_2_i_reg_8391 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_7_lo_4_reg_9611 <= src_kernel_win_0_val_1_7_fu_608;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it44) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it43))) begin
        src_kernel_win_0_val_2_1_fu_624 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it43;
        src_kernel_win_0_val_2_2_fu_628 <= src_kernel_win_0_val_2_1_fu_624;
        src_kernel_win_0_val_2_3_fu_632 <= src_kernel_win_0_val_2_2_fu_628;
        src_kernel_win_0_val_2_4_fu_636 <= src_kernel_win_0_val_2_3_fu_632;
        src_kernel_win_0_val_2_5_fu_640 <= src_kernel_win_0_val_2_4_fu_636;
        src_kernel_win_0_val_2_6_fu_644 <= src_kernel_win_0_val_2_5_fu_640;
        src_kernel_win_0_val_2_7_fu_648 <= src_kernel_win_0_val_2_6_fu_644;
        src_kernel_win_0_val_2_8_fu_652 <= src_kernel_win_0_val_2_7_fu_648;
        src_kernel_win_0_val_2_9_fu_656 <= src_kernel_win_0_val_2_8_fu_652;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it43) & (tmp_343_7_8_i_reg_8371 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_1_lo_4_reg_9477 <= src_kernel_win_0_val_2_1_fu_624;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it43) & (tmp_343_7_7_i_reg_8366 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_2_lo_4_reg_9483 <= src_kernel_win_0_val_2_2_fu_628;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it43) & (tmp_343_7_6_i_reg_8361 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_3_lo_4_reg_9489 <= src_kernel_win_0_val_2_3_fu_632;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it43) & (tmp_343_7_5_i_reg_8356 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_4_lo_4_reg_9495 <= src_kernel_win_0_val_2_4_fu_636;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it43) & (tmp_343_7_4_i_reg_8351 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_5_lo_4_reg_9501 <= src_kernel_win_0_val_2_5_fu_640;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it43) & (tmp_343_7_3_i_reg_8346 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_6_lo_4_reg_9507 <= src_kernel_win_0_val_2_6_fu_644;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it43) & (tmp_343_7_2_i_reg_8341 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_7_lo_4_reg_9513 <= src_kernel_win_0_val_2_7_fu_648;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it37))) begin
        src_kernel_win_0_val_3_1_fu_664 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it37;
        src_kernel_win_0_val_3_2_fu_668 <= src_kernel_win_0_val_3_1_fu_664;
        src_kernel_win_0_val_3_3_fu_672 <= src_kernel_win_0_val_3_2_fu_668;
        src_kernel_win_0_val_3_4_fu_676 <= src_kernel_win_0_val_3_3_fu_672;
        src_kernel_win_0_val_3_5_fu_680 <= src_kernel_win_0_val_3_4_fu_676;
        src_kernel_win_0_val_3_6_fu_684 <= src_kernel_win_0_val_3_5_fu_680;
        src_kernel_win_0_val_3_7_fu_688 <= src_kernel_win_0_val_3_6_fu_684;
        src_kernel_win_0_val_3_8_fu_692 <= src_kernel_win_0_val_3_7_fu_688;
        src_kernel_win_0_val_3_9_fu_696 <= src_kernel_win_0_val_3_8_fu_692;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it37) & (tmp_343_6_8_i_reg_8321 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_1_lo_4_reg_9379 <= src_kernel_win_0_val_3_1_fu_664;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it37) & (tmp_343_6_7_i_reg_8316 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_2_lo_4_reg_9385 <= src_kernel_win_0_val_3_2_fu_668;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it37) & (tmp_343_6_6_i_reg_8311 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_3_lo_4_reg_9391 <= src_kernel_win_0_val_3_3_fu_672;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it37) & (tmp_343_6_5_i_reg_8306 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_4_lo_4_reg_9397 <= src_kernel_win_0_val_3_4_fu_676;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it37) & (tmp_343_6_4_i_reg_8301 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_5_lo_4_reg_9403 <= src_kernel_win_0_val_3_5_fu_680;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it37) & (tmp_343_6_3_i_reg_8296 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_6_lo_4_reg_9409 <= src_kernel_win_0_val_3_6_fu_684;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it37) & (tmp_343_6_2_i_reg_8291 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_7_lo_4_reg_9415 <= src_kernel_win_0_val_3_7_fu_688;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it31))) begin
        src_kernel_win_0_val_4_1_fu_704 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it31;
        src_kernel_win_0_val_4_2_fu_708 <= src_kernel_win_0_val_4_1_fu_704;
        src_kernel_win_0_val_4_3_fu_712 <= src_kernel_win_0_val_4_2_fu_708;
        src_kernel_win_0_val_4_4_fu_716 <= src_kernel_win_0_val_4_3_fu_712;
        src_kernel_win_0_val_4_5_fu_720 <= src_kernel_win_0_val_4_4_fu_716;
        src_kernel_win_0_val_4_6_fu_724 <= src_kernel_win_0_val_4_5_fu_720;
        src_kernel_win_0_val_4_7_fu_728 <= src_kernel_win_0_val_4_6_fu_724;
        src_kernel_win_0_val_4_8_fu_732 <= src_kernel_win_0_val_4_7_fu_728;
        src_kernel_win_0_val_4_9_fu_736 <= src_kernel_win_0_val_4_8_fu_732;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it31) & (tmp_343_5_8_i_reg_8271 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_1_lo_4_reg_9281 <= src_kernel_win_0_val_4_1_fu_704;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it31) & (tmp_343_5_7_i_reg_8266 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_2_lo_4_reg_9287 <= src_kernel_win_0_val_4_2_fu_708;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it31) & (tmp_343_5_6_i_reg_8261 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_3_lo_4_reg_9293 <= src_kernel_win_0_val_4_3_fu_712;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it31) & (tmp_343_5_5_i_reg_8256 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_4_lo_4_reg_9299 <= src_kernel_win_0_val_4_4_fu_716;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it31) & (tmp_343_5_4_i_reg_8251 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_5_lo_4_reg_9305 <= src_kernel_win_0_val_4_5_fu_720;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it31) & (tmp_343_5_3_i_reg_8246 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_6_lo_4_reg_9311 <= src_kernel_win_0_val_4_6_fu_724;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it31) & (tmp_343_5_2_i_reg_8241 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_7_lo_4_reg_9317 <= src_kernel_win_0_val_4_7_fu_728;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it26) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it25))) begin
        src_kernel_win_0_val_5_1_fu_744 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it25;
        src_kernel_win_0_val_5_2_fu_748 <= src_kernel_win_0_val_5_1_fu_744;
        src_kernel_win_0_val_5_3_fu_752 <= src_kernel_win_0_val_5_2_fu_748;
        src_kernel_win_0_val_5_4_fu_756 <= src_kernel_win_0_val_5_3_fu_752;
        src_kernel_win_0_val_5_5_fu_760 <= src_kernel_win_0_val_5_4_fu_756;
        src_kernel_win_0_val_5_6_fu_764 <= src_kernel_win_0_val_5_5_fu_760;
        src_kernel_win_0_val_5_7_fu_768 <= src_kernel_win_0_val_5_6_fu_764;
        src_kernel_win_0_val_5_8_fu_772 <= src_kernel_win_0_val_5_7_fu_768;
        src_kernel_win_0_val_5_9_fu_776 <= src_kernel_win_0_val_5_8_fu_772;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it25) & (tmp_343_4_8_i_reg_8221 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_1_lo_4_reg_9183 <= src_kernel_win_0_val_5_1_fu_744;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it25) & (tmp_343_4_7_i_reg_8216 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_2_lo_4_reg_9189 <= src_kernel_win_0_val_5_2_fu_748;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it25) & (tmp_343_4_6_i_reg_8211 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_3_lo_4_reg_9195 <= src_kernel_win_0_val_5_3_fu_752;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it25) & (tmp_343_4_5_i_reg_8206 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_4_lo_4_reg_9201 <= src_kernel_win_0_val_5_4_fu_756;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it25) & (tmp_343_4_4_i_reg_8201 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_5_lo_4_reg_9207 <= src_kernel_win_0_val_5_5_fu_760;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it25) & (tmp_343_4_3_i_reg_8196 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_6_lo_4_reg_9213 <= src_kernel_win_0_val_5_6_fu_764;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it25) & (tmp_343_4_2_i_reg_8191 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_7_lo_4_reg_9219 <= src_kernel_win_0_val_5_7_fu_768;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it20) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it19))) begin
        src_kernel_win_0_val_6_1_fu_784 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it19;
        src_kernel_win_0_val_6_2_fu_788 <= src_kernel_win_0_val_6_1_fu_784;
        src_kernel_win_0_val_6_3_fu_792 <= src_kernel_win_0_val_6_2_fu_788;
        src_kernel_win_0_val_6_4_fu_796 <= src_kernel_win_0_val_6_3_fu_792;
        src_kernel_win_0_val_6_5_fu_800 <= src_kernel_win_0_val_6_4_fu_796;
        src_kernel_win_0_val_6_6_fu_804 <= src_kernel_win_0_val_6_5_fu_800;
        src_kernel_win_0_val_6_7_fu_808 <= src_kernel_win_0_val_6_6_fu_804;
        src_kernel_win_0_val_6_8_fu_812 <= src_kernel_win_0_val_6_7_fu_808;
        src_kernel_win_0_val_6_9_fu_816 <= src_kernel_win_0_val_6_8_fu_812;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it19) & (tmp_343_3_8_i_reg_8171 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_1_lo_4_reg_9085 <= src_kernel_win_0_val_6_1_fu_784;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it19) & (tmp_343_3_7_i_reg_8166 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_2_lo_4_reg_9091 <= src_kernel_win_0_val_6_2_fu_788;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it19) & (tmp_343_3_6_i_reg_8161 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_3_lo_4_reg_9097 <= src_kernel_win_0_val_6_3_fu_792;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it19) & (tmp_343_3_5_i_reg_8156 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_4_lo_4_reg_9103 <= src_kernel_win_0_val_6_4_fu_796;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it19) & (tmp_343_3_4_i_reg_8151 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_5_lo_4_reg_9109 <= src_kernel_win_0_val_6_5_fu_800;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it19) & (tmp_343_3_3_i_reg_8146 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_6_lo_4_reg_9115 <= src_kernel_win_0_val_6_6_fu_804;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it19) & (tmp_343_3_2_i_reg_8141 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_7_lo_4_reg_9121 <= src_kernel_win_0_val_6_7_fu_808;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it13))) begin
        src_kernel_win_0_val_7_1_fu_824 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it13;
        src_kernel_win_0_val_7_2_fu_828 <= src_kernel_win_0_val_7_1_fu_824;
        src_kernel_win_0_val_7_3_fu_832 <= src_kernel_win_0_val_7_2_fu_828;
        src_kernel_win_0_val_7_4_fu_836 <= src_kernel_win_0_val_7_3_fu_832;
        src_kernel_win_0_val_7_5_fu_840 <= src_kernel_win_0_val_7_4_fu_836;
        src_kernel_win_0_val_7_6_fu_844 <= src_kernel_win_0_val_7_5_fu_840;
        src_kernel_win_0_val_7_7_fu_848 <= src_kernel_win_0_val_7_6_fu_844;
        src_kernel_win_0_val_7_8_fu_852 <= src_kernel_win_0_val_7_7_fu_848;
        src_kernel_win_0_val_7_9_fu_856 <= src_kernel_win_0_val_7_8_fu_852;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it13) & (tmp_343_2_8_i_reg_8121 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_1_lo_4_reg_8987 <= src_kernel_win_0_val_7_1_fu_824;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it13) & (tmp_343_2_7_i_reg_8116 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_2_lo_4_reg_8993 <= src_kernel_win_0_val_7_2_fu_828;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it13) & (tmp_343_2_6_i_reg_8111 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_3_lo_4_reg_8999 <= src_kernel_win_0_val_7_3_fu_832;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it13) & (tmp_343_2_5_i_reg_8106 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_4_lo_4_reg_9005 <= src_kernel_win_0_val_7_4_fu_836;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it13) & (tmp_343_2_4_i_reg_8101 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_5_lo_4_reg_9011 <= src_kernel_win_0_val_7_5_fu_840;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it13) & (tmp_343_2_3_i_reg_8096 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_6_lo_4_reg_9017 <= src_kernel_win_0_val_7_6_fu_844;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it13) & (tmp_343_2_2_i_reg_8091 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_7_lo_4_reg_9023 <= src_kernel_win_0_val_7_7_fu_848;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it7))) begin
        src_kernel_win_0_val_8_1_fu_864 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it7;
        src_kernel_win_0_val_8_2_fu_868 <= src_kernel_win_0_val_8_1_fu_864;
        src_kernel_win_0_val_8_3_fu_872 <= src_kernel_win_0_val_8_2_fu_868;
        src_kernel_win_0_val_8_4_fu_876 <= src_kernel_win_0_val_8_3_fu_872;
        src_kernel_win_0_val_8_5_fu_880 <= src_kernel_win_0_val_8_4_fu_876;
        src_kernel_win_0_val_8_6_fu_884 <= src_kernel_win_0_val_8_5_fu_880;
        src_kernel_win_0_val_8_7_fu_888 <= src_kernel_win_0_val_8_6_fu_884;
        src_kernel_win_0_val_8_8_fu_892 <= src_kernel_win_0_val_8_7_fu_888;
        src_kernel_win_0_val_8_9_fu_896 <= src_kernel_win_0_val_8_8_fu_892;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it7) & (tmp_343_1_8_i_reg_8071 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_1_lo_4_reg_8889 <= src_kernel_win_0_val_8_1_fu_864;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it7) & (tmp_343_1_7_i_reg_8066 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_2_lo_4_reg_8895 <= src_kernel_win_0_val_8_2_fu_868;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it7) & (tmp_343_1_6_i_reg_8061 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_3_lo_4_reg_8901 <= src_kernel_win_0_val_8_3_fu_872;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it7) & (tmp_343_1_5_i_reg_8056 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_4_lo_4_reg_8907 <= src_kernel_win_0_val_8_4_fu_876;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it7) & (tmp_343_1_4_i_reg_8051 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_5_lo_4_reg_8913 <= src_kernel_win_0_val_8_5_fu_880;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it7) & (tmp_343_1_3_i_reg_8046 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_6_lo_4_reg_8919 <= src_kernel_win_0_val_8_6_fu_884;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it7) & (tmp_343_1_2_i_reg_8041 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_7_lo_4_reg_8925 <= src_kernel_win_0_val_8_7_fu_888;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        src_kernel_win_0_val_9_1_fu_904 <= src_kernel_win_0_val_9_0_fu_4566_p3;
        src_kernel_win_0_val_9_2_fu_900 <= src_kernel_win_0_val_9_1_fu_904;
        src_kernel_win_0_val_9_3_fu_860 <= src_kernel_win_0_val_9_2_fu_900;
        src_kernel_win_0_val_9_4_fu_820 <= src_kernel_win_0_val_9_3_fu_860;
        src_kernel_win_0_val_9_5_fu_780 <= src_kernel_win_0_val_9_4_fu_820;
        src_kernel_win_0_val_9_6_fu_740 <= src_kernel_win_0_val_9_5_fu_780;
        src_kernel_win_0_val_9_7_fu_700 <= src_kernel_win_0_val_9_6_fu_740;
        src_kernel_win_0_val_9_8_fu_660 <= src_kernel_win_0_val_9_7_fu_700;
        src_kernel_win_0_val_9_9_fu_620 <= src_kernel_win_0_val_9_8_fu_660;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_1_6_i_reg_8061 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it10))) begin
        temp_0_i_i_i_i452_059_i_i_i32_14_reg_8964 <= temp_0_i_i_i_i452_059_i_i_i32_14_fu_4995_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it13) & (tmp_343_2_1_i_reg_8086 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i452_059_i_i_i32_19_reg_9034 <= temp_0_i_i_i_i452_059_i_i_i32_19_fu_5112_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_2_6_i_reg_8111 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it16))) begin
        temp_0_i_i_i_i452_059_i_i_i32_24_reg_9062 <= temp_0_i_i_i_i452_059_i_i_i32_24_fu_5268_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it19) & (tmp_343_3_1_i_reg_8136 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i452_059_i_i_i32_29_reg_9132 <= temp_0_i_i_i_i452_059_i_i_i32_29_fu_5385_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_3_6_i_reg_8161 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it22))) begin
        temp_0_i_i_i_i452_059_i_i_i32_34_reg_9160 <= temp_0_i_i_i_i452_059_i_i_i32_34_fu_5541_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it25) & (tmp_343_4_1_i_reg_8186 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i452_059_i_i_i32_39_reg_9230 <= temp_0_i_i_i_i452_059_i_i_i32_39_fu_5658_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_4_6_i_reg_8211 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it28))) begin
        temp_0_i_i_i_i452_059_i_i_i32_44_reg_9258 <= temp_0_i_i_i_i452_059_i_i_i32_44_fu_5814_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it31) & (tmp_343_5_1_i_reg_8236 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i452_059_i_i_i32_49_reg_9328 <= temp_0_i_i_i_i452_059_i_i_i32_49_fu_5931_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it3) & (tmp_343_0_5_i_reg_8006 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i452_059_i_i_i32_4_reg_8859 <= temp_0_i_i_i_i452_059_i_i_i32_4_fu_4706_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_5_6_i_reg_8261 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it34))) begin
        temp_0_i_i_i_i452_059_i_i_i32_54_reg_9356 <= temp_0_i_i_i_i452_059_i_i_i32_54_fu_6087_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it37) & (tmp_343_6_1_i_reg_8286 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i452_059_i_i_i32_59_reg_9426 <= temp_0_i_i_i_i452_059_i_i_i32_59_fu_6204_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_6_6_i_reg_8311 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it40))) begin
        temp_0_i_i_i_i452_059_i_i_i32_64_reg_9454 <= temp_0_i_i_i_i452_059_i_i_i32_64_fu_6360_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it43) & (tmp_343_7_1_i_reg_8336 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i452_059_i_i_i32_69_reg_9524 <= temp_0_i_i_i_i452_059_i_i_i32_69_fu_6477_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_7_6_i_reg_8361 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it46))) begin
        temp_0_i_i_i_i452_059_i_i_i32_74_reg_9552 <= temp_0_i_i_i_i452_059_i_i_i32_74_fu_6633_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it49) & (tmp_343_8_1_i_reg_8386 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i452_059_i_i_i32_79_reg_9622 <= temp_0_i_i_i_i452_059_i_i_i32_79_fu_6750_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_8_6_i_reg_8411 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it52))) begin
        temp_0_i_i_i_i452_059_i_i_i32_84_reg_9650 <= temp_0_i_i_i_i452_059_i_i_i32_84_fu_6906_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it55) & (tmp_343_9_1_i_reg_8436 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i452_059_i_i_i32_89_reg_9720 <= temp_0_i_i_i_i452_059_i_i_i32_89_fu_7023_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_9_6_i_reg_8461 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it58))) begin
        temp_0_i_i_i_i452_059_i_i_i32_94_reg_9748 <= temp_0_i_i_i_i452_059_i_i_i32_94_fu_7179_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it7) & (tmp_343_1_1_i_reg_8036 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i452_059_i_i_i32_reg_8936 <= temp_0_i_i_i_i452_059_i_i_i32_fu_4839_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it1) & (tmp_343_0_2_i_reg_7991 == ap_const_lv1_0))) begin
        tmp_355_0_2_i_reg_8842 <= tmp_355_0_2_i_fu_4604_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it4) & (tmp_343_0_7_i_reg_8016 == ap_const_lv1_0))) begin
        tmp_355_0_7_i_reg_8870 <= tmp_355_0_7_i_fu_4737_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_1_3_i_reg_8046 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it8))) begin
        tmp_355_1_3_i_reg_8947 <= tmp_355_1_3_i_fu_4939_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_1_8_i_reg_8071 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it11))) begin
        tmp_355_1_8_i_reg_8975 <= tmp_355_1_8_i_fu_5026_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_2_3_i_reg_8096 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it14))) begin
        tmp_355_2_3_i_reg_9045 <= tmp_355_2_3_i_fu_5212_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_2_8_i_reg_8121 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it17))) begin
        tmp_355_2_8_i_reg_9073 <= tmp_355_2_8_i_fu_5299_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_3_3_i_reg_8146 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it20))) begin
        tmp_355_3_3_i_reg_9143 <= tmp_355_3_3_i_fu_5485_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_3_8_i_reg_8171 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it23))) begin
        tmp_355_3_8_i_reg_9171 <= tmp_355_3_8_i_fu_5572_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_4_3_i_reg_8196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it26))) begin
        tmp_355_4_3_i_reg_9241 <= tmp_355_4_3_i_fu_5758_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_4_8_i_reg_8221 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it29))) begin
        tmp_355_4_8_i_reg_9269 <= tmp_355_4_8_i_fu_5845_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_5_3_i_reg_8246 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it32))) begin
        tmp_355_5_3_i_reg_9339 <= tmp_355_5_3_i_fu_6031_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_5_8_i_reg_8271 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it35))) begin
        tmp_355_5_8_i_reg_9367 <= tmp_355_5_8_i_fu_6118_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_6_3_i_reg_8296 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it38))) begin
        tmp_355_6_3_i_reg_9437 <= tmp_355_6_3_i_fu_6304_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_6_8_i_reg_8321 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it41))) begin
        tmp_355_6_8_i_reg_9465 <= tmp_355_6_8_i_fu_6391_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_7_3_i_reg_8346 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it44))) begin
        tmp_355_7_3_i_reg_9535 <= tmp_355_7_3_i_fu_6577_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_7_8_i_reg_8371 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it47))) begin
        tmp_355_7_8_i_reg_9563 <= tmp_355_7_8_i_fu_6664_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_8_3_i_reg_8396 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it50))) begin
        tmp_355_8_3_i_reg_9633 <= tmp_355_8_3_i_fu_6850_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_8_8_i_reg_8421 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it53))) begin
        tmp_355_8_8_i_reg_9661 <= tmp_355_8_8_i_fu_6937_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_9_3_i_reg_8446 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it56))) begin
        tmp_355_9_3_i_reg_9731 <= tmp_355_9_3_i_fu_7123_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_9_8_i_reg_8471 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it59))) begin
        tmp_355_9_8_i_reg_9759 <= tmp_355_9_8_i_fu_7210_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it60))) begin
        tmp_4_reg_9764 <= tmp_4_fu_7238_p3;
    end
end

always @ (ap_done_reg or exitcond1_fu_3346_p2 or ap_sig_cseq_ST_st2_fsm_1) begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_3346_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (exitcond1_fu_3346_p2 or ap_sig_cseq_ST_st2_fsm_1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_3346_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1627) begin
    if (ap_sig_bdd_1627) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_23) begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1573) begin
    if (ap_sig_bdd_1573) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_3398) begin
    if (ap_sig_bdd_3398) begin
        ap_sig_cseq_ST_st66_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st66_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        heightloop_1_reload_out_write = ap_const_logic_1;
    end else begin
        heightloop_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        heightloop_1_reload_read = ap_const_logic_1;
    end else begin
        heightloop_1_reload_read = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8508 or tmp_140_i_reg_8517 or ap_reg_ppstg_exitcond_reg_8610_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8517) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))))) begin
        img_1_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        img_1_data_stream_0_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it61 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it61) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        img_2_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        img_2_data_stream_0_V_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_10_3_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_10_3_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8508 or tmp_140_i_reg_8517 or tmp_223_9_i_reg_8542 or ap_reg_ppstg_exitcond_reg_8610_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8517) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_9_i_reg_8542)))) begin
        k_buf_0_val_10_3_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_10_3_i_ce1 = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8508 or tmp_140_i_reg_8517 or tmp_223_9_i_reg_8542 or ap_reg_ppstg_exitcond_reg_8610_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8517) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_9_i_reg_8542)))) begin
        k_buf_0_val_10_3_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_10_3_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_11_3_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_11_3_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8508 or tmp_140_i_reg_8517 or tmp_223_8_i_reg_8538 or ap_reg_ppstg_exitcond_reg_8610_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8517) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_8_i_reg_8538)))) begin
        k_buf_0_val_11_3_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_11_3_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_1_data_stream_0_V_dout or k_buf_0_val_10_3_i_q0 or ap_sig_bdd_6930 or ap_sig_bdd_6932 or ap_sig_bdd_6929) begin
    if (ap_sig_bdd_6929) begin
        if (ap_sig_bdd_6932) begin
            k_buf_0_val_11_3_i_d1 = k_buf_0_val_10_3_i_q0;
        end else if (ap_sig_bdd_6930) begin
            k_buf_0_val_11_3_i_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_11_3_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_11_3_i_d1 = 'bx;
    end
end

always @ (tmp_46_i_reg_8508 or tmp_140_i_reg_8517 or tmp_223_8_i_reg_8538 or ap_reg_ppstg_exitcond_reg_8610_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8517) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_8_i_reg_8538)))) begin
        k_buf_0_val_11_3_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_11_3_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_12_3_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_12_3_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8508 or tmp_140_i_reg_8517 or tmp_223_7_i_reg_8534 or ap_reg_ppstg_exitcond_reg_8610_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8517) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_7_i_reg_8534)))) begin
        k_buf_0_val_12_3_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_12_3_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_1_data_stream_0_V_dout or k_buf_0_val_11_3_i_q0 or ap_sig_bdd_6932 or ap_sig_bdd_6929 or ap_sig_bdd_6935) begin
    if (ap_sig_bdd_6929) begin
        if (ap_sig_bdd_6932) begin
            k_buf_0_val_12_3_i_d1 = k_buf_0_val_11_3_i_q0;
        end else if (ap_sig_bdd_6935) begin
            k_buf_0_val_12_3_i_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_12_3_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_12_3_i_d1 = 'bx;
    end
end

always @ (tmp_46_i_reg_8508 or tmp_140_i_reg_8517 or tmp_223_7_i_reg_8534 or ap_reg_ppstg_exitcond_reg_8610_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8517) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_7_i_reg_8534)))) begin
        k_buf_0_val_12_3_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_12_3_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_13_3_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_13_3_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8508 or tmp_140_i_reg_8517 or tmp_223_6_i_reg_8530 or ap_reg_ppstg_exitcond_reg_8610_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8517) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_6_i_reg_8530)))) begin
        k_buf_0_val_13_3_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_13_3_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_1_data_stream_0_V_dout or k_buf_0_val_12_3_i_q0 or ap_sig_bdd_6932 or ap_sig_bdd_6929 or ap_sig_bdd_6937) begin
    if (ap_sig_bdd_6929) begin
        if (ap_sig_bdd_6932) begin
            k_buf_0_val_13_3_i_d1 = k_buf_0_val_12_3_i_q0;
        end else if (ap_sig_bdd_6937) begin
            k_buf_0_val_13_3_i_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_13_3_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_13_3_i_d1 = 'bx;
    end
end

always @ (tmp_46_i_reg_8508 or tmp_140_i_reg_8517 or tmp_223_6_i_reg_8530 or ap_reg_ppstg_exitcond_reg_8610_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8517) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_6_i_reg_8530)))) begin
        k_buf_0_val_13_3_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_13_3_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_14_3_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_14_3_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8508 or tmp_140_i_reg_8517 or tmp_223_5_i_reg_8526 or ap_reg_ppstg_exitcond_reg_8610_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8517) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_5_i_reg_8526)))) begin
        k_buf_0_val_14_3_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_14_3_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_1_data_stream_0_V_dout or k_buf_0_val_13_3_i_q0 or ap_sig_bdd_6932 or ap_sig_bdd_6929 or ap_sig_bdd_6939) begin
    if (ap_sig_bdd_6929) begin
        if (ap_sig_bdd_6932) begin
            k_buf_0_val_14_3_i_d1 = k_buf_0_val_13_3_i_q0;
        end else if (ap_sig_bdd_6939) begin
            k_buf_0_val_14_3_i_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_14_3_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_14_3_i_d1 = 'bx;
    end
end

always @ (tmp_46_i_reg_8508 or tmp_140_i_reg_8517 or tmp_223_5_i_reg_8526 or ap_reg_ppstg_exitcond_reg_8610_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8517) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_5_i_reg_8526)))) begin
        k_buf_0_val_14_3_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_14_3_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_15_3_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_15_3_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8508 or tmp_140_i_reg_8517 or tmp_223_i_reg_8522 or ap_reg_ppstg_exitcond_reg_8610_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8517) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_i_reg_8522)))) begin
        k_buf_0_val_15_3_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_15_3_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_1_data_stream_0_V_dout or k_buf_0_val_14_3_i_q0 or ap_sig_bdd_6932 or ap_sig_bdd_6929 or ap_sig_bdd_6941) begin
    if (ap_sig_bdd_6929) begin
        if (ap_sig_bdd_6932) begin
            k_buf_0_val_15_3_i_d1 = k_buf_0_val_14_3_i_q0;
        end else if (ap_sig_bdd_6941) begin
            k_buf_0_val_15_3_i_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_15_3_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_15_3_i_d1 = 'bx;
    end
end

always @ (tmp_46_i_reg_8508 or tmp_140_i_reg_8517 or tmp_223_i_reg_8522 or ap_reg_ppstg_exitcond_reg_8610_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8517) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_i_reg_8522)))) begin
        k_buf_0_val_15_3_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_15_3_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_16_3_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_16_3_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8508 or tmp_140_i_reg_8517 or tmp_223_i_reg_8522 or ap_reg_ppstg_exitcond_reg_8610_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8517) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_i_reg_8522)))) begin
        k_buf_0_val_16_3_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_16_3_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_1_data_stream_0_V_dout or k_buf_0_val_15_3_i_q0 or ap_sig_bdd_6932 or ap_sig_bdd_6929 or ap_sig_bdd_6941) begin
    if (ap_sig_bdd_6929) begin
        if (ap_sig_bdd_6932) begin
            k_buf_0_val_16_3_i_d1 = k_buf_0_val_15_3_i_q0;
        end else if (ap_sig_bdd_6941) begin
            k_buf_0_val_16_3_i_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_16_3_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_16_3_i_d1 = 'bx;
    end
end

always @ (tmp_46_i_reg_8508 or tmp_140_i_reg_8517 or tmp_223_i_reg_8522 or ap_reg_ppstg_exitcond_reg_8610_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8517) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_i_reg_8522)))) begin
        k_buf_0_val_16_3_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_16_3_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_17_3_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_17_3_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8508 or tmp_140_i_reg_8517 or tmp_223_i_reg_8522 or ap_reg_ppstg_exitcond_reg_8610_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8517) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_i_reg_8522)))) begin
        k_buf_0_val_17_3_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_17_3_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_1_data_stream_0_V_dout or k_buf_0_val_16_3_i_q0 or ap_sig_bdd_6932 or ap_sig_bdd_6929 or ap_sig_bdd_6941) begin
    if (ap_sig_bdd_6929) begin
        if (ap_sig_bdd_6932) begin
            k_buf_0_val_17_3_i_d1 = k_buf_0_val_16_3_i_q0;
        end else if (ap_sig_bdd_6941) begin
            k_buf_0_val_17_3_i_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_17_3_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_17_3_i_d1 = 'bx;
    end
end

always @ (tmp_46_i_reg_8508 or tmp_140_i_reg_8517 or tmp_223_i_reg_8522 or ap_reg_ppstg_exitcond_reg_8610_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8517) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_i_reg_8522)))) begin
        k_buf_0_val_17_3_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_17_3_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_18_3_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_18_3_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8508 or tmp_140_i_reg_8517 or tmp_223_i_reg_8522 or ap_reg_ppstg_exitcond_reg_8610_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8517) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_i_reg_8522)))) begin
        k_buf_0_val_18_3_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_18_3_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_1_data_stream_0_V_dout or k_buf_0_val_17_3_i_q0 or ap_sig_bdd_6932 or ap_sig_bdd_6929 or ap_sig_bdd_6941) begin
    if (ap_sig_bdd_6929) begin
        if (ap_sig_bdd_6932) begin
            k_buf_0_val_18_3_i_d1 = k_buf_0_val_17_3_i_q0;
        end else if (ap_sig_bdd_6941) begin
            k_buf_0_val_18_3_i_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_18_3_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_18_3_i_d1 = 'bx;
    end
end

always @ (tmp_46_i_reg_8508 or tmp_140_i_reg_8517 or tmp_223_i_reg_8522 or ap_reg_ppstg_exitcond_reg_8610_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8517) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_i_reg_8522)))) begin
        k_buf_0_val_18_3_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_18_3_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_19_3_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_19_3_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8508 or tmp_140_i_reg_8517 or tmp_223_i_reg_8522 or ap_reg_ppstg_exitcond_reg_8610_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8517) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_i_reg_8522)))) begin
        k_buf_0_val_19_3_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_19_3_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_1_data_stream_0_V_dout or k_buf_0_val_18_3_i_q0 or ap_sig_bdd_6932 or ap_sig_bdd_6929 or ap_sig_bdd_6941) begin
    if (ap_sig_bdd_6929) begin
        if (ap_sig_bdd_6932) begin
            k_buf_0_val_19_3_i_d1 = k_buf_0_val_18_3_i_q0;
        end else if (ap_sig_bdd_6941) begin
            k_buf_0_val_19_3_i_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_19_3_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_19_3_i_d1 = 'bx;
    end
end

always @ (tmp_46_i_reg_8508 or tmp_140_i_reg_8517 or tmp_223_i_reg_8522 or ap_reg_ppstg_exitcond_reg_8610_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8517) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_i_reg_8522)))) begin
        k_buf_0_val_19_3_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_19_3_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast27806_reload_out_write = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast27806_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast27806_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast27806_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast27807_reload_out_write = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast27807_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast27807_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast27807_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast_reload_out_write = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_reload_out_write = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        tmp_41_cast_reload_out_write = ap_const_logic_1;
    end else begin
        tmp_41_cast_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        tmp_41_cast_reload_read = ap_const_logic_1;
    end else begin
        tmp_41_cast_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        tmp_41_reload_out_write = ap_const_logic_1;
    end else begin
        tmp_41_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        tmp_41_reload_read = ap_const_logic_1;
    end else begin
        tmp_41_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        widthloop_1_reload_out_write = ap_const_logic_1;
    end else begin
        widthloop_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        widthloop_1_reload_read = ap_const_logic_1;
    end else begin
        widthloop_1_reload_read = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or ap_sig_bdd_1343 or exitcond1_fu_3346_p2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it61 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_1343) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(exitcond1_fu_3346_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it62) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it61)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it62) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it61)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_st66_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_st66_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign ImagLoc_x_fu_3741_p2 = ($signed(ap_const_lv12_FFB) + $signed(tmp_51_cast27804_i_fu_3720_p1));


always @ (ap_start or ap_done_reg or heightloop_1_reload_empty_n or widthloop_1_reload_empty_n or p_neg392_i_i_i2_cast_reload_empty_n or p_neg392_i_i_i2_cast27806_reload_empty_n or p_neg392_i_i_i2_reload_empty_n or tmp_41_cast_reload_empty_n or tmp_41_reload_empty_n or p_neg392_i_i_i2_cast27807_reload_empty_n or wdw_val_0_0_reload_empty_n or wdw_val_0_1_reload_empty_n or wdw_val_0_2_reload_empty_n or wdw_val_0_3_reload_empty_n or wdw_val_0_4_reload_empty_n or wdw_val_0_5_reload_empty_n or wdw_val_0_6_reload_empty_n or wdw_val_0_7_reload_empty_n or wdw_val_0_8_reload_empty_n or wdw_val_0_9_reload_empty_n or wdw_val_1_0_reload_empty_n or wdw_val_1_1_reload_empty_n or wdw_val_1_2_reload_empty_n or wdw_val_1_3_reload_empty_n or wdw_val_1_4_reload_empty_n or wdw_val_1_5_reload_empty_n or wdw_val_1_6_reload_empty_n or wdw_val_1_7_reload_empty_n or wdw_val_1_8_reload_empty_n or wdw_val_1_9_reload_empty_n or wdw_val_2_0_reload_empty_n or wdw_val_2_1_reload_empty_n or wdw_val_2_2_reload_empty_n or wdw_val_2_3_reload_empty_n or wdw_val_2_4_reload_empty_n or wdw_val_2_5_reload_empty_n or wdw_val_2_6_reload_empty_n or wdw_val_2_7_reload_empty_n or wdw_val_2_8_reload_empty_n or wdw_val_2_9_reload_empty_n or wdw_val_3_0_reload_empty_n or wdw_val_3_1_reload_empty_n or wdw_val_3_2_reload_empty_n or wdw_val_3_3_reload_empty_n or wdw_val_3_4_reload_empty_n or wdw_val_3_5_reload_empty_n or wdw_val_3_6_reload_empty_n or wdw_val_3_7_reload_empty_n or wdw_val_3_8_reload_empty_n or wdw_val_3_9_reload_empty_n or wdw_val_4_0_reload_empty_n or wdw_val_4_1_reload_empty_n or wdw_val_4_2_reload_empty_n or wdw_val_4_3_reload_empty_n or wdw_val_4_4_reload_empty_n or wdw_val_4_5_reload_empty_n or wdw_val_4_6_reload_empty_n or wdw_val_4_7_reload_empty_n or wdw_val_4_8_reload_empty_n or wdw_val_4_9_reload_empty_n or wdw_val_5_0_reload_empty_n or wdw_val_5_1_reload_empty_n or wdw_val_5_2_reload_empty_n or wdw_val_5_3_reload_empty_n or wdw_val_5_4_reload_empty_n or wdw_val_5_5_reload_empty_n or wdw_val_5_6_reload_empty_n or wdw_val_5_7_reload_empty_n or wdw_val_5_8_reload_empty_n or wdw_val_5_9_reload_empty_n or wdw_val_6_0_reload_empty_n or wdw_val_6_1_reload_empty_n or wdw_val_6_2_reload_empty_n or wdw_val_6_3_reload_empty_n or wdw_val_6_4_reload_empty_n or wdw_val_6_5_reload_empty_n or wdw_val_6_6_reload_empty_n or wdw_val_6_7_reload_empty_n or wdw_val_6_8_reload_empty_n or wdw_val_6_9_reload_empty_n or wdw_val_7_0_reload_empty_n or wdw_val_7_1_reload_empty_n or wdw_val_7_2_reload_empty_n or wdw_val_7_3_reload_empty_n or wdw_val_7_4_reload_empty_n or wdw_val_7_5_reload_empty_n or wdw_val_7_6_reload_empty_n or wdw_val_7_7_reload_empty_n or wdw_val_7_8_reload_empty_n or wdw_val_7_9_reload_empty_n or wdw_val_8_0_reload_empty_n or wdw_val_8_1_reload_empty_n or wdw_val_8_2_reload_empty_n or wdw_val_8_3_reload_empty_n or wdw_val_8_4_reload_empty_n or wdw_val_8_5_reload_empty_n or wdw_val_8_6_reload_empty_n or wdw_val_8_7_reload_empty_n or wdw_val_8_8_reload_empty_n or wdw_val_8_9_reload_empty_n or wdw_val_9_0_reload_empty_n or wdw_val_9_1_reload_empty_n or wdw_val_9_2_reload_empty_n or wdw_val_9_3_reload_empty_n or wdw_val_9_4_reload_empty_n or wdw_val_9_5_reload_empty_n or wdw_val_9_6_reload_empty_n or wdw_val_9_7_reload_empty_n or wdw_val_9_9_reload_empty_n or wdw_val_9_8_reload_empty_n or heightloop_1_reload_out_full_n or widthloop_1_reload_out_full_n or p_neg392_i_i_i2_cast_reload_out_full_n or p_neg392_i_i_i2_cast27806_reload_out_full_n or p_neg392_i_i_i2_reload_out_full_n or tmp_41_cast_reload_out_full_n or tmp_41_reload_out_full_n or p_neg392_i_i_i2_cast27807_reload_out_full_n or wdw_val_0_0_reload_out_full_n or wdw_val_0_1_reload_out_full_n or wdw_val_0_2_reload_out_full_n or wdw_val_0_3_reload_out_full_n or wdw_val_0_4_reload_out_full_n or wdw_val_0_5_reload_out_full_n or wdw_val_0_6_reload_out_full_n or wdw_val_0_7_reload_out_full_n or wdw_val_0_8_reload_out_full_n or wdw_val_0_9_reload_out_full_n or wdw_val_1_0_reload_out_full_n or wdw_val_1_1_reload_out_full_n or wdw_val_1_2_reload_out_full_n or wdw_val_1_3_reload_out_full_n or wdw_val_1_4_reload_out_full_n or wdw_val_1_5_reload_out_full_n or wdw_val_1_6_reload_out_full_n or wdw_val_1_7_reload_out_full_n or wdw_val_1_8_reload_out_full_n or wdw_val_1_9_reload_out_full_n or wdw_val_2_0_reload_out_full_n or wdw_val_2_1_reload_out_full_n or wdw_val_2_2_reload_out_full_n or wdw_val_2_3_reload_out_full_n or wdw_val_2_4_reload_out_full_n or wdw_val_2_5_reload_out_full_n or wdw_val_2_6_reload_out_full_n or wdw_val_2_7_reload_out_full_n or wdw_val_2_8_reload_out_full_n or wdw_val_2_9_reload_out_full_n or wdw_val_3_0_reload_out_full_n or wdw_val_3_1_reload_out_full_n or wdw_val_3_2_reload_out_full_n or wdw_val_3_3_reload_out_full_n or wdw_val_3_4_reload_out_full_n or wdw_val_3_5_reload_out_full_n or wdw_val_3_6_reload_out_full_n or wdw_val_3_7_reload_out_full_n or wdw_val_3_8_reload_out_full_n or wdw_val_3_9_reload_out_full_n or wdw_val_4_0_reload_out_full_n or wdw_val_4_1_reload_out_full_n or wdw_val_4_2_reload_out_full_n or wdw_val_4_3_reload_out_full_n or wdw_val_4_4_reload_out_full_n or wdw_val_4_5_reload_out_full_n or wdw_val_4_6_reload_out_full_n or wdw_val_4_7_reload_out_full_n or wdw_val_4_8_reload_out_full_n or wdw_val_4_9_reload_out_full_n or wdw_val_5_0_reload_out_full_n or wdw_val_5_1_reload_out_full_n or wdw_val_5_2_reload_out_full_n or wdw_val_5_3_reload_out_full_n or wdw_val_5_4_reload_out_full_n or wdw_val_5_5_reload_out_full_n or wdw_val_5_6_reload_out_full_n or wdw_val_5_7_reload_out_full_n or wdw_val_5_8_reload_out_full_n or wdw_val_5_9_reload_out_full_n or wdw_val_6_0_reload_out_full_n or wdw_val_6_1_reload_out_full_n or wdw_val_6_2_reload_out_full_n or wdw_val_6_3_reload_out_full_n or wdw_val_6_4_reload_out_full_n or wdw_val_6_5_reload_out_full_n or wdw_val_6_6_reload_out_full_n or wdw_val_6_7_reload_out_full_n or wdw_val_6_8_reload_out_full_n or wdw_val_6_9_reload_out_full_n or wdw_val_7_0_reload_out_full_n or wdw_val_7_1_reload_out_full_n or wdw_val_7_2_reload_out_full_n or wdw_val_7_3_reload_out_full_n or wdw_val_7_4_reload_out_full_n or wdw_val_7_5_reload_out_full_n or wdw_val_7_6_reload_out_full_n or wdw_val_7_7_reload_out_full_n or wdw_val_7_8_reload_out_full_n or wdw_val_7_9_reload_out_full_n or wdw_val_8_0_reload_out_full_n or wdw_val_8_1_reload_out_full_n or wdw_val_8_2_reload_out_full_n or wdw_val_8_3_reload_out_full_n or wdw_val_8_4_reload_out_full_n or wdw_val_8_5_reload_out_full_n or wdw_val_8_6_reload_out_full_n or wdw_val_8_7_reload_out_full_n or wdw_val_8_8_reload_out_full_n or wdw_val_8_9_reload_out_full_n or wdw_val_9_0_reload_out_full_n or wdw_val_9_1_reload_out_full_n or wdw_val_9_2_reload_out_full_n or wdw_val_9_3_reload_out_full_n or wdw_val_9_4_reload_out_full_n or wdw_val_9_5_reload_out_full_n or wdw_val_9_6_reload_out_full_n or wdw_val_9_7_reload_out_full_n or wdw_val_9_9_reload_out_full_n or wdw_val_9_8_reload_out_full_n) begin
    ap_sig_bdd_1343 = ((heightloop_1_reload_empty_n == ap_const_logic_0) | (widthloop_1_reload_empty_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast_reload_empty_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast27806_reload_empty_n == ap_const_logic_0) | (p_neg392_i_i_i2_reload_empty_n == ap_const_logic_0) | (tmp_41_cast_reload_empty_n == ap_const_logic_0) | (tmp_41_reload_empty_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast27807_reload_empty_n == ap_const_logic_0) | (wdw_val_0_0_reload_empty_n == ap_const_logic_0) | (wdw_val_0_1_reload_empty_n == ap_const_logic_0) | (wdw_val_0_2_reload_empty_n == ap_const_logic_0) | (wdw_val_0_3_reload_empty_n == ap_const_logic_0) | (wdw_val_0_4_reload_empty_n == ap_const_logic_0) | (wdw_val_0_5_reload_empty_n == ap_const_logic_0) | (wdw_val_0_6_reload_empty_n == ap_const_logic_0) | (wdw_val_0_7_reload_empty_n == ap_const_logic_0) | (wdw_val_0_8_reload_empty_n == ap_const_logic_0) | (wdw_val_0_9_reload_empty_n == ap_const_logic_0) | (wdw_val_1_0_reload_empty_n == ap_const_logic_0) | (wdw_val_1_1_reload_empty_n == ap_const_logic_0) | (wdw_val_1_2_reload_empty_n == ap_const_logic_0) | (wdw_val_1_3_reload_empty_n == ap_const_logic_0) | (wdw_val_1_4_reload_empty_n == ap_const_logic_0) | (wdw_val_1_5_reload_empty_n == ap_const_logic_0) | (wdw_val_1_6_reload_empty_n == ap_const_logic_0) | (wdw_val_1_7_reload_empty_n == ap_const_logic_0) | (wdw_val_1_8_reload_empty_n == ap_const_logic_0) | (wdw_val_1_9_reload_empty_n == ap_const_logic_0) | (wdw_val_2_0_reload_empty_n == ap_const_logic_0) | (wdw_val_2_1_reload_empty_n == ap_const_logic_0) | (wdw_val_2_2_reload_empty_n == ap_const_logic_0) | (wdw_val_2_3_reload_empty_n == ap_const_logic_0) | (wdw_val_2_4_reload_empty_n == ap_const_logic_0) | (wdw_val_2_5_reload_empty_n == ap_const_logic_0) | (wdw_val_2_6_reload_empty_n == ap_const_logic_0) | (wdw_val_2_7_reload_empty_n == ap_const_logic_0) | (wdw_val_2_8_reload_empty_n == ap_const_logic_0) | (wdw_val_2_9_reload_empty_n == ap_const_logic_0) | (wdw_val_3_0_reload_empty_n == ap_const_logic_0) | (wdw_val_3_1_reload_empty_n == ap_const_logic_0) | (wdw_val_3_2_reload_empty_n == ap_const_logic_0) | (wdw_val_3_3_reload_empty_n == ap_const_logic_0) | (wdw_val_3_4_reload_empty_n == ap_const_logic_0) | (wdw_val_3_5_reload_empty_n == ap_const_logic_0) | (wdw_val_3_6_reload_empty_n == ap_const_logic_0) | (wdw_val_3_7_reload_empty_n == ap_const_logic_0) | (wdw_val_3_8_reload_empty_n == ap_const_logic_0) | (wdw_val_3_9_reload_empty_n == ap_const_logic_0) | (wdw_val_4_0_reload_empty_n == ap_const_logic_0) | (wdw_val_4_1_reload_empty_n == ap_const_logic_0) | (wdw_val_4_2_reload_empty_n == ap_const_logic_0) | (wdw_val_4_3_reload_empty_n == ap_const_logic_0) | (wdw_val_4_4_reload_empty_n == ap_const_logic_0) | (wdw_val_4_5_reload_empty_n == ap_const_logic_0) | (wdw_val_4_6_reload_empty_n == ap_const_logic_0) | (wdw_val_4_7_reload_empty_n == ap_const_logic_0) | (wdw_val_4_8_reload_empty_n == ap_const_logic_0) | (wdw_val_4_9_reload_empty_n == ap_const_logic_0) | (wdw_val_5_0_reload_empty_n == ap_const_logic_0) | (wdw_val_5_1_reload_empty_n == ap_const_logic_0) | (wdw_val_5_2_reload_empty_n == ap_const_logic_0) | (wdw_val_5_3_reload_empty_n == ap_const_logic_0) | (wdw_val_5_4_reload_empty_n == ap_const_logic_0) | (wdw_val_5_5_reload_empty_n == ap_const_logic_0) | (wdw_val_5_6_reload_empty_n == ap_const_logic_0) | (wdw_val_5_7_reload_empty_n == ap_const_logic_0) | (wdw_val_5_8_reload_empty_n == ap_const_logic_0) | (wdw_val_5_9_reload_empty_n == ap_const_logic_0) | (wdw_val_6_0_reload_empty_n == ap_const_logic_0) | (wdw_val_6_1_reload_empty_n == ap_const_logic_0) | (wdw_val_6_2_reload_empty_n == ap_const_logic_0) | (wdw_val_6_3_reload_empty_n == ap_const_logic_0) | (wdw_val_6_4_reload_empty_n == ap_const_logic_0) | (wdw_val_6_5_reload_empty_n == ap_const_logic_0) | (wdw_val_6_6_reload_empty_n == ap_const_logic_0) | (wdw_val_6_7_reload_empty_n == ap_const_logic_0) | (wdw_val_6_8_reload_empty_n == ap_const_logic_0) | (wdw_val_6_9_reload_empty_n == ap_const_logic_0) | (wdw_val_7_0_reload_empty_n == ap_const_logic_0) | (wdw_val_7_1_reload_empty_n == ap_const_logic_0) | (wdw_val_7_2_reload_empty_n == ap_const_logic_0) | (wdw_val_7_3_reload_empty_n == ap_const_logic_0) | (wdw_val_7_4_reload_empty_n == ap_const_logic_0) | (wdw_val_7_5_reload_empty_n == ap_const_logic_0) | (wdw_val_7_6_reload_empty_n == ap_const_logic_0) | (wdw_val_7_7_reload_empty_n == ap_const_logic_0) | (wdw_val_7_8_reload_empty_n == ap_const_logic_0) | (wdw_val_7_9_reload_empty_n == ap_const_logic_0) | (wdw_val_8_0_reload_empty_n == ap_const_logic_0) | (wdw_val_8_1_reload_empty_n == ap_const_logic_0) | (wdw_val_8_2_reload_empty_n == ap_const_logic_0) | (wdw_val_8_3_reload_empty_n == ap_const_logic_0) | (wdw_val_8_4_reload_empty_n == ap_const_logic_0) | (wdw_val_8_5_reload_empty_n == ap_const_logic_0) | (wdw_val_8_6_reload_empty_n == ap_const_logic_0) | (wdw_val_8_7_reload_empty_n == ap_const_logic_0) | (wdw_val_8_8_reload_empty_n == ap_const_logic_0) | (wdw_val_8_9_reload_empty_n == ap_const_logic_0) | (wdw_val_9_0_reload_empty_n == ap_const_logic_0) | (wdw_val_9_1_reload_empty_n == ap_const_logic_0) | (wdw_val_9_2_reload_empty_n == ap_const_logic_0) | (wdw_val_9_3_reload_empty_n == ap_const_logic_0) | (wdw_val_9_4_reload_empty_n == ap_const_logic_0) | (wdw_val_9_5_reload_empty_n == ap_const_logic_0) | (wdw_val_9_6_reload_empty_n == ap_const_logic_0) | (wdw_val_9_7_reload_empty_n == ap_const_logic_0) | (wdw_val_9_9_reload_empty_n == ap_const_logic_0) | (wdw_val_9_8_reload_empty_n == ap_const_logic_0) | (heightloop_1_reload_out_full_n == ap_const_logic_0) | (widthloop_1_reload_out_full_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast_reload_out_full_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast27806_reload_out_full_n == ap_const_logic_0) | (p_neg392_i_i_i2_reload_out_full_n == ap_const_logic_0) | (tmp_41_cast_reload_out_full_n == ap_const_logic_0) | (tmp_41_reload_out_full_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast27807_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_8_reload_out_full_n == ap_const_logic_0) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1573 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1627 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (img_1_data_stream_0_V_empty_n or tmp_46_i_reg_8508 or tmp_140_i_reg_8517 or ap_reg_ppstg_exitcond_reg_8610_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) begin
    ap_sig_bdd_1651 = (((img_1_data_stream_0_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8517)) | ((img_1_data_stream_0_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0)));
end


always @ (img_2_data_stream_0_V_full_n or ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it61) begin
    ap_sig_bdd_1779 = ((img_2_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8648_pp0_it61));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_23 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_3398 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_reg_ppstg_exitcond_reg_8610_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1 or ap_reg_ppiten_pp0_it2) begin
    ap_sig_bdd_6929 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8624_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2));
end


always @ (tmp_140_i_reg_8517 or tmp_223_8_i_reg_8538) begin
    ap_sig_bdd_6930 = ((ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(ap_const_lv1_0 == tmp_223_8_i_reg_8538));
end


always @ (tmp_46_i_reg_8508 or tmp_140_i_reg_8517) begin
    ap_sig_bdd_6932 = (~(ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(tmp_46_i_reg_8508 == ap_const_lv1_0));
end


always @ (tmp_140_i_reg_8517 or tmp_223_7_i_reg_8534) begin
    ap_sig_bdd_6935 = ((ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(ap_const_lv1_0 == tmp_223_7_i_reg_8534));
end


always @ (tmp_140_i_reg_8517 or tmp_223_6_i_reg_8530) begin
    ap_sig_bdd_6937 = ((ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(ap_const_lv1_0 == tmp_223_6_i_reg_8530));
end


always @ (tmp_140_i_reg_8517 or tmp_223_5_i_reg_8526) begin
    ap_sig_bdd_6939 = ((ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(ap_const_lv1_0 == tmp_223_5_i_reg_8526));
end


always @ (tmp_140_i_reg_8517 or tmp_223_i_reg_8522) begin
    ap_sig_bdd_6941 = ((ap_const_lv1_0 == tmp_140_i_reg_8517) & ~(ap_const_lv1_0 == tmp_223_i_reg_8522));
end

assign brmerge4_i_fu_3784_p2 = (tmp_61_i_fu_3765_p2 | tmp_126_not_i_reg_8512);

assign col_assign_fu_3824_p2 = (tmp_reg_7949 - tmp_183_fu_3806_p1);

assign col_buf_0_val_0_0_fu_3908_p3 = ((ap_reg_ppstg_brmerge4_i_reg_8634_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_10_3_i_q0 : tmp_130_fu_3883_p12);

assign col_buf_0_val_1_0_fu_3940_p3 = ((ap_reg_ppstg_brmerge4_i_reg_8634_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_11_3_i_q0 : tmp_131_fu_3915_p12);

assign col_buf_0_val_2_0_fu_3972_p3 = ((ap_reg_ppstg_brmerge4_i_reg_8634_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_12_3_i_q0 : tmp_132_fu_3947_p12);

assign col_buf_0_val_3_0_fu_4004_p3 = ((ap_reg_ppstg_brmerge4_i_reg_8634_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_13_3_i_q0 : tmp_133_fu_3979_p12);

assign col_buf_0_val_4_0_fu_4036_p3 = ((ap_reg_ppstg_brmerge4_i_reg_8634_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_14_3_i_q0 : tmp_134_fu_4011_p12);

assign col_buf_0_val_5_0_fu_4068_p3 = ((ap_reg_ppstg_brmerge4_i_reg_8634_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_15_3_i_q0 : tmp_135_fu_4043_p12);

assign col_buf_0_val_6_0_fu_4100_p3 = ((ap_reg_ppstg_brmerge4_i_reg_8634_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_16_3_i_q0 : tmp_136_fu_4075_p12);

assign col_buf_0_val_7_0_fu_4132_p3 = ((ap_reg_ppstg_brmerge4_i_reg_8634_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_17_3_i_q0 : tmp_137_fu_4107_p12);

assign col_buf_0_val_8_0_fu_4164_p3 = ((ap_reg_ppstg_brmerge4_i_reg_8634_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_18_3_i_q0 : tmp_138_fu_4139_p12);

assign col_buf_0_val_9_0_fu_4196_p3 = ((ap_reg_ppstg_brmerge4_i_reg_8634_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_19_3_i_q0 : tmp_139_fu_4171_p12);

assign exitcond1_fu_3346_p2 = (p_014_0_i_i_i2_i_reg_2684 == heightloop_1_reload_read_reg_7925? 1'b1: 1'b0);

assign exitcond_fu_3724_p2 = (p_027_0_i_i_i2_i_reg_2695 == widthloop_1_reload_read_reg_7930? 1'b1: 1'b0);

assign heightloop_1_reload_out_din = heightloop_1_reload_dout;

assign i_V_fu_3351_p2 = (p_014_0_i_i_i2_i_reg_2684 + ap_const_lv11_1);

assign img_2_data_stream_0_V_din = tmp_4_reg_9764;

assign j_V_fu_3729_p2 = (p_027_0_i_i_i2_i_reg_2695 + ap_const_lv11_1);

assign k_buf_0_val_10_3_i_address0 = tmp_70_i_fu_3810_p1;

assign k_buf_0_val_10_3_i_address1 = k_buf_0_val_10_3_i_addr_reg_8666;

assign k_buf_0_val_10_3_i_d1 = img_1_data_stream_0_V_dout;

assign k_buf_0_val_11_3_i_address0 = tmp_70_i_fu_3810_p1;

assign k_buf_0_val_11_3_i_address1 = k_buf_0_val_11_3_i_addr_reg_8672;

assign k_buf_0_val_12_3_i_address0 = tmp_70_i_fu_3810_p1;

assign k_buf_0_val_12_3_i_address1 = k_buf_0_val_12_3_i_addr_reg_8678;

assign k_buf_0_val_13_3_i_address0 = tmp_70_i_fu_3810_p1;

assign k_buf_0_val_13_3_i_address1 = k_buf_0_val_13_3_i_addr_reg_8684;

assign k_buf_0_val_14_3_i_address0 = tmp_70_i_fu_3810_p1;

assign k_buf_0_val_14_3_i_address1 = k_buf_0_val_14_3_i_addr_reg_8690;

assign k_buf_0_val_15_3_i_address0 = tmp_70_i_fu_3810_p1;

assign k_buf_0_val_15_3_i_address1 = k_buf_0_val_15_3_i_addr_reg_8696;

assign k_buf_0_val_16_3_i_address0 = tmp_70_i_fu_3810_p1;

assign k_buf_0_val_16_3_i_address1 = k_buf_0_val_16_3_i_addr_reg_8702;

assign k_buf_0_val_17_3_i_address0 = tmp_70_i_fu_3810_p1;

assign k_buf_0_val_17_3_i_address1 = k_buf_0_val_17_3_i_addr_reg_8708;

assign k_buf_0_val_18_3_i_address0 = tmp_70_i_fu_3810_p1;

assign k_buf_0_val_18_3_i_address1 = k_buf_0_val_18_3_i_addr_reg_8714;

assign k_buf_0_val_19_3_i_address0 = tmp_70_i_fu_3810_p1;

assign k_buf_0_val_19_3_i_address1 = k_buf_0_val_19_3_i_addr_reg_8720;

assign or_cond_i411_i_i_i2_9_i_fu_3682_p2 = (tmp_308_9_i_fu_3677_p2 & rev_fu_3671_p2);

assign or_cond_i_i_i2_i_fu_3789_p2 = (tmp_140_i_reg_8517 & tmp_58_i_fu_3735_p2);

assign or_cond_i_i_i_i2_i_fu_3770_p2 = (tmp_61_i_fu_3765_p2 & rev2_fu_3759_p2);

assign p_059_i_i_i328_3_0_1_i_fu_4597_p3 = ((tmp_343_0_1_i_reg_7986[0:0] === 1'b1) ? p_temp_1_0_i_fu_4576_p3 : temp_0_i_i_i_i452_059_i_i_i_fu_4589_p3);

assign p_059_i_i_i328_3_0_2_i_fu_4660_p3 = ((tmp_343_0_2_i_reg_7991[0:0] === 1'b1) ? p_059_i_i_i328_3_0_1_i_reg_8836 : temp_0_i_i_i_i452_059_i_i_i32_1_fu_4655_p3);

assign p_059_i_i_i328_3_0_3_i_fu_4678_p3 = ((tmp_343_0_3_i_reg_7996[0:0] === 1'b1) ? p_059_i_i_i328_3_0_2_i_fu_4660_p3 : temp_0_i_i_i_i452_059_i_i_i32_2_fu_4671_p3);

assign p_059_i_i_i328_3_0_4_i_fu_4695_p3 = ((tmp_343_0_4_i_reg_8001[0:0] === 1'b1) ? p_059_i_i_i328_3_0_3_i_reg_8847 : temp_0_i_i_i_i452_059_i_i_i32_3_fu_4689_p3);

assign p_059_i_i_i328_3_0_5_i_fu_4713_p3 = ((tmp_343_0_5_i_reg_8006[0:0] === 1'b1) ? p_059_i_i_i328_3_0_4_i_reg_8854 : temp_0_i_i_i_i452_059_i_i_i32_4_reg_8859);

assign p_059_i_i_i328_3_0_6_i_fu_4730_p3 = ((tmp_343_0_6_i_reg_8011[0:0] === 1'b1) ? p_059_i_i_i328_3_0_5_i_fu_4713_p3 : temp_0_i_i_i_i452_059_i_i_i32_5_fu_4723_p3);

assign p_059_i_i_i328_3_0_7_i_fu_4747_p3 = ((tmp_343_0_7_i_reg_8016[0:0] === 1'b1) ? p_059_i_i_i328_3_0_6_i_reg_8864 : temp_0_i_i_i_i452_059_i_i_i32_6_fu_4742_p3);

assign p_059_i_i_i328_3_0_8_i_fu_4765_p3 = ((tmp_343_0_8_i_reg_8021[0:0] === 1'b1) ? p_059_i_i_i328_3_0_7_i_fu_4747_p3 : temp_0_i_i_i_i452_059_i_i_i32_7_fu_4758_p3);

assign p_059_i_i_i328_3_0_9_i_fu_4782_p3 = ((tmp_343_0_9_i_reg_8026[0:0] === 1'b1) ? p_059_i_i_i328_3_0_8_i_reg_8875 : temp_0_i_i_i_i452_059_i_i_i32_8_fu_4776_p3);

assign p_059_i_i_i328_3_1_1_i_fu_4915_p3 = ((tmp_343_1_1_i_reg_8036[0:0] === 1'b1) ? p_059_i_i_i328_3_1_i_reg_8931 : temp_0_i_i_i_i452_059_i_i_i32_reg_8936);

assign p_059_i_i_i328_3_1_2_i_fu_4932_p3 = ((tmp_343_1_2_i_reg_8041[0:0] === 1'b1) ? p_059_i_i_i328_3_1_1_i_fu_4915_p3 : temp_0_i_i_i_i452_059_i_i_i32_10_fu_4925_p3);

assign p_059_i_i_i328_3_1_3_i_fu_4949_p3 = ((tmp_343_1_3_i_reg_8046[0:0] === 1'b1) ? p_059_i_i_i328_3_1_2_i_reg_8941 : temp_0_i_i_i_i452_059_i_i_i32_11_fu_4944_p3);

assign p_059_i_i_i328_3_1_4_i_fu_4967_p3 = ((tmp_343_1_4_i_reg_8051[0:0] === 1'b1) ? p_059_i_i_i328_3_1_3_i_fu_4949_p3 : temp_0_i_i_i_i452_059_i_i_i32_12_fu_4960_p3);

assign p_059_i_i_i328_3_1_5_i_fu_4984_p3 = ((tmp_343_1_5_i_reg_8056[0:0] === 1'b1) ? p_059_i_i_i328_3_1_4_i_reg_8952 : temp_0_i_i_i_i452_059_i_i_i32_13_fu_4978_p3);

assign p_059_i_i_i328_3_1_6_i_fu_5002_p3 = ((tmp_343_1_6_i_reg_8061[0:0] === 1'b1) ? p_059_i_i_i328_3_1_5_i_reg_8959 : temp_0_i_i_i_i452_059_i_i_i32_14_reg_8964);

assign p_059_i_i_i328_3_1_7_i_fu_5019_p3 = ((tmp_343_1_7_i_reg_8066[0:0] === 1'b1) ? p_059_i_i_i328_3_1_6_i_fu_5002_p3 : temp_0_i_i_i_i452_059_i_i_i32_15_fu_5012_p3);

assign p_059_i_i_i328_3_1_8_i_fu_5036_p3 = ((tmp_343_1_8_i_reg_8071[0:0] === 1'b1) ? p_059_i_i_i328_3_1_7_i_reg_8969 : temp_0_i_i_i_i452_059_i_i_i32_16_fu_5031_p3);

assign p_059_i_i_i328_3_1_9_i_fu_5054_p3 = ((tmp_343_1_9_i_reg_8076[0:0] === 1'b1) ? p_059_i_i_i328_3_1_8_i_fu_5036_p3 : temp_0_i_i_i_i452_059_i_i_i32_17_fu_5047_p3);

assign p_059_i_i_i328_3_1_i_fu_4827_p3 = ((tmp_343_1_i_reg_8031[0:0] === 1'b1) ? p_059_i_i_i328_3_0_9_i_reg_8882 : temp_0_i_i_i_i452_059_i_i_i32_9_fu_4820_p3);

assign p_059_i_i_i328_3_2_1_i_fu_5188_p3 = ((tmp_343_2_1_i_reg_8086[0:0] === 1'b1) ? p_059_i_i_i328_3_2_i_reg_9029 : temp_0_i_i_i_i452_059_i_i_i32_19_reg_9034);

assign p_059_i_i_i328_3_2_2_i_fu_5205_p3 = ((tmp_343_2_2_i_reg_8091[0:0] === 1'b1) ? p_059_i_i_i328_3_2_1_i_fu_5188_p3 : temp_0_i_i_i_i452_059_i_i_i32_20_fu_5198_p3);

assign p_059_i_i_i328_3_2_3_i_fu_5222_p3 = ((tmp_343_2_3_i_reg_8096[0:0] === 1'b1) ? p_059_i_i_i328_3_2_2_i_reg_9039 : temp_0_i_i_i_i452_059_i_i_i32_21_fu_5217_p3);

assign p_059_i_i_i328_3_2_4_i_fu_5240_p3 = ((tmp_343_2_4_i_reg_8101[0:0] === 1'b1) ? p_059_i_i_i328_3_2_3_i_fu_5222_p3 : temp_0_i_i_i_i452_059_i_i_i32_22_fu_5233_p3);

assign p_059_i_i_i328_3_2_5_i_fu_5257_p3 = ((tmp_343_2_5_i_reg_8106[0:0] === 1'b1) ? p_059_i_i_i328_3_2_4_i_reg_9050 : temp_0_i_i_i_i452_059_i_i_i32_23_fu_5251_p3);

assign p_059_i_i_i328_3_2_6_i_fu_5275_p3 = ((tmp_343_2_6_i_reg_8111[0:0] === 1'b1) ? p_059_i_i_i328_3_2_5_i_reg_9057 : temp_0_i_i_i_i452_059_i_i_i32_24_reg_9062);

assign p_059_i_i_i328_3_2_7_i_fu_5292_p3 = ((tmp_343_2_7_i_reg_8116[0:0] === 1'b1) ? p_059_i_i_i328_3_2_6_i_fu_5275_p3 : temp_0_i_i_i_i452_059_i_i_i32_25_fu_5285_p3);

assign p_059_i_i_i328_3_2_8_i_fu_5309_p3 = ((tmp_343_2_8_i_reg_8121[0:0] === 1'b1) ? p_059_i_i_i328_3_2_7_i_reg_9067 : temp_0_i_i_i_i452_059_i_i_i32_26_fu_5304_p3);

assign p_059_i_i_i328_3_2_9_i_fu_5327_p3 = ((tmp_343_2_9_i_reg_8126[0:0] === 1'b1) ? p_059_i_i_i328_3_2_8_i_fu_5309_p3 : temp_0_i_i_i_i452_059_i_i_i32_27_fu_5320_p3);

assign p_059_i_i_i328_3_2_i_fu_5100_p3 = ((tmp_343_2_i_reg_8081[0:0] === 1'b1) ? p_059_i_i_i328_3_1_9_i_reg_8980 : temp_0_i_i_i_i452_059_i_i_i32_18_fu_5093_p3);

assign p_059_i_i_i328_3_3_1_i_fu_5461_p3 = ((tmp_343_3_1_i_reg_8136[0:0] === 1'b1) ? p_059_i_i_i328_3_3_i_reg_9127 : temp_0_i_i_i_i452_059_i_i_i32_29_reg_9132);

assign p_059_i_i_i328_3_3_2_i_fu_5478_p3 = ((tmp_343_3_2_i_reg_8141[0:0] === 1'b1) ? p_059_i_i_i328_3_3_1_i_fu_5461_p3 : temp_0_i_i_i_i452_059_i_i_i32_30_fu_5471_p3);

assign p_059_i_i_i328_3_3_3_i_fu_5495_p3 = ((tmp_343_3_3_i_reg_8146[0:0] === 1'b1) ? p_059_i_i_i328_3_3_2_i_reg_9137 : temp_0_i_i_i_i452_059_i_i_i32_31_fu_5490_p3);

assign p_059_i_i_i328_3_3_4_i_fu_5513_p3 = ((tmp_343_3_4_i_reg_8151[0:0] === 1'b1) ? p_059_i_i_i328_3_3_3_i_fu_5495_p3 : temp_0_i_i_i_i452_059_i_i_i32_32_fu_5506_p3);

assign p_059_i_i_i328_3_3_5_i_fu_5530_p3 = ((tmp_343_3_5_i_reg_8156[0:0] === 1'b1) ? p_059_i_i_i328_3_3_4_i_reg_9148 : temp_0_i_i_i_i452_059_i_i_i32_33_fu_5524_p3);

assign p_059_i_i_i328_3_3_6_i_fu_5548_p3 = ((tmp_343_3_6_i_reg_8161[0:0] === 1'b1) ? p_059_i_i_i328_3_3_5_i_reg_9155 : temp_0_i_i_i_i452_059_i_i_i32_34_reg_9160);

assign p_059_i_i_i328_3_3_7_i_fu_5565_p3 = ((tmp_343_3_7_i_reg_8166[0:0] === 1'b1) ? p_059_i_i_i328_3_3_6_i_fu_5548_p3 : temp_0_i_i_i_i452_059_i_i_i32_35_fu_5558_p3);

assign p_059_i_i_i328_3_3_8_i_fu_5582_p3 = ((tmp_343_3_8_i_reg_8171[0:0] === 1'b1) ? p_059_i_i_i328_3_3_7_i_reg_9165 : temp_0_i_i_i_i452_059_i_i_i32_36_fu_5577_p3);

assign p_059_i_i_i328_3_3_9_i_fu_5600_p3 = ((tmp_343_3_9_i_reg_8176[0:0] === 1'b1) ? p_059_i_i_i328_3_3_8_i_fu_5582_p3 : temp_0_i_i_i_i452_059_i_i_i32_37_fu_5593_p3);

assign p_059_i_i_i328_3_3_i_fu_5373_p3 = ((tmp_343_3_i_reg_8131[0:0] === 1'b1) ? p_059_i_i_i328_3_2_9_i_reg_9078 : temp_0_i_i_i_i452_059_i_i_i32_28_fu_5366_p3);

assign p_059_i_i_i328_3_4_1_i_fu_5734_p3 = ((tmp_343_4_1_i_reg_8186[0:0] === 1'b1) ? p_059_i_i_i328_3_4_i_reg_9225 : temp_0_i_i_i_i452_059_i_i_i32_39_reg_9230);

assign p_059_i_i_i328_3_4_2_i_fu_5751_p3 = ((tmp_343_4_2_i_reg_8191[0:0] === 1'b1) ? p_059_i_i_i328_3_4_1_i_fu_5734_p3 : temp_0_i_i_i_i452_059_i_i_i32_40_fu_5744_p3);

assign p_059_i_i_i328_3_4_3_i_fu_5768_p3 = ((tmp_343_4_3_i_reg_8196[0:0] === 1'b1) ? p_059_i_i_i328_3_4_2_i_reg_9235 : temp_0_i_i_i_i452_059_i_i_i32_41_fu_5763_p3);

assign p_059_i_i_i328_3_4_4_i_fu_5786_p3 = ((tmp_343_4_4_i_reg_8201[0:0] === 1'b1) ? p_059_i_i_i328_3_4_3_i_fu_5768_p3 : temp_0_i_i_i_i452_059_i_i_i32_42_fu_5779_p3);

assign p_059_i_i_i328_3_4_5_i_fu_5803_p3 = ((tmp_343_4_5_i_reg_8206[0:0] === 1'b1) ? p_059_i_i_i328_3_4_4_i_reg_9246 : temp_0_i_i_i_i452_059_i_i_i32_43_fu_5797_p3);

assign p_059_i_i_i328_3_4_6_i_fu_5821_p3 = ((tmp_343_4_6_i_reg_8211[0:0] === 1'b1) ? p_059_i_i_i328_3_4_5_i_reg_9253 : temp_0_i_i_i_i452_059_i_i_i32_44_reg_9258);

assign p_059_i_i_i328_3_4_7_i_fu_5838_p3 = ((tmp_343_4_7_i_reg_8216[0:0] === 1'b1) ? p_059_i_i_i328_3_4_6_i_fu_5821_p3 : temp_0_i_i_i_i452_059_i_i_i32_45_fu_5831_p3);

assign p_059_i_i_i328_3_4_8_i_fu_5855_p3 = ((tmp_343_4_8_i_reg_8221[0:0] === 1'b1) ? p_059_i_i_i328_3_4_7_i_reg_9263 : temp_0_i_i_i_i452_059_i_i_i32_46_fu_5850_p3);

assign p_059_i_i_i328_3_4_9_i_fu_5873_p3 = ((tmp_343_4_9_i_reg_8226[0:0] === 1'b1) ? p_059_i_i_i328_3_4_8_i_fu_5855_p3 : temp_0_i_i_i_i452_059_i_i_i32_47_fu_5866_p3);

assign p_059_i_i_i328_3_4_i_fu_5646_p3 = ((tmp_343_4_i_reg_8181[0:0] === 1'b1) ? p_059_i_i_i328_3_3_9_i_reg_9176 : temp_0_i_i_i_i452_059_i_i_i32_38_fu_5639_p3);

assign p_059_i_i_i328_3_5_1_i_fu_6007_p3 = ((tmp_343_5_1_i_reg_8236[0:0] === 1'b1) ? p_059_i_i_i328_3_5_i_reg_9323 : temp_0_i_i_i_i452_059_i_i_i32_49_reg_9328);

assign p_059_i_i_i328_3_5_2_i_fu_6024_p3 = ((tmp_343_5_2_i_reg_8241[0:0] === 1'b1) ? p_059_i_i_i328_3_5_1_i_fu_6007_p3 : temp_0_i_i_i_i452_059_i_i_i32_50_fu_6017_p3);

assign p_059_i_i_i328_3_5_3_i_fu_6041_p3 = ((tmp_343_5_3_i_reg_8246[0:0] === 1'b1) ? p_059_i_i_i328_3_5_2_i_reg_9333 : temp_0_i_i_i_i452_059_i_i_i32_51_fu_6036_p3);

assign p_059_i_i_i328_3_5_4_i_fu_6059_p3 = ((tmp_343_5_4_i_reg_8251[0:0] === 1'b1) ? p_059_i_i_i328_3_5_3_i_fu_6041_p3 : temp_0_i_i_i_i452_059_i_i_i32_52_fu_6052_p3);

assign p_059_i_i_i328_3_5_5_i_fu_6076_p3 = ((tmp_343_5_5_i_reg_8256[0:0] === 1'b1) ? p_059_i_i_i328_3_5_4_i_reg_9344 : temp_0_i_i_i_i452_059_i_i_i32_53_fu_6070_p3);

assign p_059_i_i_i328_3_5_6_i_fu_6094_p3 = ((tmp_343_5_6_i_reg_8261[0:0] === 1'b1) ? p_059_i_i_i328_3_5_5_i_reg_9351 : temp_0_i_i_i_i452_059_i_i_i32_54_reg_9356);

assign p_059_i_i_i328_3_5_7_i_fu_6111_p3 = ((tmp_343_5_7_i_reg_8266[0:0] === 1'b1) ? p_059_i_i_i328_3_5_6_i_fu_6094_p3 : temp_0_i_i_i_i452_059_i_i_i32_55_fu_6104_p3);

assign p_059_i_i_i328_3_5_8_i_fu_6128_p3 = ((tmp_343_5_8_i_reg_8271[0:0] === 1'b1) ? p_059_i_i_i328_3_5_7_i_reg_9361 : temp_0_i_i_i_i452_059_i_i_i32_56_fu_6123_p3);

assign p_059_i_i_i328_3_5_9_i_fu_6146_p3 = ((tmp_343_5_9_i_reg_8276[0:0] === 1'b1) ? p_059_i_i_i328_3_5_8_i_fu_6128_p3 : temp_0_i_i_i_i452_059_i_i_i32_57_fu_6139_p3);

assign p_059_i_i_i328_3_5_i_fu_5919_p3 = ((tmp_343_5_i_reg_8231[0:0] === 1'b1) ? p_059_i_i_i328_3_4_9_i_reg_9274 : temp_0_i_i_i_i452_059_i_i_i32_48_fu_5912_p3);

assign p_059_i_i_i328_3_6_1_i_fu_6280_p3 = ((tmp_343_6_1_i_reg_8286[0:0] === 1'b1) ? p_059_i_i_i328_3_6_i_reg_9421 : temp_0_i_i_i_i452_059_i_i_i32_59_reg_9426);

assign p_059_i_i_i328_3_6_2_i_fu_6297_p3 = ((tmp_343_6_2_i_reg_8291[0:0] === 1'b1) ? p_059_i_i_i328_3_6_1_i_fu_6280_p3 : temp_0_i_i_i_i452_059_i_i_i32_60_fu_6290_p3);

assign p_059_i_i_i328_3_6_3_i_fu_6314_p3 = ((tmp_343_6_3_i_reg_8296[0:0] === 1'b1) ? p_059_i_i_i328_3_6_2_i_reg_9431 : temp_0_i_i_i_i452_059_i_i_i32_61_fu_6309_p3);

assign p_059_i_i_i328_3_6_4_i_fu_6332_p3 = ((tmp_343_6_4_i_reg_8301[0:0] === 1'b1) ? p_059_i_i_i328_3_6_3_i_fu_6314_p3 : temp_0_i_i_i_i452_059_i_i_i32_62_fu_6325_p3);

assign p_059_i_i_i328_3_6_5_i_fu_6349_p3 = ((tmp_343_6_5_i_reg_8306[0:0] === 1'b1) ? p_059_i_i_i328_3_6_4_i_reg_9442 : temp_0_i_i_i_i452_059_i_i_i32_63_fu_6343_p3);

assign p_059_i_i_i328_3_6_6_i_fu_6367_p3 = ((tmp_343_6_6_i_reg_8311[0:0] === 1'b1) ? p_059_i_i_i328_3_6_5_i_reg_9449 : temp_0_i_i_i_i452_059_i_i_i32_64_reg_9454);

assign p_059_i_i_i328_3_6_7_i_fu_6384_p3 = ((tmp_343_6_7_i_reg_8316[0:0] === 1'b1) ? p_059_i_i_i328_3_6_6_i_fu_6367_p3 : temp_0_i_i_i_i452_059_i_i_i32_65_fu_6377_p3);

assign p_059_i_i_i328_3_6_8_i_fu_6401_p3 = ((tmp_343_6_8_i_reg_8321[0:0] === 1'b1) ? p_059_i_i_i328_3_6_7_i_reg_9459 : temp_0_i_i_i_i452_059_i_i_i32_66_fu_6396_p3);

assign p_059_i_i_i328_3_6_9_i_fu_6419_p3 = ((tmp_343_6_9_i_reg_8326[0:0] === 1'b1) ? p_059_i_i_i328_3_6_8_i_fu_6401_p3 : temp_0_i_i_i_i452_059_i_i_i32_67_fu_6412_p3);

assign p_059_i_i_i328_3_6_i_fu_6192_p3 = ((tmp_343_6_i_reg_8281[0:0] === 1'b1) ? p_059_i_i_i328_3_5_9_i_reg_9372 : temp_0_i_i_i_i452_059_i_i_i32_58_fu_6185_p3);

assign p_059_i_i_i328_3_7_1_i_fu_6553_p3 = ((tmp_343_7_1_i_reg_8336[0:0] === 1'b1) ? p_059_i_i_i328_3_7_i_reg_9519 : temp_0_i_i_i_i452_059_i_i_i32_69_reg_9524);

assign p_059_i_i_i328_3_7_2_i_fu_6570_p3 = ((tmp_343_7_2_i_reg_8341[0:0] === 1'b1) ? p_059_i_i_i328_3_7_1_i_fu_6553_p3 : temp_0_i_i_i_i452_059_i_i_i32_70_fu_6563_p3);

assign p_059_i_i_i328_3_7_3_i_fu_6587_p3 = ((tmp_343_7_3_i_reg_8346[0:0] === 1'b1) ? p_059_i_i_i328_3_7_2_i_reg_9529 : temp_0_i_i_i_i452_059_i_i_i32_71_fu_6582_p3);

assign p_059_i_i_i328_3_7_4_i_fu_6605_p3 = ((tmp_343_7_4_i_reg_8351[0:0] === 1'b1) ? p_059_i_i_i328_3_7_3_i_fu_6587_p3 : temp_0_i_i_i_i452_059_i_i_i32_72_fu_6598_p3);

assign p_059_i_i_i328_3_7_5_i_fu_6622_p3 = ((tmp_343_7_5_i_reg_8356[0:0] === 1'b1) ? p_059_i_i_i328_3_7_4_i_reg_9540 : temp_0_i_i_i_i452_059_i_i_i32_73_fu_6616_p3);

assign p_059_i_i_i328_3_7_6_i_fu_6640_p3 = ((tmp_343_7_6_i_reg_8361[0:0] === 1'b1) ? p_059_i_i_i328_3_7_5_i_reg_9547 : temp_0_i_i_i_i452_059_i_i_i32_74_reg_9552);

assign p_059_i_i_i328_3_7_7_i_fu_6657_p3 = ((tmp_343_7_7_i_reg_8366[0:0] === 1'b1) ? p_059_i_i_i328_3_7_6_i_fu_6640_p3 : temp_0_i_i_i_i452_059_i_i_i32_75_fu_6650_p3);

assign p_059_i_i_i328_3_7_8_i_fu_6674_p3 = ((tmp_343_7_8_i_reg_8371[0:0] === 1'b1) ? p_059_i_i_i328_3_7_7_i_reg_9557 : temp_0_i_i_i_i452_059_i_i_i32_76_fu_6669_p3);

assign p_059_i_i_i328_3_7_9_i_fu_6692_p3 = ((tmp_343_7_9_i_reg_8376[0:0] === 1'b1) ? p_059_i_i_i328_3_7_8_i_fu_6674_p3 : temp_0_i_i_i_i452_059_i_i_i32_77_fu_6685_p3);

assign p_059_i_i_i328_3_7_i_fu_6465_p3 = ((tmp_343_7_i_reg_8331[0:0] === 1'b1) ? p_059_i_i_i328_3_6_9_i_reg_9470 : temp_0_i_i_i_i452_059_i_i_i32_68_fu_6458_p3);

assign p_059_i_i_i328_3_8_1_i_fu_6826_p3 = ((tmp_343_8_1_i_reg_8386[0:0] === 1'b1) ? p_059_i_i_i328_3_8_i_reg_9617 : temp_0_i_i_i_i452_059_i_i_i32_79_reg_9622);

assign p_059_i_i_i328_3_8_2_i_fu_6843_p3 = ((tmp_343_8_2_i_reg_8391[0:0] === 1'b1) ? p_059_i_i_i328_3_8_1_i_fu_6826_p3 : temp_0_i_i_i_i452_059_i_i_i32_80_fu_6836_p3);

assign p_059_i_i_i328_3_8_3_i_fu_6860_p3 = ((tmp_343_8_3_i_reg_8396[0:0] === 1'b1) ? p_059_i_i_i328_3_8_2_i_reg_9627 : temp_0_i_i_i_i452_059_i_i_i32_81_fu_6855_p3);

assign p_059_i_i_i328_3_8_4_i_fu_6878_p3 = ((tmp_343_8_4_i_reg_8401[0:0] === 1'b1) ? p_059_i_i_i328_3_8_3_i_fu_6860_p3 : temp_0_i_i_i_i452_059_i_i_i32_82_fu_6871_p3);

assign p_059_i_i_i328_3_8_5_i_fu_6895_p3 = ((tmp_343_8_5_i_reg_8406[0:0] === 1'b1) ? p_059_i_i_i328_3_8_4_i_reg_9638 : temp_0_i_i_i_i452_059_i_i_i32_83_fu_6889_p3);

assign p_059_i_i_i328_3_8_6_i_fu_6913_p3 = ((tmp_343_8_6_i_reg_8411[0:0] === 1'b1) ? p_059_i_i_i328_3_8_5_i_reg_9645 : temp_0_i_i_i_i452_059_i_i_i32_84_reg_9650);

assign p_059_i_i_i328_3_8_7_i_fu_6930_p3 = ((tmp_343_8_7_i_reg_8416[0:0] === 1'b1) ? p_059_i_i_i328_3_8_6_i_fu_6913_p3 : temp_0_i_i_i_i452_059_i_i_i32_85_fu_6923_p3);

assign p_059_i_i_i328_3_8_8_i_fu_6947_p3 = ((tmp_343_8_8_i_reg_8421[0:0] === 1'b1) ? p_059_i_i_i328_3_8_7_i_reg_9655 : temp_0_i_i_i_i452_059_i_i_i32_86_fu_6942_p3);

assign p_059_i_i_i328_3_8_9_i_fu_6965_p3 = ((tmp_343_8_9_i_reg_8426[0:0] === 1'b1) ? p_059_i_i_i328_3_8_8_i_fu_6947_p3 : temp_0_i_i_i_i452_059_i_i_i32_87_fu_6958_p3);

assign p_059_i_i_i328_3_8_i_fu_6738_p3 = ((tmp_343_8_i_reg_8381[0:0] === 1'b1) ? p_059_i_i_i328_3_7_9_i_reg_9568 : temp_0_i_i_i_i452_059_i_i_i32_78_fu_6731_p3);

assign p_059_i_i_i328_3_9_1_i_fu_7099_p3 = ((tmp_343_9_1_i_reg_8436[0:0] === 1'b1) ? p_059_i_i_i328_3_9_i_reg_9715 : temp_0_i_i_i_i452_059_i_i_i32_89_reg_9720);

assign p_059_i_i_i328_3_9_2_i_fu_7116_p3 = ((tmp_343_9_2_i_reg_8441[0:0] === 1'b1) ? p_059_i_i_i328_3_9_1_i_fu_7099_p3 : temp_0_i_i_i_i452_059_i_i_i32_90_fu_7109_p3);

assign p_059_i_i_i328_3_9_3_i_fu_7133_p3 = ((tmp_343_9_3_i_reg_8446[0:0] === 1'b1) ? p_059_i_i_i328_3_9_2_i_reg_9725 : temp_0_i_i_i_i452_059_i_i_i32_91_fu_7128_p3);

assign p_059_i_i_i328_3_9_4_i_fu_7151_p3 = ((tmp_343_9_4_i_reg_8451[0:0] === 1'b1) ? p_059_i_i_i328_3_9_3_i_fu_7133_p3 : temp_0_i_i_i_i452_059_i_i_i32_92_fu_7144_p3);

assign p_059_i_i_i328_3_9_5_i_fu_7168_p3 = ((tmp_343_9_5_i_reg_8456[0:0] === 1'b1) ? p_059_i_i_i328_3_9_4_i_reg_9736 : temp_0_i_i_i_i452_059_i_i_i32_93_fu_7162_p3);

assign p_059_i_i_i328_3_9_6_i_fu_7186_p3 = ((tmp_343_9_6_i_reg_8461[0:0] === 1'b1) ? p_059_i_i_i328_3_9_5_i_reg_9743 : temp_0_i_i_i_i452_059_i_i_i32_94_reg_9748);

assign p_059_i_i_i328_3_9_7_i_fu_7203_p3 = ((tmp_343_9_7_i_reg_8466[0:0] === 1'b1) ? p_059_i_i_i328_3_9_6_i_fu_7186_p3 : temp_0_i_i_i_i452_059_i_i_i32_95_fu_7196_p3);

assign p_059_i_i_i328_3_9_8_i_fu_7220_p3 = ((tmp_343_9_8_i_reg_8471[0:0] === 1'b1) ? p_059_i_i_i328_3_9_7_i_reg_9753 : temp_0_i_i_i_i452_059_i_i_i32_96_fu_7215_p3);

assign p_059_i_i_i328_3_9_i_fu_7011_p3 = ((tmp_343_9_i_reg_8431[0:0] === 1'b1) ? p_059_i_i_i328_3_8_9_i_reg_9666 : temp_0_i_i_i_i452_059_i_i_i32_88_fu_7004_p3);

assign p_assign_12_1_i_fu_3441_p2 = ($signed(ap_const_lv11_7FE) + $signed(p_014_0_i_i_i2_i_reg_2684));

assign p_assign_12_2_i_fu_3468_p2 = ($signed(ap_const_lv12_FFD) + $signed(tmp_42_cast27805_i_fu_3342_p1));

assign p_assign_12_3_i_fu_3495_p2 = ($signed(ap_const_lv12_FFC) + $signed(tmp_42_cast27805_i_fu_3342_p1));

assign p_assign_12_4_i_fu_3522_p2 = ($signed(ap_const_lv12_FFB) + $signed(tmp_42_cast27805_i_fu_3342_p1));

assign p_assign_12_5_i_fu_3549_p2 = ($signed(ap_const_lv12_FFA) + $signed(tmp_42_cast27805_i_fu_3342_p1));

assign p_assign_12_6_i_fu_3576_p2 = ($signed(ap_const_lv12_FF9) + $signed(tmp_42_cast27805_i_fu_3342_p1));

assign p_assign_12_7_i_fu_3603_p2 = ($signed(ap_const_lv12_FF8) + $signed(tmp_42_cast27805_i_fu_3342_p1));

assign p_assign_12_8_i_fu_3630_p2 = ($signed(ap_const_lv12_FF7) + $signed(tmp_42_cast27805_i_fu_3342_p1));

assign p_assign_12_9_i_fu_3657_p2 = ($signed(ap_const_lv12_FF6) + $signed(tmp_42_cast27805_i_fu_3342_p1));

assign p_assign_4_fu_3794_p3 = ((tmp_182_reg_8629[0:0] === 1'b1) ? ap_const_lv11_0 : tmp_41_reload_read_reg_7954);

assign p_neg392_i_i_i2_cast27806_reload_out_din = p_neg392_i_i_i2_cast27806_reload_dout;

assign p_neg392_i_i_i2_cast27807_reload_out_din = p_neg392_i_i_i2_cast27807_reload_dout;

assign p_neg392_i_i_i2_cast_reload_out_din = p_neg392_i_i_i2_cast_reload_dout;

assign p_neg392_i_i_i2_reload_out_din = p_neg392_i_i_i2_reload_dout;

assign p_temp_1_0_i_fu_4576_p3 = ((tmp_343_0_i_reg_7981[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_9_9_fu_620);

assign rev2_fu_3759_p2 = (tmp_181_fu_3751_p3 ^ ap_const_lv1_1);

assign rev_fu_3671_p2 = (tmp_177_fu_3663_p3 ^ ap_const_lv1_1);

assign row_assign_15_1_t_i_fu_3463_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7935 - tmp_96_fu_3456_p3);

assign row_assign_15_2_t_i_fu_3490_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7935 - tmp_121_fu_3483_p3);

assign row_assign_15_3_t_i_fu_3517_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7935 - tmp_122_fu_3510_p3);

assign row_assign_15_4_t_i_fu_3544_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7935 - tmp_123_fu_3537_p3);

assign row_assign_15_5_t_i_fu_3571_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7935 - tmp_124_fu_3564_p3);

assign row_assign_15_6_t_i_fu_3598_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7935 - tmp_125_fu_3591_p3);

assign row_assign_15_7_t_i_fu_3625_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7935 - tmp_126_fu_3618_p3);

assign row_assign_15_8_t_i_fu_3652_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7935 - tmp_127_fu_3645_p3);

assign row_assign_15_9_t_i_fu_3715_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7935 - tmp_129_fu_3707_p3);

assign row_assign_15_i_fu_3436_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7935 - tmp_93_fu_3429_p3);

assign src_kernel_win_0_val_0_0_fu_4278_p3 = ((tmp_3011_i_reg_8546[0:0] === 1'b1) ? tmp_140_fu_4253_p12 : col_buf_0_val_0_0_fu_3908_p3);

assign src_kernel_win_0_val_1_0_fu_4310_p3 = ((tmp_3011_i_reg_8546[0:0] === 1'b1) ? tmp_141_fu_4285_p12 : col_buf_0_val_1_0_fu_3940_p3);

assign src_kernel_win_0_val_2_0_fu_4342_p3 = ((tmp_3011_i_reg_8546[0:0] === 1'b1) ? tmp_143_fu_4317_p12 : col_buf_0_val_2_0_fu_3972_p3);

assign src_kernel_win_0_val_3_0_fu_4374_p3 = ((tmp_3011_i_reg_8546[0:0] === 1'b1) ? tmp_145_fu_4349_p12 : col_buf_0_val_3_0_fu_4004_p3);

assign src_kernel_win_0_val_4_0_fu_4406_p3 = ((tmp_3011_i_reg_8546[0:0] === 1'b1) ? tmp_147_fu_4381_p12 : col_buf_0_val_4_0_fu_4036_p3);

assign src_kernel_win_0_val_5_0_fu_4438_p3 = ((tmp_3011_i_reg_8546[0:0] === 1'b1) ? tmp_148_fu_4413_p12 : col_buf_0_val_5_0_fu_4068_p3);

assign src_kernel_win_0_val_6_0_fu_4470_p3 = ((tmp_3011_i_reg_8546[0:0] === 1'b1) ? tmp_149_fu_4445_p12 : col_buf_0_val_6_0_fu_4100_p3);

assign src_kernel_win_0_val_7_0_fu_4502_p3 = ((tmp_3011_i_reg_8546[0:0] === 1'b1) ? tmp_150_fu_4477_p12 : col_buf_0_val_7_0_fu_4132_p3);

assign src_kernel_win_0_val_8_0_fu_4534_p3 = ((tmp_3011_i_reg_8546[0:0] === 1'b1) ? tmp_151_fu_4509_p12 : col_buf_0_val_8_0_fu_4164_p3);

assign src_kernel_win_0_val_9_0_fu_4566_p3 = ((tmp_3011_i_reg_8546[0:0] === 1'b1) ? tmp_152_fu_4541_p12 : col_buf_0_val_9_0_fu_4196_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_10_fu_4925_p3 = ((tmp_355_1_2_i_fu_4920_p2[0:0] === 1'b1) ? src_kernel_win_0_val_8_7_lo_4_reg_8925 : p_059_i_i_i328_3_1_1_i_fu_4915_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_11_fu_4944_p3 = ((tmp_355_1_3_i_reg_8947[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_6_lo_4_reg_8919_pp0_it9 : p_059_i_i_i328_3_1_2_i_reg_8941);

assign temp_0_i_i_i_i452_059_i_i_i32_12_fu_4960_p3 = ((tmp_355_1_4_i_fu_4955_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_4_reg_8913_pp0_it9 : p_059_i_i_i328_3_1_3_i_fu_4949_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_13_fu_4978_p3 = ((tmp_355_1_5_i_fu_4974_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_4_reg_8907_pp0_it10 : p_059_i_i_i328_3_1_4_i_reg_8952);

assign temp_0_i_i_i_i452_059_i_i_i32_14_fu_4995_p3 = ((tmp_355_1_6_i_fu_4990_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_4_reg_8901_pp0_it10 : p_059_i_i_i328_3_1_5_i_fu_4984_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_15_fu_5012_p3 = ((tmp_355_1_7_i_fu_5007_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_4_reg_8895_pp0_it11 : p_059_i_i_i328_3_1_6_i_fu_5002_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_16_fu_5031_p3 = ((tmp_355_1_8_i_reg_8975[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8889_pp0_it12 : p_059_i_i_i328_3_1_7_i_reg_8969);

assign temp_0_i_i_i_i452_059_i_i_i32_17_fu_5047_p3 = ((tmp_355_1_9_i_fu_5042_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it12 : p_059_i_i_i328_3_1_8_i_fu_5036_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_18_fu_5093_p3 = ((tmp_355_2_i_fu_5088_p2[0:0] === 1'b1) ? src_kernel_win_0_val_7_9_fu_856 : p_059_i_i_i328_3_1_9_i_reg_8980);

assign temp_0_i_i_i_i452_059_i_i_i32_19_fu_5112_p3 = ((tmp_355_2_1_i_fu_5106_p2[0:0] === 1'b1) ? src_kernel_win_0_val_7_8_fu_852 : p_059_i_i_i328_3_2_i_fu_5100_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_1_fu_4655_p3 = ((tmp_355_0_2_i_reg_8842[0:0] === 1'b1) ? src_kernel_win_0_val_9_7_4_reg_8726 : p_059_i_i_i328_3_0_1_i_reg_8836);

assign temp_0_i_i_i_i452_059_i_i_i32_20_fu_5198_p3 = ((tmp_355_2_2_i_fu_5193_p2[0:0] === 1'b1) ? src_kernel_win_0_val_7_7_lo_4_reg_9023 : p_059_i_i_i328_3_2_1_i_fu_5188_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_21_fu_5217_p3 = ((tmp_355_2_3_i_reg_9045[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_6_lo_4_reg_9017_pp0_it15 : p_059_i_i_i328_3_2_2_i_reg_9039);

assign temp_0_i_i_i_i452_059_i_i_i32_22_fu_5233_p3 = ((tmp_355_2_4_i_fu_5228_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_4_reg_9011_pp0_it15 : p_059_i_i_i328_3_2_3_i_fu_5222_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_23_fu_5251_p3 = ((tmp_355_2_5_i_fu_5247_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_4_reg_9005_pp0_it16 : p_059_i_i_i328_3_2_4_i_reg_9050);

assign temp_0_i_i_i_i452_059_i_i_i32_24_fu_5268_p3 = ((tmp_355_2_6_i_fu_5263_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_4_reg_8999_pp0_it16 : p_059_i_i_i328_3_2_5_i_fu_5257_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_25_fu_5285_p3 = ((tmp_355_2_7_i_fu_5280_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_4_reg_8993_pp0_it17 : p_059_i_i_i328_3_2_6_i_fu_5275_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_26_fu_5304_p3 = ((tmp_355_2_8_i_reg_9073[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_8987_pp0_it18 : p_059_i_i_i328_3_2_7_i_reg_9067);

assign temp_0_i_i_i_i452_059_i_i_i32_27_fu_5320_p3 = ((tmp_355_2_9_i_fu_5315_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it18 : p_059_i_i_i328_3_2_8_i_fu_5309_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_28_fu_5366_p3 = ((tmp_355_3_i_fu_5361_p2[0:0] === 1'b1) ? src_kernel_win_0_val_6_9_fu_816 : p_059_i_i_i328_3_2_9_i_reg_9078);

assign temp_0_i_i_i_i452_059_i_i_i32_29_fu_5385_p3 = ((tmp_355_3_1_i_fu_5379_p2[0:0] === 1'b1) ? src_kernel_win_0_val_6_8_fu_812 : p_059_i_i_i328_3_3_i_fu_5373_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_2_fu_4671_p3 = ((tmp_355_0_3_i_fu_4666_p2[0:0] === 1'b1) ? src_kernel_win_0_val_9_6_4_reg_8731 : p_059_i_i_i328_3_0_2_i_fu_4660_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_30_fu_5471_p3 = ((tmp_355_3_2_i_fu_5466_p2[0:0] === 1'b1) ? src_kernel_win_0_val_6_7_lo_4_reg_9121 : p_059_i_i_i328_3_3_1_i_fu_5461_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_31_fu_5490_p3 = ((tmp_355_3_3_i_reg_9143[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_6_lo_4_reg_9115_pp0_it21 : p_059_i_i_i328_3_3_2_i_reg_9137);

assign temp_0_i_i_i_i452_059_i_i_i32_32_fu_5506_p3 = ((tmp_355_3_4_i_fu_5501_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_4_reg_9109_pp0_it21 : p_059_i_i_i328_3_3_3_i_fu_5495_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_33_fu_5524_p3 = ((tmp_355_3_5_i_fu_5520_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_4_reg_9103_pp0_it22 : p_059_i_i_i328_3_3_4_i_reg_9148);

assign temp_0_i_i_i_i452_059_i_i_i32_34_fu_5541_p3 = ((tmp_355_3_6_i_fu_5536_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_4_reg_9097_pp0_it22 : p_059_i_i_i328_3_3_5_i_fu_5530_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_35_fu_5558_p3 = ((tmp_355_3_7_i_fu_5553_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_4_reg_9091_pp0_it23 : p_059_i_i_i328_3_3_6_i_fu_5548_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_36_fu_5577_p3 = ((tmp_355_3_8_i_reg_9171[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9085_pp0_it24 : p_059_i_i_i328_3_3_7_i_reg_9165);

assign temp_0_i_i_i_i452_059_i_i_i32_37_fu_5593_p3 = ((tmp_355_3_9_i_fu_5588_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it24 : p_059_i_i_i328_3_3_8_i_fu_5582_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_38_fu_5639_p3 = ((tmp_355_4_i_fu_5634_p2[0:0] === 1'b1) ? src_kernel_win_0_val_5_9_fu_776 : p_059_i_i_i328_3_3_9_i_reg_9176);

assign temp_0_i_i_i_i452_059_i_i_i32_39_fu_5658_p3 = ((tmp_355_4_1_i_fu_5652_p2[0:0] === 1'b1) ? src_kernel_win_0_val_5_8_fu_772 : p_059_i_i_i328_3_4_i_fu_5646_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_3_fu_4689_p3 = ((tmp_355_0_4_i_fu_4685_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_5_4_reg_8737_pp0_it3 : p_059_i_i_i328_3_0_3_i_reg_8847);

assign temp_0_i_i_i_i452_059_i_i_i32_40_fu_5744_p3 = ((tmp_355_4_2_i_fu_5739_p2[0:0] === 1'b1) ? src_kernel_win_0_val_5_7_lo_4_reg_9219 : p_059_i_i_i328_3_4_1_i_fu_5734_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_41_fu_5763_p3 = ((tmp_355_4_3_i_reg_9241[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_6_lo_4_reg_9213_pp0_it27 : p_059_i_i_i328_3_4_2_i_reg_9235);

assign temp_0_i_i_i_i452_059_i_i_i32_42_fu_5779_p3 = ((tmp_355_4_4_i_fu_5774_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_4_reg_9207_pp0_it27 : p_059_i_i_i328_3_4_3_i_fu_5768_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_43_fu_5797_p3 = ((tmp_355_4_5_i_fu_5793_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_4_reg_9201_pp0_it28 : p_059_i_i_i328_3_4_4_i_reg_9246);

assign temp_0_i_i_i_i452_059_i_i_i32_44_fu_5814_p3 = ((tmp_355_4_6_i_fu_5809_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_4_reg_9195_pp0_it28 : p_059_i_i_i328_3_4_5_i_fu_5803_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_45_fu_5831_p3 = ((tmp_355_4_7_i_fu_5826_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_4_reg_9189_pp0_it29 : p_059_i_i_i328_3_4_6_i_fu_5821_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_46_fu_5850_p3 = ((tmp_355_4_8_i_reg_9269[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9183_pp0_it30 : p_059_i_i_i328_3_4_7_i_reg_9263);

assign temp_0_i_i_i_i452_059_i_i_i32_47_fu_5866_p3 = ((tmp_355_4_9_i_fu_5861_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it30 : p_059_i_i_i328_3_4_8_i_fu_5855_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_48_fu_5912_p3 = ((tmp_355_5_i_fu_5907_p2[0:0] === 1'b1) ? src_kernel_win_0_val_4_9_fu_736 : p_059_i_i_i328_3_4_9_i_reg_9274);

assign temp_0_i_i_i_i452_059_i_i_i32_49_fu_5931_p3 = ((tmp_355_5_1_i_fu_5925_p2[0:0] === 1'b1) ? src_kernel_win_0_val_4_8_fu_732 : p_059_i_i_i328_3_5_i_fu_5919_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_4_fu_4706_p3 = ((tmp_355_0_5_i_fu_4701_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_4_4_reg_8743_pp0_it3 : p_059_i_i_i328_3_0_4_i_fu_4695_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_50_fu_6017_p3 = ((tmp_355_5_2_i_fu_6012_p2[0:0] === 1'b1) ? src_kernel_win_0_val_4_7_lo_4_reg_9317 : p_059_i_i_i328_3_5_1_i_fu_6007_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_51_fu_6036_p3 = ((tmp_355_5_3_i_reg_9339[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_6_lo_4_reg_9311_pp0_it33 : p_059_i_i_i328_3_5_2_i_reg_9333);

assign temp_0_i_i_i_i452_059_i_i_i32_52_fu_6052_p3 = ((tmp_355_5_4_i_fu_6047_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_4_reg_9305_pp0_it33 : p_059_i_i_i328_3_5_3_i_fu_6041_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_53_fu_6070_p3 = ((tmp_355_5_5_i_fu_6066_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_4_reg_9299_pp0_it34 : p_059_i_i_i328_3_5_4_i_reg_9344);

assign temp_0_i_i_i_i452_059_i_i_i32_54_fu_6087_p3 = ((tmp_355_5_6_i_fu_6082_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_4_reg_9293_pp0_it34 : p_059_i_i_i328_3_5_5_i_fu_6076_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_55_fu_6104_p3 = ((tmp_355_5_7_i_fu_6099_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_4_reg_9287_pp0_it35 : p_059_i_i_i328_3_5_6_i_fu_6094_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_56_fu_6123_p3 = ((tmp_355_5_8_i_reg_9367[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9281_pp0_it36 : p_059_i_i_i328_3_5_7_i_reg_9361);

assign temp_0_i_i_i_i452_059_i_i_i32_57_fu_6139_p3 = ((tmp_355_5_9_i_fu_6134_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it36 : p_059_i_i_i328_3_5_8_i_fu_6128_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_58_fu_6185_p3 = ((tmp_355_6_i_fu_6180_p2[0:0] === 1'b1) ? src_kernel_win_0_val_3_9_fu_696 : p_059_i_i_i328_3_5_9_i_reg_9372);

assign temp_0_i_i_i_i452_059_i_i_i32_59_fu_6204_p3 = ((tmp_355_6_1_i_fu_6198_p2[0:0] === 1'b1) ? src_kernel_win_0_val_3_8_fu_692 : p_059_i_i_i328_3_6_i_fu_6192_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_5_fu_4723_p3 = ((tmp_355_0_6_i_fu_4718_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_3_3_reg_8749_pp0_it4 : p_059_i_i_i328_3_0_5_i_fu_4713_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_60_fu_6290_p3 = ((tmp_355_6_2_i_fu_6285_p2[0:0] === 1'b1) ? src_kernel_win_0_val_3_7_lo_4_reg_9415 : p_059_i_i_i328_3_6_1_i_fu_6280_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_61_fu_6309_p3 = ((tmp_355_6_3_i_reg_9437[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_6_lo_4_reg_9409_pp0_it39 : p_059_i_i_i328_3_6_2_i_reg_9431);

assign temp_0_i_i_i_i452_059_i_i_i32_62_fu_6325_p3 = ((tmp_355_6_4_i_fu_6320_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_4_reg_9403_pp0_it39 : p_059_i_i_i328_3_6_3_i_fu_6314_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_63_fu_6343_p3 = ((tmp_355_6_5_i_fu_6339_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_4_reg_9397_pp0_it40 : p_059_i_i_i328_3_6_4_i_reg_9442);

assign temp_0_i_i_i_i452_059_i_i_i32_64_fu_6360_p3 = ((tmp_355_6_6_i_fu_6355_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_4_reg_9391_pp0_it40 : p_059_i_i_i328_3_6_5_i_fu_6349_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_65_fu_6377_p3 = ((tmp_355_6_7_i_fu_6372_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_4_reg_9385_pp0_it41 : p_059_i_i_i328_3_6_6_i_fu_6367_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_66_fu_6396_p3 = ((tmp_355_6_8_i_reg_9465[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9379_pp0_it42 : p_059_i_i_i328_3_6_7_i_reg_9459);

assign temp_0_i_i_i_i452_059_i_i_i32_67_fu_6412_p3 = ((tmp_355_6_9_i_fu_6407_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it42 : p_059_i_i_i328_3_6_8_i_fu_6401_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_68_fu_6458_p3 = ((tmp_355_7_i_fu_6453_p2[0:0] === 1'b1) ? src_kernel_win_0_val_2_9_fu_656 : p_059_i_i_i328_3_6_9_i_reg_9470);

assign temp_0_i_i_i_i452_059_i_i_i32_69_fu_6477_p3 = ((tmp_355_7_1_i_fu_6471_p2[0:0] === 1'b1) ? src_kernel_win_0_val_2_8_fu_652 : p_059_i_i_i328_3_7_i_fu_6465_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_6_fu_4742_p3 = ((tmp_355_0_7_i_reg_8870[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_2_2_reg_8755_pp0_it5 : p_059_i_i_i328_3_0_6_i_reg_8864);

assign temp_0_i_i_i_i452_059_i_i_i32_70_fu_6563_p3 = ((tmp_355_7_2_i_fu_6558_p2[0:0] === 1'b1) ? src_kernel_win_0_val_2_7_lo_4_reg_9513 : p_059_i_i_i328_3_7_1_i_fu_6553_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_71_fu_6582_p3 = ((tmp_355_7_3_i_reg_9535[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_6_lo_4_reg_9507_pp0_it45 : p_059_i_i_i328_3_7_2_i_reg_9529);

assign temp_0_i_i_i_i452_059_i_i_i32_72_fu_6598_p3 = ((tmp_355_7_4_i_fu_6593_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_4_reg_9501_pp0_it45 : p_059_i_i_i328_3_7_3_i_fu_6587_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_73_fu_6616_p3 = ((tmp_355_7_5_i_fu_6612_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_4_reg_9495_pp0_it46 : p_059_i_i_i328_3_7_4_i_reg_9540);

assign temp_0_i_i_i_i452_059_i_i_i32_74_fu_6633_p3 = ((tmp_355_7_6_i_fu_6628_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_4_reg_9489_pp0_it46 : p_059_i_i_i328_3_7_5_i_fu_6622_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_75_fu_6650_p3 = ((tmp_355_7_7_i_fu_6645_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_4_reg_9483_pp0_it47 : p_059_i_i_i328_3_7_6_i_fu_6640_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_76_fu_6669_p3 = ((tmp_355_7_8_i_reg_9563[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9477_pp0_it48 : p_059_i_i_i328_3_7_7_i_reg_9557);

assign temp_0_i_i_i_i452_059_i_i_i32_77_fu_6685_p3 = ((tmp_355_7_9_i_fu_6680_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it48 : p_059_i_i_i328_3_7_8_i_fu_6674_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_78_fu_6731_p3 = ((tmp_355_8_i_fu_6726_p2[0:0] === 1'b1) ? src_kernel_win_0_val_1_9_fu_616 : p_059_i_i_i328_3_7_9_i_reg_9568);

assign temp_0_i_i_i_i452_059_i_i_i32_79_fu_6750_p3 = ((tmp_355_8_1_i_fu_6744_p2[0:0] === 1'b1) ? src_kernel_win_0_val_1_8_fu_612 : p_059_i_i_i328_3_8_i_fu_6738_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_7_fu_4758_p3 = ((tmp_355_0_8_i_fu_4753_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_1_1_reg_8761_pp0_it5 : p_059_i_i_i328_3_0_7_i_fu_4747_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_80_fu_6836_p3 = ((tmp_355_8_2_i_fu_6831_p2[0:0] === 1'b1) ? src_kernel_win_0_val_1_7_lo_4_reg_9611 : p_059_i_i_i328_3_8_1_i_fu_6826_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_81_fu_6855_p3 = ((tmp_355_8_3_i_reg_9633[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_6_lo_4_reg_9605_pp0_it51 : p_059_i_i_i328_3_8_2_i_reg_9627);

assign temp_0_i_i_i_i452_059_i_i_i32_82_fu_6871_p3 = ((tmp_355_8_4_i_fu_6866_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_4_reg_9599_pp0_it51 : p_059_i_i_i328_3_8_3_i_fu_6860_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_83_fu_6889_p3 = ((tmp_355_8_5_i_fu_6885_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_4_reg_9593_pp0_it52 : p_059_i_i_i328_3_8_4_i_reg_9638);

assign temp_0_i_i_i_i452_059_i_i_i32_84_fu_6906_p3 = ((tmp_355_8_6_i_fu_6901_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_4_reg_9587_pp0_it52 : p_059_i_i_i328_3_8_5_i_fu_6895_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_85_fu_6923_p3 = ((tmp_355_8_7_i_fu_6918_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_4_reg_9581_pp0_it53 : p_059_i_i_i328_3_8_6_i_fu_6913_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_86_fu_6942_p3 = ((tmp_355_8_8_i_reg_9661[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9575_pp0_it54 : p_059_i_i_i328_3_8_7_i_reg_9655);

assign temp_0_i_i_i_i452_059_i_i_i32_87_fu_6958_p3 = ((tmp_355_8_9_i_fu_6953_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it54 : p_059_i_i_i328_3_8_8_i_fu_6947_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_88_fu_7004_p3 = ((tmp_355_9_i_fu_6999_p2[0:0] === 1'b1) ? src_kernel_win_0_val_0_9_fu_580 : p_059_i_i_i328_3_8_9_i_reg_9666);

assign temp_0_i_i_i_i452_059_i_i_i32_89_fu_7023_p3 = ((tmp_355_9_1_i_fu_7017_p2[0:0] === 1'b1) ? src_kernel_win_0_val_0_8_fu_576 : p_059_i_i_i328_3_9_i_fu_7011_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_8_fu_4776_p3 = ((tmp_355_0_9_i_fu_4772_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8830_pp0_it6 : p_059_i_i_i328_3_0_8_i_reg_8875);

assign temp_0_i_i_i_i452_059_i_i_i32_90_fu_7109_p3 = ((tmp_355_9_2_i_fu_7104_p2[0:0] === 1'b1) ? src_kernel_win_0_val_0_7_lo_4_reg_9709 : p_059_i_i_i328_3_9_1_i_fu_7099_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_91_fu_7128_p3 = ((tmp_355_9_3_i_reg_9731[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_4_reg_9703_pp0_it57 : p_059_i_i_i328_3_9_2_i_reg_9725);

assign temp_0_i_i_i_i452_059_i_i_i32_92_fu_7144_p3 = ((tmp_355_9_4_i_fu_7139_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_4_reg_9697_pp0_it57 : p_059_i_i_i328_3_9_3_i_fu_7133_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_93_fu_7162_p3 = ((tmp_355_9_5_i_fu_7158_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_4_reg_9691_pp0_it58 : p_059_i_i_i328_3_9_4_i_reg_9736);

assign temp_0_i_i_i_i452_059_i_i_i32_94_fu_7179_p3 = ((tmp_355_9_6_i_fu_7174_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_4_reg_9685_pp0_it58 : p_059_i_i_i328_3_9_5_i_fu_7168_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_95_fu_7196_p3 = ((tmp_355_9_7_i_fu_7191_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_3_reg_9679_pp0_it59 : p_059_i_i_i328_3_9_6_i_fu_7186_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_96_fu_7215_p3 = ((tmp_355_9_8_i_reg_9759[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9673_pp0_it60 : p_059_i_i_i328_3_9_7_i_reg_9753);

assign temp_0_i_i_i_i452_059_i_i_i32_97_fu_7231_p3 = ((tmp_355_9_9_i_fu_7226_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it60 : p_059_i_i_i328_3_9_8_i_fu_7220_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_9_fu_4820_p3 = ((tmp_355_1_i_fu_4815_p2[0:0] === 1'b1) ? src_kernel_win_0_val_8_9_fu_896 : p_059_i_i_i328_3_0_9_i_reg_8882);

assign temp_0_i_i_i_i452_059_i_i_i32_fu_4839_p3 = ((tmp_355_1_1_i_fu_4833_p2[0:0] === 1'b1) ? src_kernel_win_0_val_8_8_fu_892 : p_059_i_i_i328_3_1_i_fu_4827_p3);

assign temp_0_i_i_i_i452_059_i_i_i_fu_4589_p3 = ((tmp_355_0_1_i_fu_4583_p2[0:0] === 1'b1) ? src_kernel_win_0_val_9_8_fu_660 : p_temp_1_0_i_fu_4576_p3);

assign tmp_121_fu_3483_p3 = ((tmp_308_2_i_fu_3474_p2[0:0] === 1'b1) ? tmp_170_fu_3479_p1 : tmp_142_reg_8481);

assign tmp_122_fu_3510_p3 = ((tmp_308_3_i_fu_3501_p2[0:0] === 1'b1) ? tmp_171_fu_3506_p1 : tmp_142_reg_8481);

assign tmp_123_fu_3537_p3 = ((tmp_308_4_i_fu_3528_p2[0:0] === 1'b1) ? tmp_172_fu_3533_p1 : tmp_142_reg_8481);

assign tmp_124_fu_3564_p3 = ((tmp_308_5_i_fu_3555_p2[0:0] === 1'b1) ? tmp_173_fu_3560_p1 : tmp_142_reg_8481);

assign tmp_125_fu_3591_p3 = ((tmp_308_6_i_fu_3582_p2[0:0] === 1'b1) ? tmp_174_fu_3587_p1 : tmp_142_reg_8481);

assign tmp_126_fu_3618_p3 = ((tmp_308_7_i_fu_3609_p2[0:0] === 1'b1) ? tmp_175_fu_3614_p1 : tmp_142_reg_8481);

assign tmp_126_not_i_fu_3362_p2 = (tmp_46_i_fu_3357_p2 ^ ap_const_lv1_1);

assign tmp_127_fu_3645_p3 = ((tmp_308_8_i_fu_3636_p2[0:0] === 1'b1) ? tmp_176_fu_3641_p1 : tmp_142_reg_8481);

assign tmp_128_fu_3700_p3 = ((tmp_178_fu_3688_p3[0:0] === 1'b1) ? ap_const_lv4_0 : tmp_144_reg_8492);

assign tmp_129_fu_3707_p3 = ((or_cond_i411_i_i_i2_9_i_fu_3682_p2[0:0] === 1'b1) ? tmp_179_fu_3696_p1 : tmp_128_fu_3700_p3);

assign tmp_140_i_fu_3368_p2 = (p_014_0_i_i_i2_i_reg_2684 > ap_const_lv11_4? 1'b1: 1'b0);

assign tmp_142_fu_3334_p1 = p_neg392_i_i_i2_cast27806_reload_dout[3:0];

assign tmp_144_fu_3338_p1 = p_neg392_i_i_i2_reload_dout[3:0];

assign tmp_146_fu_3425_p1 = tmp_3061_i_fu_3414_p2[3:0];

assign tmp_169_fu_3452_p1 = p_assign_12_1_i_fu_3441_p2[3:0];

assign tmp_170_fu_3479_p1 = p_assign_12_2_i_fu_3468_p2[3:0];

assign tmp_171_fu_3506_p1 = p_assign_12_3_i_fu_3495_p2[3:0];

assign tmp_172_fu_3533_p1 = p_assign_12_4_i_fu_3522_p2[3:0];

assign tmp_173_fu_3560_p1 = p_assign_12_5_i_fu_3549_p2[3:0];

assign tmp_174_fu_3587_p1 = p_assign_12_6_i_fu_3576_p2[3:0];

assign tmp_175_fu_3614_p1 = p_assign_12_7_i_fu_3603_p2[3:0];

assign tmp_176_fu_3641_p1 = p_assign_12_8_i_fu_3630_p2[3:0];

assign tmp_177_fu_3663_p3 = p_assign_12_9_i_fu_3657_p2[ap_const_lv32_B];

assign tmp_178_fu_3688_p3 = p_assign_12_9_i_fu_3657_p2[ap_const_lv32_B];

assign tmp_179_fu_3696_p1 = p_assign_12_9_i_fu_3657_p2[3:0];

assign tmp_180_fu_3747_p1 = ImagLoc_x_fu_3741_p2[10:0];

assign tmp_181_fu_3751_p3 = ImagLoc_x_fu_3741_p2[ap_const_lv32_B];

assign tmp_183_fu_3806_p1 = x_fu_3800_p3[3:0];

assign tmp_207_5_i_fu_2718_p2 = (rows == ap_const_lv11_0? 1'b1: 1'b0);

assign tmp_223_5_i_fu_3380_p2 = (y_2_5_cast_i_reg_7976 == tmp_42_cast27805_i_fu_3342_p1? 1'b1: 1'b0);

assign tmp_223_6_i_fu_3385_p2 = (p_014_0_i_i_i2_i_reg_2684 == ap_const_lv11_1? 1'b1: 1'b0);

assign tmp_223_7_i_fu_3391_p2 = (p_014_0_i_i_i2_i_reg_2684 == ap_const_lv11_2? 1'b1: 1'b0);

assign tmp_223_8_i_fu_3397_p2 = (p_014_0_i_i_i2_i_reg_2684 == ap_const_lv11_3? 1'b1: 1'b0);

assign tmp_223_9_i_fu_3403_p2 = (p_014_0_i_i_i2_i_reg_2684 == ap_const_lv11_4? 1'b1: 1'b0);

assign tmp_223_i_fu_3374_p2 = (p_014_0_i_i_i2_i_reg_2684 == ap_const_lv11_0? 1'b1: 1'b0);

assign tmp_3011_i_fu_3409_p2 = (p_014_0_i_i_i2_i_reg_2684 > rows? 1'b1: 1'b0);

assign tmp_3061_i_fu_3414_p2 = ($signed(ap_const_lv11_7FF) + $signed(p_014_0_i_i_i2_i_reg_2684));

assign tmp_3081_i_fu_3420_p2 = (tmp_3061_i_fu_3414_p2 < rows? 1'b1: 1'b0);

assign tmp_308_1_i_fu_3447_p2 = (p_assign_12_1_i_fu_3441_p2 < rows? 1'b1: 1'b0);

assign tmp_308_2_i_fu_3474_p2 = ($signed(p_assign_12_2_i_fu_3468_p2) < $signed(tmp_3_fu_2714_p1)? 1'b1: 1'b0);

assign tmp_308_3_i_fu_3501_p2 = ($signed(p_assign_12_3_i_fu_3495_p2) < $signed(tmp_3_fu_2714_p1)? 1'b1: 1'b0);

assign tmp_308_4_i_fu_3528_p2 = ($signed(p_assign_12_4_i_fu_3522_p2) < $signed(tmp_3_fu_2714_p1)? 1'b1: 1'b0);

assign tmp_308_5_i_fu_3555_p2 = ($signed(p_assign_12_5_i_fu_3549_p2) < $signed(tmp_3_fu_2714_p1)? 1'b1: 1'b0);

assign tmp_308_6_i_fu_3582_p2 = ($signed(p_assign_12_6_i_fu_3576_p2) < $signed(tmp_3_fu_2714_p1)? 1'b1: 1'b0);

assign tmp_308_7_i_fu_3609_p2 = ($signed(p_assign_12_7_i_fu_3603_p2) < $signed(tmp_3_fu_2714_p1)? 1'b1: 1'b0);

assign tmp_308_8_i_fu_3636_p2 = ($signed(p_assign_12_8_i_fu_3630_p2) < $signed(tmp_3_fu_2714_p1)? 1'b1: 1'b0);

assign tmp_308_9_i_fu_3677_p2 = ($signed(p_assign_12_9_i_fu_3657_p2) < $signed(tmp_3_fu_2714_p1)? 1'b1: 1'b0);

assign tmp_343_0_1_i_fu_2740_p2 = (wdw_val_9_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_0_2_i_fu_2746_p2 = (wdw_val_9_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_0_3_i_fu_2752_p2 = (wdw_val_9_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_0_4_i_fu_2758_p2 = (wdw_val_9_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_0_5_i_fu_2764_p2 = (wdw_val_9_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_0_6_i_fu_2770_p2 = (wdw_val_9_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_0_7_i_fu_2776_p2 = (wdw_val_9_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_0_8_i_fu_2782_p2 = (wdw_val_9_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_0_9_i_fu_2788_p2 = (wdw_val_9_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_0_i_fu_2734_p2 = (wdw_val_9_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_1_1_i_fu_2800_p2 = (wdw_val_8_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_1_2_i_fu_2806_p2 = (wdw_val_8_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_1_3_i_fu_2812_p2 = (wdw_val_8_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_1_4_i_fu_2818_p2 = (wdw_val_8_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_1_5_i_fu_2824_p2 = (wdw_val_8_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_1_6_i_fu_2830_p2 = (wdw_val_8_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_1_7_i_fu_2836_p2 = (wdw_val_8_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_1_8_i_fu_2842_p2 = (wdw_val_8_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_1_9_i_fu_2848_p2 = (wdw_val_8_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_1_i_fu_2794_p2 = (wdw_val_8_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_2_1_i_fu_2860_p2 = (wdw_val_7_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_2_2_i_fu_2866_p2 = (wdw_val_7_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_2_3_i_fu_2872_p2 = (wdw_val_7_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_2_4_i_fu_2878_p2 = (wdw_val_7_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_2_5_i_fu_2884_p2 = (wdw_val_7_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_2_6_i_fu_2890_p2 = (wdw_val_7_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_2_7_i_fu_2896_p2 = (wdw_val_7_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_2_8_i_fu_2902_p2 = (wdw_val_7_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_2_9_i_fu_2908_p2 = (wdw_val_7_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_2_i_fu_2854_p2 = (wdw_val_7_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_3_1_i_fu_2920_p2 = (wdw_val_6_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_3_2_i_fu_2926_p2 = (wdw_val_6_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_3_3_i_fu_2932_p2 = (wdw_val_6_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_3_4_i_fu_2938_p2 = (wdw_val_6_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_3_5_i_fu_2944_p2 = (wdw_val_6_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_3_6_i_fu_2950_p2 = (wdw_val_6_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_3_7_i_fu_2956_p2 = (wdw_val_6_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_3_8_i_fu_2962_p2 = (wdw_val_6_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_3_9_i_fu_2968_p2 = (wdw_val_6_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_3_i_fu_2914_p2 = (wdw_val_6_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_4_1_i_fu_2980_p2 = (wdw_val_5_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_4_2_i_fu_2986_p2 = (wdw_val_5_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_4_3_i_fu_2992_p2 = (wdw_val_5_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_4_4_i_fu_2998_p2 = (wdw_val_5_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_4_5_i_fu_3004_p2 = (wdw_val_5_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_4_6_i_fu_3010_p2 = (wdw_val_5_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_4_7_i_fu_3016_p2 = (wdw_val_5_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_4_8_i_fu_3022_p2 = (wdw_val_5_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_4_9_i_fu_3028_p2 = (wdw_val_5_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_4_i_fu_2974_p2 = (wdw_val_5_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_5_1_i_fu_3040_p2 = (wdw_val_4_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_5_2_i_fu_3046_p2 = (wdw_val_4_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_5_3_i_fu_3052_p2 = (wdw_val_4_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_5_4_i_fu_3058_p2 = (wdw_val_4_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_5_5_i_fu_3064_p2 = (wdw_val_4_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_5_6_i_fu_3070_p2 = (wdw_val_4_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_5_7_i_fu_3076_p2 = (wdw_val_4_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_5_8_i_fu_3082_p2 = (wdw_val_4_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_5_9_i_fu_3088_p2 = (wdw_val_4_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_5_i_fu_3034_p2 = (wdw_val_4_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_6_1_i_fu_3100_p2 = (wdw_val_3_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_6_2_i_fu_3106_p2 = (wdw_val_3_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_6_3_i_fu_3112_p2 = (wdw_val_3_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_6_4_i_fu_3118_p2 = (wdw_val_3_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_6_5_i_fu_3124_p2 = (wdw_val_3_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_6_6_i_fu_3130_p2 = (wdw_val_3_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_6_7_i_fu_3136_p2 = (wdw_val_3_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_6_8_i_fu_3142_p2 = (wdw_val_3_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_6_9_i_fu_3148_p2 = (wdw_val_3_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_6_i_fu_3094_p2 = (wdw_val_3_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_7_1_i_fu_3160_p2 = (wdw_val_2_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_7_2_i_fu_3166_p2 = (wdw_val_2_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_7_3_i_fu_3172_p2 = (wdw_val_2_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_7_4_i_fu_3178_p2 = (wdw_val_2_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_7_5_i_fu_3184_p2 = (wdw_val_2_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_7_6_i_fu_3190_p2 = (wdw_val_2_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_7_7_i_fu_3196_p2 = (wdw_val_2_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_7_8_i_fu_3202_p2 = (wdw_val_2_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_7_9_i_fu_3208_p2 = (wdw_val_2_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_7_i_fu_3154_p2 = (wdw_val_2_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_8_1_i_fu_3220_p2 = (wdw_val_1_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_8_2_i_fu_3226_p2 = (wdw_val_1_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_8_3_i_fu_3232_p2 = (wdw_val_1_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_8_4_i_fu_3238_p2 = (wdw_val_1_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_8_5_i_fu_3244_p2 = (wdw_val_1_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_8_6_i_fu_3250_p2 = (wdw_val_1_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_8_7_i_fu_3256_p2 = (wdw_val_1_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_8_8_i_fu_3262_p2 = (wdw_val_1_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_8_9_i_fu_3268_p2 = (wdw_val_1_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_8_i_fu_3214_p2 = (wdw_val_1_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_9_1_i_fu_3280_p2 = (wdw_val_0_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_9_2_i_fu_3286_p2 = (wdw_val_0_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_9_3_i_fu_3292_p2 = (wdw_val_0_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_9_4_i_fu_3298_p2 = (wdw_val_0_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_9_5_i_fu_3304_p2 = (wdw_val_0_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_9_6_i_fu_3310_p2 = (wdw_val_0_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_9_7_i_fu_3316_p2 = (wdw_val_0_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_9_8_i_fu_3322_p2 = (wdw_val_0_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_9_9_i_fu_3328_p2 = (wdw_val_0_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_9_i_fu_3274_p2 = (wdw_val_0_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_355_0_1_i_fu_4583_p2 = (src_kernel_win_0_val_9_8_fu_660 > p_temp_1_0_i_fu_4576_p3? 1'b1: 1'b0);

assign tmp_355_0_2_i_fu_4604_p2 = (src_kernel_win_0_val_9_7_fu_700 > p_059_i_i_i328_3_0_1_i_fu_4597_p3? 1'b1: 1'b0);

assign tmp_355_0_3_i_fu_4666_p2 = (src_kernel_win_0_val_9_6_4_reg_8731 > p_059_i_i_i328_3_0_2_i_fu_4660_p3? 1'b1: 1'b0);

assign tmp_355_0_4_i_fu_4685_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_5_4_reg_8737_pp0_it3 > p_059_i_i_i328_3_0_3_i_reg_8847? 1'b1: 1'b0);

assign tmp_355_0_5_i_fu_4701_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_4_4_reg_8743_pp0_it3 > p_059_i_i_i328_3_0_4_i_fu_4695_p3? 1'b1: 1'b0);

assign tmp_355_0_6_i_fu_4718_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_3_3_reg_8749_pp0_it4 > p_059_i_i_i328_3_0_5_i_fu_4713_p3? 1'b1: 1'b0);

assign tmp_355_0_7_i_fu_4737_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_2_2_reg_8755_pp0_it4 > p_059_i_i_i328_3_0_6_i_fu_4730_p3? 1'b1: 1'b0);

assign tmp_355_0_8_i_fu_4753_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_1_1_reg_8761_pp0_it5 > p_059_i_i_i328_3_0_7_i_fu_4747_p3? 1'b1: 1'b0);

assign tmp_355_0_9_i_fu_4772_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8830_pp0_it6 > p_059_i_i_i328_3_0_8_i_reg_8875? 1'b1: 1'b0);

assign tmp_355_1_1_i_fu_4833_p2 = (src_kernel_win_0_val_8_8_fu_892 > p_059_i_i_i328_3_1_i_fu_4827_p3? 1'b1: 1'b0);

assign tmp_355_1_2_i_fu_4920_p2 = (src_kernel_win_0_val_8_7_lo_4_reg_8925 > p_059_i_i_i328_3_1_1_i_fu_4915_p3? 1'b1: 1'b0);

assign tmp_355_1_3_i_fu_4939_p2 = (src_kernel_win_0_val_8_6_lo_4_reg_8919 > p_059_i_i_i328_3_1_2_i_fu_4932_p3? 1'b1: 1'b0);

assign tmp_355_1_4_i_fu_4955_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_4_reg_8913_pp0_it9 > p_059_i_i_i328_3_1_3_i_fu_4949_p3? 1'b1: 1'b0);

assign tmp_355_1_5_i_fu_4974_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_4_reg_8907_pp0_it10 > p_059_i_i_i328_3_1_4_i_reg_8952? 1'b1: 1'b0);

assign tmp_355_1_6_i_fu_4990_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_4_reg_8901_pp0_it10 > p_059_i_i_i328_3_1_5_i_fu_4984_p3? 1'b1: 1'b0);

assign tmp_355_1_7_i_fu_5007_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_4_reg_8895_pp0_it11 > p_059_i_i_i328_3_1_6_i_fu_5002_p3? 1'b1: 1'b0);

assign tmp_355_1_8_i_fu_5026_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8889_pp0_it11 > p_059_i_i_i328_3_1_7_i_fu_5019_p3? 1'b1: 1'b0);

assign tmp_355_1_9_i_fu_5042_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8823_pp0_it12 > p_059_i_i_i328_3_1_8_i_fu_5036_p3? 1'b1: 1'b0);

assign tmp_355_1_i_fu_4815_p2 = (src_kernel_win_0_val_8_9_fu_896 > p_059_i_i_i328_3_0_9_i_reg_8882? 1'b1: 1'b0);

assign tmp_355_2_1_i_fu_5106_p2 = (src_kernel_win_0_val_7_8_fu_852 > p_059_i_i_i328_3_2_i_fu_5100_p3? 1'b1: 1'b0);

assign tmp_355_2_2_i_fu_5193_p2 = (src_kernel_win_0_val_7_7_lo_4_reg_9023 > p_059_i_i_i328_3_2_1_i_fu_5188_p3? 1'b1: 1'b0);

assign tmp_355_2_3_i_fu_5212_p2 = (src_kernel_win_0_val_7_6_lo_4_reg_9017 > p_059_i_i_i328_3_2_2_i_fu_5205_p3? 1'b1: 1'b0);

assign tmp_355_2_4_i_fu_5228_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_4_reg_9011_pp0_it15 > p_059_i_i_i328_3_2_3_i_fu_5222_p3? 1'b1: 1'b0);

assign tmp_355_2_5_i_fu_5247_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_4_reg_9005_pp0_it16 > p_059_i_i_i328_3_2_4_i_reg_9050? 1'b1: 1'b0);

assign tmp_355_2_6_i_fu_5263_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_4_reg_8999_pp0_it16 > p_059_i_i_i328_3_2_5_i_fu_5257_p3? 1'b1: 1'b0);

assign tmp_355_2_7_i_fu_5280_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_4_reg_8993_pp0_it17 > p_059_i_i_i328_3_2_6_i_fu_5275_p3? 1'b1: 1'b0);

assign tmp_355_2_8_i_fu_5299_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_8987_pp0_it17 > p_059_i_i_i328_3_2_7_i_fu_5292_p3? 1'b1: 1'b0);

assign tmp_355_2_9_i_fu_5315_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8816_pp0_it18 > p_059_i_i_i328_3_2_8_i_fu_5309_p3? 1'b1: 1'b0);

assign tmp_355_2_i_fu_5088_p2 = (src_kernel_win_0_val_7_9_fu_856 > p_059_i_i_i328_3_1_9_i_reg_8980? 1'b1: 1'b0);

assign tmp_355_3_1_i_fu_5379_p2 = (src_kernel_win_0_val_6_8_fu_812 > p_059_i_i_i328_3_3_i_fu_5373_p3? 1'b1: 1'b0);

assign tmp_355_3_2_i_fu_5466_p2 = (src_kernel_win_0_val_6_7_lo_4_reg_9121 > p_059_i_i_i328_3_3_1_i_fu_5461_p3? 1'b1: 1'b0);

assign tmp_355_3_3_i_fu_5485_p2 = (src_kernel_win_0_val_6_6_lo_4_reg_9115 > p_059_i_i_i328_3_3_2_i_fu_5478_p3? 1'b1: 1'b0);

assign tmp_355_3_4_i_fu_5501_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_4_reg_9109_pp0_it21 > p_059_i_i_i328_3_3_3_i_fu_5495_p3? 1'b1: 1'b0);

assign tmp_355_3_5_i_fu_5520_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_4_reg_9103_pp0_it22 > p_059_i_i_i328_3_3_4_i_reg_9148? 1'b1: 1'b0);

assign tmp_355_3_6_i_fu_5536_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_4_reg_9097_pp0_it22 > p_059_i_i_i328_3_3_5_i_fu_5530_p3? 1'b1: 1'b0);

assign tmp_355_3_7_i_fu_5553_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_4_reg_9091_pp0_it23 > p_059_i_i_i328_3_3_6_i_fu_5548_p3? 1'b1: 1'b0);

assign tmp_355_3_8_i_fu_5572_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9085_pp0_it23 > p_059_i_i_i328_3_3_7_i_fu_5565_p3? 1'b1: 1'b0);

assign tmp_355_3_9_i_fu_5588_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8809_pp0_it24 > p_059_i_i_i328_3_3_8_i_fu_5582_p3? 1'b1: 1'b0);

assign tmp_355_3_i_fu_5361_p2 = (src_kernel_win_0_val_6_9_fu_816 > p_059_i_i_i328_3_2_9_i_reg_9078? 1'b1: 1'b0);

assign tmp_355_4_1_i_fu_5652_p2 = (src_kernel_win_0_val_5_8_fu_772 > p_059_i_i_i328_3_4_i_fu_5646_p3? 1'b1: 1'b0);

assign tmp_355_4_2_i_fu_5739_p2 = (src_kernel_win_0_val_5_7_lo_4_reg_9219 > p_059_i_i_i328_3_4_1_i_fu_5734_p3? 1'b1: 1'b0);

assign tmp_355_4_3_i_fu_5758_p2 = (src_kernel_win_0_val_5_6_lo_4_reg_9213 > p_059_i_i_i328_3_4_2_i_fu_5751_p3? 1'b1: 1'b0);

assign tmp_355_4_4_i_fu_5774_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_4_reg_9207_pp0_it27 > p_059_i_i_i328_3_4_3_i_fu_5768_p3? 1'b1: 1'b0);

assign tmp_355_4_5_i_fu_5793_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_4_reg_9201_pp0_it28 > p_059_i_i_i328_3_4_4_i_reg_9246? 1'b1: 1'b0);

assign tmp_355_4_6_i_fu_5809_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_4_reg_9195_pp0_it28 > p_059_i_i_i328_3_4_5_i_fu_5803_p3? 1'b1: 1'b0);

assign tmp_355_4_7_i_fu_5826_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_4_reg_9189_pp0_it29 > p_059_i_i_i328_3_4_6_i_fu_5821_p3? 1'b1: 1'b0);

assign tmp_355_4_8_i_fu_5845_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9183_pp0_it29 > p_059_i_i_i328_3_4_7_i_fu_5838_p3? 1'b1: 1'b0);

assign tmp_355_4_9_i_fu_5861_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8802_pp0_it30 > p_059_i_i_i328_3_4_8_i_fu_5855_p3? 1'b1: 1'b0);

assign tmp_355_4_i_fu_5634_p2 = (src_kernel_win_0_val_5_9_fu_776 > p_059_i_i_i328_3_3_9_i_reg_9176? 1'b1: 1'b0);

assign tmp_355_5_1_i_fu_5925_p2 = (src_kernel_win_0_val_4_8_fu_732 > p_059_i_i_i328_3_5_i_fu_5919_p3? 1'b1: 1'b0);

assign tmp_355_5_2_i_fu_6012_p2 = (src_kernel_win_0_val_4_7_lo_4_reg_9317 > p_059_i_i_i328_3_5_1_i_fu_6007_p3? 1'b1: 1'b0);

assign tmp_355_5_3_i_fu_6031_p2 = (src_kernel_win_0_val_4_6_lo_4_reg_9311 > p_059_i_i_i328_3_5_2_i_fu_6024_p3? 1'b1: 1'b0);

assign tmp_355_5_4_i_fu_6047_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_4_reg_9305_pp0_it33 > p_059_i_i_i328_3_5_3_i_fu_6041_p3? 1'b1: 1'b0);

assign tmp_355_5_5_i_fu_6066_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_4_reg_9299_pp0_it34 > p_059_i_i_i328_3_5_4_i_reg_9344? 1'b1: 1'b0);

assign tmp_355_5_6_i_fu_6082_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_4_reg_9293_pp0_it34 > p_059_i_i_i328_3_5_5_i_fu_6076_p3? 1'b1: 1'b0);

assign tmp_355_5_7_i_fu_6099_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_4_reg_9287_pp0_it35 > p_059_i_i_i328_3_5_6_i_fu_6094_p3? 1'b1: 1'b0);

assign tmp_355_5_8_i_fu_6118_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9281_pp0_it35 > p_059_i_i_i328_3_5_7_i_fu_6111_p3? 1'b1: 1'b0);

assign tmp_355_5_9_i_fu_6134_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8795_pp0_it36 > p_059_i_i_i328_3_5_8_i_fu_6128_p3? 1'b1: 1'b0);

assign tmp_355_5_i_fu_5907_p2 = (src_kernel_win_0_val_4_9_fu_736 > p_059_i_i_i328_3_4_9_i_reg_9274? 1'b1: 1'b0);

assign tmp_355_6_1_i_fu_6198_p2 = (src_kernel_win_0_val_3_8_fu_692 > p_059_i_i_i328_3_6_i_fu_6192_p3? 1'b1: 1'b0);

assign tmp_355_6_2_i_fu_6285_p2 = (src_kernel_win_0_val_3_7_lo_4_reg_9415 > p_059_i_i_i328_3_6_1_i_fu_6280_p3? 1'b1: 1'b0);

assign tmp_355_6_3_i_fu_6304_p2 = (src_kernel_win_0_val_3_6_lo_4_reg_9409 > p_059_i_i_i328_3_6_2_i_fu_6297_p3? 1'b1: 1'b0);

assign tmp_355_6_4_i_fu_6320_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_4_reg_9403_pp0_it39 > p_059_i_i_i328_3_6_3_i_fu_6314_p3? 1'b1: 1'b0);

assign tmp_355_6_5_i_fu_6339_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_4_reg_9397_pp0_it40 > p_059_i_i_i328_3_6_4_i_reg_9442? 1'b1: 1'b0);

assign tmp_355_6_6_i_fu_6355_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_4_reg_9391_pp0_it40 > p_059_i_i_i328_3_6_5_i_fu_6349_p3? 1'b1: 1'b0);

assign tmp_355_6_7_i_fu_6372_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_4_reg_9385_pp0_it41 > p_059_i_i_i328_3_6_6_i_fu_6367_p3? 1'b1: 1'b0);

assign tmp_355_6_8_i_fu_6391_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9379_pp0_it41 > p_059_i_i_i328_3_6_7_i_fu_6384_p3? 1'b1: 1'b0);

assign tmp_355_6_9_i_fu_6407_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8788_pp0_it42 > p_059_i_i_i328_3_6_8_i_fu_6401_p3? 1'b1: 1'b0);

assign tmp_355_6_i_fu_6180_p2 = (src_kernel_win_0_val_3_9_fu_696 > p_059_i_i_i328_3_5_9_i_reg_9372? 1'b1: 1'b0);

assign tmp_355_7_1_i_fu_6471_p2 = (src_kernel_win_0_val_2_8_fu_652 > p_059_i_i_i328_3_7_i_fu_6465_p3? 1'b1: 1'b0);

assign tmp_355_7_2_i_fu_6558_p2 = (src_kernel_win_0_val_2_7_lo_4_reg_9513 > p_059_i_i_i328_3_7_1_i_fu_6553_p3? 1'b1: 1'b0);

assign tmp_355_7_3_i_fu_6577_p2 = (src_kernel_win_0_val_2_6_lo_4_reg_9507 > p_059_i_i_i328_3_7_2_i_fu_6570_p3? 1'b1: 1'b0);

assign tmp_355_7_4_i_fu_6593_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_4_reg_9501_pp0_it45 > p_059_i_i_i328_3_7_3_i_fu_6587_p3? 1'b1: 1'b0);

assign tmp_355_7_5_i_fu_6612_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_4_reg_9495_pp0_it46 > p_059_i_i_i328_3_7_4_i_reg_9540? 1'b1: 1'b0);

assign tmp_355_7_6_i_fu_6628_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_4_reg_9489_pp0_it46 > p_059_i_i_i328_3_7_5_i_fu_6622_p3? 1'b1: 1'b0);

assign tmp_355_7_7_i_fu_6645_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_4_reg_9483_pp0_it47 > p_059_i_i_i328_3_7_6_i_fu_6640_p3? 1'b1: 1'b0);

assign tmp_355_7_8_i_fu_6664_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9477_pp0_it47 > p_059_i_i_i328_3_7_7_i_fu_6657_p3? 1'b1: 1'b0);

assign tmp_355_7_9_i_fu_6680_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8781_pp0_it48 > p_059_i_i_i328_3_7_8_i_fu_6674_p3? 1'b1: 1'b0);

assign tmp_355_7_i_fu_6453_p2 = (src_kernel_win_0_val_2_9_fu_656 > p_059_i_i_i328_3_6_9_i_reg_9470? 1'b1: 1'b0);

assign tmp_355_8_1_i_fu_6744_p2 = (src_kernel_win_0_val_1_8_fu_612 > p_059_i_i_i328_3_8_i_fu_6738_p3? 1'b1: 1'b0);

assign tmp_355_8_2_i_fu_6831_p2 = (src_kernel_win_0_val_1_7_lo_4_reg_9611 > p_059_i_i_i328_3_8_1_i_fu_6826_p3? 1'b1: 1'b0);

assign tmp_355_8_3_i_fu_6850_p2 = (src_kernel_win_0_val_1_6_lo_4_reg_9605 > p_059_i_i_i328_3_8_2_i_fu_6843_p3? 1'b1: 1'b0);

assign tmp_355_8_4_i_fu_6866_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_4_reg_9599_pp0_it51 > p_059_i_i_i328_3_8_3_i_fu_6860_p3? 1'b1: 1'b0);

assign tmp_355_8_5_i_fu_6885_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_4_reg_9593_pp0_it52 > p_059_i_i_i328_3_8_4_i_reg_9638? 1'b1: 1'b0);

assign tmp_355_8_6_i_fu_6901_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_4_reg_9587_pp0_it52 > p_059_i_i_i328_3_8_5_i_fu_6895_p3? 1'b1: 1'b0);

assign tmp_355_8_7_i_fu_6918_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_4_reg_9581_pp0_it53 > p_059_i_i_i328_3_8_6_i_fu_6913_p3? 1'b1: 1'b0);

assign tmp_355_8_8_i_fu_6937_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9575_pp0_it53 > p_059_i_i_i328_3_8_7_i_fu_6930_p3? 1'b1: 1'b0);

assign tmp_355_8_9_i_fu_6953_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8774_pp0_it54 > p_059_i_i_i328_3_8_8_i_fu_6947_p3? 1'b1: 1'b0);

assign tmp_355_8_i_fu_6726_p2 = (src_kernel_win_0_val_1_9_fu_616 > p_059_i_i_i328_3_7_9_i_reg_9568? 1'b1: 1'b0);

assign tmp_355_9_1_i_fu_7017_p2 = (src_kernel_win_0_val_0_8_fu_576 > p_059_i_i_i328_3_9_i_fu_7011_p3? 1'b1: 1'b0);

assign tmp_355_9_2_i_fu_7104_p2 = (src_kernel_win_0_val_0_7_lo_4_reg_9709 > p_059_i_i_i328_3_9_1_i_fu_7099_p3? 1'b1: 1'b0);

assign tmp_355_9_3_i_fu_7123_p2 = (src_kernel_win_0_val_0_6_lo_4_reg_9703 > p_059_i_i_i328_3_9_2_i_fu_7116_p3? 1'b1: 1'b0);

assign tmp_355_9_4_i_fu_7139_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_4_reg_9697_pp0_it57 > p_059_i_i_i328_3_9_3_i_fu_7133_p3? 1'b1: 1'b0);

assign tmp_355_9_5_i_fu_7158_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_4_reg_9691_pp0_it58 > p_059_i_i_i328_3_9_4_i_reg_9736? 1'b1: 1'b0);

assign tmp_355_9_6_i_fu_7174_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_4_reg_9685_pp0_it58 > p_059_i_i_i328_3_9_5_i_fu_7168_p3? 1'b1: 1'b0);

assign tmp_355_9_7_i_fu_7191_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_3_reg_9679_pp0_it59 > p_059_i_i_i328_3_9_6_i_fu_7186_p3? 1'b1: 1'b0);

assign tmp_355_9_8_i_fu_7210_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9673_pp0_it59 > p_059_i_i_i328_3_9_7_i_fu_7203_p3? 1'b1: 1'b0);

assign tmp_355_9_9_i_fu_7226_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8767_pp0_it60 > p_059_i_i_i328_3_9_8_i_fu_7220_p3? 1'b1: 1'b0);

assign tmp_355_9_i_fu_6999_p2 = (src_kernel_win_0_val_0_9_fu_580 > p_059_i_i_i328_3_8_9_i_reg_9666? 1'b1: 1'b0);

assign tmp_3_fu_2714_p1 = rows;

assign tmp_41_cast_reload_out_din = tmp_41_cast_reload_dout;

assign tmp_41_reload_out_din = tmp_41_reload_dout;

assign tmp_42_cast27805_i_fu_3342_p1 = p_014_0_i_i_i2_i_reg_2684;

assign tmp_46_i_fu_3357_p2 = (p_014_0_i_i_i2_i_reg_2684 < rows? 1'b1: 1'b0);

assign tmp_4_fu_7238_p3 = ((tmp_343_9_9_i_reg_8476[0:0] === 1'b1) ? p_059_i_i_i328_3_9_8_i_fu_7220_p3 : temp_0_i_i_i_i452_059_i_i_i32_97_fu_7231_p3);

assign tmp_51_cast27804_i_fu_3720_p1 = p_027_0_i_i_i2_i_reg_2695;

assign tmp_58_i_fu_3735_p2 = (p_027_0_i_i_i2_i_reg_2695 > ap_const_lv11_8? 1'b1: 1'b0);

assign tmp_61_i_fu_3765_p2 = ($signed(ImagLoc_x_fu_3741_p2) < $signed(tmp_s_fu_2710_p1)? 1'b1: 1'b0);

assign tmp_70_i_fu_3810_p1 = x_fu_3800_p3;

assign tmp_93_fu_3429_p3 = ((tmp_3081_i_fu_3420_p2[0:0] === 1'b1) ? tmp_146_fu_3425_p1 : tmp_144_reg_8492);

assign tmp_96_fu_3456_p3 = ((tmp_308_1_i_fu_3447_p2[0:0] === 1'b1) ? tmp_169_fu_3452_p1 : tmp_144_reg_8492);

assign tmp_fu_2706_p1 = tmp_41_cast_reload_dout[3:0];

assign tmp_s_fu_2710_p1 = cols;

assign wdw_val_0_0_reload_out_din = wdw_val_0_0_reload_dout;

assign wdw_val_0_1_reload_out_din = wdw_val_0_1_reload_dout;

assign wdw_val_0_2_reload_out_din = wdw_val_0_2_reload_dout;

assign wdw_val_0_3_reload_out_din = wdw_val_0_3_reload_dout;

assign wdw_val_0_4_reload_out_din = wdw_val_0_4_reload_dout;

assign wdw_val_0_5_reload_out_din = wdw_val_0_5_reload_dout;

assign wdw_val_0_6_reload_out_din = wdw_val_0_6_reload_dout;

assign wdw_val_0_7_reload_out_din = wdw_val_0_7_reload_dout;

assign wdw_val_0_8_reload_out_din = wdw_val_0_8_reload_dout;

assign wdw_val_0_9_reload_out_din = wdw_val_0_9_reload_dout;

assign wdw_val_1_0_reload_out_din = wdw_val_1_0_reload_dout;

assign wdw_val_1_1_reload_out_din = wdw_val_1_1_reload_dout;

assign wdw_val_1_2_reload_out_din = wdw_val_1_2_reload_dout;

assign wdw_val_1_3_reload_out_din = wdw_val_1_3_reload_dout;

assign wdw_val_1_4_reload_out_din = wdw_val_1_4_reload_dout;

assign wdw_val_1_5_reload_out_din = wdw_val_1_5_reload_dout;

assign wdw_val_1_6_reload_out_din = wdw_val_1_6_reload_dout;

assign wdw_val_1_7_reload_out_din = wdw_val_1_7_reload_dout;

assign wdw_val_1_8_reload_out_din = wdw_val_1_8_reload_dout;

assign wdw_val_1_9_reload_out_din = wdw_val_1_9_reload_dout;

assign wdw_val_2_0_reload_out_din = wdw_val_2_0_reload_dout;

assign wdw_val_2_1_reload_out_din = wdw_val_2_1_reload_dout;

assign wdw_val_2_2_reload_out_din = wdw_val_2_2_reload_dout;

assign wdw_val_2_3_reload_out_din = wdw_val_2_3_reload_dout;

assign wdw_val_2_4_reload_out_din = wdw_val_2_4_reload_dout;

assign wdw_val_2_5_reload_out_din = wdw_val_2_5_reload_dout;

assign wdw_val_2_6_reload_out_din = wdw_val_2_6_reload_dout;

assign wdw_val_2_7_reload_out_din = wdw_val_2_7_reload_dout;

assign wdw_val_2_8_reload_out_din = wdw_val_2_8_reload_dout;

assign wdw_val_2_9_reload_out_din = wdw_val_2_9_reload_dout;

assign wdw_val_3_0_reload_out_din = wdw_val_3_0_reload_dout;

assign wdw_val_3_1_reload_out_din = wdw_val_3_1_reload_dout;

assign wdw_val_3_2_reload_out_din = wdw_val_3_2_reload_dout;

assign wdw_val_3_3_reload_out_din = wdw_val_3_3_reload_dout;

assign wdw_val_3_4_reload_out_din = wdw_val_3_4_reload_dout;

assign wdw_val_3_5_reload_out_din = wdw_val_3_5_reload_dout;

assign wdw_val_3_6_reload_out_din = wdw_val_3_6_reload_dout;

assign wdw_val_3_7_reload_out_din = wdw_val_3_7_reload_dout;

assign wdw_val_3_8_reload_out_din = wdw_val_3_8_reload_dout;

assign wdw_val_3_9_reload_out_din = wdw_val_3_9_reload_dout;

assign wdw_val_4_0_reload_out_din = wdw_val_4_0_reload_dout;

assign wdw_val_4_1_reload_out_din = wdw_val_4_1_reload_dout;

assign wdw_val_4_2_reload_out_din = wdw_val_4_2_reload_dout;

assign wdw_val_4_3_reload_out_din = wdw_val_4_3_reload_dout;

assign wdw_val_4_4_reload_out_din = wdw_val_4_4_reload_dout;

assign wdw_val_4_5_reload_out_din = wdw_val_4_5_reload_dout;

assign wdw_val_4_6_reload_out_din = wdw_val_4_6_reload_dout;

assign wdw_val_4_7_reload_out_din = wdw_val_4_7_reload_dout;

assign wdw_val_4_8_reload_out_din = wdw_val_4_8_reload_dout;

assign wdw_val_4_9_reload_out_din = wdw_val_4_9_reload_dout;

assign wdw_val_5_0_reload_out_din = wdw_val_5_0_reload_dout;

assign wdw_val_5_1_reload_out_din = wdw_val_5_1_reload_dout;

assign wdw_val_5_2_reload_out_din = wdw_val_5_2_reload_dout;

assign wdw_val_5_3_reload_out_din = wdw_val_5_3_reload_dout;

assign wdw_val_5_4_reload_out_din = wdw_val_5_4_reload_dout;

assign wdw_val_5_5_reload_out_din = wdw_val_5_5_reload_dout;

assign wdw_val_5_6_reload_out_din = wdw_val_5_6_reload_dout;

assign wdw_val_5_7_reload_out_din = wdw_val_5_7_reload_dout;

assign wdw_val_5_8_reload_out_din = wdw_val_5_8_reload_dout;

assign wdw_val_5_9_reload_out_din = wdw_val_5_9_reload_dout;

assign wdw_val_6_0_reload_out_din = wdw_val_6_0_reload_dout;

assign wdw_val_6_1_reload_out_din = wdw_val_6_1_reload_dout;

assign wdw_val_6_2_reload_out_din = wdw_val_6_2_reload_dout;

assign wdw_val_6_3_reload_out_din = wdw_val_6_3_reload_dout;

assign wdw_val_6_4_reload_out_din = wdw_val_6_4_reload_dout;

assign wdw_val_6_5_reload_out_din = wdw_val_6_5_reload_dout;

assign wdw_val_6_6_reload_out_din = wdw_val_6_6_reload_dout;

assign wdw_val_6_7_reload_out_din = wdw_val_6_7_reload_dout;

assign wdw_val_6_8_reload_out_din = wdw_val_6_8_reload_dout;

assign wdw_val_6_9_reload_out_din = wdw_val_6_9_reload_dout;

assign wdw_val_7_0_reload_out_din = wdw_val_7_0_reload_dout;

assign wdw_val_7_1_reload_out_din = wdw_val_7_1_reload_dout;

assign wdw_val_7_2_reload_out_din = wdw_val_7_2_reload_dout;

assign wdw_val_7_3_reload_out_din = wdw_val_7_3_reload_dout;

assign wdw_val_7_4_reload_out_din = wdw_val_7_4_reload_dout;

assign wdw_val_7_5_reload_out_din = wdw_val_7_5_reload_dout;

assign wdw_val_7_6_reload_out_din = wdw_val_7_6_reload_dout;

assign wdw_val_7_7_reload_out_din = wdw_val_7_7_reload_dout;

assign wdw_val_7_8_reload_out_din = wdw_val_7_8_reload_dout;

assign wdw_val_7_9_reload_out_din = wdw_val_7_9_reload_dout;

assign wdw_val_8_0_reload_out_din = wdw_val_8_0_reload_dout;

assign wdw_val_8_1_reload_out_din = wdw_val_8_1_reload_dout;

assign wdw_val_8_2_reload_out_din = wdw_val_8_2_reload_dout;

assign wdw_val_8_3_reload_out_din = wdw_val_8_3_reload_dout;

assign wdw_val_8_4_reload_out_din = wdw_val_8_4_reload_dout;

assign wdw_val_8_5_reload_out_din = wdw_val_8_5_reload_dout;

assign wdw_val_8_6_reload_out_din = wdw_val_8_6_reload_dout;

assign wdw_val_8_7_reload_out_din = wdw_val_8_7_reload_dout;

assign wdw_val_8_8_reload_out_din = wdw_val_8_8_reload_dout;

assign wdw_val_8_9_reload_out_din = wdw_val_8_9_reload_dout;

assign wdw_val_9_0_reload_out_din = wdw_val_9_0_reload_dout;

assign wdw_val_9_1_reload_out_din = wdw_val_9_1_reload_dout;

assign wdw_val_9_2_reload_out_din = wdw_val_9_2_reload_dout;

assign wdw_val_9_3_reload_out_din = wdw_val_9_3_reload_dout;

assign wdw_val_9_4_reload_out_din = wdw_val_9_4_reload_dout;

assign wdw_val_9_5_reload_out_din = wdw_val_9_5_reload_dout;

assign wdw_val_9_6_reload_out_din = wdw_val_9_6_reload_dout;

assign wdw_val_9_7_reload_out_din = wdw_val_9_7_reload_dout;

assign wdw_val_9_8_reload_out_din = wdw_val_9_8_reload_dout;

assign wdw_val_9_9_reload_out_din = wdw_val_9_9_reload_dout;

assign widthloop_1_reload_out_din = widthloop_1_reload_dout;

assign x_fu_3800_p3 = ((or_cond_i_i_i_i2_i_reg_8624[0:0] === 1'b1) ? tmp_180_reg_8619 : p_assign_4_fu_3794_p3);

assign y_2_5_cast_i_fu_2730_p1 = y_2_5_i_fu_2724_p2;

assign y_2_5_i_fu_2724_p2 = (p_neg392_i_i_i2_cast27807_reload_dout & tmp_207_5_i_fu_2718_p2);
always @ (posedge ap_clk) begin
    y_2_5_cast_i_reg_7976[11:1] <= 11'b00000000000;
end



endmodule //morphological_filter_Loop_loop_height_proc1581

