{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694110034266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694110034271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 19:07:14 2023 " "Processing started: Thu Sep 07 19:07:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694110034271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694110034271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AmpModulator -c AmpModulator " "Command: quartus_map --read_settings_files=on --write_settings_files=off AmpModulator -c AmpModulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694110034271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694110034920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spireceiver2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spireceiver2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPIReceiver2-RTL " "Found design unit 1: SPIReceiver2-RTL" {  } { { "src/SPIReceiver2.vhd" "" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/SPIReceiver2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694110046176 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPIReceiver2 " "Found entity 1: SPIReceiver2" {  } { { "src/SPIReceiver2.vhd" "" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/SPIReceiver2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694110046176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694110046176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spireceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spireceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPIReceiver-Behavioral " "Found design unit 1: SPIReceiver-Behavioral" {  } { { "src/SPIReceiver.vhd" "" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/SPIReceiver.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694110046180 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPIReceiver " "Found entity 1: SPIReceiver" {  } { { "src/SPIReceiver.vhd" "" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/SPIReceiver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694110046180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694110046180 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/DataFlipFlop.vhd " "Can't analyze file -- file src/DataFlipFlop.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1694110046183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-Behavioral " "Found design unit 1: top-Behavioral" {  } { { "src/top.vhd" "" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/top.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694110046187 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.vhd" "" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694110046187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694110046187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/signalgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/signalgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignalGenerator-Behavioral " "Found design unit 1: SignalGenerator-Behavioral" {  } { { "src/SignalGenerator.vhd" "" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/SignalGenerator.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694110046190 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignalGenerator " "Found entity 1: SignalGenerator" {  } { { "src/SignalGenerator.vhd" "" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/SignalGenerator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694110046190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694110046190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serialtoparallel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/serialtoparallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialToParallel-Behavioral " "Found design unit 1: SerialToParallel-Behavioral" {  } { { "src/SerialToParallel.vhd" "" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/SerialToParallel.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694110046195 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialToParallel " "Found entity 1: SerialToParallel" {  } { { "src/SerialToParallel.vhd" "" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/SerialToParallel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694110046195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694110046195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serialreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/serialreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialReceiver-rtl " "Found design unit 1: SerialReceiver-rtl" {  } { { "src/SerialReceiver.vhd" "" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/SerialReceiver.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694110046198 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialReceiver " "Found entity 1: SerialReceiver" {  } { { "src/SerialReceiver.vhd" "" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/SerialReceiver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694110046198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694110046198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/phaseamplitudeencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/phaseamplitudeencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PhaseAmplitudeEncoder-Behavioral " "Found design unit 1: PhaseAmplitudeEncoder-Behavioral" {  } { { "src/PhaseAmplitudeEncoder.vhd" "" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/PhaseAmplitudeEncoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694110046202 ""} { "Info" "ISGN_ENTITY_NAME" "1 PhaseAmplitudeEncoder " "Found entity 1: PhaseAmplitudeEncoder" {  } { { "src/PhaseAmplitudeEncoder.vhd" "" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/PhaseAmplitudeEncoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694110046202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694110046202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datadistributor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/datadistributor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataDistributor-Behavioral " "Found design unit 1: DataDistributor-Behavioral" {  } { { "src/DataDistributor.vhd" "" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/DataDistributor.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694110046206 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataDistributor " "Found entity 1: DataDistributor" {  } { { "src/DataDistributor.vhd" "" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/DataDistributor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694110046206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694110046206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "src/Counter.vhd" "" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/Counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694110046209 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "src/Counter.vhd" "" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694110046209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694110046209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/masterclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/masterclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 masterclock-SYN " "Found design unit 1: masterclock-SYN" {  } { { "src/Masterclock.vhd" "" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/Masterclock.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694110046213 ""} { "Info" "ISGN_ENTITY_NAME" "1 Masterclock " "Found entity 1: Masterclock" {  } { { "src/Masterclock.vhd" "" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/Masterclock.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694110046213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694110046213 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694110046282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Masterclock Masterclock:inst_Masterclock " "Elaborating entity \"Masterclock\" for hierarchy \"Masterclock:inst_Masterclock\"" {  } { { "src/top.vhd" "inst_Masterclock" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/top.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694110046302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Masterclock:inst_Masterclock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Masterclock:inst_Masterclock\|altpll:altpll_component\"" {  } { { "src/Masterclock.vhd" "altpll_component" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/Masterclock.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694110046507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Masterclock:inst_Masterclock\|altpll:altpll_component " "Elaborated megafunction instantiation \"Masterclock:inst_Masterclock\|altpll:altpll_component\"" {  } { { "src/Masterclock.vhd" "" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/Masterclock.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694110046517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Masterclock:inst_Masterclock\|altpll:altpll_component " "Instantiated megafunction \"Masterclock:inst_Masterclock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 625 " "Parameter \"clk0_divide_by\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 64 " "Parameter \"clk0_multiply_by\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Masterclock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Masterclock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694110046517 ""}  } { { "src/Masterclock.vhd" "" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/Masterclock.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694110046517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/masterclock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/masterclock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Masterclock_altpll " "Found entity 1: Masterclock_altpll" {  } { { "db/masterclock_altpll.v" "" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/db/masterclock_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694110046581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694110046581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Masterclock_altpll Masterclock:inst_Masterclock\|altpll:altpll_component\|Masterclock_altpll:auto_generated " "Elaborating entity \"Masterclock_altpll\" for hierarchy \"Masterclock:inst_Masterclock\|altpll:altpll_component\|Masterclock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694110046583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:inst_Counter " "Elaborating entity \"Counter\" for hierarchy \"Counter:inst_Counter\"" {  } { { "src/top.vhd" "inst_Counter" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/top.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694110046598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIReceiver2 SPIReceiver2:inst_SPIReceiver " "Elaborating entity \"SPIReceiver2\" for hierarchy \"SPIReceiver2:inst_SPIReceiver\"" {  } { { "src/top.vhd" "inst_SPIReceiver" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/top.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694110046662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataDistributor DataDistributor:inst_DataDistributor " "Elaborating entity \"DataDistributor\" for hierarchy \"DataDistributor:inst_DataDistributor\"" {  } { { "src/top.vhd" "inst_DataDistributor" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/top.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694110046675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalGenerator SignalGenerator:inst_SignalGenerator " "Elaborating entity \"SignalGenerator\" for hierarchy \"SignalGenerator:inst_SignalGenerator\"" {  } { { "src/top.vhd" "inst_SignalGenerator" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/top.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694110046686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialToParallel SignalGenerator:inst_SignalGenerator\|SerialToParallel:inst_SerialToParallel " "Elaborating entity \"SerialToParallel\" for hierarchy \"SignalGenerator:inst_SignalGenerator\|SerialToParallel:inst_SerialToParallel\"" {  } { { "src/SignalGenerator.vhd" "inst_SerialToParallel" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/SignalGenerator.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694110046698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhaseAmplitudeEncoder SignalGenerator:inst_SignalGenerator\|PhaseAmplitudeEncoder:\\PhaseAmplitudeEncoders:0:inst_PhaseAmplitudeEncoder " "Elaborating entity \"PhaseAmplitudeEncoder\" for hierarchy \"SignalGenerator:inst_SignalGenerator\|PhaseAmplitudeEncoder:\\PhaseAmplitudeEncoders:0:inst_PhaseAmplitudeEncoder\"" {  } { { "src/SignalGenerator.vhd" "\\PhaseAmplitudeEncoders:0:inst_PhaseAmplitudeEncoder" { Text "C:/Users/Sri/Dropbox/08_WorkSpace/WirelessBoard/FPGA_Codes/SmallPAT_FPGA_Wireless_SPI/src/SignalGenerator.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694110046719 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694110049895 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694110051440 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694110051440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5804 " "Implemented 5804 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694110052099 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694110052099 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1694110052099 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5726 " "Implemented 5726 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694110052099 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1694110052099 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694110052099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694110052130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 07 19:07:32 2023 " "Processing ended: Thu Sep 07 19:07:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694110052130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694110052130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694110052130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694110052130 ""}
