vendor_name = ModelSim
source_file = 1, D:/CODING/CADWork/CW/reg/paritet_bit.bdf
source_file = 1, D:/CODING/CADWork/CW/reg/output_tact.bdf
source_file = 1, D:/CODING/CADWork/CW/reg/lpm_constant0.qip
source_file = 1, D:/CODING/CADWork/CW/reg/lpm_constant0.vhd
source_file = 1, D:/CODING/CADWork/CW/reg/lpm_mux0.qip
source_file = 1, D:/CODING/CADWork/CW/reg/lpm_mux0.vhd
source_file = 1, D:/CODING/CADWork/CW/reg/ready_signal.bdf
source_file = 1, D:/CODING/CADWork/CW/reg/lpm_counter0.qip
source_file = 1, D:/CODING/CADWork/CW/reg/lpm_counter0.vhd
source_file = 1, D:/CODING/CADWork/CW/reg/lpm_decode0.qip
source_file = 1, D:/CODING/CADWork/CW/reg/lpm_decode0.vhd
source_file = 1, D:/CODING/CADWork/CW/reg/reg.bdf
source_file = 1, D:/CODING/CADWork/CW/reg/lpm_constant1.qip
source_file = 1, D:/CODING/CADWork/CW/reg/lpm_constant1.vhd
source_file = 1, D:/CODING/CADWork/CW/reg/lpm_shiftreg0.qip
source_file = 1, D:/CODING/CADWork/CW/reg/lpm_shiftreg0.vhd
source_file = 1, D:/CODING/CADWork/CW/reg/lpm_shiftreg1.qip
source_file = 1, D:/CODING/CADWork/CW/reg/lpm_shiftreg1.vhd
source_file = 1, D:/CODING/CADWork/CW/reg/lpm_shiftreg2.qip
source_file = 1, D:/CODING/CADWork/CW/reg/lpm_shiftreg2.vhd
source_file = 1, D:/CODING/CADWork/CW/reg/db/reg.cbx.xml
source_file = 1, d:/quatrus/qua/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quatrus/qua/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quatrus/qua/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quatrus/qua/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/quatrus/qua/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, d:/quatrus/qua/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/quatrus/qua/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, d:/quatrus/qua/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, d:/quatrus/qua/quartus/libraries/megafunctions/altshift.inc
source_file = 1, d:/quatrus/qua/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/CODING/CADWork/CW/reg/db/mux_23e.tdf
source_file = 1, d:/quatrus/qua/quartus/libraries/megafunctions/lpm_constant.tdf
source_file = 1, d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, d:/quatrus/qua/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, d:/quatrus/qua/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, d:/quatrus/qua/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, d:/quatrus/qua/quartus/libraries/megafunctions/declut.inc
source_file = 1, d:/quatrus/qua/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, D:/CODING/CADWork/CW/reg/db/decode_b8f.tdf
source_file = 1, d:/quatrus/qua/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, d:/quatrus/qua/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/quatrus/qua/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/quatrus/qua/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, d:/quatrus/qua/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, d:/quatrus/qua/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, D:/CODING/CADWork/CW/reg/db/cntr_7ni.tdf
design_name = \reg 
instance = comp, \inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3] , inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3], \reg , 1
instance = comp, \inst11|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 , inst11|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3, \reg , 1
instance = comp, \inst9|inst10~1 , inst9|inst10~1, \reg , 1
instance = comp, \inst10|inst2|LPM_MUX_component|auto_generated|result_node[0]~clkctrl , inst10|inst2|LPM_MUX_component|auto_generated|result_node[0]~clkctrl, \reg , 1
instance = comp, \inst10|inst3~0 , inst10|inst3~0, \reg , 1
instance = comp, \inst10|inst3 , inst10|inst3, \reg , 1
instance = comp, \inst10|inst5~0 , inst10|inst5~0, \reg , 1
instance = comp, \inst10|inst5 , inst10|inst5, \reg , 1
instance = comp, \inst10|inst4~0 , inst10|inst4~0, \reg , 1
instance = comp, \inst10|inst4 , inst10|inst4, \reg , 1
instance = comp, \x[0]~I , x[0], \reg , 1
instance = comp, \inst7|LPM_SHIFTREG_component|dffs[0]~feeder , inst7|LPM_SHIFTREG_component|dffs[0]~feeder, \reg , 1
instance = comp, \inst11|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 , inst11|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0, \reg , 1
instance = comp, \stop~I , stop, \reg , 1
instance = comp, \inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0] , inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0], \reg , 1
instance = comp, \inst11|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 , inst11|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1, \reg , 1
instance = comp, \inst11|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 , inst11|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2, \reg , 1
instance = comp, \inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2] , inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2], \reg , 1
instance = comp, \inst11|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 , inst11|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4, \reg , 1
instance = comp, \inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4] , inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4], \reg , 1
instance = comp, \reset~I , reset, \reg , 1
instance = comp, \inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1] , inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1], \reg , 1
instance = comp, \inst11|inst1|LPM_DECODE_component|auto_generated|w_anode208w[3]~0 , inst11|inst1|LPM_DECODE_component|auto_generated|w_anode208w[3]~0, \reg , 1
instance = comp, \speed~I , speed, \reg , 1
instance = comp, \inst7|LPM_SHIFTREG_component|dffs[0] , inst7|LPM_SHIFTREG_component|dffs[0], \reg , 1
instance = comp, \inst10|inst2|LPM_MUX_component|auto_generated|_~0 , inst10|inst2|LPM_MUX_component|auto_generated|_~0, \reg , 1
instance = comp, \x[1]~I , x[1], \reg , 1
instance = comp, \inst7|LPM_SHIFTREG_component|dffs[1] , inst7|LPM_SHIFTREG_component|dffs[1], \reg , 1
instance = comp, \c~I , c, \reg , 1
instance = comp, \start~I , start, \reg , 1
instance = comp, \inst7|LPM_SHIFTREG_component|dffs[2] , inst7|LPM_SHIFTREG_component|dffs[2], \reg , 1
instance = comp, \inst10|inst2|LPM_MUX_component|auto_generated|result_node[0] , inst10|inst2|LPM_MUX_component|auto_generated|result_node[0], \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[14]~34 , inst|LPM_SHIFTREG_component|dffs[14]~34, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[0]~1 , inst|LPM_SHIFTREG_component|dffs[0]~1, \reg , 1
instance = comp, \inst11|inst1|LPM_DECODE_component|auto_generated|w_anode17w[3] , inst11|inst1|LPM_DECODE_component|auto_generated|w_anode17w[3], \reg , 1
instance = comp, \x[3]~I , x[3], \reg , 1
instance = comp, \inst8|LPM_SHIFTREG_component|dffs[3]~feeder , inst8|LPM_SHIFTREG_component|dffs[3]~feeder, \reg , 1
instance = comp, \reset~clkctrl , reset~clkctrl, \reg , 1
instance = comp, \load~I , load, \reg , 1
instance = comp, \inst8|LPM_SHIFTREG_component|dffs[3] , inst8|LPM_SHIFTREG_component|dffs[3], \reg , 1
instance = comp, \x[6]~I , x[6], \reg , 1
instance = comp, \inst8|LPM_SHIFTREG_component|dffs[6]~feeder , inst8|LPM_SHIFTREG_component|dffs[6]~feeder, \reg , 1
instance = comp, \inst8|LPM_SHIFTREG_component|dffs[6] , inst8|LPM_SHIFTREG_component|dffs[6], \reg , 1
instance = comp, \x[7]~I , x[7], \reg , 1
instance = comp, \inst8|LPM_SHIFTREG_component|dffs[7] , inst8|LPM_SHIFTREG_component|dffs[7], \reg , 1
instance = comp, \x[8]~I , x[8], \reg , 1
instance = comp, \inst8|LPM_SHIFTREG_component|dffs[8] , inst8|LPM_SHIFTREG_component|dffs[8], \reg , 1
instance = comp, \x[10]~I , x[10], \reg , 1
instance = comp, \inst8|LPM_SHIFTREG_component|dffs[10]~feeder , inst8|LPM_SHIFTREG_component|dffs[10]~feeder, \reg , 1
instance = comp, \inst8|LPM_SHIFTREG_component|dffs[10] , inst8|LPM_SHIFTREG_component|dffs[10], \reg , 1
instance = comp, \inst8|LPM_SHIFTREG_component|dffs[1]~feeder , inst8|LPM_SHIFTREG_component|dffs[1]~feeder, \reg , 1
instance = comp, \inst8|LPM_SHIFTREG_component|dffs[1] , inst8|LPM_SHIFTREG_component|dffs[1], \reg , 1
instance = comp, \x[2]~I , x[2], \reg , 1
instance = comp, \inst8|LPM_SHIFTREG_component|dffs[2]~feeder , inst8|LPM_SHIFTREG_component|dffs[2]~feeder, \reg , 1
instance = comp, \inst8|LPM_SHIFTREG_component|dffs[2] , inst8|LPM_SHIFTREG_component|dffs[2], \reg , 1
instance = comp, \inst9|inst10~2 , inst9|inst10~2, \reg , 1
instance = comp, \x[11]~I , x[11], \reg , 1
instance = comp, \inst8|LPM_SHIFTREG_component|dffs[11]~feeder , inst8|LPM_SHIFTREG_component|dffs[11]~feeder, \reg , 1
instance = comp, \inst8|LPM_SHIFTREG_component|dffs[11] , inst8|LPM_SHIFTREG_component|dffs[11], \reg , 1
instance = comp, \x[9]~I , x[9], \reg , 1
instance = comp, \inst8|LPM_SHIFTREG_component|dffs[9] , inst8|LPM_SHIFTREG_component|dffs[9], \reg , 1
instance = comp, \inst9|inst10~0 , inst9|inst10~0, \reg , 1
instance = comp, \inst9|inst10~3 , inst9|inst10~3, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[14]~48 , inst|LPM_SHIFTREG_component|dffs[14]~48, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[0]~0 , inst|LPM_SHIFTREG_component|dffs[0]~0, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[14]~_emulated , inst|LPM_SHIFTREG_component|dffs[14]~_emulated, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[14]~30 , inst|LPM_SHIFTREG_component|dffs[14]~30, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[13]~29 , inst|LPM_SHIFTREG_component|dffs[13]~29, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[13]~_emulated , inst|LPM_SHIFTREG_component|dffs[13]~_emulated, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[13]~28 , inst|LPM_SHIFTREG_component|dffs[13]~28, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[12]~27 , inst|LPM_SHIFTREG_component|dffs[12]~27, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[12]~_emulated , inst|LPM_SHIFTREG_component|dffs[12]~_emulated, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[12]~26 , inst|LPM_SHIFTREG_component|dffs[12]~26, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[11]~25 , inst|LPM_SHIFTREG_component|dffs[11]~25, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[11]~_emulated , inst|LPM_SHIFTREG_component|dffs[11]~_emulated, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[11]~24 , inst|LPM_SHIFTREG_component|dffs[11]~24, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[10]~23 , inst|LPM_SHIFTREG_component|dffs[10]~23, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[10]~_emulated , inst|LPM_SHIFTREG_component|dffs[10]~_emulated, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[10]~22 , inst|LPM_SHIFTREG_component|dffs[10]~22, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[9]~21 , inst|LPM_SHIFTREG_component|dffs[9]~21, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[9]~_emulated , inst|LPM_SHIFTREG_component|dffs[9]~_emulated, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[9]~20 , inst|LPM_SHIFTREG_component|dffs[9]~20, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[8]~19 , inst|LPM_SHIFTREG_component|dffs[8]~19, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[8]~_emulated , inst|LPM_SHIFTREG_component|dffs[8]~_emulated, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[8]~18 , inst|LPM_SHIFTREG_component|dffs[8]~18, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[7]~17 , inst|LPM_SHIFTREG_component|dffs[7]~17, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[7]~_emulated , inst|LPM_SHIFTREG_component|dffs[7]~_emulated, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[7]~16 , inst|LPM_SHIFTREG_component|dffs[7]~16, \reg , 1
instance = comp, \x[5]~I , x[5], \reg , 1
instance = comp, \inst8|LPM_SHIFTREG_component|dffs[5]~feeder , inst8|LPM_SHIFTREG_component|dffs[5]~feeder, \reg , 1
instance = comp, \inst8|LPM_SHIFTREG_component|dffs[5] , inst8|LPM_SHIFTREG_component|dffs[5], \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[6]~15 , inst|LPM_SHIFTREG_component|dffs[6]~15, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[6]~_emulated , inst|LPM_SHIFTREG_component|dffs[6]~_emulated, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[6]~14 , inst|LPM_SHIFTREG_component|dffs[6]~14, \reg , 1
instance = comp, \x[4]~I , x[4], \reg , 1
instance = comp, \inst8|LPM_SHIFTREG_component|dffs[4] , inst8|LPM_SHIFTREG_component|dffs[4], \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[5]~13 , inst|LPM_SHIFTREG_component|dffs[5]~13, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[5]~_emulated , inst|LPM_SHIFTREG_component|dffs[5]~_emulated, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[5]~12 , inst|LPM_SHIFTREG_component|dffs[5]~12, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[4]~11 , inst|LPM_SHIFTREG_component|dffs[4]~11, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[4]~_emulated , inst|LPM_SHIFTREG_component|dffs[4]~_emulated, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[4]~10 , inst|LPM_SHIFTREG_component|dffs[4]~10, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[3]~9 , inst|LPM_SHIFTREG_component|dffs[3]~9, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[3]~_emulated , inst|LPM_SHIFTREG_component|dffs[3]~_emulated, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[3]~8 , inst|LPM_SHIFTREG_component|dffs[3]~8, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[2]~7 , inst|LPM_SHIFTREG_component|dffs[2]~7, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[2]~_emulated , inst|LPM_SHIFTREG_component|dffs[2]~_emulated, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[2]~6 , inst|LPM_SHIFTREG_component|dffs[2]~6, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[1]~5 , inst|LPM_SHIFTREG_component|dffs[1]~5, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[1]~_emulated , inst|LPM_SHIFTREG_component|dffs[1]~_emulated, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[1]~4 , inst|LPM_SHIFTREG_component|dffs[1]~4, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[0]~3 , inst|LPM_SHIFTREG_component|dffs[0]~3, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[0]~_emulated , inst|LPM_SHIFTREG_component|dffs[0]~_emulated, \reg , 1
instance = comp, \inst|LPM_SHIFTREG_component|dffs[0]~2 , inst|LPM_SHIFTREG_component|dffs[0]~2, \reg , 1
instance = comp, \c~clkctrl , c~clkctrl, \reg , 1
instance = comp, \inst8|LPM_SHIFTREG_component|dffs[0]~feeder , inst8|LPM_SHIFTREG_component|dffs[0]~feeder, \reg , 1
instance = comp, \inst8|LPM_SHIFTREG_component|dffs[0] , inst8|LPM_SHIFTREG_component|dffs[0], \reg , 1
instance = comp, \c_M~I , c_M, \reg , 1
instance = comp, \d_s[2]~I , d_s[2], \reg , 1
instance = comp, \d_s[1]~I , d_s[1], \reg , 1
instance = comp, \d_s[0]~I , d_s[0], \reg , 1
instance = comp, \ready~I , ready, \reg , 1
instance = comp, \serial_code~I , serial_code, \reg , 1
instance = comp, \data[14]~I , data[14], \reg , 1
instance = comp, \data[13]~I , data[13], \reg , 1
instance = comp, \data[12]~I , data[12], \reg , 1
instance = comp, \data[11]~I , data[11], \reg , 1
instance = comp, \data[10]~I , data[10], \reg , 1
instance = comp, \data[9]~I , data[9], \reg , 1
instance = comp, \data[8]~I , data[8], \reg , 1
instance = comp, \data[7]~I , data[7], \reg , 1
instance = comp, \data[6]~I , data[6], \reg , 1
instance = comp, \data[5]~I , data[5], \reg , 1
instance = comp, \data[4]~I , data[4], \reg , 1
instance = comp, \data[3]~I , data[3], \reg , 1
instance = comp, \data[2]~I , data[2], \reg , 1
instance = comp, \data[1]~I , data[1], \reg , 1
instance = comp, \data[0]~I , data[0], \reg , 1
