# Tiny Tapeout project information
project:
  title:        "VGA Pong with NES Controllers"      # Project title
  author:       "Brandon S. Ramos"      # Your name
  discord:      "j0n_trollston"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Pong using 2 NES Controllers with a VGA display"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     25175000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "micro"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_brandonramos_VGA_Pong_with_NES_Controllers"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_brandonramos_VGA_Pong_with_NES_Controllers.v"
    - "ballFunction.v" 
    - "control_unit.v" 
    - "counter.v" 
    - "datapath.v" 
    - "display.v" 
    - "NES_Controller_FSM.v" 
    - "Pong.v" 
    - "vga.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: ""
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "h_sync"
  uo[1]: "v_sync"
  uo[2]: "r"
  uo[3]: "g"
  uo[4]: "b"
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: "NES_Controller_Left[0]"
  uio[1]: "NES_Controller_Left[1]"
  uio[2]: "NES_Controller_Left[2]"
  uio[3]: "NES_Controller_Right[0]"
  uio[4]: "NES_Controller_Right[1]"
  uio[5]: "NES_Controller_Right[2]"
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
