Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Sun Mar 19 15:02:05 2017
| Host         : Aoide-ThinkPad-T410 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_control_sets -verbose -file vgademo1_bars_top_control_sets_placed.rpt
| Design       : vgademo1_bars_top
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              61 |           28 |
| No           | No                    | Yes                    |              32 |            8 |
| No           | Yes                   | No                     |              42 |           16 |
| Yes          | No                    | No                     |              58 |           25 |
| Yes          | No                    | Yes                    |              55 |           25 |
| Yes          | Yes                   | No                     |              27 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+-------------------------------------------+----------------------------+------------------+----------------+
|    Clock Signal   |               Enable Signal               |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-------------------+-------------------------------------------+----------------------------+------------------+----------------+
|  c1/inst/clk_out1 |                                           | v1/VS0                     |                1 |              1 |
|  c1/inst/clk_out1 |                                           | v1/HS0                     |                1 |              1 |
|  c1/inst/clk_out1 |                                           | v1/ROM_ADDRESS_reg[3]      |                1 |              4 |
|  c1/inst/clk_out1 | S1/L1/FSM_sequential_state_reg[4]_i_1_n_0 | reset_IBUF                 |                3 |              5 |
|  c1/inst/clk_out1 | W1/section                                |                            |                2 |              8 |
|  c1/inst/clk_out1 |                                           | v1/hcounter[10]_i_1_n_0    |                6 |             11 |
|  c1/inst/clk_out1 | S1/L1/punch[3]_i_1_n_0                    |                            |                5 |             11 |
|  c1/inst/clk_out1 | v1/eqOp                                   | v1/vcounter[10]_i_1_n_0    |                6 |             11 |
|  S1/L1/RED_reg[2] |                                           |                            |                3 |             12 |
|  c1/inst/clk_out1 | S1/D1/DB_count[0]_i_2_n_0                 | S1/D1/DB_count[0]_i_1_n_0  |                4 |             16 |
|  c1/inst/clk_out1 | S1/x_pos0                                 |                            |               11 |             20 |
|  c1/inst/clk_out1 | S1/L1/p_0_in                              |                            |                8 |             23 |
|  c1/inst/clk_out1 |                                           | S1/D1/TM_count[24]_i_1_n_0 |                7 |             25 |
|  c1/inst/clk_out1 |                                           | reset_IBUF                 |                8 |             32 |
|  c1/inst/clk_out1 |                                           |                            |               25 |             49 |
|  c1/inst/clk_out1 | S1/L1/CO[0]                               | reset_IBUF                 |               22 |             50 |
+-------------------+-------------------------------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 4      |                     1 |
| 5      |                     1 |
| 8      |                     1 |
| 11     |                     3 |
| 12     |                     1 |
| 16+    |                     7 |
+--------+-----------------------+


