Analysis & Synthesis report for Tarea1-SO
Tue Aug 15 01:40:46 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 17. Source assignments for platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_b_module:platform_CPU_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 18. Source assignments for platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated
 19. Source assignments for platform:plat|platform_ROM_0:rom_0|altsyncram:the_altsyncram|altsyncram_ubm1:auto_generated
 20. Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux
 21. Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux
 22. Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_001
 23. Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_002
 24. Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_003
 25. Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_004
 26. Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_005
 27. Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_006
 28. Source assignments for platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:cmd_demux
 29. Source assignments for platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:rsp_demux
 30. Source assignments for platform:plat|altera_reset_controller:rst_controller
 31. Source assignments for platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 32. Source assignments for platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 33. Parameter Settings for User Entity Instance: platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a
 34. Parameter Settings for User Entity Instance: platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a|altsyncram:the_altsyncram
 35. Parameter Settings for User Entity Instance: platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_b_module:platform_CPU_0_cpu_register_bank_b
 36. Parameter Settings for User Entity Instance: platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_b_module:platform_CPU_0_cpu_register_bank_b|altsyncram:the_altsyncram
 37. Parameter Settings for User Entity Instance: platform:plat|platform_RAM_0:ram_0
 38. Parameter Settings for User Entity Instance: platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram
 39. Parameter Settings for User Entity Instance: platform:plat|platform_ROM_0:rom_0
 40. Parameter Settings for User Entity Instance: platform:plat|platform_ROM_0:rom_0|altsyncram:the_altsyncram
 41. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator
 42. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator
 43. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
 44. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator
 45. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator
 46. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_ms_0_s1_translator
 47. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_s_0_s1_translator
 48. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_min_0_s1_translator
 49. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent
 50. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent
 51. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 52. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo
 53. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
 54. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 55. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
 56. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_0_s1_agent
 57. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 58. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo
 59. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_0_s1_agent
 60. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 61. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo
 62. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_ms_0_s1_agent
 63. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_ms_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 64. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo
 65. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s_0_s1_agent
 66. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 67. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo
 68. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_min_0_s1_agent
 69. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_min_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 70. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo
 71. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|platform_mm_interconnect_0_router_default_decode:the_default_decode
 72. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001|platform_mm_interconnect_0_router_001_default_decode:the_default_decode
 73. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_002|platform_mm_interconnect_0_router_001_default_decode:the_default_decode
 74. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_003|platform_mm_interconnect_0_router_001_default_decode:the_default_decode
 75. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_004|platform_mm_interconnect_0_router_001_default_decode:the_default_decode
 76. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_005|platform_mm_interconnect_0_router_001_default_decode:the_default_decode
 77. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_006|platform_mm_interconnect_0_router_001_default_decode:the_default_decode
 78. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_007|platform_mm_interconnect_0_router_001_default_decode:the_default_decode
 79. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 80. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 81. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 82. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 83. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 84. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 85. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
 86. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
 87. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
 88. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_0_instruction_master_translator
 89. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator
 90. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_0_instruction_master_agent
 91. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent
 92. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 93. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo
 94. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router|platform_mm_interconnect_1_router_default_decode:the_default_decode
 95. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001|platform_mm_interconnect_1_router_001_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 97. Parameter Settings for User Entity Instance: platform:plat|altera_reset_controller:rst_controller
 98. Parameter Settings for User Entity Instance: platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 99. Parameter Settings for User Entity Instance: platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
100. altsyncram Parameter Settings by Entity Instance
101. Port Connectivity Checks: "platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
102. Port Connectivity Checks: "platform:plat|altera_reset_controller:rst_controller"
103. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001|platform_mm_interconnect_1_router_001_default_decode:the_default_decode"
104. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router|platform_mm_interconnect_1_router_default_decode:the_default_decode"
105. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo"
106. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent"
107. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_0_instruction_master_agent"
108. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator"
109. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_0_instruction_master_translator"
110. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
111. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001|platform_mm_interconnect_0_router_001_default_decode:the_default_decode"
112. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|platform_mm_interconnect_0_router_default_decode:the_default_decode"
113. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo"
114. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_min_0_s1_agent"
115. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo"
116. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s_0_s1_agent"
117. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo"
118. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_ms_0_s1_agent"
119. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo"
120. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_0_s1_agent"
121. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo"
122. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_0_s1_agent"
123. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
124. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
125. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo"
126. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent"
127. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent"
128. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_min_0_s1_translator"
129. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_s_0_s1_translator"
130. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_ms_0_s1_translator"
131. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator"
132. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator"
133. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
134. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator"
135. Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator"
136. Port Connectivity Checks: "platform:plat|platform_ROM_0:rom_0"
137. Port Connectivity Checks: "platform:plat|platform_RAM_0:ram_0"
138. Port Connectivity Checks: "platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_test_bench:the_platform_CPU_0_cpu_test_bench"
139. Port Connectivity Checks: "platform:plat|platform_CPU_0:cpu_0"
140. Post-Synthesis Netlist Statistics for Top Partition
141. Elapsed Time Per Partition
142. Analysis & Synthesis Messages
143. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Aug 15 01:40:46 2023       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; Tarea1-SO                                   ;
; Top-level Entity Name           ; Tarea1_SO                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 479                                         ;
; Total pins                      ; 47                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 165,888                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Tarea1_SO          ; Tarea1-SO          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                                                                                         ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                             ; Library  ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------+
; Tarea1_SO.sv                                                                                                             ; yes             ; User SystemVerilog HDL File            ; D:/Proyectos/Quartus/Tarea1-SO/Tarea1_SO.sv                                                                              ;          ;
; platform/synthesis/platform.v                                                                                            ; yes             ; User Verilog HDL File                  ; D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v                                                             ;          ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; Auto-Found Verilog HDL File            ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_avalon_sc_fifo.v                                         ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File      ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_merlin_arbitrator.sv                                     ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; Auto-Found SystemVerilog HDL File      ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv                             ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_merlin_master_agent.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File      ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_merlin_master_agent.sv                                   ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_merlin_master_translator.sv                              ; yes             ; Auto-Found SystemVerilog HDL File      ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_merlin_master_translator.sv                              ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File      ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_merlin_slave_agent.sv                                    ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_merlin_slave_translator.sv                               ; yes             ; Auto-Found SystemVerilog HDL File      ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_merlin_slave_translator.sv                               ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_reset_controller.v                                       ; yes             ; Auto-Found Verilog HDL File            ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_reset_controller.v                                       ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_reset_synchronizer.v                                     ; yes             ; Auto-Found Verilog HDL File            ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_reset_synchronizer.v                                     ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_cpu_0.v                                                ; yes             ; Auto-Found Verilog HDL File            ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_cpu_0.v                                                ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_cpu_0_cpu.v                                            ; yes             ; Auto-Found Verilog HDL File            ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_cpu_0_cpu.v                                            ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_cpu_0_cpu_test_bench.v                                 ; yes             ; Auto-Found Verilog HDL File            ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_cpu_0_cpu_test_bench.v                                 ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_ram_0.v                                                ; yes             ; Auto-Found Verilog HDL File            ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_ram_0.v                                                ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_rom_0.v                                                ; yes             ; Auto-Found Verilog HDL File            ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_rom_0.v                                                ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_button_0.v                                             ; yes             ; Auto-Found Verilog HDL File            ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_button_0.v                                             ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_irq_mapper.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File      ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_irq_mapper.sv                                          ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File            ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0.v                                    ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File            ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v                  ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File      ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File      ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv                         ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File      ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv                           ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File      ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv                            ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv                        ; yes             ; Auto-Found SystemVerilog HDL File      ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv                        ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File      ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv                         ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File      ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv                           ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_1.v                                    ; yes             ; Auto-Found Verilog HDL File            ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_1.v                                    ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File      ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv                         ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File      ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv                           ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File      ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv                            ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv                        ; yes             ; Auto-Found SystemVerilog HDL File      ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv                        ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File      ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv                           ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_segm_min_0.v                                           ; yes             ; Auto-Found Verilog HDL File            ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_segm_min_0.v                                           ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_switches_0.v                                           ; yes             ; Auto-Found Verilog HDL File            ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_switches_0.v                                           ; platform ;
; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_timer_0.v                                              ; yes             ; Auto-Found Verilog HDL File            ; d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_timer_0.v                                              ; platform ;
; altsyncram.tdf                                                                                                           ; yes             ; Megafunction                           ; d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                          ;          ;
; stratix_ram_block.inc                                                                                                    ; yes             ; Megafunction                           ; d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;          ;
; lpm_mux.inc                                                                                                              ; yes             ; Megafunction                           ; d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                             ;          ;
; lpm_decode.inc                                                                                                           ; yes             ; Megafunction                           ; d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                          ;          ;
; aglobal201.inc                                                                                                           ; yes             ; Megafunction                           ; d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                          ;          ;
; a_rdenreg.inc                                                                                                            ; yes             ; Megafunction                           ; d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;          ;
; altrom.inc                                                                                                               ; yes             ; Megafunction                           ; d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                              ;          ;
; altram.inc                                                                                                               ; yes             ; Megafunction                           ; d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                              ;          ;
; altdpram.inc                                                                                                             ; yes             ; Megafunction                           ; d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                            ;          ;
; db/altsyncram_msi1.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Quartus/Tarea1-SO/db/altsyncram_msi1.tdf                                                                    ;          ;
; db/altsyncram_acm1.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Quartus/Tarea1-SO/db/altsyncram_acm1.tdf                                                                    ;          ;
; db/altsyncram_ubm1.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Quartus/Tarea1-SO/db/altsyncram_ubm1.tdf                                                                    ;          ;
; platform_ROM_0.hex                                                                                                       ; yes             ; Auto-Found Memory Initialization File  ; platform_ROM_0.hex                                                                                                       ;          ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 392       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 614       ;
;     -- 7 input functions                    ; 10        ;
;     -- 6 input functions                    ; 114       ;
;     -- 5 input functions                    ; 165       ;
;     -- 4 input functions                    ; 106       ;
;     -- <=3 input functions                  ; 219       ;
;                                             ;           ;
; Dedicated logic registers                   ; 479       ;
;                                             ;           ;
; I/O pins                                    ; 47        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 165888    ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 607       ;
; Total fan-out                               ; 6341      ;
; Average fan-out                             ; 4.82      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                 ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                        ; Entity Name                               ; Library Name ;
+--------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; |Tarea1_SO                                                                                 ; 614 (1)             ; 479 (0)                   ; 165888            ; 0          ; 47   ; 0            ; |Tarea1_SO                                                                                                                                                                                                 ; Tarea1_SO                                 ; work         ;
;    |platform:plat|                                                                         ; 613 (0)             ; 479 (0)                   ; 165888            ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat                                                                                                                                                                                   ; platform                                  ; work         ;
;       |altera_reset_controller:rst_controller|                                             ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|altera_reset_controller:rst_controller                                                                                                                                            ; altera_reset_controller                   ; platform     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                  ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                             ; altera_reset_synchronizer                 ; platform     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                 ; altera_reset_synchronizer                 ; platform     ;
;       |platform_CPU_0:cpu_0|                                                               ; 435 (0)             ; 303 (0)                   ; 2048              ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0                                                                                                                                                              ; platform_CPU_0                            ; platform     ;
;          |platform_CPU_0_cpu:cpu|                                                          ; 435 (435)           ; 303 (303)                 ; 2048              ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu                                                                                                                                       ; platform_CPU_0_cpu                        ; platform     ;
;             |platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a                                                          ; platform_CPU_0_cpu_register_bank_a_module ; platform     ;
;                |altsyncram:the_altsyncram|                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a|altsyncram:the_altsyncram                                ; altsyncram                                ; work         ;
;                   |altsyncram_msi1:auto_generated|                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ; altsyncram_msi1                           ; work         ;
;             |platform_CPU_0_cpu_register_bank_b_module:platform_CPU_0_cpu_register_bank_b| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_b_module:platform_CPU_0_cpu_register_bank_b                                                          ; platform_CPU_0_cpu_register_bank_b_module ; platform     ;
;                |altsyncram:the_altsyncram|                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_b_module:platform_CPU_0_cpu_register_bank_b|altsyncram:the_altsyncram                                ; altsyncram                                ; work         ;
;                   |altsyncram_msi1:auto_generated|                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_b_module:platform_CPU_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ; altsyncram_msi1                           ; work         ;
;       |platform_RAM_0:ram_0|                                                               ; 1 (1)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_RAM_0:ram_0                                                                                                                                                              ; platform_RAM_0                            ; platform     ;
;          |altsyncram:the_altsyncram|                                                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram                                                                                                                                    ; altsyncram                                ; work         ;
;             |altsyncram_acm1:auto_generated|                                               ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated                                                                                                     ; altsyncram_acm1                           ; work         ;
;       |platform_ROM_0:rom_0|                                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_ROM_0:rom_0                                                                                                                                                              ; platform_ROM_0                            ; platform     ;
;          |altsyncram:the_altsyncram|                                                       ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_ROM_0:rom_0|altsyncram:the_altsyncram                                                                                                                                    ; altsyncram                                ; work         ;
;             |altsyncram_ubm1:auto_generated|                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_ROM_0:rom_0|altsyncram:the_altsyncram|altsyncram_ubm1:auto_generated                                                                                                     ; altsyncram_ubm1                           ; work         ;
;       |platform_button_0:button_0|                                                         ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_button_0:button_0                                                                                                                                                        ; platform_button_0                         ; platform     ;
;       |platform_mm_interconnect_0:mm_interconnect_0|                                       ; 108 (0)             ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0                                                                                                                                      ; platform_mm_interconnect_0                ; platform     ;
;          |altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|                                ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo                                                                                     ; altera_avalon_sc_fifo                     ; platform     ;
;          |altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo                                                                                        ; altera_avalon_sc_fifo                     ; platform     ;
;          |altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|                              ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo                                                                                   ; altera_avalon_sc_fifo                     ; platform     ;
;          |altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|                               ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo                                                                                    ; altera_avalon_sc_fifo                     ; platform     ;
;          |altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|                                ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo                                                                                     ; altera_avalon_sc_fifo                     ; platform     ;
;          |altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|                              ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo                                                                                   ; altera_avalon_sc_fifo                     ; platform     ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                 ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                      ; altera_avalon_sc_fifo                     ; platform     ;
;          |altera_merlin_master_agent:cpu_0_data_master_agent|                              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent                                                                                   ; altera_merlin_master_agent                ; platform     ;
;          |altera_merlin_master_translator:cpu_0_data_master_translator|                    ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator                                                                         ; altera_merlin_master_translator           ; platform     ;
;          |altera_merlin_slave_agent:ram_0_s1_agent|                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent                                                                                             ; altera_merlin_slave_agent                 ; platform     ;
;          |altera_merlin_slave_agent:segm_min_0_s1_agent|                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_min_0_s1_agent                                                                                        ; altera_merlin_slave_agent                 ; platform     ;
;          |altera_merlin_slave_agent:switches_0_s1_agent|                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_0_s1_agent                                                                                        ; altera_merlin_slave_agent                 ; platform     ;
;          |altera_merlin_slave_translator:button_0_s1_translator|                           ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator                                                                                ; altera_merlin_slave_translator            ; platform     ;
;          |altera_merlin_slave_translator:ram_0_s1_translator|                              ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator                                                                                   ; altera_merlin_slave_translator            ; platform     ;
;          |altera_merlin_slave_translator:segm_min_0_s1_translator|                         ; 5 (5)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_min_0_s1_translator                                                                              ; altera_merlin_slave_translator            ; platform     ;
;          |altera_merlin_slave_translator:segm_ms_0_s1_translator|                          ; 5 (5)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_ms_0_s1_translator                                                                               ; altera_merlin_slave_translator            ; platform     ;
;          |altera_merlin_slave_translator:segm_s_0_s1_translator|                           ; 5 (5)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_s_0_s1_translator                                                                                ; altera_merlin_slave_translator            ; platform     ;
;          |altera_merlin_slave_translator:switches_0_s1_translator|                         ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator                                                                              ; altera_merlin_slave_translator            ; platform     ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                            ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                 ; altera_merlin_slave_translator            ; platform     ;
;          |platform_mm_interconnect_0_cmd_demux:cmd_demux|                                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux                                                                                       ; platform_mm_interconnect_0_cmd_demux      ; platform     ;
;          |platform_mm_interconnect_0_router:router|                                        ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router                                                                                             ; platform_mm_interconnect_0_router         ; platform     ;
;          |platform_mm_interconnect_0_rsp_mux:rsp_mux|                                      ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux                                                                                           ; platform_mm_interconnect_0_rsp_mux        ; platform     ;
;       |platform_mm_interconnect_1:mm_interconnect_1|                                       ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_1:mm_interconnect_1                                                                                                                                      ; platform_mm_interconnect_1                ; platform     ;
;          |altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo                                                                                        ; altera_avalon_sc_fifo                     ; platform     ;
;          |altera_merlin_master_translator:cpu_0_instruction_master_translator|             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_0_instruction_master_translator                                                                  ; altera_merlin_master_translator           ; platform     ;
;          |altera_merlin_slave_translator:rom_0_s1_translator|                              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator                                                                                   ; altera_merlin_slave_translator            ; platform     ;
;       |platform_segm_min_0:segm_min_0|                                                     ; 2 (2)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_segm_min_0:segm_min_0                                                                                                                                                    ; platform_segm_min_0                       ; platform     ;
;       |platform_segm_min_0:segm_ms_0|                                                      ; 4 (4)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_segm_min_0:segm_ms_0                                                                                                                                                     ; platform_segm_min_0                       ; platform     ;
;       |platform_segm_min_0:segm_s_0|                                                       ; 4 (4)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_segm_min_0:segm_s_0                                                                                                                                                      ; platform_segm_min_0                       ; platform     ;
;       |platform_switches_0:switches_0|                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_switches_0:switches_0                                                                                                                                                    ; platform_switches_0                       ; platform     ;
;       |platform_timer_0:timer_0|                                                           ; 44 (44)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |Tarea1_SO|platform:plat|platform_timer_0:timer_0                                                                                                                                                          ; platform_timer_0                          ; platform     ;
+--------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+
; Name                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None               ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_b_module:platform_CPU_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None               ;
; platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; platform_RAM_0.hex ;
; platform:plat|platform_ROM_0:rom_0|altsyncram:the_altsyncram|altsyncram_ubm1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768  ; platform_ROM_0.hex ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                       ; IP Include File                              ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
; Altera ; altera_avalon_pio               ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_button_0:button_0                                                                                                                                                                   ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_nios2_gen2               ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0                                                                                                                                                                         ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu                                                                                                                                                  ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_irq_mapper               ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_irq_mapper:irq_mapper                                                                                                                                                               ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_mm_interconnect          ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0                                                                                                                                                 ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_avalon_st_adapter        ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                  ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; error_adapter                   ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_avalon_st_adapter        ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                              ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; error_adapter                   ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_avalon_st_adapter        ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                              ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; error_adapter                   ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_avalon_st_adapter        ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                              ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; error_adapter                   ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_avalon_st_adapter        ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                              ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; error_adapter                   ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_avalon_st_adapter        ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                              ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; error_adapter                   ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_avalon_st_adapter        ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                              ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; error_adapter                   ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_slave_agent       ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_0_s1_agent                                                                                                     ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo                                                                                                ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_slave_translator  ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator                                                                                           ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                  ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                      ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                  ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                  ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                  ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                  ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                  ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                  ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_master_agent      ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent                                                                                              ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_master_translator ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator                                                                                    ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_slave_agent       ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent                                                                                                        ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo                                                                                                   ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_slave_translator  ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator                                                                                              ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router                                                                                                        ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001                                                                                                ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_002                                                                                                ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_003                                                                                                ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_004                                                                                                ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_005                                                                                                ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_006                                                                                                ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_007                                                                                                ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                  ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                              ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                              ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                              ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                              ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                              ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                              ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                      ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_slave_agent       ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_min_0_s1_agent                                                                                                   ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo                                                                                              ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_slave_translator  ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_min_0_s1_translator                                                                                         ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_slave_agent       ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_ms_0_s1_agent                                                                                                    ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo                                                                                               ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_slave_translator  ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_ms_0_s1_translator                                                                                          ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_slave_agent       ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s_0_s1_agent                                                                                                     ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo                                                                                                ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_slave_translator  ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_s_0_s1_translator                                                                                           ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_slave_agent       ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_0_s1_agent                                                                                                   ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo                                                                                              ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_slave_translator  ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator                                                                                         ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_slave_agent       ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                      ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                 ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_slave_translator  ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                            ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_mm_interconnect          ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_1:mm_interconnect_1                                                                                                                                                 ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_avalon_st_adapter        ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                  ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; error_adapter                   ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                  ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                      ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_master_agent      ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_0_instruction_master_agent                                                                                       ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_master_translator ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_0_instruction_master_translator                                                                             ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_slave_agent       ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent                                                                                                        ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo                                                                                                   ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_slave_translator  ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator                                                                                              ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router                                                                                                        ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001                                                                                                ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:rsp_demux                                                                                                  ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                      ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_RAM_0:ram_0                                                                                                                                                                         ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_ROM_0:rom_0                                                                                                                                                                         ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_reset_controller         ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|altera_reset_controller:rst_controller                                                                                                                                                       ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_avalon_pio               ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_segm_min_0:segm_min_0                                                                                                                                                               ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_avalon_pio               ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_segm_min_0:segm_ms_0                                                                                                                                                                ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_avalon_pio               ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_segm_min_0:segm_s_0                                                                                                                                                                 ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_avalon_pio               ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_switches_0:switches_0                                                                                                                                                               ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
; Altera ; altera_avalon_timer             ; 20.1    ; N/A          ; N/A          ; |Tarea1_SO|platform:plat|platform_timer_0:timer_0                                                                                                                                                                     ; D:/Proyectos/Quartus/Tarea1-SO/platform.qsys ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                ; yes                                                              ; yes                                        ;
; platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                ; yes                                                              ; yes                                        ;
; platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                ; yes                                                              ; yes                                        ;
; platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                ; yes                                                              ; yes                                        ;
; platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                ; yes                                                              ; yes                                        ;
; platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 9                                                                                                   ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                              ; Reason for Removal                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator|av_chipselect_pre                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_min_0_s1_translator|av_readdata_pre[14..31]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_min_0_s1_translator|av_chipselect_pre                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_s_0_s1_translator|av_readdata_pre[14..31]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_s_0_s1_translator|av_chipselect_pre                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_ms_0_s1_translator|av_readdata_pre[14..31]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_ms_0_s1_translator|av_chipselect_pre                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_chipselect_pre                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator|av_chipselect_pre                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_timer_0:timer_0|readdata[2..15]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[2..31]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[1..31]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[2..31]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ipending_reg[2..31]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|R_ctrl_custom                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|R_ctrl_crst                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|R_ctrl_st_ex                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][54]                                                                        ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][72]                                                                        ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[0][72]                                                                   ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[0][71]                                                                   ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[0][70]                                                                   ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[0][72]                                                                     ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[0][71]                                                                     ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[0][70]                                                                     ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[0][72]                                                                    ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[0][71]                                                                    ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[0][70]                                                                    ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[0][72]                                                                     ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[0][71]                                                                     ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[0][70]                                                                     ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[0][72]                                                                   ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[0][71]                                                                   ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[0][70]                                                                   ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][72]                                                                      ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]                                                                      ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                      ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][72]                                                                        ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][71]                                                                        ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][70]                                                                        ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[1..31]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[2..31]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[2..15]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[2..31]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][72]                                                                        ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][54]                                                                        ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[1][72]                                                                   ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[1][71]                                                                   ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[1][70]                                                                   ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[1][72]                                                                     ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[1][71]                                                                     ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[1][70]                                                                     ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[1][72]                                                                    ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[1][71]                                                                    ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[1][70]                                                                    ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[1][72]                                                                     ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[1][71]                                                                     ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[1][70]                                                                     ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[1][72]                                                                   ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[1][71]                                                                   ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[1][70]                                                                   ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                      ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                      ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                      ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][72]                                                                        ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][71]                                                                        ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][70]                                                                        ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_up_ex_mon_state                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][57]                                                                        ; Merged with platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][87]                                                                     ;
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][51]                                                                        ; Merged with platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][87]                                                                     ;
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][58]                                                                        ; Merged with platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][87]                                                                     ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[1][57]                                                                   ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[1][58]                                                                ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[1][51]                                                                   ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[1][58]                                                                ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[1][57]                                                                     ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[1][58]                                                                  ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[1][51]                                                                     ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[1][58]                                                                  ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[1][57]                                                                    ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[1][58]                                                                 ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[1][51]                                                                    ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[1][58]                                                                 ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[1][57]                                                                     ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[1][58]                                                                  ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[1][51]                                                                     ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[1][58]                                                                  ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[1][57]                                                                   ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[1][58]                                                                ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[1][51]                                                                   ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[1][58]                                                                ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][57]                                                                      ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][58]                                                                   ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][51]                                                                      ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][58]                                                                   ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][51]                                                                        ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][58]                                                                     ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][57]                                                                        ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][58]                                                                     ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|waitrequest_reset_override                                                ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                          ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator|waitrequest_reset_override                                                   ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                          ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_min_0_s1_translator|waitrequest_reset_override                                              ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                          ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_ms_0_s1_translator|waitrequest_reset_override                                               ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                          ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_s_0_s1_translator|waitrequest_reset_override                                                ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                          ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|waitrequest_reset_override                                              ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                          ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                 ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                          ;
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_0_instruction_master_agent|hold_waitrequest                                                      ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                          ;
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator|waitrequest_reset_override                                                   ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                          ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[0][57]                                                                   ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[0][51]                                                                ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[0][58]                                                                   ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[0][51]                                                                ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[0][57]                                                                    ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[0][51]                                                                 ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[0][58]                                                                    ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[0][51]                                                                 ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[0][57]                                                                     ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[0][51]                                                                  ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[0][58]                                                                     ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[0][51]                                                                  ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][57]                                                                        ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][51]                                                                     ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][58]                                                                        ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][51]                                                                     ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][57]                                                                      ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][51]                                                                   ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][58]                                                                      ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][51]                                                                   ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[0][57]                                                                   ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[0][51]                                                                ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[0][58]                                                                   ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[0][51]                                                                ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[0][57]                                                                     ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[0][51]                                                                  ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[0][58]                                                                     ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[0][51]                                                                  ;
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][57]                                                                        ; Merged with platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][51]                                                                     ;
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][58]                                                                        ; Merged with platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][51]                                                                     ;
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][87]                                                                        ; Merged with platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][51]                                                                     ;
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ; Merged with platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]      ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_min_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]    ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_min_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]      ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]   ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_ms_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]     ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_ms_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]  ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]      ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]   ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]    ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]       ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]    ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ; Merged with platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]      ;
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][87]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[1][58]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[1][58]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[1][58]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[1][58]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[1][58]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][58]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][58]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][51]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][59]                                                                        ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]      ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                    ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[0][51]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[0][59]                                                                   ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_min_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3] ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_min_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[0][51]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[0][59]                                                                     ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]   ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                 ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[0][51]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[0][59]                                                                    ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_ms_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]  ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_ms_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[0][51]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[0][59]                                                                     ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]   ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                 ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[0][51]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[0][59]                                                                   ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3] ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][51]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][59]                                                                      ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]    ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                  ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][51]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][59]                                                                        ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]      ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                    ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][59]                                                                        ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[1][59]                                                                   ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[1][59]                                                                     ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[1][59]                                                                    ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[1][59]                                                                     ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[1][59]                                                                   ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][59]                                                                      ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][59]                                                                        ; Lost fanout                                                                                                                                                                                         ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][89]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[1][89]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[1][89]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[1][89]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[1][89]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[1][89]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][89]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[0][89]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[0][89]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[0][89]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[0][89]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[0][89]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 516                                                                                                                                                    ;                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[0][72] ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[1][72],                                                    ;
;                                                                                                                          ;                           ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_min_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[0][72]   ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[1][72],                                                      ;
;                                                                                                                          ;                           ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy   ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[0][72]  ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[1][72],                                                     ;
;                                                                                                                          ;                           ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_ms_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy  ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[0][72]   ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[1][72],                                                      ;
;                                                                                                                          ;                           ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy   ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[0][72] ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[1][72],                                                    ;
;                                                                                                                          ;                           ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][72]    ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72],                                                       ;
;                                                                                                                          ;                           ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy    ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][72]      ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][72],                                                         ;
;                                                                                                                          ;                           ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy      ;
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][87]      ; Stuck at GND              ; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][51],                                                         ;
;                                                                                                                          ; due to stuck port data_in ; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy      ;
; platform:plat|platform_timer_0:timer_0|readdata[7]                                                                       ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[7]                                           ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_timer_0:timer_0|readdata[6]                                                                       ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[6]                                           ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_timer_0:timer_0|readdata[5]                                                                       ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[5]                                           ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_timer_0:timer_0|readdata[4]                                                                       ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[4]                                           ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_timer_0:timer_0|readdata[3]                                                                       ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[3]                                           ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_timer_0:timer_0|readdata[2]                                                                       ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[2]                                           ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[31]                                                                ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[31]                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[30]                                                                ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[30]                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[29]                                                                ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[29]                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[28]                                                                ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[28]                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[27]                                                                ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[27]                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[26]                                                                ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[26]                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[25]                                                                ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[25]                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[24]                                                                ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[24]                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[23]                                                                ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[23]                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[22]                                                                ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[22]                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[21]                                                                ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[21]                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[20]                                                                ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[20]                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[19]                                                                ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[19]                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[18]                                                                ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[18]                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[17]                                                                ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[17]                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[16]                                                                ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[16]                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[15]                                                                ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[15]                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[14]                                                                ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[14]                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[13]                                                                ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[13]                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[12]                                                                ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[12]                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[11]                                                                ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[11]                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[10]                                                                ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[10]                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[9]                                                                 ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[9]                                        ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[8]                                                                 ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[8]                                        ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[7]                                                                 ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[7]                                        ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[6]                                                                 ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[6]                                        ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[5]                                                                 ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[5]                                        ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[4]                                                                 ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[4]                                        ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[3]                                                                 ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[3]                                        ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_switches_0:switches_0|readdata[2]                                                                 ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|av_readdata_pre[2]                                        ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[31]                                                                    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[31]                                         ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[30]                                                                    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[30]                                         ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[29]                                                                    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[29]                                         ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[28]                                                                    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[28]                                         ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[27]                                                                    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[27]                                         ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[26]                                                                    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[26]                                         ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[25]                                                                    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[25]                                         ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[24]                                                                    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[24]                                         ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[23]                                                                    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[23]                                         ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[22]                                                                    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[22]                                         ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[21]                                                                    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[21]                                         ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[20]                                                                    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[20]                                         ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[19]                                                                    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[19]                                         ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[18]                                                                    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[18]                                         ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[17]                                                                    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[17]                                         ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[16]                                                                    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[16]                                         ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[15]                                                                    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[15]                                         ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[14]                                                                    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[14]                                         ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[13]                                                                    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[13]                                         ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[12]                                                                    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[12]                                         ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[11]                                                                    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[11]                                         ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[10]                                                                    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[10]                                         ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[9]                                                                     ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[9]                                          ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[8]                                                                     ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[8]                                          ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[7]                                                                     ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[7]                                          ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[6]                                                                     ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[6]                                          ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[5]                                                                     ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[5]                                          ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[4]                                                                     ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[4]                                          ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[3]                                                                     ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[3]                                          ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[2]                                                                     ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[2]                                          ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_button_0:button_0|readdata[1]                                                                     ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|av_readdata_pre[1]                                          ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                    ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_up_ex_mon_state                                                                                                  ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[31]                                              ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[31]                                                                                              ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[30]                                              ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[30]                                                                                              ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[29]                                              ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[29]                                                                                              ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[28]                                              ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[28]                                                                                              ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[27]                                              ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[27]                                                                                              ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[26]                                              ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[26]                                                                                              ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[25]                                              ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[25]                                                                                              ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[24]                                              ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[24]                                                                                              ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[23]                                              ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[23]                                                                                              ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[22]                                              ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[22]                                                                                              ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[21]                                              ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[21]                                                                                              ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[20]                                              ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[20]                                                                                              ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[19]                                              ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[19]                                                                                              ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[18]                                              ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[18]                                                                                              ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[17]                                              ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[17]                                                                                              ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[16]                                              ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[16]                                                                                              ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[15]                                              ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[15]                                                                                              ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[14]                                              ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[14]                                                                                              ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[13]                                              ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[13]                                                                                              ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[12]                                              ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[12]                                                                                              ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[11]                                              ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[11]                                                                                              ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[10]                                              ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[10]                                                                                              ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[9]                                               ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[9]                                                                                               ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[8]                                               ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[8]                                                                                               ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[7]                                               ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[7]                                                                                               ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[6]                                               ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[6]                                                                                               ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[5]                                               ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[5]                                                                                               ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[4]                                               ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[4]                                                                                               ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[3]                                               ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[3]                                                                                               ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_ienable_reg[2]                                               ; Stuck at GND              ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_control_rd_data[2]                                                                                               ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][54]      ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][54]                                                          ;
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][72]      ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][72]                                                          ;
; platform:plat|platform_timer_0:timer_0|readdata[15]                                                                      ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[15]                                          ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[0][71] ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[1][71]                                                     ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[0][70] ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[1][70]                                                     ;
; platform:plat|platform_timer_0:timer_0|readdata[14]                                                                      ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[14]                                          ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[0][71]   ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[1][71]                                                       ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[0][70]   ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[1][70]                                                       ;
; platform:plat|platform_timer_0:timer_0|readdata[13]                                                                      ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[13]                                          ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[0][71]  ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[1][71]                                                      ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[0][70]  ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[1][70]                                                      ;
; platform:plat|platform_timer_0:timer_0|readdata[12]                                                                      ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[12]                                          ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[0][71]   ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[1][71]                                                       ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[0][70]   ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[1][70]                                                       ;
; platform:plat|platform_timer_0:timer_0|readdata[11]                                                                      ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[11]                                          ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[0][71] ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[1][71]                                                     ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[0][70] ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[1][70]                                                     ;
; platform:plat|platform_timer_0:timer_0|readdata[10]                                                                      ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[10]                                          ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]    ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                        ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]    ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                        ;
; platform:plat|platform_timer_0:timer_0|readdata[9]                                                                       ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[9]                                           ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][71]      ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][71]                                                          ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][70]      ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][70]                                                          ;
; platform:plat|platform_timer_0:timer_0|readdata[8]                                                                       ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[8]                                           ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[1][58] ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[0][51]                                                     ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[1][58]   ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[0][51]                                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[1][58]  ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[0][51]                                                      ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[1][58]   ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[0][51]                                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[1][58] ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[0][51]                                                     ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][58]    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][51]                                                        ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][58]      ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][51]                                                          ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][59]      ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][59]                                                          ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[0][59] ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[1][59]                                                     ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[0][59]   ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[1][59]                                                       ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[0][59]  ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[1][59]                                                      ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[0][59]   ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[1][59]                                                       ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[0][59] ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[1][59]                                                     ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][59]    ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][59]                                                        ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][59]      ; Lost Fanouts              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][59]                                                          ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][89]      ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][89]                                                          ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]    ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                        ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[1][89] ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|mem[0][89]                                                     ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[1][89]   ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo|mem[0][89]                                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[1][89]  ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo|mem[0][89]                                                      ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[1][89]   ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo|mem[0][89]                                                       ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[1][89] ; Stuck at GND              ; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo|mem[0][89]                                                     ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 479   ;
; Number of registers using Synchronous Clear  ; 152   ;
; Number of registers using Synchronous Load   ; 91    ;
; Number of registers using Asynchronous Clear ; 466   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 132   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest          ; 21      ;
; platform:plat|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                ; 1       ;
; platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                             ; 1       ;
; platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                             ; 4       ;
; platform:plat|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                ; 2       ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|i_read                                                                        ; 5       ;
; platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                             ; 1       ;
; platform:plat|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                ; 1       ;
; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|F_pc[12]                                                                      ; 1       ;
; platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                             ; 1       ;
; platform:plat|platform_timer_0:timer_0|internal_counter[3]                                                                              ; 2       ;
; platform:plat|platform_timer_0:timer_0|internal_counter[2]                                                                              ; 2       ;
; platform:plat|platform_timer_0:timer_0|internal_counter[1]                                                                              ; 2       ;
; platform:plat|platform_timer_0:timer_0|internal_counter[0]                                                                              ; 2       ;
; platform:plat|platform_timer_0:timer_0|internal_counter[15]                                                                             ; 2       ;
; platform:plat|platform_timer_0:timer_0|internal_counter[14]                                                                             ; 2       ;
; platform:plat|platform_timer_0:timer_0|internal_counter[9]                                                                              ; 2       ;
; platform:plat|platform_timer_0:timer_0|internal_counter[8]                                                                              ; 2       ;
; platform:plat|platform_timer_0:timer_0|internal_counter[6]                                                                              ; 2       ;
; platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1       ;
; platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; Total number of inverted registers = 22                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_min_0_s1_translator|wait_latency_counter[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_ms_0_s1_translator|wait_latency_counter[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_s_0_s1_translator|wait_latency_counter[0]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator|wait_latency_counter[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator|wait_latency_counter[0]   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|E_src1[7]                                                                        ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|E_src1[29]                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|E_src2[1]                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|E_shift_rot_result[18]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|d_writedata[26]                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|av_ld_byte0_data[7]                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|av_ld_byte2_data[3]                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_alu_result[6]                                                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|E_src2[7]                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|E_src2[18]                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|F_pc[6]                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|d_byteenable[2]                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|E_logic_result[10]                                                               ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|W_rf_wr_data[8]                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Tarea1_SO|platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|D_dst_regnum[4]                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Tarea1_SO|platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|src_channel[0]                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_b_module:platform_CPU_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_ROM_0:rom_0|altsyncram:the_altsyncram|altsyncram_ubm1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for platform:plat|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_b_module:platform_CPU_0_cpu_register_bank_b ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_b_module:platform_CPU_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_RAM_0:ram_0 ;
+----------------+--------------------+-------------------------------------------+
; Parameter Name ; Value              ; Type                                      ;
+----------------+--------------------+-------------------------------------------+
; INIT_FILE      ; platform_RAM_0.hex ; String                                    ;
+----------------+--------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; platform_RAM_0.hex   ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 4096                 ; Signed Integer                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_acm1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_ROM_0:rom_0 ;
+----------------+--------------------+-------------------------------------------+
; Parameter Name ; Value              ; Type                                      ;
+----------------+--------------------+-------------------------------------------+
; INIT_FILE      ; platform_ROM_0.hex ; String                                    ;
+----------------+--------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_ROM_0:rom_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; platform_ROM_0.hex   ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 1024                 ; Signed Integer                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_ubm1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 15    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W               ; 15    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_ms_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_s_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_min_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 69    ; Signed Integer                                                                                                         ;
; PKT_QOS_L                 ; 69    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 66    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 66    ; Signed Integer                                                                                                         ;
; PKT_CACHE_H               ; 83    ; Signed Integer                                                                                                         ;
; PKT_CACHE_L               ; 80    ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_H           ; 76    ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_L           ; 76    ; Signed Integer                                                                                                         ;
; PKT_BEGIN_BURST           ; 68    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 79    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 77    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 60    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 63    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 61    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_H          ; 65    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_L          ; 64    ; Signed Integer                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 56    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 70    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 75    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 84    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 85    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 86    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 88    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 89    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                         ;
; ID                        ; 0     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                         ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_ADDR_W                ; 15    ; Signed Integer                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 68    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 70    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 75    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 60    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 79    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 77    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 85    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 84    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 63    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 61    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 86    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 88    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 89    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 90    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 90    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 90    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 68    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 70    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 75    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 60    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 79    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 77    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 85    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 84    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 63    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 61    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 86    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 88    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 89    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 90    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 90    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 90    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 68    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 70    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 75    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 60    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 79    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 77    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 85    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 84    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 63    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 61    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 86    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 88    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 89    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 90    ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 90    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 90    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 68    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 70    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 75    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 60    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 79    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 77    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 85    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 84    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 63    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 61    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 86    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 88    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 89    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 90    ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 90    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 90    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_ms_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 68    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 70    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 75    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 60    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 79    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 77    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 85    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 84    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 63    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 61    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 86    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 88    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 89    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 90    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_ms_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 90    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 90    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 68    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 70    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 75    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 60    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 79    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 77    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 85    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 84    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 63    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 61    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 86    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 88    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 89    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 90    ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 90    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 90    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_min_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 68    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 70    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 75    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 60    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 79    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 77    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 85    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 84    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 63    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 61    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 86    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 88    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 89    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 90    ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_min_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 90    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 90    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|platform_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001|platform_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_002|platform_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_003|platform_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_004|platform_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_005|platform_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_006|platform_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_007|platform_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 15    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 15    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_0_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 71    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 71    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 81    ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 78    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 74    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 74    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 77    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 75    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 56    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 73    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 84    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 86    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 15    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 73    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 77    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 75    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 84    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 86    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 88    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 88    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router|platform_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001|platform_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                             ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                ;
; Entity Instance                           ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                        ;
; Entity Instance                           ; platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_b_module:platform_CPU_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                        ;
; Entity Instance                           ; platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram                                                                                                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                        ;
; Entity Instance                           ; platform:plat|platform_ROM_0:rom_0|altsyncram:the_altsyncram                                                                                                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001|platform_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router|platform_mm_interconnect_1_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_0_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                              ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_0_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                       ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001|platform_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|platform_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_min_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_min_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_s_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_s_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:segm_ms_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:segm_ms_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                       ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_min_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_s_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:segm_ms_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_ROM_0:rom_0" ;
+--------+-------+----------+------------------------------------+
; Port   ; Type  ; Severity ; Details                            ;
+--------+-------+----------+------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                       ;
+--------+-------+----------+------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_RAM_0:ram_0" ;
+--------+-------+----------+------------------------------------+
; Port   ; Type  ; Severity ; Details                            ;
+--------+-------+----------+------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                       ;
+--------+-------+----------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_test_bench:the_platform_CPU_0_cpu_test_bench" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                         ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                             ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "platform:plat|platform_CPU_0:cpu_0" ;
+---------------+--------+----------+----------------------------+
; Port          ; Type   ; Severity ; Details                    ;
+---------------+--------+----------+----------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected     ;
+---------------+--------+----------+----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 479                         ;
;     CLR               ; 159                         ;
;     CLR SCLR          ; 111                         ;
;     CLR SCLR SLD      ; 11                          ;
;     CLR SLD           ; 53                          ;
;     ENA CLR           ; 86                          ;
;     ENA CLR SCLR      ; 19                          ;
;     ENA CLR SCLR SLD  ; 11                          ;
;     ENA CLR SLD       ; 16                          ;
;     plain             ; 13                          ;
; arriav_lcell_comb     ; 614                         ;
;     arith             ; 63                          ;
;         1 data inputs ; 31                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 10                          ;
;         7 data inputs ; 10                          ;
;     normal            ; 541                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 75                          ;
;         3 data inputs ; 78                          ;
;         4 data inputs ; 105                         ;
;         5 data inputs ; 165                         ;
;         6 data inputs ; 114                         ;
; boundary_port         ; 47                          ;
; stratixv_ram_block    ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.49                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Aug 15 01:40:23 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Tarea1-SO -c Tarea1-SO
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12248): Elaborating Platform Designer system entity "platform.qsys"
Info (12250): 2023.08.15.01:40:29 Progress: Loading Tarea1-SO/platform.qsys
Info (12250): 2023.08.15.01:40:29 Progress: Reading input file
Info (12250): 2023.08.15.01:40:29 Progress: Adding CPU_0 [altera_nios2_gen2 20.1]
Info (12250): 2023.08.15.01:40:30 Progress: Parameterizing module CPU_0
Info (12250): 2023.08.15.01:40:30 Progress: Adding RAM_0 [altera_avalon_onchip_memory2 20.1]
Info (12250): 2023.08.15.01:40:30 Progress: Parameterizing module RAM_0
Info (12250): 2023.08.15.01:40:30 Progress: Adding ROM_0 [altera_avalon_onchip_memory2 20.1]
Info (12250): 2023.08.15.01:40:30 Progress: Parameterizing module ROM_0
Info (12250): 2023.08.15.01:40:30 Progress: Adding button_0 [altera_avalon_pio 20.1]
Info (12250): 2023.08.15.01:40:30 Progress: Parameterizing module button_0
Info (12250): 2023.08.15.01:40:30 Progress: Adding clk_0 [clock_source 20.1]
Info (12250): 2023.08.15.01:40:30 Progress: Parameterizing module clk_0
Info (12250): 2023.08.15.01:40:30 Progress: Adding segm_min_0 [altera_avalon_pio 20.1]
Info (12250): 2023.08.15.01:40:30 Progress: Parameterizing module segm_min_0
Info (12250): 2023.08.15.01:40:30 Progress: Adding segm_ms_0 [altera_avalon_pio 20.1]
Info (12250): 2023.08.15.01:40:30 Progress: Parameterizing module segm_ms_0
Info (12250): 2023.08.15.01:40:30 Progress: Adding segm_s_0 [altera_avalon_pio 20.1]
Info (12250): 2023.08.15.01:40:30 Progress: Parameterizing module segm_s_0
Info (12250): 2023.08.15.01:40:30 Progress: Adding switches_0 [altera_avalon_pio 20.1]
Info (12250): 2023.08.15.01:40:30 Progress: Parameterizing module switches_0
Info (12250): 2023.08.15.01:40:30 Progress: Adding timer_0 [altera_avalon_timer 20.1]
Info (12250): 2023.08.15.01:40:30 Progress: Parameterizing module timer_0
Info (12250): 2023.08.15.01:40:30 Progress: Building connections
Info (12250): 2023.08.15.01:40:30 Progress: Parameterizing connections
Info (12250): 2023.08.15.01:40:30 Progress: Validating
Info (12250): 2023.08.15.01:40:30 Progress: Done reading input file
Warning (12251): Platform.CPU_0: No Debugger.  You will not be able to download or debug programs
Info (12250): Platform.button_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Platform.switches_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Platform: Generating platform "platform" for QUARTUS_SYNTH
Info (12250): Interconnect is inserted between master CPU_0.instruction_master and slave ROM_0.s1 because the master has address signal 15 bit wide, but the slave is 10 bit wide.
Info (12250): Interconnect is inserted between master CPU_0.instruction_master and slave ROM_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info (12250): Interconnect is inserted between master CPU_0.instruction_master and slave ROM_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info (12250): CPU_0: "platform" instantiated altera_nios2_gen2 "CPU_0"
Info (12250): RAM_0: Starting RTL generation for module 'platform_RAM_0'
Info (12250): RAM_0:   Generation command is [exec D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_RAM_0 --dir=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0002_RAM_0_gen/ --quartus_dir=D:/programas/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0002_RAM_0_gen//platform_RAM_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): RAM_0: Done RTL generation for module 'platform_RAM_0'
Info (12250): RAM_0: "platform" instantiated altera_avalon_onchip_memory2 "RAM_0"
Info (12250): ROM_0: Starting RTL generation for module 'platform_ROM_0'
Info (12250): ROM_0:   Generation command is [exec D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_ROM_0 --dir=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0003_ROM_0_gen/ --quartus_dir=D:/programas/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0003_ROM_0_gen//platform_ROM_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): ROM_0: Done RTL generation for module 'platform_ROM_0'
Info (12250): ROM_0: "platform" instantiated altera_avalon_onchip_memory2 "ROM_0"
Info (12250): Button_0: Starting RTL generation for module 'platform_button_0'
Info (12250): Button_0:   Generation command is [exec D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_button_0 --dir=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0004_button_0_gen/ --quartus_dir=D:/programas/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0004_button_0_gen//platform_button_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Button_0: Done RTL generation for module 'platform_button_0'
Info (12250): Button_0: "platform" instantiated altera_avalon_pio "button_0"
Info (12250): Segm_min_0: Starting RTL generation for module 'platform_segm_min_0'
Info (12250): Segm_min_0:   Generation command is [exec D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_segm_min_0 --dir=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0005_segm_min_0_gen/ --quartus_dir=D:/programas/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0005_segm_min_0_gen//platform_segm_min_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Segm_min_0: Done RTL generation for module 'platform_segm_min_0'
Info (12250): Segm_min_0: "platform" instantiated altera_avalon_pio "segm_min_0"
Info (12250): Switches_0: Starting RTL generation for module 'platform_switches_0'
Info (12250): Switches_0:   Generation command is [exec D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_switches_0 --dir=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0006_switches_0_gen/ --quartus_dir=D:/programas/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0006_switches_0_gen//platform_switches_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Switches_0: Done RTL generation for module 'platform_switches_0'
Info (12250): Switches_0: "platform" instantiated altera_avalon_pio "switches_0"
Info (12250): Timer_0: Starting RTL generation for module 'platform_timer_0'
Info (12250): Timer_0:   Generation command is [exec D:/Programas/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I D:/Programas/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=platform_timer_0 --dir=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0007_timer_0_gen/ --quartus_dir=D:/programas/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0007_timer_0_gen//platform_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_0: Done RTL generation for module 'platform_timer_0'
Info (12250): Timer_0: "platform" instantiated altera_avalon_timer "timer_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "platform" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_1: "platform" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Irq_mapper: "platform" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "platform" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'platform_CPU_0_cpu'
Info (12250): Cpu:   Generation command is [exec D:/Programas/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I D:/Programas/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=platform_CPU_0_cpu --dir=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0010_cpu_gen/ --quartus_bindir=D:/Programas/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0010_cpu_gen//platform_CPU_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2023.08.15 01:40:41 (*) Starting Nios II generation
Info (12250): Cpu: # 2023.08.15 01:40:41 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2023.08.15 01:40:41 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2023.08.15 01:40:42 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2023.08.15 01:40:42 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2023.08.15 01:40:42 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'platform_CPU_0_cpu'
Info (12250): Cpu: "CPU_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): CPU_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_0_data_master_translator"
Info (12250): RAM_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "RAM_0_s1_translator"
Info (12250): CPU_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_0_data_master_agent"
Info (12250): RAM_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "RAM_0_s1_agent"
Info (12250): RAM_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "RAM_0_s1_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info (12250): Cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Platform: Done "platform" with 31 modules, 40 files
Info (12249): Finished elaborating Platform Designer system entity "platform.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file tarea1_so.sv
    Info (12023): Found entity 1: Tarea1_SO File: D:/Proyectos/Quartus/Tarea1-SO/Tarea1_SO.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file platform/synthesis/platform.v
    Info (12023): Found entity 1: platform File: D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/platform.v
    Info (12023): Found entity 1: platform File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/platform.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_cpu_0.v
    Info (12023): Found entity 1: platform_CPU_0 File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0.v Line: 9
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/platform/submodules/platform_cpu_0_cpu.v
    Info (12023): Found entity 1: platform_CPU_0_cpu_register_bank_a_module File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0_cpu.v Line: 21
    Info (12023): Found entity 2: platform_CPU_0_cpu_register_bank_b_module File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0_cpu.v Line: 87
    Info (12023): Found entity 3: platform_CPU_0_cpu File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0_cpu.v Line: 153
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_cpu_0_cpu_test_bench.v
    Info (12023): Found entity 1: platform_CPU_0_cpu_test_bench File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_ram_0.v
    Info (12023): Found entity 1: platform_RAM_0 File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_ram_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_rom_0.v
    Info (12023): Found entity 1: platform_ROM_0 File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_rom_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_button_0.v
    Info (12023): Found entity 1: platform_button_0 File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_button_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_irq_mapper.sv
    Info (12023): Found entity 1: platform_irq_mapper File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0.v
    Info (12023): Found entity 1: platform_mm_interconnect_0 File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: platform_mm_interconnect_0_avalon_st_adapter File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_cmd_demux File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_cmd_mux File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_router_default_decode File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_0_router File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_router_001_default_decode File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_0_router_001 File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_rsp_demux File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_0_rsp_mux File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1.v
    Info (12023): Found entity 1: platform_mm_interconnect_1 File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_1_cmd_demux File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_1_cmd_mux File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: platform_mm_interconnect_1_router_default_decode File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_1_router File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: platform_mm_interconnect_1_router_001_default_decode File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: platform_mm_interconnect_1_router_001 File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: platform_mm_interconnect_1_rsp_mux File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_segm_min_0.v
    Info (12023): Found entity 1: platform_segm_min_0 File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_segm_min_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_switches_0.v
    Info (12023): Found entity 1: platform_switches_0 File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_switches_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_timer_0.v
    Info (12023): Found entity 1: platform_timer_0 File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_timer_0.v Line: 21
Info (12127): Elaborating entity "Tarea1_SO" for the top level hierarchy
Info (12128): Elaborating entity "platform" for hierarchy "platform:plat" File: D:/Proyectos/Quartus/Tarea1-SO/Tarea1_SO.sv Line: 19
Info (12128): Elaborating entity "platform_CPU_0" for hierarchy "platform:plat|platform_CPU_0:cpu_0" File: D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v Line: 91
Info (12128): Elaborating entity "platform_CPU_0_cpu" for hierarchy "platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0.v Line: 43
Info (12128): Elaborating entity "platform_CPU_0_cpu_test_bench" for hierarchy "platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_test_bench:the_platform_CPU_0_cpu_test_bench" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0_cpu.v Line: 829
Info (12128): Elaborating entity "platform_CPU_0_cpu_register_bank_a_module" for hierarchy "platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0_cpu.v Line: 1323
Info (12128): Elaborating entity "altsyncram" for hierarchy "platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: D:/Proyectos/Quartus/Tarea1-SO/db/altsyncram_msi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "platform_CPU_0_cpu_register_bank_b_module" for hierarchy "platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_b_module:platform_CPU_0_cpu_register_bank_b" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0_cpu.v Line: 1341
Info (12128): Elaborating entity "platform_RAM_0" for hierarchy "platform:plat|platform_RAM_0:ram_0" File: D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v Line: 105
Info (12128): Elaborating entity "altsyncram" for hierarchy "platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_ram_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_ram_0.v Line: 69
Info (12133): Instantiated megafunction "platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram" with the following parameter: File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_ram_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "platform_RAM_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_acm1.tdf
    Info (12023): Found entity 1: altsyncram_acm1 File: D:/Proyectos/Quartus/Tarea1-SO/db/altsyncram_acm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_acm1" for hierarchy "platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated" File: d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "platform_ROM_0" for hierarchy "platform:plat|platform_ROM_0:rom_0" File: D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v Line: 120
Info (12128): Elaborating entity "altsyncram" for hierarchy "platform:plat|platform_ROM_0:rom_0|altsyncram:the_altsyncram" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_rom_0.v Line: 71
Info (12130): Elaborated megafunction instantiation "platform:plat|platform_ROM_0:rom_0|altsyncram:the_altsyncram" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_rom_0.v Line: 71
Info (12133): Instantiated megafunction "platform:plat|platform_ROM_0:rom_0|altsyncram:the_altsyncram" with the following parameter: File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_rom_0.v Line: 71
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "platform_ROM_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ubm1.tdf
    Info (12023): Found entity 1: altsyncram_ubm1 File: D:/Proyectos/Quartus/Tarea1-SO/db/altsyncram_ubm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ubm1" for hierarchy "platform:plat|platform_ROM_0:rom_0|altsyncram:the_altsyncram|altsyncram_ubm1:auto_generated" File: d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113015): Width of data items in "platform_ROM_0.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10 File: D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "platform_ROM_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "platform_ROM_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "platform_ROM_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "platform_ROM_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "platform_ROM_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "platform_ROM_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "platform_ROM_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "platform_ROM_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "platform_ROM_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex Line: 10
    Warning (113009): Data at line (11) of memory initialization file "platform_ROM_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex Line: 11
Info (12128): Elaborating entity "platform_button_0" for hierarchy "platform:plat|platform_button_0:button_0" File: D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v Line: 132
Info (12128): Elaborating entity "platform_segm_min_0" for hierarchy "platform:plat|platform_segm_min_0:segm_min_0" File: D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v Line: 143
Info (12128): Elaborating entity "platform_switches_0" for hierarchy "platform:plat|platform_switches_0:switches_0" File: D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v Line: 173
Info (12128): Elaborating entity "platform_timer_0" for hierarchy "platform:plat|platform_timer_0:timer_0" File: D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v Line: 184
Info (12128): Elaborating entity "platform_mm_interconnect_0" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0" File: D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v Line: 230
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 541
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 605
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 669
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 733
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 1070
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 1154
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 1195
Info (12128): Elaborating entity "platform_mm_interconnect_0_router" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 1961
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_default_decode" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|platform_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv Line: 190
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_001" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 1977
Info (12128): Elaborating entity "platform_mm_interconnect_0_router_001_default_decode" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001|platform_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "platform_mm_interconnect_0_cmd_demux" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2126
Info (12128): Elaborating entity "platform_mm_interconnect_0_cmd_mux" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2143
Info (12128): Elaborating entity "platform_mm_interconnect_0_rsp_demux" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2262
Info (12128): Elaborating entity "platform_mm_interconnect_0_rsp_mux" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2417
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv Line: 390
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "platform_mm_interconnect_0_avalon_st_adapter" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v Line: 2446
Info (12128): Elaborating entity "platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "platform:plat|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "platform_mm_interconnect_1" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1" File: D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v Line: 247
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_0_instruction_master_translator" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 170
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 234
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_0_instruction_master_agent" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 315
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 399
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 440
Info (12128): Elaborating entity "platform_mm_interconnect_1_router" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 456
Info (12128): Elaborating entity "platform_mm_interconnect_1_router_default_decode" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router:router|platform_mm_interconnect_1_router_default_decode:the_default_decode" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "platform_mm_interconnect_1_router_001" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 472
Info (12128): Elaborating entity "platform_mm_interconnect_1_router_001_default_decode" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_router_001:router_001|platform_mm_interconnect_1_router_001_default_decode:the_default_decode" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv Line: 178
Info (12128): Elaborating entity "platform_mm_interconnect_1_cmd_demux" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_demux:cmd_demux" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 489
Info (12128): Elaborating entity "platform_mm_interconnect_1_cmd_mux" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_cmd_mux:cmd_mux" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 506
Info (12128): Elaborating entity "platform_mm_interconnect_1_rsp_mux" for hierarchy "platform:plat|platform_mm_interconnect_1:mm_interconnect_1|platform_mm_interconnect_1_rsp_mux:rsp_mux" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1.v Line: 540
Info (12128): Elaborating entity "platform_irq_mapper" for hierarchy "platform:plat|platform_irq_mapper:irq_mapper" File: D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v Line: 255
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "platform:plat|altera_reset_controller:rst_controller" File: D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v Line: 318
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "platform:plat|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_reset_controller.v Line: 220
Info (286030): Timing-Driven Synthesis is running
Info (17049): 95 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Proyectos/Quartus/Tarea1-SO/output_files/Tarea1-SO.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1000 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 825 logic cells
    Info (21064): Implemented 128 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4959 megabytes
    Info: Processing ended: Tue Aug 15 01:40:46 2023
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Proyectos/Quartus/Tarea1-SO/output_files/Tarea1-SO.map.smsg.


