input = ['QY0', 'TZ0', 'QY1', 'TZ1', 'TY0', 'TY1', 'QX0', 'QX1', 'TX0', 'TX1', 'ZERO', 'PY_', 'PX']
output = ['NEW_TX0', 'NEW_TX1', 'NEW_TY_0', 'NEW_TY_1', 'NEW_TZ0', 'NEW_TZ1', 'C010', 'C011', 'C200', 'C201', 'C00_0', 'C00_1']
solution=[['T1T1_in', 'MUL_in0', '0', '1'], ['T1T1_mem0', 'INPUT_mem_r', '0', '1'], ['T1T1_mem1', 'INPUT_mem_r', '0', '1'], ['T1T0_in', 'MUL_in0', '1', '2'], ['T1T0_mem0', 'INPUT_mem_r', '1', '2'], ['T1T0_mem1', 'INPUT_mem_r', '1', '2'], ['T1T1', 'MUL0', '1', '8'], ['T1T0', 'MUL0', '2', '9'], ['T1T3_mem0', 'INPUT_mem_r', '2', '3'], ['T1T3_mem1', 'INPUT_mem_r', '2', '3'], ['T1T2_mem0', 'INPUT_mem_r', '3', '4'], ['T1T2_mem1', 'INPUT_mem_r', '3', '4'], ['T1T3', 'ADD3', '3', '4'], ['T0T2_mem0', 'INPUT_mem_r', '4', '5'], ['T0T2_mem1', 'INPUT_mem_r', '4', '5'], ['T1T2', 'ADD2', '4', '5'], ['T1T4_in', 'MUL_in0', '4', '5'], ['T1T4_mem0', 'ADD_mem2', '4', '5'], ['T1T4_mem1', 'ADD_mem3', '4', '5'], ['T0T1_in', 'MUL_in0', '5', '6'], ['T0T1_mem0', 'INPUT_mem_r', '5', '6'], ['T0T1_mem1', 'INPUT_mem_r', '5', '6'], ['T0T2', 'ADD1', '5', '6'], ['T1T4', 'MUL0', '5', '12'], ['T0T0_in', 'MUL_in0', '6', '7'], ['T0T0_mem0', 'INPUT_mem_r', '6', '7'], ['T0T0_mem1', 'INPUT_mem_r', '6', '7'], ['T0T1', 'MUL0', '6', '13'], ['T0T0', 'MUL0', '7', '14'], ['T0T3_mem0', 'INPUT_mem_r', '7', '8'], ['T0T3_mem1', 'INPUT_mem_r', '7', '8'], ['C00T2_mem0', 'INPUT_mem_r', '8', '9'], ['C00T2_mem1', 'INPUT_mem_r', '8', '9'], ['T0T3', 'ADD3', '8', '9'], ['T0T4_in', 'MUL_in0', '8', '9'], ['T0T4_mem0', 'ADD_mem1', '8', '9'], ['T0T4_mem1', 'ADD_mem3', '8', '9'], ['T1T5_mem0', 'MUL_mem0', '8', '9'], ['T1T5_mem1', 'MUL_mem0', '8', '9'], ['C00T2', 'ADD3', '9', '10'], ['T0T4', 'MUL0', '9', '16'], ['T10_mem0', 'MUL_mem0', '9', '10'], ['T10_mem1', 'MUL_mem0', '9', '10'], ['T1T5', 'ADD2', '9', '10'], ['T3_T2_mem0', 'INPUT_mem_r', '9', '10'], ['T3_T2_mem1', 'INPUT_mem_r', '9', '10'], ['T10', 'ADD2', '10', '11'], ['T1_0_mem0', 'INPUT_mem_r', '10', '11'], ['T1_0_mem1', 'ADD_mem2', '10', '11'], ['T3_T2', 'ADD1', '10', '11'], ['NEW_TZT2_mem0', 'INPUT_mem_r', '11', '12'], ['NEW_TZT2_mem1', 'INPUT_mem_r', '11', '12'], ['T11_mem0', 'MUL_mem0', '11', '12'], ['T11_mem1', 'ADD_mem2', '11', '12'], ['T1_0', 'ADD3', '11', '12'], ['C00T0_in', 'MUL_in0', '12', '13'], ['C00T0_mem0', 'INPUT_mem_r', '12', '13'], ['C00T0_mem1', 'ADD_mem3', '12', '13'], ['NEW_TZT2', 'ADD0', '12', '13'], ['T11', 'ADD1', '12', '13'], ['T1_1_mem0', 'INPUT_mem_r', '12', '13'], ['T1_1_mem1', 'ADD_mem1', '12', '13'], ['C00T0', 'MUL0', '13', '20'], ['C00T3_mem0', 'ADD_mem3', '13', '14'], ['C00T3_mem1', 'ADD_mem1', '13', '14'], ['T00_mem0', 'MUL_mem0', '13', '14'], ['T00_mem1', 'MUL_mem0', '13', '14'], ['T1_1', 'ADD1', '13', '14'], ['T3T2_in', 'MUL_in0', '13', '14'], ['T3T2_mem0', 'ADD_mem3', '13', '14'], ['T3T2_mem1', 'ADD_mem1', '13', '14'], ['T5T2_mem0', 'INPUT_mem_r', '13', '14'], ['T5T2_mem1', 'INPUT_mem_r', '13', '14'], ['C00T1_in', 'MUL_in0', '14', '15'], ['C00T1_mem0', 'INPUT_mem_r', '14', '15'], ['C00T1_mem1', 'ADD_mem1', '14', '15'], ['C00T3', 'ADD3', '14', '15'], ['T00', 'ADD0', '14', '15'], ['T0T5_mem0', 'MUL_mem0', '14', '15'], ['T0T5_mem1', 'MUL_mem0', '14', '15'], ['T0_0_mem0', 'INPUT_mem_r', '14', '15'], ['T0_0_mem1', 'ADD_mem0', '14', '15'], ['T3T2', 'MUL0', '14', '21'], ['T4T2_mem0', 'ADD_mem3', '14', '15'], ['T4T2_mem1', 'ADD_mem1', '14', '15'], ['T5T2', 'ADD2', '14', '15'], ['C00T1', 'MUL0', '15', '22'], ['NEW_TXT2_mem0', 'ADD_mem3', '15', '16'], ['NEW_TXT2_mem1', 'ADD_mem1', '15', '16'], ['T01_mem0', 'MUL_mem0', '15', '16'], ['T01_mem1', 'ADD_mem0', '15', '16'], ['T0T5', 'ADD0', '15', '16'], ['T0_0', 'ADD2', '15', '16'], ['T0_1T2_mem0', 'INPUT_mem_r', '15', '16'], ['T0_1T2_mem1', 'INPUT_mem_r', '15', '16'], ['T3T0_mem0', 'ADD_mem3', '15', '16'], ['T3T0_mem1', 'ADD_mem1', '15', '16'], ['T4T2', 'ADD3', '15', '16'], ['NEW_TXT2', 'ADD0', '16', '17'], ['T01', 'ADD1', '16', '17'], ['T0_1T0_in', 'MUL_in0', '16', '17'], ['T0_1T0_mem0', 'INPUT_mem_r', '16', '17'], ['T0_1T0_mem1', 'ADD_mem2', '16', '17'], ['T0_1T2', 'ADD2', '16', '17'], ['T0_1_mem0', 'INPUT_mem_r', '16', '17'], ['T0_1_mem1', 'ADD_mem1', '16', '17'], ['T3T0', 'ADD3', '16', '17'], ['T3T1_mem0', 'ADD_mem3', '16', '17'], ['T3T1_mem1', 'ADD_mem1', '16', '17'], ['T0_1', 'ADD0', '17', '18'], ['T0_1T0', 'MUL0', '17', '24'], ['T2T0_mem0', 'ADD_mem2', '17', '18'], ['T2T0_mem1', 'ADD_mem0', '17', '18'], ['T2T2_in', 'MUL_in0', '17', '18'], ['T2T2_mem0', 'ADD_mem2', '17', '18'], ['T2T2_mem1', 'ADD_mem0', '17', '18'], ['T3T1', 'ADD1', '17', '18'], ['T8T2_mem0', 'INPUT_mem_r', '17', '18'], ['T8T2_mem1', 'INPUT_mem_r', '17', '18'], ['T0_1T1_in', 'MUL_in0', '18', '19'], ['T0_1T1_mem0', 'INPUT_mem_r', '18', '19'], ['T0_1T1_mem1', 'ADD_mem0', '18', '19'], ['T2T0', 'ADD0', '18', '19'], ['T2T1_mem0', 'ADD_mem2', '18', '19'], ['T2T1_mem1', 'ADD_mem0', '18', '19'], ['T2T2', 'MUL0', '18', '25'], ['T8T2', 'ADD3', '18', '19'], ['T0_1T1', 'MUL0', '19', '26'], ['T0_1T3_mem0', 'ADD_mem2', '19', '20'], ['T0_1T3_mem1', 'ADD_mem0', '19', '20'], ['T2T1', 'ADD0', '19', '20'], ['T30_in', 'MUL_in0', '19', '20'], ['T30_mem0', 'ADD_mem3', '19', '20'], ['T30_mem1', 'ADD_mem1', '19', '20'], ['T7_T2_mem0', 'ADD_mem2', '19', '20'], ['T7_T2_mem1', 'ADD_mem0', '19', '20'], ['T0_1T3', 'ADD0', '20', '21'], ['T20_in', 'MUL_in0', '20', '21'], ['T20_mem0', 'ADD_mem0', '20', '21'], ['T20_mem1', 'ADD_mem0', '20', '21'], ['T30', 'MUL0', '20', '27'], ['T31_mem0', 'MUL_mem0', '20', '21'], ['T31_mem1', 'MUL_mem0', '20', '21'], ['T7_T2', 'ADD3', '20', '21'], ['C00T5_mem0', 'MUL_mem0', '21', '22'], ['C00T5_mem1', 'MUL_mem0', '21', '22'], ['T0_1T4_in', 'MUL_in0', '21', '22'], ['T0_1T4_mem0', 'ADD_mem2', '21', '22'], ['T0_1T4_mem1', 'ADD_mem0', '21', '22'], ['T20', 'MUL0', '21', '28'], ['T31', 'ADD0', '21', '22'], ['C000_mem0', 'MUL_mem0', '22', '23'], ['C000_mem1', 'MUL_mem0', '22', '23'], ['C00T4_in', 'MUL_in0', '22', '23'], ['C00T4_mem0', 'ADD_mem3', '22', '23'], ['C00T4_mem1', 'ADD_mem3', '22', '23'], ['C00T5', 'ADD0', '22', '23'], ['T0_1T4', 'MUL0', '22', '29'], ['C000', 'ADD2', '23', '24'], ['C00T4', 'MUL0', '23', '30'], ['T4T1_in', 'MUL_in0', '23', '24'], ['T4T1_mem0', 'ADD_mem1', '23', '24'], ['T4T1_mem1', 'ADD_mem2', '23', '24'], ['T21_mem0', 'MUL_mem0', '24', '25'], ['T21_mem1', 'MUL_mem0', '24', '25'], ['T3_T1_in', 'MUL_in0', '24', '25'], ['T3_T1_mem0', 'INPUT_mem_r', '24', '25'], ['T3_T1_mem1', 'ADD_mem2', '24', '25'], ['T4T1', 'MUL0', '24', '31'], ['T0_1T5_mem0', 'MUL_mem0', '25', '26'], ['T0_1T5_mem1', 'MUL_mem0', '25', '26'], ['T21', 'ADD0', '25', '26'], ['T3_T1', 'MUL0', '25', '32'], ['T5T1_in', 'MUL_in0', '25', '26'], ['T5T1_mem0', 'INPUT_mem_r', '25', '26'], ['T5T1_mem1', 'ADD_mem2', '25', '26'], ['T0_1T5', 'ADD1', '26', '27'], ['T3_T3_mem0', 'MUL_mem0', '26', '27'], ['T3_T3_mem1', 'ADD_mem2', '26', '27'], ['T4T0_in', 'MUL_in0', '26', '27'], ['T4T0_mem0', 'ADD_mem3', '26', '27'], ['T4T0_mem1', 'MUL_mem0', '26', '27'], ['T5T1', 'MUL0', '26', '33'], ['T3_T3', 'ADD0', '27', '28'], ['T3_T4_in', 'MUL_in0', '27', '28'], ['T3_T4_mem0', 'ADD_mem1', '27', '28'], ['T3_T4_mem1', 'ADD_mem0', '27', '28'], ['T4T0', 'MUL0', '27', '34'], ['T4T3_mem0', 'MUL_mem0', '27', '28'], ['T4T3_mem1', 'ADD_mem2', '27', '28'], ['T5T3_mem0', 'MUL_mem0', '27', '28'], ['T5T3_mem1', 'ADD_mem2', '27', '28'], ['T0_11_mem0', 'MUL_mem0', '28', '29'], ['T0_11_mem1', 'ADD_mem1', '28', '29'], ['T3_T0_in', 'MUL_in0', '28', '29'], ['T3_T0_mem0', 'INPUT_mem_r', '28', '29'], ['T3_T0_mem1', 'MUL_mem0', '28', '29'], ['T3_T4', 'MUL0', '28', '35'], ['T4T3', 'ADD2', '28', '29'], ['T5T3', 'ADD0', '28', '29'], ['T0_10_mem0', 'MUL_mem0', '29', '30'], ['T0_10_mem1', 'MUL_mem0', '29', '30'], ['T0_11', 'ADD1', '29', '30'], ['T3_T0', 'MUL0', '29', '36'], ['T4T4_in', 'MUL_in0', '29', '30'], ['T4T4_mem0', 'ADD_mem3', '29', '30'], ['T4T4_mem1', 'ADD_mem2', '29', '30'], ['C001_mem0', 'MUL_mem0', '30', '31'], ['C001_mem1', 'ADD_mem0', '30', '31'], ['C00_0_mem0', 'ADD_mem2', '30', '31'], ['C00_0_mem1', 'ADD_mem1', '30', '31'], ['T0_10', 'ADD1', '30', '31'], ['T4T4', 'MUL0', '30', '37'], ['T5T0_in', 'MUL_in0', '30', '31'], ['T5T0_mem0', 'INPUT_mem_r', '30', '31'], ['T5T0_mem1', 'MUL_mem0', '30', '31'], ['C001', 'ADD2', '31', '32'], ['C00_0', 'ADD0', '31', '32'], ['C00_0_w', 'INPUT_mem_w', '31', '32'], ['C00_1_mem0', 'ADD_mem2', '31', '32'], ['C00_1_mem1', 'ADD_mem1', '31', '32'], ['T5T0', 'MUL0', '31', '38'], ['T5T4_in', 'MUL_in0', '31', '32'], ['T5T4_mem0', 'ADD_mem2', '31', '32'], ['T5T4_mem1', 'ADD_mem0', '31', '32'], ['C010_in', 'MUL_in0', '32', '33'], ['C010_mem0', 'ADD_mem3', '32', '33'], ['C010_mem1', 'INPUT_mem_r', '32', '33'], ['C00_1', 'ADD0', '32', '33'], ['C00_1_w', 'INPUT_mem_w', '32', '33'], ['T5T4', 'MUL0', '32', '39'], ['C010', 'MUL0', '33', '40'], ['C201_in', 'MUL_in0', '33', '34'], ['C201_mem0', 'ADD_mem0', '33', '34'], ['C201_mem1', 'INPUT_mem_r', '33', '34'], ['T40_mem0', 'MUL_mem0', '33', '34'], ['T40_mem1', 'MUL_mem0', '33', '34'], ['C201', 'MUL0', '34', '41'], ['NEW_TZT0_in', 'MUL_in0', '34', '35'], ['NEW_TZT0_mem0', 'INPUT_mem_r', '34', '35'], ['NEW_TZT0_mem1', 'ADD_mem1', '34', '35'], ['T40', 'ADD1', '34', '35'], ['T4T5_mem0', 'MUL_mem0', '34', '35'], ['T4T5_mem1', 'MUL_mem0', '34', '35'], ['NEW_TZT0', 'MUL0', '35', '42'], ['T3_T5_mem0', 'MUL_mem0', '35', '36'], ['T3_T5_mem1', 'MUL_mem0', '35', '36'], ['T4T5', 'ADD3', '35', '36'], ['T8T0_in', 'MUL_in0', '35', '36'], ['T8T0_mem0', 'INPUT_mem_r', '35', '36'], ['T8T0_mem1', 'ADD_mem1', '35', '36'], ['C200_in', 'MUL_in0', '36', '37'], ['C200_mem0', 'ADD_mem2', '36', '37'], ['C200_mem1', 'INPUT_mem_r', '36', '37'], ['T3_1_mem0', 'MUL_mem0', '36', '37'], ['T3_1_mem1', 'ADD_mem3', '36', '37'], ['T3_T5', 'ADD3', '36', '37'], ['T41_mem0', 'MUL_mem0', '36', '37'], ['T41_mem1', 'ADD_mem3', '36', '37'], ['T8T0', 'MUL0', '36', '43'], ['C200', 'MUL0', '37', '44'], ['NEW_TZT1_in', 'MUL_in0', '37', '38'], ['NEW_TZT1_mem0', 'INPUT_mem_r', '37', '38'], ['NEW_TZT1_mem1', 'ADD_mem3', '37', '38'], ['NEW_TZT3_mem0', 'ADD_mem1', '37', '38'], ['NEW_TZT3_mem1', 'ADD_mem3', '37', '38'], ['T3_1', 'ADD2', '37', '38'], ['T41', 'ADD3', '37', '38'], ['T50_mem0', 'MUL_mem0', '37', '38'], ['T50_mem1', 'MUL_mem0', '37', '38'], ['T61_mem0', 'ADD_mem2', '37', '38'], ['T61_mem1', 'ADD_mem2', '37', '38'], ['NEW_TZT1', 'MUL0', '38', '45'], ['NEW_TZT3', 'ADD3', '38', '39'], ['T3_0_mem0', 'MUL_mem0', '38', '39'], ['T3_0_mem1', 'MUL_mem0', '38', '39'], ['T50', 'ADD0', '38', '39'], ['T5_0_mem0', 'ADD_mem1', '38', '39'], ['T5_0_mem1', 'ADD_mem0', '38', '39'], ['T61', 'ADD2', '38', '39'], ['T8T1_in', 'MUL_in0', '38', '39'], ['T8T1_mem0', 'INPUT_mem_r', '38', '39'], ['T8T1_mem1', 'ADD_mem3', '38', '39'], ['T8T3_mem0', 'ADD_mem1', '38', '39'], ['T8T3_mem1', 'ADD_mem3', '38', '39'], ['C010_w', 'INPUT_mem_w', '39', '40'], ['C011_in', 'MUL_in0', '39', '40'], ['C011_mem0', 'ADD_mem1', '39', '40'], ['C011_mem1', 'INPUT_mem_r', '39', '40'], ['T3_0', 'ADD3', '39', '40'], ['T5T5_mem0', 'MUL_mem0', '39', '40'], ['T5T5_mem1', 'MUL_mem0', '39', '40'], ['T5_0', 'ADD0', '39', '40'], ['T60_mem0', 'ADD_mem3', '39', '40'], ['T60_mem1', 'ADD_mem3', '39', '40'], ['T8T1', 'MUL0', '39', '46'], ['T8T3', 'ADD2', '39', '40'], ['C011', 'MUL0', '40', '47'], ['C201_w', 'INPUT_mem_w', '40', '41'], ['T51_mem0', 'MUL_mem0', '40', '41'], ['T51_mem1', 'ADD_mem0', '40', '41'], ['T5T5', 'ADD0', '40', '41'], ['T5_10_mem0', 'ADD_mem0', '40', '41'], ['T5_10_mem1', 'ADD_mem1', '40', '41'], ['T60', 'ADD1', '40', '41'], ['T8T4_in', 'MUL_in0', '40', '41'], ['T8T4_mem0', 'ADD_mem3', '40', '41'], ['T8T4_mem1', 'ADD_mem2', '40', '41'], ['NEW_TZT4_in', 'MUL_in0', '41', '42'], ['NEW_TZT4_mem0', 'ADD_mem0', '41', '42'], ['NEW_TZT4_mem1', 'ADD_mem3', '41', '42'], ['T51', 'ADD1', '41', '42'], ['T5_10', 'ADD0', '41', '42'], ['T5_1_mem0', 'ADD_mem3', '41', '42'], ['T5_1_mem1', 'ADD_mem1', '41', '42'], ['T8T4', 'MUL0', '41', '48'], ['NEW_TXT0_in', 'MUL_in0', '42', '43'], ['NEW_TXT0_mem0', 'ADD_mem3', '42', '43'], ['NEW_TXT0_mem1', 'ADD_mem0', '42', '43'], ['NEW_TZT4', 'MUL0', '42', '49'], ['T5_1', 'ADD1', '42', '43'], ['T5_11_mem0', 'ADD_mem1', '42', '43'], ['T5_11_mem1', 'ADD_mem1', '42', '43'], ['T70_mem0', 'ADD_mem0', '42', '43'], ['T70_mem1', 'ADD_mem3', '42', '43'], ['C200_w', 'INPUT_mem_w', '43', '44'], ['NEW_TXT0', 'MUL0', '43', '50'], ['NEW_TXT1_in', 'MUL_in0', '43', '44'], ['NEW_TXT1_mem0', 'ADD_mem1', '43', '44'], ['NEW_TXT1_mem1', 'ADD_mem3', '43', '44'], ['T5_11', 'ADD3', '43', '44'], ['T70', 'ADD1', '43', '44'], ['T71_mem0', 'ADD_mem3', '43', '44'], ['T71_mem1', 'ADD_mem2', '43', '44'], ['NEW_TXT1', 'MUL0', '44', '51'], ['NEW_TXT3_mem0', 'ADD_mem0', '44', '45'], ['NEW_TXT3_mem1', 'ADD_mem3', '44', '45'], ['NEW_TZ0_mem0', 'MUL_mem0', '44', '45'], ['NEW_TZ0_mem1', 'MUL_mem0', '44', '45'], ['T71', 'ADD2', '44', '45'], ['T7_T1_in', 'MUL_in0', '44', '45'], ['T7_T1_mem0', 'ADD_mem0', '44', '45'], ['T7_T1_mem1', 'ADD_mem2', '44', '45'], ['T7_T3_mem0', 'ADD_mem1', '44', '45'], ['T7_T3_mem1', 'ADD_mem2', '44', '45'], ['NEW_TXT3', 'ADD0', '45', '46'], ['NEW_TZ0', 'ADD1', '45', '46'], ['NEW_TZ0_w', 'INPUT_mem_w', '45', '46'], ['NEW_TZT5_mem0', 'MUL_mem0', '45', '46'], ['NEW_TZT5_mem1', 'MUL_mem0', '45', '46'], ['T7_T0_in', 'MUL_in0', '45', '46'], ['T7_T0_mem0', 'ADD_mem2', '45', '46'], ['T7_T0_mem1', 'ADD_mem1', '45', '46'], ['T7_T1', 'MUL0', '45', '52'], ['T7_T3', 'ADD3', '45', '46'], ['C011_w', 'INPUT_mem_w', '46', '47'], ['NEW_TXT4_in', 'MUL_in0', '46', '47'], ['NEW_TXT4_mem0', 'ADD_mem0', '46', '47'], ['NEW_TXT4_mem1', 'ADD_mem0', '46', '47'], ['NEW_TZT5', 'ADD0', '46', '47'], ['T7_T0', 'MUL0', '46', '53'], ['T8T5_mem0', 'MUL_mem0', '46', '47'], ['T8T5_mem1', 'MUL_mem0', '46', '47'], ['NEW_TXT4', 'MUL0', '47', '54'], ['T7_T4_in', 'MUL_in0', '47', '48'], ['T7_T4_mem0', 'ADD_mem3', '47', '48'], ['T7_T4_mem1', 'ADD_mem3', '47', '48'], ['T80_mem0', 'MUL_mem0', '47', '48'], ['T80_mem1', 'MUL_mem0', '47', '48'], ['T8T5', 'ADD0', '47', '48'], ['NEW_TZ1_mem0', 'MUL_mem0', '48', '49'], ['NEW_TZ1_mem1', 'ADD_mem0', '48', '49'], ['T7_T4', 'MUL0', '48', '55'], ['T80', 'ADD1', '48', '49'], ['T81_mem0', 'MUL_mem0', '48', '49'], ['T81_mem1', 'ADD_mem0', '48', '49'], ['NEW_TZ1', 'ADD0', '49', '50'], ['NEW_TZ1_w', 'INPUT_mem_w', '49', '50'], ['T81', 'ADD2', '49', '50'], ['NEW_TX0_mem0', 'MUL_mem0', '50', '51'], ['NEW_TX0_mem1', 'MUL_mem0', '50', '51'], ['NEW_TX0', 'ADD1', '51', '52'], ['NEW_TX0_w', 'INPUT_mem_w', '51', '52'], ['NEW_TXT5_mem0', 'MUL_mem0', '51', '52'], ['NEW_TXT5_mem1', 'MUL_mem0', '51', '52'], ['NEW_TXT5', 'ADD3', '52', '53'], ['T7_0_mem0', 'MUL_mem0', '52', '53'], ['T7_0_mem1', 'MUL_mem0', '52', '53'], ['NEW_TY0_mem0', 'ADD_mem0', '53', '54'], ['NEW_TY0_mem1', 'ADD_mem1', '53', '54'], ['T7_0', 'ADD0', '53', '54'], ['T7_T5_mem0', 'MUL_mem0', '53', '54'], ['T7_T5_mem1', 'MUL_mem0', '53', '54'], ['NEW_TX1_mem0', 'MUL_mem0', '54', '55'], ['NEW_TX1_mem1', 'ADD_mem3', '54', '55'], ['NEW_TY0', 'ADD1', '54', '55'], ['NEW_TY_0_mem0', 'INPUT_mem_r', '54', '55'], ['NEW_TY_0_mem1', 'ADD_mem1', '54', '55'], ['T7_1_mem0', 'MUL_mem0', '54', '55'], ['T7_1_mem1', 'ADD_mem0', '54', '55'], ['T7_T5', 'ADD0', '54', '55'], ['NEW_TX1', 'ADD3', '55', '56'], ['NEW_TX1_w', 'INPUT_mem_w', '55', '56'], ['NEW_TY1_mem0', 'ADD_mem1', '55', '56'], ['NEW_TY1_mem1', 'ADD_mem2', '55', '56'], ['NEW_TY_0', 'ADD2', '55', '56'], ['NEW_TY_0_w', 'INPUT_mem_w', '55', '56'], ['T7_1', 'ADD1', '55', '56'], ['NEW_TY1', 'ADD3', '56', '57'], ['NEW_TY_1_mem0', 'INPUT_mem_r', '56', '57'], ['NEW_TY_1_mem1', 'ADD_mem3', '56', '57'], ['NEW_TY_1', 'ADD1', '57', '58'], ['NEW_TY_1_w', 'INPUT_mem_w', '57', '58']]
formulas = [['T0T0', 'MONTMUL', 'QY0', 'TZ0'], ['T0T1', 'MONTMUL', 'QY1', 'TZ1'], ['T0T2', 'ADD', 'QY0', 'QY1'], ['T0T3', 'ADD', 'TZ0', 'TZ1'], ['T0T4', 'MONTMUL', 'T0T2', 'T0T3'], ['T0T5', 'ADD', 'T0T0', 'T0T1'], ['T00', 'SUB', 'T0T0', 'T0T1'], ['T01', 'SUB', 'T0T4', 'T0T5'], ['T0_0', 'SUB', 'TY0', 'T00'], ['T0_1', 'SUB', 'TY1', 'T01'], ['T1T0', 'MONTMUL', 'QX0', 'TZ0'], ['T1T1', 'MONTMUL', 'QX1', 'TZ1'], ['T1T2', 'ADD', 'QX0', 'QX1'], ['T1T3', 'ADD', 'TZ0', 'TZ1'], ['T1T4', 'MONTMUL', 'T1T2', 'T1T3'], ['T1T5', 'ADD', 'T1T0', 'T1T1'], ['T10', 'SUB', 'T1T0', 'T1T1'], ['T11', 'SUB', 'T1T4', 'T1T5'], ['T1_0', 'SUB', 'TX0', 'T10'], ['T1_1', 'SUB', 'TX1', 'T11'], ['T2T0', 'ADD', 'T0_0', 'T0_1'], ['T2T1', 'SUB', 'T0_0', 'T0_1'], ['T2T2', 'MONTMUL', 'T0_0', 'T0_1'], ['T20', 'MONTMUL', 'T2T0', 'T2T1'], ['T21', 'ADD', 'T2T2', 'T2T2'], ['T3T0', 'ADD', 'T1_0', 'T1_1'], ['T3T1', 'SUB', 'T1_0', 'T1_1'], ['T3T2', 'MONTMUL', 'T1_0', 'T1_1'], ['T30', 'MONTMUL', 'T3T0', 'T3T1'], ['T31', 'ADD', 'T3T2', 'T3T2'], ['T4T0', 'MONTMUL', 'T1_0', 'T30'], ['T4T1', 'MONTMUL', 'T1_1', 'T31'], ['T4T2', 'ADD', 'T1_0', 'T1_1'], ['T4T3', 'ADD', 'T30', 'T31'], ['T4T4', 'MONTMUL', 'T4T2', 'T4T3'], ['T4T5', 'ADD', 'T4T0', 'T4T1'], ['T40', 'SUB', 'T4T0', 'T4T1'], ['T41', 'SUB', 'T4T4', 'T4T5'], ['T5T0', 'MONTMUL', 'TZ0', 'T20'], ['T5T1', 'MONTMUL', 'TZ1', 'T21'], ['T5T2', 'ADD', 'TZ0', 'TZ1'], ['T5T3', 'ADD', 'T20', 'T21'], ['T5T4', 'MONTMUL', 'T5T2', 'T5T3'], ['T5T5', 'ADD', 'T5T0', 'T5T1'], ['T50', 'SUB', 'T5T0', 'T5T1'], ['T51', 'SUB', 'T5T4', 'T5T5'], ['T5_0', 'ADD', 'T40', 'T50'], ['T5_1', 'ADD', 'T41', 'T51'], ['T3_T0', 'MONTMUL', 'TX0', 'T30'], ['T3_T1', 'MONTMUL', 'TX1', 'T31'], ['T3_T2', 'ADD', 'TX0', 'TX1'], ['T3_T3', 'ADD', 'T30', 'T31'], ['T3_T4', 'MONTMUL', 'T3_T2', 'T3_T3'], ['T3_T5', 'ADD', 'T3_T0', 'T3_T1'], ['T3_0', 'SUB', 'T3_T0', 'T3_T1'], ['T3_1', 'SUB', 'T3_T4', 'T3_T5'], ['T60', 'ADD', 'T3_0', 'T3_0'], ['T61', 'ADD', 'T3_1', 'T3_1'], ['T5_10', 'SUB', 'T5_0', 'T60'], ['T5_11', 'SUB', 'T5_1', 'T61'], ['T70', 'SUB', 'T5_10', 'T3_0'], ['T71', 'SUB', 'T5_11', 'T3_1'], ['NEW_TXT0', 'MONTMUL', 'T1_0', 'T5_10'], ['NEW_TXT1', 'MONTMUL', 'T1_1', 'T5_11'], ['NEW_TXT2', 'ADD', 'T1_0', 'T1_1'], ['NEW_TXT3', 'ADD', 'T5_10', 'T5_11'], ['NEW_TXT4', 'MONTMUL', 'NEW_TXT2', 'NEW_TXT3'], ['NEW_TXT5', 'ADD', 'NEW_TXT0', 'NEW_TXT1'], ['NEW_TX0', 'SUB', 'NEW_TXT0', 'NEW_TXT1'], ['NEW_TX1', 'SUB', 'NEW_TXT4', 'NEW_TXT5'], ['T7_T0', 'MONTMUL', 'T0_0', 'T70'], ['T7_T1', 'MONTMUL', 'T0_1', 'T71'], ['T7_T2', 'ADD', 'T0_0', 'T0_1'], ['T7_T3', 'ADD', 'T70', 'T71'], ['T7_T4', 'MONTMUL', 'T7_T2', 'T7_T3'], ['T7_T5', 'ADD', 'T7_T0', 'T7_T1'], ['T7_0', 'SUB', 'T7_T0', 'T7_T1'], ['T7_1', 'SUB', 'T7_T4', 'T7_T5'], ['T8T0', 'MONTMUL', 'TY0', 'T40'], ['T8T1', 'MONTMUL', 'TY1', 'T41'], ['T8T2', 'ADD', 'TY0', 'TY1'], ['T8T3', 'ADD', 'T40', 'T41'], ['T8T4', 'MONTMUL', 'T8T2', 'T8T3'], ['T8T5', 'ADD', 'T8T0', 'T8T1'], ['T80', 'SUB', 'T8T0', 'T8T1'], ['T81', 'SUB', 'T8T4', 'T8T5'], ['NEW_TY0', 'ADD', 'T7_0', 'T80'], ['NEW_TY1', 'ADD', 'T7_1', 'T81'], ['NEW_TY_0', 'SUB', 'ZERO', 'NEW_TY0'], ['NEW_TY_1', 'SUB', 'ZERO', 'NEW_TY1'], ['NEW_TZT0', 'MONTMUL', 'TZ0', 'T40'], ['NEW_TZT1', 'MONTMUL', 'TZ1', 'T41'], ['NEW_TZT2', 'ADD', 'TZ0', 'TZ1'], ['NEW_TZT3', 'ADD', 'T40', 'T41'], ['NEW_TZT4', 'MONTMUL', 'NEW_TZT2', 'NEW_TZT3'], ['NEW_TZT5', 'ADD', 'NEW_TZT0', 'NEW_TZT1'], ['NEW_TZ0', 'SUB', 'NEW_TZT0', 'NEW_TZT1'], ['NEW_TZ1', 'SUB', 'NEW_TZT4', 'NEW_TZT5'], ['C010', 'MONTMUL', 'T1_0', 'PY_'], ['C011', 'MONTMUL', 'T1_1', 'PY_'], ['C200', 'MONTMUL', 'T0_0', 'PX'], ['C201', 'MONTMUL', 'T0_1', 'PX'], ['C00T0', 'MONTMUL', 'QY0', 'T1_0'], ['C00T1', 'MONTMUL', 'QY1', 'T1_1'], ['C00T2', 'ADD', 'QY0', 'QY1'], ['C00T3', 'ADD', 'T1_0', 'T1_1'], ['C00T4', 'MONTMUL', 'C00T2', 'C00T3'], ['C00T5', 'ADD', 'C00T0', 'C00T1'], ['C000', 'SUB', 'C00T0', 'C00T1'], ['C001', 'SUB', 'C00T4', 'C00T5'], ['T0_1T0', 'MONTMUL', 'QX0', 'T0_0'], ['T0_1T1', 'MONTMUL', 'QX1', 'T0_1'], ['T0_1T2', 'ADD', 'QX0', 'QX1'], ['T0_1T3', 'ADD', 'T0_0', 'T0_1'], ['T0_1T4', 'MONTMUL', 'T0_1T2', 'T0_1T3'], ['T0_1T5', 'ADD', 'T0_1T0', 'T0_1T1'], ['T0_10', 'SUB', 'T0_1T0', 'T0_1T1'], ['T0_11', 'SUB', 'T0_1T4', 'T0_1T5'], ['C00_0', 'SUB', 'C000', 'T0_10'], ['C00_1', 'SUB', 'C001', 'T0_11']]
mem_table = {'T0T0_mem0': 'QY0', 'T0T0_mem1': 'TZ0', 'T0T1_mem0': 'QY1', 'T0T1_mem1': 'TZ1', 'T0T2_mem0': 'QY0', 'T0T2_mem1': 'QY1', 'T0T3_mem0': 'TZ0', 'T0T3_mem1': 'TZ1', 'T1T0_mem0': 'QX0', 'T1T0_mem1': 'TZ0', 'T1T1_mem0': 'QX1', 'T1T1_mem1': 'TZ1', 'T1T2_mem0': 'QX0', 'T1T2_mem1': 'QX1', 'T1T3_mem0': 'TZ0', 'T1T3_mem1': 'TZ1', 'T5T2_mem0': 'TZ0', 'T5T2_mem1': 'TZ1', 'T3_T2_mem0': 'TX0', 'T3_T2_mem1': 'TX1', 'T8T2_mem0': 'TY0', 'T8T2_mem1': 'TY1', 'NEW_TZT2_mem0': 'TZ0', 'NEW_TZT2_mem1': 'TZ1', 'C00T2_mem0': 'QY0', 'C00T2_mem1': 'QY1', 'T0_1T2_mem0': 'QX0', 'T0_1T2_mem1': 'QX1', 'T0T4_mem0': 'T0T2', 'T0T4_mem1': 'T0T3', 'T0T5_mem0': 'T0T0', 'T0T5_mem1': 'T0T1', 'T00_mem0': 'T0T0', 'T00_mem1': 'T0T1', 'T1T4_mem0': 'T1T2', 'T1T4_mem1': 'T1T3', 'T1T5_mem0': 'T1T0', 'T1T5_mem1': 'T1T1', 'T10_mem0': 'T1T0', 'T10_mem1': 'T1T1', 'T01_mem0': 'T0T4', 'T01_mem1': 'T0T5', 'T0_0_mem0': 'TY0', 'T0_0_mem1': 'T00', 'T11_mem0': 'T1T4', 'T11_mem1': 'T1T5', 'T1_0_mem0': 'TX0', 'T1_0_mem1': 'T10', 'T0_1_mem0': 'TY1', 'T0_1_mem1': 'T01', 'T1_1_mem0': 'TX1', 'T1_1_mem1': 'T11', 'C00T0_mem0': 'QY0', 'C00T0_mem1': 'T1_0', 'T0_1T0_mem0': 'QX0', 'T0_1T0_mem1': 'T0_0', 'T2T0_mem0': 'T0_0', 'T2T0_mem1': 'T0_1', 'T2T1_mem0': 'T0_0', 'T2T1_mem1': 'T0_1', 'T2T2_mem0': 'T0_0', 'T2T2_mem1': 'T0_1', 'T3T0_mem0': 'T1_0', 'T3T0_mem1': 'T1_1', 'T3T1_mem0': 'T1_0', 'T3T1_mem1': 'T1_1', 'T3T2_mem0': 'T1_0', 'T3T2_mem1': 'T1_1', 'T4T2_mem0': 'T1_0', 'T4T2_mem1': 'T1_1', 'NEW_TXT2_mem0': 'T1_0', 'NEW_TXT2_mem1': 'T1_1', 'T7_T2_mem0': 'T0_0', 'T7_T2_mem1': 'T0_1', 'C00T1_mem0': 'QY1', 'C00T1_mem1': 'T1_1', 'C00T3_mem0': 'T1_0', 'C00T3_mem1': 'T1_1', 'T0_1T1_mem0': 'QX1', 'T0_1T1_mem1': 'T0_1', 'T0_1T3_mem0': 'T0_0', 'T0_1T3_mem1': 'T0_1', 'T20_mem0': 'T2T0', 'T20_mem1': 'T2T1', 'T21_mem0': 'T2T2', 'T21_mem1': 'T2T2', 'T30_mem0': 'T3T0', 'T30_mem1': 'T3T1', 'T31_mem0': 'T3T2', 'T31_mem1': 'T3T2', 'C00T4_mem0': 'C00T2', 'C00T4_mem1': 'C00T3', 'C00T5_mem0': 'C00T0', 'C00T5_mem1': 'C00T1', 'C000_mem0': 'C00T0', 'C000_mem1': 'C00T1', 'T0_1T4_mem0': 'T0_1T2', 'T0_1T4_mem1': 'T0_1T3', 'T0_1T5_mem0': 'T0_1T0', 'T0_1T5_mem1': 'T0_1T1', 'T0_10_mem0': 'T0_1T0', 'T0_10_mem1': 'T0_1T1', 'T4T0_mem0': 'T1_0', 'T4T0_mem1': 'T30', 'T4T1_mem0': 'T1_1', 'T4T1_mem1': 'T31', 'T4T3_mem0': 'T30', 'T4T3_mem1': 'T31', 'T5T0_mem0': 'TZ0', 'T5T0_mem1': 'T20', 'T5T1_mem0': 'TZ1', 'T5T1_mem1': 'T21', 'T5T3_mem0': 'T20', 'T5T3_mem1': 'T21', 'T3_T0_mem0': 'TX0', 'T3_T0_mem1': 'T30', 'T3_T1_mem0': 'TX1', 'T3_T1_mem1': 'T31', 'T3_T3_mem0': 'T30', 'T3_T3_mem1': 'T31', 'C001_mem0': 'C00T4', 'C001_mem1': 'C00T5', 'T0_11_mem0': 'T0_1T4', 'T0_11_mem1': 'T0_1T5', 'T4T4_mem0': 'T4T2', 'T4T4_mem1': 'T4T3', 'T4T5_mem0': 'T4T0', 'T4T5_mem1': 'T4T1', 'T40_mem0': 'T4T0', 'T40_mem1': 'T4T1', 'T5T4_mem0': 'T5T2', 'T5T4_mem1': 'T5T3', 'T5T5_mem0': 'T5T0', 'T5T5_mem1': 'T5T1', 'T50_mem0': 'T5T0', 'T50_mem1': 'T5T1', 'T3_T4_mem0': 'T3_T2', 'T3_T4_mem1': 'T3_T3', 'T3_T5_mem0': 'T3_T0', 'T3_T5_mem1': 'T3_T1', 'T3_0_mem0': 'T3_T0', 'T3_0_mem1': 'T3_T1', 'T41_mem0': 'T4T4', 'T41_mem1': 'T4T5', 'T51_mem0': 'T5T4', 'T51_mem1': 'T5T5', 'T5_0_mem0': 'T40', 'T5_0_mem1': 'T50', 'T3_1_mem0': 'T3_T4', 'T3_1_mem1': 'T3_T5', 'T60_mem0': 'T3_0', 'T60_mem1': 'T3_0', 'T8T0_mem0': 'TY0', 'T8T0_mem1': 'T40', 'NEW_TZT0_mem0': 'TZ0', 'NEW_TZT0_mem1': 'T40', 'T5_1_mem0': 'T41', 'T5_1_mem1': 'T51', 'T61_mem0': 'T3_1', 'T61_mem1': 'T3_1', 'T5_10_mem0': 'T5_0', 'T5_10_mem1': 'T60', 'T8T1_mem0': 'TY1', 'T8T1_mem1': 'T41', 'T8T3_mem0': 'T40', 'T8T3_mem1': 'T41', 'NEW_TZT1_mem0': 'TZ1', 'NEW_TZT1_mem1': 'T41', 'NEW_TZT3_mem0': 'T40', 'NEW_TZT3_mem1': 'T41', 'T5_11_mem0': 'T5_1', 'T5_11_mem1': 'T61', 'T70_mem0': 'T5_10', 'T70_mem1': 'T3_0', 'NEW_TXT0_mem0': 'T1_0', 'NEW_TXT0_mem1': 'T5_10', 'T8T4_mem0': 'T8T2', 'T8T4_mem1': 'T8T3', 'T8T5_mem0': 'T8T0', 'T8T5_mem1': 'T8T1', 'T80_mem0': 'T8T0', 'T80_mem1': 'T8T1', 'NEW_TZT4_mem0': 'NEW_TZT2', 'NEW_TZT4_mem1': 'NEW_TZT3', 'NEW_TZT5_mem0': 'NEW_TZT0', 'NEW_TZT5_mem1': 'NEW_TZT1', 'T71_mem0': 'T5_11', 'T71_mem1': 'T3_1', 'NEW_TXT1_mem0': 'T1_1', 'NEW_TXT1_mem1': 'T5_11', 'NEW_TXT3_mem0': 'T5_10', 'NEW_TXT3_mem1': 'T5_11', 'T7_T0_mem0': 'T0_0', 'T7_T0_mem1': 'T70', 'T81_mem0': 'T8T4', 'T81_mem1': 'T8T5', 'NEW_TXT4_mem0': 'NEW_TXT2', 'NEW_TXT4_mem1': 'NEW_TXT3', 'NEW_TXT5_mem0': 'NEW_TXT0', 'NEW_TXT5_mem1': 'NEW_TXT1', 'T7_T1_mem0': 'T0_1', 'T7_T1_mem1': 'T71', 'T7_T3_mem0': 'T70', 'T7_T3_mem1': 'T71', 'T7_T4_mem0': 'T7_T2', 'T7_T4_mem1': 'T7_T3', 'T7_T5_mem0': 'T7_T0', 'T7_T5_mem1': 'T7_T1', 'T7_0_mem0': 'T7_T0', 'T7_0_mem1': 'T7_T1', 'T7_1_mem0': 'T7_T4', 'T7_1_mem1': 'T7_T5', 'NEW_TY0_mem0': 'T7_0', 'NEW_TY0_mem1': 'T80', 'NEW_TY1_mem0': 'T7_1', 'NEW_TY1_mem1': 'T81', 'C010_mem0': 'T1_0', 'C010_mem1': 'PY_', 'C200_mem0': 'T0_0', 'C200_mem1': 'PX', 'C011_mem0': 'T1_1', 'C011_mem1': 'PY_', 'C201_mem0': 'T0_1', 'C201_mem1': 'PX', 'C00_0_mem0': 'C000', 'C00_0_mem1': 'T0_10', 'C00_1_mem0': 'C001', 'C00_1_mem1': 'T0_11', 'NEW_TZ0_mem0': 'NEW_TZT0', 'NEW_TZ0_mem1': 'NEW_TZT1', 'NEW_TZ1_mem0': 'NEW_TZT4', 'NEW_TZ1_mem1': 'NEW_TZT5', 'NEW_TX0_mem0': 'NEW_TXT0', 'NEW_TX0_mem1': 'NEW_TXT1', 'NEW_TX1_mem0': 'NEW_TXT4', 'NEW_TX1_mem1': 'NEW_TXT5', 'NEW_TY_0_mem0': 'ZERO', 'NEW_TY_0_mem1': 'NEW_TY0', 'NEW_TY_1_mem0': 'ZERO', 'NEW_TY_1_mem1': 'NEW_TY1'}
