// Seed: 3877176022
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wire id_3,
    input supply1 id_4,
    input tri id_5,
    output tri id_6,
    output supply0 id_7,
    output tri1 id_8,
    inout tri id_9,
    input wand id_10,
    input supply0 id_11,
    input wand id_12,
    id_27,
    output wor id_13,
    input wire id_14,
    input wire id_15,
    input tri0 id_16,
    output supply1 id_17,
    output uwire id_18,
    input uwire id_19,
    output uwire id_20,
    input wor id_21,
    output wor id_22,
    input uwire id_23,
    input uwire id_24,
    input tri id_25
);
  assign id_8 = id_9 - -1;
  wire id_28;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply0 void id_0,
    input tri1 id_1
);
  wor  id_3 = id_1;
  wire id_4;
  wire id_5, id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_1,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_0,
      id_0,
      id_0,
      id_3,
      id_3,
      id_0,
      id_3,
      id_0,
      id_3,
      id_1,
      id_1,
      id_0
  );
endmodule
