# TP_MYS

Display LCD Driver - Controller HD44780

Board: DE1-SoC revC

VHDL simulation Tools:
- GHDL 2.0.0-dev (1.0.0.r66.g4ec4b3eb)
- GTKWave Analyzer v3.3.86

Synthesis tool:
- Quartus Prime Lite Edition 20.1.1
In order to generate the HDL files needed to get the .soc, you have to open Platform Designer load the soc_NiosII.qsys file and generate HDL from this.

Firmware tool:
- Eclipse Mars.2 Release (4.5.2)
