# Progetto-Reti-Logiche-21-22

Final project of the Digital Logic Design (Reti Logiche) course held at Politecnico di Milano in the academic year 2021/2022.

This repository contains the [specifications](https://github.com/filippofini/Progetto-Reti-Logiche-21-22/tree/main/specifications), the [VHDL code](https://github.com/filippofini/Progetto-Reti-Logiche-21-22/blob/main/rl-project.vhd) of the project as well as its detailed documentation (available both in [pdf](https://github.com/filippofini/Progetto-Reti-Logiche-21-22/blob/main/documentation/rl-doc.pdf) and [latex](https://github.com/filippofini/Progetto-Reti-Logiche-21-22/blob/main/documentation/rl-doc.tex)).

**Professor**: Fabio Salice

**Score**: 30/30

## Group members
- [Filippo Fini](https://github.com/filippofini) - `filippo.fini@mail.polimi.it`
- [Francesca Grimaldi](https://github.com/FrancescaGrimaldi) -`francesca1.grimaldi@mail.polimi.it`
