

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Tue Mar 12 12:11:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.203 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.240 us|  0.240 us|   25|   25|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       22|       22|         7|          2|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.20>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../Lab3/matrixmul.cpp:11]   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../Lab3/matrixmul.cpp:9]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../Lab3/matrixmul.cpp:3]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln9 = store i2 0, i2 %i" [../Lab3/matrixmul.cpp:9]   --->   Operation 21 'store' 'store_ln9' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln11 = store i2 0, i2 %j" [../Lab3/matrixmul.cpp:11]   --->   Operation 22 'store' 'store_ln11' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln9 = br void %Product" [../Lab3/matrixmul.cpp:9]   --->   Operation 23 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [../Lab3/matrixmul.cpp:9]   --->   Operation 24 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%icmp_ln9 = icmp_eq  i4 %indvar_flatten_load, i4 9" [../Lab3/matrixmul.cpp:9]   --->   Operation 25 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln9_1 = add i4 %indvar_flatten_load, i4 1" [../Lab3/matrixmul.cpp:9]   --->   Operation 26 'add' 'add_ln9_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.inc29, void %for.end31" [../Lab3/matrixmul.cpp:9]   --->   Operation 27 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [../Lab3/matrixmul.cpp:11]   --->   Operation 28 'load' 'j_load' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [../Lab3/matrixmul.cpp:9]   --->   Operation 29 'load' 'i_load' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.56ns)   --->   "%add_ln9 = add i2 %i_load, i2 1" [../Lab3/matrixmul.cpp:9]   --->   Operation 30 'add' 'add_ln9' <Predicate = (!icmp_ln9)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.56ns)   --->   "%icmp_ln11 = icmp_eq  i2 %j_load, i2 3" [../Lab3/matrixmul.cpp:11]   --->   Operation 31 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln9)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.99ns)   --->   "%select_ln9 = select i1 %icmp_ln11, i2 0, i2 %j_load" [../Lab3/matrixmul.cpp:9]   --->   Operation 32 'select' 'select_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i2 %select_ln9" [../Lab3/matrixmul.cpp:15]   --->   Operation 33 'zext' 'zext_ln15_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.73ns)   --->   "%add_ln15_5 = add i4 %zext_ln15_4, i4 6" [../Lab3/matrixmul.cpp:15]   --->   Operation 34 'add' 'add_ln15_5' <Predicate = (!icmp_ln9)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln15_7 = zext i4 %add_ln15_5" [../Lab3/matrixmul.cpp:15]   --->   Operation 35 'zext' 'zext_ln15_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i8 %b, i64 0, i64 %zext_ln15_7" [../Lab3/matrixmul.cpp:15]   --->   Operation 36 'getelementptr' 'b_addr_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%b_load_2 = load i4 %b_addr_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 37 'load' 'b_load_2' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln9 = store i4 %add_ln9_1, i4 %indvar_flatten" [../Lab3/matrixmul.cpp:9]   --->   Operation 38 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.78>
ST_2 : Operation 39 [1/1] (0.99ns)   --->   "%select_ln9_1 = select i1 %icmp_ln11, i2 %add_ln9, i2 %i_load" [../Lab3/matrixmul.cpp:9]   --->   Operation 39 'select' 'select_ln9_1' <Predicate = (!icmp_ln9)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i2 %select_ln9_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 40 'zext' 'zext_ln15' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln9_1, i2 0" [../Lab3/matrixmul.cpp:15]   --->   Operation 41 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.73ns)   --->   "%sub_ln15 = sub i4 %tmp, i4 %zext_ln15" [../Lab3/matrixmul.cpp:15]   --->   Operation 42 'sub' 'sub_ln15' <Predicate = (!icmp_ln9)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln15_2 = add i4 %sub_ln15, i4 1" [../Lab3/matrixmul.cpp:15]   --->   Operation 43 'add' 'add_ln15_2' <Predicate = (!icmp_ln9)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i4 %add_ln15_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 44 'zext' 'zext_ln15_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i8 %a, i64 0, i64 %zext_ln15_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 45 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.73ns)   --->   "%add_ln15_3 = add i4 %sub_ln15, i4 2" [../Lab3/matrixmul.cpp:15]   --->   Operation 46 'add' 'add_ln15_3' <Predicate = (!icmp_ln9)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i4 %add_ln15_3" [../Lab3/matrixmul.cpp:15]   --->   Operation 47 'zext' 'zext_ln15_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i8 %a, i64 0, i64 %zext_ln15_3" [../Lab3/matrixmul.cpp:15]   --->   Operation 48 'getelementptr' 'a_addr_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.32ns)   --->   "%a_load_1 = load i4 %a_addr_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 49 'load' 'a_load_1' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%a_load_2 = load i4 %a_addr_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 50 'load' 'a_load_2' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln15_5 = zext i2 %select_ln9" [../Lab3/matrixmul.cpp:15]   --->   Operation 51 'zext' 'zext_ln15_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.65ns)   --->   "%add_ln15_4 = add i3 %zext_ln15_5, i3 3" [../Lab3/matrixmul.cpp:15]   --->   Operation 52 'add' 'add_ln15_4' <Predicate = (!icmp_ln9)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln15_6 = zext i3 %add_ln15_4" [../Lab3/matrixmul.cpp:15]   --->   Operation 53 'zext' 'zext_ln15_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i8 %b, i64 0, i64 %zext_ln15_6" [../Lab3/matrixmul.cpp:15]   --->   Operation 54 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (2.32ns)   --->   "%b_load_1 = load i4 %b_addr_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 55 'load' 'b_load_1' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 56 [1/2] (2.32ns)   --->   "%b_load_2 = load i4 %b_addr_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 56 'load' 'b_load_2' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 57 [1/1] (1.56ns)   --->   "%add_ln11 = add i2 %select_ln9, i2 1" [../Lab3/matrixmul.cpp:11]   --->   Operation 57 'add' 'add_ln11' <Predicate = (!icmp_ln9)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln9 = store i2 %select_ln9_1, i2 %i" [../Lab3/matrixmul.cpp:9]   --->   Operation 58 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln11 = store i2 %add_ln11, i2 %j" [../Lab3/matrixmul.cpp:11]   --->   Operation 59 'store' 'store_ln11' <Predicate = (!icmp_ln9)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.37>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i4 %sub_ln15" [../Lab3/matrixmul.cpp:15]   --->   Operation 60 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %zext_ln15_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 61 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [../Lab3/matrixmul.cpp:15]   --->   Operation 62 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 63 [1/2] (2.32ns)   --->   "%a_load_1 = load i4 %a_addr_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 63 'load' 'a_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 64 [1/2] (2.32ns)   --->   "%a_load_2 = load i4 %a_addr_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 64 'load' 'a_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln15_2 = sext i8 %a_load_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 65 'sext' 'sext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i2 %select_ln9" [../Lab3/matrixmul.cpp:11]   --->   Operation 66 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln11" [../Lab3/matrixmul.cpp:15]   --->   Operation 67 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.73ns)   --->   "%add_ln15_6 = add i4 %sub_ln15, i4 %zext_ln15_4" [../Lab3/matrixmul.cpp:15]   --->   Operation 68 'add' 'add_ln15_6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [2/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [../Lab3/matrixmul.cpp:15]   --->   Operation 69 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 70 [1/2] (2.32ns)   --->   "%b_load_1 = load i4 %b_addr_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 70 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln15_5 = sext i8 %b_load_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 71 'sext' 'sext_ln15_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [3/3] (1.05ns) (grouped into DSP with root node add_ln15)   --->   "%mul_ln15_2 = mul i16 %sext_ln15_5, i16 %sext_ln15_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 72 'mul' 'mul_ln15_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 73 [1/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [../Lab3/matrixmul.cpp:15]   --->   Operation 73 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln15_1 = sext i8 %a_load_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 74 'sext' 'sext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [../Lab3/matrixmul.cpp:15]   --->   Operation 75 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln15_4 = sext i8 %b_load_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 76 'sext' 'sext_ln15_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [3/3] (1.05ns) (grouped into DSP with root node add_ln15_1)   --->   "%mul_ln15_1 = mul i16 %sext_ln15_4, i16 %sext_ln15_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 77 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [2/3] (1.05ns) (grouped into DSP with root node add_ln15)   --->   "%mul_ln15_2 = mul i16 %sext_ln15_5, i16 %sext_ln15_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 78 'mul' 'mul_ln15_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.27>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i8 %a_load" [../Lab3/matrixmul.cpp:15]   --->   Operation 79 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln15_3 = sext i8 %b_load" [../Lab3/matrixmul.cpp:15]   --->   Operation 80 'sext' 'sext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (4.17ns)   --->   "%mul_ln15 = mul i16 %sext_ln15_3, i16 %sext_ln15" [../Lab3/matrixmul.cpp:15]   --->   Operation 81 'mul' 'mul_ln15' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [2/3] (1.05ns) (grouped into DSP with root node add_ln15_1)   --->   "%mul_ln15_1 = mul i16 %sext_ln15_4, i16 %sext_ln15_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 82 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [1/3] (0.00ns) (grouped into DSP with root node add_ln15)   --->   "%mul_ln15_2 = mul i16 %sext_ln15_5, i16 %sext_ln15_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 83 'mul' 'mul_ln15_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 84 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15 = add i16 %mul_ln15, i16 %mul_ln15_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 84 'add' 'add_ln15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [../Lab3/matrixmul.cpp:19]   --->   Operation 96 'ret' 'ret_ln19' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 85 [1/3] (0.00ns) (grouped into DSP with root node add_ln15_1)   --->   "%mul_ln15_1 = mul i16 %sext_ln15_4, i16 %sext_ln15_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 85 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 86 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15 = add i16 %mul_ln15, i16 %mul_ln15_2" [../Lab3/matrixmul.cpp:15]   --->   Operation 86 'add' 'add_ln15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 87 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_1 = add i16 %add_ln15, i16 %mul_ln15_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 87 'add' 'add_ln15_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.42>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln15_8 = zext i4 %add_ln15_6" [../Lab3/matrixmul.cpp:15]   --->   Operation 90 'zext' 'zext_ln15_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln15_8" [../Lab3/matrixmul.cpp:15]   --->   Operation 91 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../Lab3/matrixmul.cpp:11]   --->   Operation 92 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15_1 = add i16 %add_ln15, i16 %mul_ln15_1" [../Lab3/matrixmul.cpp:15]   --->   Operation 93 'add' 'add_ln15_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 94 [1/1] (2.32ns)   --->   "%store_ln15 = store i16 %add_ln15_1, i4 %res_addr" [../Lab3/matrixmul.cpp:15]   --->   Operation 94 'store' 'store_ln15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln11 = br void %Product" [../Lab3/matrixmul.cpp:11]   --->   Operation 95 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 01100000]
i                     (alloca           ) [ 01100000]
indvar_flatten        (alloca           ) [ 01000000]
spectopmodule_ln3     (spectopmodule    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000]
store_ln0             (store            ) [ 00000000]
store_ln9             (store            ) [ 00000000]
store_ln11            (store            ) [ 00000000]
br_ln9                (br               ) [ 00000000]
indvar_flatten_load   (load             ) [ 00000000]
icmp_ln9              (icmp             ) [ 01111100]
add_ln9_1             (add              ) [ 00000000]
br_ln9                (br               ) [ 00000000]
j_load                (load             ) [ 00000000]
i_load                (load             ) [ 00100000]
add_ln9               (add              ) [ 00100000]
icmp_ln11             (icmp             ) [ 00100000]
select_ln9            (select           ) [ 01110000]
zext_ln15_4           (zext             ) [ 01110000]
add_ln15_5            (add              ) [ 00000000]
zext_ln15_7           (zext             ) [ 00000000]
b_addr_2              (getelementptr    ) [ 00100000]
store_ln9             (store            ) [ 00000000]
select_ln9_1          (select           ) [ 00000000]
zext_ln15             (zext             ) [ 00000000]
tmp                   (bitconcatenate   ) [ 00000000]
sub_ln15              (sub              ) [ 01010000]
add_ln15_2            (add              ) [ 00000000]
zext_ln15_2           (zext             ) [ 00000000]
a_addr_1              (getelementptr    ) [ 01010000]
add_ln15_3            (add              ) [ 00000000]
zext_ln15_3           (zext             ) [ 00000000]
a_addr_2              (getelementptr    ) [ 01010000]
zext_ln15_5           (zext             ) [ 00000000]
add_ln15_4            (add              ) [ 00000000]
zext_ln15_6           (zext             ) [ 00000000]
b_addr_1              (getelementptr    ) [ 01010000]
b_load_2              (load             ) [ 01010000]
add_ln11              (add              ) [ 00000000]
store_ln9             (store            ) [ 00000000]
store_ln11            (store            ) [ 00000000]
zext_ln15_1           (zext             ) [ 00000000]
a_addr                (getelementptr    ) [ 00101000]
a_load_1              (load             ) [ 00101000]
a_load_2              (load             ) [ 00000000]
sext_ln15_2           (sext             ) [ 01101100]
zext_ln11             (zext             ) [ 00000000]
b_addr                (getelementptr    ) [ 00101000]
add_ln15_6            (add              ) [ 01101111]
b_load_1              (load             ) [ 00101000]
sext_ln15_5           (sext             ) [ 01101100]
a_load                (load             ) [ 01000100]
sext_ln15_1           (sext             ) [ 01100110]
b_load                (load             ) [ 01000100]
sext_ln15_4           (sext             ) [ 01100110]
sext_ln15             (sext             ) [ 00000000]
sext_ln15_3           (sext             ) [ 00000000]
mul_ln15              (mul              ) [ 00100010]
mul_ln15_2            (mul              ) [ 00100010]
mul_ln15_1            (mul              ) [ 01000001]
add_ln15              (add              ) [ 01000001]
specloopname_ln0      (specloopname     ) [ 00000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
zext_ln15_8           (zext             ) [ 00000000]
res_addr              (getelementptr    ) [ 00000000]
specpipeline_ln11     (specpipeline     ) [ 00000000]
add_ln15_1            (add              ) [ 00000000]
store_ln15            (store            ) [ 00000000]
br_ln11               (br               ) [ 00000000]
ret_ln19              (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="j_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="b_addr_2_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="4" slack="0"/>
<pin id="72" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="0"/>
<pin id="77" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="0"/>
<pin id="80" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="81" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="82" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="8" slack="1"/>
<pin id="83" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load_2/1 b_load_1/2 b_load/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="a_addr_1_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="4" slack="0"/>
<pin id="89" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="a_addr_2_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="4" slack="0"/>
<pin id="96" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="0"/>
<pin id="104" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="105" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="106" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="8" slack="0"/>
<pin id="107" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load_1/2 a_load_2/2 a_load/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="b_addr_1_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="3" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="a_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="b_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="2" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="res_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/7 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln15_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/7 "/>
</bind>
</comp>

<comp id="147" class="1005" name="reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="1"/>
<pin id="149" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load_2 b_load_1 "/>
</bind>
</comp>

<comp id="152" class="1005" name="reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="1"/>
<pin id="154" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load_1 a_load "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="4" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln9_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="2" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln11_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="2" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln9_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="4" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln9_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="j_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="0"/>
<pin id="189" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_load_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln9_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln11_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="select_ln9_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="2" slack="0"/>
<pin id="209" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln15_4_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="0"/>
<pin id="215" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_4/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln15_5_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="0"/>
<pin id="220" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_5/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln15_7_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_7/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln9_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="select_ln9_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="2" slack="1"/>
<pin id="236" dir="0" index="2" bw="2" slack="1"/>
<pin id="237" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9_1/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln15_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="2" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sub_ln15_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="0" index="1" bw="2" slack="0"/>
<pin id="253" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln15/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln15_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_2/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln15_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln15_3_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="3" slack="0"/>
<pin id="270" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_3/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln15_3_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_3/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln15_5_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="1"/>
<pin id="280" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_5/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln15_4_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="0" index="1" bw="3" slack="0"/>
<pin id="284" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_4/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln15_6_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_6/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln11_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="2" slack="1"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln9_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="0"/>
<pin id="299" dir="0" index="1" bw="2" slack="1"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln11_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="2" slack="0"/>
<pin id="304" dir="0" index="1" bw="2" slack="1"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln15_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="1"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sext_ln15_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_2/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln11_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="2"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln15_6_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="1"/>
<pin id="321" dir="0" index="1" bw="2" slack="2"/>
<pin id="322" dir="1" index="2" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_6/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sext_ln15_5_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="1"/>
<pin id="325" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_5/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sext_ln15_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="1"/>
<pin id="329" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_1/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sext_ln15_4_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="1"/>
<pin id="333" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_4/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sext_ln15_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="1"/>
<pin id="337" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sext_ln15_3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="1"/>
<pin id="341" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_3/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="mul_ln15_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln15/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln15_8_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="4"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_8/7 "/>
</bind>
</comp>

<comp id="352" class="1007" name="grp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="8" slack="0"/>
<pin id="355" dir="0" index="2" bw="16" slack="0"/>
<pin id="356" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln15_2/3 add_ln15/5 "/>
</bind>
</comp>

<comp id="360" class="1007" name="grp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="0" index="2" bw="16" slack="0"/>
<pin id="364" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln15_1/4 add_ln15_1/6 "/>
</bind>
</comp>

<comp id="369" class="1005" name="j_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="376" class="1005" name="i_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="2" slack="0"/>
<pin id="378" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="383" class="1005" name="indvar_flatten_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="390" class="1005" name="icmp_ln9_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="394" class="1005" name="i_load_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="2" slack="1"/>
<pin id="396" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_load "/>
</bind>
</comp>

<comp id="399" class="1005" name="add_ln9_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="1"/>
<pin id="401" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="404" class="1005" name="icmp_ln11_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="409" class="1005" name="select_ln9_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="2" slack="1"/>
<pin id="411" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln9 "/>
</bind>
</comp>

<comp id="416" class="1005" name="zext_ln15_4_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="2"/>
<pin id="418" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln15_4 "/>
</bind>
</comp>

<comp id="421" class="1005" name="b_addr_2_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="1"/>
<pin id="423" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="426" class="1005" name="sub_ln15_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="1"/>
<pin id="428" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln15 "/>
</bind>
</comp>

<comp id="432" class="1005" name="a_addr_1_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="1"/>
<pin id="434" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="437" class="1005" name="a_addr_2_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="1"/>
<pin id="439" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="442" class="1005" name="b_addr_1_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="1"/>
<pin id="444" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="447" class="1005" name="a_addr_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="1"/>
<pin id="449" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="452" class="1005" name="sext_ln15_2_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="1"/>
<pin id="454" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln15_2 "/>
</bind>
</comp>

<comp id="457" class="1005" name="b_addr_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="1"/>
<pin id="459" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="462" class="1005" name="add_ln15_6_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="4"/>
<pin id="464" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="add_ln15_6 "/>
</bind>
</comp>

<comp id="467" class="1005" name="sext_ln15_5_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="1"/>
<pin id="469" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln15_5 "/>
</bind>
</comp>

<comp id="472" class="1005" name="sext_ln15_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="1"/>
<pin id="474" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln15_1 "/>
</bind>
</comp>

<comp id="477" class="1005" name="b_load_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="1"/>
<pin id="479" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="482" class="1005" name="sext_ln15_4_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="1"/>
<pin id="484" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln15_4 "/>
</bind>
</comp>

<comp id="487" class="1005" name="mul_ln15_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="1"/>
<pin id="489" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln15 "/>
</bind>
</comp>

<comp id="492" class="1005" name="add_ln15_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="1"/>
<pin id="494" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="38" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="84"><net_src comp="68" pin="3"/><net_sink comp="75" pin=2"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="38" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="38" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="108"><net_src comp="85" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="109"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="110" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="118" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="126" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="75" pin="7"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="75" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="99" pin="7"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="99" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="172" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="197"><net_src comp="190" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="187" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="187" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="216"><net_src comp="205" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="36" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="232"><net_src comp="181" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="241"><net_src comp="233" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="233" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="26" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="238" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="271"><net_src comp="250" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="42" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="285"><net_src comp="278" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="44" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="296"><net_src comp="32" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="233" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="292" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="307" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="314"><net_src comp="99" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="326"><net_src comp="147" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="152" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="147" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="152" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="346"><net_src comp="339" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="335" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="348" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="357"><net_src comp="323" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="311" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="342" pin="2"/><net_sink comp="352" pin=2"/></net>

<net id="365"><net_src comp="331" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="327" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="352" pin="3"/><net_sink comp="360" pin=2"/></net>

<net id="368"><net_src comp="360" pin="3"/><net_sink comp="141" pin=1"/></net>

<net id="372"><net_src comp="56" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="375"><net_src comp="369" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="379"><net_src comp="60" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="382"><net_src comp="376" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="386"><net_src comp="64" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="389"><net_src comp="383" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="393"><net_src comp="175" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="190" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="402"><net_src comp="193" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="407"><net_src comp="199" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="412"><net_src comp="205" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="419"><net_src comp="213" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="424"><net_src comp="68" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="429"><net_src comp="250" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="435"><net_src comp="85" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="440"><net_src comp="92" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="445"><net_src comp="110" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="450"><net_src comp="118" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="455"><net_src comp="311" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="460"><net_src comp="126" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="465"><net_src comp="319" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="470"><net_src comp="323" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="475"><net_src comp="327" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="480"><net_src comp="75" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="485"><net_src comp="331" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="490"><net_src comp="342" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="495"><net_src comp="352" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="360" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {7 }
 - Input state : 
	Port: matrixmul : a | {2 3 4 }
	Port: matrixmul : b | {1 2 3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln9 : 1
		store_ln11 : 1
		indvar_flatten_load : 1
		icmp_ln9 : 2
		add_ln9_1 : 2
		br_ln9 : 3
		j_load : 1
		i_load : 1
		add_ln9 : 2
		icmp_ln11 : 2
		select_ln9 : 3
		zext_ln15_4 : 4
		add_ln15_5 : 5
		zext_ln15_7 : 6
		b_addr_2 : 7
		b_load_2 : 8
		store_ln9 : 3
	State 2
		zext_ln15 : 1
		tmp : 1
		sub_ln15 : 2
		add_ln15_2 : 3
		zext_ln15_2 : 4
		a_addr_1 : 5
		add_ln15_3 : 3
		zext_ln15_3 : 4
		a_addr_2 : 5
		a_load_1 : 6
		a_load_2 : 6
		add_ln15_4 : 1
		zext_ln15_6 : 2
		b_addr_1 : 3
		b_load_1 : 4
		store_ln9 : 1
		store_ln11 : 1
	State 3
		a_addr : 1
		a_load : 2
		sext_ln15_2 : 1
		b_addr : 1
		b_load : 2
		mul_ln15_2 : 2
	State 4
		mul_ln15_1 : 1
	State 5
		mul_ln15 : 1
		add_ln15 : 2
	State 6
		add_ln15_1 : 1
	State 7
		res_addr : 1
		store_ln15 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |   add_ln9_1_fu_181  |    0    |    0    |    13   |
|          |    add_ln9_fu_193   |    0    |    0    |    10   |
|          |  add_ln15_5_fu_217  |    0    |    0    |    13   |
|    add   |  add_ln15_2_fu_256  |    0    |    0    |    13   |
|          |  add_ln15_3_fu_267  |    0    |    0    |    13   |
|          |  add_ln15_4_fu_281  |    0    |    0    |    11   |
|          |   add_ln11_fu_292   |    0    |    0    |    10   |
|          |  add_ln15_6_fu_319  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln15_fu_342   |    0    |    0    |    41   |
|----------|---------------------|---------|---------|---------|
|   icmp   |   icmp_ln9_fu_175   |    0    |    0    |    13   |
|          |   icmp_ln11_fu_199  |    0    |    0    |    10   |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln15_fu_250   |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|  select  |  select_ln9_fu_205  |    0    |    0    |    2    |
|          | select_ln9_1_fu_233 |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|  muladd  |      grp_fu_352     |    1    |    0    |    0    |
|          |      grp_fu_360     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln15_4_fu_213 |    0    |    0    |    0    |
|          |  zext_ln15_7_fu_223 |    0    |    0    |    0    |
|          |   zext_ln15_fu_238  |    0    |    0    |    0    |
|          |  zext_ln15_2_fu_262 |    0    |    0    |    0    |
|   zext   |  zext_ln15_3_fu_273 |    0    |    0    |    0    |
|          |  zext_ln15_5_fu_278 |    0    |    0    |    0    |
|          |  zext_ln15_6_fu_287 |    0    |    0    |    0    |
|          |  zext_ln15_1_fu_307 |    0    |    0    |    0    |
|          |   zext_ln11_fu_315  |    0    |    0    |    0    |
|          |  zext_ln15_8_fu_348 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|      tmp_fu_242     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  sext_ln15_2_fu_311 |    0    |    0    |    0    |
|          |  sext_ln15_5_fu_323 |    0    |    0    |    0    |
|   sext   |  sext_ln15_1_fu_327 |    0    |    0    |    0    |
|          |  sext_ln15_4_fu_331 |    0    |    0    |    0    |
|          |   sext_ln15_fu_335  |    0    |    0    |    0    |
|          |  sext_ln15_3_fu_339 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    2    |    0    |   177   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   a_addr_1_reg_432   |    4   |
|   a_addr_2_reg_437   |    4   |
|    a_addr_reg_447    |    4   |
|  add_ln15_6_reg_462  |    4   |
|   add_ln15_reg_492   |   16   |
|    add_ln9_reg_399   |    2   |
|   b_addr_1_reg_442   |    4   |
|   b_addr_2_reg_421   |    4   |
|    b_addr_reg_457    |    4   |
|    b_load_reg_477    |    8   |
|    i_load_reg_394    |    2   |
|       i_reg_376      |    2   |
|   icmp_ln11_reg_404  |    1   |
|   icmp_ln9_reg_390   |    1   |
|indvar_flatten_reg_383|    4   |
|       j_reg_369      |    2   |
|   mul_ln15_reg_487   |   16   |
|        reg_147       |    8   |
|        reg_152       |    8   |
|  select_ln9_reg_409  |    2   |
|  sext_ln15_1_reg_472 |   16   |
|  sext_ln15_2_reg_452 |   16   |
|  sext_ln15_4_reg_482 |   16   |
|  sext_ln15_5_reg_467 |   16   |
|   sub_ln15_reg_426   |    4   |
|  zext_ln15_4_reg_416 |    4   |
+----------------------+--------+
|         Total        |   172  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_75 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_99 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_99 |  p2  |   2  |   0  |    0   ||    9    |
|      reg_147     |  p0  |   2  |   8  |   16   ||    9    |
|      reg_152     |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_352    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_352    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_360    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_360    |  p1  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   144  || 16.5958 ||   122   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   177  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   122  |
|  Register |    -   |    -   |   172  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   16   |   172  |   299  |
+-----------+--------+--------+--------+--------+
