#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Apr 28 09:18:19 2024
# Process ID: 16740
# Current directory: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15320 D:\Desktop\Estimating-battery-SOC-using-neural-network-main\FPGA\LSTM\LSTM.xpr
# Log file: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/vivado.log
# Journal file: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 913.645 ; gain = 302.203
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
[Sun Apr 28 09:27:57 2024] Launched synth_2...
Run output will be captured here: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/synth_2/runme.log
set_property is_enabled false [get_files  D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/matrix_mutiply_large.v]
update_compile_order -fileset sources_1
set_property top matrix_multiply [current_fileset]
update_compile_order -fileset sources_1
close [ open D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/vector_dot_product.v w ]
add_files D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/vector_dot_product.v
update_compile_order -fileset sources_1
set_property top vector_dot_product [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
[Sun Apr 28 16:02:55 2024] Launched synth_2...
Run output will be captured here: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
[Sun Apr 28 16:06:45 2024] Launched synth_2...
Run output will be captured here: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/synth_2/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v w ]
add_files -fileset sim_1 D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v
update_compile_order -fileset sim_1
set_property top vector_dot_product_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vector_dot_product_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vector_dot_product_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/vector_dot_product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.vector_dot_product_default
Compiling module xil_defaultlib.vector_dot_product_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vector_dot_product_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/xsim.dir/vector_dot_product_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 28 16:17:43 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1646.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vector_dot_product_tb_behav -key {Behavioral:sim_1:Functional:vector_dot_product_tb} -tclbatch {vector_dot_product_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source vector_dot_product_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Output result:  64
$finish called at time : 515 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vector_dot_product_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1646.344 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1646.344 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vector_dot_product_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vector_dot_product_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/vector_dot_product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.vector_dot_product_default
Compiling module xil_defaultlib.vector_dot_product_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vector_dot_product_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vector_dot_product_tb_behav -key {Behavioral:sim_1:Functional:vector_dot_product_tb} -tclbatch {vector_dot_product_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source vector_dot_product_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Output result:  64
Output result:  64
$finish called at time : 535 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vector_dot_product_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1646.344 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1646.344 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vector_dot_product_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vector_dot_product_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/vector_dot_product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.vector_dot_product_default
Compiling module xil_defaultlib.vector_dot_product_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vector_dot_product_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vector_dot_product_tb_behav -key {Behavioral:sim_1:Functional:vector_dot_product_tb} -tclbatch {vector_dot_product_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source vector_dot_product_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Output result:  64
Output result:  64
$finish called at time : 535 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vector_dot_product_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1646.344 ; gain = 0.000
add_bp {D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v} 78
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 130 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 78
add_bp {D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v} 86
run all
Output result:  64
Stopped at time : 515 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 86
add_bp {D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v} 99
add_bp {D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v} 95
run all
Stopped at time : 525 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 95
run all
Stopped at time : 535 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 99
run all
Output result:  64
$finish called at time : 535 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 101
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
launch_runs synth_2 -jobs 4
[Sun Apr 28 16:29:10 2024] Launched synth_2...
Run output will be captured here: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
[Sun Apr 28 16:32:25 2024] Launched synth_2...
Run output will be captured here: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/synth_2/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vector_dot_product_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vector_dot_product_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/vector_dot_product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.vector_dot_product_default
Compiling module xil_defaultlib.vector_dot_product_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vector_dot_product_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vector_dot_product_tb_behav -key {Behavioral:sim_1:Functional:vector_dot_product_tb} -tclbatch {vector_dot_product_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source vector_dot_product_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 130 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vector_dot_product_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1646.344 ; gain = 0.000
step
Stopped at time : 130 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 51
step
Stopped at time : 130 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 51
step
Stopped at time : 130 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 51
step
Stopped at time : 135 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 51
step
Stopped at time : 135 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 51
step
Stopped at time : 135 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 51
step
Stopped at time : 135 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/vector_dot_product.v" Line 54
run all
Output result:  64
Stopped at time : 515 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 86
run all
Stopped at time : 525 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 95
run all
Stopped at time : 835 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 99
run all
Output result:   6
$finish called at time : 835 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 101
run all
run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1646.344 ; gain = 0.000
remove_bps -file {D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v} -line 95
remove_bps -file {D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v} -line 99
remove_bps -file {D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v} -line 86
remove_bps -file {D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v} -line 78
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Output result:  64
Output result:   6
$finish called at time : 835 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 101
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vector_dot_product_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vector_dot_product_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/vector_dot_product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.vector_dot_product_default
Compiling module xil_defaultlib.vector_dot_product_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vector_dot_product_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vector_dot_product_tb_behav -key {Behavioral:sim_1:Functional:vector_dot_product_tb} -tclbatch {vector_dot_product_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source vector_dot_product_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Output result:  64
Output result:   6
$finish called at time : 865 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vector_dot_product_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1646.344 ; gain = 0.000
close_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-16] Simulation closed
INFO: [Common 17-344] 'close_sim' was cancelled
reset_run synth_2
launch_runs synth_2 -jobs 4
[Sun Apr 28 16:48:53 2024] Launched synth_2...
Run output will be captured here: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/synth_2/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vector_dot_product_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vector_dot_product_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/vector_dot_product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'result' [D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.vector_dot_product_default
Compiling module xil_defaultlib.vector_dot_product_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vector_dot_product_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vector_dot_product_tb_behav -key {Behavioral:sim_1:Functional:vector_dot_product_tb} -tclbatch {vector_dot_product_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source vector_dot_product_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Output result:   0
Output result:  64
$finish called at time : 865 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vector_dot_product_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1646.344 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vector_dot_product_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vector_dot_product_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/vector_dot_product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.vector_dot_product_default
Compiling module xil_defaultlib.vector_dot_product_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vector_dot_product_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vector_dot_product_tb_behav -key {Behavioral:sim_1:Functional:vector_dot_product_tb} -tclbatch {vector_dot_product_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source vector_dot_product_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Output result:     0
Output result:    64
$finish called at time : 865 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vector_dot_product_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1646.344 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top mux_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mux_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/mux_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mux_tb_behav xil_defaultlib.mux_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mux_tb_behav xil_defaultlib.mux_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/xsim.dir/mux_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 28 16:56:01 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1753.934 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux_tb_behav -key {Behavioral:sim_1:Functional:mux_tb} -tclbatch {mux_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mux_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test 1: 01000000 * 01000000 = 0001000000000000
Test 2: 11000000 * 11000000 = 0001000000000000
Test 3: 11000000 * 01000000 = 1011000000000000
$finish called at time : 40 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/mux_tb.v" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1772.926 ; gain = 19.145
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1772.926 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 4
[Sun Apr 28 16:58:42 2024] Launched synth_2...
Run output will be captured here: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/synth_2/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mux_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/mux_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mux_tb_behav xil_defaultlib.mux_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mux_tb_behav xil_defaultlib.mux_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux_tb_behav -key {Behavioral:sim_1:Functional:mux_tb} -tclbatch {mux_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mux_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test 1: 01000000 * 01000000 = 0001000000000000
Test 2: 11000000 * 11000000 = 0001000000000000
Test 3: 11000000 * 01000000 = 1011000000000000
$finish called at time : 40 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/mux_tb.v" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1772.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top vector_dot_product_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vector_dot_product_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vector_dot_product_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/vector_dot_product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.vector_dot_product_default
Compiling module xil_defaultlib.vector_dot_product_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vector_dot_product_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vector_dot_product_tb_behav -key {Behavioral:sim_1:Functional:vector_dot_product_tb} -tclbatch {vector_dot_product_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source vector_dot_product_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Output result:  8192
Output result:  2624
$finish called at time : 865 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vector_dot_product_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1772.926 ; gain = 0.000
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/vector_dot_product_tb/uut/sum}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Output result:  8192
Output result:  2624
$finish called at time : 865 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 101
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vector_dot_product_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vector_dot_product_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/vector_dot_product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_dot_product_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.vector_dot_product_default
Compiling module xil_defaultlib.vector_dot_product_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vector_dot_product_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vector_dot_product_tb_behav -key {Behavioral:sim_1:Functional:vector_dot_product_tb} -tclbatch {vector_dot_product_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source vector_dot_product_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Output result:  8192
Output result:  2048
$finish called at time : 875 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vector_dot_product_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1772.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_2 -jobs 4
[Sun Apr 28 18:30:30 2024] Launched impl_2...
Run output will be captured here: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/impl_2/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vector_dot_product_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vector_dot_product_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vector_dot_product_tb_behav xil_defaultlib.vector_dot_product_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vector_dot_product_tb_behav -key {Behavioral:sim_1:Functional:vector_dot_product_tb} -tclbatch {vector_dot_product_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source vector_dot_product_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Output result:  8192
Output result:  2048
$finish called at time : 875 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/vector_dot_product_tb.v" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vector_dot_product_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2131.344 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/matrix_vector_multiplication.v w ]
add_files D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/matrix_vector_multiplication.v
update_compile_order -fileset sources_1
set_property top matrix_vector_multiplication [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/synth_2

launch_runs synth_2 -jobs 4
[Sun Apr 28 21:20:24 2024] Launched synth_2...
Run output will be captured here: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/synth_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/synth_2

launch_runs synth_2 -jobs 4
[Sun Apr 28 21:23:07 2024] Launched synth_2...
Run output will be captured here: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/synth_2/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 23:49:12 2024...
