<!DOCTYPE html>
<html>
  <title>HiPChips at ISCA-2023</title>
  <meta charset="UTF-8">  
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <meta property="og:title" content="The 3rd HiPChips Conference at ISCA-2023, Florida" />
  <meta property="og:description" content="Target the novel researches and industry developments on advanced chiplet and interconnect technologies." />
  <meta property="og:image" content="./images/isca2023-logo-small.jpg" />
  <link rel="icon" type="image/x-icon" href="https://hipchips.github.io/hpca2023/images/favicon.ico">
  <link rel="stylesheet" href="https://www.w3schools.com/w3css/4/w3.css">
  <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Inconsolata"> 
  <style>
    body, html {
      height: 100%;  
      font-family: "Inconsolata", sans-serif; 
    }
    .bgimg {
      height: 15%;
      background-position: center 0;  
      background-size: cover;
      -webkit-background-size: cover;
      -o-background-size: cover;
    }     
    table {border: none;}
    h1 {
        font-size: xx-large;
    }
    h2 {
        font-size: x-large;
        border-bottom: 1px solid #cccccc;
        color: black;
    }
    .menu {  
      display: none;
    }
    
    .bold { font-weight: bold; }
    .red { color: #FF0000; }
    
    </style>
<body>
    <!-- Navbar -->
<div class="w3-top">
  <div class="w3-sidebar w3-black w3-card w3-left-align w3-large" style="width:min-content; height:fit-content; opacity:70%; ">
    <a class="w3-bar-item w3-button w3-hide-medium w3-hide-large w3-right w3-padding-small w3-hover-white w3-large w3-black" href="javascript:void(0);" onclick="myFunction()" title="Toggle Navigation Menu"><i class="fa fa-bars"></i></a>
    <a href="#home" class="w3-bar-item w3-button w3-padding-small w3-hover-blue">Home</a>
    <a href="#cfp" class="w3-bar-item w3-button w3-hide-small w3-padding-small w3-hover-blue">Call for Paper</a>
    <a href="#organizers" class="w3-bar-item w3-button w3-hide-small w3-padding-small w3-hover-blue">Organizers</a>
    <a href="#speakers" class="w3-bar-item w3-button w3-hide-small w3-padding-small w3-hover-blue">Speakers</a>
    <a href="#schedule" class="w3-bar-item w3-button w3-hide-small w3-padding-small w3-hover-blue">Schedule</a>
    <a href="#venue" class="w3-bar-item w3-button w3-hide-small w3-padding-small w3-hover-blue">Venue</a>
 </div>
 <div class="w3-bar w3-grayscale-min w3-card w3-right-align w3-large" style="width:min-content; opacity:70%; float:right">
    <a href="https://hipchips.github.io/" class="w3-bar-item w3-button w3-hide-small w3-padding-small w3-hover-blue"><font color="green">HiPChips.org</font></a>
 </div>
</div>
	
<!-- Header with image -->
<header class= "bgimg w3-display-container w3-grayscale-min" style="background-color:lightgray" id="home">
  <!-- <div class="w3-display-middle w3-center"> -->
    <h1 style="text-align: center;" id="t1">The HiPChips Conference</h1>
</header>

    <h3 style="text-align: center;">The 3rd International Workshop on</h3>
    <h3 style="text-align: center;">High Performance Chiplet and Interconnnect Architectures (<strong>HiPChips</strong>) </h3>
    <h4 style="text-align: center;">Co-located with &nbsp;<a href="https://iscaconf.org/isca2023/" style="color: blue">ISCA 2023</a> at Orlando, Florida, USA</h4>
    <h4 style="text-align: center;">June 17-21, 2023</h4>
  <center>
    <img src="./images/isca2023-logo-small.jpg" width="20%" height="auto"> <br>
    <font style="font-size: x-small; color: darkgreen;">(Credit: generated by AI Stable Diffusion Model)</font>
  </center>


<div class="w3-row-padding w3-padding-16 w3-container" id="cfp">
  <div class="w3-content">          
      <h2>Call for Paper </h2>
      <h5 class="w3-text-black"> 
	  Machine learning (ML), high performance computing (HPC), and the convergence of both are becoming the major driving force
	  to define future computer architectures in both data center and edge. To meet the computation demands from these workloads,
	  heterogeneous computing with domain-specific accelerators (DSA) emerges as a new computing paradigm to take advantage of
	  native hardware performance. While accelerator architecture continues evolving to integrate more units/devices to boost
	  its computing horsepower, the increasing cost and power consumption of silicon give rise to chiplet architecture.
	  </h5>
      <h5 class="w3-text-black"> 
	  The modularized design in chiplet architecture brings up several benefits: 1) Reduce the complexity of traditional monolithic
	  system-on-a-chip (SoC) design and overcome the chip area limit imposed by the reticle size of the semiconductor process.
	  2) Lower power consumption via mix-and-matching existing and/or new components and integrating them into a single package.
	  3) Shorten the development time and improve yield to lower the manufacturing costs.
	  </h5>
      <h5 class="w3-text-black"> 
	  However, chiplet architecture also faces a few challenges: 1) Lack of standards and tools to allow different pieces of
	  silicon across vendors to work seamlessly through a common interface. 2) Enabling resource sharing among chiplets for
	  composable computing. 3) Chiplet interconnect for high communication bandwidth and low latency, especially when the
	  chip area gets close to the wafer scale. 4) Power and performance optimizations for large-scale spatial parallelism on chip.
	  </h5>
      <h5 class="w3-text-black"> 
	  The 3rd International workshop on the High Performance Chiplet and Interconnect Architectures (<strong>HiPChips-2023</strong>) aims to
	  address these challenges and how they impact on the designs of chiplet-based architecture and software ecosystem.
	  The major objective of this workshop is to bring the latest research and development from academia and industry together
	  and foster closer collaboration to push the technologies forward. This workshop will focus on but not limited to the following topics:
	  <br>
	  Architecture:
	      <li> Chiplet-enabled architectures with emerging technologies (e.g., in-memory computing, optical computing, quantum computing, etc) </li>
	      <li> Hardware software co-designs for chiplet architecture </li>
	      <li> High performance computing architectures enabled by fast interconnect </li>
	      <li> Power and performance modeling for chiplet architectures </li>
	  Interconnect:
	      <li> Interconnect technologies for coherent and non-coherent data sharing </li>
	      <li> Emerging on-chip interconnect for large-scale heterogeneous computing </li>
	      <li> Novel software optimizations and scheduling with inter-chiplet network </li>
     </h5>
          
    <h5 class="w3-text-black">
        <p>
          For any submission information, please send your requests to organizers at <strong> hipchips2023@gmail.com</strong>, 
	  due by <font color="red"> April 30th </font>.
        </p>
  </h5>
  </div>
  </div>

  <div class="w3-row-padding w3-padding-16 w3-container" id="organizers">
    <div class="w3-content">
      <h2>Organizers</h2>
        <h5 class="w3-text-black">
          <p> <img style="float:left;  margin-right: 20px; margin-top:10px;" src="https://hipchips.github.io/hpca2023/portraits/portrait-weifeng.png"  width="auto">
	<strong>  <a href="https://www.linkedin.com/in/weifeng-zhang-9021aa3/"> Weifeng Zhang</a>, Lightelligence</strong> <br>
  Dr. Weifeng Zhang is the Chief Architect and VP of Software at Lightelligence Inc, 
  responsible for hardware software co-design and software ecosystem to empower optical 
  computing and interconnect technologies. Prior to joining Lightelligence, Weifeng was a fellow 
  of Alibaba Cloud and the Chief Scientist of Heterogeneous Computing at Alibaba Cloud
  Infrastructure. He was a founding member of the Board of Directors at MLCommons&#8482; (MLPerf&#8482;) and 
  currently serves as the Tech Chair of AI Co-Design Workgroup at 
  Open Computing Project Foundation (OCP). Weifeng received his PhD 
  in Computer Science from University of California, San Diego (UCSD).
		</p>
        </h5>
        <h5 class="w3-text-black">
          <p> <img style="float:left;  margin-right: 20px; margin-top: 10px;" src="https://hipchips.github.io/hpca2023/portraits/portrait-dj.png"  width="auto">
		  <strong> <a href="https://www.linkedin.com/in/djani/">Dharmesh Jani</a>, Meta Platforms</strong> <br>
Dharmesh Jani (‘DJ’) leads Infrastructure Technology Ecosystem and Partnerships at Meta and has been an active member of OCP since 2012. He is also co-chair of the OCP Incubation 
Committee where he started the OCP strategic initiatives, launched multiple projects such Sustainability and is a founding member of the Board of Directors for UCIe consortium. Prior to Meta, he has worked in Fortune 500 companies leading product development 
as well as in startups building zero to one businesses. He has BTech from IIT-Bombay, MSEE from UCLA and MBA from UC-Berkeley (Haas).
		</p>
        </h5>
        <h5 class="w3-text-black">
          <p> <img style="float:left;  margin-right: 20px; margin-top:10px;" src="https://hipchips.github.io/hpca2023/portraits/portrait-vijay.png"  width="auto">
		<strong> <a href="https://www.linkedin.com/in/vijay-janapa-reddi-63a6a173/"> Vijay Janapa Reddi</a>, Harvard University</strong> <br>
           Prof. Janapa Reddi is an Associate Professor in John A. Paulson School of Engineering and Applied Sciences at Harvard University,
          a founding member of MLCommons and serves on the MLCommons&#8482; Board of Directors, and a Co-Chair of MLPerf Inference 
          that is responsible for fair and useful benchmarks for measuring training
          and inference performance of ML hardware, software, and services. 
          Dr. Janapa Reddi is a recipient of multiple honors and awards, including the National Academy of Engineering (NAE) Gilbreth Lecturer Honor (2016), 
          IEEE TCCA Young Computer Architect Award (2016), Intel Early Career Award (2013),
          Google Faculty Research Awards (2012, 2013, 2015, 2017, 2020), Best Paper at the 2005 International Symposium on Microarchitecture (MICRO), 
          Best Paper at the 2009 International Symposium on High Performance Computer Architecture (HPCA), 
          MICRO and HPCA Hall of Fame (2018 and 2019, respectively), and IEEE’s Top Picks in Computer Architecture awards (2006, 2010, 2011, 2016, 2017). 
          He received a Ph.D. in computer science from Harvard University. 
		</p>
        </h5>
    </div>
  </div>   
    
  <div class="w3-row-padding w3-padding-16 w3-container" id="speakers">
    <div class="w3-content">
      <h2>Speakers</h2>
        <h5 class="w3-text-black">
		<p>
<!-- Table Style 
<table cellpadding="1" cellspacing="10" style="width:90%">
	<tbody>
    <tr style="vertical-align:middle">
			<td width="20%" align="center"><img src="./portraits/portrait-huaiyu.png" height="auto" </td>
			<td width="80%" align="left" style="background-color:lightgray;">
        <strong><a href="https://www.linkedin.com/in/huaiyu-meng-67924651/">Dr. Huaiyu Meng</a></strong><br>
        Co-Founder & CTO, Lightelligence <br>
        PhD in Electrical Engineering from MIT, focusing on integrated photonics in CMOS platform for telecom,
	datacom, and bio-sensing applications. At Lightelligence, Huaiyu is responsible for product
	definition and technology roadmap planning.
       </td>
		</tr>
    <tr style="vertical-align:middle">
			<td width="15%" align="center"><img src="./portraits/portrait-kaisheng.png" height="auto" </td>
			<td width="20%" align="left">
        <strong><a href="https://group.iiis.tsinghua.edu.cn/~maks/">Dr. Kaisheng Ma</a></strong><br>
        Professor, Tsinghua University <br>
 	Principal Investigator of ARChip Lab at Tsinghua University. His research focuses on computer architecture, implanted devices,
	AI Algorithms Design, focusing on interpretation, robustness and compact model design.
       </td>
		</tr>
    <tr style="vertical-align:middle">
			<td width="15%" align="center"><img src="./portraits/portrait-john.png" height="auto" </td>
			<td width="20%" align="left" style="background-color:lightgray;">
        <strong><a href="https://www.linkedin.com/in/john-wuu-15b0b736/">Dr. John Wuu</a></strong><br>
        Sr Fellow, AMD <br>
       	Leading AMD memory architecture, foundry memory technology interface, advanced memory technique development, 
	and emerging memory technology evaluation and design. Deliver high performance caches, large arrays, 
	and memory test chips.
       </td>
		</tr>
    <tr style="vertical-align:middle">
			<td width="15%" align="center"><img src="./portraits/portrait-nathan.png" height="auto" </td>
			<td width="20%" align="left">
        <strong><a href="https://www.linkedin.com/in/nathan-kalyanasundharam-5b95943/">Nathan Kalyanasundharam</a></strong><br>
        Corporate Fellow, AMD <br>
        Lead architect of AMD’s Infinity Fabric, responsible for delivering coherent interconnect protocol and technology
	across all AMD products. He is passionate about open standards to enable heterogenous computing. 
	He is a member of the Board of Directors at Compute Express Link (CXL)  and Universal Chiplet Interconnect Express(UCIE) consortia.
       </td>
		</tr>
    <tr style="vertical-align:middle">
			<td width="15%" align="center"><img src="./portraits/portrait-jeff.png" height="auto" </td>
			<td width="20%" align="left" style="background-color:lightgray;">
        <strong><a href="https://www.linkedin.com/in/jeff-defilippi-2012a62/">Jeff Defilippi</a></strong><br>
        Sr Director Product Management, ARM <br>
        Help ARM define architectures and IP products to address the computing needs of future cloud to edge infrastructure.  
       </td>
		</tr>
    <tr style="vertical-align:middle">
			<td width="15%" align="center"><img src="./portraits/portrait-deb.png" height="auto" </td>
			<td width="20%" align="left">
        <strong><a href="https://www.linkedin.com/in/debendra-das-sharma-72514918/">Dr. Debendra Das Sharma</a></strong><br>
        UCIe Chair, Sr Fellow, Intel <br>
        Chief Architect of I/O Technologies and Standards: Responsible for driving Intel-wide critical interconnect technologies
	in PCIe, CXL, Intel’s coherency interconnect, on-package interconnects, as well as on-die standards (PIPE, LPIF, CPI, SFI).
       </td>
		</tr>

    <tr style="vertical-align:middle">
			<td width="15%" align="center"><img src="./portraits/portrait-sajjad.png" height="auto" </td>
			<td width="20%" align="left" style="background-color:lightgray;">
        <strong><a href="https://people.ece.uw.edu/moazeni_sajjad/">Dr. Sajjad Moazeni</a></strong><br>
        Professor, University of Washington <br>
        Ph.D. in Electrical Engineering and Computer Sciences from UC Berkeley. Interested in integrated system design
	and photonics with applications in computing and communication, sensing and imaging, and life sciences.
       </td>
		</tr>
    <tr style="vertical-align:middle">
			<td width="15%" align="center"><img src="./portraits/portrait-vijay.png" height="auto" </td>
			<td width="20%" align="left">
        <strong><a href="https://scholar.harvard.edu/vijay-janapa-reddi/">Dr. Vijay Janapa Reddi</a></strong><br>
        Professor, Harvard University <br>
        Direct the Edge Computing Lab at Harvard. Research interests span the definition of computer architecture,
	including software design and optimization, to enhance mobile quality-of-experience and improve the energy-efficiency
	of high-performance computing systems.
       </td>
		</tr>

    <tr style="vertical-align:middle">
			<td width="15%" align="center"><img src="./portraits/portrait-cliff.png" height="auto" </td>
			<td width="20%" align="left" style="background-color:lightgray;">
        <strong><a href="https://www.linkedin.com/in/cliff-grossner-ph-d-9194871/">Dr. Cliff Grossner</a></strong><br>
        VP of Marketing Intelligence & Innovation, OCP <br>
        Driving awareness of Open Compute Projet Foundation (OCP) and guiding OCP futures technology initiative research directions.
       </td>
		</tr>
      </tbody>
</table>	
-->

<!-- List Style 
<ul style="list-style: none;">
<li> <strong><a href="https://www.linkedin.com/in/huaiyu-meng-67924651/">Dr. Huaiyu Meng</a></strong>, Co-Founder & CTO, Lightelligence </li>
<li> <strong><a href="https://www.linkedin.com/in/kaisheng-ma-a1613561/">Dr. Kaisheng Ma</a></strong>, Professor, Tsinghua University </li>
<li> <strong><a href="https://www.linkedin.com/in/john-wuu-15b0b736/">Dr. John Wuu</a></strong>, Sr Fellow, AMD </li>
<li> <strong><a href="https://www.linkedin.com/in/nathan-kalyanasundharam-5b95943/">Nathan Kalyanasundharam</a> </strong>, Corporate Fellow, AMD </li>
<li> <strong><a href="https://www.linkedin.com/in/jeff-defilippi-2012a62/">Jeff Defilippi</a></strong>, Sr Director Product Management, ARM </li>
<li> <strong><a href="https://www.linkedin.com/in/debendra-das-sharma-72514918/">Dr. Debendra Das Sharma</a></strong>, UCIe Chair, Sr Fellow, Intel </li>
<li> <strong><a href="https://www.linkedin.com/in/sajjad-moazeni-a7925339/">Dr. Sajjad Moazeni</a></strong>, Professor, University of Washington </li>
<li> <strong><a href="https://www.linkedin.com/in/vijay-janapa-reddi-63a6a173/">Dr. Vijay Janapa Reddi</a></strong>, Professor, Harvard University </li>
<li> <strong><a href="https://www.linkedin.com/in/cliff-grossner-ph-d-9194871/">Dr. Cliff Grossner</a></strong>, VP of Marketing Intelligence & Innovation, OCP </li>
</ul>
-->
		</p>          
        </h5>
    </div>
  </div>   

  <div class="w3-row-padding w3-padding-16 w3-container" id="schedule">
    <div class="w3-content">
      <h2>Schedule</h2>
        <h5 class="w3-text-black">
          <p> The Marriott World Center Orlando <br>
	      Orlando, Florida, June 17-18th, 2023
	  </p>
          <p  style="font-size:8px; ">
<!-- no schedule yet --		  
 <table cellpadding="5" cellspacing="0" style="width:100%">
	<tbody>
		<tr style="background-color:lightblue; vertical-align:middle">
			<th width="15%">Session</th>
			<th width="20%">Speaker</th>
			<th width="50%">Title</th>
			<th width="15%">Material</th>
		</tr>
		<tr>
			<td align="left">Open Remark<br><small> 1:20-1:35pm</small></td>
			<td align="left">Dharmesh Jani <br> Co-Chair</td>
			<td align="left"> Chiplets for AI/ML: challenges and opportunities </td>
			<td align="center"> <a href="./HPCA-2023/00-HiPChips%202023%20Opening.pdf">slides</a> </td>
		</tr>
		<tr style="background-color:lightgray; vertical-align:middle">
			<td align="left"> Invited talk <br><small>1:35-2:00pm</small> </td>
			<td align="left">Dr. Huaiyu Meng<br> Co-Founder & CTO</td>
			<td align="left"> Optical Network-on-Chip for large scale chiplet architectures </td>
			<td align="center"> <a href="./HPCA-2023/01-HiPChips_HPCA2023_Lightelligence_HuaiyuMeng.pdf">slides</a> </td>
		</tr>
		<tr>
			<td align="left">Invited talk <br><small>2:00-2:25pm</small> </td>
			<td align="left">Dr. Kaisheng Ma<br>Professor</td>
			<td align="left"> A Scalable Methodology for Designing Efficient Interconnection Network of Chiplets</td>
			<td align="center"><a href="./HPCA-2023/02-Presentation-Tsinghua-revised.pdf">slides</a> </td>
		</tr>
		<tr style="background-color:lightgray; vertical-align:middle">
			<td align="left"> Invited talk <br><small>2:25-2:50pm</small> </td>
			<td align="left">Nathan K. <br> Corporate Fellow<br> John Wuu <br> Sr Fellow</td>
			<td align="left"> Challenges and Obstacles to Overcome to Reach Chiplet Nirvana </td>
			<td align="center"> <a href="./HPCA-2023/03-HipChips2023_ChipletNirvana_AMD.pdf">slides</a> </td>
		</tr>
		<tr>
			<td align="left">Invited talk <br><small>2:50-3:15pm</small> </td>
			<td align="left"> Jeff Defilippi<br> Sr Director</td>
			<td align="left"> Building Heterogeneous Chiplets with AMBA Interconnects </td>
			<td align="center"> <a href="./HPCA-2023/04-HPCA_HipChips_AMBA_for_chiplets_26Feb2023.pdf">slides</a> </td>
		</tr>
		<tr style="background-color:lightblue; vertical-align:middle">
			<td align="left"> Coffee Break <br><small>3:15-3:30pm</small> </td>
			<td align="left"> &nbsp; </td>
			<td align="left"> &nbsp; </td>
			<td align="center"> &nbsp; </td>
		</tr>
		<tr>
			<td align="left">Invited talk <br><small>3:30-3:55pm</small> </td>
			<td align="left"> Dr. Debendra Das Sharma<br> UCIe Chair </td>
			<td align="left"> Universal Chiplet Interconnect Express (UCIe)TM : An open standard for innovations at the package level </td>
			<td align="center"> <a href="./HPCA-2023/05-HPCA_HiPChips_2023 Das Sharma.pdf">slides</a> </td>
		</tr>
		<tr style="background-color:lightgray; vertical-align:middle">
			<td align="left"> Invited Talk <br><small>3:55-4:20pm</small> </td>
			<td align="left"> Dr. Sajjad Moazeni<br> Professor </td>
			<td align="left"> Next Generation Co-Packaged Optics for Future Disaggregated AI System </td>
			<td align="center"> <a href="./HPCA-2023/06-HPCA2023_Moazeni.pdf">slides</a> </td>
		</tr>
		<tr>
			<td align="left">Invited talk <br><small>4:20-4:45pm</small> </td>
			<td align="left"> Dr. Cliff Grossner <br> VP of OCP </td>
			<td align="left"> Establishing a New Open Chiplet Economy </td>
			<td align="center"> <a href="./HPCA-2023/07-HipChips OCP ODSA Overview 23 0223 cg.pdf">slides</a> </td>
		</tr>
		<tr style="background-color:lightgray; vertical-align:middle">
			<td align="left"> Close Remark <br><small>4:45-5:10pm</small> </td>
			<td align="left"> Dr. Weifeng Zhang<br> Co-Chair </td>
			<td align="left"> Enabling Polymorphic AI Architecture via Composable Chiplet Technologies</td>
			<td align="center"> <a href="./HPCA-2023/08-HPCA-2023-Polymorphic-Architecture-v3.pdf">slides</a> </td>
		</tr>
		<tr style="background-color:lightblue; vertical-align:middle">
			<td align="left">Open Chat<br><small>5:10-6:00pm</small> </td>
			<td align="left"> Host: Prof. Vijay Janapa Reddi </td>
			<td align="left"> Informal, open discussions for all attendees </td>
			<td align="center">  </td>
		</tr>
  </tbody>
 </table>
  -->
		</p>	
	</h5>
    </div>
  </div>   
  

    <div class="w3-row-padding w3-padding-16 w3-container" id="venue">
    <div class="w3-content">
      <h2>Venue</h2>
        <h5 class="w3-text-black">
          <p>HiPChips Conference is colocated with &nbsp;<a href="https://iscaconf.org/isca2023/" style="color: blue">ISCA 2023</a><br>
             The ACM 50th Annual International Symposium on Computer Architecture (ISCA-50) <br>
             Orlando, Florida, USA
          </p>
        </h5>
    </div>
  </div>   
  </body>
</html>
