{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588856115694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588856115695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  7 09:55:15 2020 " "Processing started: Thu May  7 09:55:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588856115695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856115695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KNN_NIOS2 -c KNN_NIOS2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off KNN_NIOS2 -c KNN_NIOS2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856115695 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856116805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588856116852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KNN_NIOS2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file KNN_NIOS2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KNN_NIOS2 " "Found entity 1: KNN_NIOS2" {  } { { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/KNN_NIOS2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc " "Found entity 1: nios2_sopc" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_irq_mapper " "Found entity 1: nios2_sopc_irq_mapper" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_irq_mapper.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0 " "Found entity 1: nios2_sopc_mm_interconnect_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: nios2_sopc_mm_interconnect_0_avalon_st_adapter_001" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_sopc_mm_interconnect_0_avalon_st_adapter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2_sopc_mm_interconnect_0_rsp_mux_001" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128428 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_sopc_mm_interconnect_0_rsp_mux" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_rsp_demux_003 " "Found entity 1: nios2_sopc_mm_interconnect_0_rsp_demux_003" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios2_sopc_mm_interconnect_0_rsp_demux_001" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_sopc_mm_interconnect_0_rsp_demux" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios2_sopc_mm_interconnect_0_cmd_mux_003" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_sopc_mm_interconnect_0_cmd_mux" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2_sopc_mm_interconnect_0_cmd_demux_001" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_sopc_mm_interconnect_0_cmd_demux" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128441 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128441 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128441 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128441 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588856128447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128449 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588856128451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128457 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router_021.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_021.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_021.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_021.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588856128460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router_021.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_021.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_021.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_021.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588856128460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_021.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_021_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_021_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_021.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_021.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128460 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router_021 " "Found entity 2: nios2_sopc_mm_interconnect_0_router_021" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_021.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_021.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588856128461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588856128461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_005_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128462 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router_005 " "Found entity 2: nios2_sopc_mm_interconnect_0_router_005" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588856128462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588856128462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_003_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128463 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router_003 " "Found entity 2: nios2_sopc_mm_interconnect_0_router_003" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588856128464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588856128464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_002_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128465 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router_002 " "Found entity 2: nios2_sopc_mm_interconnect_0_router_002" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588856128465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588856128465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_001_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128466 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router_001 " "Found entity 2: nios2_sopc_mm_interconnect_0_router_001" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588856128467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588856128467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128468 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router " "Found entity 2: nios2_sopc_mm_interconnect_0_router" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_video_dual_clock_buffer_0 " "Found entity 1: nios2_sopc_video_dual_clock_buffer_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v 4 4 " "Found 4 design units, including 4 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_VGA_PLL_0_dffpipe_l2c " "Found entity 1: nios2_sopc_VGA_PLL_0_dffpipe_l2c" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128478 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_VGA_PLL_0_stdsync_sv6 " "Found entity 2: nios2_sopc_VGA_PLL_0_stdsync_sv6" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128478 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_sopc_VGA_PLL_0_altpll_m342 " "Found entity 3: nios2_sopc_VGA_PLL_0_altpll_m342" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128478 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_sopc_VGA_PLL_0 " "Found entity 4: nios2_sopc_VGA_PLL_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_fb_color_rom.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_VGA_BUFFER_0 " "Found entity 1: nios2_sopc_VGA_BUFFER_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_VGA_0 " "Found entity 1: nios2_sopc_VGA_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_USB_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_USB_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_USB_0 " "Found entity 1: nios2_sopc_USB_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_USB_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_USB_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_TIMER_0 " "Found entity 1: nios2_sopc_TIMER_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_SDRAM_0_input_efifo_module " "Found entity 1: nios2_sopc_SDRAM_0_input_efifo_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128487 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_SDRAM_0 " "Found entity 2: nios2_sopc_SDRAM_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_RS232_0 " "Found entity 1: nios2_sopc_RS232_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_K.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_K.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PO_KNN_K " "Found entity 1: nios2_sopc_PO_KNN_K" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_K.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_K.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PO_KNN_DADOS_PRONTO " "Found entity 1: nios2_sopc_PO_KNN_DADOS_PRONTO" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PO_KNN_DADOS_ATRIBUTO " "Found entity 1: nios2_sopc_PO_KNN_DADOS_ATRIBUTO" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PO_KNN_DADOS " "Found entity 1: nios2_sopc_PO_KNN_DADOS" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO " "Found entity 1: nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PI_KNN_CLASSE_PREVISTA " "Found entity 1: nios2_sopc_PI_KNN_CLASSE_PREVISTA" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PIO_0 " "Found entity 1: nios2_sopc_PIO_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0 " "Found entity 1: nios2_sopc_NIOS2_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856128499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856128499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v 28 28 " "Found 28 design units, including 28 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_ic_data_module " "Found entity 1: nios2_sopc_NIOS2_0_cpu_ic_data_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_NIOS2_0_cpu_ic_tag_module " "Found entity 2: nios2_sopc_NIOS2_0_cpu_ic_tag_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_sopc_NIOS2_0_cpu_bht_module " "Found entity 3: nios2_sopc_NIOS2_0_cpu_bht_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_sopc_NIOS2_0_cpu_register_bank_a_module " "Found entity 4: nios2_sopc_NIOS2_0_cpu_register_bank_a_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_sopc_NIOS2_0_cpu_register_bank_b_module " "Found entity 5: nios2_sopc_NIOS2_0_cpu_register_bank_b_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_sopc_NIOS2_0_cpu_dc_tag_module " "Found entity 6: nios2_sopc_NIOS2_0_cpu_dc_tag_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_sopc_NIOS2_0_cpu_dc_data_module " "Found entity 7: nios2_sopc_NIOS2_0_cpu_dc_data_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_sopc_NIOS2_0_cpu_dc_victim_module " "Found entity 8: nios2_sopc_NIOS2_0_cpu_dc_victim_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_sopc_NIOS2_0_cpu_tlb_module " "Found entity 9: nios2_sopc_NIOS2_0_cpu_tlb_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_sopc_NIOS2_0_cpu_nios2_oci_debug " "Found entity 10: nios2_sopc_NIOS2_0_cpu_nios2_oci_debug" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_sopc_NIOS2_0_cpu_nios2_oci_break " "Found entity 11: nios2_sopc_NIOS2_0_cpu_nios2_oci_break" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk " "Found entity 12: nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk " "Found entity 13: nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace " "Found entity 14: nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_sopc_NIOS2_0_cpu_nios2_oci_td_mode " "Found entity 15: nios2_sopc_NIOS2_0_cpu_nios2_oci_td_mode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1703 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace " "Found entity 16: nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 17: nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1853 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 18: nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1925 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 19: nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1968 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo " "Found entity 20: nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2015 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_sopc_NIOS2_0_cpu_nios2_oci_pib " "Found entity 21: nios2_sopc_NIOS2_0_cpu_nios2_oci_pib" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios2_sopc_NIOS2_0_cpu_nios2_oci_im " "Found entity 22: nios2_sopc_NIOS2_0_cpu_nios2_oci_im" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios2_sopc_NIOS2_0_cpu_nios2_performance_monitors " "Found entity 23: nios2_sopc_NIOS2_0_cpu_nios2_performance_monitors" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg " "Found entity 24: nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2611 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module " "Found entity 25: nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios2_sopc_NIOS2_0_cpu_nios2_ocimem " "Found entity 26: nios2_sopc_NIOS2_0_cpu_nios2_ocimem" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios2_sopc_NIOS2_0_cpu_nios2_oci " "Found entity 27: nios2_sopc_NIOS2_0_cpu_nios2_oci" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2950 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""} { "Info" "ISGN_ENTITY_NAME" "28 nios2_sopc_NIOS2_0_cpu " "Found entity 28: nios2_sopc_NIOS2_0_cpu" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856129531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper " "Found entity 1: nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856129533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk " "Found entity 1: nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856129534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_debug_slave_tck " "Found entity 1: nios2_sopc_NIOS2_0_cpu_debug_slave_tck" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856129535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_mult_cell " "Found entity 1: nios2_sopc_NIOS2_0_cpu_mult_cell" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856129536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_test_bench " "Found entity 1: nios2_sopc_NIOS2_0_cpu_test_bench" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856129538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_MMU_0 " "Found entity 1: nios2_sopc_MMU_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856129539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v 5 5 " "Found 5 design units, including 5 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_JTAG_0_sim_scfifo_w " "Found entity 1: nios2_sopc_JTAG_0_sim_scfifo_w" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129541 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_JTAG_0_scfifo_w " "Found entity 2: nios2_sopc_JTAG_0_scfifo_w" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129541 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_sopc_JTAG_0_sim_scfifo_r " "Found entity 3: nios2_sopc_JTAG_0_sim_scfifo_r" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129541 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_sopc_JTAG_0_scfifo_r " "Found entity 4: nios2_sopc_JTAG_0_scfifo_r" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129541 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_sopc_JTAG_0 " "Found entity 5: nios2_sopc_JTAG_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856129541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "knn/berbert_knn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file knn/berbert_knn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 knn-knn_a " "Found design unit 1: knn-knn_a" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/knn/berbert_knn.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129945 ""} { "Info" "ISGN_ENTITY_NAME" "1 knn " "Found entity 1: knn" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/knn/berbert_knn.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856129945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_PLL/nios2_pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_PLL/nios2_pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_pll0 " "Found entity 1: nios2_pll0" {  } { { "NIOS2_PLL/nios2_pll0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_PLL/nios2_pll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856129947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856129947 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sopc_SDRAM_0.v(318) " "Verilog HDL or VHDL warning at nios2_sopc_SDRAM_0.v(318): conditional expression evaluates to a constant" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1588856129995 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sopc_SDRAM_0.v(328) " "Verilog HDL or VHDL warning at nios2_sopc_SDRAM_0.v(328): conditional expression evaluates to a constant" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1588856129995 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sopc_SDRAM_0.v(338) " "Verilog HDL or VHDL warning at nios2_sopc_SDRAM_0.v(338): conditional expression evaluates to a constant" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1588856129995 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sopc_SDRAM_0.v(682) " "Verilog HDL or VHDL warning at nios2_sopc_SDRAM_0.v(682): conditional expression evaluates to a constant" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1588856129997 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "KNN_NIOS2 " "Elaborating entity \"KNN_NIOS2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588856130125 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "NIOS2_KNN_K0\[4..0\] NIOS2_KNN_K " "Bus \"NIOS2_KNN_K0\[4..0\]\" found using same base name as \"NIOS2_KNN_K\", which might lead to a name conflict." {  } { { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/KNN_NIOS2.bdf" { { 432 904 1104 448 "NIOS2_KNN_K0\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1588856130129 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "NIOS2_KNN_K " "Converted elements in bus name \"NIOS2_KNN_K\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "NIOS2_KNN_K\[4..0\] NIOS2_KNN_K4..0 " "Converted element name(s) from \"NIOS2_KNN_K\[4..0\]\" to \"NIOS2_KNN_K4..0\"" {  } { { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/KNN_NIOS2.bdf" { { 160 -64 120 176 "NIOS2_KNN_K\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130130 ""}  } { { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/KNN_NIOS2.bdf" { { 160 -64 120 176 "NIOS2_KNN_K\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1588856130130 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "NIOS2_KNN_K0 " "Converted elements in bus name \"NIOS2_KNN_K0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "NIOS2_KNN_K0\[4..0\] NIOS2_KNN_K04..0 " "Converted element name(s) from \"NIOS2_KNN_K0\[4..0\]\" to \"NIOS2_KNN_K04..0\"" {  } { { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/KNN_NIOS2.bdf" { { 432 904 1104 448 "NIOS2_KNN_K0\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130130 ""}  } { { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/KNN_NIOS2.bdf" { { 432 904 1104 448 "NIOS2_KNN_K0\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1588856130130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_pll0 nios2_pll0:pll0 " "Elaborating entity \"nios2_pll0\" for hierarchy \"nios2_pll0:pll0\"" {  } { { "KNN_NIOS2.bdf" "pll0" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/KNN_NIOS2.bdf" { { 496 -128 120 696 "pll0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856130147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll nios2_pll0:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"nios2_pll0:pll0\|altpll:altpll_component\"" {  } { { "NIOS2_PLL/nios2_pll0.v" "altpll_component" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_PLL/nios2_pll0.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856130207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_pll0:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"nios2_pll0:pll0\|altpll:altpll_component\"" {  } { { "NIOS2_PLL/nios2_pll0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_PLL/nios2_pll0.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856130219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_pll0:pll0\|altpll:altpll_component " "Instantiated megafunction \"nios2_pll0:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3333 " "Parameter \"clk1_phase_shift\" = \"-3333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=nios2_pll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=nios2_pll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130220 ""}  } { { "NIOS2_PLL/nios2_pll0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_PLL/nios2_pll0.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588856130220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/nios2_pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/nios2_pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_pll0_altpll " "Found entity 1: nios2_pll0_altpll" {  } { { "db/nios2_pll0_altpll.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/nios2_pll0_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856130266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856130266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_pll0_altpll nios2_pll0:pll0\|altpll:altpll_component\|nios2_pll0_altpll:auto_generated " "Elaborating entity \"nios2_pll0_altpll\" for hierarchy \"nios2_pll0:pll0\|altpll:altpll_component\|nios2_pll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856130268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc nios2_sopc:nios2 " "Elaborating entity \"nios2_sopc\" for hierarchy \"nios2_sopc:nios2\"" {  } { { "KNN_NIOS2.bdf" "nios2" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/KNN_NIOS2.bdf" { { 136 1104 1584 1168 "nios2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856130284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_JTAG_0 nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0 " "Elaborating entity \"nios2_sopc_JTAG_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "jtag_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856130337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_JTAG_0_scfifo_w nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w " "Elaborating entity \"nios2_sopc_JTAG_0_scfifo_w\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "the_nios2_sopc_JTAG_0_scfifo_w" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856130348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "wfifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856130522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856130526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856130526 ""}  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588856130526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856130566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856130566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856130568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856130574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856130574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856130575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856130581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856130581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856130582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856130623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856130623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856130625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856130670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856130670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856130672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856130720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856130720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856130721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_JTAG_0_scfifo_r nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_r:the_nios2_sopc_JTAG_0_scfifo_r " "Elaborating entity \"nios2_sopc_JTAG_0_scfifo_r\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_r:the_nios2_sopc_JTAG_0_scfifo_r\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "the_nios2_sopc_JTAG_0_scfifo_r" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856130730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "nios2_sopc_JTAG_0_alt_jtag_atlantic" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856131031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856131051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131051 ""}  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588856131051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856131229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856131408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_MMU_0 nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0 " "Elaborating entity \"nios2_sopc_MMU_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "mmu_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856131466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856131491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856131502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_sopc_MMU_0.hex " "Parameter \"init_file\" = \"nios2_sopc_MMU_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856131502 ""}  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588856131502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gv32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gv32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gv32 " "Found entity 1: altsyncram_gv32" {  } { { "db/altsyncram_gv32.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/altsyncram_gv32.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856131548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856131548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gv32 nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram\|altsyncram_gv32:auto_generated " "Elaborating entity \"altsyncram_gv32\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram\|altsyncram_gv32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856131549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0 " "Elaborating entity \"nios2_sopc_NIOS2_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "nios2_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856131602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v" "cpu" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856131666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_test_bench nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_test_bench:the_nios2_sopc_NIOS2_0_cpu_test_bench " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_test_bench\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_test_bench:the_nios2_sopc_NIOS2_0_cpu_test_bench\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_test_bench" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 6618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856132413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_ic_data_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_data_module:nios2_sopc_NIOS2_0_cpu_ic_data " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_ic_data_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_data_module:nios2_sopc_NIOS2_0_cpu_ic_data\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_ic_data" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 7622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856132486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_data_module:nios2_sopc_NIOS2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_data_module:nios2_sopc_NIOS2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856132495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856132549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856132549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_data_module:nios2_sopc_NIOS2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_data_module:nios2_sopc_NIOS2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856132550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_ic_tag_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_tag_module:nios2_sopc_NIOS2_0_cpu_ic_tag " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_ic_tag_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_tag_module:nios2_sopc_NIOS2_0_cpu_ic_tag\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_ic_tag" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 7688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856132624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_tag_module:nios2_sopc_NIOS2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_tag_module:nios2_sopc_NIOS2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856132632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bad1 " "Found entity 1: altsyncram_bad1" {  } { { "db/altsyncram_bad1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/altsyncram_bad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856132684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856132684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bad1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_tag_module:nios2_sopc_NIOS2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated " "Elaborating entity \"altsyncram_bad1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_tag_module:nios2_sopc_NIOS2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856132685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_bht_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_bht_module:nios2_sopc_NIOS2_0_cpu_bht " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_bht_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_bht_module:nios2_sopc_NIOS2_0_cpu_bht\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_bht" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 8277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856132752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_bht_module:nios2_sopc_NIOS2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_bht_module:nios2_sopc_NIOS2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856132760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856132809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856132809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_bht_module:nios2_sopc_NIOS2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_bht_module:nios2_sopc_NIOS2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856132810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_register_bank_a_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_a_module:nios2_sopc_NIOS2_0_cpu_register_bank_a " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_register_bank_a_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_a_module:nios2_sopc_NIOS2_0_cpu_register_bank_a\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_register_bank_a" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 9347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856132867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_a_module:nios2_sopc_NIOS2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_a_module:nios2_sopc_NIOS2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856132876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856132930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856132930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_a_module:nios2_sopc_NIOS2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_a_module:nios2_sopc_NIOS2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856132931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_register_bank_b_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_b_module:nios2_sopc_NIOS2_0_cpu_register_bank_b " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_register_bank_b_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_b_module:nios2_sopc_NIOS2_0_cpu_register_bank_b\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_register_bank_b" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 9365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856133003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_mult_cell nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_mult_cell\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_mult_cell" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 9932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856133016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856133035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856133084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856133084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856133086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856133123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856133183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856133191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856133202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856133215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856133250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856133263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856133277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856133290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856133304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856133314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856133327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856133418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856133450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856133460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856133473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856133486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856133499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856133512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_dc_tag_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_tag_module:nios2_sopc_NIOS2_0_cpu_dc_tag " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_dc_tag_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_tag_module:nios2_sopc_NIOS2_0_cpu_dc_tag\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_dc_tag" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 10420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856134054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_tag_module:nios2_sopc_NIOS2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_tag_module:nios2_sopc_NIOS2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856134062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jc1 " "Found entity 1: altsyncram_5jc1" {  } { { "db/altsyncram_5jc1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/altsyncram_5jc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856134115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856134115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5jc1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_tag_module:nios2_sopc_NIOS2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5jc1:auto_generated " "Elaborating entity \"altsyncram_5jc1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_tag_module:nios2_sopc_NIOS2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856134116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_dc_data_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_data_module:nios2_sopc_NIOS2_0_cpu_dc_data " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_dc_data_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_data_module:nios2_sopc_NIOS2_0_cpu_dc_data\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_dc_data" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 10494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856134182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_data_module:nios2_sopc_NIOS2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_data_module:nios2_sopc_NIOS2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856134191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856134245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856134245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_data_module:nios2_sopc_NIOS2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_data_module:nios2_sopc_NIOS2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856134246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_dc_victim_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_victim_module:nios2_sopc_NIOS2_0_cpu_dc_victim " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_dc_victim_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_victim_module:nios2_sopc_NIOS2_0_cpu_dc_victim\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_dc_victim" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 10606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856134321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_victim_module:nios2_sopc_NIOS2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_victim_module:nios2_sopc_NIOS2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856134329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856134383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856134383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_victim_module:nios2_sopc_NIOS2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_victim_module:nios2_sopc_NIOS2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856134384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_tlb_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_tlb_module:nios2_sopc_NIOS2_0_cpu_tlb " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_tlb_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_tlb_module:nios2_sopc_NIOS2_0_cpu_tlb\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_tlb" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856134456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_tlb_module:nios2_sopc_NIOS2_0_cpu_tlb\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_tlb_module:nios2_sopc_NIOS2_0_cpu_tlb\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856134466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4qc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4qc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4qc1 " "Found entity 1: altsyncram_4qc1" {  } { { "db/altsyncram_4qc1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/altsyncram_4qc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856134523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856134523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4qc1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_tlb_module:nios2_sopc_NIOS2_0_cpu_tlb\|altsyncram:the_altsyncram\|altsyncram_4qc1:auto_generated " "Elaborating entity \"altsyncram_4qc1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_tlb_module:nios2_sopc_NIOS2_0_cpu_tlb\|altsyncram:the_altsyncram\|altsyncram_4qc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856134524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856134607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_debug nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_debug:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_debug\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_debug:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_debug\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_debug" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856134701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_debug:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_debug:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856134718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_break nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_break:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_break " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_break\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_break:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_break\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_break" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856134784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856134870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856134931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856134996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_td_mode nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace\|nios2_sopc_NIOS2_0_cpu_nios2_oci_td_mode:nios2_sopc_NIOS2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace\|nios2_sopc_NIOS2_0_cpu_nios2_oci_td_mode:nios2_sopc_NIOS2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\|nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\|nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_pib nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_pib:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_pib\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_pib:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_pib\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_pib" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_im nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_im\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_ocimem nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_ocimem\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem\|nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module:nios2_sopc_NIOS2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem\|nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module:nios2_sopc_NIOS2_0_cpu_ociram_sp_ram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_ociram_sp_ram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem\|nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module:nios2_sopc_NIOS2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem\|nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module:nios2_sopc_NIOS2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856135776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856135776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem\|nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module:nios2_sopc_NIOS2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem\|nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module:nios2_sopc_NIOS2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_debug_slave_tck nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|nios2_sopc_NIOS2_0_cpu_debug_slave_tck:the_nios2_sopc_NIOS2_0_cpu_debug_slave_tck " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_debug_slave_tck\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|nios2_sopc_NIOS2_0_cpu_debug_slave_tck:the_nios2_sopc_NIOS2_0_cpu_debug_slave_tck\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" "the_nios2_sopc_NIOS2_0_cpu_debug_slave_tck" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk:the_nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk:the_nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" "the_nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" "nios2_sopc_NIOS2_0_cpu_debug_slave_phy" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_PIO_0 nios2_sopc:nios2\|nios2_sopc_PIO_0:pio_0 " "Elaborating entity \"nios2_sopc_PIO_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_PIO_0:pio_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "pio_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_PI_KNN_CLASSE_PREVISTA nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista " "Elaborating entity \"nios2_sopc_PI_KNN_CLASSE_PREVISTA\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "pi_knn_classe_prevista" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto " "Elaborating entity \"nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "pi_knn_classe_prevista_pronto" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_PO_KNN_DADOS nios2_sopc:nios2\|nios2_sopc_PO_KNN_DADOS:po_knn_dados " "Elaborating entity \"nios2_sopc_PO_KNN_DADOS\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_PO_KNN_DADOS:po_knn_dados\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "po_knn_dados" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_PO_KNN_DADOS_ATRIBUTO nios2_sopc:nios2\|nios2_sopc_PO_KNN_DADOS_ATRIBUTO:po_knn_dados_atributo " "Elaborating entity \"nios2_sopc_PO_KNN_DADOS_ATRIBUTO\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_PO_KNN_DADOS_ATRIBUTO:po_knn_dados_atributo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "po_knn_dados_atributo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_PO_KNN_DADOS_PRONTO nios2_sopc:nios2\|nios2_sopc_PO_KNN_DADOS_PRONTO:po_knn_dados_pronto " "Elaborating entity \"nios2_sopc_PO_KNN_DADOS_PRONTO\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_PO_KNN_DADOS_PRONTO:po_knn_dados_pronto\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "po_knn_dados_pronto" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_PO_KNN_K nios2_sopc:nios2\|nios2_sopc_PO_KNN_K:po_knn_k " "Elaborating entity \"nios2_sopc_PO_KNN_K\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_PO_KNN_K:po_knn_k\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "po_knn_k" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_RS232_0 nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0 " "Elaborating entity \"nios2_sopc_RS232_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "rs232_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135938 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity nios2_sopc_RS232_0.v(104) " "Verilog HDL or VHDL warning at nios2_sopc_RS232_0.v(104): object \"write_data_parity\" assigned a value but never read" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588856135938 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_RS232_0:rs232_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "RS232_In_Deserializer" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (9)" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588856135953 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_RS232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856135958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136106 ""}  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588856136106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_a341.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_a341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_a341 " "Found entity 1: scfifo_a341" {  } { { "db/scfifo_a341.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/scfifo_a341.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856136144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856136144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_a341 nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated " "Elaborating entity \"scfifo_a341\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tq31 " "Found entity 1: a_dpfifo_tq31" {  } { { "db/a_dpfifo_tq31.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/a_dpfifo_tq31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856136151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856136151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tq31 nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo " "Elaborating entity \"a_dpfifo_tq31\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\"" {  } { { "db/scfifo_a341.tdf" "dpfifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/scfifo_a341.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dqb1 " "Found entity 1: altsyncram_dqb1" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/altsyncram_dqb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856136195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856136195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dqb1 nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram " "Elaborating entity \"altsyncram_dqb1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\"" {  } { { "db/a_dpfifo_tq31.tdf" "FIFOram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/a_dpfifo_tq31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856136243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856136243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tq31.tdf" "almost_full_comparer" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/a_dpfifo_tq31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_tq31.tdf" "three_comparison" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/a_dpfifo_tq31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/cntr_v9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856136290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856136290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tq31.tdf" "rd_ptr_msb" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/a_dpfifo_tq31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/cntr_ca7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856136332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856136332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_tq31.tdf" "usedw_counter" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/a_dpfifo_tq31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/cntr_0ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856136375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856136375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_tq31.tdf" "wr_ptr" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/a_dpfifo_tq31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "RS232_Out_Serializer" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_SDRAM_0 nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0 " "Elaborating entity \"nios2_sopc_SDRAM_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "sdram_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_SDRAM_0_input_efifo_module nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|nios2_sopc_SDRAM_0_input_efifo_module:the_nios2_sopc_SDRAM_0_input_efifo_module " "Elaborating entity \"nios2_sopc_SDRAM_0_input_efifo_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|nios2_sopc_SDRAM_0_input_efifo_module:the_nios2_sopc_SDRAM_0_input_efifo_module\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "the_nios2_sopc_SDRAM_0_input_efifo_module" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_TIMER_0 nios2_sopc:nios2\|nios2_sopc_TIMER_0:timer_0 " "Elaborating entity \"nios2_sopc_TIMER_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_TIMER_0:timer_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "timer_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_USB_0 nios2_sopc:nios2\|nios2_sopc_USB_0:usb_0 " "Elaborating entity \"nios2_sopc_USB_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_USB_0:usb_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "usb_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_VGA_0 nios2_sopc:nios2\|nios2_sopc_VGA_0:vga_0 " "Elaborating entity \"nios2_sopc_VGA_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_0:vga_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "vga_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing nios2_sopc:nios2\|nios2_sopc_VGA_0:vga_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_0:vga_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v" "VGA_Timing" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136697 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588856136699 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_0:vga_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588856136699 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_0:vga_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_VGA_BUFFER_0 nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0 " "Elaborating entity \"nios2_sopc_VGA_BUFFER_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "vga_buffer_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "Char_Buffer_Memory" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 359 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136742 ""}  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 359 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588856136742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m672.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m672.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m672 " "Found entity 1: altsyncram_m672" {  } { { "db/altsyncram_m672.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/altsyncram_m672.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856136784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856136784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m672 nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory\|altsyncram_m672:auto_generated " "Elaborating entity \"altsyncram_m672\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory\|altsyncram_m672:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "Character_Rom" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" "character_data_rom" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856136816 ""}  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588856136816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ai1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ai1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ai1 " "Found entity 1: altsyncram_0ai1" {  } { { "db/altsyncram_0ai1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/altsyncram_0ai1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856136860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856136860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ai1 nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_0ai1:auto_generated " "Elaborating entity \"altsyncram_0ai1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_0ai1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_VGA_PLL_0 nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0 " "Elaborating entity \"nios2_sopc_VGA_PLL_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "vga_pll_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_VGA_PLL_0_stdsync_sv6 nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0\|nios2_sopc_VGA_PLL_0_stdsync_sv6:stdsync2 " "Elaborating entity \"nios2_sopc_VGA_PLL_0_stdsync_sv6\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0\|nios2_sopc_VGA_PLL_0_stdsync_sv6:stdsync2\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "stdsync2" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_VGA_PLL_0_dffpipe_l2c nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0\|nios2_sopc_VGA_PLL_0_stdsync_sv6:stdsync2\|nios2_sopc_VGA_PLL_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"nios2_sopc_VGA_PLL_0_dffpipe_l2c\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0\|nios2_sopc_VGA_PLL_0_stdsync_sv6:stdsync2\|nios2_sopc_VGA_PLL_0_dffpipe_l2c:dffpipe3\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "dffpipe3" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_VGA_PLL_0_altpll_m342 nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0\|nios2_sopc_VGA_PLL_0_altpll_m342:sd1 " "Elaborating entity \"nios2_sopc_VGA_PLL_0_altpll_m342\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0\|nios2_sopc_VGA_PLL_0_altpll_m342:sd1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "sd1" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_video_dual_clock_buffer_0 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0 " "Elaborating entity \"nios2_sopc_video_dual_clock_buffer_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "video_dual_clock_buffer_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856136901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "Data_FIFO" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856137152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856137158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856137158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856137158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856137158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856137158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856137158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856137158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856137158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856137158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856137158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856137158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856137158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588856137158 ""}  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588856137158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nsj1 " "Found entity 1: dcfifo_nsj1" {  } { { "db/dcfifo_nsj1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/dcfifo_nsj1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856137209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856137209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nsj1 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated " "Elaborating entity \"dcfifo_nsj1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856137210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/a_gray2bin_tgb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856137220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856137220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g_gray2bin" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/dcfifo_nsj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856137222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/a_graycounter_qn6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856137263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856137263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "rdptr_g1p" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/dcfifo_nsj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856137265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/a_graycounter_m5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856137306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856137306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g1p" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/dcfifo_nsj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856137307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j421 " "Found entity 1: altsyncram_j421" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/altsyncram_j421.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856137353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856137353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j421 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram " "Elaborating entity \"altsyncram_j421\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\"" {  } { { "db/dcfifo_nsj1.tdf" "fifo_ram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/dcfifo_nsj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856137355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856137377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856137377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_nsj1.tdf" "rs_dgwp" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/dcfifo_nsj1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856137378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856137384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856137384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856137386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856137392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856137392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_brp" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/dcfifo_nsj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856137393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856137401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856137401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_dgrp" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/dcfifo_nsj1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856137402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856137408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856137408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856137410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/cmpr_a66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856137452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856137452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nsj1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/dcfifo_nsj1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856137453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856137502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856137502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nsj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/dcfifo_nsj1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856137504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_sopc_mm_interconnect_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "mm_interconnect_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856137514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_0_data_master_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "nios2_0_data_master_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_0_instruction_master_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "nios2_0_instruction_master_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 1630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_buffer_0_avalon_char_buffer_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_buffer_0_avalon_char_buffer_slave_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_buffer_slave_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 1694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "jtag_0_avalon_jtag_slave_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 1758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "rs232_0_avalon_rs232_slave_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 1822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_0_avalon_usb_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_0_avalon_usb_slave_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "usb_0_avalon_usb_slave_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 1886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_0_debug_mem_slave_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "nios2_0_debug_mem_slave_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 1950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_pll_0_pll_slave_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 2014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mmu_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mmu_0_s1_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "mmu_0_s1_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_0_s1_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "sdram_0_s1_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 2142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "pio_0_s1_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 2206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "timer_1_s1_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 2270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "po_knn_dados_s1_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 2398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_0_data_master_agent\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "nios2_0_data_master_agent" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 3055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_0_instruction_master_agent\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "nios2_0_instruction_master_agent" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 3136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_buffer_slave_agent" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 3220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 3261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rdata_fifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_buffer_slave_agent_rdata_fifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 3302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "jtag_0_avalon_jtag_slave_agent" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 3386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "jtag_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 3427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "sdram_0_s1_agent_rsp_fifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 4177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 5718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router:router " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router:router\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "router" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 5859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_default_decode nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router:router\|nios2_sopc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router:router\|nios2_sopc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_001 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_001\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_001:router_001\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "router_001" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 5875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_001_default_decode nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_001:router_001\|nios2_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_001:router_001\|nios2_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_002 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_002\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_002:router_002\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "router_002" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 5891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_002_default_decode nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_002:router_002\|nios2_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_002:router_002\|nios2_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_003 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_003\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_003:router_003\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "router_003" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 5907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_003_default_decode nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_003:router_003\|nios2_sopc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_003:router_003\|nios2_sopc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_005 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_005\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_005:router_005\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "router_005" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 5939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_005_default_decode nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_005:router_005\|nios2_sopc_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_005:router_005\|nios2_sopc_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_021 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_021:router_021 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_021\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_021:router_021\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "router_021" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_021_default_decode nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_021:router_021\|nios2_sopc_mm_interconnect_0_router_021_default_decode:the_default_decode " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_021_default_decode\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_021:router_021\|nios2_sopc_mm_interconnect_0_router_021_default_decode:the_default_decode\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_021.sv" "the_default_decode" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_021.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_0_data_master_limiter\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "nios2_0_data_master_limiter" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_buffer_0_avalon_char_buffer_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_buffer_0_avalon_char_buffer_slave_burst_adapter\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_buffer_slave_burst_adapter" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_buffer_0_avalon_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_buffer_0_avalon_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_cmd_demux nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2_sopc_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "cmd_demux" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856138980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_cmd_demux_001 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_cmd_mux nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2_sopc_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "cmd_mux" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_cmd_mux_003 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_cmd_mux_003\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_rsp_demux nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2_sopc_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "rsp_demux" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_rsp_demux_001 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_rsp_demux_003 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_rsp_demux_003\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "rsp_demux_003" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_rsp_mux nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2_sopc_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "rsp_mux" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 7402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_rsp_mux_001 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 7443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 7509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139278 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588856139290 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588856139291 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588856139291 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_cmd_width_adapter\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_buffer_slave_cmd_width_adapter" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 7575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "crosser" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 7609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_avalon_st_adapter nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2_sopc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 7740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_avalon_st_adapter_001 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 7769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_irq_mapper nios2_sopc:nios2\|nios2_sopc_irq_mapper:irq_mapper " "Elaborating entity \"nios2_sopc_irq_mapper\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_irq_mapper:irq_mapper\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "irq_mapper" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_sopc:nios2\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_sopc:nios2\|altera_reset_controller:rst_controller\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "rst_controller" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_sopc:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_sopc:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_sopc:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_sopc:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_sopc:nios2\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_sopc:nios2\|altera_reset_controller:rst_controller_001\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "rst_controller_001" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_sopc:nios2\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_sopc:nios2\|altera_reset_controller:rst_controller_002\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "rst_controller_002" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "knn knn:knn0 " "Elaborating entity \"knn\" for hierarchy \"knn:knn0\"" {  } { { "KNN_NIOS2.bdf" "knn0" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/KNN_NIOS2.bdf" { { 80 120 544 256 "knn0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588856139560 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_a berbert_knn.vhd(411) " "Verilog HDL or VHDL warning at berbert_knn.vhd(411): object \"int_a\" assigned a value but never read" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/knn/berbert_knn.vhd" 411 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588856259525 "|KNN_NIOS2|knn:knn0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_b berbert_knn.vhd(414) " "Verilog HDL or VHDL warning at berbert_knn.vhd(414): object \"int_b\" assigned a value but never read" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/knn/berbert_knn.vhd" 414 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588856259527 "|KNN_NIOS2|knn:knn0"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "berbert_knn.vhd(468) " "Verilog HDL or VHDL warning at the berbert_knn.vhd(468): index expression is not wide enough to address all of the elements in the array" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/knn/berbert_knn.vhd" 468 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1588856259546 "|KNN_NIOS2|knn:knn0"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "berbert_knn.vhd(469) " "Verilog HDL or VHDL warning at the berbert_knn.vhd(469): index expression is not wide enough to address all of the elements in the array" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/knn/berbert_knn.vhd" 469 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1588856259546 "|KNN_NIOS2|knn:knn0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "krs_registros_treinamento " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"krs_registros_treinamento\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1588856312546 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "Char_Buffer_Memory" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 359 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1588856320146 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|altsyncram:Char_Buffer_Memory"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3291 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1588856320170 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1588856321562 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.05.07.09:58:46 Progress: Loading sld433c9774/alt_sld_fab_wrapper_hw.tcl " "2020.05.07.09:58:46 Progress: Loading sld433c9774/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856326560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856329321 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856329571 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856330944 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856331100 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856331266 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856331453 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856331458 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856331458 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1588856332136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld433c9774/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld433c9774/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld433c9774/alt_sld_fab.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/ip/sld433c9774/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856332482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856332482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856332643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856332643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856332644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856332644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856332762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856332762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856332909 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856332909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856332909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588856333035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856333035 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "NIOS2_KNN_K4 " "Node \"NIOS2_KNN_K4\" is missing source" {  } { { "KNN_NIOS2.bdf" "NIOS2_KNN_K4" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/KNN_NIOS2.bdf" { { 160 -64 120 176 "NIOS2_KNN_K\[4..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1588856335503 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "NIOS2_KNN_K3 " "Node \"NIOS2_KNN_K3\" is missing source" {  } { { "KNN_NIOS2.bdf" "NIOS2_KNN_K3" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/KNN_NIOS2.bdf" { { 160 -64 120 176 "NIOS2_KNN_K\[4..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1588856335503 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "NIOS2_KNN_K2 " "Node \"NIOS2_KNN_K2\" is missing source" {  } { { "KNN_NIOS2.bdf" "NIOS2_KNN_K2" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/KNN_NIOS2.bdf" { { 160 -64 120 176 "NIOS2_KNN_K\[4..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1588856335503 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "NIOS2_KNN_K1 " "Node \"NIOS2_KNN_K1\" is missing source" {  } { { "KNN_NIOS2.bdf" "NIOS2_KNN_K1" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/KNN_NIOS2.bdf" { { 160 -64 120 176 "NIOS2_KNN_K\[4..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1588856335503 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "NIOS2_KNN_K0 " "Node \"NIOS2_KNN_K0\" is missing source" {  } { { "KNN_NIOS2.bdf" "NIOS2_KNN_K0" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/KNN_NIOS2.bdf" { { 160 -64 120 176 "NIOS2_KNN_K\[4..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1588856335503 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1588856335539 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/output_files/KNN_NIOS2.map.smsg " "Generated suppressed messages file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN+K/output_files/KNN_NIOS2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856336317 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1820 " "Peak virtual memory: 1820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588856339893 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May  7 09:58:59 2020 " "Processing ended: Thu May  7 09:58:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588856339893 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:03:44 " "Elapsed time: 00:03:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588856339893 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:04:10 " "Total CPU time (on all processors): 00:04:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588856339893 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856339893 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 23 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 23 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588856340107 ""}
