#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaaaec53a500 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaaaec4ff3a0 .scope autofunction.vec4.s64, "pow10" "pow10" 3 6, 3 6 0, S_0xaaaaec53a500;
 .timescale 0 0;
v0xaaaaec4fd160_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaaaec4ff3a0
TD_$unit.pow10 ;
    %load/vec4 v0xaaaaec4fd160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 2500000000, 0, 62;
    %concati/vec4 0, 0, 2;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaaaec541d30 .scope module, "aoc4_tb" "aoc4_tb" 4 4;
 .timescale 0 0;
v0xaaaaec576500_0 .net *"_ivl_1", 3 0, L_0xaaaaec57b730;  1 drivers
v0xaaaaec576600_0 .var/2s "c", 31 0;
v0xaaaaec5766e0_0 .var "clock", 0 0;
v0xaaaaec576780_0 .var/2s "col_i", 31 0;
v0xaaaaec576840_0 .var "core_executing", 0 0;
v0xaaaaec576950_0 .var/2u "cycle_count", 63 0;
v0xaaaaec576a30_0 .net "done", 0 0, v0xaaaaec575680_0;  1 drivers
v0xaaaaec576ad0_0 .var/2s "fd", 31 0;
v0xaaaaec576b90_0 .net "mem_ack_out", 0 0, L_0xaaaaec594350;  1 drivers
v0xaaaaec576c60_0 .net "mem_busy_out", 0 0, v0xaaaaec5757f0_0;  1 drivers
v0xaaaaec576d30_0 .var "pad_en", 0 0;
v0xaaaaec576e60_0 .var "partial_row_vec", 3 0;
v0xaaaaec576f00_0 .var "reset", 0 0;
v0xaaaaec577030_0 .var/2s "row_i", 31 0;
v0xaaaaec577110_0 .var "run", 0 0;
v0xaaaaec5771e0_0 .net "tb_col_addr_dbg", 3 0, L_0xaaaaec57b8c0;  1 drivers
v0xaaaaec5772a0_0 .var "tb_packet", 14 0;
v0xaaaaec577390_0 .net "tb_partial_vec_dbg", 3 0, L_0xaaaaec57b960;  1 drivers
v0xaaaaec577450_0 .net "tb_read_en_dbg", 0 0, L_0xaaaaec57bb30;  1 drivers
v0xaaaaec577510_0 .net "tb_row_addr_dbg", 1 0, L_0xaaaaec57b7d0;  1 drivers
v0xaaaaec5775f0_0 .net "tb_staging_dbg", 0 0, L_0xaaaaec57bc40;  1 drivers
v0xaaaaec5776b0_0 .net "tb_write_en_dbg", 0 0, L_0xaaaaec57ba60;  1 drivers
v0xaaaaec577770_0 .net/2s "updates", 31 0, v0xaaaaec575d80_0;  1 drivers
L_0xaaaaec57b730 .part v0xaaaaec5772a0_0, 11, 4;
L_0xaaaaec57b7d0 .part L_0xaaaaec57b730, 0, 2;
L_0xaaaaec57b8c0 .part v0xaaaaec5772a0_0, 3, 4;
L_0xaaaaec57b960 .part v0xaaaaec5772a0_0, 7, 4;
L_0xaaaaec57ba60 .part v0xaaaaec5772a0_0, 2, 1;
L_0xaaaaec57bb30 .part v0xaaaaec5772a0_0, 1, 1;
L_0xaaaaec57bc40 .part v0xaaaaec5772a0_0, 0, 1;
S_0xaaaaec4fdd30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 134, 4 134 0, S_0xaaaaec541d30;
 .timescale 0 0;
v0xaaaaec52ba70_0 .var/2s "i", 31 0;
S_0xaaaaec4fe1e0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 135, 4 135 0, S_0xaaaaec541d30;
 .timescale 0 0;
v0xaaaaec520440_0 .var/2s "i", 31 0;
S_0xaaaaec4fe650 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 136, 4 136 0, S_0xaaaaec541d30;
 .timescale 0 0;
v0xaaaaec51b440_0 .var/2s "i", 31 0;
S_0xaaaaec4feac0 .scope module, "dut" "top" 4 27, 5 4 0, S_0xaaaaec541d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 15 "tb_packet_in";
    .port_info 3 /INPUT 1 "run_in";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /OUTPUT 1 "mem_ack_out";
    .port_info 6 /OUTPUT 1 "mem_busy_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 32 "updates_out";
v0xaaaaec5754e0_0 .net "ack", 2 0, L_0xaaaaec594070;  1 drivers
v0xaaaaec5755c0_0 .net "clock", 0 0, v0xaaaaec5766e0_0;  1 drivers
v0xaaaaec575680_0 .var "done_out", 0 0;
v0xaaaaec575750_0 .net "mem_ack_out", 0 0, L_0xaaaaec594350;  alias, 1 drivers
v0xaaaaec5757f0_0 .var "mem_busy_out", 0 0;
v0xaaaaec575900_0 .net "pad_en", 0 0, v0xaaaaec576d30_0;  1 drivers
v0xaaaaec5759a0_0 .net "reset", 0 0, v0xaaaaec576f00_0;  1 drivers
v0xaaaaec575a40_0 .net "run_in", 0 0, v0xaaaaec577110_0;  1 drivers
v0xaaaaec575b00_0 .net "tb_packet_in", 14 0, v0xaaaaec5772a0_0;  1 drivers
v0xaaaaec575be0_0 .net "tb_packet_row_addr_dbg", 3 0, L_0xaaaaec594490;  1 drivers
v0xaaaaec575cc0_0 .net "tb_packet_write_en_dbg", 0 0, L_0xaaaaec594690;  1 drivers
v0xaaaaec575d80_0 .var/2s "updates_out", 31 0;
L_0xaaaaec57bce0 .part v0xaaaaec5772a0_0, 0, 1;
L_0xaaaaec58be20 .part v0xaaaaec5772a0_0, 11, 4;
L_0xaaaaec58c150 .part v0xaaaaec5772a0_0, 11, 4;
L_0xaaaaec58c640 .part v0xaaaaec5772a0_0, 0, 1;
L_0xaaaaec58c710 .part v0xaaaaec5772a0_0, 7, 4;
L_0xaaaaec58c940 .part v0xaaaaec5772a0_0, 0, 1;
L_0xaaaaec58ca20 .part v0xaaaaec5772a0_0, 11, 4;
L_0xaaaaec58cf10 .part v0xaaaaec5772a0_0, 0, 1;
L_0xaaaaec58d000 .part v0xaaaaec5772a0_0, 3, 4;
L_0xaaaaec58d440 .part v0xaaaaec5772a0_0, 0, 1;
L_0xaaaaec58d540 .part v0xaaaaec5772a0_0, 1, 1;
L_0xaaaaec58d730 .part v0xaaaaec5772a0_0, 0, 1;
L_0xaaaaec58d930 .part v0xaaaaec5772a0_0, 2, 1;
L_0xaaaaec58e710 .part v0xaaaaec5772a0_0, 0, 1;
L_0xaaaaec58e830 .part v0xaaaaec5772a0_0, 11, 4;
L_0xaaaaec58eb50 .part v0xaaaaec5772a0_0, 11, 4;
L_0xaaaaec58f0e0 .part v0xaaaaec5772a0_0, 0, 1;
L_0xaaaaec58f180 .part v0xaaaaec5772a0_0, 7, 4;
L_0xaaaaec58f450 .part v0xaaaaec5772a0_0, 0, 1;
L_0xaaaaec58f4f0 .part v0xaaaaec5772a0_0, 11, 4;
L_0xaaaaec58f9d0 .part v0xaaaaec5772a0_0, 0, 1;
L_0xaaaaec58fa70 .part v0xaaaaec5772a0_0, 3, 4;
L_0xaaaaec58fd60 .part v0xaaaaec5772a0_0, 0, 1;
L_0xaaaaec58fe00 .part v0xaaaaec5772a0_0, 1, 1;
L_0xaaaaec590110 .part v0xaaaaec5772a0_0, 0, 1;
L_0xaaaaec5902a0 .part v0xaaaaec5772a0_0, 2, 1;
L_0xaaaaec591310 .part v0xaaaaec5772a0_0, 0, 1;
L_0xaaaaec5913b0 .part v0xaaaaec5772a0_0, 11, 4;
L_0xaaaaec5917c0 .part v0xaaaaec5772a0_0, 11, 4;
L_0xaaaaec591d30 .part v0xaaaaec5772a0_0, 0, 1;
L_0xaaaaec591ed0 .part v0xaaaaec5772a0_0, 7, 4;
L_0xaaaaec592100 .part v0xaaaaec5772a0_0, 0, 1;
L_0xaaaaec5922b0 .part v0xaaaaec5772a0_0, 11, 4;
L_0xaaaaec592780 .part v0xaaaaec5772a0_0, 0, 1;
L_0xaaaaec592940 .part v0xaaaaec5772a0_0, 3, 4;
L_0xaaaaec592b70 .part v0xaaaaec5772a0_0, 0, 1;
L_0xaaaaec592820 .part v0xaaaaec5772a0_0, 1, 1;
L_0xaaaaec592e80 .part v0xaaaaec5772a0_0, 0, 1;
L_0xaaaaec593150 .part v0xaaaaec5772a0_0, 2, 1;
L_0xaaaaec594070 .concat8 [ 1 1 1 0], L_0xaaaaec58e220, L_0xaaaaec590e60, L_0xaaaaec593bc0;
L_0xaaaaec594350 .reduce/or L_0xaaaaec594070;
L_0xaaaaec594490 .part v0xaaaaec5772a0_0, 11, 4;
L_0xaaaaec594690 .part v0xaaaaec5772a0_0, 2, 1;
S_0xaaaaec566700 .scope generate, "mach_gen[0]" "mach_gen[0]" 5 34, 5 34 0, S_0xaaaaec4feac0;
 .timescale 0 0;
P_0xaaaaec566920 .param/l "end_row" 1 5 43, +C4<00000000000000000000000000000100>;
P_0xaaaaec566960 .param/l "mach_i" 0 5 34, +C4<00>;
P_0xaaaaec5669a0 .param/l "start_row" 1 5 42, C4<00000000000000000000000000000000>;
L_0xaaaaec4fd040 .functor AND 1, L_0xaaaaec58c010, L_0xaaaaec58c360, C4<1>, C4<1>;
L_0xaaaaec52b950 .functor AND 1, L_0xaaaaec57bce0, L_0xaaaaec4fd040, C4<1>, C4<1>;
v0xaaaaec569310_0 .net *"_ivl_0", 0 0, L_0xaaaaec57bce0;  1 drivers
L_0xffffac25d018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaec569410_0 .net/2u *"_ivl_1", 31 0, L_0xffffac25d018;  1 drivers
v0xaaaaec5694f0_0 .net *"_ivl_10", 3 0, L_0xaaaaec58c150;  1 drivers
v0xaaaaec5695e0_0 .net *"_ivl_11", 31 0, L_0xaaaaec58c1f0;  1 drivers
L_0xffffac25d0a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaec5696c0_0 .net *"_ivl_14", 27 0, L_0xffffac25d0a8;  1 drivers
L_0xffffac25d0f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaec5697a0_0 .net/2u *"_ivl_15", 31 0, L_0xffffac25d0f0;  1 drivers
v0xaaaaec569880_0 .net *"_ivl_17", 0 0, L_0xaaaaec58c360;  1 drivers
v0xaaaaec569940_0 .net *"_ivl_20", 0 0, L_0xaaaaec4fd040;  1 drivers
v0xaaaaec569a00_0 .net *"_ivl_23", 0 0, L_0xaaaaec58c640;  1 drivers
v0xaaaaec569ae0_0 .net *"_ivl_24", 3 0, L_0xaaaaec58c710;  1 drivers
v0xaaaaec569bc0_0 .net *"_ivl_27", 0 0, L_0xaaaaec58c940;  1 drivers
v0xaaaaec569ca0_0 .net *"_ivl_28", 3 0, L_0xaaaaec58ca20;  1 drivers
v0xaaaaec569d80_0 .net *"_ivl_29", 3 0, L_0xaaaaec58cac0;  1 drivers
v0xaaaaec569e60_0 .net *"_ivl_3", 3 0, L_0xaaaaec58be20;  1 drivers
L_0xffffac25d138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaec569f40_0 .net *"_ivl_32", 1 0, L_0xffffac25d138;  1 drivers
v0xaaaaec56a020_0 .net *"_ivl_33", 3 0, L_0xaaaaec58cc40;  1 drivers
v0xaaaaec56a100_0 .net *"_ivl_37", 0 0, L_0xaaaaec58cf10;  1 drivers
v0xaaaaec56a2f0_0 .net *"_ivl_38", 3 0, L_0xaaaaec58d000;  1 drivers
v0xaaaaec56a3d0_0 .net *"_ivl_4", 31 0, L_0xaaaaec58bef0;  1 drivers
v0xaaaaec56a4b0_0 .net *"_ivl_41", 0 0, L_0xaaaaec58d440;  1 drivers
v0xaaaaec56a590_0 .net *"_ivl_42", 0 0, L_0xaaaaec58d540;  1 drivers
v0xaaaaec56a670_0 .net *"_ivl_45", 0 0, L_0xaaaaec58d730;  1 drivers
v0xaaaaec56a750_0 .net *"_ivl_47", 0 0, L_0xaaaaec58d840;  1 drivers
v0xaaaaec56a810_0 .net *"_ivl_48", 0 0, L_0xaaaaec58d930;  1 drivers
L_0xffffac25d180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaec56a8f0_0 .net/2u *"_ivl_49", 0 0, L_0xffffac25d180;  1 drivers
v0xaaaaec56a9d0_0 .net *"_ivl_51", 0 0, L_0xaaaaec58d9d0;  1 drivers
L_0xffffac25d060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaec56aab0_0 .net *"_ivl_7", 27 0, L_0xffffac25d060;  1 drivers
v0xaaaaec56ab90_0 .net *"_ivl_8", 0 0, L_0xaaaaec58c010;  1 drivers
v0xaaaaec56ac50_0 .net "bank_partial_vec_out", 3 0, L_0xaaaaec58e580;  1 drivers
v0xaaaaec56ad10_0 .net "col_addr_in", 3 0, L_0xaaaaec58d2b0;  1 drivers
v0xaaaaec56ade0_0 .var "mach_col_addr_out", 3 0;
v0xaaaaec56aea0_0 .var "mach_partial_vec_out", 3 0;
v0xaaaaec56af80_0 .var "mach_read_en", 0 0;
v0xaaaaec56b040_0 .var "mach_row_addr_out", 1 0;
v0xaaaaec56b120_0 .var "mach_write_en", 0 0;
v0xaaaaec56b1e0_0 .net "partial_vec_in", 3 0, L_0xaaaaec58c7b0;  1 drivers
v0xaaaaec56b2d0_0 .net "read_en", 0 0, L_0xaaaaec58d5e0;  1 drivers
v0xaaaaec56b3a0_0 .net "row_addr_in", 1 0, L_0xaaaaec58cdd0;  1 drivers
v0xaaaaec56b440_0 .net "tb_packet_in_range", 0 0, L_0xaaaaec52b950;  1 drivers
v0xaaaaec56b4e0_0 .net "write_en", 0 0, L_0xaaaaec58dbd0;  1 drivers
L_0xaaaaec58bef0 .concat [ 4 28 0 0], L_0xaaaaec58be20, L_0xffffac25d060;
L_0xaaaaec58c010 .cmp/ge 32, L_0xaaaaec58bef0, L_0xffffac25d018;
L_0xaaaaec58c1f0 .concat [ 4 28 0 0], L_0xaaaaec58c150, L_0xffffac25d0a8;
L_0xaaaaec58c360 .cmp/gt 32, L_0xffffac25d0f0, L_0xaaaaec58c1f0;
L_0xaaaaec58c7b0 .functor MUXZ 4, v0xaaaaec56aea0_0, L_0xaaaaec58c710, L_0xaaaaec58c640, C4<>;
L_0xaaaaec58cac0 .concat [ 2 2 0 0], v0xaaaaec56b040_0, L_0xffffac25d138;
L_0xaaaaec58cc40 .functor MUXZ 4, L_0xaaaaec58cac0, L_0xaaaaec58ca20, L_0xaaaaec58c940, C4<>;
L_0xaaaaec58cdd0 .part L_0xaaaaec58cc40, 0, 2;
L_0xaaaaec58d2b0 .functor MUXZ 4, v0xaaaaec56ade0_0, L_0xaaaaec58d000, L_0xaaaaec58cf10, C4<>;
L_0xaaaaec58d5e0 .functor MUXZ 1, v0xaaaaec56af80_0, L_0xaaaaec58d540, L_0xaaaaec58d440, C4<>;
L_0xaaaaec58d840 .reduce/nor L_0xaaaaec58d730;
L_0xaaaaec58d9d0 .functor MUXZ 1, L_0xffffac25d180, L_0xaaaaec58d930, L_0xaaaaec52b950, C4<>;
L_0xaaaaec58dbd0 .functor MUXZ 1, L_0xaaaaec58d9d0, v0xaaaaec56b120_0, L_0xaaaaec58d840, C4<>;
S_0xaaaaec566b80 .scope module, "bank" "mem" 5 71, 6 5 0, S_0xaaaaec566700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /INPUT 2 "row_addr_in";
    .port_info 6 /INPUT 4 "partial_vec_in";
    .port_info 7 /INPUT 4 "col_addr_in";
    .port_info 8 /OUTPUT 1 "ack";
    .port_info 9 /OUTPUT 4 "partial_vec_out";
enum0xaaaaec473420 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH_SAVE" 2'b01,
   "WRITEBACK" 2'b10
 ;
L_0xaaaaec520320 .functor AND 1, v0xaaaaec568990_0, L_0xaaaaec58dd60, C4<1>, C4<1>;
L_0xaaaaec51b320 .functor OR 1, L_0xaaaaec58d5e0, L_0xaaaaec58dbd0, C4<0>, C4<0>;
L_0xaaaaec50fbe0 .functor AND 1, L_0xaaaaec51b320, L_0xaaaaec58de00, C4<1>, C4<1>;
L_0xaaaaec4aff50 .functor OR 1, L_0xaaaaec50fbe0, L_0xaaaaec58df90, C4<0>, C4<0>;
L_0xaaaaec58e120 .functor AND 1, L_0xaaaaec520320, L_0xaaaaec58d5e0, C4<1>, C4<1>;
L_0xaaaaec58e220 .functor OR 1, L_0xaaaaec58e120, L_0xaaaaec58df90, C4<0>, C4<0>;
L_0xffffac25d258 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0xaaaaec58e4c0 .functor AND 32, L_0xaaaaec58e360, L_0xffffac25d258, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0xaaaaec5678f0_0 .net *"_ivl_0", 0 0, L_0xaaaaec58dd60;  1 drivers
L_0xffffac25d1c8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaec5679d0_0 .net/2u *"_ivl_10", 1 0, L_0xffffac25d1c8;  1 drivers
v0xaaaaec567ab0_0 .net *"_ivl_17", 0 0, L_0xaaaaec58e120;  1 drivers
v0xaaaaec567b50_0 .net *"_ivl_20", 31 0, L_0xaaaaec58e360;  1 drivers
L_0xffffac25d210 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaec567c30_0 .net *"_ivl_23", 27 0, L_0xffffac25d210;  1 drivers
v0xaaaaec567d60_0 .net/2u *"_ivl_24", 31 0, L_0xffffac25d258;  1 drivers
v0xaaaaec567e40_0 .net *"_ivl_26", 31 0, L_0xaaaaec58e4c0;  1 drivers
v0xaaaaec567f20_0 .net *"_ivl_5", 0 0, L_0xaaaaec51b320;  1 drivers
v0xaaaaec567fe0_0 .net *"_ivl_7", 0 0, L_0xaaaaec58de00;  1 drivers
v0xaaaaec5680a0_0 .net "ack", 0 0, L_0xaaaaec58e220;  1 drivers
v0xaaaaec568160_0 .net "addr_saved", 0 0, L_0xaaaaec520320;  1 drivers
v0xaaaaec568220_0 .net "bank_read_data", 11 0, v0xaaaaec567560_0;  1 drivers
v0xaaaaec5682e0_0 .var "bank_vec_addr_saved", 1 0;
v0xaaaaec5683a0_0 .var "bank_vec_stable", 11 0;
v0xaaaaec568490_0 .net "clock", 0 0, v0xaaaaec5766e0_0;  alias, 1 drivers
v0xaaaaec568560_0 .net "col_addr_in", 3 0, L_0xaaaaec58d2b0;  alias, 1 drivers
v0xaaaaec568600_0 .var "dirty_list", 3 0;
v0xaaaaec5687f0_0 .net "fetch_en", 0 0, L_0xaaaaec50fbe0;  1 drivers
v0xaaaaec5688b0_0 .var "fetch_state", 1 0;
v0xaaaaec568990_0 .var "mem_init", 0 0;
v0xaaaaec568a50_0 .var "next_fetch_state", 1 0;
v0xaaaaec568b30_0 .net "pad_en", 0 0, v0xaaaaec576d30_0;  alias, 1 drivers
v0xaaaaec568bf0_0 .net "partial_vec_in", 3 0, L_0xaaaaec58c7b0;  alias, 1 drivers
v0xaaaaec568cd0_0 .net "partial_vec_out", 3 0, L_0xaaaaec58e580;  alias, 1 drivers
v0xaaaaec568db0_0 .net "read_en", 0 0, L_0xaaaaec58d5e0;  alias, 1 drivers
v0xaaaaec568e70_0 .net "reset", 0 0, v0xaaaaec576f00_0;  alias, 1 drivers
v0xaaaaec568f30_0 .net "row_addr_in", 1 0, L_0xaaaaec58cdd0;  alias, 1 drivers
v0xaaaaec569020_0 .net "write_en", 0 0, L_0xaaaaec58dbd0;  alias, 1 drivers
v0xaaaaec5690c0_0 .net "writeback_commit", 0 0, L_0xaaaaec58df90;  1 drivers
E_0xaaaaec46efd0 .event edge, v0xaaaaec5688b0_0, v0xaaaaec5687f0_0, v0xaaaaec568160_0, v0xaaaaec569020_0;
L_0xaaaaec58dd60 .cmp/eq 2, L_0xaaaaec58cdd0, v0xaaaaec5682e0_0;
L_0xaaaaec58de00 .reduce/nor L_0xaaaaec520320;
L_0xaaaaec58df90 .cmp/eq 2, v0xaaaaec5688b0_0, L_0xffffac25d1c8;
L_0xaaaaec58e360 .concat [ 4 28 0 0], L_0xaaaaec58d2b0, L_0xffffac25d210;
L_0xaaaaec58e580 .part/v v0xaaaaec5683a0_0, L_0xaaaaec58e4c0, 4;
S_0xaaaaec566ed0 .scope module, "data" "single_port_sync_ram" 6 31, 7 3 0, S_0xaaaaec566b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 2 "addr";
    .port_info 2 /INPUT 12 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 12 "read_data";
P_0xaaaaec4cea30 .param/l "ADDR_WIDTH" 0 7 4, +C4<00000000000000000000000000000010>;
P_0xaaaaec4cea70 .param/l "DEPTH" 0 7 5, +C4<0000000000000000000000000000000100>;
v0xaaaaec567210_0 .net "addr", 1 0, L_0xaaaaec58cdd0;  alias, 1 drivers
v0xaaaaec567310_0 .net "bank_en", 0 0, L_0xaaaaec4aff50;  1 drivers
v0xaaaaec5673d0_0 .net "clock", 0 0, v0xaaaaec5766e0_0;  alias, 1 drivers
v0xaaaaec5674a0 .array "mem", 0 3, 11 0;
v0xaaaaec567560_0 .var "read_data", 11 0;
v0xaaaaec567690_0 .net "write_data", 11 0, v0xaaaaec5683a0_0;  1 drivers
v0xaaaaec567770_0 .net "write_en", 0 0, L_0xaaaaec58df90;  alias, 1 drivers
E_0xaaaaec551550 .event posedge, v0xaaaaec5673d0_0;
S_0xaaaaec56b580 .scope generate, "mach_gen[1]" "mach_gen[1]" 5 34, 5 34 0, S_0xaaaaec4feac0;
 .timescale 0 0;
P_0xaaaaec56b780 .param/l "end_row" 1 5 43, +C4<00000000000000000000000000001000>;
P_0xaaaaec56b7c0 .param/l "mach_i" 0 5 34, +C4<01>;
P_0xaaaaec56b800 .param/l "start_row" 1 5 42, C4<00000000000000000000000000000100>;
L_0xaaaaec58d7d0 .functor AND 1, L_0xaaaaec58ea10, L_0xaaaaec58edc0, C4<1>, C4<1>;
L_0xaaaaec58efd0 .functor AND 1, L_0xaaaaec58e710, L_0xaaaaec58d7d0, C4<1>, C4<1>;
v0xaaaaec56e0b0_0 .net *"_ivl_0", 0 0, L_0xaaaaec58e710;  1 drivers
L_0xffffac25d2a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaec56e1b0_0 .net/2u *"_ivl_1", 31 0, L_0xffffac25d2a0;  1 drivers
v0xaaaaec56e290_0 .net *"_ivl_10", 3 0, L_0xaaaaec58eb50;  1 drivers
v0xaaaaec56e380_0 .net *"_ivl_11", 31 0, L_0xaaaaec58ec80;  1 drivers
L_0xffffac25d330 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaec56e460_0 .net *"_ivl_14", 27 0, L_0xffffac25d330;  1 drivers
L_0xffffac25d378 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaaaec56e540_0 .net/2u *"_ivl_15", 31 0, L_0xffffac25d378;  1 drivers
v0xaaaaec56e620_0 .net *"_ivl_17", 0 0, L_0xaaaaec58edc0;  1 drivers
v0xaaaaec56e6e0_0 .net *"_ivl_20", 0 0, L_0xaaaaec58d7d0;  1 drivers
v0xaaaaec56e7a0_0 .net *"_ivl_23", 0 0, L_0xaaaaec58f0e0;  1 drivers
v0xaaaaec56e880_0 .net *"_ivl_24", 3 0, L_0xaaaaec58f180;  1 drivers
v0xaaaaec56e960_0 .net *"_ivl_27", 0 0, L_0xaaaaec58f450;  1 drivers
v0xaaaaec56ea40_0 .net *"_ivl_28", 3 0, L_0xaaaaec58f4f0;  1 drivers
v0xaaaaec56eb20_0 .net *"_ivl_29", 3 0, L_0xaaaaec58f220;  1 drivers
v0xaaaaec56ec00_0 .net *"_ivl_3", 3 0, L_0xaaaaec58e830;  1 drivers
L_0xffffac25d3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaec56ece0_0 .net *"_ivl_32", 1 0, L_0xffffac25d3c0;  1 drivers
v0xaaaaec56edc0_0 .net *"_ivl_33", 3 0, L_0xaaaaec58f700;  1 drivers
v0xaaaaec56eea0_0 .net *"_ivl_37", 0 0, L_0xaaaaec58f9d0;  1 drivers
v0xaaaaec56f090_0 .net *"_ivl_38", 3 0, L_0xaaaaec58fa70;  1 drivers
v0xaaaaec56f170_0 .net *"_ivl_4", 31 0, L_0xaaaaec58e8d0;  1 drivers
v0xaaaaec56f250_0 .net *"_ivl_41", 0 0, L_0xaaaaec58fd60;  1 drivers
v0xaaaaec56f330_0 .net *"_ivl_42", 0 0, L_0xaaaaec58fe00;  1 drivers
v0xaaaaec56f410_0 .net *"_ivl_45", 0 0, L_0xaaaaec590110;  1 drivers
v0xaaaaec56f4f0_0 .net *"_ivl_47", 0 0, L_0xaaaaec5901b0;  1 drivers
v0xaaaaec56f5b0_0 .net *"_ivl_48", 0 0, L_0xaaaaec5902a0;  1 drivers
L_0xffffac25d408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaec56f690_0 .net/2u *"_ivl_49", 0 0, L_0xffffac25d408;  1 drivers
v0xaaaaec56f770_0 .net *"_ivl_51", 0 0, L_0xaaaaec590420;  1 drivers
L_0xffffac25d2e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaec56f850_0 .net *"_ivl_7", 27 0, L_0xffffac25d2e8;  1 drivers
v0xaaaaec56f930_0 .net *"_ivl_8", 0 0, L_0xaaaaec58ea10;  1 drivers
v0xaaaaec56f9f0_0 .net "bank_partial_vec_out", 3 0, L_0xaaaaec591180;  1 drivers
v0xaaaaec56fab0_0 .net "col_addr_in", 3 0, L_0xaaaaec58fbd0;  1 drivers
v0xaaaaec56fb80_0 .var "mach_col_addr_out", 3 0;
v0xaaaaec56fc40_0 .var "mach_partial_vec_out", 3 0;
v0xaaaaec56fd20_0 .var "mach_read_en", 0 0;
v0xaaaaec56fff0_0 .var "mach_row_addr_out", 1 0;
v0xaaaaec5700d0_0 .var "mach_write_en", 0 0;
v0xaaaaec570190_0 .net "partial_vec_in", 3 0, L_0xaaaaec58f2c0;  1 drivers
v0xaaaaec570280_0 .net "read_en", 0 0, L_0xaaaaec58ff70;  1 drivers
v0xaaaaec570350_0 .net "row_addr_in", 1 0, L_0xaaaaec58f890;  1 drivers
v0xaaaaec5703f0_0 .net "tb_packet_in_range", 0 0, L_0xaaaaec58efd0;  1 drivers
v0xaaaaec570490_0 .net "write_en", 0 0, L_0xaaaaec590620;  1 drivers
L_0xaaaaec58e8d0 .concat [ 4 28 0 0], L_0xaaaaec58e830, L_0xffffac25d2e8;
L_0xaaaaec58ea10 .cmp/ge 32, L_0xaaaaec58e8d0, L_0xffffac25d2a0;
L_0xaaaaec58ec80 .concat [ 4 28 0 0], L_0xaaaaec58eb50, L_0xffffac25d330;
L_0xaaaaec58edc0 .cmp/gt 32, L_0xffffac25d378, L_0xaaaaec58ec80;
L_0xaaaaec58f2c0 .functor MUXZ 4, v0xaaaaec56fc40_0, L_0xaaaaec58f180, L_0xaaaaec58f0e0, C4<>;
L_0xaaaaec58f220 .concat [ 2 2 0 0], v0xaaaaec56fff0_0, L_0xffffac25d3c0;
L_0xaaaaec58f700 .functor MUXZ 4, L_0xaaaaec58f220, L_0xaaaaec58f4f0, L_0xaaaaec58f450, C4<>;
L_0xaaaaec58f890 .part L_0xaaaaec58f700, 0, 2;
L_0xaaaaec58fbd0 .functor MUXZ 4, v0xaaaaec56fb80_0, L_0xaaaaec58fa70, L_0xaaaaec58f9d0, C4<>;
L_0xaaaaec58ff70 .functor MUXZ 1, v0xaaaaec56fd20_0, L_0xaaaaec58fe00, L_0xaaaaec58fd60, C4<>;
L_0xaaaaec5901b0 .reduce/nor L_0xaaaaec590110;
L_0xaaaaec590420 .functor MUXZ 1, L_0xffffac25d408, L_0xaaaaec5902a0, L_0xaaaaec58efd0, C4<>;
L_0xaaaaec590620 .functor MUXZ 1, L_0xaaaaec590420, v0xaaaaec5700d0_0, L_0xaaaaec5901b0, C4<>;
S_0xaaaaec56b9c0 .scope module, "bank" "mem" 5 71, 6 5 0, S_0xaaaaec56b580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /INPUT 2 "row_addr_in";
    .port_info 6 /INPUT 4 "partial_vec_in";
    .port_info 7 /INPUT 4 "col_addr_in";
    .port_info 8 /OUTPUT 1 "ack";
    .port_info 9 /OUTPUT 4 "partial_vec_out";
enum0xaaaaec474a90 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH_SAVE" 2'b01,
   "WRITEBACK" 2'b10
 ;
L_0xaaaaec590850 .functor AND 1, v0xaaaaec56d750_0, L_0xaaaaec5907b0, C4<1>, C4<1>;
L_0xaaaaec5908c0 .functor OR 1, L_0xaaaaec58ff70, L_0xaaaaec590620, C4<0>, C4<0>;
L_0xaaaaec590a20 .functor AND 1, L_0xaaaaec5908c0, L_0xaaaaec590930, C4<1>, C4<1>;
L_0xaaaaec590c70 .functor OR 1, L_0xaaaaec590a20, L_0xaaaaec590b30, C4<0>, C4<0>;
L_0xaaaaec590d60 .functor AND 1, L_0xaaaaec590850, L_0xaaaaec58ff70, C4<1>, C4<1>;
L_0xaaaaec590e60 .functor OR 1, L_0xaaaaec590d60, L_0xaaaaec590b30, C4<0>, C4<0>;
L_0xffffac25d4e0 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0xaaaaec591070 .functor AND 32, L_0xaaaaec590fa0, L_0xffffac25d4e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0xaaaaec56c800_0 .net *"_ivl_0", 0 0, L_0xaaaaec5907b0;  1 drivers
L_0xffffac25d450 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaec56c8e0_0 .net/2u *"_ivl_10", 1 0, L_0xffffac25d450;  1 drivers
v0xaaaaec56c9c0_0 .net *"_ivl_17", 0 0, L_0xaaaaec590d60;  1 drivers
v0xaaaaec56ca60_0 .net *"_ivl_20", 31 0, L_0xaaaaec590fa0;  1 drivers
L_0xffffac25d498 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaec56cb40_0 .net *"_ivl_23", 27 0, L_0xffffac25d498;  1 drivers
v0xaaaaec56cc70_0 .net/2u *"_ivl_24", 31 0, L_0xffffac25d4e0;  1 drivers
v0xaaaaec56cd50_0 .net *"_ivl_26", 31 0, L_0xaaaaec591070;  1 drivers
v0xaaaaec56ce30_0 .net *"_ivl_5", 0 0, L_0xaaaaec5908c0;  1 drivers
v0xaaaaec56cef0_0 .net *"_ivl_7", 0 0, L_0xaaaaec590930;  1 drivers
v0xaaaaec56cfb0_0 .net "ack", 0 0, L_0xaaaaec590e60;  1 drivers
v0xaaaaec56d070_0 .net "addr_saved", 0 0, L_0xaaaaec590850;  1 drivers
v0xaaaaec56d130_0 .net "bank_read_data", 11 0, v0xaaaaec56c430_0;  1 drivers
v0xaaaaec56d1f0_0 .var "bank_vec_addr_saved", 1 0;
v0xaaaaec56d2b0_0 .var "bank_vec_stable", 11 0;
v0xaaaaec56d370_0 .net "clock", 0 0, v0xaaaaec5766e0_0;  alias, 1 drivers
v0xaaaaec56d410_0 .net "col_addr_in", 3 0, L_0xaaaaec58fbd0;  alias, 1 drivers
v0xaaaaec56d4d0_0 .var "dirty_list", 3 0;
v0xaaaaec56d5b0_0 .net "fetch_en", 0 0, L_0xaaaaec590a20;  1 drivers
v0xaaaaec56d670_0 .var "fetch_state", 1 0;
v0xaaaaec56d750_0 .var "mem_init", 0 0;
v0xaaaaec56d810_0 .var "next_fetch_state", 1 0;
v0xaaaaec56d8f0_0 .net "pad_en", 0 0, v0xaaaaec576d30_0;  alias, 1 drivers
v0xaaaaec56d9c0_0 .net "partial_vec_in", 3 0, L_0xaaaaec58f2c0;  alias, 1 drivers
v0xaaaaec56da80_0 .net "partial_vec_out", 3 0, L_0xaaaaec591180;  alias, 1 drivers
v0xaaaaec56db60_0 .net "read_en", 0 0, L_0xaaaaec58ff70;  alias, 1 drivers
v0xaaaaec56dc20_0 .net "reset", 0 0, v0xaaaaec576f00_0;  alias, 1 drivers
v0xaaaaec56dcf0_0 .net "row_addr_in", 1 0, L_0xaaaaec58f890;  alias, 1 drivers
v0xaaaaec56ddc0_0 .net "write_en", 0 0, L_0xaaaaec590620;  alias, 1 drivers
v0xaaaaec56de60_0 .net "writeback_commit", 0 0, L_0xaaaaec590b30;  1 drivers
E_0xaaaaec46f050 .event edge, v0xaaaaec56d670_0, v0xaaaaec56d5b0_0, v0xaaaaec56d070_0, v0xaaaaec56ddc0_0;
L_0xaaaaec5907b0 .cmp/eq 2, L_0xaaaaec58f890, v0xaaaaec56d1f0_0;
L_0xaaaaec590930 .reduce/nor L_0xaaaaec590850;
L_0xaaaaec590b30 .cmp/eq 2, v0xaaaaec56d670_0, L_0xffffac25d450;
L_0xaaaaec590fa0 .concat [ 4 28 0 0], L_0xaaaaec58fbd0, L_0xffffac25d498;
L_0xaaaaec591180 .part/v v0xaaaaec56d2b0_0, L_0xaaaaec591070, 4;
S_0xaaaaec56bd10 .scope module, "data" "single_port_sync_ram" 6 31, 7 3 0, S_0xaaaaec56b9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 2 "addr";
    .port_info 2 /INPUT 12 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 12 "read_data";
P_0xaaaaec54f7f0 .param/l "ADDR_WIDTH" 0 7 4, +C4<00000000000000000000000000000010>;
P_0xaaaaec54f830 .param/l "DEPTH" 0 7 5, +C4<0000000000000000000000000000000100>;
v0xaaaaec56c0b0_0 .net "addr", 1 0, L_0xaaaaec58f890;  alias, 1 drivers
v0xaaaaec56c1b0_0 .net "bank_en", 0 0, L_0xaaaaec590c70;  1 drivers
v0xaaaaec56c270_0 .net "clock", 0 0, v0xaaaaec5766e0_0;  alias, 1 drivers
v0xaaaaec56c390 .array "mem", 0 3, 11 0;
v0xaaaaec56c430_0 .var "read_data", 11 0;
v0xaaaaec56c560_0 .net "write_data", 11 0, v0xaaaaec56d2b0_0;  1 drivers
v0xaaaaec56c640_0 .net "write_en", 0 0, L_0xaaaaec590b30;  alias, 1 drivers
S_0xaaaaec570530 .scope generate, "mach_gen[2]" "mach_gen[2]" 5 34, 5 34 0, S_0xaaaaec4feac0;
 .timescale 0 0;
P_0xaaaaec570740 .param/l "end_row" 1 5 43, +C4<00000000000000000000000000001010>;
P_0xaaaaec570780 .param/l "mach_i" 0 5 34, +C4<010>;
P_0xaaaaec5707c0 .param/l "start_row" 1 5 42, C4<00000000000000000000000000001000>;
L_0xaaaaec591b10 .functor AND 1, L_0xaaaaec591680, L_0xaaaaec5919a0, C4<1>, C4<1>;
L_0xaaaaec591c20 .functor AND 1, L_0xaaaaec591310, L_0xaaaaec591b10, C4<1>, C4<1>;
v0xaaaaec573010_0 .net *"_ivl_0", 0 0, L_0xaaaaec591310;  1 drivers
L_0xffffac25d528 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaaaec573110_0 .net/2u *"_ivl_1", 31 0, L_0xffffac25d528;  1 drivers
v0xaaaaec5731f0_0 .net *"_ivl_10", 3 0, L_0xaaaaec5917c0;  1 drivers
v0xaaaaec5732e0_0 .net *"_ivl_11", 31 0, L_0xaaaaec591860;  1 drivers
L_0xffffac25d5b8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaec5733c0_0 .net *"_ivl_14", 27 0, L_0xffffac25d5b8;  1 drivers
L_0xffffac25d600 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xaaaaec5734f0_0 .net/2u *"_ivl_15", 31 0, L_0xffffac25d600;  1 drivers
v0xaaaaec5735d0_0 .net *"_ivl_17", 0 0, L_0xaaaaec5919a0;  1 drivers
v0xaaaaec573690_0 .net *"_ivl_20", 0 0, L_0xaaaaec591b10;  1 drivers
v0xaaaaec573750_0 .net *"_ivl_23", 0 0, L_0xaaaaec591d30;  1 drivers
v0xaaaaec573830_0 .net *"_ivl_24", 3 0, L_0xaaaaec591ed0;  1 drivers
v0xaaaaec573910_0 .net *"_ivl_27", 0 0, L_0xaaaaec592100;  1 drivers
v0xaaaaec5739f0_0 .net *"_ivl_28", 3 0, L_0xaaaaec5922b0;  1 drivers
v0xaaaaec573ad0_0 .net *"_ivl_29", 3 0, L_0xaaaaec592350;  1 drivers
v0xaaaaec573bb0_0 .net *"_ivl_3", 3 0, L_0xaaaaec5913b0;  1 drivers
L_0xffffac25d648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaec573c90_0 .net *"_ivl_32", 1 0, L_0xffffac25d648;  1 drivers
v0xaaaaec573d70_0 .net *"_ivl_33", 3 0, L_0xaaaaec5924b0;  1 drivers
v0xaaaaec573e50_0 .net *"_ivl_37", 0 0, L_0xaaaaec592780;  1 drivers
v0xaaaaec574040_0 .net *"_ivl_38", 3 0, L_0xaaaaec592940;  1 drivers
v0xaaaaec574120_0 .net *"_ivl_4", 31 0, L_0xaaaaec591540;  1 drivers
v0xaaaaec574200_0 .net *"_ivl_41", 0 0, L_0xaaaaec592b70;  1 drivers
v0xaaaaec5742e0_0 .net *"_ivl_42", 0 0, L_0xaaaaec592820;  1 drivers
v0xaaaaec5743c0_0 .net *"_ivl_45", 0 0, L_0xaaaaec592e80;  1 drivers
v0xaaaaec5744a0_0 .net *"_ivl_47", 0 0, L_0xaaaaec593060;  1 drivers
v0xaaaaec574560_0 .net *"_ivl_48", 0 0, L_0xaaaaec593150;  1 drivers
L_0xffffac25d690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaec574640_0 .net/2u *"_ivl_49", 0 0, L_0xffffac25d690;  1 drivers
v0xaaaaec574720_0 .net *"_ivl_51", 0 0, L_0xaaaaec5931f0;  1 drivers
L_0xffffac25d570 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaec574800_0 .net *"_ivl_7", 27 0, L_0xffffac25d570;  1 drivers
v0xaaaaec5748e0_0 .net *"_ivl_8", 0 0, L_0xaaaaec591680;  1 drivers
v0xaaaaec5749a0_0 .net "bank_partial_vec_out", 3 0, L_0xaaaaec593ee0;  1 drivers
v0xaaaaec574a60_0 .net "col_addr_in", 3 0, L_0xaaaaec5929e0;  1 drivers
v0xaaaaec574b30_0 .var "mach_col_addr_out", 3 0;
v0xaaaaec574bf0_0 .var "mach_partial_vec_out", 3 0;
v0xaaaaec574cd0_0 .var "mach_read_en", 0 0;
v0xaaaaec574fa0_0 .var "mach_row_addr_out", 1 0;
v0xaaaaec575080_0 .var "mach_write_en", 0 0;
v0xaaaaec575140_0 .net "partial_vec_in", 3 0, L_0xaaaaec591f70;  1 drivers
v0xaaaaec575230_0 .net "read_en", 0 0, L_0xaaaaec592d40;  1 drivers
v0xaaaaec575300_0 .net "row_addr_in", 1 0, L_0xaaaaec592640;  1 drivers
v0xaaaaec5753a0_0 .net "tb_packet_in_range", 0 0, L_0xaaaaec591c20;  1 drivers
v0xaaaaec575440_0 .net "write_en", 0 0, L_0xaaaaec593380;  1 drivers
L_0xaaaaec591540 .concat [ 4 28 0 0], L_0xaaaaec5913b0, L_0xffffac25d570;
L_0xaaaaec591680 .cmp/ge 32, L_0xaaaaec591540, L_0xffffac25d528;
L_0xaaaaec591860 .concat [ 4 28 0 0], L_0xaaaaec5917c0, L_0xffffac25d5b8;
L_0xaaaaec5919a0 .cmp/gt 32, L_0xffffac25d600, L_0xaaaaec591860;
L_0xaaaaec591f70 .functor MUXZ 4, v0xaaaaec574bf0_0, L_0xaaaaec591ed0, L_0xaaaaec591d30, C4<>;
L_0xaaaaec592350 .concat [ 2 2 0 0], v0xaaaaec574fa0_0, L_0xffffac25d648;
L_0xaaaaec5924b0 .functor MUXZ 4, L_0xaaaaec592350, L_0xaaaaec5922b0, L_0xaaaaec592100, C4<>;
L_0xaaaaec592640 .part L_0xaaaaec5924b0, 0, 2;
L_0xaaaaec5929e0 .functor MUXZ 4, v0xaaaaec574b30_0, L_0xaaaaec592940, L_0xaaaaec592780, C4<>;
L_0xaaaaec592d40 .functor MUXZ 1, v0xaaaaec574cd0_0, L_0xaaaaec592820, L_0xaaaaec592b70, C4<>;
L_0xaaaaec593060 .reduce/nor L_0xaaaaec592e80;
L_0xaaaaec5931f0 .functor MUXZ 1, L_0xffffac25d690, L_0xaaaaec593150, L_0xaaaaec591c20, C4<>;
L_0xaaaaec593380 .functor MUXZ 1, L_0xaaaaec5931f0, v0xaaaaec575080_0, L_0xaaaaec593060, C4<>;
S_0xaaaaec570980 .scope module, "bank" "mem" 5 71, 6 5 0, S_0xaaaaec570530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /INPUT 2 "row_addr_in";
    .port_info 6 /INPUT 4 "partial_vec_in";
    .port_info 7 /INPUT 4 "col_addr_in";
    .port_info 8 /OUTPUT 1 "ack";
    .port_info 9 /OUTPUT 4 "partial_vec_out";
enum0xaaaaec476020 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH_SAVE" 2'b01,
   "WRITEBACK" 2'b10
 ;
L_0xaaaaec5935b0 .functor AND 1, v0xaaaaec5726e0_0, L_0xaaaaec593510, C4<1>, C4<1>;
L_0xaaaaec593620 .functor OR 1, L_0xaaaaec592d40, L_0xaaaaec593380, C4<0>, C4<0>;
L_0xaaaaec593780 .functor AND 1, L_0xaaaaec593620, L_0xaaaaec593690, C4<1>, C4<1>;
L_0xaaaaec5939d0 .functor OR 1, L_0xaaaaec593780, L_0xaaaaec593890, C4<0>, C4<0>;
L_0xaaaaec593ac0 .functor AND 1, L_0xaaaaec5935b0, L_0xaaaaec592d40, C4<1>, C4<1>;
L_0xaaaaec593bc0 .functor OR 1, L_0xaaaaec593ac0, L_0xaaaaec593890, C4<0>, C4<0>;
L_0xffffac25d768 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0xaaaaec593dd0 .functor AND 32, L_0xaaaaec593d00, L_0xffffac25d768, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0xaaaaec571760_0 .net *"_ivl_0", 0 0, L_0xaaaaec593510;  1 drivers
L_0xffffac25d6d8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaec571840_0 .net/2u *"_ivl_10", 1 0, L_0xffffac25d6d8;  1 drivers
v0xaaaaec571920_0 .net *"_ivl_17", 0 0, L_0xaaaaec593ac0;  1 drivers
v0xaaaaec5719c0_0 .net *"_ivl_20", 31 0, L_0xaaaaec593d00;  1 drivers
L_0xffffac25d720 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaec571aa0_0 .net *"_ivl_23", 27 0, L_0xffffac25d720;  1 drivers
v0xaaaaec571bd0_0 .net/2u *"_ivl_24", 31 0, L_0xffffac25d768;  1 drivers
v0xaaaaec571cb0_0 .net *"_ivl_26", 31 0, L_0xaaaaec593dd0;  1 drivers
v0xaaaaec571d90_0 .net *"_ivl_5", 0 0, L_0xaaaaec593620;  1 drivers
v0xaaaaec571e50_0 .net *"_ivl_7", 0 0, L_0xaaaaec593690;  1 drivers
v0xaaaaec571f10_0 .net "ack", 0 0, L_0xaaaaec593bc0;  1 drivers
v0xaaaaec571fd0_0 .net "addr_saved", 0 0, L_0xaaaaec5935b0;  1 drivers
v0xaaaaec572090_0 .net "bank_read_data", 11 0, v0xaaaaec5713e0_0;  1 drivers
v0xaaaaec572150_0 .var "bank_vec_addr_saved", 1 0;
v0xaaaaec572210_0 .var "bank_vec_stable", 11 0;
v0xaaaaec572300_0 .net "clock", 0 0, v0xaaaaec5766e0_0;  alias, 1 drivers
v0xaaaaec5723a0_0 .net "col_addr_in", 3 0, L_0xaaaaec5929e0;  alias, 1 drivers
v0xaaaaec572460_0 .var "dirty_list", 3 0;
v0xaaaaec572540_0 .net "fetch_en", 0 0, L_0xaaaaec593780;  1 drivers
v0xaaaaec572600_0 .var "fetch_state", 1 0;
v0xaaaaec5726e0_0 .var "mem_init", 0 0;
v0xaaaaec5727a0_0 .var "next_fetch_state", 1 0;
v0xaaaaec572880_0 .net "pad_en", 0 0, v0xaaaaec576d30_0;  alias, 1 drivers
v0xaaaaec572920_0 .net "partial_vec_in", 3 0, L_0xaaaaec591f70;  alias, 1 drivers
v0xaaaaec572a00_0 .net "partial_vec_out", 3 0, L_0xaaaaec593ee0;  alias, 1 drivers
v0xaaaaec572ae0_0 .net "read_en", 0 0, L_0xaaaaec592d40;  alias, 1 drivers
v0xaaaaec572ba0_0 .net "reset", 0 0, v0xaaaaec576f00_0;  alias, 1 drivers
v0xaaaaec572c90_0 .net "row_addr_in", 1 0, L_0xaaaaec592640;  alias, 1 drivers
v0xaaaaec572d50_0 .net "write_en", 0 0, L_0xaaaaec593380;  alias, 1 drivers
v0xaaaaec572df0_0 .net "writeback_commit", 0 0, L_0xaaaaec593890;  1 drivers
E_0xaaaaec5515d0 .event edge, v0xaaaaec572600_0, v0xaaaaec572540_0, v0xaaaaec571fd0_0, v0xaaaaec572d50_0;
L_0xaaaaec593510 .cmp/eq 2, L_0xaaaaec592640, v0xaaaaec572150_0;
L_0xaaaaec593690 .reduce/nor L_0xaaaaec5935b0;
L_0xaaaaec593890 .cmp/eq 2, v0xaaaaec572600_0, L_0xffffac25d6d8;
L_0xaaaaec593d00 .concat [ 4 28 0 0], L_0xaaaaec5929e0, L_0xffffac25d720;
L_0xaaaaec593ee0 .part/v v0xaaaaec572210_0, L_0xaaaaec593dd0, 4;
S_0xaaaaec570cd0 .scope module, "data" "single_port_sync_ram" 6 31, 7 3 0, S_0xaaaaec570980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 2 "addr";
    .port_info 2 /INPUT 12 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 12 "read_data";
P_0xaaaaec551140 .param/l "ADDR_WIDTH" 0 7 4, +C4<00000000000000000000000000000010>;
P_0xaaaaec551180 .param/l "DEPTH" 0 7 5, +C4<0000000000000000000000000000000100>;
v0xaaaaec5710b0_0 .net "addr", 1 0, L_0xaaaaec592640;  alias, 1 drivers
v0xaaaaec5711b0_0 .net "bank_en", 0 0, L_0xaaaaec5939d0;  1 drivers
v0xaaaaec571270_0 .net "clock", 0 0, v0xaaaaec5766e0_0;  alias, 1 drivers
v0xaaaaec571340 .array "mem", 0 3, 11 0;
v0xaaaaec5713e0_0 .var "read_data", 11 0;
v0xaaaaec5714c0_0 .net "write_data", 11 0, v0xaaaaec572210_0;  1 drivers
v0xaaaaec5715a0_0 .net "write_en", 0 0, L_0xaaaaec593890;  alias, 1 drivers
S_0xaaaaec575f80 .scope task, "write_mem" "write_mem" 4 51, 4 51 0, S_0xaaaaec541d30;
 .timescale 0 0;
v0xaaaaec576260_0 .var "col_i", 3 0;
v0xaaaaec576360_0 .var "partial_vec", 3 0;
v0xaaaaec576440_0 .var "row_i", 3 0;
E_0xaaaaec570fd0 .event negedge, v0xaaaaec575750_0;
E_0xaaaaec5761a0 .event posedge, v0xaaaaec575750_0;
E_0xaaaaec576200 .event negedge, v0xaaaaec5673d0_0;
TD_aoc4_tb.write_mem ;
    %wait E_0xaaaaec576200;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaec576d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaec5772a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaec5772a0_0, 4, 1;
    %load/vec4 v0xaaaaec576360_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaec5772a0_0, 4, 4;
    %load/vec4 v0xaaaaec576440_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaec5772a0_0, 4, 4;
    %load/vec4 v0xaaaaec576260_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaec5772a0_0, 4, 4;
    %load/vec4 v0xaaaaec576b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %wait E_0xaaaaec5761a0;
T_1.13 ;
    %wait E_0xaaaaec551550;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaec5772a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaec576d30_0, 0, 1;
    %load/vec4 v0xaaaaec576c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %wait E_0xaaaaec570fd0;
T_1.15 ;
    %end;
S_0xaaaaec5314a0 .scope module, "arb" "arb" 8 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ack_in";
    .port_info 3 /INPUT 3 "reqs_in";
    .port_info 4 /OUTPUT 3 "gnt_out";
    .port_info 5 /OUTPUT 32 "i_out";
o0xffffac2a93a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaec577b70_0 .net "ack_in", 0 0, o0xffffac2a93a8;  0 drivers
o0xffffac2a93d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaec577c50_0 .net "clock", 0 0, o0xffffac2a93d8;  0 drivers
v0xaaaaec577d10_0 .var "gnt_out", 2 0;
v0xaaaaec577e00_0 .var/2s "i_out", 31 0;
o0xffffac2a9468 .functor BUFZ 3, C4<zzz>; HiZ drive
v0xaaaaec577ee0_0 .net "reqs_in", 2 0, o0xffffac2a9468;  0 drivers
o0xffffac2a9498 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaec577fc0_0 .net "reset", 0 0, o0xffffac2a9498;  0 drivers
E_0xaaaaec577860 .event posedge, v0xaaaaec577c50_0;
S_0xaaaaec5778c0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 8 15, 8 15 0, S_0xaaaaec5314a0;
 .timescale 0 0;
v0xaaaaec577a70_0 .var/2s "req_i", 31 0;
S_0xaaaaec4fef30 .scope module, "freemachine" "freemachine" 9 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 32 "updates_out";
    .port_info 6 /OUTPUT 1 "changed_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 1 "write_en_out";
    .port_info 9 /OUTPUT 1 "read_en_out";
    .port_info 10 /OUTPUT 2 "row_addr_out";
    .port_info 11 /OUTPUT 4 "col_addr_out";
    .port_info 12 /OUTPUT 4 "partial_vec_out";
P_0xaaaaec4d2a20 .param/l "end_row" 0 9 3, +C4<0000000000000000000000000000000100>;
P_0xaaaaec4d2a60 .param/l "log2_mod" 1 9 16, +C4<00000000000000000000000000000010>;
P_0xaaaaec4d2aa0 .param/l "start_row" 0 9 2, +C4<00000000000000000000000000000000>;
L_0xaaaaec5947d0 .functor AND 1, v0xaaaaec57a230_0, L_0xaaaaec594730, C4<1>, C4<1>;
v0xaaaaec57ab30_0 .array/port v0xaaaaec57ab30, 0;
L_0xaaaaec594890 .functor BUFZ 12, v0xaaaaec57ab30_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaaec57ab30_1 .array/port v0xaaaaec57ab30, 1;
L_0xaaaaec594900 .functor BUFZ 12, v0xaaaaec57ab30_1, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaaec57ab30_2 .array/port v0xaaaaec57ab30, 2;
L_0xaaaaec5949a0 .functor BUFZ 12, v0xaaaaec57ab30_2, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0xaaaaec594d90 .functor OR 1, L_0xaaaaec595210, L_0xaaaaec5947d0, C4<0>, C4<0>;
L_0xaaaaec595210 .functor XOR 1, L_0xaaaaec595010, L_0xaaaaec5950b0, C4<0>, C4<0>;
v0xaaaaec578270_0 .net *"_ivl_1", 0 0, L_0xaaaaec594730;  1 drivers
v0xaaaaec578350_0 .net *"_ivl_13", 33 0, L_0xaaaaec594aa0;  1 drivers
L_0xffffac25d7b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaec578430_0 .net *"_ivl_16", 31 0, L_0xffffac25d7b0;  1 drivers
L_0xffffac25d7f8 .functor BUFT 1, C4<0000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaec5784f0_0 .net/2u *"_ivl_17", 33 0, L_0xffffac25d7f8;  1 drivers
v0xaaaaec5785d0_0 .net *"_ivl_22", 0 0, L_0xaaaaec594d90;  1 drivers
L_0xffffac25d840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaec578690_0 .net/2u *"_ivl_23", 0 0, L_0xffffac25d840;  1 drivers
v0xaaaaec578770_0 .net *"_ivl_28", 0 0, L_0xaaaaec595010;  1 drivers
v0xaaaaec578850_0 .net *"_ivl_30", 0 0, L_0xaaaaec5950b0;  1 drivers
L_0xffffac25d888 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaec578930_0 .net/2u *"_ivl_33", 31 0, L_0xffffac25d888;  1 drivers
v0xaaaaec578a10_0 .net *"_ivl_35", 0 0, L_0xaaaaec595360;  1 drivers
v0xaaaaec578ad0_0 .net *"_ivl_39", 3 0, L_0xaaaaec595450;  1 drivers
v0xaaaaec578bb0_0 .net *"_ivl_42", 3 0, L_0xaaaaec595590;  1 drivers
v0xaaaaec578c90_0 .net *"_ivl_46", 0 0, L_0xaaaaec595820;  1 drivers
v0xaaaaec578d50_0 .net *"_ivl_47", 2 0, L_0xaaaaec595950;  1 drivers
L_0xffffac25d8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaec578e30_0 .net *"_ivl_50", 0 0, L_0xffffac25d8d0;  1 drivers
L_0xffffac25d918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaec578f10_0 .net/2u *"_ivl_51", 31 0, L_0xffffac25d918;  1 drivers
v0xaaaaec578ff0_0 .net *"_ivl_53", 0 0, L_0xaaaaec595ab0;  1 drivers
v0xaaaaec5791c0_0 .net *"_ivl_55", 2 0, L_0xaaaaec595bf0;  1 drivers
L_0xffffac25d960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaec5792a0_0 .net *"_ivl_58", 0 0, L_0xffffac25d960;  1 drivers
L_0xffffac25d9a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0xaaaaec579380_0 .net/2u *"_ivl_59", 2 0, L_0xffffac25d9a8;  1 drivers
v0xaaaaec579460_0 .net *"_ivl_61", 2 0, L_0xaaaaec595d60;  1 drivers
v0xaaaaec579540_0 .net *"_ivl_63", 2 0, L_0xaaaaec595ea0;  1 drivers
L_0xffffac25d9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaec579620_0 .net *"_ivl_66", 0 0, L_0xffffac25d9f0;  1 drivers
L_0xffffac25da38 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xaaaaec579700_0 .net/2u *"_ivl_67", 2 0, L_0xffffac25da38;  1 drivers
v0xaaaaec5797e0_0 .net *"_ivl_69", 2 0, L_0xaaaaec596060;  1 drivers
v0xaaaaec5798c0_0 .net *"_ivl_71", 2 0, L_0xaaaaec5961a0;  1 drivers
v0xaaaaec5799a0_0 .net *"_ivl_73", 2 0, L_0xaaaaec5963d0;  1 drivers
o0xffffac2a9af8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaec579a80_0 .net "ack_in", 0 0, o0xffffac2a9af8;  0 drivers
v0xaaaaec579b40_0 .var "changed_out", 0 0;
o0xffffac2a9b58 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaec579c00_0 .net "clock", 0 0, o0xffffac2a9b58;  0 drivers
v0xaaaaec579cc0_0 .var "col_addr_out", 3 0;
v0xaaaaec579da0_0 .var/2s "col_i", 31 0;
v0xaaaaec579e80_0 .var "degree", 3 0;
v0xaaaaec57a170_0 .net "done_out", 0 0, L_0xaaaaec5947d0;  1 drivers
v0xaaaaec57a230_0 .var "done_out_buf", 0 0;
v0xaaaaec57a2f0_0 .var "insert_reg", 1 0;
v0xaaaaec57a3d0_0 .net "last_row", 0 0, L_0xaaaaec594c20;  1 drivers
v0xaaaaec57a490_0 .var "next_regs_0", 11 0;
v0xaaaaec57a570_0 .var "next_regs_1", 11 0;
v0xaaaaec57a650_0 .var "next_regs_2", 11 0;
o0xffffac2a9d68 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0xaaaaec57a730_0 .net "partial_vec_in", 3 0, o0xffffac2a9d68;  0 drivers
v0xaaaaec57a810_0 .net "partial_vec_out", 3 0, L_0xaaaaec595680;  1 drivers
v0xaaaaec57a8f0_0 .var "prune", 0 0;
v0xaaaaec57a9b0_0 .var "read_en_buf", 0 0;
v0xaaaaec57aa70_0 .net "read_en_out", 0 0, L_0xaaaaec594ea0;  1 drivers
v0xaaaaec57ab30 .array "regs", 0 2, 11 0;
v0xaaaaec57ac70_0 .net "regs_dbg_0", 11 0, L_0xaaaaec594890;  1 drivers
v0xaaaaec57ad50_0 .net "regs_dbg_1", 11 0, L_0xaaaaec594900;  1 drivers
v0xaaaaec57ae30_0 .net "regs_dbg_2", 11 0, L_0xaaaaec5949a0;  1 drivers
v0xaaaaec57af10_0 .var "regs_valid", 0 0;
o0xffffac2a9fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaec57afd0_0 .net "reset", 0 0, o0xffffac2a9fa8;  0 drivers
v0xaaaaec57b090_0 .net "row_addr_out", 1 0, L_0xaaaaec596560;  1 drivers
v0xaaaaec57b170_0 .var "row_addr_out_buf", 1 0;
o0xffffac2aa038 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaec57b250_0 .net "run", 0 0, o0xffffac2aa038;  0 drivers
v0xaaaaec57b310_0 .var "store_parity", 1 0;
v0xaaaaec57b3f0_0 .var/2s "updates_out", 31 0;
v0xaaaaec57b4d0_0 .net "write_en_out", 0 0, L_0xaaaaec595210;  1 drivers
E_0xaaaaec496bd0 .event posedge, v0xaaaaec579c00_0;
E_0xaaaaec5781c0/0 .event edge, v0xaaaaec57ab30_0, v0xaaaaec57ab30_0, v0xaaaaec57ab30_0, v0xaaaaec57ab30_1;
E_0xaaaaec5781c0/1 .event edge, v0xaaaaec57ab30_1, v0xaaaaec57ab30_2, v0xaaaaec57ab30_2, v0xaaaaec57ab30_2;
E_0xaaaaec5781c0/2 .event edge, v0xaaaaec57ab30_1, v0xaaaaec57ab30_0, v0xaaaaec57ab30_1, v0xaaaaec57ab30_2;
E_0xaaaaec5781c0/3 .event edge, v0xaaaaec579da0_0;
E_0xaaaaec5781c0 .event/or E_0xaaaaec5781c0/0, E_0xaaaaec5781c0/1, E_0xaaaaec5781c0/2, E_0xaaaaec5781c0/3;
L_0xaaaaec594730 .reduce/nor L_0xaaaaec595210;
L_0xaaaaec594aa0 .concat [ 2 32 0 0], v0xaaaaec57b170_0, L_0xffffac25d7b0;
L_0xaaaaec594c20 .cmp/eq 34, L_0xaaaaec594aa0, L_0xffffac25d7f8;
L_0xaaaaec594ea0 .functor MUXZ 1, v0xaaaaec57a9b0_0, L_0xffffac25d840, L_0xaaaaec594d90, C4<>;
L_0xaaaaec595010 .part v0xaaaaec57b310_0, 0, 1;
L_0xaaaaec5950b0 .part v0xaaaaec57b310_0, 1, 1;
L_0xaaaaec595360 .cmp/eq 32, v0xaaaaec579da0_0, L_0xffffac25d888;
L_0xaaaaec595450 .part v0xaaaaec57ab30_0, 8, 4;
L_0xaaaaec595590 .part v0xaaaaec57ab30_1, 8, 4;
L_0xaaaaec595680 .functor MUXZ 4, L_0xaaaaec595590, L_0xaaaaec595450, L_0xaaaaec595360, C4<>;
L_0xaaaaec595820 .reduce/nor L_0xaaaaec595210;
L_0xaaaaec595950 .concat [ 2 1 0 0], v0xaaaaec57b170_0, L_0xffffac25d8d0;
L_0xaaaaec595ab0 .cmp/eq 32, v0xaaaaec579da0_0, L_0xffffac25d918;
L_0xaaaaec595bf0 .concat [ 2 1 0 0], v0xaaaaec57b170_0, L_0xffffac25d960;
L_0xaaaaec595d60 .arith/sub 3, L_0xaaaaec595bf0, L_0xffffac25d9a8;
L_0xaaaaec595ea0 .concat [ 2 1 0 0], v0xaaaaec57b170_0, L_0xffffac25d9f0;
L_0xaaaaec596060 .arith/sub 3, L_0xaaaaec595ea0, L_0xffffac25da38;
L_0xaaaaec5961a0 .functor MUXZ 3, L_0xaaaaec596060, L_0xaaaaec595d60, L_0xaaaaec595ab0, C4<>;
L_0xaaaaec5963d0 .functor MUXZ 3, L_0xaaaaec5961a0, L_0xaaaaec595950, L_0xaaaaec595820, C4<>;
L_0xaaaaec596560 .part L_0xaaaaec5963d0, 0, 2;
    .scope S_0xaaaaec566ed0;
T_2 ;
    %wait E_0xaaaaec551550;
    %load/vec4 v0xaaaaec567310_0;
    %load/vec4 v0xaaaaec567770_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0xaaaaec567690_0;
    %load/vec4 v0xaaaaec567210_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaec5674a0, 0, 4;
T_2.0 ;
    %load/vec4 v0xaaaaec567310_0;
    %load/vec4 v0xaaaaec567770_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0xaaaaec567210_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0xaaaaec5674a0, 4;
    %assign/vec4 v0xaaaaec567560_0, 0;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xaaaaec566b80;
T_3 ;
Ewait_0 .event/or E_0xaaaaec46efd0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xaaaaec5688b0_0;
    %store/vec4 v0xaaaaec568a50_0, 0, 2;
    %load/vec4 v0xaaaaec5688b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0xaaaaec5687f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaec568a50_0, 0, 2;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0xaaaaec568160_0;
    %load/vec4 v0xaaaaec569020_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaec568a50_0, 0, 2;
T_3.6 ;
T_3.5 ;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0xaaaaec569020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaec568a50_0, 0, 2;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaec568a50_0, 0, 2;
T_3.9 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaec568a50_0, 0, 2;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xaaaaec566b80;
T_4 ;
    %wait E_0xaaaaec551550;
    %load/vec4 v0xaaaaec568e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaec5688b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaec568990_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaec568600_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaaaec568a50_0;
    %assign/vec4 v0xaaaaec5688b0_0, 0;
    %load/vec4 v0xaaaaec5688b0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0xaaaaec568600_0;
    %load/vec4 v0xaaaaec568f30_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_4.4, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %load/vec4 v0xaaaaec568220_0;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %assign/vec4 v0xaaaaec5683a0_0, 0;
    %load/vec4 v0xaaaaec568f30_0;
    %assign/vec4 v0xaaaaec5682e0_0, 0;
    %load/vec4 v0xaaaaec569020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0xaaaaec568bf0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaaec568560_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaaec568b30_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaaec5683a0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaaaec568f30_0;
    %assign/vec4/off/d v0xaaaaec568600_0, 4, 5;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaec568990_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0xaaaaec568160_0;
    %load/vec4 v0xaaaaec569020_0;
    %and;
    %load/vec4 v0xaaaaec5688b0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0xaaaaec568bf0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaaec568560_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaaec568b30_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaaec5683a0_0, 4, 5;
T_4.8 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaaec56bd10;
T_5 ;
    %wait E_0xaaaaec551550;
    %load/vec4 v0xaaaaec56c1b0_0;
    %load/vec4 v0xaaaaec56c640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0xaaaaec56c560_0;
    %load/vec4 v0xaaaaec56c0b0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaec56c390, 0, 4;
T_5.0 ;
    %load/vec4 v0xaaaaec56c1b0_0;
    %load/vec4 v0xaaaaec56c640_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0xaaaaec56c0b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0xaaaaec56c390, 4;
    %assign/vec4 v0xaaaaec56c430_0, 0;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaaaec56b9c0;
T_6 ;
Ewait_1 .event/or E_0xaaaaec46f050, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0xaaaaec56d670_0;
    %store/vec4 v0xaaaaec56d810_0, 0, 2;
    %load/vec4 v0xaaaaec56d670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0xaaaaec56d5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaec56d810_0, 0, 2;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0xaaaaec56d070_0;
    %load/vec4 v0xaaaaec56ddc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaec56d810_0, 0, 2;
T_6.6 ;
T_6.5 ;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0xaaaaec56ddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaec56d810_0, 0, 2;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaec56d810_0, 0, 2;
T_6.9 ;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaec56d810_0, 0, 2;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xaaaaec56b9c0;
T_7 ;
    %wait E_0xaaaaec551550;
    %load/vec4 v0xaaaaec56dc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaec56d670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaec56d750_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaec56d4d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xaaaaec56d810_0;
    %assign/vec4 v0xaaaaec56d670_0, 0;
    %load/vec4 v0xaaaaec56d670_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0xaaaaec56d4d0_0;
    %load/vec4 v0xaaaaec56dcf0_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %load/vec4 v0xaaaaec56d130_0;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %assign/vec4 v0xaaaaec56d2b0_0, 0;
    %load/vec4 v0xaaaaec56dcf0_0;
    %assign/vec4 v0xaaaaec56d1f0_0, 0;
    %load/vec4 v0xaaaaec56ddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0xaaaaec56d9c0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaaec56d410_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaaec56d8f0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaaec56d2b0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaaaec56dcf0_0;
    %assign/vec4/off/d v0xaaaaec56d4d0_0, 4, 5;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaec56d750_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0xaaaaec56d070_0;
    %load/vec4 v0xaaaaec56ddc0_0;
    %and;
    %load/vec4 v0xaaaaec56d670_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0xaaaaec56d9c0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaaec56d410_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaaec56d8f0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaaec56d2b0_0, 4, 5;
T_7.8 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaaaec570cd0;
T_8 ;
    %wait E_0xaaaaec551550;
    %load/vec4 v0xaaaaec5711b0_0;
    %load/vec4 v0xaaaaec5715a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xaaaaec5714c0_0;
    %load/vec4 v0xaaaaec5710b0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaec571340, 0, 4;
T_8.0 ;
    %load/vec4 v0xaaaaec5711b0_0;
    %load/vec4 v0xaaaaec5715a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0xaaaaec5710b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0xaaaaec571340, 4;
    %assign/vec4 v0xaaaaec5713e0_0, 0;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xaaaaec570980;
T_9 ;
Ewait_2 .event/or E_0xaaaaec5515d0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0xaaaaec572600_0;
    %store/vec4 v0xaaaaec5727a0_0, 0, 2;
    %load/vec4 v0xaaaaec572600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0xaaaaec572540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaec5727a0_0, 0, 2;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0xaaaaec571fd0_0;
    %load/vec4 v0xaaaaec572d50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaec5727a0_0, 0, 2;
T_9.6 ;
T_9.5 ;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0xaaaaec572d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaec5727a0_0, 0, 2;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaec5727a0_0, 0, 2;
T_9.9 ;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaec5727a0_0, 0, 2;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xaaaaec570980;
T_10 ;
    %wait E_0xaaaaec551550;
    %load/vec4 v0xaaaaec572ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaec572600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaec5726e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaec572460_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xaaaaec5727a0_0;
    %assign/vec4 v0xaaaaec572600_0, 0;
    %load/vec4 v0xaaaaec572600_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0xaaaaec572460_0;
    %load/vec4 v0xaaaaec572c90_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.4, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %load/vec4 v0xaaaaec572090_0;
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %assign/vec4 v0xaaaaec572210_0, 0;
    %load/vec4 v0xaaaaec572c90_0;
    %assign/vec4 v0xaaaaec572150_0, 0;
    %load/vec4 v0xaaaaec572d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0xaaaaec572920_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaaec5723a0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaaec572880_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaaec572210_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaaaec572c90_0;
    %assign/vec4/off/d v0xaaaaec572460_0, 4, 5;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaec5726e0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0xaaaaec571fd0_0;
    %load/vec4 v0xaaaaec572d50_0;
    %and;
    %load/vec4 v0xaaaaec572600_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0xaaaaec572920_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaaec5723a0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaaec572880_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaaec572210_0, 4, 5;
T_10.8 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xaaaaec541d30;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaaaec5766e0_0;
    %inv;
    %store/vec4 v0xaaaaec5766e0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0xaaaaec541d30;
T_12 ;
    %vpi_call/w 4 39 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaaec541d30 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0xaaaaec541d30;
T_13 ;
    %wait E_0xaaaaec551550;
    %load/vec4 v0xaaaaec576f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaec576950_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0xaaaaec576840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0xaaaaec576950_0;
    %addi 1, 0, 64;
    %cast2;
    %assign/vec4 v0xaaaaec576950_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xaaaaec541d30;
T_14 ;
    %vpi_func 4 86 "$fopen" 32, "input4.txt", "r" {0 0 0};
    %cast2;
    %store/vec4 v0xaaaaec576ad0_0, 0, 32;
    %load/vec4 v0xaaaaec576ad0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %vpi_call/w 4 87 "$fatal", 32'sb00000000000000000000000000000001, "ERROR: Could not open input4.txt" {0 0 0};
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaec5766e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaec576f00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaec5772a0_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaec5772a0_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaec5772a0_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaec5772a0_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaec577030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaec576780_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaec576e60_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaec577110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaec5772a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaec5772a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaec576840_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_14.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.3, 5;
    %jmp/1 T_14.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaaec576200;
    %jmp T_14.2;
T_14.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaec576f00_0, 0, 1;
    %wait E_0xaaaaec576200;
T_14.4 ;
    %load/vec4 v0xaaaaec5772a0_0;
    %parti/u 1, 0, 32;
    %flag_set/vec4 8;
    %jmp/0xz T_14.5, 8;
    %vpi_func 4 110 "$fgetc" 32, v0xaaaaec576ad0_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaaec576600_0, 0, 32;
    %load/vec4 v0xaaaaec576600_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaec5772a0_0, 4, 1;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0xaaaaec576600_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v0xaaaaec576e60_0;
    %store/vec4 v0xaaaaec576360_0, 0, 4;
    %load/vec4 v0xaaaaec577030_0;
    %pad/s 4;
    %store/vec4 v0xaaaaec576440_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xaaaaec576260_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaaec575f80;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaec576780_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaaec577030_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaaec577030_0, 0, 32;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0xaaaaec576780_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xaaaaec576780_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %load/vec4 v0xaaaaec576e60_0;
    %store/vec4 v0xaaaaec576360_0, 0, 4;
    %load/vec4 v0xaaaaec577030_0;
    %pad/s 4;
    %store/vec4 v0xaaaaec576440_0, 0, 4;
    %load/vec4 v0xaaaaec576780_0;
    %subi 4, 0, 32;
    %pad/s 4;
    %store/vec4 v0xaaaaec576260_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaaec575f80;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaec576e60_0, 0, 4;
T_14.10 ;
    %load/vec4 v0xaaaaec576600_0;
    %pushi/vec4 64, 0, 32; draw_string_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaaec576780_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaaec576e60_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaaec576780_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaaec576780_0, 0, 32;
T_14.9 ;
T_14.7 ;
    %jmp T_14.4;
T_14.5 ;
    %load/vec4 v0xaaaaec576780_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.12, 4;
    %load/vec4 v0xaaaaec576e60_0;
    %store/vec4 v0xaaaaec576360_0, 0, 4;
    %load/vec4 v0xaaaaec577030_0;
    %pad/s 4;
    %store/vec4 v0xaaaaec576440_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xaaaaec576260_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaaec575f80;
    %join;
T_14.12 ;
    %wait E_0xaaaaec576200;
    %vpi_call/w 4 133 "$display", "Bank_%0d", 32'sb00000000000000000000000000000000 {0 0 0};
    %fork t_1, S_0xaaaaec4fdd30;
    %jmp t_0;
    .scope S_0xaaaaec4fdd30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaec52ba70_0, 0, 32;
T_14.14 ;
    %load/vec4 v0xaaaaec52ba70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_14.15, 5;
    %vpi_call/w 4 135 "$display", "%3d: %b", v0xaaaaec52ba70_0, &A<v0xaaaaec5674a0, v0xaaaaec52ba70_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaaec52ba70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaaec52ba70_0, 0, 32;
    %jmp T_14.14;
T_14.15 ;
    %end;
    .scope S_0xaaaaec541d30;
t_0 %join;
    %vpi_call/w 4 134 "$display", "Bank_%0d", 32'sb00000000000000000000000000000001 {0 0 0};
    %fork t_3, S_0xaaaaec4fe1e0;
    %jmp t_2;
    .scope S_0xaaaaec4fe1e0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaec520440_0, 0, 32;
T_14.16 ;
    %load/vec4 v0xaaaaec520440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_14.17, 5;
    %vpi_call/w 4 136 "$display", "%3d: %b", v0xaaaaec520440_0, &A<v0xaaaaec56c390, v0xaaaaec520440_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaaec520440_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaaec520440_0, 0, 32;
    %jmp T_14.16;
T_14.17 ;
    %end;
    .scope S_0xaaaaec541d30;
t_2 %join;
    %vpi_call/w 4 135 "$display", "Bank_%0d", 32'sb00000000000000000000000000000010 {0 0 0};
    %fork t_5, S_0xaaaaec4fe650;
    %jmp t_4;
    .scope S_0xaaaaec4fe650;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaec51b440_0, 0, 32;
T_14.18 ;
    %load/vec4 v0xaaaaec51b440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_14.19, 5;
    %vpi_call/w 4 137 "$display", "%3d: %b", v0xaaaaec51b440_0, &A<v0xaaaaec571340, v0xaaaaec51b440_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaaec51b440_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaaec51b440_0, 0, 32;
    %jmp T_14.18;
T_14.19 ;
    %end;
    .scope S_0xaaaaec541d30;
t_4 %join;
    %wait E_0xaaaaec576200;
    %vpi_call/w 4 144 "$display" {0 0 0};
    %vpi_call/w 4 148 "$display", "Updates: %0d", v0xaaaaec577770_0 {0 0 0};
    %load/vec4 v0xaaaaec577770_0;
    %pushi/vec4 8484, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_call/w 4 149 "$display", "Correct: %0b", S<0,vec4,u1> {1 0 0};
    %vpi_call/w 4 150 "$display", "Cycles: %0d", v0xaaaaec576950_0 {0 0 0};
    %vpi_call/w 4 152 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0xaaaaec5314a0;
T_15 ;
    %wait E_0xaaaaec577860;
    %load/vec4 v0xaaaaec577fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaaaaec577d10_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xaaaaec577d10_0;
    %nor/r;
    %load/vec4 v0xaaaaec577ee0_0;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %fork t_7, S_0xaaaaec5778c0;
    %jmp t_6;
    .scope S_0xaaaaec5778c0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaec577a70_0, 0, 32;
T_15.4 ;
    %load/vec4 v0xaaaaec577a70_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_15.5, 5;
    %load/vec4 v0xaaaaec577ee0_0;
    %load/vec4 v0xaaaaec577a70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 1, 0, 3;
    %load/vec4 v0xaaaaec577a70_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xaaaaec577d10_0, 0;
    %load/vec4 v0xaaaaec577a70_0;
    %assign/vec4 v0xaaaaec577e00_0, 0;
T_15.6 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaaec577a70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaaec577a70_0, 0, 32;
    %jmp T_15.4;
T_15.5 ;
    %end;
    .scope S_0xaaaaec5314a0;
t_6 %join;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0xaaaaec577d10_0;
    %or/r;
    %load/vec4 v0xaaaaec577ee0_0;
    %load/vec4 v0xaaaaec577d10_0;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaaaaec577d10_0, 0;
T_15.8 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xaaaaec4fef30;
T_16 ;
Ewait_3 .event/or E_0xaaaaec5781c0, E_0x0;
    %wait Ewait_3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaec57ab30, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaec57ab30, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaec57ab30, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaec57ab30, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaec57ab30, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaec57ab30, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaec57ab30, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaec57ab30, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaaec579e80_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaec57ab30, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaaaec579e80_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaaaec57a8f0_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaec57ab30, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaec57ab30, 4;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaaec57a490_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaec57ab30, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaec57ab30, 4;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaaec57a570_0, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaec57ab30, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaec57ab30, 4;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaaec57a650_0, 0, 12;
    %load/vec4 v0xaaaaec57a8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaec57a570_0, 4, 1;
T_16.0 ;
    %load/vec4 v0xaaaaec579da0_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0xaaaaec57a570_0;
    %store/vec4 v0xaaaaec57a490_0, 0, 12;
    %load/vec4 v0xaaaaec57a650_0;
    %store/vec4 v0xaaaaec57a570_0, 0, 12;
    %pushi/vec4 4095, 0, 12;
    %store/vec4 v0xaaaaec57a650_0, 0, 12;
T_16.2 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0xaaaaec4fef30;
T_17 ;
    %wait E_0xaaaaec496bd0;
    %load/vec4 v0xaaaaec57afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 36;
    %split/vec4 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaec57ab30, 0, 4;
    %split/vec4 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaec57ab30, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaec57ab30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaec57af10_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0xaaaaec57b250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaec57af10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaec57a2f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaec57ab30, 0, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xaaaaec57a2f0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0xaaaaec57b4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0xaaaaec579a80_0;
    %load/vec4 v0xaaaaec57af10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0xaaaaec57a730_0;
    %load/vec4 v0xaaaaec57a2f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaaec579cc0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaaec57ab30, 5, 6;
    %load/vec4 v0xaaaaec579cc0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaaaec57a3d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_17.8, 9;
    %load/vec4 v0xaaaaec57a2f0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaaec57a3d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %load/vec4 v0xaaaaec57a2f0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaaec57a2f0_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaec57af10_0, 0;
    %load/vec4 v0xaaaaec57b090_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_17.12, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaec57ab30, 0, 4;
T_17.12 ;
T_17.11 ;
T_17.8 ;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0xaaaaec57af10_0;
    %load/vec4 v0xaaaaec57a230_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaaec57b4d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %load/vec4 v0xaaaaec57a490_0;
    %load/vec4 v0xaaaaec57a570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaaec57a650_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaec57ab30, 0, 4;
    %split/vec4 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaec57ab30, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaec57ab30, 0, 4;
    %load/vec4 v0xaaaaec579da0_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_17.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaec57af10_0, 0;
T_17.16 ;
T_17.14 ;
T_17.7 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0xaaaaec4fef30;
T_18 ;
    %wait E_0xaaaaec496bd0;
    %load/vec4 v0xaaaaec57afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaec57a230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaec57b3f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaec57b310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaec579b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaec57a9b0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0xaaaaec57b250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaec579cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaec57a9b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaec57b310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaec57a230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaec579b40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaec57b170_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0xaaaaec57b4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0xaaaaec579a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0xaaaaec57b310_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaaec57b310_0, 4, 5;
    %load/vec4 v0xaaaaec579da0_0;
    %pad/s 4;
    %assign/vec4 v0xaaaaec579cc0_0, 0;
T_18.6 ;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0xaaaaec579a80_0;
    %load/vec4 v0xaaaaec57af10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %load/vec4 v0xaaaaec579cc0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaaaec57a3d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %load/vec4 v0xaaaaec579cc0_0;
    %addi 4, 0, 4;
    %assign/vec4 v0xaaaaec579cc0_0, 0;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v0xaaaaec57a2f0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaaec57a3d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %load/vec4 v0xaaaaec57b170_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaaec57b170_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaec579cc0_0, 0;
    %jmp T_18.13;
T_18.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaec579da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaec57a9b0_0, 0;
T_18.13 ;
T_18.11 ;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v0xaaaaec57af10_0;
    %load/vec4 v0xaaaaec57a230_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaaec57b4d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.14, 8;
    %load/vec4 v0xaaaaec57a8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.16, 8;
    %load/vec4 v0xaaaaec57b3f0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaec57b3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaec579b40_0, 0;
T_18.16 ;
    %load/vec4 v0xaaaaec579da0_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_18.18, 4;
    %load/vec4 v0xaaaaec57a3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaec57a230_0, 0;
T_18.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaec57a9b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaec579da0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaec579cc0_0, 0;
    %load/vec4 v0xaaaaec57b170_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaaec57b170_0, 0;
    %jmp T_18.19;
T_18.18 ;
    %load/vec4 v0xaaaaec579da0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaec579da0_0, 0;
T_18.19 ;
    %load/vec4 v0xaaaaec579da0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_18.22, 4;
    %load/vec4 v0xaaaaec57b310_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaaec57b310_0, 4, 5;
    %load/vec4 v0xaaaaec579da0_0;
    %pad/s 4;
    %assign/vec4 v0xaaaaec579cc0_0, 0;
T_18.22 ;
T_18.14 ;
T_18.9 ;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc4_tb.sv";
    "rtl/src/aoc4.sv";
    "rtl/src/aoc4_mem.sv";
    "rtl/src/single_port_ram.sv";
    "rtl/src/aoc4_arb.sv";
    "rtl/src/aoc4_freemachine.sv";
