<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

</twCmdLine><twDesign>mojo_top_0_routed.ncd</twDesign><twDesignPath>mojo_top_0_routed.ncd</twDesignPath><twPCF>mojo_top_0.pcf</twPCF><twPcfPath>mojo_top_0.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>15172</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3038</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.898</twMinPer></twConstHead><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.102</twSlack><twSrc BELType="FF">f2_mems_control/addr_q_12</twSrc><twDest BELType="RAM">f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twTotPathDel>6.805</twTotPathDel><twClkSkew dest = "0.688" src = "0.746">0.058</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_mems_control/addr_q_12</twSrc><twDest BELType='RAM'>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/addr_q_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>f2_mems_control/addr_q[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>f2_mems_control/mems_rom/done[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>f2_mems_control/rom_scan_is_done</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_mems_control/addr_q[2]</twComp><twBEL>f2_mems_control/Mmux_addr_d1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>f2_mems_control/Mmux_addr_d111</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/Mmux_addr_d31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>addr_d[11]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twComp><twBEL>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>4.944</twRouteDel><twTotDel>6.805</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.182</twSlack><twSrc BELType="FF">f2_mems_control/addr_q_12</twSrc><twDest BELType="RAM">f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twTotPathDel>6.725</twTotPathDel><twClkSkew dest = "0.688" src = "0.746">0.058</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_mems_control/addr_q_12</twSrc><twDest BELType='RAM'>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/addr_q_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>f2_mems_control/addr_q[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>f2_mems_control/mems_rom/done[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>f2_mems_control/rom_scan_is_done</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_mems_control/addr_q[2]</twComp><twBEL>f2_mems_control/Mmux_addr_d1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>f2_mems_control/Mmux_addr_d111</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[10]</twComp><twBEL>f2_mems_control/Mmux_addr_d161</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.517</twDelInfo><twComp>addr_d[9]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twComp><twBEL>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>4.864</twRouteDel><twTotDel>6.725</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.196</twSlack><twSrc BELType="FF">f2_mems_control/addr_q_12</twSrc><twDest BELType="RAM">f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twTotPathDel>6.711</twTotPathDel><twClkSkew dest = "0.688" src = "0.746">0.058</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_mems_control/addr_q_12</twSrc><twDest BELType='RAM'>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/addr_q_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>f2_mems_control/addr_q[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>f2_mems_control/mems_rom/done[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>f2_mems_control/rom_scan_is_done</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_mems_control/addr_q[2]</twComp><twBEL>f2_mems_control/Mmux_addr_d1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>f2_mems_control/Mmux_addr_d111</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/Mmux_addr_d41</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>addr_d[12]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twComp><twBEL>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>4.850</twRouteDel><twTotDel>6.711</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.198</twSlack><twSrc BELType="FF">f2_mems_control/addr_q_12</twSrc><twDest BELType="RAM">f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2</twDest><twTotPathDel>6.713</twTotPathDel><twClkSkew dest = "0.599" src = "0.653">0.054</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_mems_control/addr_q_12</twSrc><twDest BELType='RAM'>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/addr_q_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>f2_mems_control/addr_q[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>f2_mems_control/mems_rom/done[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>f2_mems_control/rom_scan_is_done</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_mems_control/addr_q[2]</twComp><twBEL>f2_mems_control/Mmux_addr_d1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y29.D6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>f2_mems_control/Mmux_addr_d111</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[10]</twComp><twBEL>f2_mems_control/Mmux_addr_d21</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y14.ADDRA11</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.505</twDelInfo><twComp>addr_d[10]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y14.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2</twComp><twBEL>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>4.852</twRouteDel><twTotDel>6.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.205</twSlack><twSrc BELType="FF">f2_mems_control/addr_q_12</twSrc><twDest BELType="RAM">f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twTotPathDel>6.702</twTotPathDel><twClkSkew dest = "0.688" src = "0.746">0.058</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_mems_control/addr_q_12</twSrc><twDest BELType='RAM'>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/addr_q_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>f2_mems_control/addr_q[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>f2_mems_control/mems_rom/done[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>f2_mems_control/rom_scan_is_done</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_mems_control/addr_q[2]</twComp><twBEL>f2_mems_control/Mmux_addr_d1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y29.B4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>f2_mems_control/Mmux_addr_d111</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[10]</twComp><twBEL>f2_mems_control/Mmux_addr_d151</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.ADDRA9</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>addr_d[8]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twComp><twBEL>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>4.841</twRouteDel><twTotDel>6.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.251</twSlack><twSrc BELType="FF">f2_mems_control/addr_q_12</twSrc><twDest BELType="RAM">f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2</twDest><twTotPathDel>6.660</twTotPathDel><twClkSkew dest = "0.599" src = "0.653">0.054</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_mems_control/addr_q_12</twSrc><twDest BELType='RAM'>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/addr_q_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>f2_mems_control/addr_q[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>f2_mems_control/mems_rom/done[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>f2_mems_control/rom_scan_is_done</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_mems_control/addr_q[2]</twComp><twBEL>f2_mems_control/Mmux_addr_d1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>f2_mems_control/Mmux_addr_d111</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/Mmux_addr_d41</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y14.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.156</twDelInfo><twComp>addr_d[12]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y14.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2</twComp><twBEL>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>4.799</twRouteDel><twTotDel>6.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.261</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>7.205</twTotPathDel><twClkSkew dest = "1.181" src = "0.680">-0.501</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y5.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[6]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y4.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.399</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[15]</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y5.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_13</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y5.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_7</twBEL><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y5.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y5.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[23]</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.574</twLogDel><twRouteDel>4.631</twRouteDel><twTotDel>7.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.280</twSlack><twSrc BELType="FF">f2_mems_control/addr_q_12</twSrc><twDest BELType="RAM">f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twTotPathDel>6.627</twTotPathDel><twClkSkew dest = "0.688" src = "0.746">0.058</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_mems_control/addr_q_12</twSrc><twDest BELType='RAM'>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/addr_q_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>f2_mems_control/addr_q[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>f2_mems_control/mems_rom/done[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>f2_mems_control/rom_scan_is_done</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_mems_control/addr_q[2]</twComp><twBEL>f2_mems_control/Mmux_addr_d1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.C4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>f2_mems_control/Mmux_addr_d111</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[6]</twComp><twBEL>f2_mems_control/Mmux_addr_d121</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>addr_d[5]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twComp><twBEL>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>4.766</twRouteDel><twTotDel>6.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.301</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_0</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>7.168</twTotPathDel><twClkSkew dest = "1.181" src = "0.677">-0.504</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_0</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y6.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[4]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y4.A5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[15]</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y5.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_13</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y5.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_7</twBEL><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y5.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y5.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[23]</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.574</twLogDel><twRouteDel>4.594</twRouteDel><twTotDel>7.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.371</twSlack><twSrc BELType="FF">f2_mems_control/addr_q_12</twSrc><twDest BELType="RAM">f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2</twDest><twTotPathDel>6.540</twTotPathDel><twClkSkew dest = "0.599" src = "0.653">0.054</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_mems_control/addr_q_12</twSrc><twDest BELType='RAM'>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/addr_q_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>f2_mems_control/addr_q[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>f2_mems_control/mems_rom/done[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>f2_mems_control/rom_scan_is_done</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_mems_control/addr_q[2]</twComp><twBEL>f2_mems_control/Mmux_addr_d1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>f2_mems_control/Mmux_addr_d111</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/Mmux_addr_d31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y14.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>addr_d[11]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y14.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2</twComp><twBEL>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>4.679</twRouteDel><twTotDel>6.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.377</twSlack><twSrc BELType="FF">f2_mems_control/addr_q_11</twSrc><twDest BELType="RAM">f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twTotPathDel>6.530</twTotPathDel><twClkSkew dest = "0.688" src = "0.746">0.058</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_mems_control/addr_q_11</twSrc><twDest BELType='RAM'>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/addr_q_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>f2_mems_control/addr_q[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>f2_mems_control/mems_rom/done[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>f2_mems_control/rom_scan_is_done</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_mems_control/addr_q[2]</twComp><twBEL>f2_mems_control/Mmux_addr_d1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>f2_mems_control/Mmux_addr_d111</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/Mmux_addr_d31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>addr_d[11]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twComp><twBEL>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>4.669</twRouteDel><twTotDel>6.530</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.401</twSlack><twSrc BELType="FF">f2_mems_control/addr_q_12</twSrc><twDest BELType="RAM">f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twTotPathDel>6.506</twTotPathDel><twClkSkew dest = "0.688" src = "0.746">0.058</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_mems_control/addr_q_12</twSrc><twDest BELType='RAM'>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/addr_q_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>f2_mems_control/addr_q[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>f2_mems_control/mems_rom/done[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>f2_mems_control/rom_scan_is_done</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_mems_control/addr_q[2]</twComp><twBEL>f2_mems_control/Mmux_addr_d1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>f2_mems_control/Mmux_addr_d111</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[10]</twComp><twBEL>f2_mems_control/Mmux_addr_d141</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>addr_d[7]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twComp><twBEL>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>4.645</twRouteDel><twTotDel>6.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.412</twSlack><twSrc BELType="FF">f2_mems_control/addr_q_12</twSrc><twDest BELType="RAM">f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twTotPathDel>6.495</twTotPathDel><twClkSkew dest = "0.688" src = "0.746">0.058</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_mems_control/addr_q_12</twSrc><twDest BELType='RAM'>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/addr_q_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>f2_mems_control/addr_q[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>f2_mems_control/mems_rom/done[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>f2_mems_control/rom_scan_is_done</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_mems_control/addr_q[2]</twComp><twBEL>f2_mems_control/Mmux_addr_d1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>f2_mems_control/Mmux_addr_d111</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[6]</twComp><twBEL>f2_mems_control/Mmux_addr_d131</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.ADDRA7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>addr_d[6]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twComp><twBEL>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>4.634</twRouteDel><twTotDel>6.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.418</twSlack><twSrc BELType="FF">f2_mems_control/addr_q_12</twSrc><twDest BELType="RAM">f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twTotPathDel>6.489</twTotPathDel><twClkSkew dest = "0.688" src = "0.746">0.058</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_mems_control/addr_q_12</twSrc><twDest BELType='RAM'>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/addr_q_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>f2_mems_control/addr_q[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>f2_mems_control/mems_rom/done[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>f2_mems_control/rom_scan_is_done</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_mems_control/addr_q[2]</twComp><twBEL>f2_mems_control/Mmux_addr_d1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y29.D6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>f2_mems_control/Mmux_addr_d111</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[10]</twComp><twBEL>f2_mems_control/Mmux_addr_d21</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.ADDRA11</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>addr_d[10]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twComp><twBEL>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>4.628</twRouteDel><twTotDel>6.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.455</twSlack><twSrc BELType="FF">f2_mems_control/addr_q_12</twSrc><twDest BELType="RAM">f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twTotPathDel>6.452</twTotPathDel><twClkSkew dest = "0.688" src = "0.746">0.058</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_mems_control/addr_q_12</twSrc><twDest BELType='RAM'>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/addr_q_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>f2_mems_control/addr_q[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>f2_mems_control/mems_rom/done[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>f2_mems_control/rom_scan_is_done</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_mems_control/addr_q[2]</twComp><twBEL>f2_mems_control/Mmux_addr_d1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>f2_mems_control/Mmux_addr_d111</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[6]</twComp><twBEL>f2_mems_control/Mmux_addr_d111</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.ADDRA5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>addr_d[4]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twComp><twBEL>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>4.591</twRouteDel><twTotDel>6.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.457</twSlack><twSrc BELType="FF">f2_mems_control/addr_q_11</twSrc><twDest BELType="RAM">f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twTotPathDel>6.450</twTotPathDel><twClkSkew dest = "0.688" src = "0.746">0.058</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_mems_control/addr_q_11</twSrc><twDest BELType='RAM'>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/addr_q_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>f2_mems_control/addr_q[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>f2_mems_control/mems_rom/done[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>f2_mems_control/rom_scan_is_done</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_mems_control/addr_q[2]</twComp><twBEL>f2_mems_control/Mmux_addr_d1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>f2_mems_control/Mmux_addr_d111</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[10]</twComp><twBEL>f2_mems_control/Mmux_addr_d161</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.517</twDelInfo><twComp>addr_d[9]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twComp><twBEL>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>4.589</twRouteDel><twTotDel>6.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.467</twSlack><twSrc BELType="FF">fifo_manager/wr_en_q</twSrc><twDest BELType="RAM">fifo_manager/fifo/Mram_buf_mem30/SP</twDest><twTotPathDel>6.506</twTotPathDel><twClkSkew dest = "0.651" src = "0.643">-0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/wr_en_q</twSrc><twDest BELType='RAM'>fifo_manager/fifo/Mram_buf_mem30/SP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>fifo_manager/_n0206_inv</twComp><twBEL>fifo_manager/wr_en_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y2.D2</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">3.423</twDelInfo><twComp>fifo_manager/wr_en_q</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y2.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/fifo/fifo_counter[4]</twComp><twBEL>fifo_manager/fifo/wr_en_buf_full_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y8.WE</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.937</twDelInfo><twComp>fifo_manager/fifo/wr_en_buf_full_AND_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y8.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>fifo_manager/w_data_FROM_FIFO_TO_SERIAL[30]</twComp><twBEL>fifo_manager/fifo/Mram_buf_mem30/SP</twBEL></twPathDel><twLogDel>1.146</twLogDel><twRouteDel>5.360</twRouteDel><twTotDel>6.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.467</twSlack><twSrc BELType="FF">fifo_manager/wr_en_q</twSrc><twDest BELType="RAM">fifo_manager/fifo/Mram_buf_mem30/DP</twDest><twTotPathDel>6.506</twTotPathDel><twClkSkew dest = "0.651" src = "0.643">-0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/wr_en_q</twSrc><twDest BELType='RAM'>fifo_manager/fifo/Mram_buf_mem30/DP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>fifo_manager/_n0206_inv</twComp><twBEL>fifo_manager/wr_en_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y2.D2</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">3.423</twDelInfo><twComp>fifo_manager/wr_en_q</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y2.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/fifo/fifo_counter[4]</twComp><twBEL>fifo_manager/fifo/wr_en_buf_full_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y8.WE</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.937</twDelInfo><twComp>fifo_manager/fifo/wr_en_buf_full_AND_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y8.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>fifo_manager/w_data_FROM_FIFO_TO_SERIAL[30]</twComp><twBEL>fifo_manager/fifo/Mram_buf_mem30/DP</twBEL></twPathDel><twLogDel>1.146</twLogDel><twRouteDel>5.360</twRouteDel><twTotDel>6.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.467</twSlack><twSrc BELType="FF">fifo_manager/wr_en_q</twSrc><twDest BELType="RAM">fifo_manager/fifo/Mram_buf_mem31/SP</twDest><twTotPathDel>6.506</twTotPathDel><twClkSkew dest = "0.651" src = "0.643">-0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/wr_en_q</twSrc><twDest BELType='RAM'>fifo_manager/fifo/Mram_buf_mem31/SP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>fifo_manager/_n0206_inv</twComp><twBEL>fifo_manager/wr_en_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y2.D2</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">3.423</twDelInfo><twComp>fifo_manager/wr_en_q</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y2.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/fifo/fifo_counter[4]</twComp><twBEL>fifo_manager/fifo/wr_en_buf_full_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y8.WE</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.937</twDelInfo><twComp>fifo_manager/fifo/wr_en_buf_full_AND_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y8.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>fifo_manager/w_data_FROM_FIFO_TO_SERIAL[30]</twComp><twBEL>fifo_manager/fifo/Mram_buf_mem31/SP</twBEL></twPathDel><twLogDel>1.146</twLogDel><twRouteDel>5.360</twRouteDel><twTotDel>6.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.467</twSlack><twSrc BELType="FF">fifo_manager/wr_en_q</twSrc><twDest BELType="RAM">fifo_manager/fifo/Mram_buf_mem31/DP</twDest><twTotPathDel>6.506</twTotPathDel><twClkSkew dest = "0.651" src = "0.643">-0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/wr_en_q</twSrc><twDest BELType='RAM'>fifo_manager/fifo/Mram_buf_mem31/DP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>fifo_manager/_n0206_inv</twComp><twBEL>fifo_manager/wr_en_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y2.D2</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">3.423</twDelInfo><twComp>fifo_manager/wr_en_q</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y2.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/fifo/fifo_counter[4]</twComp><twBEL>fifo_manager/fifo/wr_en_buf_full_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y8.WE</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.937</twDelInfo><twComp>fifo_manager/fifo/wr_en_buf_full_AND_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y8.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>fifo_manager/w_data_FROM_FIFO_TO_SERIAL[30]</twComp><twBEL>fifo_manager/fifo/Mram_buf_mem31/DP</twBEL></twPathDel><twLogDel>1.146</twLogDel><twRouteDel>5.360</twRouteDel><twTotDel>6.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.468</twSlack><twSrc BELType="FF">fifo_manager/wr_en_q</twSrc><twDest BELType="RAM">fifo_manager/fifo/Mram_buf_mem32/DP</twDest><twTotPathDel>6.510</twTotPathDel><twClkSkew dest = "0.656" src = "0.643">-0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/wr_en_q</twSrc><twDest BELType='RAM'>fifo_manager/fifo/Mram_buf_mem32/DP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>fifo_manager/_n0206_inv</twComp><twBEL>fifo_manager/wr_en_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y2.D2</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">3.423</twDelInfo><twComp>fifo_manager/wr_en_q</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y2.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/fifo/fifo_counter[4]</twComp><twBEL>fifo_manager/fifo/wr_en_buf_full_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y10.WE</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.941</twDelInfo><twComp>fifo_manager/fifo/wr_en_buf_full_AND_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y10.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]</twComp><twBEL>fifo_manager/fifo/Mram_buf_mem32/DP</twBEL></twPathDel><twLogDel>1.146</twLogDel><twRouteDel>5.364</twRouteDel><twTotDel>6.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.468</twSlack><twSrc BELType="FF">fifo_manager/wr_en_q</twSrc><twDest BELType="RAM">fifo_manager/fifo/Mram_buf_mem35/SP</twDest><twTotPathDel>6.510</twTotPathDel><twClkSkew dest = "0.656" src = "0.643">-0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/wr_en_q</twSrc><twDest BELType='RAM'>fifo_manager/fifo/Mram_buf_mem35/SP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>fifo_manager/_n0206_inv</twComp><twBEL>fifo_manager/wr_en_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y2.D2</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">3.423</twDelInfo><twComp>fifo_manager/wr_en_q</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y2.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/fifo/fifo_counter[4]</twComp><twBEL>fifo_manager/fifo/wr_en_buf_full_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y10.WE</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.941</twDelInfo><twComp>fifo_manager/fifo/wr_en_buf_full_AND_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y10.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]</twComp><twBEL>fifo_manager/fifo/Mram_buf_mem35/SP</twBEL></twPathDel><twLogDel>1.146</twLogDel><twRouteDel>5.364</twRouteDel><twTotDel>6.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.468</twSlack><twSrc BELType="FF">fifo_manager/wr_en_q</twSrc><twDest BELType="RAM">fifo_manager/fifo/Mram_buf_mem32/SP</twDest><twTotPathDel>6.510</twTotPathDel><twClkSkew dest = "0.656" src = "0.643">-0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/wr_en_q</twSrc><twDest BELType='RAM'>fifo_manager/fifo/Mram_buf_mem32/SP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>fifo_manager/_n0206_inv</twComp><twBEL>fifo_manager/wr_en_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y2.D2</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">3.423</twDelInfo><twComp>fifo_manager/wr_en_q</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y2.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/fifo/fifo_counter[4]</twComp><twBEL>fifo_manager/fifo/wr_en_buf_full_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y10.WE</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.941</twDelInfo><twComp>fifo_manager/fifo/wr_en_buf_full_AND_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y10.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]</twComp><twBEL>fifo_manager/fifo/Mram_buf_mem32/SP</twBEL></twPathDel><twLogDel>1.146</twLogDel><twRouteDel>5.364</twRouteDel><twTotDel>6.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.468</twSlack><twSrc BELType="FF">fifo_manager/wr_en_q</twSrc><twDest BELType="RAM">fifo_manager/fifo/Mram_buf_mem35/DP</twDest><twTotPathDel>6.510</twTotPathDel><twClkSkew dest = "0.656" src = "0.643">-0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/wr_en_q</twSrc><twDest BELType='RAM'>fifo_manager/fifo/Mram_buf_mem35/DP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>fifo_manager/_n0206_inv</twComp><twBEL>fifo_manager/wr_en_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y2.D2</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">3.423</twDelInfo><twComp>fifo_manager/wr_en_q</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y2.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/fifo/fifo_counter[4]</twComp><twBEL>fifo_manager/fifo/wr_en_buf_full_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y10.WE</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.941</twDelInfo><twComp>fifo_manager/fifo/wr_en_buf_full_AND_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y10.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]</twComp><twBEL>fifo_manager/fifo/Mram_buf_mem35/DP</twBEL></twPathDel><twLogDel>1.146</twLogDel><twRouteDel>5.364</twRouteDel><twTotDel>6.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.471</twSlack><twSrc BELType="FF">f2_mems_control/addr_q_11</twSrc><twDest BELType="RAM">f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twTotPathDel>6.436</twTotPathDel><twClkSkew dest = "0.688" src = "0.746">0.058</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_mems_control/addr_q_11</twSrc><twDest BELType='RAM'>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/addr_q_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>f2_mems_control/addr_q[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>f2_mems_control/mems_rom/done[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>f2_mems_control/rom_scan_is_done</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_mems_control/addr_q[2]</twComp><twBEL>f2_mems_control/Mmux_addr_d1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>f2_mems_control/Mmux_addr_d111</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/Mmux_addr_d41</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>addr_d[12]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twComp><twBEL>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>4.575</twRouteDel><twTotDel>6.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.473</twSlack><twSrc BELType="FF">f2_mems_control/addr_q_11</twSrc><twDest BELType="RAM">f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2</twDest><twTotPathDel>6.438</twTotPathDel><twClkSkew dest = "0.599" src = "0.653">0.054</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_mems_control/addr_q_11</twSrc><twDest BELType='RAM'>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/addr_q_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>f2_mems_control/addr_q[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>f2_mems_control/mems_rom/done[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>f2_mems_control/rom_scan_is_done</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_mems_control/addr_q[2]</twComp><twBEL>f2_mems_control/Mmux_addr_d1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y29.D6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>f2_mems_control/Mmux_addr_d111</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[10]</twComp><twBEL>f2_mems_control/Mmux_addr_d21</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y14.ADDRA11</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.505</twDelInfo><twComp>addr_d[10]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y14.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2</twComp><twBEL>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>4.577</twRouteDel><twTotDel>6.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.480</twSlack><twSrc BELType="FF">f2_mems_control/addr_q_11</twSrc><twDest BELType="RAM">f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twTotPathDel>6.427</twTotPathDel><twClkSkew dest = "0.688" src = "0.746">0.058</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_mems_control/addr_q_11</twSrc><twDest BELType='RAM'>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/addr_q_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>f2_mems_control/addr_q[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>f2_mems_control/mems_rom/done[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>f2_mems_control/rom_scan_is_done</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_mems_control/addr_q[2]</twComp><twBEL>f2_mems_control/Mmux_addr_d1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y29.B4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>f2_mems_control/Mmux_addr_d111</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[10]</twComp><twBEL>f2_mems_control/Mmux_addr_d151</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.ADDRA9</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>addr_d[8]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twComp><twBEL>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>4.566</twRouteDel><twTotDel>6.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.500</twSlack><twSrc BELType="FF">f2_tdc_control/CS_countr_q_13</twSrc><twDest BELType="FF">f2_tdc_control/calib1_q_10</twDest><twTotPathDel>6.458</twTotPathDel><twClkSkew dest = "0.296" src = "0.303">0.007</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_control/CS_countr_q_13</twSrc><twDest BELType='FF'>f2_tdc_control/calib1_q_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X17Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y22.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f2_tdc_control/CS_countr_q[15]</twComp><twBEL>f2_tdc_control/CS_countr_q_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y19.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>f2_tdc_control/CS_countr_q[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>f2_tdc_control/N27</twComp><twBEL>f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_37_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y19.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>f2_tdc_control/N27</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/N27</twComp><twBEL>f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_37_o&lt;15&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y19.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_37_o&lt;15&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y19.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>f2_tdc_control/N27</twComp><twBEL>f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_41_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_tdc_control/calib1_q[6]</twComp><twBEL>f2_tdc_control/_n0343_inv_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y16.D1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.343</twDelInfo><twComp>f2_tdc_control/_n0343_inv_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>f2_tdc_control/calib1_q[10]</twComp><twBEL>f2_tdc_control/calib1_q_10_dpot</twBEL><twBEL>f2_tdc_control/calib1_q_10</twBEL></twPathDel><twLogDel>1.873</twLogDel><twRouteDel>4.585</twRouteDel><twTotDel>6.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.507</twSlack><twSrc BELType="FF">f2_mems_control/addr_q_14</twSrc><twDest BELType="RAM">f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twTotPathDel>6.400</twTotPathDel><twClkSkew dest = "0.688" src = "0.746">0.058</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_mems_control/addr_q_14</twSrc><twDest BELType='RAM'>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/addr_q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>f2_mems_control/mems_rom/done&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>f2_mems_control/rom_scan_is_done</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_mems_control/addr_q[2]</twComp><twBEL>f2_mems_control/Mmux_addr_d1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>f2_mems_control/Mmux_addr_d111</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/Mmux_addr_d31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>addr_d[11]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twComp><twBEL>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>4.539</twRouteDel><twTotDel>6.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.525</twSlack><twSrc BELType="FF">f2_mems_control/addr_q_2_1</twSrc><twDest BELType="RAM">f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twTotPathDel>6.384</twTotPathDel><twClkSkew dest = "0.688" src = "0.744">0.056</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_mems_control/addr_q_2_1</twSrc><twDest BELType='RAM'>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X8Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>f2_mems_control/addr_q[2]</twComp><twBEL>f2_mems_control/addr_q_2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>f2_mems_control/addr_q_2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>f2_mems_control/mems_rom/done[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[15]</twComp><twBEL>f2_mems_control/mems_rom/done&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>f2_mems_control/rom_scan_is_done</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_mems_control/addr_q[2]</twComp><twBEL>f2_mems_control/Mmux_addr_d1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>f2_mems_control/Mmux_addr_d111</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_mems_control/addr_q[14]</twComp><twBEL>f2_mems_control/Mmux_addr_d31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>addr_d[11]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twComp><twBEL>f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1</twBEL></twPathDel><twLogDel>1.956</twLogDel><twRouteDel>4.428</twRouteDel><twTotDel>6.384</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1/CLKA" logResource="f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT1/CLKA" locationPin="RAMB16_X1Y16.CLKA" clockNet="clk_BUFGP"/><twPinLimit anchorID="68" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2/CLKA" logResource="f2_mems_control_mems_rom/Mram_addrs[10]_X_27_o_wide_mux_32_OUT2/CLKA" locationPin="RAMB16_X1Y14.CLKA" clockNet="clk_BUFGP"/><twPinLimit anchorID="69" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="clk_BUFGP/BUFG/I0" logResource="clk_BUFGP/BUFG/I0" locationPin="BUFGMUX_X2Y11.I0" clockNet="clk_BUFGP/IBUFG"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tockper" slack="17.751" period="20.000" constraintValue="20.000" deviceLimit="2.249" freqLimit="444.642" physResource="my_clk_q/CLK0" logResource="f2_tdc_ref_clk/my_clk_q/CK0" locationPin="OLOGIC_X12Y32.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="71" type="MINPERIOD" name="Tockper" slack="17.751" period="20.000" constraintValue="20.000" deviceLimit="2.249" freqLimit="444.642" physResource="my_clk_q_0/CLK0" logResource="f2_FCLK/my_clk_q/CK0" locationPin="OLOGIC_X0Y5.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="72" type="MINPERIOD" name="Tockper" slack="17.751" period="20.000" constraintValue="20.000" deviceLimit="2.249" freqLimit="444.642" physResource="tx_q/CLK0" logResource="fifo_manager/serial_tx_TDC/tx_q/CK0" locationPin="OLOGIC_X6Y1.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="73" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="avr_interface/spi_slave/sck_q/CLK0" logResource="avr_interface/spi_slave/sck_q/CLK0" locationPin="ILOGIC_X2Y0.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="74" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="avr_interface/serial_rx/rx_q/CLK0" logResource="avr_interface/serial_rx/rx_q/CLK0" locationPin="ILOGIC_X7Y2.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="75" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="spi_ss_IBUF/CLK0" logResource="avr_interface/spi_slave/ss_q/CLK0" locationPin="ILOGIC_X3Y1.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="76" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="avr_interface/spi_slave/mosi_q/CLK0" logResource="avr_interface/spi_slave/mosi_q/CLK0" locationPin="ILOGIC_X2Y1.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="77" type="MINPERIOD" name="Tcp" slack="18.743" period="20.000" constraintValue="20.000" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[10]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem10/DP/CLK" locationPin="SLICE_X4Y3.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="78" type="MINPERIOD" name="Tcp" slack="18.743" period="20.000" constraintValue="20.000" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[10]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem11/DP/CLK" locationPin="SLICE_X4Y3.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="79" type="MINPERIOD" name="Tcp" slack="18.743" period="20.000" constraintValue="20.000" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[10]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem10/SP/CLK" locationPin="SLICE_X4Y3.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="80" type="MINPERIOD" name="Tcp" slack="18.743" period="20.000" constraintValue="20.000" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[10]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem11/SP/CLK" locationPin="SLICE_X4Y3.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="81" type="MINPERIOD" name="Tcp" slack="18.743" period="20.000" constraintValue="20.000" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[14]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem13/DP/CLK" locationPin="SLICE_X4Y4.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tcp" slack="18.743" period="20.000" constraintValue="20.000" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[14]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem15/DP/CLK" locationPin="SLICE_X4Y4.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tcp" slack="18.743" period="20.000" constraintValue="20.000" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[14]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem13/SP/CLK" locationPin="SLICE_X4Y4.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tcp" slack="18.743" period="20.000" constraintValue="20.000" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[14]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem15/SP/CLK" locationPin="SLICE_X4Y4.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="85" type="MINPERIOD" name="Tcp" slack="18.743" period="20.000" constraintValue="20.000" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[16]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem16/DP/CLK" locationPin="SLICE_X4Y5.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tcp" slack="18.743" period="20.000" constraintValue="20.000" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[16]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem17/DP/CLK" locationPin="SLICE_X4Y5.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tcp" slack="18.743" period="20.000" constraintValue="20.000" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[16]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem16/SP/CLK" locationPin="SLICE_X4Y5.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tcp" slack="18.743" period="20.000" constraintValue="20.000" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[16]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem17/SP/CLK" locationPin="SLICE_X4Y5.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tcp" slack="18.743" period="20.000" constraintValue="20.000" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[19]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem19/DP/CLK" locationPin="SLICE_X4Y6.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tcp" slack="18.743" period="20.000" constraintValue="20.000" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[19]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem20/DP/CLK" locationPin="SLICE_X4Y6.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tcp" slack="18.743" period="20.000" constraintValue="20.000" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[19]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem19/SP/CLK" locationPin="SLICE_X4Y6.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tcp" slack="18.743" period="20.000" constraintValue="20.000" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[19]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem20/SP/CLK" locationPin="SLICE_X4Y6.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tcp" slack="18.743" period="20.000" constraintValue="20.000" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[5]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem5/DP/CLK" locationPin="SLICE_X8Y2.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tcp" slack="18.743" period="20.000" constraintValue="20.000" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[5]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem6/DP/CLK" locationPin="SLICE_X8Y2.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tcp" slack="18.743" period="20.000" constraintValue="20.000" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[5]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem5/SP/CLK" locationPin="SLICE_X8Y2.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tcp" slack="18.743" period="20.000" constraintValue="20.000" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[5]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem6/SP/CLK" locationPin="SLICE_X8Y2.CLK" clockNet="clk_BUFGP"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="97">0</twUnmetConstCnt><twDataSheet anchorID="98" twNameLen="15"><twClk2SUList anchorID="99" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>6.898</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="100"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>15172</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>3640</twConnCnt></twConstCov><twStats anchorID="101"><twMinPer>6.898</twMinPer><twFootnote number="1" /><twMaxFreq>144.970</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Feb  7 13:56:04 2018 </twTimestamp></twFoot><twClientInfo anchorID="102"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 407 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
