###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        90851   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        73739   # Number of read row buffer hits
num_read_cmds                  =        90851   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        17122   # Number of ACT commands
num_pre_cmds                   =        17106   # Number of PRE commands
num_ondemand_pres              =         3434   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6784735   # Cyles of rank active rank.0
rank_active_cycles.1           =      6268076   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3215265   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3731924   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        81730   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          115   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           23   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           16   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           10   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            9   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           10   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            6   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8926   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        50936   # Read request latency (cycles)
read_latency[40-59]            =        21921   # Read request latency (cycles)
read_latency[60-79]            =         7734   # Read request latency (cycles)
read_latency[80-99]            =         2024   # Read request latency (cycles)
read_latency[100-119]          =         1248   # Read request latency (cycles)
read_latency[120-139]          =          902   # Read request latency (cycles)
read_latency[140-159]          =          489   # Read request latency (cycles)
read_latency[160-179]          =          398   # Read request latency (cycles)
read_latency[180-199]          =          413   # Read request latency (cycles)
read_latency[200-]             =         4786   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.66311e+08   # Read energy
act_energy                     =  4.68458e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.54333e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.79132e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.23367e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.91128e+09   # Active standby energy rank.1
average_read_latency           =      60.3905   # Average read request latency (cycles)
average_interarrival           =      110.068   # Average request interarrival latency (cycles)
total_energy                   =  1.25974e+10   # Total energy (pJ)
average_power                  =      1259.74   # Average power (mW)
average_bandwidth              =     0.775262   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        91970   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        73977   # Number of read row buffer hits
num_read_cmds                  =        91970   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        18004   # Number of ACT commands
num_pre_cmds                   =        17988   # Number of PRE commands
num_ondemand_pres              =         4357   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6487028   # Cyles of rank active rank.0
rank_active_cycles.1           =      6485505   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3512972   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3514495   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        82884   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          133   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           31   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           11   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           10   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           11   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            7   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            8   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            1   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8868   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        50575   # Read request latency (cycles)
read_latency[40-59]            =        21673   # Read request latency (cycles)
read_latency[60-79]            =         8857   # Read request latency (cycles)
read_latency[80-99]            =         2338   # Read request latency (cycles)
read_latency[100-119]          =         1495   # Read request latency (cycles)
read_latency[120-139]          =         1038   # Read request latency (cycles)
read_latency[140-159]          =          534   # Read request latency (cycles)
read_latency[160-179]          =          422   # Read request latency (cycles)
read_latency[180-199]          =          356   # Read request latency (cycles)
read_latency[200-]             =         4682   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.70823e+08   # Read energy
act_energy                     =  4.92589e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.68623e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.68696e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.04791e+09   # Active standby energy rank.0
act_stb_energy.1               =  4.04696e+09   # Active standby energy rank.1
average_read_latency           =      59.0802   # Average read request latency (cycles)
average_interarrival           =      108.729   # Average request interarrival latency (cycles)
total_energy                   =  1.25928e+10   # Total energy (pJ)
average_power                  =      1259.28   # Average power (mW)
average_bandwidth              =     0.784811   # Average bandwidth
