<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>NintendoSDK API Reference: nvn::DeviceInfo 構造体</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="openclose.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">NintendoSDK API Reference
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 構築: Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'検索');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>総合概要</span></a></li>
      <li><a href="pages.html"><span>諸情報</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>名前空間</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="検索" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>クラス一覧</span></a></li>
      <li><a href="classes.html"><span>クラス索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>クラスメンバ</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacenvn.html">nvn</a></li><li class="navelem"><a class="el" href="structnvn_1_1_device_info.html">DeviceInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">公開型</a> &#124;
<a href="structnvn_1_1_device_info-members.html">全メンバ一覧</a>  </div>
  <div class="headertitle">
<div class="title">nvn::DeviceInfo 構造体<div class="ingroups"><a class="el" href="group__nvn__cpp__interface.html">NVN C++ API Bindings</a> &raquo; <a class="el" href="group__nvn__cpp__enum.html">API Enum Types</a> &#124; <a class="el" href="group__nvn__cpp__interface.html">NVN C++ API Bindings</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Identifies a property of the device to query.  
 <a href="structnvn_1_1_device_info.html#details">[詳解]</a></p>

<p><code>#include &lt;nvn/nvn_Cpp.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
公開型</h2></td></tr>
<tr class="memitem:a3a3f1fadbedcce8403a4df3b3fdea61d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61d">Enum</a> { <br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61dab822c8062d854af9b1a078b6dd55d36e">API_MAJOR_VERSION</a> = 0, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da4945b5982939f0237ad0353f973bccb8">API_MINOR_VERSION</a> = 1, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da6c482c43aff448a5e4888a2e3a426841">UNIFORM_BUFFER_BINDINGS_PER_STAGE</a> = 2, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61dad61dee2ea2974320c3ebcc9f638b00ab">MAX_UNIFORM_BUFFER_SIZE</a> = 3, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da0ac709daa04fb931cc36587cf69e7c97">UNIFORM_BUFFER_ALIGNMENT</a> = 4, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da51d53fd5085bbb13d9e154bc22e79da4">COLOR_BUFFER_BINDINGS</a> = 5, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da87e9a34487b82716c678332aa2379f58">VERTEX_BUFFER_BINDINGS</a> = 6, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da0ecb647d1d322fe3cff105adc1358e4b">TRANSFORM_FEEDBACK_BUFFER_BINDINGS</a> = 7, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da4f9f3f339d86d0c300b76a79b570c709">SHADER_STORAGE_BUFFER_BINDINGS_PER_STAGE</a> = 8, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da29f706670764624e94f1e9e27205339a">TEXTURE_BINDINGS_PER_STAGE</a> = 9, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da5d58b89be73dafd06ac63b62a3da932b">COUNTER_ALIGNMENT</a> = 10, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da5d6b04fdae598a02b51f766a2ff67c4a">TRANSFORM_FEEDBACK_BUFFER_ALIGNMENT</a> = 11, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da0dbdda786c1b7ec300462cfc8ba11732">TRANSFORM_FEEDBACK_CONTROL_ALIGNMENT</a> = 12, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da82b87ce9b727711c195258d53623de05">INDIRECT_DRAW_ALIGNMENT</a> = 13, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61dafaaae98bd5984a6301a3f474b3a75a80">VERTEX_ATTRIBUTES</a> = 14, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61daab772e1b883109d9470045cae733075f">TEXTURE_DESCRIPTOR_SIZE</a> = 15, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61dacf4ebe7235e7ee024594c8c06985a159">SAMPLER_DESCRIPTOR_SIZE</a> = 16, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da1585230ba0778552b803fbe968704677">RESERVED_TEXTURE_DESCRIPTORS</a> = 17, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da7d6275bfbc504ca717d30c0adf52e07f">RESERVED_SAMPLER_DESCRIPTORS</a> = 18, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da54532052e54a769035427d04034ee985">COMMAND_BUFFER_COMMAND_ALIGNMENT</a> = 19, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da3efcbbe368b1fbad7af0a91d7cbe2546">COMMAND_BUFFER_CONTROL_ALIGNMENT</a> = 20, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da7979a293e47d4690567f1b0227eea8ea">COMMAND_BUFFER_MIN_COMMAND_SIZE</a> = 21, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da25b4e62d82e860cf2fab06c81fc09ff7">COMMAND_BUFFER_MIN_CONTROL_SIZE</a> = 22, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da9876dab7aec2bc4f56784f210f84cd50">SHADER_SCRATCH_MEMORY_SCALE_FACTOR_MINIMUM</a> = 23, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da5823bffb01b209fcc2a7ae41bcb386d7">SHADER_SCRATCH_MEMORY_SCALE_FACTOR_RECOMMENDED</a> = 24, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da680a0b084aacbf2e3ee8cf18b72e60f6">SHADER_SCRATCH_MEMORY_ALIGNMENT</a> = 25, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da8b8ab4e85b70b3f1308efc8693a6291f">SHADER_SCRATCH_MEMORY_GRANULARITY</a> = 26, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da08e823335eb0a008ff50450087e0472b">MAX_TEXTURE_ANISOTROPY</a> = 27, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da300a917d947ed3ad444d3d4a1801fff4">MAX_COMPUTE_WORK_GROUP_SIZE_X</a> = 28, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da2b6fa75be9be89fb1c759cbd1182c0df">MAX_COMPUTE_WORK_GROUP_SIZE_Y</a> = 29, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da8dfeb35b77cda3e43a12e7b02f7f6bf3">MAX_COMPUTE_WORK_GROUP_SIZE_Z</a> = 30, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61dac383adf554963e9039c529bf8a680fd9">MAX_COMPUTE_WORK_GROUP_SIZE_THREADS</a> = 31, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da849abacc772f1a104ea13f836aa1a5e2">MAX_COMPUTE_DISPATCH_WORK_GROUPS_X</a> = 32, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da833290b1ad50b175f812c131ecd1f04b">MAX_COMPUTE_DISPATCH_WORK_GROUPS_Y</a> = 33, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da4b16961c6becc2777028d62df43aa133">MAX_COMPUTE_DISPATCH_WORK_GROUPS_Z</a> = 34, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da8a151fcc8352ec54b6b1b7ad95036511">IMAGE_BINDINGS_PER_STAGE</a> = 35, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61dae45576034cd4692845ec283c734fe193">MAX_TEXTURE_POOL_SIZE</a> = 36, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da6774d774c25a69449531768a6b5e5b56">MAX_SAMPLER_POOL_SIZE</a> = 37, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da2b7ac097af7eb1b0040acad4f64f9146">MAX_VIEWPORTS</a> = 38, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61daac7c8b64b5615581c38bdb8dfb276857">MEMPOOL_TEXTURE_OBJECT_PAGE_ALIGNMENT</a> = 39, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61dae26f4e8b30c44a1530b0859bdc8bd90c">SUPPORTS_MIN_MAX_FILTERING</a> = 40, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61dadcd6c6f1a19e1069ec77d2ed44ebeb10">SUPPORTS_STENCIL8_FORMAT</a> = 41, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61dacb5167de8c6a4d9779a32e6a7fc99c8a">SUPPORTS_ASTC_FORMATS</a> = 42, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da89672203badac3254c773ca40e167534">L2_SIZE</a> = 43, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61dafa20159042fd5b8e07561ae07f393b4d">MAX_TEXTURE_LEVELS</a> = 44, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da28f764ee0cb8045287b9c666687e236c">MAX_TEXTURE_LAYERS</a> = 45, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da44b79450b976074af11f7a3e0b1c5d56">GLSLC_MAX_SUPPORTED_GPU_CODE_MAJOR_VERSION</a> = 46, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da36e086bec252d1bdeb57924e49766301">GLSLC_MIN_SUPPORTED_GPU_CODE_MAJOR_VERSION</a> = 47, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da4646f06c2c04d477a87dadd78e0e1655">GLSLC_MAX_SUPPORTED_GPU_CODE_MINOR_VERSION</a> = 48, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da3c2c85f52aa4895fdc7e60cb064a4c77">GLSLC_MIN_SUPPORTED_GPU_CODE_MINOR_VERSION</a> = 49, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da0e897cd76b3ad7353e80e5bf397af455">SUPPORTS_CONSERVATIVE_RASTER</a> = 50, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61daf4e745f878f6a0561aac8ed5f4fea39c">SUBPIXEL_BITS</a> = 51, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da0a093fe4329331a5678ccbe2070ad523">MAX_SUBPIXEL_BIAS_BITS</a> = 52, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da5063e6883b07fbfee84a3833812a7b1d">INDIRECT_DISPATCH_ALIGNMENT</a> = 53, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61daf4b271b11114e1c43afe1f7006c84059">ZCULL_SAVE_RESTORE_ALIGNMENT</a> = 54, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61dab68b27f061f6d566500ce4b985d7446c">SHADER_SCRATCH_MEMORY_COMPUTE_SCALE_FACTOR_MINIMUM</a> = 55, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61dab372d74472a67ab624b370707234a0bf">LINEAR_TEXTURE_STRIDE_ALIGNMENT</a> = 56, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da61c146cbc11a83d809d4235911070188">LINEAR_RENDER_TARGET_STRIDE_ALIGNMENT</a> = 57, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61dae49ce57d078023cc8ca0890cd3ee8957">MEMORY_POOL_PAGE_SIZE</a> = 58, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da658ee81bd14e3f5446fc499046677789">SUPPORTS_ZERO_FROM_UNMAPPED_VIRTUAL_POOL_PAGES</a> = 59, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da9d0b199f8fb8b36a057459d5b9f25a61">UNIFORM_BUFFER_UPDATE_ALIGNMENT</a> = 60, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da609be60360a4c73f89719d7d3885fc79">MAX_TEXTURE_SIZE</a> = 61, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61dac7600a78e3b9a0e22dba59f1d7f7774f">MAX_BUFFER_TEXTURE_SIZE</a> = 62, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da5d78df5a900374643482005a86addaf8">MAX_3D_TEXTURE_SIZE</a> = 63, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61dac2fb31113d252318f5be32beefbb2448">MAX_CUBE_MAP_TEXTURE_SIZE</a> = 64, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61dab517e749d3d80ce3f85a18bf3b017200">MAX_RECTANGLE_TEXTURE_SIZE</a> = 65, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da148a03ce402c7e15c3690e388947e98a">SUPPORTS_PASSTHROUGH_GEOMETRY_SHADERS</a> = 66, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61dab03d46a969852aba9a131afa28922b60">SUPPORTS_VIEWPORT_SWIZZLE</a> = 67, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da7140dd6113e48330f26a029ea6059b1f">SUPPORTS_SPARSE_TILED_PACKAGED_TEXTURES</a> = 68, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da50ed6ebd174c356ab757d6f98347f367">SUPPORTS_ADVANCED_BLEND_MODES</a> = 69, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61dab04d71ac666112a082cea36de8e96888">MAX_PRESENT_INTERVAL</a> = 70, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da0f8f77317d8f615fbf4a4cfd21ca116d">SUPPORTS_DRAW_TEXTURE</a> = 71, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da5fd79160d3916db7416b66ee8d91dc68">SUPPORTS_TARGET_INDEPENDENT_RASTERIZATION</a> = 72, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61daeffeb8dc90cf6efd5404df0b273f0a52">SUPPORTS_FRAGMENT_COVERAGE_TO_COLOR</a> = 73, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da53b35c7c55326f94c5d45afb2d516155">SUPPORTS_POST_DEPTH_COVERAGE</a> = 74, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61daa6b2134777aed24f8d9dd7968fb8d1f9">SUPPORTS_IMAGES_USING_TEXTURE_HANDLES</a> = 75, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da759155616d670544a7472f3cf267aa17">SUPPORTS_SAMPLE_LOCATIONS</a> = 76, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da9c1def352a8453c0bddfc2025a81ff89">MAX_SAMPLE_LOCATION_TABLE_ENTRIES</a> = 77, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da739f2eaed3bd21ca3fa38b4a1fd6eed7">SHADER_CODE_MEMORY_POOL_PADDING_SIZE</a> = 78, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da3a16681fe4a7e2af09fb5c4d16932ad6">MAX_PATCH_SIZE</a> = 79, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da9b4746d96798bfe8e79dda44079c1320">QUEUE_COMMAND_MEMORY_GRANULARITY</a> = 80, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61dad520d40ae36a1157a8b14d82b0d2265e">QUEUE_COMMAND_MEMORY_MIN_SIZE</a> = 81, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da550eeb501d06e0b13e12ab274aec0046">QUEUE_COMMAND_MEMORY_DEFAULT_SIZE</a> = 82, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da185333b57b33060c029e2b491e04f358">QUEUE_COMPUTE_MEMORY_GRANULARITY</a> = 83, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da7796d6de7155c86cbd484d4ecdf08a3d">QUEUE_COMPUTE_MEMORY_MIN_SIZE</a> = 84, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61daacf0d209b20673ffe4e9e73d3d145d33">QUEUE_COMPUTE_MEMORY_DEFAULT_SIZE</a> = 85, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da56cb159f882f2e4ce6536f9adf5a799f">QUEUE_COMMAND_MEMORY_MIN_FLUSH_THRESHOLD</a> = 86, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61dabcc63974ac3743f1488af339626441eb">SUPPORTS_FRAGMENT_SHADER_INTERLOCK</a> = 87, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61dabe5e6208b07a54be6fae234730e8610e">MAX_TEXTURES_PER_WINDOW</a> = 88, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61dacf971e5ea3cdc61cdd0a3a8e4a64a5d8">MIN_TEXTURES_PER_WINDOW</a> = 89, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da984b90d896c67d5f51418b7963cc45db">SUPPORTS_DEBUG_LAYER</a> = 90, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da86e779da2372eb12cc77208d17c11285">QUEUE_CONTROL_MEMORY_MIN_SIZE</a> = 91, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da6b9621e4aa352be6731ffc7cef65040c">QUEUE_CONTROL_MEMORY_DEFAULT_SIZE</a> = 92, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da443a805f3acae58c298310acde48b61d">QUEUE_CONTROL_MEMORY_GRANULARITY</a> = 93, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da25359ca20239ea0f5fbc532549f60c65">SEPARATE_TEXTURE_BINDINGS_PER_STAGE</a> = 94, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61dace1448da822e985f3a949b09f7827a8b">SEPARATE_SAMPLER_BINDINGS_PER_STAGE</a> = 95, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da13660cb0504ec91768b8b393763940ec">DEBUG_GROUPS_MAX_DOMAIN_ID</a> = 96, 
<br />
&#160;&#160;<a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da189d8143d4c26a7c81abaee5656d476e">EVENTS_SUPPORT_REDUCTION_OPERATIONS</a> = 97
<br />
 }<tr class="memdesc:a3a3f1fadbedcce8403a4df3b3fdea61d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerated values for the type <a class="el" href="structnvn_1_1_device_info.html" title="Identifies a property of the device to query. ">DeviceInfo</a>.  <a href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61d">[詳解]</a><br /></td></tr>
<tr class="separator:a3a3f1fadbedcce8403a4df3b3fdea61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">詳解</h2>
<div class="textblock"><p>Identifies a property of the device to query. </p>
</div><h2 class="groupheader">列挙型メンバ詳解</h2>
<a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61d">nvn::DeviceInfo::Enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumerated values for the type <a class="el" href="structnvn_1_1_device_info.html" title="Identifies a property of the device to query. ">DeviceInfo</a>. </p>
<table class="fieldtable">
<tr><th colspan="2">列挙値</th></tr><tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61dab822c8062d854af9b1a078b6dd55d36e"></a>API_MAJOR_VERSION&#160;</td><td class="fielddoc">
<p>Identifies the major version of the API. </p>
<p>Major API version can be queried before creating an NVN device by passing a NULL device pointer to <a class="el" href="classnvn_1_1_device.html#a5d4c028efd3575064282daf004181ace" title="Query properties of a device. ">nvn::Device::GetInteger</a>. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da4945b5982939f0237ad0353f973bccb8"></a>API_MINOR_VERSION&#160;</td><td class="fielddoc">
<p>Identifies the minor version of the API. </p>
<p>Minor API version can be queried before creating an NVN device by passing a NULL device pointer to <a class="el" href="classnvn_1_1_device.html#a5d4c028efd3575064282daf004181ace" title="Query properties of a device. ">nvn::Device::GetInteger</a>. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da6c482c43aff448a5e4888a2e3a426841"></a>UNIFORM_BUFFER_BINDINGS_PER_STAGE&#160;</td><td class="fielddoc">
<p>Number of uniform buffer bindings supported for each shader stage. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61dad61dee2ea2974320c3ebcc9f638b00ab"></a>MAX_UNIFORM_BUFFER_SIZE&#160;</td><td class="fielddoc">
<p>Maximum size (in bytes) of a bound uniform buffer. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da0ac709daa04fb931cc36587cf69e7c97"></a>UNIFORM_BUFFER_ALIGNMENT&#160;</td><td class="fielddoc">
<p>Minimum alignment of uniform buffer bindings. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da51d53fd5085bbb13d9e154bc22e79da4"></a>COLOR_BUFFER_BINDINGS&#160;</td><td class="fielddoc">
<p>Number of color buffer binding points. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da87e9a34487b82716c678332aa2379f58"></a>VERTEX_BUFFER_BINDINGS&#160;</td><td class="fielddoc">
<p>Number of vertex buffer binding points. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da0ecb647d1d322fe3cff105adc1358e4b"></a>TRANSFORM_FEEDBACK_BUFFER_BINDINGS&#160;</td><td class="fielddoc">
<p>Number of transform feedback buffer binding points. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da4f9f3f339d86d0c300b76a79b570c709"></a>SHADER_STORAGE_BUFFER_BINDINGS_PER_STAGE&#160;</td><td class="fielddoc">
<p>Number of shader storage buffer bindings supported for each shader stage. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da29f706670764624e94f1e9e27205339a"></a>TEXTURE_BINDINGS_PER_STAGE&#160;</td><td class="fielddoc">
<p>Number of texture and sampler bindings supported for each shader stage. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da5d58b89be73dafd06ac63b62a3da932b"></a>COUNTER_ALIGNMENT&#160;</td><td class="fielddoc">
<p>Minimum alignment for counter reports. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da5d6b04fdae598a02b51f766a2ff67c4a"></a>TRANSFORM_FEEDBACK_BUFFER_ALIGNMENT&#160;</td><td class="fielddoc">
<p>Minimum alignment of transform feedback buffer bindings. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da0dbdda786c1b7ec300462cfc8ba11732"></a>TRANSFORM_FEEDBACK_CONTROL_ALIGNMENT&#160;</td><td class="fielddoc">
<p>Minimum alignment of transform feedback control data. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da82b87ce9b727711c195258d53623de05"></a>INDIRECT_DRAW_ALIGNMENT&#160;</td><td class="fielddoc">
<p>Minimum alignment of indirect draw data. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61dafaaae98bd5984a6301a3f474b3a75a80"></a>VERTEX_ATTRIBUTES&#160;</td><td class="fielddoc">
<p>Number of vertex attributes. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61daab772e1b883109d9470045cae733075f"></a>TEXTURE_DESCRIPTOR_SIZE&#160;</td><td class="fielddoc">
<p>Size (in bytes) of a single texture descriptor stored in the pool. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61dacf4ebe7235e7ee024594c8c06985a159"></a>SAMPLER_DESCRIPTOR_SIZE&#160;</td><td class="fielddoc">
<p>Size in bytes of a single sampler descriptor. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da1585230ba0778552b803fbe968704677"></a>RESERVED_TEXTURE_DESCRIPTORS&#160;</td><td class="fielddoc">
<p>Number of entries reserved at the beginning of the texture pool for internal driver usage. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da7d6275bfbc504ca717d30c0adf52e07f"></a>RESERVED_SAMPLER_DESCRIPTORS&#160;</td><td class="fielddoc">
<p>Number of samplers that must be reserved for use by the driver. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da54532052e54a769035427d04034ee985"></a>COMMAND_BUFFER_COMMAND_ALIGNMENT&#160;</td><td class="fielddoc">
<p>Minimum alignment for command data in a command builder. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da3efcbbe368b1fbad7af0a91d7cbe2546"></a>COMMAND_BUFFER_CONTROL_ALIGNMENT&#160;</td><td class="fielddoc">
<p>Minimum alignment for control data in a command builder. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da7979a293e47d4690567f1b0227eea8ea"></a>COMMAND_BUFFER_MIN_COMMAND_SIZE&#160;</td><td class="fielddoc">
<p>Minimum size (in bytes) recommended for command data in a command builder. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da25b4e62d82e860cf2fab06c81fc09ff7"></a>COMMAND_BUFFER_MIN_CONTROL_SIZE&#160;</td><td class="fielddoc">
<p>Minimum size (in bytes) recommended for control data in a command builder. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da9876dab7aec2bc4f56784f210f84cd50"></a>SHADER_SCRATCH_MEMORY_SCALE_FACTOR_MINIMUM&#160;</td><td class="fielddoc">
<p>Minimum scale factor for providing scratch memory for non-compute shaders. </p>
<p>The minimum total amount of memory required to successfully run a non-compute shader can be computed by multiplying the amount of memory required for each shader 'warp' (collection of 32 threads) by this factor, and padding to a multiple of the value of the property <a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da8b8ab4e85b70b3f1308efc8693a6291f" title="Required granularity for shader scratch memory provided to NVN. ">nvn::DeviceInfo::SHADER_SCRATCH_MEMORY_GRANULARITY</a>. The per-warp scratch memory usage for a shader is provided in the shader compiler output.</p>
<dl class="section note"><dt>覚え書き</dt><dd>The minimum scaling factor may be different for compute and non-compute shaders. </dd></dl>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da5823bffb01b209fcc2a7ae41bcb386d7"></a>SHADER_SCRATCH_MEMORY_SCALE_FACTOR_RECOMMENDED&#160;</td><td class="fielddoc">
<p>Scale factor for the recommended amount of memory. </p>
<p>The recommended total amount of memory required to successfully run a non-compute shader can be computed by multiplying the amount of memory required for each shader 'warp' (collection of 32 threads) by this factor, and then padding to a multiple of the value of the property <a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da8b8ab4e85b70b3f1308efc8693a6291f" title="Required granularity for shader scratch memory provided to NVN. ">nvn::DeviceInfo::SHADER_SCRATCH_MEMORY_GRANULARITY</a>. The per-warp scratch memory usage for a shader, as well as the recommended total memory size for NX, are provided in the shader compiler output. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da680a0b084aacbf2e3ee8cf18b72e60f6"></a>SHADER_SCRATCH_MEMORY_ALIGNMENT&#160;</td><td class="fielddoc">
<p>Alignment required (in bytes) for the shader scratch memory. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da8b8ab4e85b70b3f1308efc8693a6291f"></a>SHADER_SCRATCH_MEMORY_GRANULARITY&#160;</td><td class="fielddoc">
<p>Required granularity for shader scratch memory provided to NVN. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da08e823335eb0a008ff50450087e0472b"></a>MAX_TEXTURE_ANISOTROPY&#160;</td><td class="fielddoc">
<p>Maximum sampler anisotropy. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da300a917d947ed3ad444d3d4a1801fff4"></a>MAX_COMPUTE_WORK_GROUP_SIZE_X&#160;</td><td class="fielddoc">
<p>Maximum number of threads in the X dimension supported in a compute work group. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da2b6fa75be9be89fb1c759cbd1182c0df"></a>MAX_COMPUTE_WORK_GROUP_SIZE_Y&#160;</td><td class="fielddoc">
<p>Maximum number of threads in the Y dimension supported in a compute work group. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da8dfeb35b77cda3e43a12e7b02f7f6bf3"></a>MAX_COMPUTE_WORK_GROUP_SIZE_Z&#160;</td><td class="fielddoc">
<p>Maximum number of threads in the Z dimension supported in a compute work group. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61dac383adf554963e9039c529bf8a680fd9"></a>MAX_COMPUTE_WORK_GROUP_SIZE_THREADS&#160;</td><td class="fielddoc">
<p>Maximum total number of threads supported in a compute work group. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da849abacc772f1a104ea13f836aa1a5e2"></a>MAX_COMPUTE_DISPATCH_WORK_GROUPS_X&#160;</td><td class="fielddoc">
<p>Maximum number of work groups in the X dimension supported in a compute dispatch. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da833290b1ad50b175f812c131ecd1f04b"></a>MAX_COMPUTE_DISPATCH_WORK_GROUPS_Y&#160;</td><td class="fielddoc">
<p>Maximum number of work groups in the Y dimension supported in a compute dispatch. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da4b16961c6becc2777028d62df43aa133"></a>MAX_COMPUTE_DISPATCH_WORK_GROUPS_Z&#160;</td><td class="fielddoc">
<p>Maximum number of work groups in the Z dimension supported in a compute dispatch. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da8a151fcc8352ec54b6b1b7ad95036511"></a>IMAGE_BINDINGS_PER_STAGE&#160;</td><td class="fielddoc">
<p>Number of image bindings supported for each shader stage. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61dae45576034cd4692845ec283c734fe193"></a>MAX_TEXTURE_POOL_SIZE&#160;</td><td class="fielddoc">
<p>Maximum number of entries (including reserved ones) supported in a texture descriptor pool. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da6774d774c25a69449531768a6b5e5b56"></a>MAX_SAMPLER_POOL_SIZE&#160;</td><td class="fielddoc">
<p>Maximum number of entries (including reserved ones) supported in a sampler descriptor pool. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da2b7ac097af7eb1b0040acad4f64f9146"></a>MAX_VIEWPORTS&#160;</td><td class="fielddoc">
<p>Maximum number of viewports. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61daac7c8b64b5615581c38bdb8dfb276857"></a>MEMPOOL_TEXTURE_OBJECT_PAGE_ALIGNMENT&#160;</td><td class="fielddoc">
<p>Granularity of memory pool regions (pages or sub-page units), where each region may not contain both texture and buffer resources. </p>
<p>For textures (other than those with a target of TEXTURE_TARGET::TARGET_BUFFER), the GPU memory subsystem arranges the texture contents in its GPU memory pages for optimal performance. This arrangment can cause memory addresses used by a texture and a buffer in the same page to collide, even if their nominal ranges within the pool don't overlap. Applications must not place texture and buffer resources within any 4KB-aligned region of the memory pool. On some GPUs supported by the Windows reference implementation, these aligned regions are 64KB in size. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61dae26f4e8b30c44a1530b0859bdc8bd90c"></a>SUPPORTS_MIN_MAX_FILTERING&#160;</td><td class="fielddoc">
<p>1 if <a class="el" href="structnvn_1_1_sampler_reduction.html#a5211732f1cebf775ee31598afb46a13fad47987b4f1bded10fc23b56029431818" title="Returns the per-component minimum value across samples accessed for texture sampling. ">SamplerReduction::MIN</a> and <a class="el" href="structnvn_1_1_sampler_reduction.html#a5211732f1cebf775ee31598afb46a13fa79a5c25cbc6628cf30a3c9d8ec56b9e9" title="Returns the per-component maximum value across samples accessed for texture sampling. ">SamplerReduction::MAX</a> are supported by the NVN implementation; 0 otherwise. </p>
<p>These modes are not supported on the Windows reference implementation for GPUs older than second-generation Maxwell GPUs. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61dadcd6c6f1a19e1069ec77d2ed44ebeb10"></a>SUPPORTS_STENCIL8_FORMAT&#160;</td><td class="fielddoc">
<p>1 if <a class="el" href="structnvn_1_1_format.html#aba2b1aac491639bb6601c28a040f5042a2fe58a20f37245def07f58311383dfe8" title="An 8-bit unsigned integer stencil component. ">Format::STENCIL8</a> is supported by the NVN implementation; 0 otherwise. </p>
<p>This format is not supported on the Windows reference implementation for GPUs older than second-generation Maxwell GPUs. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61dacb5167de8c6a4d9779a32e6a7fc99c8a"></a>SUPPORTS_ASTC_FORMATS&#160;</td><td class="fielddoc">
<p>1 if ASTC texture formats are supported by the NVN implementation; 0 otherwise. </p>
<p>Discrete GPUs do not natively support ASTC texture compression. Instead, ASTC support is emulated in the driver on the Windows reference implementation. On <a class="el" href="classnvn_1_1_texture.html#ac369f6845c5776de5dbedc84b9191e4c" title="Initialize a texture object from a texture builder using storage provided by a memory pool...">Texture::Initialize</a>, the driver allocates enough memory to fit the uncompressed texture, and then decompresses the ASTC texture data (provided through <a class="el" href="classnvn_1_1_texture_builder.html#a0960d36e2de68129e623b19db344c77b" title="Specify optional packaged texture data used to initialize texture storage. ">TextureBuilder::SetPackagedTextureData</a>) into the driver allocation. Loading new ASTC-compressed data into the texture after <a class="el" href="classnvn_1_1_texture.html#ac369f6845c5776de5dbedc84b9191e4c" title="Initialize a texture object from a texture builder using storage provided by a memory pool...">Texture::Initialize</a> is not supported. The driver allocation is freed after all commands submitted at the time of <a class="el" href="classnvn_1_1_texture.html#a8c7b46637959e0e244c50a75f87b6bb6" title="Finalize a Texture object. ">Texture::Finalize</a> have been completed on the GPU. Therefore, applications must not flush new commands that access an ASTC texture after calling <a class="el" href="classnvn_1_1_texture.html#a8c7b46637959e0e244c50a75f87b6bb6" title="Finalize a Texture object. ">Texture::Finalize</a>. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da89672203badac3254c773ca40e167534"></a>L2_SIZE&#160;</td><td class="fielddoc">
<p>Total size of L2 cache in the GPU core. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61dafa20159042fd5b8e07561ae07f393b4d"></a>MAX_TEXTURE_LEVELS&#160;</td><td class="fielddoc">
<p>Maximum number of levels supported for any texture target. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da28f764ee0cb8045287b9c666687e236c"></a>MAX_TEXTURE_LAYERS&#160;</td><td class="fielddoc">
<p>Maximum number of layers supported for any array texture target. </p>
<p>For cube map arrays, this value should be divided by 6 to obtain the number of cube map array layers supported; i.e., the limit applies to the total number of cubemap faces in the texture. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da44b79450b976074af11f7a3e0b1c5d56"></a>GLSLC_MAX_SUPPORTED_GPU_CODE_MAJOR_VERSION&#160;</td><td class="fielddoc">
<p>Maximum supported GLSLC GPU code section binary major version. </p>
<p>For precompiled shaders produced with the offline shader compiler, GLSLC, this represents the maximum major version number of the GPU code section binary that NVN can support. It is an error to try to import a binary whose major/minor versions are greater than the maximum supported version. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da36e086bec252d1bdeb57924e49766301"></a>GLSLC_MIN_SUPPORTED_GPU_CODE_MAJOR_VERSION&#160;</td><td class="fielddoc">
<p>Minimum supported GLSLC binary version. </p>
<p>For precompiled shaders produced with the offline shader compiler, GLSLC, this represents the minimum major version number of the GPU code section binary that NVN can support. It is an error to try to import a binary whose major/minor versions are less than the minimum supported version. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da4646f06c2c04d477a87dadd78e0e1655"></a>GLSLC_MAX_SUPPORTED_GPU_CODE_MINOR_VERSION&#160;</td><td class="fielddoc">
<p>Maximum supported GLSLC binary version. </p>
<p>For precompiled shaders produced with the offline shader compiler, GLSLC, this represents the maximum minor version number of the GPU code section binary that NVN can support. It is an error to try to import a binary whose major/minor versions are greater than the maximum supported version. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da3c2c85f52aa4895fdc7e60cb064a4c77"></a>GLSLC_MIN_SUPPORTED_GPU_CODE_MINOR_VERSION&#160;</td><td class="fielddoc">
<p>Minimum supported GLSLC binary version. </p>
<p>For precompiled shaders produced with the offline shader compiler, GLSLC, this represents the minimum minor version number of the GPU code section binary that NVN can support. It is an error to try to import a binary whose major/minor versions are less than the minimum supported version. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da0e897cd76b3ad7353e80e5bf397af455"></a>SUPPORTS_CONSERVATIVE_RASTER&#160;</td><td class="fielddoc">
<p>1 if conservative rasterization is supported supported by the NVN implementation; 0 otherwise. </p>
<p>Conservative rasterization requires a second-generation or newer Maxwell GPU. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61daf4e745f878f6a0561aac8ed5f4fea39c"></a>SUBPIXEL_BITS&#160;</td><td class="fielddoc">
<p>The number of bits of subpixel precision used to represent vertex window coordinates. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da0a093fe4329331a5678ccbe2070ad523"></a>MAX_SUBPIXEL_BIAS_BITS&#160;</td><td class="fielddoc">
<p>The maximum number of additional bits of subpixel precision that can be used to represent vertex window coordinates during conservative rasterization. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da5063e6883b07fbfee84a3833812a7b1d"></a>INDIRECT_DISPATCH_ALIGNMENT&#160;</td><td class="fielddoc">
<p>Minimum alignment of indirect dispatch data. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61daf4b271b11114e1c43afe1f7006c84059"></a>ZCULL_SAVE_RESTORE_ALIGNMENT&#160;</td><td class="fielddoc">
<p>Minimum alignment for ZCull save/restore buffers. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61dab68b27f061f6d566500ce4b985d7446c"></a>SHADER_SCRATCH_MEMORY_COMPUTE_SCALE_FACTOR_MINIMUM&#160;</td><td class="fielddoc">
<p>Minimum scale factor for providing scratch memory for compute shaders. </p>
<p>The minimum total amount of memory required to successfully run a compute shader can be computed by multiplying the amount of memory required for each shader 'warp' (collection of 32 threads) by this factor, and then padding to a multiple of the value of the property <a class="el" href="structnvn_1_1_device_info.html#a3a3f1fadbedcce8403a4df3b3fdea61da8b8ab4e85b70b3f1308efc8693a6291f" title="Required granularity for shader scratch memory provided to NVN. ">nvn::DeviceInfo::SHADER_SCRATCH_MEMORY_GRANULARITY</a>. The per-warp scratch memory usage for a shader is provided in the shader compiler output.</p>
<dl class="section note"><dt>覚え書き</dt><dd>The minimum scaling factor may be different for compute and non-compute shaders. </dd></dl>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61dab372d74472a67ab624b370707234a0bf"></a>LINEAR_TEXTURE_STRIDE_ALIGNMENT&#160;</td><td class="fielddoc">
<p>Minimum alignment required for stride in linear textures, in bytes. </p>
<p>Stride (distance in bytes between consecutive rows) in linear textures must be a multiple of this value. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da61c146cbc11a83d809d4235911070188"></a>LINEAR_RENDER_TARGET_STRIDE_ALIGNMENT&#160;</td><td class="fielddoc">
<p>Minimum alignment required for stride in linear render targets, in bytes. </p>
<p>Stride (distance in bytes between consecutive rows) in linear render targets must be rounded up to a multiple of this value. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61dae49ce57d078023cc8ca0890cd3ee8957"></a>MEMORY_POOL_PAGE_SIZE&#160;</td><td class="fielddoc">
<p>Size of memory pages used in physical and virtual memory pools. </p>
<p>Physical and virtual memory pools are made up of a collection of fixed-size memory pages. The size of all physical and virtual memory pools must be a multiple of the page size. Virtual memory mappings must also be aligned on page size boundaries. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da658ee81bd14e3f5446fc499046677789"></a>SUPPORTS_ZERO_FROM_UNMAPPED_VIRTUAL_POOL_PAGES&#160;</td><td class="fielddoc">
<p>1 if the implementation always returns zero values when reading from unpopulated portions of virtual memory pools; 0 otherwise. </p>
<p>On NX and second-generation Maxwell GPUs, virtual memory pools include hardware support that returns zero when accessing unpopulated portions of virtual memory pools. On older GPUs, values returned from such accesses are undefined. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da9d0b199f8fb8b36a057459d5b9f25a61"></a>UNIFORM_BUFFER_UPDATE_ALIGNMENT&#160;</td><td class="fielddoc">
<p>Alignment required (in bytes) for the offset and size of uniform buffer updates via <a class="el" href="classnvn_1_1_command_buffer.html#a0964124f933fc488eb55b5657a42bcec" title="Update the contents of a uniform buffer. ">CommandBuffer::UpdateUniformBuffer</a>. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da609be60360a4c73f89719d7d3885fc79"></a>MAX_TEXTURE_SIZE&#160;</td><td class="fielddoc">
<p>Maximum texture size (in pixels) supported for 1D, 2D and 1D array and 2D array targets. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61dac7600a78e3b9a0e22dba59f1d7f7774f"></a>MAX_BUFFER_TEXTURE_SIZE&#160;</td><td class="fielddoc">
<p>Maximum texture size (in pixels) supported for buffer textures. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da5d78df5a900374643482005a86addaf8"></a>MAX_3D_TEXTURE_SIZE&#160;</td><td class="fielddoc">
<p>Maximum texture size (in pixels) supported by 3D texture target. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61dac2fb31113d252318f5be32beefbb2448"></a>MAX_CUBE_MAP_TEXTURE_SIZE&#160;</td><td class="fielddoc">
<p>Maximum texture size (in pixels) supported by cubemap texture target. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61dab517e749d3d80ce3f85a18bf3b017200"></a>MAX_RECTANGLE_TEXTURE_SIZE&#160;</td><td class="fielddoc">
<p>Maximum texture size (in pixels) supported by rectangle texture target. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da148a03ce402c7e15c3690e388947e98a"></a>SUPPORTS_PASSTHROUGH_GEOMETRY_SHADERS&#160;</td><td class="fielddoc">
<p>1 if GLSL shaders using NV_geometry_shader_passthrough are supported by the NVN implementation; 0 otherwise. </p>
<p>This feature is not supported on the Windows reference implementation for GPUs older than second-generation Maxwell GPUs. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61dab03d46a969852aba9a131afa28922b60"></a>SUPPORTS_VIEWPORT_SWIZZLE&#160;</td><td class="fielddoc">
<p>1 if the viewport swizzle operation is supported by the NVN implementation; 0 otherwise. </p>
<p>This feature is not supported on the Windows reference implementation for GPUs older than second-generation Maxwell GPUs. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da7140dd6113e48330f26a029ea6059b1f"></a>SUPPORTS_SPARSE_TILED_PACKAGED_TEXTURES&#160;</td><td class="fielddoc">
<p>1 if the NVN implementation supports packaged texture data in sparse tiled form; 0 otherwise. </p>
<p>This feature is not supported on the Windows reference implementation for GPUs older than second-generation Maxwell GPUs. The memory layout used for NX packaged textures using a sparse tiled form is not compatible with the layout used on older GPUs. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da50ed6ebd174c356ab757d6f98347f367"></a>SUPPORTS_ADVANCED_BLEND_MODES&#160;</td><td class="fielddoc">
<p>1 if advanced blending modes (other than BlendAdvancedMode::NONE) are supported by the NVN implementation; 0 otherwise. </p>
<p>Advanced blending modes are not supported on the Windows reference implementation for GPUs older than first-generation Maxwell GPUs. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61dab04d71ac666112a082cea36de8e96888"></a>MAX_PRESENT_INTERVAL&#160;</td><td class="fielddoc">
<p>Maximum value supported by <a class="el" href="classnvn_1_1_window_builder.html#ac9bae5e7ab7566d354ba914a3510cf28" title="Sets the present interval used when presenting to this window. ">nvn::WindowBuilder::SetPresentInterval</a>. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da0f8f77317d8f615fbf4a4cfd21ca116d"></a>SUPPORTS_DRAW_TEXTURE&#160;</td><td class="fielddoc">
<p>1 if DrawTexture is supported by the NVN implementation; 0 otherwise. </p>
<p>This feature is not supported on the Windows reference implementation for GPUs older than first-generation Maxwell GPUs. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da5fd79160d3916db7416b66ee8d91dc68"></a>SUPPORTS_TARGET_INDEPENDENT_RASTERIZATION&#160;</td><td class="fielddoc">
<p>1 if the NVN implementation supports target-independent rasterization, 0 otherwise. </p>
<p>This feature is not supported on the Windows reference implementation for GPUs older than second-generation Maxwell GPUs. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61daeffeb8dc90cf6efd5404df0b273f0a52"></a>SUPPORTS_FRAGMENT_COVERAGE_TO_COLOR&#160;</td><td class="fielddoc">
<p>1 if the NVN implementation supports fragment coverage to color, 0 otherwise. </p>
<p>This feature is not supported on the Windows reference implementation for GPUs older than second-generation Maxwell GPUs. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da53b35c7c55326f94c5d45afb2d516155"></a>SUPPORTS_POST_DEPTH_COVERAGE&#160;</td><td class="fielddoc">
<p>1 if the NVN implementation supports post-depth coverage, 0 otherwise. </p>
<p>This feature is not supported on the Windows reference implementation for GPUs older than second-generation Maxwell GPUs. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61daa6b2134777aed24f8d9dd7968fb8d1f9"></a>SUPPORTS_IMAGES_USING_TEXTURE_HANDLES&#160;</td><td class="fielddoc">
<p>1 if the NVN implementation supports using texture handles for image accesses, 0 otherwise. </p>
<p>On NX, texture and image descriptors written into the texture pool use the same format, and texture handle values can be used in <a class="el" href="classnvn_1_1_command_buffer.html#aa4748cba765d583a25c409e57645c7ab" title="Bind a Texture to use for image loads and stores in shaders. ">CommandBuffer::BindImage</a> or for bindless image access. On the Windows reference implementation, this is also true except when running on Kepler-family GPUs. On those GPUs, texture and image descriptors do not have the same format, and their handles can not be used interchangeably.</p>
<dl class="section warning"><dt>警告</dt><dd>When using cubemap and cubemap array textures as images, separate image handles must be used even on platforms where this property is set to 1. </dd></dl>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da759155616d670544a7472f3cf267aa17"></a>SUPPORTS_SAMPLE_LOCATIONS&#160;</td><td class="fielddoc">
<p>1 if the NVN implementation supports programmable sample locations, 0 otherwise. </p>
<p>This feature is not supported on the Windows reference implementation for GPUs older than second-generation Maxwell GPUs. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da9c1def352a8453c0bddfc2025a81ff89"></a>MAX_SAMPLE_LOCATION_TABLE_ENTRIES&#160;</td><td class="fielddoc">
<p>Total number of programmable sample locations in a <a class="el" href="classnvn_1_1_multisample_state.html" title="API state object controlling multisample rasterization and sample processing. ">MultisampleState</a> object. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da739f2eaed3bd21ca3fa38b4a1fd6eed7"></a>SHADER_CODE_MEMORY_POOL_PADDING_SIZE&#160;</td><td class="fielddoc">
<p>Amount of padding required at the end of a memory pool holding shader code. </p>
<p>Shader code may be stored in memory pools with the <a class="el" href="structnvn_1_1_memory_pool_flags.html#a9cfd88ffbebcaed533927f83672e1356a1ffdc01c00bf57c8a42913d7600f9233" title="Indicates that the memory pool may be used to store shader code for execution. ">MemoryPoolFlags::SHADER_CODE</a> flag set. However, applications must avoid storing shader code near the end of the memory pool. GPU shader cores may pre-fetch beyond the last byte of actual shader code and could fault if unpopulated virtual memory beyond the end of the pool is accessed. On NX, the last 1KB of the memory pool should not be used for shader code. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da3a16681fe4a7e2af09fb5c4d16932ad6"></a>MAX_PATCH_SIZE&#160;</td><td class="fielddoc">
<p>Maximum number of vertices in each patch primitive. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da9b4746d96798bfe8e79dda44079c1320"></a>QUEUE_COMMAND_MEMORY_GRANULARITY&#160;</td><td class="fielddoc">
<p>Required granularity for per-queue command memory. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61dad520d40ae36a1157a8b14d82b0d2265e"></a>QUEUE_COMMAND_MEMORY_MIN_SIZE&#160;</td><td class="fielddoc">
<p>Minimum allowed size for per-queue command memory. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da550eeb501d06e0b13e12ab274aec0046"></a>QUEUE_COMMAND_MEMORY_DEFAULT_SIZE&#160;</td><td class="fielddoc">
<p>Default size for per-queue command memory. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da185333b57b33060c029e2b491e04f358"></a>QUEUE_COMPUTE_MEMORY_GRANULARITY&#160;</td><td class="fielddoc">
<p>Required granularity for per-queue compute memory. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da7796d6de7155c86cbd484d4ecdf08a3d"></a>QUEUE_COMPUTE_MEMORY_MIN_SIZE&#160;</td><td class="fielddoc">
<p>Minimum allowed size for per-queue compute memory, if non-zero. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61daacf0d209b20673ffe4e9e73d3d145d33"></a>QUEUE_COMPUTE_MEMORY_DEFAULT_SIZE&#160;</td><td class="fielddoc">
<p>Default size for per-queue compute memory. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da56cb159f882f2e4ce6536f9adf5a799f"></a>QUEUE_COMMAND_MEMORY_MIN_FLUSH_THRESHOLD&#160;</td><td class="fielddoc">
<p>Minimum flush threshold size for per-queue command memory provided to NVN. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61dabcc63974ac3743f1488af339626441eb"></a>SUPPORTS_FRAGMENT_SHADER_INTERLOCK&#160;</td><td class="fielddoc">
<p>1 if GLSL fragment shaders with interlocks (NV_fragment_shader_interlock) are supported by the NVN implementation; 0 otherwise. </p>
<p>These modes are not supported on the Windows reference implementation for GPUs older than second-generation Maxwell GPUs. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61dabe5e6208b07a54be6fae234730e8610e"></a>MAX_TEXTURES_PER_WINDOW&#160;</td><td class="fielddoc">
<p>Maximum value supported by <a class="el" href="classnvn_1_1_window_builder.html#a467db53d5d36313074fb40b249772ec2" title="Sets the textures used for presenting to this window. ">nvn::WindowBuilder::SetTextures</a>. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61dacf971e5ea3cdc61cdd0a3a8e4a64a5d8"></a>MIN_TEXTURES_PER_WINDOW&#160;</td><td class="fielddoc">
<p>Minimum value supported by <a class="el" href="classnvn_1_1_window_builder.html#a467db53d5d36313074fb40b249772ec2" title="Sets the textures used for presenting to this window. ">nvn::WindowBuilder::SetTextures</a>. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da984b90d896c67d5f51418b7963cc45db"></a>SUPPORTS_DEBUG_LAYER&#160;</td><td class="fielddoc">
<p>1 if the NVN debug layer is supported by this version of the driver, 0 otherwise. </p>
<p>Support for NVN debug layer can be queried before creating an NVN device by passing a NULL device pointer to <a class="el" href="classnvn_1_1_device.html#a5d4c028efd3575064282daf004181ace" title="Query properties of a device. ">nvn::Device::GetInteger</a>. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da86e779da2372eb12cc77208d17c11285"></a>QUEUE_CONTROL_MEMORY_MIN_SIZE&#160;</td><td class="fielddoc">
<p>Minimum allowed size for queue control memory. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da6b9621e4aa352be6731ffc7cef65040c"></a>QUEUE_CONTROL_MEMORY_DEFAULT_SIZE&#160;</td><td class="fielddoc">
<p>Default size for queue control memory. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da443a805f3acae58c298310acde48b61d"></a>QUEUE_CONTROL_MEMORY_GRANULARITY&#160;</td><td class="fielddoc">
<p>Required granularity for queue control memory. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da25359ca20239ea0f5fbc532549f60c65"></a>SEPARATE_TEXTURE_BINDINGS_PER_STAGE&#160;</td><td class="fielddoc">
<p>Number of separate texture bindings supported for each shader stage. </p>
<p>This value identifies the number of separate texture bindings available for devices initialized with <a class="el" href="structnvn_1_1_device_flag_bits.html#ad00406a44172ac4052ce983e8b978999ab7f10346fa515d311b19a8669f2bdb87" title="Enable (TRUE) or disable (FALSE) separate sampler/texture support. ">nvn::DeviceFlagBits::ENABLE_SEPARATE_SAMPLER_TEXTURE_SUPPORT</a> set. For devices initialized without the bit set, separate texture bindings may not be used. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61dace1448da822e985f3a949b09f7827a8b"></a>SEPARATE_SAMPLER_BINDINGS_PER_STAGE&#160;</td><td class="fielddoc">
<p>Number of separate sampler bindings supported for each shader stage. </p>
<p>This value identifies the number of separate sampler bindings available for devices initialized with <a class="el" href="structnvn_1_1_device_flag_bits.html#ad00406a44172ac4052ce983e8b978999ab7f10346fa515d311b19a8669f2bdb87" title="Enable (TRUE) or disable (FALSE) separate sampler/texture support. ">nvn::DeviceFlagBits::ENABLE_SEPARATE_SAMPLER_TEXTURE_SUPPORT</a> set. For devices initialized without the bit set, separate sampler bindings may not be used. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da13660cb0504ec91768b8b393763940ec"></a>DEBUG_GROUPS_MAX_DOMAIN_ID&#160;</td><td class="fielddoc">
<p>Value of the last valid debug groups domain ID. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3a3f1fadbedcce8403a4df3b3fdea61da189d8143d4c26a7c81abaee5656d476e"></a>EVENTS_SUPPORT_REDUCTION_OPERATIONS&#160;</td><td class="fielddoc">
<p>Does the device support reduction operations for events. </p>
<p>This value indicates whether a device supports extended reduction operations when an event is signaled. A value of 0 indicates that only the <a class="el" href="structnvn_1_1_event_signal_mode.html#a7a3c212b37875b4847cd4051d8227e32ab731f3db333090df1412ed2b3d16343b" title="Store the value provided by the SignalEvent command to event memory. ">EventSignalMode::WRITE</a> mode is supported. A value of 1 indicates that all <a class="el" href="structnvn_1_1_event_signal_mode.html" title="Method used by CommandBuffer::SignalEvent to update event memory. ">EventSignalMode</a> values are supported. </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
</body>
</html>
