# Standard Cell Design Project â€“ SKY130

## ðŸ“Œ Project Overview
This repository documents my ongoing work on **CMOS standard cell design using the SKY130 (130nm) PDK**.  
The objective of this project is to understand and implement the complete standard cell design flow from schematic to layout-level verification.

---

## âœ… Work Completed

- Transistor-level design of:
  - CMOS Inverter (INV)
  - 2-Input NAND Gate
  - 2-Input NOR Gate
- SPICE simulation using NGSPICE
- Physical layout design using Magic
- Design Rule Check (DRC) verification
- Parasitic extraction from layout
- Switch-level functional verification using IRSIM

This work demonstrates understanding of:
- Pull-up and Pull-down network design
- CMOS logic implementation
- Layout design rules (130nm)
- Basic ASIC standard cell development flow

---

## ðŸ”„ Current Focus

- Layout optimization and area improvement  
- Propagation delay analysis  
- Power estimation fundamentals  
- Preparing for integration into larger digital design flows  

---

## ðŸ—“ Estimated Completion

**May 2026**

---

## ðŸŽ¯ Long-Term Goal

The long-term objective of this project is to transition from CMOS standard cell design to **GaN-based circuit drivers**, focusing on high-speed and high-power device applications.

---

## ðŸ“ˆ Project Status

ðŸŸ¢ Ongoing â€“ Continuous updates and improvements will be pushed to this repository.
