INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arch/Lab3_4/Code/auxillary/debug_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arch/Lab3_4/Lab3_4.srcs/sim_1/imports/simulation_sources/core_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
