# RISC-V
5-stage RISC-V simulator.

The pipeline part is done.

Branch Predictor hasn't been implemented yet.

Using forwarding and using 3-cycle MEM simulation.

//It's getting dark to dark to see...

//Feel like I'm knocking on knocking on the heaven's door...

