
4.IMU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d30  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004fc  08008ee0  08008ee0  00018ee0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080093dc  080093dc  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  080093dc  080093dc  000193dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080093e4  080093e4  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093e4  080093e4  000193e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080093e8  080093e8  000193e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080093ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          00000038  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000218  20000218  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000adf3  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002538  00000000  00000000  0002b003  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bd8  00000000  00000000  0002d540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000a90  00000000  00000000  0002e118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004f26  00000000  00000000  0002eba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c065  00000000  00000000  00033ace  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e4e72  00000000  00000000  0003fb33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001249a5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000451c  00000000  00000000  001249f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008ec8 	.word	0x08008ec8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	08008ec8 	.word	0x08008ec8

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9aa 	b.w	8001014 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468e      	mov	lr, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d14d      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d52:	428a      	cmp	r2, r1
 8000d54:	4694      	mov	ip, r2
 8000d56:	d969      	bls.n	8000e2c <__udivmoddi4+0xe8>
 8000d58:	fab2 f282 	clz	r2, r2
 8000d5c:	b152      	cbz	r2, 8000d74 <__udivmoddi4+0x30>
 8000d5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d62:	f1c2 0120 	rsb	r1, r2, #32
 8000d66:	fa20 f101 	lsr.w	r1, r0, r1
 8000d6a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d72:	4094      	lsls	r4, r2
 8000d74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d7e:	fa1f f78c 	uxth.w	r7, ip
 8000d82:	fb08 e316 	mls	r3, r8, r6, lr
 8000d86:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d8a:	fb06 f107 	mul.w	r1, r6, r7
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d9a:	f080 811f 	bcs.w	8000fdc <__udivmoddi4+0x298>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 811c 	bls.w	8000fdc <__udivmoddi4+0x298>
 8000da4:	3e02      	subs	r6, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a5b      	subs	r3, r3, r1
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db8:	fb00 f707 	mul.w	r7, r0, r7
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x92>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc8:	f080 810a 	bcs.w	8000fe0 <__udivmoddi4+0x29c>
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	f240 8107 	bls.w	8000fe0 <__udivmoddi4+0x29c>
 8000dd2:	4464      	add	r4, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dda:	1be4      	subs	r4, r4, r7
 8000ddc:	2600      	movs	r6, #0
 8000dde:	b11d      	cbz	r5, 8000de8 <__udivmoddi4+0xa4>
 8000de0:	40d4      	lsrs	r4, r2
 8000de2:	2300      	movs	r3, #0
 8000de4:	e9c5 4300 	strd	r4, r3, [r5]
 8000de8:	4631      	mov	r1, r6
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0xc2>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80ef 	beq.w	8000fd6 <__udivmoddi4+0x292>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x160>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0xd4>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80f9 	bhi.w	800100a <__udivmoddi4+0x2c6>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	469e      	mov	lr, r3
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0e0      	beq.n	8000de8 <__udivmoddi4+0xa4>
 8000e26:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e2a:	e7dd      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000e2c:	b902      	cbnz	r2, 8000e30 <__udivmoddi4+0xec>
 8000e2e:	deff      	udf	#255	; 0xff
 8000e30:	fab2 f282 	clz	r2, r2
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f040 8092 	bne.w	8000f5e <__udivmoddi4+0x21a>
 8000e3a:	eba1 010c 	sub.w	r1, r1, ip
 8000e3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	2601      	movs	r6, #1
 8000e48:	0c20      	lsrs	r0, r4, #16
 8000e4a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e4e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e56:	fb0e f003 	mul.w	r0, lr, r3
 8000e5a:	4288      	cmp	r0, r1
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x12c>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x12a>
 8000e68:	4288      	cmp	r0, r1
 8000e6a:	f200 80cb 	bhi.w	8001004 <__udivmoddi4+0x2c0>
 8000e6e:	4643      	mov	r3, r8
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e78:	fb07 1110 	mls	r1, r7, r0, r1
 8000e7c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e80:	fb0e fe00 	mul.w	lr, lr, r0
 8000e84:	45a6      	cmp	lr, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x156>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e90:	d202      	bcs.n	8000e98 <__udivmoddi4+0x154>
 8000e92:	45a6      	cmp	lr, r4
 8000e94:	f200 80bb 	bhi.w	800100e <__udivmoddi4+0x2ca>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ea2:	e79c      	b.n	8000dde <__udivmoddi4+0x9a>
 8000ea4:	f1c6 0720 	rsb	r7, r6, #32
 8000ea8:	40b3      	lsls	r3, r6
 8000eaa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eb2:	fa20 f407 	lsr.w	r4, r0, r7
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	40f9      	lsrs	r1, r7
 8000ebe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eca:	0c20      	lsrs	r0, r4, #16
 8000ecc:	fa1f fe8c 	uxth.w	lr, ip
 8000ed0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ed4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed8:	fb08 f00e 	mul.w	r0, r8, lr
 8000edc:	4288      	cmp	r0, r1
 8000ede:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee2:	d90b      	bls.n	8000efc <__udivmoddi4+0x1b8>
 8000ee4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eec:	f080 8088 	bcs.w	8001000 <__udivmoddi4+0x2bc>
 8000ef0:	4288      	cmp	r0, r1
 8000ef2:	f240 8085 	bls.w	8001000 <__udivmoddi4+0x2bc>
 8000ef6:	f1a8 0802 	sub.w	r8, r8, #2
 8000efa:	4461      	add	r1, ip
 8000efc:	1a09      	subs	r1, r1, r0
 8000efe:	b2a4      	uxth	r4, r4
 8000f00:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f04:	fb09 1110 	mls	r1, r9, r0, r1
 8000f08:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f10:	458e      	cmp	lr, r1
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1e2>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f1c:	d26c      	bcs.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f1e:	458e      	cmp	lr, r1
 8000f20:	d96a      	bls.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4461      	add	r1, ip
 8000f26:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f2a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f2e:	eba1 010e 	sub.w	r1, r1, lr
 8000f32:	42a1      	cmp	r1, r4
 8000f34:	46c8      	mov	r8, r9
 8000f36:	46a6      	mov	lr, r4
 8000f38:	d356      	bcc.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f3a:	d053      	beq.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x212>
 8000f3e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f42:	eb61 010e 	sbc.w	r1, r1, lr
 8000f46:	fa01 f707 	lsl.w	r7, r1, r7
 8000f4a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f4e:	40f1      	lsrs	r1, r6
 8000f50:	431f      	orrs	r7, r3
 8000f52:	e9c5 7100 	strd	r7, r1, [r5]
 8000f56:	2600      	movs	r6, #0
 8000f58:	4631      	mov	r1, r6
 8000f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5e:	f1c2 0320 	rsb	r3, r2, #32
 8000f62:	40d8      	lsrs	r0, r3
 8000f64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f68:	fa21 f303 	lsr.w	r3, r1, r3
 8000f6c:	4091      	lsls	r1, r2
 8000f6e:	4301      	orrs	r1, r0
 8000f70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f74:	fa1f fe8c 	uxth.w	lr, ip
 8000f78:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f7c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f80:	0c0b      	lsrs	r3, r1, #16
 8000f82:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f86:	fb00 f60e 	mul.w	r6, r0, lr
 8000f8a:	429e      	cmp	r6, r3
 8000f8c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x260>
 8000f92:	eb1c 0303 	adds.w	r3, ip, r3
 8000f96:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f9a:	d22f      	bcs.n	8000ffc <__udivmoddi4+0x2b8>
 8000f9c:	429e      	cmp	r6, r3
 8000f9e:	d92d      	bls.n	8000ffc <__udivmoddi4+0x2b8>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	1b9b      	subs	r3, r3, r6
 8000fa6:	b289      	uxth	r1, r1
 8000fa8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fac:	fb07 3316 	mls	r3, r7, r6, r3
 8000fb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fb8:	428b      	cmp	r3, r1
 8000fba:	d908      	bls.n	8000fce <__udivmoddi4+0x28a>
 8000fbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fc4:	d216      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fc6:	428b      	cmp	r3, r1
 8000fc8:	d914      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fca:	3e02      	subs	r6, #2
 8000fcc:	4461      	add	r1, ip
 8000fce:	1ac9      	subs	r1, r1, r3
 8000fd0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fd4:	e738      	b.n	8000e48 <__udivmoddi4+0x104>
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e705      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e3      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6f8      	b.n	8000dd6 <__udivmoddi4+0x92>
 8000fe4:	454b      	cmp	r3, r9
 8000fe6:	d2a9      	bcs.n	8000f3c <__udivmoddi4+0x1f8>
 8000fe8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fec:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7a3      	b.n	8000f3c <__udivmoddi4+0x1f8>
 8000ff4:	4646      	mov	r6, r8
 8000ff6:	e7ea      	b.n	8000fce <__udivmoddi4+0x28a>
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	e794      	b.n	8000f26 <__udivmoddi4+0x1e2>
 8000ffc:	4640      	mov	r0, r8
 8000ffe:	e7d1      	b.n	8000fa4 <__udivmoddi4+0x260>
 8001000:	46d0      	mov	r8, sl
 8001002:	e77b      	b.n	8000efc <__udivmoddi4+0x1b8>
 8001004:	3b02      	subs	r3, #2
 8001006:	4461      	add	r1, ip
 8001008:	e732      	b.n	8000e70 <__udivmoddi4+0x12c>
 800100a:	4630      	mov	r0, r6
 800100c:	e709      	b.n	8000e22 <__udivmoddi4+0xde>
 800100e:	4464      	add	r4, ip
 8001010:	3802      	subs	r0, #2
 8001012:	e742      	b.n	8000e9a <__udivmoddi4+0x156>

08001014 <__aeabi_idiv0>:
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8001018:	b480      	push	{r7}
 800101a:	b085      	sub	sp, #20
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8001022:	4a13      	ldr	r2, [pc, #76]	; (8001070 <LL_SYSCFG_SetEXTISource+0x58>)
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	b2db      	uxtb	r3, r3
 8001028:	3302      	adds	r3, #2
 800102a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	0c1b      	lsrs	r3, r3, #16
 8001032:	43db      	mvns	r3, r3
 8001034:	ea02 0103 	and.w	r1, r2, r3
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	0c1b      	lsrs	r3, r3, #16
 800103c:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	fa93 f3a3 	rbit	r3, r3
 8001044:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	fab3 f383 	clz	r3, r3
 800104c:	b2db      	uxtb	r3, r3
 800104e:	461a      	mov	r2, r3
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	fa03 f202 	lsl.w	r2, r3, r2
 8001056:	4806      	ldr	r0, [pc, #24]	; (8001070 <LL_SYSCFG_SetEXTISource+0x58>)
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	b2db      	uxtb	r3, r3
 800105c:	430a      	orrs	r2, r1
 800105e:	3302      	adds	r3, #2
 8001060:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8001064:	bf00      	nop
 8001066:	3714      	adds	r7, #20
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr
 8001070:	40013800 	.word	0x40013800

08001074 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001074:	b480      	push	{r7}
 8001076:	b089      	sub	sp, #36	; 0x24
 8001078:	af00      	add	r7, sp, #0
 800107a:	60f8      	str	r0, [r7, #12]
 800107c:	60b9      	str	r1, [r7, #8]
 800107e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	fa93 f3a3 	rbit	r3, r3
 800108e:	613b      	str	r3, [r7, #16]
  return result;
 8001090:	693b      	ldr	r3, [r7, #16]
 8001092:	fab3 f383 	clz	r3, r3
 8001096:	b2db      	uxtb	r3, r3
 8001098:	005b      	lsls	r3, r3, #1
 800109a:	2103      	movs	r1, #3
 800109c:	fa01 f303 	lsl.w	r3, r1, r3
 80010a0:	43db      	mvns	r3, r3
 80010a2:	401a      	ands	r2, r3
 80010a4:	68bb      	ldr	r3, [r7, #8]
 80010a6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	fa93 f3a3 	rbit	r3, r3
 80010ae:	61bb      	str	r3, [r7, #24]
  return result;
 80010b0:	69bb      	ldr	r3, [r7, #24]
 80010b2:	fab3 f383 	clz	r3, r3
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	005b      	lsls	r3, r3, #1
 80010ba:	6879      	ldr	r1, [r7, #4]
 80010bc:	fa01 f303 	lsl.w	r3, r1, r3
 80010c0:	431a      	orrs	r2, r3
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	601a      	str	r2, [r3, #0]
}
 80010c6:	bf00      	nop
 80010c8:	3724      	adds	r7, #36	; 0x24
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr

080010d2 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80010d2:	b480      	push	{r7}
 80010d4:	b089      	sub	sp, #36	; 0x24
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	60f8      	str	r0, [r7, #12]
 80010da:	60b9      	str	r1, [r7, #8]
 80010dc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	68da      	ldr	r2, [r3, #12]
 80010e2:	68bb      	ldr	r3, [r7, #8]
 80010e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010e6:	697b      	ldr	r3, [r7, #20]
 80010e8:	fa93 f3a3 	rbit	r3, r3
 80010ec:	613b      	str	r3, [r7, #16]
  return result;
 80010ee:	693b      	ldr	r3, [r7, #16]
 80010f0:	fab3 f383 	clz	r3, r3
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	005b      	lsls	r3, r3, #1
 80010f8:	2103      	movs	r1, #3
 80010fa:	fa01 f303 	lsl.w	r3, r1, r3
 80010fe:	43db      	mvns	r3, r3
 8001100:	401a      	ands	r2, r3
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	fa93 f3a3 	rbit	r3, r3
 800110c:	61bb      	str	r3, [r7, #24]
  return result;
 800110e:	69bb      	ldr	r3, [r7, #24]
 8001110:	fab3 f383 	clz	r3, r3
 8001114:	b2db      	uxtb	r3, r3
 8001116:	005b      	lsls	r3, r3, #1
 8001118:	6879      	ldr	r1, [r7, #4]
 800111a:	fa01 f303 	lsl.w	r3, r1, r3
 800111e:	431a      	orrs	r2, r3
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	60da      	str	r2, [r3, #12]
}
 8001124:	bf00      	nop
 8001126:	3724      	adds	r7, #36	; 0x24
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr

08001130 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	041a      	lsls	r2, r3, #16
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	619a      	str	r2, [r3, #24]
}
 8001142:	bf00      	nop
 8001144:	370c      	adds	r7, #12
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
	...

08001150 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001150:	b480      	push	{r7}
 8001152:	b085      	sub	sp, #20
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001158:	4b08      	ldr	r3, [pc, #32]	; (800117c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800115a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800115c:	4907      	ldr	r1, [pc, #28]	; (800117c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4313      	orrs	r3, r2
 8001162:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001164:	4b05      	ldr	r3, [pc, #20]	; (800117c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001166:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	4013      	ands	r3, r2
 800116c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800116e:	68fb      	ldr	r3, [r7, #12]
}
 8001170:	bf00      	nop
 8001172:	3714      	adds	r7, #20
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr
 800117c:	40023800 	.word	0x40023800

08001180 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b088      	sub	sp, #32
 8001184:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8001186:	f107 0318 	add.w	r3, r7, #24
 800118a:	2200      	movs	r2, #0
 800118c:	601a      	str	r2, [r3, #0]
 800118e:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001190:	463b      	mov	r3, r7
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	605a      	str	r2, [r3, #4]
 8001198:	609a      	str	r2, [r3, #8]
 800119a:	60da      	str	r2, [r3, #12]
 800119c:	611a      	str	r2, [r3, #16]
 800119e:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80011a0:	2004      	movs	r0, #4
 80011a2:	f7ff ffd5 	bl	8001150 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 80011a6:	2080      	movs	r0, #128	; 0x80
 80011a8:	f7ff ffd2 	bl	8001150 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80011ac:	2001      	movs	r0, #1
 80011ae:	f7ff ffcf 	bl	8001150 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80011b2:	2002      	movs	r0, #2
 80011b4:	f7ff ffcc 	bl	8001150 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 80011b8:	2008      	movs	r0, #8
 80011ba:	f7ff ffc9 	bl	8001150 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOG);
 80011be:	2040      	movs	r0, #64	; 0x40
 80011c0:	f7ff ffc6 	bl	8001150 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin);
 80011c4:	f244 0181 	movw	r1, #16513	; 0x4081
 80011c8:	4861      	ldr	r0, [pc, #388]	; (8001350 <MX_GPIO_Init+0x1d0>)
 80011ca:	f7ff ffb1 	bl	8001130 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin);
 80011ce:	2140      	movs	r1, #64	; 0x40
 80011d0:	4860      	ldr	r0, [pc, #384]	; (8001354 <MX_GPIO_Init+0x1d4>)
 80011d2:	f7ff ffad 	bl	8001130 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 80011d6:	4960      	ldr	r1, [pc, #384]	; (8001358 <MX_GPIO_Init+0x1d8>)
 80011d8:	2002      	movs	r0, #2
 80011da:	f7ff ff1d 	bl	8001018 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 80011de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011e2:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 80011e4:	2301      	movs	r3, #1
 80011e6:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80011e8:	2300      	movs	r3, #0
 80011ea:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 80011ec:	2301      	movs	r3, #1
 80011ee:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 80011f0:	f107 0318 	add.w	r3, r7, #24
 80011f4:	4618      	mov	r0, r3
 80011f6:	f001 ff47 	bl	8003088 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(USER_Btn_GPIO_Port, USER_Btn_Pin, LL_GPIO_PULL_NO);
 80011fa:	2200      	movs	r2, #0
 80011fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001200:	4856      	ldr	r0, [pc, #344]	; (800135c <MX_GPIO_Init+0x1dc>)
 8001202:	f7ff ff66 	bl	80010d2 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(USER_Btn_GPIO_Port, USER_Btn_Pin, LL_GPIO_MODE_INPUT);
 8001206:	2200      	movs	r2, #0
 8001208:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800120c:	4853      	ldr	r0, [pc, #332]	; (800135c <MX_GPIO_Init+0x1dc>)
 800120e:	f7ff ff31 	bl	8001074 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001212:	2332      	movs	r3, #50	; 0x32
 8001214:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001216:	2302      	movs	r3, #2
 8001218:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800121a:	2303      	movs	r3, #3
 800121c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800121e:	2300      	movs	r3, #0
 8001220:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001222:	2300      	movs	r3, #0
 8001224:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 8001226:	230b      	movs	r3, #11
 8001228:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800122a:	463b      	mov	r3, r7
 800122c:	4619      	mov	r1, r3
 800122e:	484b      	ldr	r0, [pc, #300]	; (800135c <MX_GPIO_Init+0x1dc>)
 8001230:	f002 f8b0 	bl	8003394 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001234:	2386      	movs	r3, #134	; 0x86
 8001236:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001238:	2302      	movs	r3, #2
 800123a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800123c:	2303      	movs	r3, #3
 800123e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001244:	2300      	movs	r3, #0
 8001246:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 8001248:	230b      	movs	r3, #11
 800124a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124c:	463b      	mov	r3, r7
 800124e:	4619      	mov	r1, r3
 8001250:	4843      	ldr	r0, [pc, #268]	; (8001360 <MX_GPIO_Init+0x1e0>)
 8001252:	f002 f89f 	bl	8003394 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001256:	f244 0381 	movw	r3, #16513	; 0x4081
 800125a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800125c:	2301      	movs	r3, #1
 800125e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001260:	2300      	movs	r3, #0
 8001262:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001264:	2300      	movs	r3, #0
 8001266:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001268:	2300      	movs	r3, #0
 800126a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800126c:	463b      	mov	r3, r7
 800126e:	4619      	mov	r1, r3
 8001270:	4837      	ldr	r0, [pc, #220]	; (8001350 <MX_GPIO_Init+0x1d0>)
 8001272:	f002 f88f 	bl	8003394 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 8001276:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800127a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800127c:	2300      	movs	r3, #0
 800127e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001280:	2300      	movs	r3, #0
 8001282:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001284:	463b      	mov	r3, r7
 8001286:	4619      	mov	r1, r3
 8001288:	4831      	ldr	r0, [pc, #196]	; (8001350 <MX_GPIO_Init+0x1d0>)
 800128a:	f002 f883 	bl	8003394 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800128e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001292:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001294:	2302      	movs	r3, #2
 8001296:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001298:	2303      	movs	r3, #3
 800129a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800129c:	2300      	movs	r3, #0
 800129e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80012a0:	2300      	movs	r3, #0
 80012a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 80012a4:	230b      	movs	r3, #11
 80012a6:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80012a8:	463b      	mov	r3, r7
 80012aa:	4619      	mov	r1, r3
 80012ac:	4828      	ldr	r0, [pc, #160]	; (8001350 <MX_GPIO_Init+0x1d0>)
 80012ae:	f002 f871 	bl	8003394 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80012b2:	2340      	movs	r3, #64	; 0x40
 80012b4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80012b6:	2301      	movs	r3, #1
 80012b8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80012ba:	2300      	movs	r3, #0
 80012bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80012be:	2300      	movs	r3, #0
 80012c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80012c2:	2300      	movs	r3, #0
 80012c4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80012c6:	463b      	mov	r3, r7
 80012c8:	4619      	mov	r1, r3
 80012ca:	4822      	ldr	r0, [pc, #136]	; (8001354 <MX_GPIO_Init+0x1d4>)
 80012cc:	f002 f862 	bl	8003394 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80012d0:	2380      	movs	r3, #128	; 0x80
 80012d2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80012d4:	2300      	movs	r3, #0
 80012d6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80012d8:	2300      	movs	r3, #0
 80012da:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80012dc:	463b      	mov	r3, r7
 80012de:	4619      	mov	r1, r3
 80012e0:	481c      	ldr	r0, [pc, #112]	; (8001354 <MX_GPIO_Init+0x1d4>)
 80012e2:	f002 f857 	bl	8003394 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80012e6:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80012ea:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80012ec:	2302      	movs	r3, #2
 80012ee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80012f0:	2303      	movs	r3, #3
 80012f2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80012f4:	2300      	movs	r3, #0
 80012f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80012f8:	2300      	movs	r3, #0
 80012fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_10;
 80012fc:	230a      	movs	r3, #10
 80012fe:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001300:	463b      	mov	r3, r7
 8001302:	4619      	mov	r1, r3
 8001304:	4816      	ldr	r0, [pc, #88]	; (8001360 <MX_GPIO_Init+0x1e0>)
 8001306:	f002 f845 	bl	8003394 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800130a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800130e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001310:	2300      	movs	r3, #0
 8001312:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001314:	2300      	movs	r3, #0
 8001316:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001318:	463b      	mov	r3, r7
 800131a:	4619      	mov	r1, r3
 800131c:	4810      	ldr	r0, [pc, #64]	; (8001360 <MX_GPIO_Init+0x1e0>)
 800131e:	f002 f839 	bl	8003394 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001322:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001326:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001328:	2302      	movs	r3, #2
 800132a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800132c:	2303      	movs	r3, #3
 800132e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001330:	2300      	movs	r3, #0
 8001332:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001334:	2300      	movs	r3, #0
 8001336:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 8001338:	230b      	movs	r3, #11
 800133a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800133c:	463b      	mov	r3, r7
 800133e:	4619      	mov	r1, r3
 8001340:	4804      	ldr	r0, [pc, #16]	; (8001354 <MX_GPIO_Init+0x1d4>)
 8001342:	f002 f827 	bl	8003394 <LL_GPIO_Init>

}
 8001346:	bf00      	nop
 8001348:	3720      	adds	r7, #32
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	40020400 	.word	0x40020400
 8001354:	40021800 	.word	0x40021800
 8001358:	00f00003 	.word	0x00f00003
 800135c:	40020800 	.word	0x40020800
 8001360:	40020000 	.word	0x40020000

08001364 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	601a      	str	r2, [r3, #0]
}
 8001378:	bf00      	nop
 800137a:	370c      	adds	r7, #12
 800137c:	46bd      	mov	sp, r7
 800137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001382:	4770      	bx	lr

08001384 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          ENGC          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENGC);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	601a      	str	r2, [r3, #0]
}
 8001398:	bf00      	nop
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr

080013a4 <LL_I2C_SetOwnAddress2>:
  * @param  I2Cx I2C Instance.
  * @param  OwnAddress2 This parameter must be a value between Min_Data=0 and Max_Data=0x7F.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_ADD2, OwnAddress2);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	68db      	ldr	r3, [r3, #12]
 80013b2:	f023 02fe 	bic.w	r2, r3, #254	; 0xfe
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	431a      	orrs	r2, r3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	60da      	str	r2, [r3, #12]
}
 80013be:	bf00      	nop
 80013c0:	370c      	adds	r7, #12
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr

080013ca <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         ENDUAL        LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 80013ca:	b480      	push	{r7}
 80013cc:	b083      	sub	sp, #12
 80013ce:	af00      	add	r7, sp, #0
 80013d0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	68db      	ldr	r3, [r3, #12]
 80013d6:	f023 0201 	bic.w	r2, r3, #1
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	60da      	str	r2, [r3, #12]
}
 80013de:	bf00      	nop
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
	...

080013ec <LL_AHB1_GRP1_EnableClock>:
{
 80013ec:	b480      	push	{r7}
 80013ee:	b085      	sub	sp, #20
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80013f4:	4b08      	ldr	r3, [pc, #32]	; (8001418 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80013f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013f8:	4907      	ldr	r1, [pc, #28]	; (8001418 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4313      	orrs	r3, r2
 80013fe:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001400:	4b05      	ldr	r3, [pc, #20]	; (8001418 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001402:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	4013      	ands	r3, r2
 8001408:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800140a:	68fb      	ldr	r3, [r7, #12]
}
 800140c:	bf00      	nop
 800140e:	3714      	adds	r7, #20
 8001410:	46bd      	mov	sp, r7
 8001412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001416:	4770      	bx	lr
 8001418:	40023800 	.word	0x40023800

0800141c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800141c:	b480      	push	{r7}
 800141e:	b085      	sub	sp, #20
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001424:	4b08      	ldr	r3, [pc, #32]	; (8001448 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001426:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001428:	4907      	ldr	r1, [pc, #28]	; (8001448 <LL_APB1_GRP1_EnableClock+0x2c>)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	4313      	orrs	r3, r2
 800142e:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001430:	4b05      	ldr	r3, [pc, #20]	; (8001448 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001432:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	4013      	ands	r3, r2
 8001438:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800143a:	68fb      	ldr	r3, [r7, #12]
}
 800143c:	bf00      	nop
 800143e:	3714      	adds	r7, #20
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr
 8001448:	40023800 	.word	0x40023800

0800144c <MX_I2C1_Init>:

/* USER CODE END 0 */

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b08e      	sub	sp, #56	; 0x38
 8001450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8001452:	f107 0318 	add.w	r3, r7, #24
 8001456:	2220      	movs	r2, #32
 8001458:	2100      	movs	r1, #0
 800145a:	4618      	mov	r0, r3
 800145c:	f003 f8a2 	bl	80045a4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001460:	463b      	mov	r3, r7
 8001462:	2200      	movs	r2, #0
 8001464:	601a      	str	r2, [r3, #0]
 8001466:	605a      	str	r2, [r3, #4]
 8001468:	609a      	str	r2, [r3, #8]
 800146a:	60da      	str	r2, [r3, #12]
 800146c:	611a      	str	r2, [r3, #16]
 800146e:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001470:	2002      	movs	r0, #2
 8001472:	f7ff ffbb 	bl	80013ec <LL_AHB1_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB8   ------> I2C1_SCL
  PB9   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_9;
 8001476:	f44f 7340 	mov.w	r3, #768	; 0x300
 800147a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800147c:	2302      	movs	r3, #2
 800147e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001480:	2303      	movs	r3, #3
 8001482:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001484:	2301      	movs	r3, #1
 8001486:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001488:	2300      	movs	r3, #0
 800148a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 800148c:	2304      	movs	r3, #4
 800148e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001490:	463b      	mov	r3, r7
 8001492:	4619      	mov	r1, r3
 8001494:	4817      	ldr	r0, [pc, #92]	; (80014f4 <MX_I2C1_Init+0xa8>)
 8001496:	f001 ff7d 	bl	8003394 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 800149a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800149e:	f7ff ffbd 	bl	800141c <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C1_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_DisableOwnAddress2(I2C1);
 80014a2:	4815      	ldr	r0, [pc, #84]	; (80014f8 <MX_I2C1_Init+0xac>)
 80014a4:	f7ff ff91 	bl	80013ca <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 80014a8:	4813      	ldr	r0, [pc, #76]	; (80014f8 <MX_I2C1_Init+0xac>)
 80014aa:	f7ff ff6b 	bl	8001384 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 80014ae:	4812      	ldr	r0, [pc, #72]	; (80014f8 <MX_I2C1_Init+0xac>)
 80014b0:	f7ff ff58 	bl	8001364 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 80014b4:	2300      	movs	r3, #0
 80014b6:	61bb      	str	r3, [r7, #24]
  I2C_InitStruct.ClockSpeed = 100000;
 80014b8:	4b10      	ldr	r3, [pc, #64]	; (80014fc <MX_I2C1_Init+0xb0>)
 80014ba:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 80014bc:	2300      	movs	r3, #0
 80014be:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 80014c0:	2300      	movs	r3, #0
 80014c2:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.DigitalFilter = 0;
 80014c4:	2300      	movs	r3, #0
 80014c6:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddress1 = 0;
 80014c8:	2300      	movs	r3, #0
 80014ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 80014cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014d0:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 80014d2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80014d6:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 80014d8:	f107 0318 	add.w	r3, r7, #24
 80014dc:	4619      	mov	r1, r3
 80014de:	4806      	ldr	r0, [pc, #24]	; (80014f8 <MX_I2C1_Init+0xac>)
 80014e0:	f002 f8d8 	bl	8003694 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0);
 80014e4:	2100      	movs	r1, #0
 80014e6:	4804      	ldr	r0, [pc, #16]	; (80014f8 <MX_I2C1_Init+0xac>)
 80014e8:	f7ff ff5c 	bl	80013a4 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014ec:	bf00      	nop
 80014ee:	3738      	adds	r7, #56	; 0x38
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	40020400 	.word	0x40020400
 80014f8:	40005400 	.word	0x40005400
 80014fc:	000186a0 	.word	0x000186a0

08001500 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b08e      	sub	sp, #56	; 0x38
 8001504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C2_Init 0 */

  /* USER CODE END I2C2_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8001506:	f107 0318 	add.w	r3, r7, #24
 800150a:	2220      	movs	r2, #32
 800150c:	2100      	movs	r1, #0
 800150e:	4618      	mov	r0, r3
 8001510:	f003 f848 	bl	80045a4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001514:	463b      	mov	r3, r7
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	605a      	str	r2, [r3, #4]
 800151c:	609a      	str	r2, [r3, #8]
 800151e:	60da      	str	r2, [r3, #12]
 8001520:	611a      	str	r2, [r3, #16]
 8001522:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001524:	2002      	movs	r0, #2
 8001526:	f7ff ff61 	bl	80013ec <LL_AHB1_GRP1_EnableClock>
  /**I2C2 GPIO Configuration
  PB10   ------> I2C2_SCL
  PB11   ------> I2C2_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10|LL_GPIO_PIN_11;
 800152a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800152e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001530:	2302      	movs	r3, #2
 8001532:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001534:	2303      	movs	r3, #3
 8001536:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001538:	2301      	movs	r3, #1
 800153a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800153c:	2300      	movs	r3, #0
 800153e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8001540:	2304      	movs	r3, #4
 8001542:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001544:	463b      	mov	r3, r7
 8001546:	4619      	mov	r1, r3
 8001548:	4817      	ldr	r0, [pc, #92]	; (80015a8 <MX_I2C2_Init+0xa8>)
 800154a:	f001 ff23 	bl	8003394 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C2);
 800154e:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001552:	f7ff ff63 	bl	800141c <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C2_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_DisableOwnAddress2(I2C2);
 8001556:	4815      	ldr	r0, [pc, #84]	; (80015ac <MX_I2C2_Init+0xac>)
 8001558:	f7ff ff37 	bl	80013ca <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C2);
 800155c:	4813      	ldr	r0, [pc, #76]	; (80015ac <MX_I2C2_Init+0xac>)
 800155e:	f7ff ff11 	bl	8001384 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C2);
 8001562:	4812      	ldr	r0, [pc, #72]	; (80015ac <MX_I2C2_Init+0xac>)
 8001564:	f7ff fefe 	bl	8001364 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8001568:	2300      	movs	r3, #0
 800156a:	61bb      	str	r3, [r7, #24]
  I2C_InitStruct.ClockSpeed = 100000;
 800156c:	4b10      	ldr	r3, [pc, #64]	; (80015b0 <MX_I2C2_Init+0xb0>)
 800156e:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 8001570:	2300      	movs	r3, #0
 8001572:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8001574:	2300      	movs	r3, #0
 8001576:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.DigitalFilter = 0;
 8001578:	2300      	movs	r3, #0
 800157a:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddress1 = 0;
 800157c:	2300      	movs	r3, #0
 800157e:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8001580:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001584:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8001586:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800158a:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C2, &I2C_InitStruct);
 800158c:	f107 0318 	add.w	r3, r7, #24
 8001590:	4619      	mov	r1, r3
 8001592:	4806      	ldr	r0, [pc, #24]	; (80015ac <MX_I2C2_Init+0xac>)
 8001594:	f002 f87e 	bl	8003694 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C2, 0);
 8001598:	2100      	movs	r1, #0
 800159a:	4804      	ldr	r0, [pc, #16]	; (80015ac <MX_I2C2_Init+0xac>)
 800159c:	f7ff ff02 	bl	80013a4 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80015a0:	bf00      	nop
 80015a2:	3738      	adds	r7, #56	; 0x38
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	40020400 	.word	0x40020400
 80015ac:	40005800 	.word	0x40005800
 80015b0:	000186a0 	.word	0x000186a0

080015b4 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f043 0201 	orr.w	r2, r3, #1
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	601a      	str	r2, [r3, #0]
}
 80015c8:	bf00      	nop
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6a1a      	ldr	r2, [r3, #32]
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	431a      	orrs	r2, r3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	621a      	str	r2, [r3, #32]
}
 80015ea:	bf00      	nop
 80015ec:	370c      	adds	r7, #12
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr

080015f6 <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 80015f6:	b480      	push	{r7}
 80015f8:	b083      	sub	sp, #12
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	6078      	str	r0, [r7, #4]
 80015fe:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6a1a      	ldr	r2, [r3, #32]
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	43db      	mvns	r3, r3
 8001608:	401a      	ands	r2, r3
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	621a      	str	r2, [r3, #32]
}
 800160e:	bf00      	nop
 8001610:	370c      	adds	r7, #12
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr

0800161a <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 800161a:	b480      	push	{r7}
 800161c:	b089      	sub	sp, #36	; 0x24
 800161e:	af00      	add	r7, sp, #0
 8001620:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	330c      	adds	r3, #12
 8001626:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	e853 3f00 	ldrex	r3, [r3]
 800162e:	60bb      	str	r3, [r7, #8]
   return(result);
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	f043 0320 	orr.w	r3, r3, #32
 8001636:	61fb      	str	r3, [r7, #28]
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	330c      	adds	r3, #12
 800163c:	69fa      	ldr	r2, [r7, #28]
 800163e:	61ba      	str	r2, [r7, #24]
 8001640:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001642:	6979      	ldr	r1, [r7, #20]
 8001644:	69ba      	ldr	r2, [r7, #24]
 8001646:	e841 2300 	strex	r3, r2, [r1]
 800164a:	613b      	str	r3, [r7, #16]
   return(result);
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d1e7      	bne.n	8001622 <LL_USART_EnableIT_RXNE+0x8>
}
 8001652:	bf00      	nop
 8001654:	bf00      	nop
 8001656:	3724      	adds	r7, #36	; 0x24
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr

08001660 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	460b      	mov	r3, r1
 800166a:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 800166c:	78fa      	ldrb	r2, [r7, #3]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	605a      	str	r2, [r3, #4]
}
 8001672:	bf00      	nop
 8001674:	370c      	adds	r7, #12
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr

0800167e <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800167e:	b480      	push	{r7}
 8001680:	b085      	sub	sp, #20
 8001682:	af00      	add	r7, sp, #0
 8001684:	6078      	str	r0, [r7, #4]
 8001686:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	695b      	ldr	r3, [r3, #20]
 800168c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 800168e:	68fa      	ldr	r2, [r7, #12]
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	4013      	ands	r3, r2
 8001694:	041a      	lsls	r2, r3, #16
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	43d9      	mvns	r1, r3
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	400b      	ands	r3, r1
 800169e:	431a      	orrs	r2, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	619a      	str	r2, [r3, #24]
}
 80016a4:	bf00      	nop
 80016a6:	3714      	adds	r7, #20
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr

080016b0 <_write>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
int _write(uint32_t file, uint8_t* ptr, uint32_t len )
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	60f8      	str	r0, [r7, #12]
 80016b8:	60b9      	str	r1, [r7, #8]
 80016ba:	607a      	str	r2, [r7, #4]

	for(int i = 0; i < len; i++)
 80016bc:	2300      	movs	r3, #0
 80016be:	617b      	str	r3, [r7, #20]
 80016c0:	e00d      	b.n	80016de <_write+0x2e>
	{
		LL_USART_TransmitData8(USART3, *(ptr+i));
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	68ba      	ldr	r2, [r7, #8]
 80016c6:	4413      	add	r3, r2
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	4619      	mov	r1, r3
 80016cc:	4808      	ldr	r0, [pc, #32]	; (80016f0 <_write+0x40>)
 80016ce:	f7ff ffc7 	bl	8001660 <LL_USART_TransmitData8>
		HAL_Delay(1);
 80016d2:	2001      	movs	r0, #1
 80016d4:	f000 fe82 	bl	80023dc <HAL_Delay>
	for(int i = 0; i < len; i++)
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	3301      	adds	r3, #1
 80016dc:	617b      	str	r3, [r7, #20]
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	687a      	ldr	r2, [r7, #4]
 80016e2:	429a      	cmp	r2, r3
 80016e4:	d8ed      	bhi.n	80016c2 <_write+0x12>
	}

	return len;
 80016e6:	687b      	ldr	r3, [r7, #4]

	//if(HAL_UART_Transmit(&huart3, ptr, len, len) == HAL_OK) return len;
	//else return 0;
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3718      	adds	r7, #24
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	40004800 	.word	0x40004800

080016f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b086      	sub	sp, #24
 80016f8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016fa:	f000 fdfd 	bl	80022f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016fe:	f000 f8a7 	bl	8001850 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001702:	f7ff fd3d 	bl	8001180 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001706:	f000 fd6b 	bl	80021e0 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 800170a:	f000 fc05 	bl	8001f18 <MX_TIM3_Init>
  MX_I2C1_Init();
 800170e:	f7ff fe9d 	bl	800144c <MX_I2C1_Init>
  MX_I2C2_Init();
 8001712:	f7ff fef5 	bl	8001500 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  LL_TIM_EnableCounter(TIM3);
 8001716:	4842      	ldr	r0, [pc, #264]	; (8001820 <main+0x12c>)
 8001718:	f7ff ff4c 	bl	80015b4 <LL_TIM_EnableCounter>
  LL_USART_EnableIT_RXNE(USART3);	// Receive Complete Interrupt -> IRQ Handler
 800171c:	4841      	ldr	r0, [pc, #260]	; (8001824 <main+0x130>)
 800171e:	f7ff ff7c 	bl	800161a <LL_USART_EnableIT_RXNE>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8001722:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001726:	483e      	ldr	r0, [pc, #248]	; (8001820 <main+0x12c>)
 8001728:	f7ff ff54 	bl	80015d4 <LL_TIM_CC_EnableChannel>
  for(int i=0; i< 4; i++)
 800172c:	2300      	movs	r3, #0
 800172e:	60fb      	str	r3, [r7, #12]
 8001730:	e013      	b.n	800175a <main+0x66>
   	  {
   		  TIM3->PSC = 3000 - 500*i;
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	4a3c      	ldr	r2, [pc, #240]	; (8001828 <main+0x134>)
 8001736:	fb02 f303 	mul.w	r3, r2, r3
 800173a:	f603 32b8 	addw	r2, r3, #3000	; 0xbb8
 800173e:	4b38      	ldr	r3, [pc, #224]	; (8001820 <main+0x12c>)
 8001740:	629a      	str	r2, [r3, #40]	; 0x28
   		  printf("TIM3->PSC : %ld\r\n", TIM3->PSC);
 8001742:	4b37      	ldr	r3, [pc, #220]	; (8001820 <main+0x12c>)
 8001744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001746:	4619      	mov	r1, r3
 8001748:	4838      	ldr	r0, [pc, #224]	; (800182c <main+0x138>)
 800174a:	f003 fdad 	bl	80052a8 <iprintf>
   		  HAL_Delay(100);
 800174e:	2064      	movs	r0, #100	; 0x64
 8001750:	f000 fe44 	bl	80023dc <HAL_Delay>
  for(int i=0; i< 4; i++)
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	3301      	adds	r3, #1
 8001758:	60fb      	str	r3, [r7, #12]
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	2b03      	cmp	r3, #3
 800175e:	dde8      	ble.n	8001732 <main+0x3e>

   	  }
   LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8001760:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001764:	482e      	ldr	r0, [pc, #184]	; (8001820 <main+0x12c>)
 8001766:	f7ff ff46 	bl	80015f6 <LL_TIM_CC_DisableChannel>
  float f = 1.234;
 800176a:	4b31      	ldr	r3, [pc, #196]	; (8001830 <main+0x13c>)
 800176c:	607b      	str	r3, [r7, #4]
  int32_t fToInt = (int32_t)(f * 1000);
 800176e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001772:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8001834 <main+0x140>
 8001776:	ee67 7a87 	vmul.f32	s15, s15, s14
 800177a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800177e:	ee17 3a90 	vmov	r3, s15
 8001782:	60bb      	str	r3, [r7, #8]
  printf("%f %ld\r\n", f, fToInt);
 8001784:	6878      	ldr	r0, [r7, #4]
 8001786:	f7fe feef 	bl	8000568 <__aeabi_f2d>
 800178a:	4602      	mov	r2, r0
 800178c:	460b      	mov	r3, r1
 800178e:	68b9      	ldr	r1, [r7, #8]
 8001790:	9100      	str	r1, [sp, #0]
 8001792:	4829      	ldr	r0, [pc, #164]	; (8001838 <main+0x144>)
 8001794:	f003 fd88 	bl	80052a8 <iprintf>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  printf("%lf\r\n", (double)fToInt/1000);
 8001798:	68b8      	ldr	r0, [r7, #8]
 800179a:	f7fe fed3 	bl	8000544 <__aeabi_i2d>
 800179e:	f04f 0200 	mov.w	r2, #0
 80017a2:	4b26      	ldr	r3, [pc, #152]	; (800183c <main+0x148>)
 80017a4:	f7ff f862 	bl	800086c <__aeabi_ddiv>
 80017a8:	4602      	mov	r2, r0
 80017aa:	460b      	mov	r3, r1
 80017ac:	4824      	ldr	r0, [pc, #144]	; (8001840 <main+0x14c>)
 80017ae:	f003 fd7b 	bl	80052a8 <iprintf>
	  fToInt += 1;
 80017b2:	68bb      	ldr	r3, [r7, #8]
 80017b4:	3301      	adds	r3, #1
 80017b6:	60bb      	str	r3, [r7, #8]
	  HAL_Delay(500);
 80017b8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80017bc:	f000 fe0e 	bl	80023dc <HAL_Delay>


	  if(uart3_rx_flag == 1)
 80017c0:	4b20      	ldr	r3, [pc, #128]	; (8001844 <main+0x150>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d129      	bne.n	800181c <main+0x128>
	  {
		  uart3_rx_flag = 0;
 80017c8:	4b1e      	ldr	r3, [pc, #120]	; (8001844 <main+0x150>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	701a      	strb	r2, [r3, #0]
		  LL_USART_TransmitData8(USART3, uart3_rx_data);	// Transmit received data
 80017ce:	4b1e      	ldr	r3, [pc, #120]	; (8001848 <main+0x154>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	4619      	mov	r1, r3
 80017d4:	4813      	ldr	r0, [pc, #76]	; (8001824 <main+0x130>)
 80017d6:	f7ff ff43 	bl	8001660 <LL_USART_TransmitData8>
		  switch(uart3_rx_data)
 80017da:	4b1b      	ldr	r3, [pc, #108]	; (8001848 <main+0x154>)
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	2b32      	cmp	r3, #50	; 0x32
 80017e0:	d016      	beq.n	8001810 <main+0x11c>
 80017e2:	2b32      	cmp	r3, #50	; 0x32
 80017e4:	dcd8      	bgt.n	8001798 <main+0xa4>
 80017e6:	2b30      	cmp	r3, #48	; 0x30
 80017e8:	d002      	beq.n	80017f0 <main+0xfc>
 80017ea:	2b31      	cmp	r3, #49	; 0x31
 80017ec:	d00a      	beq.n	8001804 <main+0x110>
 80017ee:	e016      	b.n	800181e <main+0x12a>
		  {
		  	  case '0':
		  		  LL_GPIO_TogglePin(GPIOB, LL_GPIO_PIN_0| LL_GPIO_PIN_7|LL_GPIO_PIN_14);
 80017f0:	f244 0181 	movw	r1, #16513	; 0x4081
 80017f4:	4815      	ldr	r0, [pc, #84]	; (800184c <main+0x158>)
 80017f6:	f7ff ff42 	bl	800167e <LL_GPIO_TogglePin>
		  		  HAL_Delay(500);
 80017fa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80017fe:	f000 fded 	bl	80023dc <HAL_Delay>
		  		  break;
 8001802:	e00c      	b.n	800181e <main+0x12a>

		  	  case '1': LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4); break;
 8001804:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001808:	4805      	ldr	r0, [pc, #20]	; (8001820 <main+0x12c>)
 800180a:	f7ff fee3 	bl	80015d4 <LL_TIM_CC_EnableChannel>
 800180e:	e006      	b.n	800181e <main+0x12a>
		  	  case '2': LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4); break;
 8001810:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001814:	4802      	ldr	r0, [pc, #8]	; (8001820 <main+0x12c>)
 8001816:	f7ff feee 	bl	80015f6 <LL_TIM_CC_DisableChannel>
 800181a:	e000      	b.n	800181e <main+0x12a>
		  }
	  }
 800181c:	bf00      	nop
	  printf("%lf\r\n", (double)fToInt/1000);
 800181e:	e7bb      	b.n	8001798 <main+0xa4>
 8001820:	40000400 	.word	0x40000400
 8001824:	40004800 	.word	0x40004800
 8001828:	fffffe0c 	.word	0xfffffe0c
 800182c:	08008ee0 	.word	0x08008ee0
 8001830:	3f9df3b6 	.word	0x3f9df3b6
 8001834:	447a0000 	.word	0x447a0000
 8001838:	08008ef4 	.word	0x08008ef4
 800183c:	408f4000 	.word	0x408f4000
 8001840:	08008f00 	.word	0x08008f00
 8001844:	200001fc 	.word	0x200001fc
 8001848:	200001fd 	.word	0x200001fd
 800184c:	40020400 	.word	0x40020400

08001850 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b094      	sub	sp, #80	; 0x50
 8001854:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001856:	f107 0320 	add.w	r3, r7, #32
 800185a:	2230      	movs	r2, #48	; 0x30
 800185c:	2100      	movs	r1, #0
 800185e:	4618      	mov	r0, r3
 8001860:	f002 fea0 	bl	80045a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001864:	f107 030c 	add.w	r3, r7, #12
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	605a      	str	r2, [r3, #4]
 800186e:	609a      	str	r2, [r3, #8]
 8001870:	60da      	str	r2, [r3, #12]
 8001872:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001874:	2300      	movs	r3, #0
 8001876:	60bb      	str	r3, [r7, #8]
 8001878:	4b2b      	ldr	r3, [pc, #172]	; (8001928 <SystemClock_Config+0xd8>)
 800187a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187c:	4a2a      	ldr	r2, [pc, #168]	; (8001928 <SystemClock_Config+0xd8>)
 800187e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001882:	6413      	str	r3, [r2, #64]	; 0x40
 8001884:	4b28      	ldr	r3, [pc, #160]	; (8001928 <SystemClock_Config+0xd8>)
 8001886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001888:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800188c:	60bb      	str	r3, [r7, #8]
 800188e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001890:	2300      	movs	r3, #0
 8001892:	607b      	str	r3, [r7, #4]
 8001894:	4b25      	ldr	r3, [pc, #148]	; (800192c <SystemClock_Config+0xdc>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a24      	ldr	r2, [pc, #144]	; (800192c <SystemClock_Config+0xdc>)
 800189a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800189e:	6013      	str	r3, [r2, #0]
 80018a0:	4b22      	ldr	r3, [pc, #136]	; (800192c <SystemClock_Config+0xdc>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80018a8:	607b      	str	r3, [r7, #4]
 80018aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018ac:	2301      	movs	r3, #1
 80018ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018b4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018b6:	2302      	movs	r3, #2
 80018b8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018ba:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80018be:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80018c0:	2304      	movs	r3, #4
 80018c2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 80018c4:	23b4      	movs	r3, #180	; 0xb4
 80018c6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018c8:	2302      	movs	r3, #2
 80018ca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80018cc:	2304      	movs	r3, #4
 80018ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018d0:	f107 0320 	add.w	r3, r7, #32
 80018d4:	4618      	mov	r0, r3
 80018d6:	f000 fedb 	bl	8002690 <HAL_RCC_OscConfig>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80018e0:	f000 f826 	bl	8001930 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80018e4:	f000 fe84 	bl	80025f0 <HAL_PWREx_EnableOverDrive>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80018ee:	f000 f81f 	bl	8001930 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018f2:	230f      	movs	r3, #15
 80018f4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018f6:	2302      	movs	r3, #2
 80018f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018fa:	2300      	movs	r3, #0
 80018fc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018fe:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001902:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001904:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001908:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800190a:	f107 030c 	add.w	r3, r7, #12
 800190e:	2105      	movs	r1, #5
 8001910:	4618      	mov	r0, r3
 8001912:	f001 f935 	bl	8002b80 <HAL_RCC_ClockConfig>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 800191c:	f000 f808 	bl	8001930 <Error_Handler>
  }
}
 8001920:	bf00      	nop
 8001922:	3750      	adds	r7, #80	; 0x50
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	40023800 	.word	0x40023800
 800192c:	40007000 	.word	0x40007000

08001930 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001934:	b672      	cpsid	i
}
 8001936:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001938:	e7fe      	b.n	8001938 <Error_Handler+0x8>
	...

0800193c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	607b      	str	r3, [r7, #4]
 8001946:	4b10      	ldr	r3, [pc, #64]	; (8001988 <HAL_MspInit+0x4c>)
 8001948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800194a:	4a0f      	ldr	r2, [pc, #60]	; (8001988 <HAL_MspInit+0x4c>)
 800194c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001950:	6453      	str	r3, [r2, #68]	; 0x44
 8001952:	4b0d      	ldr	r3, [pc, #52]	; (8001988 <HAL_MspInit+0x4c>)
 8001954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001956:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800195a:	607b      	str	r3, [r7, #4]
 800195c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	603b      	str	r3, [r7, #0]
 8001962:	4b09      	ldr	r3, [pc, #36]	; (8001988 <HAL_MspInit+0x4c>)
 8001964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001966:	4a08      	ldr	r2, [pc, #32]	; (8001988 <HAL_MspInit+0x4c>)
 8001968:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800196c:	6413      	str	r3, [r2, #64]	; 0x40
 800196e:	4b06      	ldr	r3, [pc, #24]	; (8001988 <HAL_MspInit+0x4c>)
 8001970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001976:	603b      	str	r3, [r7, #0]
 8001978:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800197a:	bf00      	nop
 800197c:	370c      	adds	r7, #12
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	40023800 	.word	0x40023800

0800198c <LL_USART_IsActiveFlag_RXNE>:
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f003 0320 	and.w	r3, r3, #32
 800199c:	2b20      	cmp	r3, #32
 800199e:	bf0c      	ite	eq
 80019a0:	2301      	moveq	r3, #1
 80019a2:	2300      	movne	r3, #0
 80019a4:	b2db      	uxtb	r3, r3
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	370c      	adds	r7, #12
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr

080019b2 <LL_USART_ClearFlag_RXNE>:
{
 80019b2:	b480      	push	{r7}
 80019b4:	b083      	sub	sp, #12
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	f06f 0220 	mvn.w	r2, #32
 80019c0:	601a      	str	r2, [r3, #0]
}
 80019c2:	bf00      	nop
 80019c4:	370c      	adds	r7, #12
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr

080019ce <LL_USART_ReceiveData8>:
{
 80019ce:	b480      	push	{r7}
 80019d0:	b083      	sub	sp, #12
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	b2db      	uxtb	r3, r3
}
 80019dc:	4618      	mov	r0, r3
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr

080019e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019ec:	e7fe      	b.n	80019ec <NMI_Handler+0x4>

080019ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ee:	b480      	push	{r7}
 80019f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019f2:	e7fe      	b.n	80019f2 <HardFault_Handler+0x4>

080019f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019f8:	e7fe      	b.n	80019f8 <MemManage_Handler+0x4>

080019fa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019fa:	b480      	push	{r7}
 80019fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019fe:	e7fe      	b.n	80019fe <BusFault_Handler+0x4>

08001a00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a04:	e7fe      	b.n	8001a04 <UsageFault_Handler+0x4>

08001a06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a06:	b480      	push	{r7}
 8001a08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr

08001a14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a18:	bf00      	nop
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr

08001a22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a22:	b480      	push	{r7}
 8001a24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a26:	bf00      	nop
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a34:	f000 fcb2 	bl	800239c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a38:	bf00      	nop
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0

  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a40:	bf00      	nop
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
	...

08001a4c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	if(LL_USART_IsActiveFlag_RXNE(USART3))
 8001a50:	480a      	ldr	r0, [pc, #40]	; (8001a7c <USART3_IRQHandler+0x30>)
 8001a52:	f7ff ff9b 	bl	800198c <LL_USART_IsActiveFlag_RXNE>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d00c      	beq.n	8001a76 <USART3_IRQHandler+0x2a>
	{
		LL_USART_ClearFlag_RXNE(USART3);
 8001a5c:	4807      	ldr	r0, [pc, #28]	; (8001a7c <USART3_IRQHandler+0x30>)
 8001a5e:	f7ff ffa8 	bl	80019b2 <LL_USART_ClearFlag_RXNE>
		uart3_rx_data = LL_USART_ReceiveData8(USART3);
 8001a62:	4806      	ldr	r0, [pc, #24]	; (8001a7c <USART3_IRQHandler+0x30>)
 8001a64:	f7ff ffb3 	bl	80019ce <LL_USART_ReceiveData8>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	4b04      	ldr	r3, [pc, #16]	; (8001a80 <USART3_IRQHandler+0x34>)
 8001a6e:	701a      	strb	r2, [r3, #0]
		uart3_rx_flag = 1;
 8001a70:	4b04      	ldr	r3, [pc, #16]	; (8001a84 <USART3_IRQHandler+0x38>)
 8001a72:	2201      	movs	r2, #1
 8001a74:	701a      	strb	r2, [r3, #0]

  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40004800 	.word	0x40004800
 8001a80:	200001fd 	.word	0x200001fd
 8001a84:	200001fc 	.word	0x200001fc

08001a88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
	return 1;
 8001a8c:	2301      	movs	r3, #1
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <_kill>:

int _kill(int pid, int sig)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
 8001aa0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001aa2:	f002 fd55 	bl	8004550 <__errno>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2216      	movs	r2, #22
 8001aaa:	601a      	str	r2, [r3, #0]
	return -1;
 8001aac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3708      	adds	r7, #8
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <_exit>:

void _exit (int status)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001ac0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f7ff ffe7 	bl	8001a98 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001aca:	e7fe      	b.n	8001aca <_exit+0x12>

08001acc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b086      	sub	sp, #24
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	60f8      	str	r0, [r7, #12]
 8001ad4:	60b9      	str	r1, [r7, #8]
 8001ad6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ad8:	2300      	movs	r3, #0
 8001ada:	617b      	str	r3, [r7, #20]
 8001adc:	e00a      	b.n	8001af4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001ade:	f3af 8000 	nop.w
 8001ae2:	4601      	mov	r1, r0
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	1c5a      	adds	r2, r3, #1
 8001ae8:	60ba      	str	r2, [r7, #8]
 8001aea:	b2ca      	uxtb	r2, r1
 8001aec:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	3301      	adds	r3, #1
 8001af2:	617b      	str	r3, [r7, #20]
 8001af4:	697a      	ldr	r2, [r7, #20]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	dbf0      	blt.n	8001ade <_read+0x12>
	}

return len;
 8001afc:	687b      	ldr	r3, [r7, #4]
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3718      	adds	r7, #24
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001b06:	b480      	push	{r7}
 8001b08:	b083      	sub	sp, #12
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
	return -1;
 8001b0e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	370c      	adds	r7, #12
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr

08001b1e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	b083      	sub	sp, #12
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	6078      	str	r0, [r7, #4]
 8001b26:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b2e:	605a      	str	r2, [r3, #4]
	return 0;
 8001b30:	2300      	movs	r3, #0
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	370c      	adds	r7, #12
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr

08001b3e <_isatty>:

int _isatty(int file)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	b083      	sub	sp, #12
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	6078      	str	r0, [r7, #4]
	return 1;
 8001b46:	2301      	movs	r3, #1
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	370c      	adds	r7, #12
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b085      	sub	sp, #20
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	60b9      	str	r1, [r7, #8]
 8001b5e:	607a      	str	r2, [r7, #4]
	return 0;
 8001b60:	2300      	movs	r3, #0
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3714      	adds	r7, #20
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
	...

08001b70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b78:	4a14      	ldr	r2, [pc, #80]	; (8001bcc <_sbrk+0x5c>)
 8001b7a:	4b15      	ldr	r3, [pc, #84]	; (8001bd0 <_sbrk+0x60>)
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b84:	4b13      	ldr	r3, [pc, #76]	; (8001bd4 <_sbrk+0x64>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d102      	bne.n	8001b92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b8c:	4b11      	ldr	r3, [pc, #68]	; (8001bd4 <_sbrk+0x64>)
 8001b8e:	4a12      	ldr	r2, [pc, #72]	; (8001bd8 <_sbrk+0x68>)
 8001b90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b92:	4b10      	ldr	r3, [pc, #64]	; (8001bd4 <_sbrk+0x64>)
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4413      	add	r3, r2
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d207      	bcs.n	8001bb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ba0:	f002 fcd6 	bl	8004550 <__errno>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	220c      	movs	r2, #12
 8001ba8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001baa:	f04f 33ff 	mov.w	r3, #4294967295
 8001bae:	e009      	b.n	8001bc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bb0:	4b08      	ldr	r3, [pc, #32]	; (8001bd4 <_sbrk+0x64>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bb6:	4b07      	ldr	r3, [pc, #28]	; (8001bd4 <_sbrk+0x64>)
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	4413      	add	r3, r2
 8001bbe:	4a05      	ldr	r2, [pc, #20]	; (8001bd4 <_sbrk+0x64>)
 8001bc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3718      	adds	r7, #24
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	20030000 	.word	0x20030000
 8001bd0:	00000400 	.word	0x00000400
 8001bd4:	20000200 	.word	0x20000200
 8001bd8:	20000218 	.word	0x20000218

08001bdc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001be0:	4b06      	ldr	r3, [pc, #24]	; (8001bfc <SystemInit+0x20>)
 8001be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001be6:	4a05      	ldr	r2, [pc, #20]	; (8001bfc <SystemInit+0x20>)
 8001be8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bf0:	bf00      	nop
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	e000ed00 	.word	0xe000ed00

08001c00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c04:	4b04      	ldr	r3, [pc, #16]	; (8001c18 <__NVIC_GetPriorityGrouping+0x18>)
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	0a1b      	lsrs	r3, r3, #8
 8001c0a:	f003 0307 	and.w	r3, r3, #7
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr
 8001c18:	e000ed00 	.word	0xe000ed00

08001c1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	4603      	mov	r3, r0
 8001c24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	db0b      	blt.n	8001c46 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c2e:	79fb      	ldrb	r3, [r7, #7]
 8001c30:	f003 021f 	and.w	r2, r3, #31
 8001c34:	4907      	ldr	r1, [pc, #28]	; (8001c54 <__NVIC_EnableIRQ+0x38>)
 8001c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c3a:	095b      	lsrs	r3, r3, #5
 8001c3c:	2001      	movs	r0, #1
 8001c3e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c46:	bf00      	nop
 8001c48:	370c      	adds	r7, #12
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	e000e100 	.word	0xe000e100

08001c58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	4603      	mov	r3, r0
 8001c60:	6039      	str	r1, [r7, #0]
 8001c62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	db0a      	blt.n	8001c82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	b2da      	uxtb	r2, r3
 8001c70:	490c      	ldr	r1, [pc, #48]	; (8001ca4 <__NVIC_SetPriority+0x4c>)
 8001c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c76:	0112      	lsls	r2, r2, #4
 8001c78:	b2d2      	uxtb	r2, r2
 8001c7a:	440b      	add	r3, r1
 8001c7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c80:	e00a      	b.n	8001c98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	b2da      	uxtb	r2, r3
 8001c86:	4908      	ldr	r1, [pc, #32]	; (8001ca8 <__NVIC_SetPriority+0x50>)
 8001c88:	79fb      	ldrb	r3, [r7, #7]
 8001c8a:	f003 030f 	and.w	r3, r3, #15
 8001c8e:	3b04      	subs	r3, #4
 8001c90:	0112      	lsls	r2, r2, #4
 8001c92:	b2d2      	uxtb	r2, r2
 8001c94:	440b      	add	r3, r1
 8001c96:	761a      	strb	r2, [r3, #24]
}
 8001c98:	bf00      	nop
 8001c9a:	370c      	adds	r7, #12
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr
 8001ca4:	e000e100 	.word	0xe000e100
 8001ca8:	e000ed00 	.word	0xe000ed00

08001cac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b089      	sub	sp, #36	; 0x24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	60b9      	str	r1, [r7, #8]
 8001cb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	f003 0307 	and.w	r3, r3, #7
 8001cbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cc0:	69fb      	ldr	r3, [r7, #28]
 8001cc2:	f1c3 0307 	rsb	r3, r3, #7
 8001cc6:	2b04      	cmp	r3, #4
 8001cc8:	bf28      	it	cs
 8001cca:	2304      	movcs	r3, #4
 8001ccc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cce:	69fb      	ldr	r3, [r7, #28]
 8001cd0:	3304      	adds	r3, #4
 8001cd2:	2b06      	cmp	r3, #6
 8001cd4:	d902      	bls.n	8001cdc <NVIC_EncodePriority+0x30>
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	3b03      	subs	r3, #3
 8001cda:	e000      	b.n	8001cde <NVIC_EncodePriority+0x32>
 8001cdc:	2300      	movs	r3, #0
 8001cde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ce4:	69bb      	ldr	r3, [r7, #24]
 8001ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cea:	43da      	mvns	r2, r3
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	401a      	ands	r2, r3
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cf4:	f04f 31ff 	mov.w	r1, #4294967295
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	fa01 f303 	lsl.w	r3, r1, r3
 8001cfe:	43d9      	mvns	r1, r3
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d04:	4313      	orrs	r3, r2
         );
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3724      	adds	r7, #36	; 0x24
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr

08001d12 <LL_TIM_EnableARRPreload>:
{
 8001d12:	b480      	push	{r7}
 8001d14:	b083      	sub	sp, #12
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	601a      	str	r2, [r3, #0]
}
 8001d26:	bf00      	nop
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
	...

08001d34 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b085      	sub	sp, #20
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	d01c      	beq.n	8001d7e <LL_TIM_OC_DisableFast+0x4a>
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	2b04      	cmp	r3, #4
 8001d48:	d017      	beq.n	8001d7a <LL_TIM_OC_DisableFast+0x46>
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	2b10      	cmp	r3, #16
 8001d4e:	d012      	beq.n	8001d76 <LL_TIM_OC_DisableFast+0x42>
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	2b40      	cmp	r3, #64	; 0x40
 8001d54:	d00d      	beq.n	8001d72 <LL_TIM_OC_DisableFast+0x3e>
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d5c:	d007      	beq.n	8001d6e <LL_TIM_OC_DisableFast+0x3a>
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d64:	d101      	bne.n	8001d6a <LL_TIM_OC_DisableFast+0x36>
 8001d66:	2305      	movs	r3, #5
 8001d68:	e00a      	b.n	8001d80 <LL_TIM_OC_DisableFast+0x4c>
 8001d6a:	2306      	movs	r3, #6
 8001d6c:	e008      	b.n	8001d80 <LL_TIM_OC_DisableFast+0x4c>
 8001d6e:	2304      	movs	r3, #4
 8001d70:	e006      	b.n	8001d80 <LL_TIM_OC_DisableFast+0x4c>
 8001d72:	2303      	movs	r3, #3
 8001d74:	e004      	b.n	8001d80 <LL_TIM_OC_DisableFast+0x4c>
 8001d76:	2302      	movs	r3, #2
 8001d78:	e002      	b.n	8001d80 <LL_TIM_OC_DisableFast+0x4c>
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e000      	b.n	8001d80 <LL_TIM_OC_DisableFast+0x4c>
 8001d7e:	2300      	movs	r3, #0
 8001d80:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	3318      	adds	r3, #24
 8001d86:	4619      	mov	r1, r3
 8001d88:	7bfb      	ldrb	r3, [r7, #15]
 8001d8a:	4a0b      	ldr	r2, [pc, #44]	; (8001db8 <LL_TIM_OC_DisableFast+0x84>)
 8001d8c:	5cd3      	ldrb	r3, [r2, r3]
 8001d8e:	440b      	add	r3, r1
 8001d90:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	681a      	ldr	r2, [r3, #0]
 8001d96:	7bfb      	ldrb	r3, [r7, #15]
 8001d98:	4908      	ldr	r1, [pc, #32]	; (8001dbc <LL_TIM_OC_DisableFast+0x88>)
 8001d9a:	5ccb      	ldrb	r3, [r1, r3]
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	2304      	movs	r3, #4
 8001da0:	408b      	lsls	r3, r1
 8001da2:	43db      	mvns	r3, r3
 8001da4:	401a      	ands	r2, r3
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	601a      	str	r2, [r3, #0]

}
 8001daa:	bf00      	nop
 8001dac:	3714      	adds	r7, #20
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	08008f20 	.word	0x08008f20
 8001dbc:	08008f28 	.word	0x08008f28

08001dc0 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d01c      	beq.n	8001e0a <LL_TIM_OC_EnablePreload+0x4a>
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	2b04      	cmp	r3, #4
 8001dd4:	d017      	beq.n	8001e06 <LL_TIM_OC_EnablePreload+0x46>
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	2b10      	cmp	r3, #16
 8001dda:	d012      	beq.n	8001e02 <LL_TIM_OC_EnablePreload+0x42>
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	2b40      	cmp	r3, #64	; 0x40
 8001de0:	d00d      	beq.n	8001dfe <LL_TIM_OC_EnablePreload+0x3e>
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001de8:	d007      	beq.n	8001dfa <LL_TIM_OC_EnablePreload+0x3a>
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001df0:	d101      	bne.n	8001df6 <LL_TIM_OC_EnablePreload+0x36>
 8001df2:	2305      	movs	r3, #5
 8001df4:	e00a      	b.n	8001e0c <LL_TIM_OC_EnablePreload+0x4c>
 8001df6:	2306      	movs	r3, #6
 8001df8:	e008      	b.n	8001e0c <LL_TIM_OC_EnablePreload+0x4c>
 8001dfa:	2304      	movs	r3, #4
 8001dfc:	e006      	b.n	8001e0c <LL_TIM_OC_EnablePreload+0x4c>
 8001dfe:	2303      	movs	r3, #3
 8001e00:	e004      	b.n	8001e0c <LL_TIM_OC_EnablePreload+0x4c>
 8001e02:	2302      	movs	r3, #2
 8001e04:	e002      	b.n	8001e0c <LL_TIM_OC_EnablePreload+0x4c>
 8001e06:	2301      	movs	r3, #1
 8001e08:	e000      	b.n	8001e0c <LL_TIM_OC_EnablePreload+0x4c>
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	3318      	adds	r3, #24
 8001e12:	4619      	mov	r1, r3
 8001e14:	7bfb      	ldrb	r3, [r7, #15]
 8001e16:	4a0a      	ldr	r2, [pc, #40]	; (8001e40 <LL_TIM_OC_EnablePreload+0x80>)
 8001e18:	5cd3      	ldrb	r3, [r2, r3]
 8001e1a:	440b      	add	r3, r1
 8001e1c:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	7bfb      	ldrb	r3, [r7, #15]
 8001e24:	4907      	ldr	r1, [pc, #28]	; (8001e44 <LL_TIM_OC_EnablePreload+0x84>)
 8001e26:	5ccb      	ldrb	r3, [r1, r3]
 8001e28:	4619      	mov	r1, r3
 8001e2a:	2308      	movs	r3, #8
 8001e2c:	408b      	lsls	r3, r1
 8001e2e:	431a      	orrs	r2, r3
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	601a      	str	r2, [r3, #0]
}
 8001e34:	bf00      	nop
 8001e36:	3714      	adds	r7, #20
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr
 8001e40:	08008f20 	.word	0x08008f20
 8001e44:	08008f28 	.word	0x08008f28

08001e48 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001e5a:	f023 0307 	bic.w	r3, r3, #7
 8001e5e:	683a      	ldr	r2, [r7, #0]
 8001e60:	431a      	orrs	r2, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	609a      	str	r2, [r3, #8]
}
 8001e66:	bf00      	nop
 8001e68:	370c      	adds	r7, #12
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr

08001e72 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8001e72:	b480      	push	{r7}
 8001e74:	b083      	sub	sp, #12
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	6078      	str	r0, [r7, #4]
 8001e7a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	431a      	orrs	r2, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	605a      	str	r2, [r3, #4]
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	609a      	str	r2, [r3, #8]
}
 8001eac:	bf00      	nop
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr

08001eb8 <LL_AHB1_GRP1_EnableClock>:
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b085      	sub	sp, #20
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001ec0:	4b08      	ldr	r3, [pc, #32]	; (8001ee4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001ec2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ec4:	4907      	ldr	r1, [pc, #28]	; (8001ee4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001ecc:	4b05      	ldr	r3, [pc, #20]	; (8001ee4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001ece:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
}
 8001ed8:	bf00      	nop
 8001eda:	3714      	adds	r7, #20
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr
 8001ee4:	40023800 	.word	0x40023800

08001ee8 <LL_APB1_GRP1_EnableClock>:
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b085      	sub	sp, #20
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001ef0:	4b08      	ldr	r3, [pc, #32]	; (8001f14 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001ef2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ef4:	4907      	ldr	r1, [pc, #28]	; (8001f14 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001efc:	4b05      	ldr	r3, [pc, #20]	; (8001f14 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001efe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	4013      	ands	r3, r2
 8001f04:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f06:	68fb      	ldr	r3, [r7, #12]
}
 8001f08:	bf00      	nop
 8001f0a:	3714      	adds	r7, #20
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr
 8001f14:	40023800 	.word	0x40023800

08001f18 <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b094      	sub	sp, #80	; 0x50
 8001f1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001f1e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001f22:	2200      	movs	r2, #0
 8001f24:	601a      	str	r2, [r3, #0]
 8001f26:	605a      	str	r2, [r3, #4]
 8001f28:	609a      	str	r2, [r3, #8]
 8001f2a:	60da      	str	r2, [r3, #12]
 8001f2c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001f2e:	f107 031c 	add.w	r3, r7, #28
 8001f32:	2220      	movs	r2, #32
 8001f34:	2100      	movs	r1, #0
 8001f36:	4618      	mov	r0, r3
 8001f38:	f002 fb34 	bl	80045a4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f3c:	1d3b      	adds	r3, r7, #4
 8001f3e:	2200      	movs	r2, #0
 8001f40:	601a      	str	r2, [r3, #0]
 8001f42:	605a      	str	r2, [r3, #4]
 8001f44:	609a      	str	r2, [r3, #8]
 8001f46:	60da      	str	r2, [r3, #12]
 8001f48:	611a      	str	r2, [r3, #16]
 8001f4a:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8001f4c:	2002      	movs	r0, #2
 8001f4e:	f7ff ffcb 	bl	8001ee8 <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001f52:	f7ff fe55 	bl	8001c00 <__NVIC_GetPriorityGrouping>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2200      	movs	r2, #0
 8001f5a:	2100      	movs	r1, #0
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff fea5 	bl	8001cac <NVIC_EncodePriority>
 8001f62:	4603      	mov	r3, r0
 8001f64:	4619      	mov	r1, r3
 8001f66:	201d      	movs	r0, #29
 8001f68:	f7ff fe76 	bl	8001c58 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 8001f6c:	201d      	movs	r0, #29
 8001f6e:	f7ff fe55 	bl	8001c1c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 999;
 8001f72:	f240 33e7 	movw	r3, #999	; 0x3e7
 8001f76:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 30-LL_TIM_IC_FILTER_FDIV1_N2;
 8001f7c:	4b25      	ldr	r3, [pc, #148]	; (8002014 <MX_TIM3_Init+0xfc>)
 8001f7e:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001f80:	2300      	movs	r3, #0
 8001f82:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001f84:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4823      	ldr	r0, [pc, #140]	; (8002018 <MX_TIM3_Init+0x100>)
 8001f8c:	f001 fd68 	bl	8003a60 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 8001f90:	4821      	ldr	r0, [pc, #132]	; (8002018 <MX_TIM3_Init+0x100>)
 8001f92:	f7ff febe 	bl	8001d12 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001f96:	2100      	movs	r1, #0
 8001f98:	481f      	ldr	r0, [pc, #124]	; (8002018 <MX_TIM3_Init+0x100>)
 8001f9a:	f7ff ff55 	bl	8001e48 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 8001f9e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fa2:	481d      	ldr	r0, [pc, #116]	; (8002018 <MX_TIM3_Init+0x100>)
 8001fa4:	f7ff ff0c 	bl	8001dc0 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8001fa8:	2360      	movs	r3, #96	; 0x60
 8001faa:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8001fac:	2300      	movs	r3, #0
 8001fae:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 14;
 8001fb4:	230e      	movs	r3, #14
 8001fb6:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8001fbc:	f107 031c 	add.w	r3, r7, #28
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fc6:	4814      	ldr	r0, [pc, #80]	; (8002018 <MX_TIM3_Init+0x100>)
 8001fc8:	f001 fde4 	bl	8003b94 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH4);
 8001fcc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fd0:	4811      	ldr	r0, [pc, #68]	; (8002018 <MX_TIM3_Init+0x100>)
 8001fd2:	f7ff feaf 	bl	8001d34 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8001fd6:	2100      	movs	r1, #0
 8001fd8:	480f      	ldr	r0, [pc, #60]	; (8002018 <MX_TIM3_Init+0x100>)
 8001fda:	f7ff ff4a 	bl	8001e72 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8001fde:	480e      	ldr	r0, [pc, #56]	; (8002018 <MX_TIM3_Init+0x100>)
 8001fe0:	f7ff ff5a 	bl	8001e98 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001fe4:	2002      	movs	r0, #2
 8001fe6:	f7ff ff67 	bl	8001eb8 <LL_AHB1_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8001fea:	2302      	movs	r3, #2
 8001fec:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001fee:	2302      	movs	r3, #2
 8001ff0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8001ffe:	2302      	movs	r3, #2
 8002000:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002002:	1d3b      	adds	r3, r7, #4
 8002004:	4619      	mov	r1, r3
 8002006:	4805      	ldr	r0, [pc, #20]	; (800201c <MX_TIM3_Init+0x104>)
 8002008:	f001 f9c4 	bl	8003394 <LL_GPIO_Init>

}
 800200c:	bf00      	nop
 800200e:	3750      	adds	r7, #80	; 0x50
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	fff0001e 	.word	0xfff0001e
 8002018:	40000400 	.word	0x40000400
 800201c:	40020400 	.word	0x40020400

08002020 <__NVIC_GetPriorityGrouping>:
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002024:	4b04      	ldr	r3, [pc, #16]	; (8002038 <__NVIC_GetPriorityGrouping+0x18>)
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	0a1b      	lsrs	r3, r3, #8
 800202a:	f003 0307 	and.w	r3, r3, #7
}
 800202e:	4618      	mov	r0, r3
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr
 8002038:	e000ed00 	.word	0xe000ed00

0800203c <__NVIC_EnableIRQ>:
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	4603      	mov	r3, r0
 8002044:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800204a:	2b00      	cmp	r3, #0
 800204c:	db0b      	blt.n	8002066 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800204e:	79fb      	ldrb	r3, [r7, #7]
 8002050:	f003 021f 	and.w	r2, r3, #31
 8002054:	4907      	ldr	r1, [pc, #28]	; (8002074 <__NVIC_EnableIRQ+0x38>)
 8002056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800205a:	095b      	lsrs	r3, r3, #5
 800205c:	2001      	movs	r0, #1
 800205e:	fa00 f202 	lsl.w	r2, r0, r2
 8002062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002066:	bf00      	nop
 8002068:	370c      	adds	r7, #12
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	e000e100 	.word	0xe000e100

08002078 <__NVIC_SetPriority>:
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	4603      	mov	r3, r0
 8002080:	6039      	str	r1, [r7, #0]
 8002082:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002088:	2b00      	cmp	r3, #0
 800208a:	db0a      	blt.n	80020a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	b2da      	uxtb	r2, r3
 8002090:	490c      	ldr	r1, [pc, #48]	; (80020c4 <__NVIC_SetPriority+0x4c>)
 8002092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002096:	0112      	lsls	r2, r2, #4
 8002098:	b2d2      	uxtb	r2, r2
 800209a:	440b      	add	r3, r1
 800209c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80020a0:	e00a      	b.n	80020b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	b2da      	uxtb	r2, r3
 80020a6:	4908      	ldr	r1, [pc, #32]	; (80020c8 <__NVIC_SetPriority+0x50>)
 80020a8:	79fb      	ldrb	r3, [r7, #7]
 80020aa:	f003 030f 	and.w	r3, r3, #15
 80020ae:	3b04      	subs	r3, #4
 80020b0:	0112      	lsls	r2, r2, #4
 80020b2:	b2d2      	uxtb	r2, r2
 80020b4:	440b      	add	r3, r1
 80020b6:	761a      	strb	r2, [r3, #24]
}
 80020b8:	bf00      	nop
 80020ba:	370c      	adds	r7, #12
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr
 80020c4:	e000e100 	.word	0xe000e100
 80020c8:	e000ed00 	.word	0xe000ed00

080020cc <NVIC_EncodePriority>:
{
 80020cc:	b480      	push	{r7}
 80020ce:	b089      	sub	sp, #36	; 0x24
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	60f8      	str	r0, [r7, #12]
 80020d4:	60b9      	str	r1, [r7, #8]
 80020d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	f003 0307 	and.w	r3, r3, #7
 80020de:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	f1c3 0307 	rsb	r3, r3, #7
 80020e6:	2b04      	cmp	r3, #4
 80020e8:	bf28      	it	cs
 80020ea:	2304      	movcs	r3, #4
 80020ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	3304      	adds	r3, #4
 80020f2:	2b06      	cmp	r3, #6
 80020f4:	d902      	bls.n	80020fc <NVIC_EncodePriority+0x30>
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	3b03      	subs	r3, #3
 80020fa:	e000      	b.n	80020fe <NVIC_EncodePriority+0x32>
 80020fc:	2300      	movs	r3, #0
 80020fe:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002100:	f04f 32ff 	mov.w	r2, #4294967295
 8002104:	69bb      	ldr	r3, [r7, #24]
 8002106:	fa02 f303 	lsl.w	r3, r2, r3
 800210a:	43da      	mvns	r2, r3
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	401a      	ands	r2, r3
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002114:	f04f 31ff 	mov.w	r1, #4294967295
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	fa01 f303 	lsl.w	r3, r1, r3
 800211e:	43d9      	mvns	r1, r3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002124:	4313      	orrs	r3, r2
}
 8002126:	4618      	mov	r0, r3
 8002128:	3724      	adds	r7, #36	; 0x24
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr

08002132 <LL_USART_Enable>:
{
 8002132:	b480      	push	{r7}
 8002134:	b083      	sub	sp, #12
 8002136:	af00      	add	r7, sp, #0
 8002138:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	68db      	ldr	r3, [r3, #12]
 800213e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	60da      	str	r2, [r3, #12]
}
 8002146:	bf00      	nop
 8002148:	370c      	adds	r7, #12
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr

08002152 <LL_USART_ConfigAsyncMode>:
{
 8002152:	b480      	push	{r7}
 8002154:	b083      	sub	sp, #12
 8002156:	af00      	add	r7, sp, #0
 8002158:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	691b      	ldr	r3, [r3, #16]
 800215e:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	695b      	ldr	r3, [r3, #20]
 800216a:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	615a      	str	r2, [r3, #20]
}
 8002172:	bf00      	nop
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr
	...

08002180 <LL_AHB1_GRP1_EnableClock>:
{
 8002180:	b480      	push	{r7}
 8002182:	b085      	sub	sp, #20
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002188:	4b08      	ldr	r3, [pc, #32]	; (80021ac <LL_AHB1_GRP1_EnableClock+0x2c>)
 800218a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800218c:	4907      	ldr	r1, [pc, #28]	; (80021ac <LL_AHB1_GRP1_EnableClock+0x2c>)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4313      	orrs	r3, r2
 8002192:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002194:	4b05      	ldr	r3, [pc, #20]	; (80021ac <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002196:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	4013      	ands	r3, r2
 800219c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800219e:	68fb      	ldr	r3, [r7, #12]
}
 80021a0:	bf00      	nop
 80021a2:	3714      	adds	r7, #20
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr
 80021ac:	40023800 	.word	0x40023800

080021b0 <LL_APB1_GRP1_EnableClock>:
{
 80021b0:	b480      	push	{r7}
 80021b2:	b085      	sub	sp, #20
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80021b8:	4b08      	ldr	r3, [pc, #32]	; (80021dc <LL_APB1_GRP1_EnableClock+0x2c>)
 80021ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021bc:	4907      	ldr	r1, [pc, #28]	; (80021dc <LL_APB1_GRP1_EnableClock+0x2c>)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80021c4:	4b05      	ldr	r3, [pc, #20]	; (80021dc <LL_APB1_GRP1_EnableClock+0x2c>)
 80021c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	4013      	ands	r3, r2
 80021cc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80021ce:	68fb      	ldr	r3, [r7, #12]
}
 80021d0:	bf00      	nop
 80021d2:	3714      	adds	r7, #20
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr
 80021dc:	40023800 	.word	0x40023800

080021e0 <MX_USART3_UART_Init>:
/* USER CODE END 0 */

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b08e      	sub	sp, #56	; 0x38
 80021e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80021e6:	f107 031c 	add.w	r3, r7, #28
 80021ea:	2200      	movs	r2, #0
 80021ec:	601a      	str	r2, [r3, #0]
 80021ee:	605a      	str	r2, [r3, #4]
 80021f0:	609a      	str	r2, [r3, #8]
 80021f2:	60da      	str	r2, [r3, #12]
 80021f4:	611a      	str	r2, [r3, #16]
 80021f6:	615a      	str	r2, [r3, #20]
 80021f8:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021fa:	1d3b      	adds	r3, r7, #4
 80021fc:	2200      	movs	r2, #0
 80021fe:	601a      	str	r2, [r3, #0]
 8002200:	605a      	str	r2, [r3, #4]
 8002202:	609a      	str	r2, [r3, #8]
 8002204:	60da      	str	r2, [r3, #12]
 8002206:	611a      	str	r2, [r3, #16]
 8002208:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 800220a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800220e:	f7ff ffcf 	bl	80021b0 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8002212:	2008      	movs	r0, #8
 8002214:	f7ff ffb4 	bl	8002180 <LL_AHB1_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PD8   ------> USART3_TX
  PD9   ------> USART3_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_9;
 8002218:	f44f 7340 	mov.w	r3, #768	; 0x300
 800221c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800221e:	2302      	movs	r3, #2
 8002220:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002222:	2303      	movs	r3, #3
 8002224:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002226:	2300      	movs	r3, #0
 8002228:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800222a:	2300      	movs	r3, #0
 800222c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800222e:	2307      	movs	r3, #7
 8002230:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002232:	1d3b      	adds	r3, r7, #4
 8002234:	4619      	mov	r1, r3
 8002236:	4819      	ldr	r0, [pc, #100]	; (800229c <MX_USART3_UART_Init+0xbc>)
 8002238:	f001 f8ac 	bl	8003394 <LL_GPIO_Init>

  /* USART3 interrupt Init */
  NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800223c:	f7ff fef0 	bl	8002020 <__NVIC_GetPriorityGrouping>
 8002240:	4603      	mov	r3, r0
 8002242:	2200      	movs	r2, #0
 8002244:	2100      	movs	r1, #0
 8002246:	4618      	mov	r0, r3
 8002248:	f7ff ff40 	bl	80020cc <NVIC_EncodePriority>
 800224c:	4603      	mov	r3, r0
 800224e:	4619      	mov	r1, r3
 8002250:	2027      	movs	r0, #39	; 0x27
 8002252:	f7ff ff11 	bl	8002078 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_IRQn);
 8002256:	2027      	movs	r0, #39	; 0x27
 8002258:	f7ff fef0 	bl	800203c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.BaudRate = 921600;
 800225c:	f44f 2361 	mov.w	r3, #921600	; 0xe1000
 8002260:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002262:	2300      	movs	r3, #0
 8002264:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002266:	2300      	movs	r3, #0
 8002268:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800226a:	2300      	movs	r3, #0
 800226c:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800226e:	230c      	movs	r3, #12
 8002270:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002272:	2300      	movs	r3, #0
 8002274:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002276:	2300      	movs	r3, #0
 8002278:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART3, &USART_InitStruct);
 800227a:	f107 031c 	add.w	r3, r7, #28
 800227e:	4619      	mov	r1, r3
 8002280:	4807      	ldr	r0, [pc, #28]	; (80022a0 <MX_USART3_UART_Init+0xc0>)
 8002282:	f002 f8d3 	bl	800442c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART3);
 8002286:	4806      	ldr	r0, [pc, #24]	; (80022a0 <MX_USART3_UART_Init+0xc0>)
 8002288:	f7ff ff63 	bl	8002152 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART3);
 800228c:	4804      	ldr	r0, [pc, #16]	; (80022a0 <MX_USART3_UART_Init+0xc0>)
 800228e:	f7ff ff50 	bl	8002132 <LL_USART_Enable>
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002292:	bf00      	nop
 8002294:	3738      	adds	r7, #56	; 0x38
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	40020c00 	.word	0x40020c00
 80022a0:	40004800 	.word	0x40004800

080022a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80022a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022dc <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022a8:	480d      	ldr	r0, [pc, #52]	; (80022e0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80022aa:	490e      	ldr	r1, [pc, #56]	; (80022e4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80022ac:	4a0e      	ldr	r2, [pc, #56]	; (80022e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80022ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022b0:	e002      	b.n	80022b8 <LoopCopyDataInit>

080022b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022b6:	3304      	adds	r3, #4

080022b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022bc:	d3f9      	bcc.n	80022b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022be:	4a0b      	ldr	r2, [pc, #44]	; (80022ec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80022c0:	4c0b      	ldr	r4, [pc, #44]	; (80022f0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80022c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022c4:	e001      	b.n	80022ca <LoopFillZerobss>

080022c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022c8:	3204      	adds	r2, #4

080022ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022cc:	d3fb      	bcc.n	80022c6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80022ce:	f7ff fc85 	bl	8001bdc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022d2:	f002 f943 	bl	800455c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022d6:	f7ff fa0d 	bl	80016f4 <main>
  bx  lr    
 80022da:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80022dc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80022e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022e4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80022e8:	080093ec 	.word	0x080093ec
  ldr r2, =_sbss
 80022ec:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80022f0:	20000218 	.word	0x20000218

080022f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022f4:	e7fe      	b.n	80022f4 <ADC_IRQHandler>
	...

080022f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022fc:	4b0e      	ldr	r3, [pc, #56]	; (8002338 <HAL_Init+0x40>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a0d      	ldr	r2, [pc, #52]	; (8002338 <HAL_Init+0x40>)
 8002302:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002306:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002308:	4b0b      	ldr	r3, [pc, #44]	; (8002338 <HAL_Init+0x40>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a0a      	ldr	r2, [pc, #40]	; (8002338 <HAL_Init+0x40>)
 800230e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002312:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002314:	4b08      	ldr	r3, [pc, #32]	; (8002338 <HAL_Init+0x40>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a07      	ldr	r2, [pc, #28]	; (8002338 <HAL_Init+0x40>)
 800231a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800231e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002320:	2003      	movs	r0, #3
 8002322:	f000 f931 	bl	8002588 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002326:	2000      	movs	r0, #0
 8002328:	f000 f808 	bl	800233c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800232c:	f7ff fb06 	bl	800193c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002330:	2300      	movs	r3, #0
}
 8002332:	4618      	mov	r0, r3
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	40023c00 	.word	0x40023c00

0800233c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002344:	4b12      	ldr	r3, [pc, #72]	; (8002390 <HAL_InitTick+0x54>)
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	4b12      	ldr	r3, [pc, #72]	; (8002394 <HAL_InitTick+0x58>)
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	4619      	mov	r1, r3
 800234e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002352:	fbb3 f3f1 	udiv	r3, r3, r1
 8002356:	fbb2 f3f3 	udiv	r3, r2, r3
 800235a:	4618      	mov	r0, r3
 800235c:	f000 f93b 	bl	80025d6 <HAL_SYSTICK_Config>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e00e      	b.n	8002388 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2b0f      	cmp	r3, #15
 800236e:	d80a      	bhi.n	8002386 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002370:	2200      	movs	r2, #0
 8002372:	6879      	ldr	r1, [r7, #4]
 8002374:	f04f 30ff 	mov.w	r0, #4294967295
 8002378:	f000 f911 	bl	800259e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800237c:	4a06      	ldr	r2, [pc, #24]	; (8002398 <HAL_InitTick+0x5c>)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002382:	2300      	movs	r3, #0
 8002384:	e000      	b.n	8002388 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
}
 8002388:	4618      	mov	r0, r3
 800238a:	3708      	adds	r7, #8
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	20000000 	.word	0x20000000
 8002394:	20000008 	.word	0x20000008
 8002398:	20000004 	.word	0x20000004

0800239c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023a0:	4b06      	ldr	r3, [pc, #24]	; (80023bc <HAL_IncTick+0x20>)
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	461a      	mov	r2, r3
 80023a6:	4b06      	ldr	r3, [pc, #24]	; (80023c0 <HAL_IncTick+0x24>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4413      	add	r3, r2
 80023ac:	4a04      	ldr	r2, [pc, #16]	; (80023c0 <HAL_IncTick+0x24>)
 80023ae:	6013      	str	r3, [r2, #0]
}
 80023b0:	bf00      	nop
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	20000008 	.word	0x20000008
 80023c0:	20000204 	.word	0x20000204

080023c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  return uwTick;
 80023c8:	4b03      	ldr	r3, [pc, #12]	; (80023d8 <HAL_GetTick+0x14>)
 80023ca:	681b      	ldr	r3, [r3, #0]
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr
 80023d6:	bf00      	nop
 80023d8:	20000204 	.word	0x20000204

080023dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b084      	sub	sp, #16
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023e4:	f7ff ffee 	bl	80023c4 <HAL_GetTick>
 80023e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023f4:	d005      	beq.n	8002402 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023f6:	4b0a      	ldr	r3, [pc, #40]	; (8002420 <HAL_Delay+0x44>)
 80023f8:	781b      	ldrb	r3, [r3, #0]
 80023fa:	461a      	mov	r2, r3
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	4413      	add	r3, r2
 8002400:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002402:	bf00      	nop
 8002404:	f7ff ffde 	bl	80023c4 <HAL_GetTick>
 8002408:	4602      	mov	r2, r0
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	68fa      	ldr	r2, [r7, #12]
 8002410:	429a      	cmp	r2, r3
 8002412:	d8f7      	bhi.n	8002404 <HAL_Delay+0x28>
  {
  }
}
 8002414:	bf00      	nop
 8002416:	bf00      	nop
 8002418:	3710      	adds	r7, #16
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	20000008 	.word	0x20000008

08002424 <__NVIC_SetPriorityGrouping>:
{
 8002424:	b480      	push	{r7}
 8002426:	b085      	sub	sp, #20
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f003 0307 	and.w	r3, r3, #7
 8002432:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002434:	4b0c      	ldr	r3, [pc, #48]	; (8002468 <__NVIC_SetPriorityGrouping+0x44>)
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800243a:	68ba      	ldr	r2, [r7, #8]
 800243c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002440:	4013      	ands	r3, r2
 8002442:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800244c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002450:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002454:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002456:	4a04      	ldr	r2, [pc, #16]	; (8002468 <__NVIC_SetPriorityGrouping+0x44>)
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	60d3      	str	r3, [r2, #12]
}
 800245c:	bf00      	nop
 800245e:	3714      	adds	r7, #20
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr
 8002468:	e000ed00 	.word	0xe000ed00

0800246c <__NVIC_GetPriorityGrouping>:
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002470:	4b04      	ldr	r3, [pc, #16]	; (8002484 <__NVIC_GetPriorityGrouping+0x18>)
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	0a1b      	lsrs	r3, r3, #8
 8002476:	f003 0307 	and.w	r3, r3, #7
}
 800247a:	4618      	mov	r0, r3
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr
 8002484:	e000ed00 	.word	0xe000ed00

08002488 <__NVIC_SetPriority>:
{
 8002488:	b480      	push	{r7}
 800248a:	b083      	sub	sp, #12
 800248c:	af00      	add	r7, sp, #0
 800248e:	4603      	mov	r3, r0
 8002490:	6039      	str	r1, [r7, #0]
 8002492:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002494:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002498:	2b00      	cmp	r3, #0
 800249a:	db0a      	blt.n	80024b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	b2da      	uxtb	r2, r3
 80024a0:	490c      	ldr	r1, [pc, #48]	; (80024d4 <__NVIC_SetPriority+0x4c>)
 80024a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a6:	0112      	lsls	r2, r2, #4
 80024a8:	b2d2      	uxtb	r2, r2
 80024aa:	440b      	add	r3, r1
 80024ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80024b0:	e00a      	b.n	80024c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	b2da      	uxtb	r2, r3
 80024b6:	4908      	ldr	r1, [pc, #32]	; (80024d8 <__NVIC_SetPriority+0x50>)
 80024b8:	79fb      	ldrb	r3, [r7, #7]
 80024ba:	f003 030f 	and.w	r3, r3, #15
 80024be:	3b04      	subs	r3, #4
 80024c0:	0112      	lsls	r2, r2, #4
 80024c2:	b2d2      	uxtb	r2, r2
 80024c4:	440b      	add	r3, r1
 80024c6:	761a      	strb	r2, [r3, #24]
}
 80024c8:	bf00      	nop
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr
 80024d4:	e000e100 	.word	0xe000e100
 80024d8:	e000ed00 	.word	0xe000ed00

080024dc <NVIC_EncodePriority>:
{
 80024dc:	b480      	push	{r7}
 80024de:	b089      	sub	sp, #36	; 0x24
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	60f8      	str	r0, [r7, #12]
 80024e4:	60b9      	str	r1, [r7, #8]
 80024e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	f003 0307 	and.w	r3, r3, #7
 80024ee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024f0:	69fb      	ldr	r3, [r7, #28]
 80024f2:	f1c3 0307 	rsb	r3, r3, #7
 80024f6:	2b04      	cmp	r3, #4
 80024f8:	bf28      	it	cs
 80024fa:	2304      	movcs	r3, #4
 80024fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024fe:	69fb      	ldr	r3, [r7, #28]
 8002500:	3304      	adds	r3, #4
 8002502:	2b06      	cmp	r3, #6
 8002504:	d902      	bls.n	800250c <NVIC_EncodePriority+0x30>
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	3b03      	subs	r3, #3
 800250a:	e000      	b.n	800250e <NVIC_EncodePriority+0x32>
 800250c:	2300      	movs	r3, #0
 800250e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002510:	f04f 32ff 	mov.w	r2, #4294967295
 8002514:	69bb      	ldr	r3, [r7, #24]
 8002516:	fa02 f303 	lsl.w	r3, r2, r3
 800251a:	43da      	mvns	r2, r3
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	401a      	ands	r2, r3
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002524:	f04f 31ff 	mov.w	r1, #4294967295
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	fa01 f303 	lsl.w	r3, r1, r3
 800252e:	43d9      	mvns	r1, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002534:	4313      	orrs	r3, r2
}
 8002536:	4618      	mov	r0, r3
 8002538:	3724      	adds	r7, #36	; 0x24
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
	...

08002544 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	3b01      	subs	r3, #1
 8002550:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002554:	d301      	bcc.n	800255a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002556:	2301      	movs	r3, #1
 8002558:	e00f      	b.n	800257a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800255a:	4a0a      	ldr	r2, [pc, #40]	; (8002584 <SysTick_Config+0x40>)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	3b01      	subs	r3, #1
 8002560:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002562:	210f      	movs	r1, #15
 8002564:	f04f 30ff 	mov.w	r0, #4294967295
 8002568:	f7ff ff8e 	bl	8002488 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800256c:	4b05      	ldr	r3, [pc, #20]	; (8002584 <SysTick_Config+0x40>)
 800256e:	2200      	movs	r2, #0
 8002570:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002572:	4b04      	ldr	r3, [pc, #16]	; (8002584 <SysTick_Config+0x40>)
 8002574:	2207      	movs	r2, #7
 8002576:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002578:	2300      	movs	r3, #0
}
 800257a:	4618      	mov	r0, r3
 800257c:	3708      	adds	r7, #8
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	e000e010 	.word	0xe000e010

08002588 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	f7ff ff47 	bl	8002424 <__NVIC_SetPriorityGrouping>
}
 8002596:	bf00      	nop
 8002598:	3708      	adds	r7, #8
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}

0800259e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800259e:	b580      	push	{r7, lr}
 80025a0:	b086      	sub	sp, #24
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	4603      	mov	r3, r0
 80025a6:	60b9      	str	r1, [r7, #8]
 80025a8:	607a      	str	r2, [r7, #4]
 80025aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025ac:	2300      	movs	r3, #0
 80025ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025b0:	f7ff ff5c 	bl	800246c <__NVIC_GetPriorityGrouping>
 80025b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	68b9      	ldr	r1, [r7, #8]
 80025ba:	6978      	ldr	r0, [r7, #20]
 80025bc:	f7ff ff8e 	bl	80024dc <NVIC_EncodePriority>
 80025c0:	4602      	mov	r2, r0
 80025c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025c6:	4611      	mov	r1, r2
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7ff ff5d 	bl	8002488 <__NVIC_SetPriority>
}
 80025ce:	bf00      	nop
 80025d0:	3718      	adds	r7, #24
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}

080025d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025d6:	b580      	push	{r7, lr}
 80025d8:	b082      	sub	sp, #8
 80025da:	af00      	add	r7, sp, #0
 80025dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	f7ff ffb0 	bl	8002544 <SysTick_Config>
 80025e4:	4603      	mov	r3, r0
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
	...

080025f0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80025f6:	2300      	movs	r3, #0
 80025f8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80025fa:	2300      	movs	r3, #0
 80025fc:	603b      	str	r3, [r7, #0]
 80025fe:	4b20      	ldr	r3, [pc, #128]	; (8002680 <HAL_PWREx_EnableOverDrive+0x90>)
 8002600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002602:	4a1f      	ldr	r2, [pc, #124]	; (8002680 <HAL_PWREx_EnableOverDrive+0x90>)
 8002604:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002608:	6413      	str	r3, [r2, #64]	; 0x40
 800260a:	4b1d      	ldr	r3, [pc, #116]	; (8002680 <HAL_PWREx_EnableOverDrive+0x90>)
 800260c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002612:	603b      	str	r3, [r7, #0]
 8002614:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002616:	4b1b      	ldr	r3, [pc, #108]	; (8002684 <HAL_PWREx_EnableOverDrive+0x94>)
 8002618:	2201      	movs	r2, #1
 800261a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800261c:	f7ff fed2 	bl	80023c4 <HAL_GetTick>
 8002620:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002622:	e009      	b.n	8002638 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002624:	f7ff fece 	bl	80023c4 <HAL_GetTick>
 8002628:	4602      	mov	r2, r0
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	1ad3      	subs	r3, r2, r3
 800262e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002632:	d901      	bls.n	8002638 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002634:	2303      	movs	r3, #3
 8002636:	e01f      	b.n	8002678 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002638:	4b13      	ldr	r3, [pc, #76]	; (8002688 <HAL_PWREx_EnableOverDrive+0x98>)
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002640:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002644:	d1ee      	bne.n	8002624 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002646:	4b11      	ldr	r3, [pc, #68]	; (800268c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002648:	2201      	movs	r2, #1
 800264a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800264c:	f7ff feba 	bl	80023c4 <HAL_GetTick>
 8002650:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002652:	e009      	b.n	8002668 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002654:	f7ff feb6 	bl	80023c4 <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002662:	d901      	bls.n	8002668 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002664:	2303      	movs	r3, #3
 8002666:	e007      	b.n	8002678 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002668:	4b07      	ldr	r3, [pc, #28]	; (8002688 <HAL_PWREx_EnableOverDrive+0x98>)
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002670:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002674:	d1ee      	bne.n	8002654 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002676:	2300      	movs	r3, #0
}
 8002678:	4618      	mov	r0, r3
 800267a:	3708      	adds	r7, #8
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	40023800 	.word	0x40023800
 8002684:	420e0040 	.word	0x420e0040
 8002688:	40007000 	.word	0x40007000
 800268c:	420e0044 	.word	0x420e0044

08002690 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b086      	sub	sp, #24
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d101      	bne.n	80026a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e267      	b.n	8002b72 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0301 	and.w	r3, r3, #1
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d075      	beq.n	800279a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80026ae:	4b88      	ldr	r3, [pc, #544]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	f003 030c 	and.w	r3, r3, #12
 80026b6:	2b04      	cmp	r3, #4
 80026b8:	d00c      	beq.n	80026d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026ba:	4b85      	ldr	r3, [pc, #532]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80026c2:	2b08      	cmp	r3, #8
 80026c4:	d112      	bne.n	80026ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026c6:	4b82      	ldr	r3, [pc, #520]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80026d2:	d10b      	bne.n	80026ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026d4:	4b7e      	ldr	r3, [pc, #504]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d05b      	beq.n	8002798 <HAL_RCC_OscConfig+0x108>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d157      	bne.n	8002798 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80026e8:	2301      	movs	r3, #1
 80026ea:	e242      	b.n	8002b72 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026f4:	d106      	bne.n	8002704 <HAL_RCC_OscConfig+0x74>
 80026f6:	4b76      	ldr	r3, [pc, #472]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a75      	ldr	r2, [pc, #468]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 80026fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002700:	6013      	str	r3, [r2, #0]
 8002702:	e01d      	b.n	8002740 <HAL_RCC_OscConfig+0xb0>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800270c:	d10c      	bne.n	8002728 <HAL_RCC_OscConfig+0x98>
 800270e:	4b70      	ldr	r3, [pc, #448]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a6f      	ldr	r2, [pc, #444]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 8002714:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002718:	6013      	str	r3, [r2, #0]
 800271a:	4b6d      	ldr	r3, [pc, #436]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a6c      	ldr	r2, [pc, #432]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 8002720:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002724:	6013      	str	r3, [r2, #0]
 8002726:	e00b      	b.n	8002740 <HAL_RCC_OscConfig+0xb0>
 8002728:	4b69      	ldr	r3, [pc, #420]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a68      	ldr	r2, [pc, #416]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 800272e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002732:	6013      	str	r3, [r2, #0]
 8002734:	4b66      	ldr	r3, [pc, #408]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a65      	ldr	r2, [pc, #404]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 800273a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800273e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d013      	beq.n	8002770 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002748:	f7ff fe3c 	bl	80023c4 <HAL_GetTick>
 800274c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800274e:	e008      	b.n	8002762 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002750:	f7ff fe38 	bl	80023c4 <HAL_GetTick>
 8002754:	4602      	mov	r2, r0
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	2b64      	cmp	r3, #100	; 0x64
 800275c:	d901      	bls.n	8002762 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800275e:	2303      	movs	r3, #3
 8002760:	e207      	b.n	8002b72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002762:	4b5b      	ldr	r3, [pc, #364]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800276a:	2b00      	cmp	r3, #0
 800276c:	d0f0      	beq.n	8002750 <HAL_RCC_OscConfig+0xc0>
 800276e:	e014      	b.n	800279a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002770:	f7ff fe28 	bl	80023c4 <HAL_GetTick>
 8002774:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002776:	e008      	b.n	800278a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002778:	f7ff fe24 	bl	80023c4 <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	2b64      	cmp	r3, #100	; 0x64
 8002784:	d901      	bls.n	800278a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e1f3      	b.n	8002b72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800278a:	4b51      	ldr	r3, [pc, #324]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d1f0      	bne.n	8002778 <HAL_RCC_OscConfig+0xe8>
 8002796:	e000      	b.n	800279a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002798:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0302 	and.w	r3, r3, #2
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d063      	beq.n	800286e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80027a6:	4b4a      	ldr	r3, [pc, #296]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	f003 030c 	and.w	r3, r3, #12
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d00b      	beq.n	80027ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027b2:	4b47      	ldr	r3, [pc, #284]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80027ba:	2b08      	cmp	r3, #8
 80027bc:	d11c      	bne.n	80027f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027be:	4b44      	ldr	r3, [pc, #272]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d116      	bne.n	80027f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027ca:	4b41      	ldr	r3, [pc, #260]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f003 0302 	and.w	r3, r3, #2
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d005      	beq.n	80027e2 <HAL_RCC_OscConfig+0x152>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d001      	beq.n	80027e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e1c7      	b.n	8002b72 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027e2:	4b3b      	ldr	r3, [pc, #236]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	00db      	lsls	r3, r3, #3
 80027f0:	4937      	ldr	r1, [pc, #220]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 80027f2:	4313      	orrs	r3, r2
 80027f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027f6:	e03a      	b.n	800286e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d020      	beq.n	8002842 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002800:	4b34      	ldr	r3, [pc, #208]	; (80028d4 <HAL_RCC_OscConfig+0x244>)
 8002802:	2201      	movs	r2, #1
 8002804:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002806:	f7ff fddd 	bl	80023c4 <HAL_GetTick>
 800280a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800280c:	e008      	b.n	8002820 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800280e:	f7ff fdd9 	bl	80023c4 <HAL_GetTick>
 8002812:	4602      	mov	r2, r0
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	1ad3      	subs	r3, r2, r3
 8002818:	2b02      	cmp	r3, #2
 800281a:	d901      	bls.n	8002820 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800281c:	2303      	movs	r3, #3
 800281e:	e1a8      	b.n	8002b72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002820:	4b2b      	ldr	r3, [pc, #172]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 0302 	and.w	r3, r3, #2
 8002828:	2b00      	cmp	r3, #0
 800282a:	d0f0      	beq.n	800280e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800282c:	4b28      	ldr	r3, [pc, #160]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	691b      	ldr	r3, [r3, #16]
 8002838:	00db      	lsls	r3, r3, #3
 800283a:	4925      	ldr	r1, [pc, #148]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 800283c:	4313      	orrs	r3, r2
 800283e:	600b      	str	r3, [r1, #0]
 8002840:	e015      	b.n	800286e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002842:	4b24      	ldr	r3, [pc, #144]	; (80028d4 <HAL_RCC_OscConfig+0x244>)
 8002844:	2200      	movs	r2, #0
 8002846:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002848:	f7ff fdbc 	bl	80023c4 <HAL_GetTick>
 800284c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800284e:	e008      	b.n	8002862 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002850:	f7ff fdb8 	bl	80023c4 <HAL_GetTick>
 8002854:	4602      	mov	r2, r0
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	2b02      	cmp	r3, #2
 800285c:	d901      	bls.n	8002862 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e187      	b.n	8002b72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002862:	4b1b      	ldr	r3, [pc, #108]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0302 	and.w	r3, r3, #2
 800286a:	2b00      	cmp	r3, #0
 800286c:	d1f0      	bne.n	8002850 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0308 	and.w	r3, r3, #8
 8002876:	2b00      	cmp	r3, #0
 8002878:	d036      	beq.n	80028e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	695b      	ldr	r3, [r3, #20]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d016      	beq.n	80028b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002882:	4b15      	ldr	r3, [pc, #84]	; (80028d8 <HAL_RCC_OscConfig+0x248>)
 8002884:	2201      	movs	r2, #1
 8002886:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002888:	f7ff fd9c 	bl	80023c4 <HAL_GetTick>
 800288c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800288e:	e008      	b.n	80028a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002890:	f7ff fd98 	bl	80023c4 <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	2b02      	cmp	r3, #2
 800289c:	d901      	bls.n	80028a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e167      	b.n	8002b72 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028a2:	4b0b      	ldr	r3, [pc, #44]	; (80028d0 <HAL_RCC_OscConfig+0x240>)
 80028a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028a6:	f003 0302 	and.w	r3, r3, #2
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d0f0      	beq.n	8002890 <HAL_RCC_OscConfig+0x200>
 80028ae:	e01b      	b.n	80028e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028b0:	4b09      	ldr	r3, [pc, #36]	; (80028d8 <HAL_RCC_OscConfig+0x248>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028b6:	f7ff fd85 	bl	80023c4 <HAL_GetTick>
 80028ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028bc:	e00e      	b.n	80028dc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028be:	f7ff fd81 	bl	80023c4 <HAL_GetTick>
 80028c2:	4602      	mov	r2, r0
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	2b02      	cmp	r3, #2
 80028ca:	d907      	bls.n	80028dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80028cc:	2303      	movs	r3, #3
 80028ce:	e150      	b.n	8002b72 <HAL_RCC_OscConfig+0x4e2>
 80028d0:	40023800 	.word	0x40023800
 80028d4:	42470000 	.word	0x42470000
 80028d8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028dc:	4b88      	ldr	r3, [pc, #544]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 80028de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028e0:	f003 0302 	and.w	r3, r3, #2
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d1ea      	bne.n	80028be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f003 0304 	and.w	r3, r3, #4
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	f000 8097 	beq.w	8002a24 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028f6:	2300      	movs	r3, #0
 80028f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028fa:	4b81      	ldr	r3, [pc, #516]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 80028fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d10f      	bne.n	8002926 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002906:	2300      	movs	r3, #0
 8002908:	60bb      	str	r3, [r7, #8]
 800290a:	4b7d      	ldr	r3, [pc, #500]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 800290c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290e:	4a7c      	ldr	r2, [pc, #496]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 8002910:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002914:	6413      	str	r3, [r2, #64]	; 0x40
 8002916:	4b7a      	ldr	r3, [pc, #488]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 8002918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800291e:	60bb      	str	r3, [r7, #8]
 8002920:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002922:	2301      	movs	r3, #1
 8002924:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002926:	4b77      	ldr	r3, [pc, #476]	; (8002b04 <HAL_RCC_OscConfig+0x474>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800292e:	2b00      	cmp	r3, #0
 8002930:	d118      	bne.n	8002964 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002932:	4b74      	ldr	r3, [pc, #464]	; (8002b04 <HAL_RCC_OscConfig+0x474>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a73      	ldr	r2, [pc, #460]	; (8002b04 <HAL_RCC_OscConfig+0x474>)
 8002938:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800293c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800293e:	f7ff fd41 	bl	80023c4 <HAL_GetTick>
 8002942:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002944:	e008      	b.n	8002958 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002946:	f7ff fd3d 	bl	80023c4 <HAL_GetTick>
 800294a:	4602      	mov	r2, r0
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	1ad3      	subs	r3, r2, r3
 8002950:	2b02      	cmp	r3, #2
 8002952:	d901      	bls.n	8002958 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002954:	2303      	movs	r3, #3
 8002956:	e10c      	b.n	8002b72 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002958:	4b6a      	ldr	r3, [pc, #424]	; (8002b04 <HAL_RCC_OscConfig+0x474>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002960:	2b00      	cmp	r3, #0
 8002962:	d0f0      	beq.n	8002946 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	2b01      	cmp	r3, #1
 800296a:	d106      	bne.n	800297a <HAL_RCC_OscConfig+0x2ea>
 800296c:	4b64      	ldr	r3, [pc, #400]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 800296e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002970:	4a63      	ldr	r2, [pc, #396]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 8002972:	f043 0301 	orr.w	r3, r3, #1
 8002976:	6713      	str	r3, [r2, #112]	; 0x70
 8002978:	e01c      	b.n	80029b4 <HAL_RCC_OscConfig+0x324>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	2b05      	cmp	r3, #5
 8002980:	d10c      	bne.n	800299c <HAL_RCC_OscConfig+0x30c>
 8002982:	4b5f      	ldr	r3, [pc, #380]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 8002984:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002986:	4a5e      	ldr	r2, [pc, #376]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 8002988:	f043 0304 	orr.w	r3, r3, #4
 800298c:	6713      	str	r3, [r2, #112]	; 0x70
 800298e:	4b5c      	ldr	r3, [pc, #368]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 8002990:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002992:	4a5b      	ldr	r2, [pc, #364]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 8002994:	f043 0301 	orr.w	r3, r3, #1
 8002998:	6713      	str	r3, [r2, #112]	; 0x70
 800299a:	e00b      	b.n	80029b4 <HAL_RCC_OscConfig+0x324>
 800299c:	4b58      	ldr	r3, [pc, #352]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 800299e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029a0:	4a57      	ldr	r2, [pc, #348]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 80029a2:	f023 0301 	bic.w	r3, r3, #1
 80029a6:	6713      	str	r3, [r2, #112]	; 0x70
 80029a8:	4b55      	ldr	r3, [pc, #340]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 80029aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029ac:	4a54      	ldr	r2, [pc, #336]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 80029ae:	f023 0304 	bic.w	r3, r3, #4
 80029b2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d015      	beq.n	80029e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029bc:	f7ff fd02 	bl	80023c4 <HAL_GetTick>
 80029c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029c2:	e00a      	b.n	80029da <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029c4:	f7ff fcfe 	bl	80023c4 <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d901      	bls.n	80029da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e0cb      	b.n	8002b72 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029da:	4b49      	ldr	r3, [pc, #292]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 80029dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029de:	f003 0302 	and.w	r3, r3, #2
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d0ee      	beq.n	80029c4 <HAL_RCC_OscConfig+0x334>
 80029e6:	e014      	b.n	8002a12 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029e8:	f7ff fcec 	bl	80023c4 <HAL_GetTick>
 80029ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029ee:	e00a      	b.n	8002a06 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029f0:	f7ff fce8 	bl	80023c4 <HAL_GetTick>
 80029f4:	4602      	mov	r2, r0
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d901      	bls.n	8002a06 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	e0b5      	b.n	8002b72 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a06:	4b3e      	ldr	r3, [pc, #248]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 8002a08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a0a:	f003 0302 	and.w	r3, r3, #2
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d1ee      	bne.n	80029f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a12:	7dfb      	ldrb	r3, [r7, #23]
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d105      	bne.n	8002a24 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a18:	4b39      	ldr	r3, [pc, #228]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 8002a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1c:	4a38      	ldr	r2, [pc, #224]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 8002a1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a22:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	699b      	ldr	r3, [r3, #24]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	f000 80a1 	beq.w	8002b70 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a2e:	4b34      	ldr	r3, [pc, #208]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	f003 030c 	and.w	r3, r3, #12
 8002a36:	2b08      	cmp	r3, #8
 8002a38:	d05c      	beq.n	8002af4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	699b      	ldr	r3, [r3, #24]
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d141      	bne.n	8002ac6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a42:	4b31      	ldr	r3, [pc, #196]	; (8002b08 <HAL_RCC_OscConfig+0x478>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a48:	f7ff fcbc 	bl	80023c4 <HAL_GetTick>
 8002a4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a4e:	e008      	b.n	8002a62 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a50:	f7ff fcb8 	bl	80023c4 <HAL_GetTick>
 8002a54:	4602      	mov	r2, r0
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	2b02      	cmp	r3, #2
 8002a5c:	d901      	bls.n	8002a62 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	e087      	b.n	8002b72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a62:	4b27      	ldr	r3, [pc, #156]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d1f0      	bne.n	8002a50 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	69da      	ldr	r2, [r3, #28]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a1b      	ldr	r3, [r3, #32]
 8002a76:	431a      	orrs	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a7c:	019b      	lsls	r3, r3, #6
 8002a7e:	431a      	orrs	r2, r3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a84:	085b      	lsrs	r3, r3, #1
 8002a86:	3b01      	subs	r3, #1
 8002a88:	041b      	lsls	r3, r3, #16
 8002a8a:	431a      	orrs	r2, r3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a90:	061b      	lsls	r3, r3, #24
 8002a92:	491b      	ldr	r1, [pc, #108]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 8002a94:	4313      	orrs	r3, r2
 8002a96:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a98:	4b1b      	ldr	r3, [pc, #108]	; (8002b08 <HAL_RCC_OscConfig+0x478>)
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a9e:	f7ff fc91 	bl	80023c4 <HAL_GetTick>
 8002aa2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002aa4:	e008      	b.n	8002ab8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002aa6:	f7ff fc8d 	bl	80023c4 <HAL_GetTick>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	693b      	ldr	r3, [r7, #16]
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	2b02      	cmp	r3, #2
 8002ab2:	d901      	bls.n	8002ab8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002ab4:	2303      	movs	r3, #3
 8002ab6:	e05c      	b.n	8002b72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ab8:	4b11      	ldr	r3, [pc, #68]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d0f0      	beq.n	8002aa6 <HAL_RCC_OscConfig+0x416>
 8002ac4:	e054      	b.n	8002b70 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ac6:	4b10      	ldr	r3, [pc, #64]	; (8002b08 <HAL_RCC_OscConfig+0x478>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002acc:	f7ff fc7a 	bl	80023c4 <HAL_GetTick>
 8002ad0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ad2:	e008      	b.n	8002ae6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ad4:	f7ff fc76 	bl	80023c4 <HAL_GetTick>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	1ad3      	subs	r3, r2, r3
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	d901      	bls.n	8002ae6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e045      	b.n	8002b72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ae6:	4b06      	ldr	r3, [pc, #24]	; (8002b00 <HAL_RCC_OscConfig+0x470>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d1f0      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x444>
 8002af2:	e03d      	b.n	8002b70 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	699b      	ldr	r3, [r3, #24]
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d107      	bne.n	8002b0c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e038      	b.n	8002b72 <HAL_RCC_OscConfig+0x4e2>
 8002b00:	40023800 	.word	0x40023800
 8002b04:	40007000 	.word	0x40007000
 8002b08:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002b0c:	4b1b      	ldr	r3, [pc, #108]	; (8002b7c <HAL_RCC_OscConfig+0x4ec>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	699b      	ldr	r3, [r3, #24]
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d028      	beq.n	8002b6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d121      	bne.n	8002b6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d11a      	bne.n	8002b6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b36:	68fa      	ldr	r2, [r7, #12]
 8002b38:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002b42:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d111      	bne.n	8002b6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b52:	085b      	lsrs	r3, r3, #1
 8002b54:	3b01      	subs	r3, #1
 8002b56:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d107      	bne.n	8002b6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b66:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d001      	beq.n	8002b70 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e000      	b.n	8002b72 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002b70:	2300      	movs	r3, #0
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3718      	adds	r7, #24
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	40023800 	.word	0x40023800

08002b80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b084      	sub	sp, #16
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
 8002b88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d101      	bne.n	8002b94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e0cc      	b.n	8002d2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b94:	4b68      	ldr	r3, [pc, #416]	; (8002d38 <HAL_RCC_ClockConfig+0x1b8>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 030f 	and.w	r3, r3, #15
 8002b9c:	683a      	ldr	r2, [r7, #0]
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d90c      	bls.n	8002bbc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ba2:	4b65      	ldr	r3, [pc, #404]	; (8002d38 <HAL_RCC_ClockConfig+0x1b8>)
 8002ba4:	683a      	ldr	r2, [r7, #0]
 8002ba6:	b2d2      	uxtb	r2, r2
 8002ba8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002baa:	4b63      	ldr	r3, [pc, #396]	; (8002d38 <HAL_RCC_ClockConfig+0x1b8>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 030f 	and.w	r3, r3, #15
 8002bb2:	683a      	ldr	r2, [r7, #0]
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d001      	beq.n	8002bbc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e0b8      	b.n	8002d2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0302 	and.w	r3, r3, #2
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d020      	beq.n	8002c0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 0304 	and.w	r3, r3, #4
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d005      	beq.n	8002be0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002bd4:	4b59      	ldr	r3, [pc, #356]	; (8002d3c <HAL_RCC_ClockConfig+0x1bc>)
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	4a58      	ldr	r2, [pc, #352]	; (8002d3c <HAL_RCC_ClockConfig+0x1bc>)
 8002bda:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002bde:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 0308 	and.w	r3, r3, #8
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d005      	beq.n	8002bf8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002bec:	4b53      	ldr	r3, [pc, #332]	; (8002d3c <HAL_RCC_ClockConfig+0x1bc>)
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	4a52      	ldr	r2, [pc, #328]	; (8002d3c <HAL_RCC_ClockConfig+0x1bc>)
 8002bf2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002bf6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bf8:	4b50      	ldr	r3, [pc, #320]	; (8002d3c <HAL_RCC_ClockConfig+0x1bc>)
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	494d      	ldr	r1, [pc, #308]	; (8002d3c <HAL_RCC_ClockConfig+0x1bc>)
 8002c06:	4313      	orrs	r3, r2
 8002c08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 0301 	and.w	r3, r3, #1
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d044      	beq.n	8002ca0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	d107      	bne.n	8002c2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c1e:	4b47      	ldr	r3, [pc, #284]	; (8002d3c <HAL_RCC_ClockConfig+0x1bc>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d119      	bne.n	8002c5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e07f      	b.n	8002d2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d003      	beq.n	8002c3e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c3a:	2b03      	cmp	r3, #3
 8002c3c:	d107      	bne.n	8002c4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c3e:	4b3f      	ldr	r3, [pc, #252]	; (8002d3c <HAL_RCC_ClockConfig+0x1bc>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d109      	bne.n	8002c5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e06f      	b.n	8002d2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c4e:	4b3b      	ldr	r3, [pc, #236]	; (8002d3c <HAL_RCC_ClockConfig+0x1bc>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 0302 	and.w	r3, r3, #2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d101      	bne.n	8002c5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e067      	b.n	8002d2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c5e:	4b37      	ldr	r3, [pc, #220]	; (8002d3c <HAL_RCC_ClockConfig+0x1bc>)
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	f023 0203 	bic.w	r2, r3, #3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	4934      	ldr	r1, [pc, #208]	; (8002d3c <HAL_RCC_ClockConfig+0x1bc>)
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c70:	f7ff fba8 	bl	80023c4 <HAL_GetTick>
 8002c74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c76:	e00a      	b.n	8002c8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c78:	f7ff fba4 	bl	80023c4 <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d901      	bls.n	8002c8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	e04f      	b.n	8002d2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c8e:	4b2b      	ldr	r3, [pc, #172]	; (8002d3c <HAL_RCC_ClockConfig+0x1bc>)
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	f003 020c 	and.w	r2, r3, #12
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d1eb      	bne.n	8002c78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ca0:	4b25      	ldr	r3, [pc, #148]	; (8002d38 <HAL_RCC_ClockConfig+0x1b8>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 030f 	and.w	r3, r3, #15
 8002ca8:	683a      	ldr	r2, [r7, #0]
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d20c      	bcs.n	8002cc8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cae:	4b22      	ldr	r3, [pc, #136]	; (8002d38 <HAL_RCC_ClockConfig+0x1b8>)
 8002cb0:	683a      	ldr	r2, [r7, #0]
 8002cb2:	b2d2      	uxtb	r2, r2
 8002cb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cb6:	4b20      	ldr	r3, [pc, #128]	; (8002d38 <HAL_RCC_ClockConfig+0x1b8>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 030f 	and.w	r3, r3, #15
 8002cbe:	683a      	ldr	r2, [r7, #0]
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	d001      	beq.n	8002cc8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e032      	b.n	8002d2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 0304 	and.w	r3, r3, #4
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d008      	beq.n	8002ce6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cd4:	4b19      	ldr	r3, [pc, #100]	; (8002d3c <HAL_RCC_ClockConfig+0x1bc>)
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	68db      	ldr	r3, [r3, #12]
 8002ce0:	4916      	ldr	r1, [pc, #88]	; (8002d3c <HAL_RCC_ClockConfig+0x1bc>)
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0308 	and.w	r3, r3, #8
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d009      	beq.n	8002d06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002cf2:	4b12      	ldr	r3, [pc, #72]	; (8002d3c <HAL_RCC_ClockConfig+0x1bc>)
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	691b      	ldr	r3, [r3, #16]
 8002cfe:	00db      	lsls	r3, r3, #3
 8002d00:	490e      	ldr	r1, [pc, #56]	; (8002d3c <HAL_RCC_ClockConfig+0x1bc>)
 8002d02:	4313      	orrs	r3, r2
 8002d04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002d06:	f000 f821 	bl	8002d4c <HAL_RCC_GetSysClockFreq>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	4b0b      	ldr	r3, [pc, #44]	; (8002d3c <HAL_RCC_ClockConfig+0x1bc>)
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	091b      	lsrs	r3, r3, #4
 8002d12:	f003 030f 	and.w	r3, r3, #15
 8002d16:	490a      	ldr	r1, [pc, #40]	; (8002d40 <HAL_RCC_ClockConfig+0x1c0>)
 8002d18:	5ccb      	ldrb	r3, [r1, r3]
 8002d1a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d1e:	4a09      	ldr	r2, [pc, #36]	; (8002d44 <HAL_RCC_ClockConfig+0x1c4>)
 8002d20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002d22:	4b09      	ldr	r3, [pc, #36]	; (8002d48 <HAL_RCC_ClockConfig+0x1c8>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7ff fb08 	bl	800233c <HAL_InitTick>

  return HAL_OK;
 8002d2c:	2300      	movs	r3, #0
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3710      	adds	r7, #16
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	40023c00 	.word	0x40023c00
 8002d3c:	40023800 	.word	0x40023800
 8002d40:	08008f08 	.word	0x08008f08
 8002d44:	20000000 	.word	0x20000000
 8002d48:	20000004 	.word	0x20000004

08002d4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d50:	b094      	sub	sp, #80	; 0x50
 8002d52:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002d54:	2300      	movs	r3, #0
 8002d56:	647b      	str	r3, [r7, #68]	; 0x44
 8002d58:	2300      	movs	r3, #0
 8002d5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002d60:	2300      	movs	r3, #0
 8002d62:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d64:	4b79      	ldr	r3, [pc, #484]	; (8002f4c <HAL_RCC_GetSysClockFreq+0x200>)
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	f003 030c 	and.w	r3, r3, #12
 8002d6c:	2b08      	cmp	r3, #8
 8002d6e:	d00d      	beq.n	8002d8c <HAL_RCC_GetSysClockFreq+0x40>
 8002d70:	2b08      	cmp	r3, #8
 8002d72:	f200 80e1 	bhi.w	8002f38 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d002      	beq.n	8002d80 <HAL_RCC_GetSysClockFreq+0x34>
 8002d7a:	2b04      	cmp	r3, #4
 8002d7c:	d003      	beq.n	8002d86 <HAL_RCC_GetSysClockFreq+0x3a>
 8002d7e:	e0db      	b.n	8002f38 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d80:	4b73      	ldr	r3, [pc, #460]	; (8002f50 <HAL_RCC_GetSysClockFreq+0x204>)
 8002d82:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002d84:	e0db      	b.n	8002f3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d86:	4b73      	ldr	r3, [pc, #460]	; (8002f54 <HAL_RCC_GetSysClockFreq+0x208>)
 8002d88:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002d8a:	e0d8      	b.n	8002f3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d8c:	4b6f      	ldr	r3, [pc, #444]	; (8002f4c <HAL_RCC_GetSysClockFreq+0x200>)
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002d94:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d96:	4b6d      	ldr	r3, [pc, #436]	; (8002f4c <HAL_RCC_GetSysClockFreq+0x200>)
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d063      	beq.n	8002e6a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002da2:	4b6a      	ldr	r3, [pc, #424]	; (8002f4c <HAL_RCC_GetSysClockFreq+0x200>)
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	099b      	lsrs	r3, r3, #6
 8002da8:	2200      	movs	r2, #0
 8002daa:	63bb      	str	r3, [r7, #56]	; 0x38
 8002dac:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002db0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002db4:	633b      	str	r3, [r7, #48]	; 0x30
 8002db6:	2300      	movs	r3, #0
 8002db8:	637b      	str	r3, [r7, #52]	; 0x34
 8002dba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002dbe:	4622      	mov	r2, r4
 8002dc0:	462b      	mov	r3, r5
 8002dc2:	f04f 0000 	mov.w	r0, #0
 8002dc6:	f04f 0100 	mov.w	r1, #0
 8002dca:	0159      	lsls	r1, r3, #5
 8002dcc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002dd0:	0150      	lsls	r0, r2, #5
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	460b      	mov	r3, r1
 8002dd6:	4621      	mov	r1, r4
 8002dd8:	1a51      	subs	r1, r2, r1
 8002dda:	6139      	str	r1, [r7, #16]
 8002ddc:	4629      	mov	r1, r5
 8002dde:	eb63 0301 	sbc.w	r3, r3, r1
 8002de2:	617b      	str	r3, [r7, #20]
 8002de4:	f04f 0200 	mov.w	r2, #0
 8002de8:	f04f 0300 	mov.w	r3, #0
 8002dec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002df0:	4659      	mov	r1, fp
 8002df2:	018b      	lsls	r3, r1, #6
 8002df4:	4651      	mov	r1, sl
 8002df6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002dfa:	4651      	mov	r1, sl
 8002dfc:	018a      	lsls	r2, r1, #6
 8002dfe:	4651      	mov	r1, sl
 8002e00:	ebb2 0801 	subs.w	r8, r2, r1
 8002e04:	4659      	mov	r1, fp
 8002e06:	eb63 0901 	sbc.w	r9, r3, r1
 8002e0a:	f04f 0200 	mov.w	r2, #0
 8002e0e:	f04f 0300 	mov.w	r3, #0
 8002e12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e1e:	4690      	mov	r8, r2
 8002e20:	4699      	mov	r9, r3
 8002e22:	4623      	mov	r3, r4
 8002e24:	eb18 0303 	adds.w	r3, r8, r3
 8002e28:	60bb      	str	r3, [r7, #8]
 8002e2a:	462b      	mov	r3, r5
 8002e2c:	eb49 0303 	adc.w	r3, r9, r3
 8002e30:	60fb      	str	r3, [r7, #12]
 8002e32:	f04f 0200 	mov.w	r2, #0
 8002e36:	f04f 0300 	mov.w	r3, #0
 8002e3a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002e3e:	4629      	mov	r1, r5
 8002e40:	024b      	lsls	r3, r1, #9
 8002e42:	4621      	mov	r1, r4
 8002e44:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002e48:	4621      	mov	r1, r4
 8002e4a:	024a      	lsls	r2, r1, #9
 8002e4c:	4610      	mov	r0, r2
 8002e4e:	4619      	mov	r1, r3
 8002e50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e52:	2200      	movs	r2, #0
 8002e54:	62bb      	str	r3, [r7, #40]	; 0x28
 8002e56:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002e58:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002e5c:	f7fd ff24 	bl	8000ca8 <__aeabi_uldivmod>
 8002e60:	4602      	mov	r2, r0
 8002e62:	460b      	mov	r3, r1
 8002e64:	4613      	mov	r3, r2
 8002e66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e68:	e058      	b.n	8002f1c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e6a:	4b38      	ldr	r3, [pc, #224]	; (8002f4c <HAL_RCC_GetSysClockFreq+0x200>)
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	099b      	lsrs	r3, r3, #6
 8002e70:	2200      	movs	r2, #0
 8002e72:	4618      	mov	r0, r3
 8002e74:	4611      	mov	r1, r2
 8002e76:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002e7a:	623b      	str	r3, [r7, #32]
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	627b      	str	r3, [r7, #36]	; 0x24
 8002e80:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002e84:	4642      	mov	r2, r8
 8002e86:	464b      	mov	r3, r9
 8002e88:	f04f 0000 	mov.w	r0, #0
 8002e8c:	f04f 0100 	mov.w	r1, #0
 8002e90:	0159      	lsls	r1, r3, #5
 8002e92:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e96:	0150      	lsls	r0, r2, #5
 8002e98:	4602      	mov	r2, r0
 8002e9a:	460b      	mov	r3, r1
 8002e9c:	4641      	mov	r1, r8
 8002e9e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002ea2:	4649      	mov	r1, r9
 8002ea4:	eb63 0b01 	sbc.w	fp, r3, r1
 8002ea8:	f04f 0200 	mov.w	r2, #0
 8002eac:	f04f 0300 	mov.w	r3, #0
 8002eb0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002eb4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002eb8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002ebc:	ebb2 040a 	subs.w	r4, r2, sl
 8002ec0:	eb63 050b 	sbc.w	r5, r3, fp
 8002ec4:	f04f 0200 	mov.w	r2, #0
 8002ec8:	f04f 0300 	mov.w	r3, #0
 8002ecc:	00eb      	lsls	r3, r5, #3
 8002ece:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ed2:	00e2      	lsls	r2, r4, #3
 8002ed4:	4614      	mov	r4, r2
 8002ed6:	461d      	mov	r5, r3
 8002ed8:	4643      	mov	r3, r8
 8002eda:	18e3      	adds	r3, r4, r3
 8002edc:	603b      	str	r3, [r7, #0]
 8002ede:	464b      	mov	r3, r9
 8002ee0:	eb45 0303 	adc.w	r3, r5, r3
 8002ee4:	607b      	str	r3, [r7, #4]
 8002ee6:	f04f 0200 	mov.w	r2, #0
 8002eea:	f04f 0300 	mov.w	r3, #0
 8002eee:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002ef2:	4629      	mov	r1, r5
 8002ef4:	028b      	lsls	r3, r1, #10
 8002ef6:	4621      	mov	r1, r4
 8002ef8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002efc:	4621      	mov	r1, r4
 8002efe:	028a      	lsls	r2, r1, #10
 8002f00:	4610      	mov	r0, r2
 8002f02:	4619      	mov	r1, r3
 8002f04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f06:	2200      	movs	r2, #0
 8002f08:	61bb      	str	r3, [r7, #24]
 8002f0a:	61fa      	str	r2, [r7, #28]
 8002f0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f10:	f7fd feca 	bl	8000ca8 <__aeabi_uldivmod>
 8002f14:	4602      	mov	r2, r0
 8002f16:	460b      	mov	r3, r1
 8002f18:	4613      	mov	r3, r2
 8002f1a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002f1c:	4b0b      	ldr	r3, [pc, #44]	; (8002f4c <HAL_RCC_GetSysClockFreq+0x200>)
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	0c1b      	lsrs	r3, r3, #16
 8002f22:	f003 0303 	and.w	r3, r3, #3
 8002f26:	3301      	adds	r3, #1
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002f2c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002f2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f34:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002f36:	e002      	b.n	8002f3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002f38:	4b05      	ldr	r3, [pc, #20]	; (8002f50 <HAL_RCC_GetSysClockFreq+0x204>)
 8002f3a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002f3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	3750      	adds	r7, #80	; 0x50
 8002f44:	46bd      	mov	sp, r7
 8002f46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f4a:	bf00      	nop
 8002f4c:	40023800 	.word	0x40023800
 8002f50:	00f42400 	.word	0x00f42400
 8002f54:	007a1200 	.word	0x007a1200

08002f58 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8002f60:	4b05      	ldr	r3, [pc, #20]	; (8002f78 <LL_EXTI_EnableIT_0_31+0x20>)
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	4904      	ldr	r1, [pc, #16]	; (8002f78 <LL_EXTI_EnableIT_0_31+0x20>)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	600b      	str	r3, [r1, #0]
}
 8002f6c:	bf00      	nop
 8002f6e:	370c      	adds	r7, #12
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr
 8002f78:	40013c00 	.word	0x40013c00

08002f7c <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8002f84:	4b06      	ldr	r3, [pc, #24]	; (8002fa0 <LL_EXTI_DisableIT_0_31+0x24>)
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	43db      	mvns	r3, r3
 8002f8c:	4904      	ldr	r1, [pc, #16]	; (8002fa0 <LL_EXTI_DisableIT_0_31+0x24>)
 8002f8e:	4013      	ands	r3, r2
 8002f90:	600b      	str	r3, [r1, #0]
}
 8002f92:	bf00      	nop
 8002f94:	370c      	adds	r7, #12
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr
 8002f9e:	bf00      	nop
 8002fa0:	40013c00 	.word	0x40013c00

08002fa4 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8002fac:	4b05      	ldr	r3, [pc, #20]	; (8002fc4 <LL_EXTI_EnableEvent_0_31+0x20>)
 8002fae:	685a      	ldr	r2, [r3, #4]
 8002fb0:	4904      	ldr	r1, [pc, #16]	; (8002fc4 <LL_EXTI_EnableEvent_0_31+0x20>)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	604b      	str	r3, [r1, #4]

}
 8002fb8:	bf00      	nop
 8002fba:	370c      	adds	r7, #12
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr
 8002fc4:	40013c00 	.word	0x40013c00

08002fc8 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b083      	sub	sp, #12
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8002fd0:	4b06      	ldr	r3, [pc, #24]	; (8002fec <LL_EXTI_DisableEvent_0_31+0x24>)
 8002fd2:	685a      	ldr	r2, [r3, #4]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	43db      	mvns	r3, r3
 8002fd8:	4904      	ldr	r1, [pc, #16]	; (8002fec <LL_EXTI_DisableEvent_0_31+0x24>)
 8002fda:	4013      	ands	r3, r2
 8002fdc:	604b      	str	r3, [r1, #4]
}
 8002fde:	bf00      	nop
 8002fe0:	370c      	adds	r7, #12
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr
 8002fea:	bf00      	nop
 8002fec:	40013c00 	.word	0x40013c00

08002ff0 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8002ff8:	4b05      	ldr	r3, [pc, #20]	; (8003010 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002ffa:	689a      	ldr	r2, [r3, #8]
 8002ffc:	4904      	ldr	r1, [pc, #16]	; (8003010 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4313      	orrs	r3, r2
 8003002:	608b      	str	r3, [r1, #8]

}
 8003004:	bf00      	nop
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr
 8003010:	40013c00 	.word	0x40013c00

08003014 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003014:	b480      	push	{r7}
 8003016:	b083      	sub	sp, #12
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 800301c:	4b06      	ldr	r3, [pc, #24]	; (8003038 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800301e:	689a      	ldr	r2, [r3, #8]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	43db      	mvns	r3, r3
 8003024:	4904      	ldr	r1, [pc, #16]	; (8003038 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003026:	4013      	ands	r3, r2
 8003028:	608b      	str	r3, [r1, #8]

}
 800302a:	bf00      	nop
 800302c:	370c      	adds	r7, #12
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	40013c00 	.word	0x40013c00

0800303c <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8003044:	4b05      	ldr	r3, [pc, #20]	; (800305c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003046:	68da      	ldr	r2, [r3, #12]
 8003048:	4904      	ldr	r1, [pc, #16]	; (800305c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4313      	orrs	r3, r2
 800304e:	60cb      	str	r3, [r1, #12]
}
 8003050:	bf00      	nop
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr
 800305c:	40013c00 	.word	0x40013c00

08003060 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8003068:	4b06      	ldr	r3, [pc, #24]	; (8003084 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800306a:	68da      	ldr	r2, [r3, #12]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	43db      	mvns	r3, r3
 8003070:	4904      	ldr	r1, [pc, #16]	; (8003084 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003072:	4013      	ands	r3, r2
 8003074:	60cb      	str	r3, [r1, #12]
}
 8003076:	bf00      	nop
 8003078:	370c      	adds	r7, #12
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
 8003082:	bf00      	nop
 8003084:	40013c00 	.word	0x40013c00

08003088 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b084      	sub	sp, #16
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8003090:	2300      	movs	r3, #0
 8003092:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	791b      	ldrb	r3, [r3, #4]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d065      	beq.n	8003168 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d06c      	beq.n	800317e <LL_EXTI_Init+0xf6>
    {
      switch (EXTI_InitStruct->Mode)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	795b      	ldrb	r3, [r3, #5]
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	d01c      	beq.n	80030e6 <LL_EXTI_Init+0x5e>
 80030ac:	2b02      	cmp	r3, #2
 80030ae:	dc25      	bgt.n	80030fc <LL_EXTI_Init+0x74>
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d002      	beq.n	80030ba <LL_EXTI_Init+0x32>
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d00b      	beq.n	80030d0 <LL_EXTI_Init+0x48>
 80030b8:	e020      	b.n	80030fc <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4618      	mov	r0, r3
 80030c0:	f7ff ff82 	bl	8002fc8 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4618      	mov	r0, r3
 80030ca:	f7ff ff45 	bl	8002f58 <LL_EXTI_EnableIT_0_31>
          break;
 80030ce:	e018      	b.n	8003102 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4618      	mov	r0, r3
 80030d6:	f7ff ff51 	bl	8002f7c <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4618      	mov	r0, r3
 80030e0:	f7ff ff60 	bl	8002fa4 <LL_EXTI_EnableEvent_0_31>
          break;
 80030e4:	e00d      	b.n	8003102 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7ff ff34 	bl	8002f58 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4618      	mov	r0, r3
 80030f6:	f7ff ff55 	bl	8002fa4 <LL_EXTI_EnableEvent_0_31>
          break;
 80030fa:	e002      	b.n	8003102 <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	73fb      	strb	r3, [r7, #15]
          break;
 8003100:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	799b      	ldrb	r3, [r3, #6]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d039      	beq.n	800317e <LL_EXTI_Init+0xf6>
      {
        switch (EXTI_InitStruct->Trigger)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	799b      	ldrb	r3, [r3, #6]
 800310e:	2b03      	cmp	r3, #3
 8003110:	d01c      	beq.n	800314c <LL_EXTI_Init+0xc4>
 8003112:	2b03      	cmp	r3, #3
 8003114:	dc25      	bgt.n	8003162 <LL_EXTI_Init+0xda>
 8003116:	2b01      	cmp	r3, #1
 8003118:	d002      	beq.n	8003120 <LL_EXTI_Init+0x98>
 800311a:	2b02      	cmp	r3, #2
 800311c:	d00b      	beq.n	8003136 <LL_EXTI_Init+0xae>
 800311e:	e020      	b.n	8003162 <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4618      	mov	r0, r3
 8003126:	f7ff ff9b 	bl	8003060 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4618      	mov	r0, r3
 8003130:	f7ff ff5e 	bl	8002ff0 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8003134:	e024      	b.n	8003180 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4618      	mov	r0, r3
 800313c:	f7ff ff6a 	bl	8003014 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4618      	mov	r0, r3
 8003146:	f7ff ff79 	bl	800303c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800314a:	e019      	b.n	8003180 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4618      	mov	r0, r3
 8003152:	f7ff ff4d 	bl	8002ff0 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4618      	mov	r0, r3
 800315c:	f7ff ff6e 	bl	800303c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8003160:	e00e      	b.n	8003180 <LL_EXTI_Init+0xf8>
          default:
            status = ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	73fb      	strb	r3, [r7, #15]
            break;
 8003166:	e00b      	b.n	8003180 <LL_EXTI_Init+0xf8>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4618      	mov	r0, r3
 800316e:	f7ff ff05 	bl	8002f7c <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4618      	mov	r0, r3
 8003178:	f7ff ff26 	bl	8002fc8 <LL_EXTI_DisableEvent_0_31>
 800317c:	e000      	b.n	8003180 <LL_EXTI_Init+0xf8>
      }
 800317e:	bf00      	nop
  }
  return status;
 8003180:	7bfb      	ldrb	r3, [r7, #15]
}
 8003182:	4618      	mov	r0, r3
 8003184:	3710      	adds	r7, #16
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}

0800318a <LL_GPIO_SetPinMode>:
{
 800318a:	b480      	push	{r7}
 800318c:	b089      	sub	sp, #36	; 0x24
 800318e:	af00      	add	r7, sp, #0
 8003190:	60f8      	str	r0, [r7, #12]
 8003192:	60b9      	str	r1, [r7, #8]
 8003194:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	fa93 f3a3 	rbit	r3, r3
 80031a4:	613b      	str	r3, [r7, #16]
  return result;
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	fab3 f383 	clz	r3, r3
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	005b      	lsls	r3, r3, #1
 80031b0:	2103      	movs	r1, #3
 80031b2:	fa01 f303 	lsl.w	r3, r1, r3
 80031b6:	43db      	mvns	r3, r3
 80031b8:	401a      	ands	r2, r3
 80031ba:	68bb      	ldr	r3, [r7, #8]
 80031bc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	fa93 f3a3 	rbit	r3, r3
 80031c4:	61bb      	str	r3, [r7, #24]
  return result;
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	fab3 f383 	clz	r3, r3
 80031cc:	b2db      	uxtb	r3, r3
 80031ce:	005b      	lsls	r3, r3, #1
 80031d0:	6879      	ldr	r1, [r7, #4]
 80031d2:	fa01 f303 	lsl.w	r3, r1, r3
 80031d6:	431a      	orrs	r2, r3
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	601a      	str	r2, [r3, #0]
}
 80031dc:	bf00      	nop
 80031de:	3724      	adds	r7, #36	; 0x24
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr

080031e8 <LL_GPIO_SetPinOutputType>:
{
 80031e8:	b480      	push	{r7}
 80031ea:	b085      	sub	sp, #20
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	60f8      	str	r0, [r7, #12]
 80031f0:	60b9      	str	r1, [r7, #8]
 80031f2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	685a      	ldr	r2, [r3, #4]
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	43db      	mvns	r3, r3
 80031fc:	401a      	ands	r2, r3
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	6879      	ldr	r1, [r7, #4]
 8003202:	fb01 f303 	mul.w	r3, r1, r3
 8003206:	431a      	orrs	r2, r3
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	605a      	str	r2, [r3, #4]
}
 800320c:	bf00      	nop
 800320e:	3714      	adds	r7, #20
 8003210:	46bd      	mov	sp, r7
 8003212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003216:	4770      	bx	lr

08003218 <LL_GPIO_SetPinSpeed>:
{
 8003218:	b480      	push	{r7}
 800321a:	b089      	sub	sp, #36	; 0x24
 800321c:	af00      	add	r7, sp, #0
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	689a      	ldr	r2, [r3, #8]
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	fa93 f3a3 	rbit	r3, r3
 8003232:	613b      	str	r3, [r7, #16]
  return result;
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	fab3 f383 	clz	r3, r3
 800323a:	b2db      	uxtb	r3, r3
 800323c:	005b      	lsls	r3, r3, #1
 800323e:	2103      	movs	r1, #3
 8003240:	fa01 f303 	lsl.w	r3, r1, r3
 8003244:	43db      	mvns	r3, r3
 8003246:	401a      	ands	r2, r3
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800324c:	69fb      	ldr	r3, [r7, #28]
 800324e:	fa93 f3a3 	rbit	r3, r3
 8003252:	61bb      	str	r3, [r7, #24]
  return result;
 8003254:	69bb      	ldr	r3, [r7, #24]
 8003256:	fab3 f383 	clz	r3, r3
 800325a:	b2db      	uxtb	r3, r3
 800325c:	005b      	lsls	r3, r3, #1
 800325e:	6879      	ldr	r1, [r7, #4]
 8003260:	fa01 f303 	lsl.w	r3, r1, r3
 8003264:	431a      	orrs	r2, r3
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	609a      	str	r2, [r3, #8]
}
 800326a:	bf00      	nop
 800326c:	3724      	adds	r7, #36	; 0x24
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr

08003276 <LL_GPIO_SetPinPull>:
{
 8003276:	b480      	push	{r7}
 8003278:	b089      	sub	sp, #36	; 0x24
 800327a:	af00      	add	r7, sp, #0
 800327c:	60f8      	str	r0, [r7, #12]
 800327e:	60b9      	str	r1, [r7, #8]
 8003280:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	68da      	ldr	r2, [r3, #12]
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	fa93 f3a3 	rbit	r3, r3
 8003290:	613b      	str	r3, [r7, #16]
  return result;
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	fab3 f383 	clz	r3, r3
 8003298:	b2db      	uxtb	r3, r3
 800329a:	005b      	lsls	r3, r3, #1
 800329c:	2103      	movs	r1, #3
 800329e:	fa01 f303 	lsl.w	r3, r1, r3
 80032a2:	43db      	mvns	r3, r3
 80032a4:	401a      	ands	r2, r3
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	fa93 f3a3 	rbit	r3, r3
 80032b0:	61bb      	str	r3, [r7, #24]
  return result;
 80032b2:	69bb      	ldr	r3, [r7, #24]
 80032b4:	fab3 f383 	clz	r3, r3
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	005b      	lsls	r3, r3, #1
 80032bc:	6879      	ldr	r1, [r7, #4]
 80032be:	fa01 f303 	lsl.w	r3, r1, r3
 80032c2:	431a      	orrs	r2, r3
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	60da      	str	r2, [r3, #12]
}
 80032c8:	bf00      	nop
 80032ca:	3724      	adds	r7, #36	; 0x24
 80032cc:	46bd      	mov	sp, r7
 80032ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d2:	4770      	bx	lr

080032d4 <LL_GPIO_SetAFPin_0_7>:
{
 80032d4:	b480      	push	{r7}
 80032d6:	b089      	sub	sp, #36	; 0x24
 80032d8:	af00      	add	r7, sp, #0
 80032da:	60f8      	str	r0, [r7, #12]
 80032dc:	60b9      	str	r1, [r7, #8]
 80032de:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	6a1a      	ldr	r2, [r3, #32]
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	fa93 f3a3 	rbit	r3, r3
 80032ee:	613b      	str	r3, [r7, #16]
  return result;
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	fab3 f383 	clz	r3, r3
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	009b      	lsls	r3, r3, #2
 80032fa:	210f      	movs	r1, #15
 80032fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003300:	43db      	mvns	r3, r3
 8003302:	401a      	ands	r2, r3
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	fa93 f3a3 	rbit	r3, r3
 800330e:	61bb      	str	r3, [r7, #24]
  return result;
 8003310:	69bb      	ldr	r3, [r7, #24]
 8003312:	fab3 f383 	clz	r3, r3
 8003316:	b2db      	uxtb	r3, r3
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	6879      	ldr	r1, [r7, #4]
 800331c:	fa01 f303 	lsl.w	r3, r1, r3
 8003320:	431a      	orrs	r2, r3
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	621a      	str	r2, [r3, #32]
}
 8003326:	bf00      	nop
 8003328:	3724      	adds	r7, #36	; 0x24
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr

08003332 <LL_GPIO_SetAFPin_8_15>:
{
 8003332:	b480      	push	{r7}
 8003334:	b089      	sub	sp, #36	; 0x24
 8003336:	af00      	add	r7, sp, #0
 8003338:	60f8      	str	r0, [r7, #12]
 800333a:	60b9      	str	r1, [r7, #8]
 800333c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	0a1b      	lsrs	r3, r3, #8
 8003346:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	fa93 f3a3 	rbit	r3, r3
 800334e:	613b      	str	r3, [r7, #16]
  return result;
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	fab3 f383 	clz	r3, r3
 8003356:	b2db      	uxtb	r3, r3
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	210f      	movs	r1, #15
 800335c:	fa01 f303 	lsl.w	r3, r1, r3
 8003360:	43db      	mvns	r3, r3
 8003362:	401a      	ands	r2, r3
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	0a1b      	lsrs	r3, r3, #8
 8003368:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	fa93 f3a3 	rbit	r3, r3
 8003370:	61bb      	str	r3, [r7, #24]
  return result;
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	fab3 f383 	clz	r3, r3
 8003378:	b2db      	uxtb	r3, r3
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	6879      	ldr	r1, [r7, #4]
 800337e:	fa01 f303 	lsl.w	r3, r1, r3
 8003382:	431a      	orrs	r2, r3
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003388:	bf00      	nop
 800338a:	3724      	adds	r7, #36	; 0x24
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b088      	sub	sp, #32
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 800339e:	2300      	movs	r3, #0
 80033a0:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80033a2:	2300      	movs	r3, #0
 80033a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	fa93 f3a3 	rbit	r3, r3
 80033b2:	613b      	str	r3, [r7, #16]
  return result;
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	fab3 f383 	clz	r3, r3
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80033be:	e050      	b.n	8003462 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	2101      	movs	r1, #1
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	fa01 f303 	lsl.w	r3, r1, r3
 80033cc:	4013      	ands	r3, r2
 80033ce:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 80033d0:	69bb      	ldr	r3, [r7, #24]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d042      	beq.n	800345c <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d003      	beq.n	80033e6 <LL_GPIO_Init+0x52>
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	2b02      	cmp	r3, #2
 80033e4:	d10d      	bne.n	8003402 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	461a      	mov	r2, r3
 80033ec:	69b9      	ldr	r1, [r7, #24]
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f7ff ff12 	bl	8003218 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	461a      	mov	r2, r3
 80033fa:	69b9      	ldr	r1, [r7, #24]
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f7ff fef3 	bl	80031e8 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	691b      	ldr	r3, [r3, #16]
 8003406:	461a      	mov	r2, r3
 8003408:	69b9      	ldr	r1, [r7, #24]
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	f7ff ff33 	bl	8003276 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	2b02      	cmp	r3, #2
 8003416:	d11a      	bne.n	800344e <LL_GPIO_Init+0xba>
 8003418:	69bb      	ldr	r3, [r7, #24]
 800341a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	fa93 f3a3 	rbit	r3, r3
 8003422:	60bb      	str	r3, [r7, #8]
  return result;
 8003424:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8003426:	fab3 f383 	clz	r3, r3
 800342a:	b2db      	uxtb	r3, r3
 800342c:	2b07      	cmp	r3, #7
 800342e:	d807      	bhi.n	8003440 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	695b      	ldr	r3, [r3, #20]
 8003434:	461a      	mov	r2, r3
 8003436:	69b9      	ldr	r1, [r7, #24]
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	f7ff ff4b 	bl	80032d4 <LL_GPIO_SetAFPin_0_7>
 800343e:	e006      	b.n	800344e <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	695b      	ldr	r3, [r3, #20]
 8003444:	461a      	mov	r2, r3
 8003446:	69b9      	ldr	r1, [r7, #24]
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f7ff ff72 	bl	8003332 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	461a      	mov	r2, r3
 8003454:	69b9      	ldr	r1, [r7, #24]
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f7ff fe97 	bl	800318a <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800345c:	69fb      	ldr	r3, [r7, #28]
 800345e:	3301      	adds	r3, #1
 8003460:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	fa22 f303 	lsr.w	r3, r2, r3
 800346c:	2b00      	cmp	r3, #0
 800346e:	d1a7      	bne.n	80033c0 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8003470:	2300      	movs	r3, #0
}
 8003472:	4618      	mov	r0, r3
 8003474:	3720      	adds	r7, #32
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}

0800347a <LL_I2C_Enable>:
{
 800347a:	b480      	push	{r7}
 800347c:	b083      	sub	sp, #12
 800347e:	af00      	add	r7, sp, #0
 8003480:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f043 0201 	orr.w	r2, r3, #1
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	601a      	str	r2, [r3, #0]
}
 800348e:	bf00      	nop
 8003490:	370c      	adds	r7, #12
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr

0800349a <LL_I2C_Disable>:
{
 800349a:	b480      	push	{r7}
 800349c:	b083      	sub	sp, #12
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f023 0201 	bic.w	r2, r3, #1
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	601a      	str	r2, [r3, #0]
}
 80034ae:	bf00      	nop
 80034b0:	370c      	adds	r7, #12
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr

080034ba <LL_I2C_ConfigFilters>:
{
 80034ba:	b480      	push	{r7}
 80034bc:	b085      	sub	sp, #20
 80034be:	af00      	add	r7, sp, #0
 80034c0:	60f8      	str	r0, [r7, #12]
 80034c2:	60b9      	str	r1, [r7, #8]
 80034c4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->FLTR, I2C_FLTR_ANOFF | I2C_FLTR_DNF, AnalogFilter | DigitalFilter);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ca:	f023 021f 	bic.w	r2, r3, #31
 80034ce:	68b9      	ldr	r1, [r7, #8]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	430b      	orrs	r3, r1
 80034d4:	431a      	orrs	r2, r3
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	625a      	str	r2, [r3, #36]	; 0x24
}
 80034da:	bf00      	nop
 80034dc:	3714      	adds	r7, #20
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr

080034e6 <LL_I2C_SetOwnAddress1>:
{
 80034e6:	b480      	push	{r7}
 80034e8:	b085      	sub	sp, #20
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	60f8      	str	r0, [r7, #12]
 80034ee:	60b9      	str	r1, [r7, #8]
 80034f0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_ADD0 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD8_9 | I2C_OAR1_ADDMODE, OwnAddress1 | OwnAddrSize);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80034fa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80034fe:	68b9      	ldr	r1, [r7, #8]
 8003500:	687a      	ldr	r2, [r7, #4]
 8003502:	430a      	orrs	r2, r1
 8003504:	431a      	orrs	r2, r3
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	609a      	str	r2, [r3, #8]
}
 800350a:	bf00      	nop
 800350c:	3714      	adds	r7, #20
 800350e:	46bd      	mov	sp, r7
 8003510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003514:	4770      	bx	lr
	...

08003518 <LL_I2C_ConfigSpeed>:
  *         @arg @ref LL_I2C_DUTYCYCLE_16_9
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigSpeed(I2C_TypeDef *I2Cx, uint32_t PeriphClock, uint32_t ClockSpeed,
                                        uint32_t DutyCycle)
{
 8003518:	b480      	push	{r7}
 800351a:	b087      	sub	sp, #28
 800351c:	af00      	add	r7, sp, #0
 800351e:	60f8      	str	r0, [r7, #12]
 8003520:	60b9      	str	r1, [r7, #8]
 8003522:	607a      	str	r2, [r7, #4]
 8003524:	603b      	str	r3, [r7, #0]
  uint32_t freqrange = 0x0U;
 8003526:	2300      	movs	r3, #0
 8003528:	613b      	str	r3, [r7, #16]
  uint32_t clockconfig = 0x0U;
 800352a:	2300      	movs	r3, #0
 800352c:	617b      	str	r3, [r7, #20]

  /* Compute frequency range */
  freqrange = __LL_I2C_FREQ_HZ_TO_MHZ(PeriphClock);
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	4a42      	ldr	r2, [pc, #264]	; (800363c <LL_I2C_ConfigSpeed+0x124>)
 8003532:	fba2 2303 	umull	r2, r3, r2, r3
 8003536:	0c9b      	lsrs	r3, r3, #18
 8003538:	613b      	str	r3, [r7, #16]

  /* Configure I2Cx: Frequency range register */
  MODIFY_REG(I2Cx->CR2, I2C_CR2_FREQ, freqrange);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	431a      	orrs	r2, r3
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	605a      	str	r2, [r3, #4]

  /* Configure I2Cx: Rise Time register */
  MODIFY_REG(I2Cx->TRISE, I2C_TRISE_TRISE, __LL_I2C_RISE_TIME(freqrange, ClockSpeed));
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	6a1b      	ldr	r3, [r3, #32]
 800354e:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	493a      	ldr	r1, [pc, #232]	; (8003640 <LL_I2C_ConfigSpeed+0x128>)
 8003556:	428b      	cmp	r3, r1
 8003558:	d802      	bhi.n	8003560 <LL_I2C_ConfigSpeed+0x48>
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	3301      	adds	r3, #1
 800355e:	e009      	b.n	8003574 <LL_I2C_ConfigSpeed+0x5c>
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8003566:	fb01 f303 	mul.w	r3, r1, r3
 800356a:	4936      	ldr	r1, [pc, #216]	; (8003644 <LL_I2C_ConfigSpeed+0x12c>)
 800356c:	fba1 1303 	umull	r1, r3, r1, r3
 8003570:	099b      	lsrs	r3, r3, #6
 8003572:	3301      	adds	r3, #1
 8003574:	431a      	orrs	r2, r3
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	621a      	str	r2, [r3, #32]

  /* Configure Speed mode, Duty Cycle and Clock control register value */
  if (ClockSpeed > LL_I2C_MAX_SPEED_STANDARD)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a30      	ldr	r2, [pc, #192]	; (8003640 <LL_I2C_ConfigSpeed+0x128>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d939      	bls.n	80035f6 <LL_I2C_ConfigSpeed+0xde>
  {
    /* Set Speed mode at fast and duty cycle for Clock Speed request in fast clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d117      	bne.n	80035b8 <LL_I2C_ConfigSpeed+0xa0>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8003588:	687a      	ldr	r2, [r7, #4]
 800358a:	4613      	mov	r3, r2
 800358c:	005b      	lsls	r3, r3, #1
 800358e:	4413      	add	r3, r2
 8003590:	68ba      	ldr	r2, [r7, #8]
 8003592:	fbb2 f3f3 	udiv	r3, r2, r3
 8003596:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 800359a:	2b00      	cmp	r3, #0
 800359c:	d009      	beq.n	80035b2 <LL_I2C_ConfigSpeed+0x9a>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	4613      	mov	r3, r2
 80035a2:	005b      	lsls	r3, r3, #1
 80035a4:	4413      	add	r3, r2
 80035a6:	68ba      	ldr	r2, [r7, #8]
 80035a8:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80035ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035b0:	e01d      	b.n	80035ee <LL_I2C_ConfigSpeed+0xd6>
 80035b2:	f248 0301 	movw	r3, #32769	; 0x8001
 80035b6:	e01a      	b.n	80035ee <LL_I2C_ConfigSpeed+0xd6>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 80035b8:	687a      	ldr	r2, [r7, #4]
 80035ba:	4613      	mov	r3, r2
 80035bc:	009b      	lsls	r3, r3, #2
 80035be:	4413      	add	r3, r2
 80035c0:	009a      	lsls	r2, r3, #2
 80035c2:	4413      	add	r3, r2
 80035c4:	68ba      	ldr	r2, [r7, #8]
 80035c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d00b      	beq.n	80035ea <LL_I2C_ConfigSpeed+0xd2>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	4613      	mov	r3, r2
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	4413      	add	r3, r2
 80035da:	009a      	lsls	r2, r3, #2
 80035dc:	4413      	add	r3, r2
 80035de:	68ba      	ldr	r2, [r7, #8]
 80035e0:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80035e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035e8:	e001      	b.n	80035ee <LL_I2C_ConfigSpeed+0xd6>
 80035ea:	f248 0301 	movw	r3, #32769	; 0x8001
 80035ee:	683a      	ldr	r2, [r7, #0]
 80035f0:	4313      	orrs	r3, r2
 80035f2:	617b      	str	r3, [r7, #20]
 80035f4:	e011      	b.n	800361a <LL_I2C_ConfigSpeed+0x102>
  }
  else
  {
    /* Set Speed mode at standard for Clock Speed request in standard clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	005b      	lsls	r3, r3, #1
 80035fa:	68ba      	ldr	r2, [r7, #8]
 80035fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8003600:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003604:	4013      	ands	r3, r2
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 8003606:	2b00      	cmp	r3, #0
 8003608:	d005      	beq.n	8003616 <LL_I2C_ConfigSpeed+0xfe>
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	005b      	lsls	r3, r3, #1
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 800360e:	68ba      	ldr	r2, [r7, #8]
 8003610:	fbb2 f3f3 	udiv	r3, r2, r3
 8003614:	e000      	b.n	8003618 <LL_I2C_ConfigSpeed+0x100>
 8003616:	2304      	movs	r3, #4
 8003618:	617b      	str	r3, [r7, #20]
  }

  /* Configure I2Cx: Clock control register */
  MODIFY_REG(I2Cx->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), clockconfig);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	69db      	ldr	r3, [r3, #28]
 800361e:	f423 434f 	bic.w	r3, r3, #52992	; 0xcf00
 8003622:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003626:	697a      	ldr	r2, [r7, #20]
 8003628:	431a      	orrs	r2, r3
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	61da      	str	r2, [r3, #28]
}
 800362e:	bf00      	nop
 8003630:	371c      	adds	r7, #28
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr
 800363a:	bf00      	nop
 800363c:	431bde83 	.word	0x431bde83
 8003640:	000186a0 	.word	0x000186a0
 8003644:	10624dd3 	.word	0x10624dd3

08003648 <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP, PeripheralMode);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f023 021a 	bic.w	r2, r3, #26
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	431a      	orrs	r2, r3
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	601a      	str	r2, [r3, #0]
}
 8003662:	bf00      	nop
 8003664:	370c      	adds	r7, #12
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr

0800366e <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 800366e:	b480      	push	{r7}
 8003670:	b083      	sub	sp, #12
 8003672:	af00      	add	r7, sp, #0
 8003674:	6078      	str	r0, [r7, #4]
 8003676:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	431a      	orrs	r2, r3
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	601a      	str	r2, [r3, #0]
}
 8003688:	bf00      	nop
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS  I2C registers are initialized
  *          - ERROR  Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b086      	sub	sp, #24
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
 800369c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f7ff fefb 	bl	800349a <LL_I2C_Disable>

  /* Retrieve Clock frequencies */
  LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80036a4:	f107 0308 	add.w	r3, r7, #8
 80036a8:	4618      	mov	r0, r3
 80036aa:	f000 f89d 	bl	80037e8 <LL_RCC_GetSystemClocksFreq>
  /*---------------------------- I2Cx FLTR Configuration -----------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_FLTR_ANFOFF bit
   * - DigitalFilter: I2C_FLTR_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	68d9      	ldr	r1, [r3, #12]
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	461a      	mov	r2, r3
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	f7ff fefe 	bl	80034ba <LL_I2C_ConfigFilters>
   * Configure the SCL speed :
   * - ClockSpeed: I2C_CR2_FREQ[5:0], I2C_TRISE_TRISE[5:0], I2C_CCR_FS,
   *           and I2C_CCR_CCR[11:0] bits
   * - DutyCycle: I2C_CCR_DUTY[7:0] bits
   */
  LL_I2C_ConfigSpeed(I2Cx, rcc_clocks.PCLK1_Frequency, I2C_InitStruct->ClockSpeed, I2C_InitStruct->DutyCycle);
 80036be:	6939      	ldr	r1, [r7, #16]
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	685a      	ldr	r2, [r3, #4]
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	f7ff ff25 	bl	8003518 <LL_I2C_ConfigSpeed>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_ADD[9:8], I2C_OAR1_ADD[7:1] and I2C_OAR1_ADD0 bits
   * - OwnAddrSize:  I2C_OAR1_ADDMODE bit
   */
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	6959      	ldr	r1, [r3, #20]
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	69db      	ldr	r3, [r3, #28]
 80036d6:	461a      	mov	r2, r3
 80036d8:	6878      	ldr	r0, [r7, #4]
 80036da:	f7ff ff04 	bl	80034e6 <LL_I2C_SetOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBUS, I2C_CR1_SMBTYPE and I2C_CR1_ENARP bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4619      	mov	r1, r3
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	f7ff ffaf 	bl	8003648 <LL_I2C_SetMode>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f7ff fec5 	bl	800347a <LL_I2C_Enable>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	699b      	ldr	r3, [r3, #24]
 80036f4:	4619      	mov	r1, r3
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f7ff ffb9 	bl	800366e <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 80036fc:	2300      	movs	r3, #0
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3718      	adds	r7, #24
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}
	...

08003708 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8003708:	b480      	push	{r7}
 800370a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800370c:	4b04      	ldr	r3, [pc, #16]	; (8003720 <LL_RCC_GetSysClkSource+0x18>)
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f003 030c 	and.w	r3, r3, #12
}
 8003714:	4618      	mov	r0, r3
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr
 800371e:	bf00      	nop
 8003720:	40023800 	.word	0x40023800

08003724 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8003724:	b480      	push	{r7}
 8003726:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003728:	4b04      	ldr	r3, [pc, #16]	; (800373c <LL_RCC_GetAHBPrescaler+0x18>)
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003730:	4618      	mov	r0, r3
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop
 800373c:	40023800 	.word	0x40023800

08003740 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003740:	b480      	push	{r7}
 8003742:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003744:	4b04      	ldr	r3, [pc, #16]	; (8003758 <LL_RCC_GetAPB1Prescaler+0x18>)
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 800374c:	4618      	mov	r0, r3
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr
 8003756:	bf00      	nop
 8003758:	40023800 	.word	0x40023800

0800375c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800375c:	b480      	push	{r7}
 800375e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003760:	4b04      	ldr	r3, [pc, #16]	; (8003774 <LL_RCC_GetAPB2Prescaler+0x18>)
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003768:	4618      	mov	r0, r3
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
 8003772:	bf00      	nop
 8003774:	40023800 	.word	0x40023800

08003778 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003778:	b480      	push	{r7}
 800377a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800377c:	4b04      	ldr	r3, [pc, #16]	; (8003790 <LL_RCC_PLL_GetMainSource+0x18>)
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8003784:	4618      	mov	r0, r3
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr
 800378e:	bf00      	nop
 8003790:	40023800 	.word	0x40023800

08003794 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8003794:	b480      	push	{r7}
 8003796:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003798:	4b04      	ldr	r3, [pc, #16]	; (80037ac <LL_RCC_PLL_GetN+0x18>)
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	099b      	lsrs	r3, r3, #6
 800379e:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr
 80037ac:	40023800 	.word	0x40023800

080037b0 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 80037b4:	4b04      	ldr	r3, [pc, #16]	; (80037c8 <LL_RCC_PLL_GetP+0x18>)
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 80037bc:	4618      	mov	r0, r3
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr
 80037c6:	bf00      	nop
 80037c8:	40023800 	.word	0x40023800

080037cc <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80037cc:	b480      	push	{r7}
 80037ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80037d0:	4b04      	ldr	r3, [pc, #16]	; (80037e4 <LL_RCC_PLL_GetDivider+0x18>)
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 80037d8:	4618      	mov	r0, r3
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop
 80037e4:	40023800 	.word	0x40023800

080037e8 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b082      	sub	sp, #8
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80037f0:	f000 f820 	bl	8003834 <RCC_GetSystemClockFreq>
 80037f4:	4602      	mov	r2, r0
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4618      	mov	r0, r3
 8003800:	f000 f840 	bl	8003884 <RCC_GetHCLKClockFreq>
 8003804:	4602      	mov	r2, r0
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	4618      	mov	r0, r3
 8003810:	f000 f84e 	bl	80038b0 <RCC_GetPCLK1ClockFreq>
 8003814:	4602      	mov	r2, r0
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	4618      	mov	r0, r3
 8003820:	f000 f85a 	bl	80038d8 <RCC_GetPCLK2ClockFreq>
 8003824:	4602      	mov	r2, r0
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	60da      	str	r2, [r3, #12]
}
 800382a:	bf00      	nop
 800382c:	3708      	adds	r7, #8
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
	...

08003834 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b082      	sub	sp, #8
 8003838:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800383a:	2300      	movs	r3, #0
 800383c:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800383e:	f7ff ff63 	bl	8003708 <LL_RCC_GetSysClkSource>
 8003842:	4603      	mov	r3, r0
 8003844:	2b08      	cmp	r3, #8
 8003846:	d00c      	beq.n	8003862 <RCC_GetSystemClockFreq+0x2e>
 8003848:	2b08      	cmp	r3, #8
 800384a:	d80f      	bhi.n	800386c <RCC_GetSystemClockFreq+0x38>
 800384c:	2b00      	cmp	r3, #0
 800384e:	d002      	beq.n	8003856 <RCC_GetSystemClockFreq+0x22>
 8003850:	2b04      	cmp	r3, #4
 8003852:	d003      	beq.n	800385c <RCC_GetSystemClockFreq+0x28>
 8003854:	e00a      	b.n	800386c <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8003856:	4b09      	ldr	r3, [pc, #36]	; (800387c <RCC_GetSystemClockFreq+0x48>)
 8003858:	607b      	str	r3, [r7, #4]
      break;
 800385a:	e00a      	b.n	8003872 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800385c:	4b08      	ldr	r3, [pc, #32]	; (8003880 <RCC_GetSystemClockFreq+0x4c>)
 800385e:	607b      	str	r3, [r7, #4]
      break;
 8003860:	e007      	b.n	8003872 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8003862:	2008      	movs	r0, #8
 8003864:	f000 f84c 	bl	8003900 <RCC_PLL_GetFreqDomain_SYS>
 8003868:	6078      	str	r0, [r7, #4]
      break;
 800386a:	e002      	b.n	8003872 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 800386c:	4b03      	ldr	r3, [pc, #12]	; (800387c <RCC_GetSystemClockFreq+0x48>)
 800386e:	607b      	str	r3, [r7, #4]
      break;
 8003870:	bf00      	nop
  }

  return frequency;
 8003872:	687b      	ldr	r3, [r7, #4]
}
 8003874:	4618      	mov	r0, r3
 8003876:	3708      	adds	r7, #8
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}
 800387c:	00f42400 	.word	0x00f42400
 8003880:	007a1200 	.word	0x007a1200

08003884 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800388c:	f7ff ff4a 	bl	8003724 <LL_RCC_GetAHBPrescaler>
 8003890:	4603      	mov	r3, r0
 8003892:	091b      	lsrs	r3, r3, #4
 8003894:	f003 030f 	and.w	r3, r3, #15
 8003898:	4a04      	ldr	r2, [pc, #16]	; (80038ac <RCC_GetHCLKClockFreq+0x28>)
 800389a:	5cd3      	ldrb	r3, [r2, r3]
 800389c:	461a      	mov	r2, r3
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	40d3      	lsrs	r3, r2
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3708      	adds	r7, #8
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	08008f08 	.word	0x08008f08

080038b0 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80038b8:	f7ff ff42 	bl	8003740 <LL_RCC_GetAPB1Prescaler>
 80038bc:	4603      	mov	r3, r0
 80038be:	0a9b      	lsrs	r3, r3, #10
 80038c0:	4a04      	ldr	r2, [pc, #16]	; (80038d4 <RCC_GetPCLK1ClockFreq+0x24>)
 80038c2:	5cd3      	ldrb	r3, [r2, r3]
 80038c4:	461a      	mov	r2, r3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	40d3      	lsrs	r3, r2
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3708      	adds	r7, #8
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	bf00      	nop
 80038d4:	08008f18 	.word	0x08008f18

080038d8 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80038e0:	f7ff ff3c 	bl	800375c <LL_RCC_GetAPB2Prescaler>
 80038e4:	4603      	mov	r3, r0
 80038e6:	0b5b      	lsrs	r3, r3, #13
 80038e8:	4a04      	ldr	r2, [pc, #16]	; (80038fc <RCC_GetPCLK2ClockFreq+0x24>)
 80038ea:	5cd3      	ldrb	r3, [r2, r3]
 80038ec:	461a      	mov	r2, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	40d3      	lsrs	r3, r2
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3708      	adds	r7, #8
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	08008f18 	.word	0x08008f18

08003900 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8003900:	b590      	push	{r4, r7, lr}
 8003902:	b087      	sub	sp, #28
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8003908:	2300      	movs	r3, #0
 800390a:	617b      	str	r3, [r7, #20]
 800390c:	2300      	movs	r3, #0
 800390e:	60fb      	str	r3, [r7, #12]
 8003910:	2300      	movs	r3, #0
 8003912:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8003914:	f7ff ff30 	bl	8003778 <LL_RCC_PLL_GetMainSource>
 8003918:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d004      	beq.n	800392a <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003926:	d003      	beq.n	8003930 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8003928:	e005      	b.n	8003936 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800392a:	4b12      	ldr	r3, [pc, #72]	; (8003974 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800392c:	617b      	str	r3, [r7, #20]
      break;
 800392e:	e005      	b.n	800393c <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8003930:	4b11      	ldr	r3, [pc, #68]	; (8003978 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8003932:	617b      	str	r3, [r7, #20]
      break;
 8003934:	e002      	b.n	800393c <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8003936:	4b0f      	ldr	r3, [pc, #60]	; (8003974 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003938:	617b      	str	r3, [r7, #20]
      break;
 800393a:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2b08      	cmp	r3, #8
 8003940:	d113      	bne.n	800396a <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003942:	f7ff ff43 	bl	80037cc <LL_RCC_PLL_GetDivider>
 8003946:	4602      	mov	r2, r0
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	fbb3 f4f2 	udiv	r4, r3, r2
 800394e:	f7ff ff21 	bl	8003794 <LL_RCC_PLL_GetN>
 8003952:	4603      	mov	r3, r0
 8003954:	fb03 f404 	mul.w	r4, r3, r4
 8003958:	f7ff ff2a 	bl	80037b0 <LL_RCC_PLL_GetP>
 800395c:	4603      	mov	r3, r0
 800395e:	0c1b      	lsrs	r3, r3, #16
 8003960:	3301      	adds	r3, #1
 8003962:	005b      	lsls	r3, r3, #1
 8003964:	fbb4 f3f3 	udiv	r3, r4, r3
 8003968:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 800396a:	693b      	ldr	r3, [r7, #16]
}
 800396c:	4618      	mov	r0, r3
 800396e:	371c      	adds	r7, #28
 8003970:	46bd      	mov	sp, r7
 8003972:	bd90      	pop	{r4, r7, pc}
 8003974:	00f42400 	.word	0x00f42400
 8003978:	007a1200 	.word	0x007a1200

0800397c <LL_TIM_SetPrescaler>:
{
 800397c:	b480      	push	{r7}
 800397e:	b083      	sub	sp, #12
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	683a      	ldr	r2, [r7, #0]
 800398a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800398c:	bf00      	nop
 800398e:	370c      	adds	r7, #12
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr

08003998 <LL_TIM_SetAutoReload>:
{
 8003998:	b480      	push	{r7}
 800399a:	b083      	sub	sp, #12
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
 80039a0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	683a      	ldr	r2, [r7, #0]
 80039a6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80039a8:	bf00      	nop
 80039aa:	370c      	adds	r7, #12
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr

080039b4 <LL_TIM_SetRepetitionCounter>:
{
 80039b4:	b480      	push	{r7}
 80039b6:	b083      	sub	sp, #12
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	683a      	ldr	r2, [r7, #0]
 80039c2:	631a      	str	r2, [r3, #48]	; 0x30
}
 80039c4:	bf00      	nop
 80039c6:	370c      	adds	r7, #12
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr

080039d0 <LL_TIM_OC_SetCompareCH1>:
{
 80039d0:	b480      	push	{r7}
 80039d2:	b083      	sub	sp, #12
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	683a      	ldr	r2, [r7, #0]
 80039de:	635a      	str	r2, [r3, #52]	; 0x34
}
 80039e0:	bf00      	nop
 80039e2:	370c      	adds	r7, #12
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr

080039ec <LL_TIM_OC_SetCompareCH2>:
{
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
 80039f4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	683a      	ldr	r2, [r7, #0]
 80039fa:	639a      	str	r2, [r3, #56]	; 0x38
}
 80039fc:	bf00      	nop
 80039fe:	370c      	adds	r7, #12
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr

08003a08 <LL_TIM_OC_SetCompareCH3>:
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b083      	sub	sp, #12
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	683a      	ldr	r2, [r7, #0]
 8003a16:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003a18:	bf00      	nop
 8003a1a:	370c      	adds	r7, #12
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a22:	4770      	bx	lr

08003a24 <LL_TIM_OC_SetCompareCH4>:
{
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	683a      	ldr	r2, [r7, #0]
 8003a32:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003a34:	bf00      	nop
 8003a36:	370c      	adds	r7, #12
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3e:	4770      	bx	lr

08003a40 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	695b      	ldr	r3, [r3, #20]
 8003a4c:	f043 0201 	orr.w	r2, r3, #1
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	615a      	str	r2, [r3, #20]
}
 8003a54:	bf00      	nop
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	4a3d      	ldr	r2, [pc, #244]	; (8003b68 <LL_TIM_Init+0x108>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d013      	beq.n	8003aa0 <LL_TIM_Init+0x40>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a7e:	d00f      	beq.n	8003aa0 <LL_TIM_Init+0x40>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	4a3a      	ldr	r2, [pc, #232]	; (8003b6c <LL_TIM_Init+0x10c>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d00b      	beq.n	8003aa0 <LL_TIM_Init+0x40>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	4a39      	ldr	r2, [pc, #228]	; (8003b70 <LL_TIM_Init+0x110>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d007      	beq.n	8003aa0 <LL_TIM_Init+0x40>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	4a38      	ldr	r2, [pc, #224]	; (8003b74 <LL_TIM_Init+0x114>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d003      	beq.n	8003aa0 <LL_TIM_Init+0x40>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	4a37      	ldr	r2, [pc, #220]	; (8003b78 <LL_TIM_Init+0x118>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d106      	bne.n	8003aae <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	4a2d      	ldr	r2, [pc, #180]	; (8003b68 <LL_TIM_Init+0x108>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d02b      	beq.n	8003b0e <LL_TIM_Init+0xae>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003abc:	d027      	beq.n	8003b0e <LL_TIM_Init+0xae>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4a2a      	ldr	r2, [pc, #168]	; (8003b6c <LL_TIM_Init+0x10c>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d023      	beq.n	8003b0e <LL_TIM_Init+0xae>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	4a29      	ldr	r2, [pc, #164]	; (8003b70 <LL_TIM_Init+0x110>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d01f      	beq.n	8003b0e <LL_TIM_Init+0xae>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a28      	ldr	r2, [pc, #160]	; (8003b74 <LL_TIM_Init+0x114>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d01b      	beq.n	8003b0e <LL_TIM_Init+0xae>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4a27      	ldr	r2, [pc, #156]	; (8003b78 <LL_TIM_Init+0x118>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d017      	beq.n	8003b0e <LL_TIM_Init+0xae>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	4a26      	ldr	r2, [pc, #152]	; (8003b7c <LL_TIM_Init+0x11c>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d013      	beq.n	8003b0e <LL_TIM_Init+0xae>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4a25      	ldr	r2, [pc, #148]	; (8003b80 <LL_TIM_Init+0x120>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d00f      	beq.n	8003b0e <LL_TIM_Init+0xae>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4a24      	ldr	r2, [pc, #144]	; (8003b84 <LL_TIM_Init+0x124>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d00b      	beq.n	8003b0e <LL_TIM_Init+0xae>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a23      	ldr	r2, [pc, #140]	; (8003b88 <LL_TIM_Init+0x128>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d007      	beq.n	8003b0e <LL_TIM_Init+0xae>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a22      	ldr	r2, [pc, #136]	; (8003b8c <LL_TIM_Init+0x12c>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d003      	beq.n	8003b0e <LL_TIM_Init+0xae>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a21      	ldr	r2, [pc, #132]	; (8003b90 <LL_TIM_Init+0x130>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d106      	bne.n	8003b1c <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	68fa      	ldr	r2, [r7, #12]
 8003b20:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	4619      	mov	r1, r3
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f7ff ff35 	bl	8003998 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	881b      	ldrh	r3, [r3, #0]
 8003b32:	4619      	mov	r1, r3
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f7ff ff21 	bl	800397c <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4a0a      	ldr	r2, [pc, #40]	; (8003b68 <LL_TIM_Init+0x108>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d003      	beq.n	8003b4a <LL_TIM_Init+0xea>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	4a0c      	ldr	r2, [pc, #48]	; (8003b78 <LL_TIM_Init+0x118>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d105      	bne.n	8003b56 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	691b      	ldr	r3, [r3, #16]
 8003b4e:	4619      	mov	r1, r3
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f7ff ff2f 	bl	80039b4 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f7ff ff72 	bl	8003a40 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8003b5c:	2300      	movs	r3, #0
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3710      	adds	r7, #16
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop
 8003b68:	40010000 	.word	0x40010000
 8003b6c:	40000400 	.word	0x40000400
 8003b70:	40000800 	.word	0x40000800
 8003b74:	40000c00 	.word	0x40000c00
 8003b78:	40010400 	.word	0x40010400
 8003b7c:	40014000 	.word	0x40014000
 8003b80:	40014400 	.word	0x40014400
 8003b84:	40014800 	.word	0x40014800
 8003b88:	40001800 	.word	0x40001800
 8003b8c:	40001c00 	.word	0x40001c00
 8003b90:	40002000 	.word	0x40002000

08003b94 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b086      	sub	sp, #24
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	60f8      	str	r0, [r7, #12]
 8003b9c:	60b9      	str	r1, [r7, #8]
 8003b9e:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003baa:	d027      	beq.n	8003bfc <LL_TIM_OC_Init+0x68>
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bb2:	d82a      	bhi.n	8003c0a <LL_TIM_OC_Init+0x76>
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003bba:	d018      	beq.n	8003bee <LL_TIM_OC_Init+0x5a>
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003bc2:	d822      	bhi.n	8003c0a <LL_TIM_OC_Init+0x76>
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d003      	beq.n	8003bd2 <LL_TIM_OC_Init+0x3e>
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	2b10      	cmp	r3, #16
 8003bce:	d007      	beq.n	8003be0 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8003bd0:	e01b      	b.n	8003c0a <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8003bd2:	6879      	ldr	r1, [r7, #4]
 8003bd4:	68f8      	ldr	r0, [r7, #12]
 8003bd6:	f000 f81f 	bl	8003c18 <OC1Config>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	75fb      	strb	r3, [r7, #23]
      break;
 8003bde:	e015      	b.n	8003c0c <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8003be0:	6879      	ldr	r1, [r7, #4]
 8003be2:	68f8      	ldr	r0, [r7, #12]
 8003be4:	f000 f884 	bl	8003cf0 <OC2Config>
 8003be8:	4603      	mov	r3, r0
 8003bea:	75fb      	strb	r3, [r7, #23]
      break;
 8003bec:	e00e      	b.n	8003c0c <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8003bee:	6879      	ldr	r1, [r7, #4]
 8003bf0:	68f8      	ldr	r0, [r7, #12]
 8003bf2:	f000 f8ed 	bl	8003dd0 <OC3Config>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	75fb      	strb	r3, [r7, #23]
      break;
 8003bfa:	e007      	b.n	8003c0c <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8003bfc:	6879      	ldr	r1, [r7, #4]
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f000 f956 	bl	8003eb0 <OC4Config>
 8003c04:	4603      	mov	r3, r0
 8003c06:	75fb      	strb	r3, [r7, #23]
      break;
 8003c08:	e000      	b.n	8003c0c <LL_TIM_OC_Init+0x78>
      break;
 8003c0a:	bf00      	nop
  }

  return result;
 8003c0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3718      	adds	r7, #24
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
	...

08003c18 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b086      	sub	sp, #24
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
 8003c20:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a1b      	ldr	r3, [r3, #32]
 8003c26:	f023 0201 	bic.w	r2, r3, #1
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a1b      	ldr	r3, [r3, #32]
 8003c32:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	699b      	ldr	r3, [r3, #24]
 8003c3e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	f023 0303 	bic.w	r3, r3, #3
 8003c46:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4313      	orrs	r3, r2
 8003c54:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	f023 0202 	bic.w	r2, r3, #2
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	691b      	ldr	r3, [r3, #16]
 8003c60:	4313      	orrs	r3, r2
 8003c62:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	f023 0201 	bic.w	r2, r3, #1
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4a1c      	ldr	r2, [pc, #112]	; (8003ce8 <OC1Config+0xd0>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d003      	beq.n	8003c82 <OC1Config+0x6a>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a1b      	ldr	r2, [pc, #108]	; (8003cec <OC1Config+0xd4>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d11e      	bne.n	8003cc0 <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	f023 0208 	bic.w	r2, r3, #8
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	695b      	ldr	r3, [r3, #20]
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	f023 0204 	bic.w	r2, r3, #4
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	009b      	lsls	r3, r3, #2
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	699b      	ldr	r3, [r3, #24]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	69db      	ldr	r3, [r3, #28]
 8003cba:	005b      	lsls	r3, r3, #1
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	693a      	ldr	r2, [r7, #16]
 8003cc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	68fa      	ldr	r2, [r7, #12]
 8003cca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	68db      	ldr	r3, [r3, #12]
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f7ff fe7c 	bl	80039d0 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	697a      	ldr	r2, [r7, #20]
 8003cdc:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003cde:	2300      	movs	r3, #0
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	3718      	adds	r7, #24
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	40010000 	.word	0x40010000
 8003cec:	40010400 	.word	0x40010400

08003cf0 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b086      	sub	sp, #24
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a1b      	ldr	r3, [r3, #32]
 8003cfe:	f023 0210 	bic.w	r2, r3, #16
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6a1b      	ldr	r3, [r3, #32]
 8003d0a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	699b      	ldr	r3, [r3, #24]
 8003d16:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	021b      	lsls	r3, r3, #8
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	f023 0220 	bic.w	r2, r3, #32
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	691b      	ldr	r3, [r3, #16]
 8003d3a:	011b      	lsls	r3, r3, #4
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	f023 0210 	bic.w	r2, r3, #16
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	011b      	lsls	r3, r3, #4
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	4a1d      	ldr	r2, [pc, #116]	; (8003dc8 <OC2Config+0xd8>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d003      	beq.n	8003d60 <OC2Config+0x70>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	4a1c      	ldr	r2, [pc, #112]	; (8003dcc <OC2Config+0xdc>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d11f      	bne.n	8003da0 <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	695b      	ldr	r3, [r3, #20]
 8003d6a:	019b      	lsls	r3, r3, #6
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	019b      	lsls	r3, r3, #6
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	699b      	ldr	r3, [r3, #24]
 8003d8a:	009b      	lsls	r3, r3, #2
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	69db      	ldr	r3, [r3, #28]
 8003d9a:	00db      	lsls	r3, r3, #3
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	693a      	ldr	r2, [r7, #16]
 8003da4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	68fa      	ldr	r2, [r7, #12]
 8003daa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	4619      	mov	r1, r3
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f7ff fe1a 	bl	80039ec <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	697a      	ldr	r2, [r7, #20]
 8003dbc:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3718      	adds	r7, #24
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	40010000 	.word	0x40010000
 8003dcc:	40010400 	.word	0x40010400

08003dd0 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b086      	sub	sp, #24
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6a1b      	ldr	r3, [r3, #32]
 8003dde:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6a1b      	ldr	r3, [r3, #32]
 8003dea:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	69db      	ldr	r3, [r3, #28]
 8003df6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f023 0303 	bic.w	r3, r3, #3
 8003dfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	691b      	ldr	r3, [r3, #16]
 8003e18:	021b      	lsls	r3, r3, #8
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	021b      	lsls	r3, r3, #8
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	4a1d      	ldr	r2, [pc, #116]	; (8003ea8 <OC3Config+0xd8>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d003      	beq.n	8003e3e <OC3Config+0x6e>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	4a1c      	ldr	r2, [pc, #112]	; (8003eac <OC3Config+0xdc>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d11f      	bne.n	8003e7e <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	695b      	ldr	r3, [r3, #20]
 8003e48:	029b      	lsls	r3, r3, #10
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	029b      	lsls	r3, r3, #10
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	699b      	ldr	r3, [r3, #24]
 8003e68:	011b      	lsls	r3, r3, #4
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	69db      	ldr	r3, [r3, #28]
 8003e78:	015b      	lsls	r3, r3, #5
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	693a      	ldr	r2, [r7, #16]
 8003e82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	68fa      	ldr	r2, [r7, #12]
 8003e88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	4619      	mov	r1, r3
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f7ff fdb9 	bl	8003a08 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	697a      	ldr	r2, [r7, #20]
 8003e9a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003e9c:	2300      	movs	r3, #0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3718      	adds	r7, #24
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	40010000 	.word	0x40010000
 8003eac:	40010400 	.word	0x40010400

08003eb0 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b086      	sub	sp, #24
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
 8003eb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6a1b      	ldr	r3, [r3, #32]
 8003ebe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6a1b      	ldr	r3, [r3, #32]
 8003eca:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	69db      	ldr	r3, [r3, #28]
 8003ed6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ede:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	021b      	lsls	r3, r3, #8
 8003eec:	4313      	orrs	r3, r2
 8003eee:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	691b      	ldr	r3, [r3, #16]
 8003efa:	031b      	lsls	r3, r3, #12
 8003efc:	4313      	orrs	r3, r2
 8003efe:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	031b      	lsls	r3, r3, #12
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	4a11      	ldr	r2, [pc, #68]	; (8003f58 <OC4Config+0xa8>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d003      	beq.n	8003f20 <OC4Config+0x70>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	4a10      	ldr	r2, [pc, #64]	; (8003f5c <OC4Config+0xac>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d107      	bne.n	8003f30 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	699b      	ldr	r3, [r3, #24]
 8003f2a:	019b      	lsls	r3, r3, #6
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	697a      	ldr	r2, [r7, #20]
 8003f34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	68fa      	ldr	r2, [r7, #12]
 8003f3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	4619      	mov	r1, r3
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f7ff fd6e 	bl	8003a24 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	693a      	ldr	r2, [r7, #16]
 8003f4c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003f4e:	2300      	movs	r3, #0
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	3718      	adds	r7, #24
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	40010000 	.word	0x40010000
 8003f5c:	40010400 	.word	0x40010400

08003f60 <LL_USART_IsEnabled>:
{
 8003f60:	b480      	push	{r7}
 8003f62:	b083      	sub	sp, #12
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003f70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f74:	bf0c      	ite	eq
 8003f76:	2301      	moveq	r3, #1
 8003f78:	2300      	movne	r3, #0
 8003f7a:	b2db      	uxtb	r3, r3
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	370c      	adds	r7, #12
 8003f80:	46bd      	mov	sp, r7
 8003f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f86:	4770      	bx	lr

08003f88 <LL_USART_SetStopBitsLength>:
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b083      	sub	sp, #12
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
 8003f90:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	431a      	orrs	r2, r3
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	611a      	str	r2, [r3, #16]
}
 8003fa2:	bf00      	nop
 8003fa4:	370c      	adds	r7, #12
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fac:	4770      	bx	lr

08003fae <LL_USART_SetHWFlowCtrl>:
{
 8003fae:	b480      	push	{r7}
 8003fb0:	b083      	sub	sp, #12
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	6078      	str	r0, [r7, #4]
 8003fb6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	695b      	ldr	r3, [r3, #20]
 8003fbc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	431a      	orrs	r2, r3
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	615a      	str	r2, [r3, #20]
}
 8003fc8:	bf00      	nop
 8003fca:	370c      	adds	r7, #12
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr

08003fd4 <LL_USART_SetBaudRate>:
{
 8003fd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003fd8:	b0c0      	sub	sp, #256	; 0x100
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003fe0:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 8003fe4:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8003fe8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8003fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ff0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ff4:	f040 810c 	bne.w	8004210 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8003ff8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004002:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004006:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800400a:	4622      	mov	r2, r4
 800400c:	462b      	mov	r3, r5
 800400e:	1891      	adds	r1, r2, r2
 8004010:	6639      	str	r1, [r7, #96]	; 0x60
 8004012:	415b      	adcs	r3, r3
 8004014:	667b      	str	r3, [r7, #100]	; 0x64
 8004016:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800401a:	4621      	mov	r1, r4
 800401c:	eb12 0801 	adds.w	r8, r2, r1
 8004020:	4629      	mov	r1, r5
 8004022:	eb43 0901 	adc.w	r9, r3, r1
 8004026:	f04f 0200 	mov.w	r2, #0
 800402a:	f04f 0300 	mov.w	r3, #0
 800402e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004032:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004036:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800403a:	4690      	mov	r8, r2
 800403c:	4699      	mov	r9, r3
 800403e:	4623      	mov	r3, r4
 8004040:	eb18 0303 	adds.w	r3, r8, r3
 8004044:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004048:	462b      	mov	r3, r5
 800404a:	eb49 0303 	adc.w	r3, r9, r3
 800404e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004052:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004056:	2200      	movs	r2, #0
 8004058:	469a      	mov	sl, r3
 800405a:	4693      	mov	fp, r2
 800405c:	eb1a 030a 	adds.w	r3, sl, sl
 8004060:	65bb      	str	r3, [r7, #88]	; 0x58
 8004062:	eb4b 030b 	adc.w	r3, fp, fp
 8004066:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004068:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800406c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004070:	f7fc fe1a 	bl	8000ca8 <__aeabi_uldivmod>
 8004074:	4602      	mov	r2, r0
 8004076:	460b      	mov	r3, r1
 8004078:	4b64      	ldr	r3, [pc, #400]	; (800420c <LL_USART_SetBaudRate+0x238>)
 800407a:	fba3 2302 	umull	r2, r3, r3, r2
 800407e:	095b      	lsrs	r3, r3, #5
 8004080:	b29b      	uxth	r3, r3
 8004082:	011b      	lsls	r3, r3, #4
 8004084:	b29c      	uxth	r4, r3
 8004086:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800408a:	2200      	movs	r2, #0
 800408c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004090:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004094:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8004098:	4642      	mov	r2, r8
 800409a:	464b      	mov	r3, r9
 800409c:	1891      	adds	r1, r2, r2
 800409e:	6539      	str	r1, [r7, #80]	; 0x50
 80040a0:	415b      	adcs	r3, r3
 80040a2:	657b      	str	r3, [r7, #84]	; 0x54
 80040a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80040a8:	4641      	mov	r1, r8
 80040aa:	1851      	adds	r1, r2, r1
 80040ac:	64b9      	str	r1, [r7, #72]	; 0x48
 80040ae:	4649      	mov	r1, r9
 80040b0:	414b      	adcs	r3, r1
 80040b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040b4:	f04f 0200 	mov.w	r2, #0
 80040b8:	f04f 0300 	mov.w	r3, #0
 80040bc:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 80040c0:	4659      	mov	r1, fp
 80040c2:	00cb      	lsls	r3, r1, #3
 80040c4:	4651      	mov	r1, sl
 80040c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80040ca:	4651      	mov	r1, sl
 80040cc:	00ca      	lsls	r2, r1, #3
 80040ce:	4610      	mov	r0, r2
 80040d0:	4619      	mov	r1, r3
 80040d2:	4603      	mov	r3, r0
 80040d4:	4642      	mov	r2, r8
 80040d6:	189b      	adds	r3, r3, r2
 80040d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80040dc:	464b      	mov	r3, r9
 80040de:	460a      	mov	r2, r1
 80040e0:	eb42 0303 	adc.w	r3, r2, r3
 80040e4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80040e8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80040ec:	2200      	movs	r2, #0
 80040ee:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80040f2:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 80040f6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 80040fa:	460b      	mov	r3, r1
 80040fc:	18db      	adds	r3, r3, r3
 80040fe:	643b      	str	r3, [r7, #64]	; 0x40
 8004100:	4613      	mov	r3, r2
 8004102:	eb42 0303 	adc.w	r3, r2, r3
 8004106:	647b      	str	r3, [r7, #68]	; 0x44
 8004108:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800410c:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8004110:	f7fc fdca 	bl	8000ca8 <__aeabi_uldivmod>
 8004114:	4602      	mov	r2, r0
 8004116:	460b      	mov	r3, r1
 8004118:	4611      	mov	r1, r2
 800411a:	4b3c      	ldr	r3, [pc, #240]	; (800420c <LL_USART_SetBaudRate+0x238>)
 800411c:	fba3 2301 	umull	r2, r3, r3, r1
 8004120:	095b      	lsrs	r3, r3, #5
 8004122:	2264      	movs	r2, #100	; 0x64
 8004124:	fb02 f303 	mul.w	r3, r2, r3
 8004128:	1acb      	subs	r3, r1, r3
 800412a:	00db      	lsls	r3, r3, #3
 800412c:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004130:	4b36      	ldr	r3, [pc, #216]	; (800420c <LL_USART_SetBaudRate+0x238>)
 8004132:	fba3 2302 	umull	r2, r3, r3, r2
 8004136:	095b      	lsrs	r3, r3, #5
 8004138:	b29b      	uxth	r3, r3
 800413a:	005b      	lsls	r3, r3, #1
 800413c:	b29b      	uxth	r3, r3
 800413e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004142:	b29b      	uxth	r3, r3
 8004144:	4423      	add	r3, r4
 8004146:	b29c      	uxth	r4, r3
 8004148:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800414c:	2200      	movs	r2, #0
 800414e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004152:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004156:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 800415a:	4642      	mov	r2, r8
 800415c:	464b      	mov	r3, r9
 800415e:	1891      	adds	r1, r2, r2
 8004160:	63b9      	str	r1, [r7, #56]	; 0x38
 8004162:	415b      	adcs	r3, r3
 8004164:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004166:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800416a:	4641      	mov	r1, r8
 800416c:	1851      	adds	r1, r2, r1
 800416e:	6339      	str	r1, [r7, #48]	; 0x30
 8004170:	4649      	mov	r1, r9
 8004172:	414b      	adcs	r3, r1
 8004174:	637b      	str	r3, [r7, #52]	; 0x34
 8004176:	f04f 0200 	mov.w	r2, #0
 800417a:	f04f 0300 	mov.w	r3, #0
 800417e:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004182:	4659      	mov	r1, fp
 8004184:	00cb      	lsls	r3, r1, #3
 8004186:	4651      	mov	r1, sl
 8004188:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800418c:	4651      	mov	r1, sl
 800418e:	00ca      	lsls	r2, r1, #3
 8004190:	4610      	mov	r0, r2
 8004192:	4619      	mov	r1, r3
 8004194:	4603      	mov	r3, r0
 8004196:	4642      	mov	r2, r8
 8004198:	189b      	adds	r3, r3, r2
 800419a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800419e:	464b      	mov	r3, r9
 80041a0:	460a      	mov	r2, r1
 80041a2:	eb42 0303 	adc.w	r3, r2, r3
 80041a6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80041aa:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80041ae:	2200      	movs	r2, #0
 80041b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80041b4:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 80041b8:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 80041bc:	460b      	mov	r3, r1
 80041be:	18db      	adds	r3, r3, r3
 80041c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80041c2:	4613      	mov	r3, r2
 80041c4:	eb42 0303 	adc.w	r3, r2, r3
 80041c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80041ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80041ce:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 80041d2:	f7fc fd69 	bl	8000ca8 <__aeabi_uldivmod>
 80041d6:	4602      	mov	r2, r0
 80041d8:	460b      	mov	r3, r1
 80041da:	4b0c      	ldr	r3, [pc, #48]	; (800420c <LL_USART_SetBaudRate+0x238>)
 80041dc:	fba3 1302 	umull	r1, r3, r3, r2
 80041e0:	095b      	lsrs	r3, r3, #5
 80041e2:	2164      	movs	r1, #100	; 0x64
 80041e4:	fb01 f303 	mul.w	r3, r1, r3
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	00db      	lsls	r3, r3, #3
 80041ec:	3332      	adds	r3, #50	; 0x32
 80041ee:	4a07      	ldr	r2, [pc, #28]	; (800420c <LL_USART_SetBaudRate+0x238>)
 80041f0:	fba2 2303 	umull	r2, r3, r2, r3
 80041f4:	095b      	lsrs	r3, r3, #5
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	f003 0307 	and.w	r3, r3, #7
 80041fc:	b29b      	uxth	r3, r3
 80041fe:	4423      	add	r3, r4
 8004200:	b29b      	uxth	r3, r3
 8004202:	461a      	mov	r2, r3
 8004204:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004208:	609a      	str	r2, [r3, #8]
}
 800420a:	e107      	b.n	800441c <LL_USART_SetBaudRate+0x448>
 800420c:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8004210:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004214:	2200      	movs	r2, #0
 8004216:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800421a:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800421e:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8004222:	4642      	mov	r2, r8
 8004224:	464b      	mov	r3, r9
 8004226:	1891      	adds	r1, r2, r2
 8004228:	6239      	str	r1, [r7, #32]
 800422a:	415b      	adcs	r3, r3
 800422c:	627b      	str	r3, [r7, #36]	; 0x24
 800422e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004232:	4641      	mov	r1, r8
 8004234:	1854      	adds	r4, r2, r1
 8004236:	4649      	mov	r1, r9
 8004238:	eb43 0501 	adc.w	r5, r3, r1
 800423c:	f04f 0200 	mov.w	r2, #0
 8004240:	f04f 0300 	mov.w	r3, #0
 8004244:	00eb      	lsls	r3, r5, #3
 8004246:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800424a:	00e2      	lsls	r2, r4, #3
 800424c:	4614      	mov	r4, r2
 800424e:	461d      	mov	r5, r3
 8004250:	4643      	mov	r3, r8
 8004252:	18e3      	adds	r3, r4, r3
 8004254:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004258:	464b      	mov	r3, r9
 800425a:	eb45 0303 	adc.w	r3, r5, r3
 800425e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004262:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004266:	2200      	movs	r2, #0
 8004268:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800426c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8004270:	f04f 0200 	mov.w	r2, #0
 8004274:	f04f 0300 	mov.w	r3, #0
 8004278:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 800427c:	4629      	mov	r1, r5
 800427e:	008b      	lsls	r3, r1, #2
 8004280:	4621      	mov	r1, r4
 8004282:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004286:	4621      	mov	r1, r4
 8004288:	008a      	lsls	r2, r1, #2
 800428a:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800428e:	f7fc fd0b 	bl	8000ca8 <__aeabi_uldivmod>
 8004292:	4602      	mov	r2, r0
 8004294:	460b      	mov	r3, r1
 8004296:	4b64      	ldr	r3, [pc, #400]	; (8004428 <LL_USART_SetBaudRate+0x454>)
 8004298:	fba3 2302 	umull	r2, r3, r3, r2
 800429c:	095b      	lsrs	r3, r3, #5
 800429e:	b29b      	uxth	r3, r3
 80042a0:	011b      	lsls	r3, r3, #4
 80042a2:	b29c      	uxth	r4, r3
 80042a4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80042a8:	2200      	movs	r2, #0
 80042aa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80042ae:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80042b2:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 80042b6:	4642      	mov	r2, r8
 80042b8:	464b      	mov	r3, r9
 80042ba:	1891      	adds	r1, r2, r2
 80042bc:	61b9      	str	r1, [r7, #24]
 80042be:	415b      	adcs	r3, r3
 80042c0:	61fb      	str	r3, [r7, #28]
 80042c2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80042c6:	4641      	mov	r1, r8
 80042c8:	1851      	adds	r1, r2, r1
 80042ca:	6139      	str	r1, [r7, #16]
 80042cc:	4649      	mov	r1, r9
 80042ce:	414b      	adcs	r3, r1
 80042d0:	617b      	str	r3, [r7, #20]
 80042d2:	f04f 0200 	mov.w	r2, #0
 80042d6:	f04f 0300 	mov.w	r3, #0
 80042da:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80042de:	4659      	mov	r1, fp
 80042e0:	00cb      	lsls	r3, r1, #3
 80042e2:	4651      	mov	r1, sl
 80042e4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80042e8:	4651      	mov	r1, sl
 80042ea:	00ca      	lsls	r2, r1, #3
 80042ec:	4610      	mov	r0, r2
 80042ee:	4619      	mov	r1, r3
 80042f0:	4603      	mov	r3, r0
 80042f2:	4642      	mov	r2, r8
 80042f4:	189b      	adds	r3, r3, r2
 80042f6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80042fa:	464b      	mov	r3, r9
 80042fc:	460a      	mov	r2, r1
 80042fe:	eb42 0303 	adc.w	r3, r2, r3
 8004302:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8004306:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800430a:	2200      	movs	r2, #0
 800430c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004310:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8004314:	f04f 0200 	mov.w	r2, #0
 8004318:	f04f 0300 	mov.w	r3, #0
 800431c:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 8004320:	4649      	mov	r1, r9
 8004322:	008b      	lsls	r3, r1, #2
 8004324:	4641      	mov	r1, r8
 8004326:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800432a:	4641      	mov	r1, r8
 800432c:	008a      	lsls	r2, r1, #2
 800432e:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8004332:	f7fc fcb9 	bl	8000ca8 <__aeabi_uldivmod>
 8004336:	4602      	mov	r2, r0
 8004338:	460b      	mov	r3, r1
 800433a:	4b3b      	ldr	r3, [pc, #236]	; (8004428 <LL_USART_SetBaudRate+0x454>)
 800433c:	fba3 1302 	umull	r1, r3, r3, r2
 8004340:	095b      	lsrs	r3, r3, #5
 8004342:	2164      	movs	r1, #100	; 0x64
 8004344:	fb01 f303 	mul.w	r3, r1, r3
 8004348:	1ad3      	subs	r3, r2, r3
 800434a:	011b      	lsls	r3, r3, #4
 800434c:	3332      	adds	r3, #50	; 0x32
 800434e:	4a36      	ldr	r2, [pc, #216]	; (8004428 <LL_USART_SetBaudRate+0x454>)
 8004350:	fba2 2303 	umull	r2, r3, r2, r3
 8004354:	095b      	lsrs	r3, r3, #5
 8004356:	b29b      	uxth	r3, r3
 8004358:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800435c:	b29b      	uxth	r3, r3
 800435e:	4423      	add	r3, r4
 8004360:	b29c      	uxth	r4, r3
 8004362:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004366:	2200      	movs	r2, #0
 8004368:	67bb      	str	r3, [r7, #120]	; 0x78
 800436a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800436c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004370:	4642      	mov	r2, r8
 8004372:	464b      	mov	r3, r9
 8004374:	1891      	adds	r1, r2, r2
 8004376:	60b9      	str	r1, [r7, #8]
 8004378:	415b      	adcs	r3, r3
 800437a:	60fb      	str	r3, [r7, #12]
 800437c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004380:	4641      	mov	r1, r8
 8004382:	1851      	adds	r1, r2, r1
 8004384:	6039      	str	r1, [r7, #0]
 8004386:	4649      	mov	r1, r9
 8004388:	414b      	adcs	r3, r1
 800438a:	607b      	str	r3, [r7, #4]
 800438c:	f04f 0200 	mov.w	r2, #0
 8004390:	f04f 0300 	mov.w	r3, #0
 8004394:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004398:	4659      	mov	r1, fp
 800439a:	00cb      	lsls	r3, r1, #3
 800439c:	4651      	mov	r1, sl
 800439e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80043a2:	4651      	mov	r1, sl
 80043a4:	00ca      	lsls	r2, r1, #3
 80043a6:	4610      	mov	r0, r2
 80043a8:	4619      	mov	r1, r3
 80043aa:	4603      	mov	r3, r0
 80043ac:	4642      	mov	r2, r8
 80043ae:	189b      	adds	r3, r3, r2
 80043b0:	673b      	str	r3, [r7, #112]	; 0x70
 80043b2:	464b      	mov	r3, r9
 80043b4:	460a      	mov	r2, r1
 80043b6:	eb42 0303 	adc.w	r3, r2, r3
 80043ba:	677b      	str	r3, [r7, #116]	; 0x74
 80043bc:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80043c0:	2200      	movs	r2, #0
 80043c2:	66bb      	str	r3, [r7, #104]	; 0x68
 80043c4:	66fa      	str	r2, [r7, #108]	; 0x6c
 80043c6:	f04f 0200 	mov.w	r2, #0
 80043ca:	f04f 0300 	mov.w	r3, #0
 80043ce:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 80043d2:	4649      	mov	r1, r9
 80043d4:	008b      	lsls	r3, r1, #2
 80043d6:	4641      	mov	r1, r8
 80043d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80043dc:	4641      	mov	r1, r8
 80043de:	008a      	lsls	r2, r1, #2
 80043e0:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80043e4:	f7fc fc60 	bl	8000ca8 <__aeabi_uldivmod>
 80043e8:	4602      	mov	r2, r0
 80043ea:	460b      	mov	r3, r1
 80043ec:	4b0e      	ldr	r3, [pc, #56]	; (8004428 <LL_USART_SetBaudRate+0x454>)
 80043ee:	fba3 1302 	umull	r1, r3, r3, r2
 80043f2:	095b      	lsrs	r3, r3, #5
 80043f4:	2164      	movs	r1, #100	; 0x64
 80043f6:	fb01 f303 	mul.w	r3, r1, r3
 80043fa:	1ad3      	subs	r3, r2, r3
 80043fc:	011b      	lsls	r3, r3, #4
 80043fe:	3332      	adds	r3, #50	; 0x32
 8004400:	4a09      	ldr	r2, [pc, #36]	; (8004428 <LL_USART_SetBaudRate+0x454>)
 8004402:	fba2 2303 	umull	r2, r3, r2, r3
 8004406:	095b      	lsrs	r3, r3, #5
 8004408:	b29b      	uxth	r3, r3
 800440a:	f003 030f 	and.w	r3, r3, #15
 800440e:	b29b      	uxth	r3, r3
 8004410:	4423      	add	r3, r4
 8004412:	b29b      	uxth	r3, r3
 8004414:	461a      	mov	r2, r3
 8004416:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800441a:	609a      	str	r2, [r3, #8]
}
 800441c:	bf00      	nop
 800441e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004422:	46bd      	mov	sp, r7
 8004424:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004428:	51eb851f 	.word	0x51eb851f

0800442c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b088      	sub	sp, #32
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
 8004434:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800443a:	2300      	movs	r3, #0
 800443c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800443e:	6878      	ldr	r0, [r7, #4]
 8004440:	f7ff fd8e 	bl	8003f60 <LL_USART_IsEnabled>
 8004444:	4603      	mov	r3, r0
 8004446:	2b00      	cmp	r3, #0
 8004448:	d16c      	bne.n	8004524 <LL_USART_Init+0xf8>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	68db      	ldr	r3, [r3, #12]
 800444e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004452:	f023 030c 	bic.w	r3, r3, #12
 8004456:	683a      	ldr	r2, [r7, #0]
 8004458:	6851      	ldr	r1, [r2, #4]
 800445a:	683a      	ldr	r2, [r7, #0]
 800445c:	68d2      	ldr	r2, [r2, #12]
 800445e:	4311      	orrs	r1, r2
 8004460:	683a      	ldr	r2, [r7, #0]
 8004462:	6912      	ldr	r2, [r2, #16]
 8004464:	4311      	orrs	r1, r2
 8004466:	683a      	ldr	r2, [r7, #0]
 8004468:	6992      	ldr	r2, [r2, #24]
 800446a:	430a      	orrs	r2, r1
 800446c:	431a      	orrs	r2, r3
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	4619      	mov	r1, r3
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	f7ff fd85 	bl	8003f88 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	695b      	ldr	r3, [r3, #20]
 8004482:	4619      	mov	r1, r3
 8004484:	6878      	ldr	r0, [r7, #4]
 8004486:	f7ff fd92 	bl	8003fae <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 800448a:	f107 0308 	add.w	r3, r7, #8
 800448e:	4618      	mov	r0, r3
 8004490:	f7ff f9aa 	bl	80037e8 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	4a26      	ldr	r2, [pc, #152]	; (8004530 <LL_USART_Init+0x104>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d102      	bne.n	80044a2 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	61bb      	str	r3, [r7, #24]
 80044a0:	e02f      	b.n	8004502 <LL_USART_Init+0xd6>
    }
    else if (USARTx == USART2)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	4a23      	ldr	r2, [pc, #140]	; (8004534 <LL_USART_Init+0x108>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d102      	bne.n	80044b0 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	61bb      	str	r3, [r7, #24]
 80044ae:	e028      	b.n	8004502 <LL_USART_Init+0xd6>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	4a21      	ldr	r2, [pc, #132]	; (8004538 <LL_USART_Init+0x10c>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d102      	bne.n	80044be <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	61bb      	str	r3, [r7, #24]
 80044bc:	e021      	b.n	8004502 <LL_USART_Init+0xd6>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a1e      	ldr	r2, [pc, #120]	; (800453c <LL_USART_Init+0x110>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d102      	bne.n	80044cc <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	61bb      	str	r3, [r7, #24]
 80044ca:	e01a      	b.n	8004502 <LL_USART_Init+0xd6>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	4a1c      	ldr	r2, [pc, #112]	; (8004540 <LL_USART_Init+0x114>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d102      	bne.n	80044da <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	61bb      	str	r3, [r7, #24]
 80044d8:	e013      	b.n	8004502 <LL_USART_Init+0xd6>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	4a19      	ldr	r2, [pc, #100]	; (8004544 <LL_USART_Init+0x118>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d102      	bne.n	80044e8 <LL_USART_Init+0xbc>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	61bb      	str	r3, [r7, #24]
 80044e6:	e00c      	b.n	8004502 <LL_USART_Init+0xd6>
    }
#endif /* UART5 */
#if defined(UART7)
    else if (USARTx == UART7)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	4a17      	ldr	r2, [pc, #92]	; (8004548 <LL_USART_Init+0x11c>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d102      	bne.n	80044f6 <LL_USART_Init+0xca>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	61bb      	str	r3, [r7, #24]
 80044f4:	e005      	b.n	8004502 <LL_USART_Init+0xd6>
    }
#endif /* UART7 */
#if defined(UART8)
    else if (USARTx == UART8)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a14      	ldr	r2, [pc, #80]	; (800454c <LL_USART_Init+0x120>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d101      	bne.n	8004502 <LL_USART_Init+0xd6>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8004502:	69bb      	ldr	r3, [r7, #24]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d00d      	beq.n	8004524 <LL_USART_Init+0xf8>
        && (USART_InitStruct->BaudRate != 0U))
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d009      	beq.n	8004524 <LL_USART_Init+0xf8>
    {
      status = SUCCESS;
 8004510:	2300      	movs	r3, #0
 8004512:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	699a      	ldr	r2, [r3, #24]
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	69b9      	ldr	r1, [r7, #24]
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f7ff fd58 	bl	8003fd4 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8004524:	7ffb      	ldrb	r3, [r7, #31]
}
 8004526:	4618      	mov	r0, r3
 8004528:	3720      	adds	r7, #32
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
 800452e:	bf00      	nop
 8004530:	40011000 	.word	0x40011000
 8004534:	40004400 	.word	0x40004400
 8004538:	40004800 	.word	0x40004800
 800453c:	40011400 	.word	0x40011400
 8004540:	40004c00 	.word	0x40004c00
 8004544:	40005000 	.word	0x40005000
 8004548:	40007800 	.word	0x40007800
 800454c:	40007c00 	.word	0x40007c00

08004550 <__errno>:
 8004550:	4b01      	ldr	r3, [pc, #4]	; (8004558 <__errno+0x8>)
 8004552:	6818      	ldr	r0, [r3, #0]
 8004554:	4770      	bx	lr
 8004556:	bf00      	nop
 8004558:	2000000c 	.word	0x2000000c

0800455c <__libc_init_array>:
 800455c:	b570      	push	{r4, r5, r6, lr}
 800455e:	4d0d      	ldr	r5, [pc, #52]	; (8004594 <__libc_init_array+0x38>)
 8004560:	4c0d      	ldr	r4, [pc, #52]	; (8004598 <__libc_init_array+0x3c>)
 8004562:	1b64      	subs	r4, r4, r5
 8004564:	10a4      	asrs	r4, r4, #2
 8004566:	2600      	movs	r6, #0
 8004568:	42a6      	cmp	r6, r4
 800456a:	d109      	bne.n	8004580 <__libc_init_array+0x24>
 800456c:	4d0b      	ldr	r5, [pc, #44]	; (800459c <__libc_init_array+0x40>)
 800456e:	4c0c      	ldr	r4, [pc, #48]	; (80045a0 <__libc_init_array+0x44>)
 8004570:	f004 fcaa 	bl	8008ec8 <_init>
 8004574:	1b64      	subs	r4, r4, r5
 8004576:	10a4      	asrs	r4, r4, #2
 8004578:	2600      	movs	r6, #0
 800457a:	42a6      	cmp	r6, r4
 800457c:	d105      	bne.n	800458a <__libc_init_array+0x2e>
 800457e:	bd70      	pop	{r4, r5, r6, pc}
 8004580:	f855 3b04 	ldr.w	r3, [r5], #4
 8004584:	4798      	blx	r3
 8004586:	3601      	adds	r6, #1
 8004588:	e7ee      	b.n	8004568 <__libc_init_array+0xc>
 800458a:	f855 3b04 	ldr.w	r3, [r5], #4
 800458e:	4798      	blx	r3
 8004590:	3601      	adds	r6, #1
 8004592:	e7f2      	b.n	800457a <__libc_init_array+0x1e>
 8004594:	080093e4 	.word	0x080093e4
 8004598:	080093e4 	.word	0x080093e4
 800459c:	080093e4 	.word	0x080093e4
 80045a0:	080093e8 	.word	0x080093e8

080045a4 <memset>:
 80045a4:	4402      	add	r2, r0
 80045a6:	4603      	mov	r3, r0
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d100      	bne.n	80045ae <memset+0xa>
 80045ac:	4770      	bx	lr
 80045ae:	f803 1b01 	strb.w	r1, [r3], #1
 80045b2:	e7f9      	b.n	80045a8 <memset+0x4>

080045b4 <__cvt>:
 80045b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80045b8:	ec55 4b10 	vmov	r4, r5, d0
 80045bc:	2d00      	cmp	r5, #0
 80045be:	460e      	mov	r6, r1
 80045c0:	4619      	mov	r1, r3
 80045c2:	462b      	mov	r3, r5
 80045c4:	bfbb      	ittet	lt
 80045c6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80045ca:	461d      	movlt	r5, r3
 80045cc:	2300      	movge	r3, #0
 80045ce:	232d      	movlt	r3, #45	; 0x2d
 80045d0:	700b      	strb	r3, [r1, #0]
 80045d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80045d4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80045d8:	4691      	mov	r9, r2
 80045da:	f023 0820 	bic.w	r8, r3, #32
 80045de:	bfbc      	itt	lt
 80045e0:	4622      	movlt	r2, r4
 80045e2:	4614      	movlt	r4, r2
 80045e4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80045e8:	d005      	beq.n	80045f6 <__cvt+0x42>
 80045ea:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80045ee:	d100      	bne.n	80045f2 <__cvt+0x3e>
 80045f0:	3601      	adds	r6, #1
 80045f2:	2102      	movs	r1, #2
 80045f4:	e000      	b.n	80045f8 <__cvt+0x44>
 80045f6:	2103      	movs	r1, #3
 80045f8:	ab03      	add	r3, sp, #12
 80045fa:	9301      	str	r3, [sp, #4]
 80045fc:	ab02      	add	r3, sp, #8
 80045fe:	9300      	str	r3, [sp, #0]
 8004600:	ec45 4b10 	vmov	d0, r4, r5
 8004604:	4653      	mov	r3, sl
 8004606:	4632      	mov	r2, r6
 8004608:	f001 fdc6 	bl	8006198 <_dtoa_r>
 800460c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004610:	4607      	mov	r7, r0
 8004612:	d102      	bne.n	800461a <__cvt+0x66>
 8004614:	f019 0f01 	tst.w	r9, #1
 8004618:	d022      	beq.n	8004660 <__cvt+0xac>
 800461a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800461e:	eb07 0906 	add.w	r9, r7, r6
 8004622:	d110      	bne.n	8004646 <__cvt+0x92>
 8004624:	783b      	ldrb	r3, [r7, #0]
 8004626:	2b30      	cmp	r3, #48	; 0x30
 8004628:	d10a      	bne.n	8004640 <__cvt+0x8c>
 800462a:	2200      	movs	r2, #0
 800462c:	2300      	movs	r3, #0
 800462e:	4620      	mov	r0, r4
 8004630:	4629      	mov	r1, r5
 8004632:	f7fc fa59 	bl	8000ae8 <__aeabi_dcmpeq>
 8004636:	b918      	cbnz	r0, 8004640 <__cvt+0x8c>
 8004638:	f1c6 0601 	rsb	r6, r6, #1
 800463c:	f8ca 6000 	str.w	r6, [sl]
 8004640:	f8da 3000 	ldr.w	r3, [sl]
 8004644:	4499      	add	r9, r3
 8004646:	2200      	movs	r2, #0
 8004648:	2300      	movs	r3, #0
 800464a:	4620      	mov	r0, r4
 800464c:	4629      	mov	r1, r5
 800464e:	f7fc fa4b 	bl	8000ae8 <__aeabi_dcmpeq>
 8004652:	b108      	cbz	r0, 8004658 <__cvt+0xa4>
 8004654:	f8cd 900c 	str.w	r9, [sp, #12]
 8004658:	2230      	movs	r2, #48	; 0x30
 800465a:	9b03      	ldr	r3, [sp, #12]
 800465c:	454b      	cmp	r3, r9
 800465e:	d307      	bcc.n	8004670 <__cvt+0xbc>
 8004660:	9b03      	ldr	r3, [sp, #12]
 8004662:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004664:	1bdb      	subs	r3, r3, r7
 8004666:	4638      	mov	r0, r7
 8004668:	6013      	str	r3, [r2, #0]
 800466a:	b004      	add	sp, #16
 800466c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004670:	1c59      	adds	r1, r3, #1
 8004672:	9103      	str	r1, [sp, #12]
 8004674:	701a      	strb	r2, [r3, #0]
 8004676:	e7f0      	b.n	800465a <__cvt+0xa6>

08004678 <__exponent>:
 8004678:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800467a:	4603      	mov	r3, r0
 800467c:	2900      	cmp	r1, #0
 800467e:	bfb8      	it	lt
 8004680:	4249      	neglt	r1, r1
 8004682:	f803 2b02 	strb.w	r2, [r3], #2
 8004686:	bfb4      	ite	lt
 8004688:	222d      	movlt	r2, #45	; 0x2d
 800468a:	222b      	movge	r2, #43	; 0x2b
 800468c:	2909      	cmp	r1, #9
 800468e:	7042      	strb	r2, [r0, #1]
 8004690:	dd2a      	ble.n	80046e8 <__exponent+0x70>
 8004692:	f10d 0407 	add.w	r4, sp, #7
 8004696:	46a4      	mov	ip, r4
 8004698:	270a      	movs	r7, #10
 800469a:	46a6      	mov	lr, r4
 800469c:	460a      	mov	r2, r1
 800469e:	fb91 f6f7 	sdiv	r6, r1, r7
 80046a2:	fb07 1516 	mls	r5, r7, r6, r1
 80046a6:	3530      	adds	r5, #48	; 0x30
 80046a8:	2a63      	cmp	r2, #99	; 0x63
 80046aa:	f104 34ff 	add.w	r4, r4, #4294967295
 80046ae:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80046b2:	4631      	mov	r1, r6
 80046b4:	dcf1      	bgt.n	800469a <__exponent+0x22>
 80046b6:	3130      	adds	r1, #48	; 0x30
 80046b8:	f1ae 0502 	sub.w	r5, lr, #2
 80046bc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80046c0:	1c44      	adds	r4, r0, #1
 80046c2:	4629      	mov	r1, r5
 80046c4:	4561      	cmp	r1, ip
 80046c6:	d30a      	bcc.n	80046de <__exponent+0x66>
 80046c8:	f10d 0209 	add.w	r2, sp, #9
 80046cc:	eba2 020e 	sub.w	r2, r2, lr
 80046d0:	4565      	cmp	r5, ip
 80046d2:	bf88      	it	hi
 80046d4:	2200      	movhi	r2, #0
 80046d6:	4413      	add	r3, r2
 80046d8:	1a18      	subs	r0, r3, r0
 80046da:	b003      	add	sp, #12
 80046dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80046e2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80046e6:	e7ed      	b.n	80046c4 <__exponent+0x4c>
 80046e8:	2330      	movs	r3, #48	; 0x30
 80046ea:	3130      	adds	r1, #48	; 0x30
 80046ec:	7083      	strb	r3, [r0, #2]
 80046ee:	70c1      	strb	r1, [r0, #3]
 80046f0:	1d03      	adds	r3, r0, #4
 80046f2:	e7f1      	b.n	80046d8 <__exponent+0x60>

080046f4 <_printf_float>:
 80046f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046f8:	ed2d 8b02 	vpush	{d8}
 80046fc:	b08d      	sub	sp, #52	; 0x34
 80046fe:	460c      	mov	r4, r1
 8004700:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004704:	4616      	mov	r6, r2
 8004706:	461f      	mov	r7, r3
 8004708:	4605      	mov	r5, r0
 800470a:	f002 ff97 	bl	800763c <_localeconv_r>
 800470e:	f8d0 a000 	ldr.w	sl, [r0]
 8004712:	4650      	mov	r0, sl
 8004714:	f7fb fd6c 	bl	80001f0 <strlen>
 8004718:	2300      	movs	r3, #0
 800471a:	930a      	str	r3, [sp, #40]	; 0x28
 800471c:	6823      	ldr	r3, [r4, #0]
 800471e:	9305      	str	r3, [sp, #20]
 8004720:	f8d8 3000 	ldr.w	r3, [r8]
 8004724:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004728:	3307      	adds	r3, #7
 800472a:	f023 0307 	bic.w	r3, r3, #7
 800472e:	f103 0208 	add.w	r2, r3, #8
 8004732:	f8c8 2000 	str.w	r2, [r8]
 8004736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800473a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800473e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004742:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004746:	9307      	str	r3, [sp, #28]
 8004748:	f8cd 8018 	str.w	r8, [sp, #24]
 800474c:	ee08 0a10 	vmov	s16, r0
 8004750:	4b9f      	ldr	r3, [pc, #636]	; (80049d0 <_printf_float+0x2dc>)
 8004752:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004756:	f04f 32ff 	mov.w	r2, #4294967295
 800475a:	f7fc f9f7 	bl	8000b4c <__aeabi_dcmpun>
 800475e:	bb88      	cbnz	r0, 80047c4 <_printf_float+0xd0>
 8004760:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004764:	4b9a      	ldr	r3, [pc, #616]	; (80049d0 <_printf_float+0x2dc>)
 8004766:	f04f 32ff 	mov.w	r2, #4294967295
 800476a:	f7fc f9d1 	bl	8000b10 <__aeabi_dcmple>
 800476e:	bb48      	cbnz	r0, 80047c4 <_printf_float+0xd0>
 8004770:	2200      	movs	r2, #0
 8004772:	2300      	movs	r3, #0
 8004774:	4640      	mov	r0, r8
 8004776:	4649      	mov	r1, r9
 8004778:	f7fc f9c0 	bl	8000afc <__aeabi_dcmplt>
 800477c:	b110      	cbz	r0, 8004784 <_printf_float+0x90>
 800477e:	232d      	movs	r3, #45	; 0x2d
 8004780:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004784:	4b93      	ldr	r3, [pc, #588]	; (80049d4 <_printf_float+0x2e0>)
 8004786:	4894      	ldr	r0, [pc, #592]	; (80049d8 <_printf_float+0x2e4>)
 8004788:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800478c:	bf94      	ite	ls
 800478e:	4698      	movls	r8, r3
 8004790:	4680      	movhi	r8, r0
 8004792:	2303      	movs	r3, #3
 8004794:	6123      	str	r3, [r4, #16]
 8004796:	9b05      	ldr	r3, [sp, #20]
 8004798:	f023 0204 	bic.w	r2, r3, #4
 800479c:	6022      	str	r2, [r4, #0]
 800479e:	f04f 0900 	mov.w	r9, #0
 80047a2:	9700      	str	r7, [sp, #0]
 80047a4:	4633      	mov	r3, r6
 80047a6:	aa0b      	add	r2, sp, #44	; 0x2c
 80047a8:	4621      	mov	r1, r4
 80047aa:	4628      	mov	r0, r5
 80047ac:	f000 f9d8 	bl	8004b60 <_printf_common>
 80047b0:	3001      	adds	r0, #1
 80047b2:	f040 8090 	bne.w	80048d6 <_printf_float+0x1e2>
 80047b6:	f04f 30ff 	mov.w	r0, #4294967295
 80047ba:	b00d      	add	sp, #52	; 0x34
 80047bc:	ecbd 8b02 	vpop	{d8}
 80047c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047c4:	4642      	mov	r2, r8
 80047c6:	464b      	mov	r3, r9
 80047c8:	4640      	mov	r0, r8
 80047ca:	4649      	mov	r1, r9
 80047cc:	f7fc f9be 	bl	8000b4c <__aeabi_dcmpun>
 80047d0:	b140      	cbz	r0, 80047e4 <_printf_float+0xf0>
 80047d2:	464b      	mov	r3, r9
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	bfbc      	itt	lt
 80047d8:	232d      	movlt	r3, #45	; 0x2d
 80047da:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80047de:	487f      	ldr	r0, [pc, #508]	; (80049dc <_printf_float+0x2e8>)
 80047e0:	4b7f      	ldr	r3, [pc, #508]	; (80049e0 <_printf_float+0x2ec>)
 80047e2:	e7d1      	b.n	8004788 <_printf_float+0x94>
 80047e4:	6863      	ldr	r3, [r4, #4]
 80047e6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80047ea:	9206      	str	r2, [sp, #24]
 80047ec:	1c5a      	adds	r2, r3, #1
 80047ee:	d13f      	bne.n	8004870 <_printf_float+0x17c>
 80047f0:	2306      	movs	r3, #6
 80047f2:	6063      	str	r3, [r4, #4]
 80047f4:	9b05      	ldr	r3, [sp, #20]
 80047f6:	6861      	ldr	r1, [r4, #4]
 80047f8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80047fc:	2300      	movs	r3, #0
 80047fe:	9303      	str	r3, [sp, #12]
 8004800:	ab0a      	add	r3, sp, #40	; 0x28
 8004802:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004806:	ab09      	add	r3, sp, #36	; 0x24
 8004808:	ec49 8b10 	vmov	d0, r8, r9
 800480c:	9300      	str	r3, [sp, #0]
 800480e:	6022      	str	r2, [r4, #0]
 8004810:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004814:	4628      	mov	r0, r5
 8004816:	f7ff fecd 	bl	80045b4 <__cvt>
 800481a:	9b06      	ldr	r3, [sp, #24]
 800481c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800481e:	2b47      	cmp	r3, #71	; 0x47
 8004820:	4680      	mov	r8, r0
 8004822:	d108      	bne.n	8004836 <_printf_float+0x142>
 8004824:	1cc8      	adds	r0, r1, #3
 8004826:	db02      	blt.n	800482e <_printf_float+0x13a>
 8004828:	6863      	ldr	r3, [r4, #4]
 800482a:	4299      	cmp	r1, r3
 800482c:	dd41      	ble.n	80048b2 <_printf_float+0x1be>
 800482e:	f1ab 0b02 	sub.w	fp, fp, #2
 8004832:	fa5f fb8b 	uxtb.w	fp, fp
 8004836:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800483a:	d820      	bhi.n	800487e <_printf_float+0x18a>
 800483c:	3901      	subs	r1, #1
 800483e:	465a      	mov	r2, fp
 8004840:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004844:	9109      	str	r1, [sp, #36]	; 0x24
 8004846:	f7ff ff17 	bl	8004678 <__exponent>
 800484a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800484c:	1813      	adds	r3, r2, r0
 800484e:	2a01      	cmp	r2, #1
 8004850:	4681      	mov	r9, r0
 8004852:	6123      	str	r3, [r4, #16]
 8004854:	dc02      	bgt.n	800485c <_printf_float+0x168>
 8004856:	6822      	ldr	r2, [r4, #0]
 8004858:	07d2      	lsls	r2, r2, #31
 800485a:	d501      	bpl.n	8004860 <_printf_float+0x16c>
 800485c:	3301      	adds	r3, #1
 800485e:	6123      	str	r3, [r4, #16]
 8004860:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004864:	2b00      	cmp	r3, #0
 8004866:	d09c      	beq.n	80047a2 <_printf_float+0xae>
 8004868:	232d      	movs	r3, #45	; 0x2d
 800486a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800486e:	e798      	b.n	80047a2 <_printf_float+0xae>
 8004870:	9a06      	ldr	r2, [sp, #24]
 8004872:	2a47      	cmp	r2, #71	; 0x47
 8004874:	d1be      	bne.n	80047f4 <_printf_float+0x100>
 8004876:	2b00      	cmp	r3, #0
 8004878:	d1bc      	bne.n	80047f4 <_printf_float+0x100>
 800487a:	2301      	movs	r3, #1
 800487c:	e7b9      	b.n	80047f2 <_printf_float+0xfe>
 800487e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004882:	d118      	bne.n	80048b6 <_printf_float+0x1c2>
 8004884:	2900      	cmp	r1, #0
 8004886:	6863      	ldr	r3, [r4, #4]
 8004888:	dd0b      	ble.n	80048a2 <_printf_float+0x1ae>
 800488a:	6121      	str	r1, [r4, #16]
 800488c:	b913      	cbnz	r3, 8004894 <_printf_float+0x1a0>
 800488e:	6822      	ldr	r2, [r4, #0]
 8004890:	07d0      	lsls	r0, r2, #31
 8004892:	d502      	bpl.n	800489a <_printf_float+0x1a6>
 8004894:	3301      	adds	r3, #1
 8004896:	440b      	add	r3, r1
 8004898:	6123      	str	r3, [r4, #16]
 800489a:	65a1      	str	r1, [r4, #88]	; 0x58
 800489c:	f04f 0900 	mov.w	r9, #0
 80048a0:	e7de      	b.n	8004860 <_printf_float+0x16c>
 80048a2:	b913      	cbnz	r3, 80048aa <_printf_float+0x1b6>
 80048a4:	6822      	ldr	r2, [r4, #0]
 80048a6:	07d2      	lsls	r2, r2, #31
 80048a8:	d501      	bpl.n	80048ae <_printf_float+0x1ba>
 80048aa:	3302      	adds	r3, #2
 80048ac:	e7f4      	b.n	8004898 <_printf_float+0x1a4>
 80048ae:	2301      	movs	r3, #1
 80048b0:	e7f2      	b.n	8004898 <_printf_float+0x1a4>
 80048b2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80048b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80048b8:	4299      	cmp	r1, r3
 80048ba:	db05      	blt.n	80048c8 <_printf_float+0x1d4>
 80048bc:	6823      	ldr	r3, [r4, #0]
 80048be:	6121      	str	r1, [r4, #16]
 80048c0:	07d8      	lsls	r0, r3, #31
 80048c2:	d5ea      	bpl.n	800489a <_printf_float+0x1a6>
 80048c4:	1c4b      	adds	r3, r1, #1
 80048c6:	e7e7      	b.n	8004898 <_printf_float+0x1a4>
 80048c8:	2900      	cmp	r1, #0
 80048ca:	bfd4      	ite	le
 80048cc:	f1c1 0202 	rsble	r2, r1, #2
 80048d0:	2201      	movgt	r2, #1
 80048d2:	4413      	add	r3, r2
 80048d4:	e7e0      	b.n	8004898 <_printf_float+0x1a4>
 80048d6:	6823      	ldr	r3, [r4, #0]
 80048d8:	055a      	lsls	r2, r3, #21
 80048da:	d407      	bmi.n	80048ec <_printf_float+0x1f8>
 80048dc:	6923      	ldr	r3, [r4, #16]
 80048de:	4642      	mov	r2, r8
 80048e0:	4631      	mov	r1, r6
 80048e2:	4628      	mov	r0, r5
 80048e4:	47b8      	blx	r7
 80048e6:	3001      	adds	r0, #1
 80048e8:	d12c      	bne.n	8004944 <_printf_float+0x250>
 80048ea:	e764      	b.n	80047b6 <_printf_float+0xc2>
 80048ec:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80048f0:	f240 80e0 	bls.w	8004ab4 <_printf_float+0x3c0>
 80048f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80048f8:	2200      	movs	r2, #0
 80048fa:	2300      	movs	r3, #0
 80048fc:	f7fc f8f4 	bl	8000ae8 <__aeabi_dcmpeq>
 8004900:	2800      	cmp	r0, #0
 8004902:	d034      	beq.n	800496e <_printf_float+0x27a>
 8004904:	4a37      	ldr	r2, [pc, #220]	; (80049e4 <_printf_float+0x2f0>)
 8004906:	2301      	movs	r3, #1
 8004908:	4631      	mov	r1, r6
 800490a:	4628      	mov	r0, r5
 800490c:	47b8      	blx	r7
 800490e:	3001      	adds	r0, #1
 8004910:	f43f af51 	beq.w	80047b6 <_printf_float+0xc2>
 8004914:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004918:	429a      	cmp	r2, r3
 800491a:	db02      	blt.n	8004922 <_printf_float+0x22e>
 800491c:	6823      	ldr	r3, [r4, #0]
 800491e:	07d8      	lsls	r0, r3, #31
 8004920:	d510      	bpl.n	8004944 <_printf_float+0x250>
 8004922:	ee18 3a10 	vmov	r3, s16
 8004926:	4652      	mov	r2, sl
 8004928:	4631      	mov	r1, r6
 800492a:	4628      	mov	r0, r5
 800492c:	47b8      	blx	r7
 800492e:	3001      	adds	r0, #1
 8004930:	f43f af41 	beq.w	80047b6 <_printf_float+0xc2>
 8004934:	f04f 0800 	mov.w	r8, #0
 8004938:	f104 091a 	add.w	r9, r4, #26
 800493c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800493e:	3b01      	subs	r3, #1
 8004940:	4543      	cmp	r3, r8
 8004942:	dc09      	bgt.n	8004958 <_printf_float+0x264>
 8004944:	6823      	ldr	r3, [r4, #0]
 8004946:	079b      	lsls	r3, r3, #30
 8004948:	f100 8105 	bmi.w	8004b56 <_printf_float+0x462>
 800494c:	68e0      	ldr	r0, [r4, #12]
 800494e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004950:	4298      	cmp	r0, r3
 8004952:	bfb8      	it	lt
 8004954:	4618      	movlt	r0, r3
 8004956:	e730      	b.n	80047ba <_printf_float+0xc6>
 8004958:	2301      	movs	r3, #1
 800495a:	464a      	mov	r2, r9
 800495c:	4631      	mov	r1, r6
 800495e:	4628      	mov	r0, r5
 8004960:	47b8      	blx	r7
 8004962:	3001      	adds	r0, #1
 8004964:	f43f af27 	beq.w	80047b6 <_printf_float+0xc2>
 8004968:	f108 0801 	add.w	r8, r8, #1
 800496c:	e7e6      	b.n	800493c <_printf_float+0x248>
 800496e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004970:	2b00      	cmp	r3, #0
 8004972:	dc39      	bgt.n	80049e8 <_printf_float+0x2f4>
 8004974:	4a1b      	ldr	r2, [pc, #108]	; (80049e4 <_printf_float+0x2f0>)
 8004976:	2301      	movs	r3, #1
 8004978:	4631      	mov	r1, r6
 800497a:	4628      	mov	r0, r5
 800497c:	47b8      	blx	r7
 800497e:	3001      	adds	r0, #1
 8004980:	f43f af19 	beq.w	80047b6 <_printf_float+0xc2>
 8004984:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004988:	4313      	orrs	r3, r2
 800498a:	d102      	bne.n	8004992 <_printf_float+0x29e>
 800498c:	6823      	ldr	r3, [r4, #0]
 800498e:	07d9      	lsls	r1, r3, #31
 8004990:	d5d8      	bpl.n	8004944 <_printf_float+0x250>
 8004992:	ee18 3a10 	vmov	r3, s16
 8004996:	4652      	mov	r2, sl
 8004998:	4631      	mov	r1, r6
 800499a:	4628      	mov	r0, r5
 800499c:	47b8      	blx	r7
 800499e:	3001      	adds	r0, #1
 80049a0:	f43f af09 	beq.w	80047b6 <_printf_float+0xc2>
 80049a4:	f04f 0900 	mov.w	r9, #0
 80049a8:	f104 0a1a 	add.w	sl, r4, #26
 80049ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049ae:	425b      	negs	r3, r3
 80049b0:	454b      	cmp	r3, r9
 80049b2:	dc01      	bgt.n	80049b8 <_printf_float+0x2c4>
 80049b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80049b6:	e792      	b.n	80048de <_printf_float+0x1ea>
 80049b8:	2301      	movs	r3, #1
 80049ba:	4652      	mov	r2, sl
 80049bc:	4631      	mov	r1, r6
 80049be:	4628      	mov	r0, r5
 80049c0:	47b8      	blx	r7
 80049c2:	3001      	adds	r0, #1
 80049c4:	f43f aef7 	beq.w	80047b6 <_printf_float+0xc2>
 80049c8:	f109 0901 	add.w	r9, r9, #1
 80049cc:	e7ee      	b.n	80049ac <_printf_float+0x2b8>
 80049ce:	bf00      	nop
 80049d0:	7fefffff 	.word	0x7fefffff
 80049d4:	08008f34 	.word	0x08008f34
 80049d8:	08008f38 	.word	0x08008f38
 80049dc:	08008f40 	.word	0x08008f40
 80049e0:	08008f3c 	.word	0x08008f3c
 80049e4:	08008f44 	.word	0x08008f44
 80049e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80049ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80049ec:	429a      	cmp	r2, r3
 80049ee:	bfa8      	it	ge
 80049f0:	461a      	movge	r2, r3
 80049f2:	2a00      	cmp	r2, #0
 80049f4:	4691      	mov	r9, r2
 80049f6:	dc37      	bgt.n	8004a68 <_printf_float+0x374>
 80049f8:	f04f 0b00 	mov.w	fp, #0
 80049fc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004a00:	f104 021a 	add.w	r2, r4, #26
 8004a04:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004a06:	9305      	str	r3, [sp, #20]
 8004a08:	eba3 0309 	sub.w	r3, r3, r9
 8004a0c:	455b      	cmp	r3, fp
 8004a0e:	dc33      	bgt.n	8004a78 <_printf_float+0x384>
 8004a10:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a14:	429a      	cmp	r2, r3
 8004a16:	db3b      	blt.n	8004a90 <_printf_float+0x39c>
 8004a18:	6823      	ldr	r3, [r4, #0]
 8004a1a:	07da      	lsls	r2, r3, #31
 8004a1c:	d438      	bmi.n	8004a90 <_printf_float+0x39c>
 8004a1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a20:	9a05      	ldr	r2, [sp, #20]
 8004a22:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004a24:	1a9a      	subs	r2, r3, r2
 8004a26:	eba3 0901 	sub.w	r9, r3, r1
 8004a2a:	4591      	cmp	r9, r2
 8004a2c:	bfa8      	it	ge
 8004a2e:	4691      	movge	r9, r2
 8004a30:	f1b9 0f00 	cmp.w	r9, #0
 8004a34:	dc35      	bgt.n	8004aa2 <_printf_float+0x3ae>
 8004a36:	f04f 0800 	mov.w	r8, #0
 8004a3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004a3e:	f104 0a1a 	add.w	sl, r4, #26
 8004a42:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a46:	1a9b      	subs	r3, r3, r2
 8004a48:	eba3 0309 	sub.w	r3, r3, r9
 8004a4c:	4543      	cmp	r3, r8
 8004a4e:	f77f af79 	ble.w	8004944 <_printf_float+0x250>
 8004a52:	2301      	movs	r3, #1
 8004a54:	4652      	mov	r2, sl
 8004a56:	4631      	mov	r1, r6
 8004a58:	4628      	mov	r0, r5
 8004a5a:	47b8      	blx	r7
 8004a5c:	3001      	adds	r0, #1
 8004a5e:	f43f aeaa 	beq.w	80047b6 <_printf_float+0xc2>
 8004a62:	f108 0801 	add.w	r8, r8, #1
 8004a66:	e7ec      	b.n	8004a42 <_printf_float+0x34e>
 8004a68:	4613      	mov	r3, r2
 8004a6a:	4631      	mov	r1, r6
 8004a6c:	4642      	mov	r2, r8
 8004a6e:	4628      	mov	r0, r5
 8004a70:	47b8      	blx	r7
 8004a72:	3001      	adds	r0, #1
 8004a74:	d1c0      	bne.n	80049f8 <_printf_float+0x304>
 8004a76:	e69e      	b.n	80047b6 <_printf_float+0xc2>
 8004a78:	2301      	movs	r3, #1
 8004a7a:	4631      	mov	r1, r6
 8004a7c:	4628      	mov	r0, r5
 8004a7e:	9205      	str	r2, [sp, #20]
 8004a80:	47b8      	blx	r7
 8004a82:	3001      	adds	r0, #1
 8004a84:	f43f ae97 	beq.w	80047b6 <_printf_float+0xc2>
 8004a88:	9a05      	ldr	r2, [sp, #20]
 8004a8a:	f10b 0b01 	add.w	fp, fp, #1
 8004a8e:	e7b9      	b.n	8004a04 <_printf_float+0x310>
 8004a90:	ee18 3a10 	vmov	r3, s16
 8004a94:	4652      	mov	r2, sl
 8004a96:	4631      	mov	r1, r6
 8004a98:	4628      	mov	r0, r5
 8004a9a:	47b8      	blx	r7
 8004a9c:	3001      	adds	r0, #1
 8004a9e:	d1be      	bne.n	8004a1e <_printf_float+0x32a>
 8004aa0:	e689      	b.n	80047b6 <_printf_float+0xc2>
 8004aa2:	9a05      	ldr	r2, [sp, #20]
 8004aa4:	464b      	mov	r3, r9
 8004aa6:	4442      	add	r2, r8
 8004aa8:	4631      	mov	r1, r6
 8004aaa:	4628      	mov	r0, r5
 8004aac:	47b8      	blx	r7
 8004aae:	3001      	adds	r0, #1
 8004ab0:	d1c1      	bne.n	8004a36 <_printf_float+0x342>
 8004ab2:	e680      	b.n	80047b6 <_printf_float+0xc2>
 8004ab4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004ab6:	2a01      	cmp	r2, #1
 8004ab8:	dc01      	bgt.n	8004abe <_printf_float+0x3ca>
 8004aba:	07db      	lsls	r3, r3, #31
 8004abc:	d538      	bpl.n	8004b30 <_printf_float+0x43c>
 8004abe:	2301      	movs	r3, #1
 8004ac0:	4642      	mov	r2, r8
 8004ac2:	4631      	mov	r1, r6
 8004ac4:	4628      	mov	r0, r5
 8004ac6:	47b8      	blx	r7
 8004ac8:	3001      	adds	r0, #1
 8004aca:	f43f ae74 	beq.w	80047b6 <_printf_float+0xc2>
 8004ace:	ee18 3a10 	vmov	r3, s16
 8004ad2:	4652      	mov	r2, sl
 8004ad4:	4631      	mov	r1, r6
 8004ad6:	4628      	mov	r0, r5
 8004ad8:	47b8      	blx	r7
 8004ada:	3001      	adds	r0, #1
 8004adc:	f43f ae6b 	beq.w	80047b6 <_printf_float+0xc2>
 8004ae0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	f7fb fffe 	bl	8000ae8 <__aeabi_dcmpeq>
 8004aec:	b9d8      	cbnz	r0, 8004b26 <_printf_float+0x432>
 8004aee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004af0:	f108 0201 	add.w	r2, r8, #1
 8004af4:	3b01      	subs	r3, #1
 8004af6:	4631      	mov	r1, r6
 8004af8:	4628      	mov	r0, r5
 8004afa:	47b8      	blx	r7
 8004afc:	3001      	adds	r0, #1
 8004afe:	d10e      	bne.n	8004b1e <_printf_float+0x42a>
 8004b00:	e659      	b.n	80047b6 <_printf_float+0xc2>
 8004b02:	2301      	movs	r3, #1
 8004b04:	4652      	mov	r2, sl
 8004b06:	4631      	mov	r1, r6
 8004b08:	4628      	mov	r0, r5
 8004b0a:	47b8      	blx	r7
 8004b0c:	3001      	adds	r0, #1
 8004b0e:	f43f ae52 	beq.w	80047b6 <_printf_float+0xc2>
 8004b12:	f108 0801 	add.w	r8, r8, #1
 8004b16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b18:	3b01      	subs	r3, #1
 8004b1a:	4543      	cmp	r3, r8
 8004b1c:	dcf1      	bgt.n	8004b02 <_printf_float+0x40e>
 8004b1e:	464b      	mov	r3, r9
 8004b20:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004b24:	e6dc      	b.n	80048e0 <_printf_float+0x1ec>
 8004b26:	f04f 0800 	mov.w	r8, #0
 8004b2a:	f104 0a1a 	add.w	sl, r4, #26
 8004b2e:	e7f2      	b.n	8004b16 <_printf_float+0x422>
 8004b30:	2301      	movs	r3, #1
 8004b32:	4642      	mov	r2, r8
 8004b34:	e7df      	b.n	8004af6 <_printf_float+0x402>
 8004b36:	2301      	movs	r3, #1
 8004b38:	464a      	mov	r2, r9
 8004b3a:	4631      	mov	r1, r6
 8004b3c:	4628      	mov	r0, r5
 8004b3e:	47b8      	blx	r7
 8004b40:	3001      	adds	r0, #1
 8004b42:	f43f ae38 	beq.w	80047b6 <_printf_float+0xc2>
 8004b46:	f108 0801 	add.w	r8, r8, #1
 8004b4a:	68e3      	ldr	r3, [r4, #12]
 8004b4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004b4e:	1a5b      	subs	r3, r3, r1
 8004b50:	4543      	cmp	r3, r8
 8004b52:	dcf0      	bgt.n	8004b36 <_printf_float+0x442>
 8004b54:	e6fa      	b.n	800494c <_printf_float+0x258>
 8004b56:	f04f 0800 	mov.w	r8, #0
 8004b5a:	f104 0919 	add.w	r9, r4, #25
 8004b5e:	e7f4      	b.n	8004b4a <_printf_float+0x456>

08004b60 <_printf_common>:
 8004b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b64:	4616      	mov	r6, r2
 8004b66:	4699      	mov	r9, r3
 8004b68:	688a      	ldr	r2, [r1, #8]
 8004b6a:	690b      	ldr	r3, [r1, #16]
 8004b6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004b70:	4293      	cmp	r3, r2
 8004b72:	bfb8      	it	lt
 8004b74:	4613      	movlt	r3, r2
 8004b76:	6033      	str	r3, [r6, #0]
 8004b78:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004b7c:	4607      	mov	r7, r0
 8004b7e:	460c      	mov	r4, r1
 8004b80:	b10a      	cbz	r2, 8004b86 <_printf_common+0x26>
 8004b82:	3301      	adds	r3, #1
 8004b84:	6033      	str	r3, [r6, #0]
 8004b86:	6823      	ldr	r3, [r4, #0]
 8004b88:	0699      	lsls	r1, r3, #26
 8004b8a:	bf42      	ittt	mi
 8004b8c:	6833      	ldrmi	r3, [r6, #0]
 8004b8e:	3302      	addmi	r3, #2
 8004b90:	6033      	strmi	r3, [r6, #0]
 8004b92:	6825      	ldr	r5, [r4, #0]
 8004b94:	f015 0506 	ands.w	r5, r5, #6
 8004b98:	d106      	bne.n	8004ba8 <_printf_common+0x48>
 8004b9a:	f104 0a19 	add.w	sl, r4, #25
 8004b9e:	68e3      	ldr	r3, [r4, #12]
 8004ba0:	6832      	ldr	r2, [r6, #0]
 8004ba2:	1a9b      	subs	r3, r3, r2
 8004ba4:	42ab      	cmp	r3, r5
 8004ba6:	dc26      	bgt.n	8004bf6 <_printf_common+0x96>
 8004ba8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004bac:	1e13      	subs	r3, r2, #0
 8004bae:	6822      	ldr	r2, [r4, #0]
 8004bb0:	bf18      	it	ne
 8004bb2:	2301      	movne	r3, #1
 8004bb4:	0692      	lsls	r2, r2, #26
 8004bb6:	d42b      	bmi.n	8004c10 <_printf_common+0xb0>
 8004bb8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004bbc:	4649      	mov	r1, r9
 8004bbe:	4638      	mov	r0, r7
 8004bc0:	47c0      	blx	r8
 8004bc2:	3001      	adds	r0, #1
 8004bc4:	d01e      	beq.n	8004c04 <_printf_common+0xa4>
 8004bc6:	6823      	ldr	r3, [r4, #0]
 8004bc8:	68e5      	ldr	r5, [r4, #12]
 8004bca:	6832      	ldr	r2, [r6, #0]
 8004bcc:	f003 0306 	and.w	r3, r3, #6
 8004bd0:	2b04      	cmp	r3, #4
 8004bd2:	bf08      	it	eq
 8004bd4:	1aad      	subeq	r5, r5, r2
 8004bd6:	68a3      	ldr	r3, [r4, #8]
 8004bd8:	6922      	ldr	r2, [r4, #16]
 8004bda:	bf0c      	ite	eq
 8004bdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004be0:	2500      	movne	r5, #0
 8004be2:	4293      	cmp	r3, r2
 8004be4:	bfc4      	itt	gt
 8004be6:	1a9b      	subgt	r3, r3, r2
 8004be8:	18ed      	addgt	r5, r5, r3
 8004bea:	2600      	movs	r6, #0
 8004bec:	341a      	adds	r4, #26
 8004bee:	42b5      	cmp	r5, r6
 8004bf0:	d11a      	bne.n	8004c28 <_printf_common+0xc8>
 8004bf2:	2000      	movs	r0, #0
 8004bf4:	e008      	b.n	8004c08 <_printf_common+0xa8>
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	4652      	mov	r2, sl
 8004bfa:	4649      	mov	r1, r9
 8004bfc:	4638      	mov	r0, r7
 8004bfe:	47c0      	blx	r8
 8004c00:	3001      	adds	r0, #1
 8004c02:	d103      	bne.n	8004c0c <_printf_common+0xac>
 8004c04:	f04f 30ff 	mov.w	r0, #4294967295
 8004c08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c0c:	3501      	adds	r5, #1
 8004c0e:	e7c6      	b.n	8004b9e <_printf_common+0x3e>
 8004c10:	18e1      	adds	r1, r4, r3
 8004c12:	1c5a      	adds	r2, r3, #1
 8004c14:	2030      	movs	r0, #48	; 0x30
 8004c16:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004c1a:	4422      	add	r2, r4
 8004c1c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004c20:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004c24:	3302      	adds	r3, #2
 8004c26:	e7c7      	b.n	8004bb8 <_printf_common+0x58>
 8004c28:	2301      	movs	r3, #1
 8004c2a:	4622      	mov	r2, r4
 8004c2c:	4649      	mov	r1, r9
 8004c2e:	4638      	mov	r0, r7
 8004c30:	47c0      	blx	r8
 8004c32:	3001      	adds	r0, #1
 8004c34:	d0e6      	beq.n	8004c04 <_printf_common+0xa4>
 8004c36:	3601      	adds	r6, #1
 8004c38:	e7d9      	b.n	8004bee <_printf_common+0x8e>
	...

08004c3c <_printf_i>:
 8004c3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c40:	7e0f      	ldrb	r7, [r1, #24]
 8004c42:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004c44:	2f78      	cmp	r7, #120	; 0x78
 8004c46:	4691      	mov	r9, r2
 8004c48:	4680      	mov	r8, r0
 8004c4a:	460c      	mov	r4, r1
 8004c4c:	469a      	mov	sl, r3
 8004c4e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004c52:	d807      	bhi.n	8004c64 <_printf_i+0x28>
 8004c54:	2f62      	cmp	r7, #98	; 0x62
 8004c56:	d80a      	bhi.n	8004c6e <_printf_i+0x32>
 8004c58:	2f00      	cmp	r7, #0
 8004c5a:	f000 80d8 	beq.w	8004e0e <_printf_i+0x1d2>
 8004c5e:	2f58      	cmp	r7, #88	; 0x58
 8004c60:	f000 80a3 	beq.w	8004daa <_printf_i+0x16e>
 8004c64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004c6c:	e03a      	b.n	8004ce4 <_printf_i+0xa8>
 8004c6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004c72:	2b15      	cmp	r3, #21
 8004c74:	d8f6      	bhi.n	8004c64 <_printf_i+0x28>
 8004c76:	a101      	add	r1, pc, #4	; (adr r1, 8004c7c <_printf_i+0x40>)
 8004c78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004c7c:	08004cd5 	.word	0x08004cd5
 8004c80:	08004ce9 	.word	0x08004ce9
 8004c84:	08004c65 	.word	0x08004c65
 8004c88:	08004c65 	.word	0x08004c65
 8004c8c:	08004c65 	.word	0x08004c65
 8004c90:	08004c65 	.word	0x08004c65
 8004c94:	08004ce9 	.word	0x08004ce9
 8004c98:	08004c65 	.word	0x08004c65
 8004c9c:	08004c65 	.word	0x08004c65
 8004ca0:	08004c65 	.word	0x08004c65
 8004ca4:	08004c65 	.word	0x08004c65
 8004ca8:	08004df5 	.word	0x08004df5
 8004cac:	08004d19 	.word	0x08004d19
 8004cb0:	08004dd7 	.word	0x08004dd7
 8004cb4:	08004c65 	.word	0x08004c65
 8004cb8:	08004c65 	.word	0x08004c65
 8004cbc:	08004e17 	.word	0x08004e17
 8004cc0:	08004c65 	.word	0x08004c65
 8004cc4:	08004d19 	.word	0x08004d19
 8004cc8:	08004c65 	.word	0x08004c65
 8004ccc:	08004c65 	.word	0x08004c65
 8004cd0:	08004ddf 	.word	0x08004ddf
 8004cd4:	682b      	ldr	r3, [r5, #0]
 8004cd6:	1d1a      	adds	r2, r3, #4
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	602a      	str	r2, [r5, #0]
 8004cdc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ce0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e0a3      	b.n	8004e30 <_printf_i+0x1f4>
 8004ce8:	6820      	ldr	r0, [r4, #0]
 8004cea:	6829      	ldr	r1, [r5, #0]
 8004cec:	0606      	lsls	r6, r0, #24
 8004cee:	f101 0304 	add.w	r3, r1, #4
 8004cf2:	d50a      	bpl.n	8004d0a <_printf_i+0xce>
 8004cf4:	680e      	ldr	r6, [r1, #0]
 8004cf6:	602b      	str	r3, [r5, #0]
 8004cf8:	2e00      	cmp	r6, #0
 8004cfa:	da03      	bge.n	8004d04 <_printf_i+0xc8>
 8004cfc:	232d      	movs	r3, #45	; 0x2d
 8004cfe:	4276      	negs	r6, r6
 8004d00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d04:	485e      	ldr	r0, [pc, #376]	; (8004e80 <_printf_i+0x244>)
 8004d06:	230a      	movs	r3, #10
 8004d08:	e019      	b.n	8004d3e <_printf_i+0x102>
 8004d0a:	680e      	ldr	r6, [r1, #0]
 8004d0c:	602b      	str	r3, [r5, #0]
 8004d0e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004d12:	bf18      	it	ne
 8004d14:	b236      	sxthne	r6, r6
 8004d16:	e7ef      	b.n	8004cf8 <_printf_i+0xbc>
 8004d18:	682b      	ldr	r3, [r5, #0]
 8004d1a:	6820      	ldr	r0, [r4, #0]
 8004d1c:	1d19      	adds	r1, r3, #4
 8004d1e:	6029      	str	r1, [r5, #0]
 8004d20:	0601      	lsls	r1, r0, #24
 8004d22:	d501      	bpl.n	8004d28 <_printf_i+0xec>
 8004d24:	681e      	ldr	r6, [r3, #0]
 8004d26:	e002      	b.n	8004d2e <_printf_i+0xf2>
 8004d28:	0646      	lsls	r6, r0, #25
 8004d2a:	d5fb      	bpl.n	8004d24 <_printf_i+0xe8>
 8004d2c:	881e      	ldrh	r6, [r3, #0]
 8004d2e:	4854      	ldr	r0, [pc, #336]	; (8004e80 <_printf_i+0x244>)
 8004d30:	2f6f      	cmp	r7, #111	; 0x6f
 8004d32:	bf0c      	ite	eq
 8004d34:	2308      	moveq	r3, #8
 8004d36:	230a      	movne	r3, #10
 8004d38:	2100      	movs	r1, #0
 8004d3a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d3e:	6865      	ldr	r5, [r4, #4]
 8004d40:	60a5      	str	r5, [r4, #8]
 8004d42:	2d00      	cmp	r5, #0
 8004d44:	bfa2      	ittt	ge
 8004d46:	6821      	ldrge	r1, [r4, #0]
 8004d48:	f021 0104 	bicge.w	r1, r1, #4
 8004d4c:	6021      	strge	r1, [r4, #0]
 8004d4e:	b90e      	cbnz	r6, 8004d54 <_printf_i+0x118>
 8004d50:	2d00      	cmp	r5, #0
 8004d52:	d04d      	beq.n	8004df0 <_printf_i+0x1b4>
 8004d54:	4615      	mov	r5, r2
 8004d56:	fbb6 f1f3 	udiv	r1, r6, r3
 8004d5a:	fb03 6711 	mls	r7, r3, r1, r6
 8004d5e:	5dc7      	ldrb	r7, [r0, r7]
 8004d60:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004d64:	4637      	mov	r7, r6
 8004d66:	42bb      	cmp	r3, r7
 8004d68:	460e      	mov	r6, r1
 8004d6a:	d9f4      	bls.n	8004d56 <_printf_i+0x11a>
 8004d6c:	2b08      	cmp	r3, #8
 8004d6e:	d10b      	bne.n	8004d88 <_printf_i+0x14c>
 8004d70:	6823      	ldr	r3, [r4, #0]
 8004d72:	07de      	lsls	r6, r3, #31
 8004d74:	d508      	bpl.n	8004d88 <_printf_i+0x14c>
 8004d76:	6923      	ldr	r3, [r4, #16]
 8004d78:	6861      	ldr	r1, [r4, #4]
 8004d7a:	4299      	cmp	r1, r3
 8004d7c:	bfde      	ittt	le
 8004d7e:	2330      	movle	r3, #48	; 0x30
 8004d80:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004d84:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004d88:	1b52      	subs	r2, r2, r5
 8004d8a:	6122      	str	r2, [r4, #16]
 8004d8c:	f8cd a000 	str.w	sl, [sp]
 8004d90:	464b      	mov	r3, r9
 8004d92:	aa03      	add	r2, sp, #12
 8004d94:	4621      	mov	r1, r4
 8004d96:	4640      	mov	r0, r8
 8004d98:	f7ff fee2 	bl	8004b60 <_printf_common>
 8004d9c:	3001      	adds	r0, #1
 8004d9e:	d14c      	bne.n	8004e3a <_printf_i+0x1fe>
 8004da0:	f04f 30ff 	mov.w	r0, #4294967295
 8004da4:	b004      	add	sp, #16
 8004da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004daa:	4835      	ldr	r0, [pc, #212]	; (8004e80 <_printf_i+0x244>)
 8004dac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004db0:	6829      	ldr	r1, [r5, #0]
 8004db2:	6823      	ldr	r3, [r4, #0]
 8004db4:	f851 6b04 	ldr.w	r6, [r1], #4
 8004db8:	6029      	str	r1, [r5, #0]
 8004dba:	061d      	lsls	r5, r3, #24
 8004dbc:	d514      	bpl.n	8004de8 <_printf_i+0x1ac>
 8004dbe:	07df      	lsls	r7, r3, #31
 8004dc0:	bf44      	itt	mi
 8004dc2:	f043 0320 	orrmi.w	r3, r3, #32
 8004dc6:	6023      	strmi	r3, [r4, #0]
 8004dc8:	b91e      	cbnz	r6, 8004dd2 <_printf_i+0x196>
 8004dca:	6823      	ldr	r3, [r4, #0]
 8004dcc:	f023 0320 	bic.w	r3, r3, #32
 8004dd0:	6023      	str	r3, [r4, #0]
 8004dd2:	2310      	movs	r3, #16
 8004dd4:	e7b0      	b.n	8004d38 <_printf_i+0xfc>
 8004dd6:	6823      	ldr	r3, [r4, #0]
 8004dd8:	f043 0320 	orr.w	r3, r3, #32
 8004ddc:	6023      	str	r3, [r4, #0]
 8004dde:	2378      	movs	r3, #120	; 0x78
 8004de0:	4828      	ldr	r0, [pc, #160]	; (8004e84 <_printf_i+0x248>)
 8004de2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004de6:	e7e3      	b.n	8004db0 <_printf_i+0x174>
 8004de8:	0659      	lsls	r1, r3, #25
 8004dea:	bf48      	it	mi
 8004dec:	b2b6      	uxthmi	r6, r6
 8004dee:	e7e6      	b.n	8004dbe <_printf_i+0x182>
 8004df0:	4615      	mov	r5, r2
 8004df2:	e7bb      	b.n	8004d6c <_printf_i+0x130>
 8004df4:	682b      	ldr	r3, [r5, #0]
 8004df6:	6826      	ldr	r6, [r4, #0]
 8004df8:	6961      	ldr	r1, [r4, #20]
 8004dfa:	1d18      	adds	r0, r3, #4
 8004dfc:	6028      	str	r0, [r5, #0]
 8004dfe:	0635      	lsls	r5, r6, #24
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	d501      	bpl.n	8004e08 <_printf_i+0x1cc>
 8004e04:	6019      	str	r1, [r3, #0]
 8004e06:	e002      	b.n	8004e0e <_printf_i+0x1d2>
 8004e08:	0670      	lsls	r0, r6, #25
 8004e0a:	d5fb      	bpl.n	8004e04 <_printf_i+0x1c8>
 8004e0c:	8019      	strh	r1, [r3, #0]
 8004e0e:	2300      	movs	r3, #0
 8004e10:	6123      	str	r3, [r4, #16]
 8004e12:	4615      	mov	r5, r2
 8004e14:	e7ba      	b.n	8004d8c <_printf_i+0x150>
 8004e16:	682b      	ldr	r3, [r5, #0]
 8004e18:	1d1a      	adds	r2, r3, #4
 8004e1a:	602a      	str	r2, [r5, #0]
 8004e1c:	681d      	ldr	r5, [r3, #0]
 8004e1e:	6862      	ldr	r2, [r4, #4]
 8004e20:	2100      	movs	r1, #0
 8004e22:	4628      	mov	r0, r5
 8004e24:	f7fb f9ec 	bl	8000200 <memchr>
 8004e28:	b108      	cbz	r0, 8004e2e <_printf_i+0x1f2>
 8004e2a:	1b40      	subs	r0, r0, r5
 8004e2c:	6060      	str	r0, [r4, #4]
 8004e2e:	6863      	ldr	r3, [r4, #4]
 8004e30:	6123      	str	r3, [r4, #16]
 8004e32:	2300      	movs	r3, #0
 8004e34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e38:	e7a8      	b.n	8004d8c <_printf_i+0x150>
 8004e3a:	6923      	ldr	r3, [r4, #16]
 8004e3c:	462a      	mov	r2, r5
 8004e3e:	4649      	mov	r1, r9
 8004e40:	4640      	mov	r0, r8
 8004e42:	47d0      	blx	sl
 8004e44:	3001      	adds	r0, #1
 8004e46:	d0ab      	beq.n	8004da0 <_printf_i+0x164>
 8004e48:	6823      	ldr	r3, [r4, #0]
 8004e4a:	079b      	lsls	r3, r3, #30
 8004e4c:	d413      	bmi.n	8004e76 <_printf_i+0x23a>
 8004e4e:	68e0      	ldr	r0, [r4, #12]
 8004e50:	9b03      	ldr	r3, [sp, #12]
 8004e52:	4298      	cmp	r0, r3
 8004e54:	bfb8      	it	lt
 8004e56:	4618      	movlt	r0, r3
 8004e58:	e7a4      	b.n	8004da4 <_printf_i+0x168>
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	4632      	mov	r2, r6
 8004e5e:	4649      	mov	r1, r9
 8004e60:	4640      	mov	r0, r8
 8004e62:	47d0      	blx	sl
 8004e64:	3001      	adds	r0, #1
 8004e66:	d09b      	beq.n	8004da0 <_printf_i+0x164>
 8004e68:	3501      	adds	r5, #1
 8004e6a:	68e3      	ldr	r3, [r4, #12]
 8004e6c:	9903      	ldr	r1, [sp, #12]
 8004e6e:	1a5b      	subs	r3, r3, r1
 8004e70:	42ab      	cmp	r3, r5
 8004e72:	dcf2      	bgt.n	8004e5a <_printf_i+0x21e>
 8004e74:	e7eb      	b.n	8004e4e <_printf_i+0x212>
 8004e76:	2500      	movs	r5, #0
 8004e78:	f104 0619 	add.w	r6, r4, #25
 8004e7c:	e7f5      	b.n	8004e6a <_printf_i+0x22e>
 8004e7e:	bf00      	nop
 8004e80:	08008f46 	.word	0x08008f46
 8004e84:	08008f57 	.word	0x08008f57

08004e88 <_scanf_float>:
 8004e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e8c:	b087      	sub	sp, #28
 8004e8e:	4617      	mov	r7, r2
 8004e90:	9303      	str	r3, [sp, #12]
 8004e92:	688b      	ldr	r3, [r1, #8]
 8004e94:	1e5a      	subs	r2, r3, #1
 8004e96:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004e9a:	bf83      	ittte	hi
 8004e9c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004ea0:	195b      	addhi	r3, r3, r5
 8004ea2:	9302      	strhi	r3, [sp, #8]
 8004ea4:	2300      	movls	r3, #0
 8004ea6:	bf86      	itte	hi
 8004ea8:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004eac:	608b      	strhi	r3, [r1, #8]
 8004eae:	9302      	strls	r3, [sp, #8]
 8004eb0:	680b      	ldr	r3, [r1, #0]
 8004eb2:	468b      	mov	fp, r1
 8004eb4:	2500      	movs	r5, #0
 8004eb6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004eba:	f84b 3b1c 	str.w	r3, [fp], #28
 8004ebe:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004ec2:	4680      	mov	r8, r0
 8004ec4:	460c      	mov	r4, r1
 8004ec6:	465e      	mov	r6, fp
 8004ec8:	46aa      	mov	sl, r5
 8004eca:	46a9      	mov	r9, r5
 8004ecc:	9501      	str	r5, [sp, #4]
 8004ece:	68a2      	ldr	r2, [r4, #8]
 8004ed0:	b152      	cbz	r2, 8004ee8 <_scanf_float+0x60>
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	781b      	ldrb	r3, [r3, #0]
 8004ed6:	2b4e      	cmp	r3, #78	; 0x4e
 8004ed8:	d864      	bhi.n	8004fa4 <_scanf_float+0x11c>
 8004eda:	2b40      	cmp	r3, #64	; 0x40
 8004edc:	d83c      	bhi.n	8004f58 <_scanf_float+0xd0>
 8004ede:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004ee2:	b2c8      	uxtb	r0, r1
 8004ee4:	280e      	cmp	r0, #14
 8004ee6:	d93a      	bls.n	8004f5e <_scanf_float+0xd6>
 8004ee8:	f1b9 0f00 	cmp.w	r9, #0
 8004eec:	d003      	beq.n	8004ef6 <_scanf_float+0x6e>
 8004eee:	6823      	ldr	r3, [r4, #0]
 8004ef0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ef4:	6023      	str	r3, [r4, #0]
 8004ef6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004efa:	f1ba 0f01 	cmp.w	sl, #1
 8004efe:	f200 8113 	bhi.w	8005128 <_scanf_float+0x2a0>
 8004f02:	455e      	cmp	r6, fp
 8004f04:	f200 8105 	bhi.w	8005112 <_scanf_float+0x28a>
 8004f08:	2501      	movs	r5, #1
 8004f0a:	4628      	mov	r0, r5
 8004f0c:	b007      	add	sp, #28
 8004f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f12:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004f16:	2a0d      	cmp	r2, #13
 8004f18:	d8e6      	bhi.n	8004ee8 <_scanf_float+0x60>
 8004f1a:	a101      	add	r1, pc, #4	; (adr r1, 8004f20 <_scanf_float+0x98>)
 8004f1c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004f20:	0800505f 	.word	0x0800505f
 8004f24:	08004ee9 	.word	0x08004ee9
 8004f28:	08004ee9 	.word	0x08004ee9
 8004f2c:	08004ee9 	.word	0x08004ee9
 8004f30:	080050bf 	.word	0x080050bf
 8004f34:	08005097 	.word	0x08005097
 8004f38:	08004ee9 	.word	0x08004ee9
 8004f3c:	08004ee9 	.word	0x08004ee9
 8004f40:	0800506d 	.word	0x0800506d
 8004f44:	08004ee9 	.word	0x08004ee9
 8004f48:	08004ee9 	.word	0x08004ee9
 8004f4c:	08004ee9 	.word	0x08004ee9
 8004f50:	08004ee9 	.word	0x08004ee9
 8004f54:	08005025 	.word	0x08005025
 8004f58:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8004f5c:	e7db      	b.n	8004f16 <_scanf_float+0x8e>
 8004f5e:	290e      	cmp	r1, #14
 8004f60:	d8c2      	bhi.n	8004ee8 <_scanf_float+0x60>
 8004f62:	a001      	add	r0, pc, #4	; (adr r0, 8004f68 <_scanf_float+0xe0>)
 8004f64:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004f68:	08005017 	.word	0x08005017
 8004f6c:	08004ee9 	.word	0x08004ee9
 8004f70:	08005017 	.word	0x08005017
 8004f74:	080050ab 	.word	0x080050ab
 8004f78:	08004ee9 	.word	0x08004ee9
 8004f7c:	08004fc5 	.word	0x08004fc5
 8004f80:	08005001 	.word	0x08005001
 8004f84:	08005001 	.word	0x08005001
 8004f88:	08005001 	.word	0x08005001
 8004f8c:	08005001 	.word	0x08005001
 8004f90:	08005001 	.word	0x08005001
 8004f94:	08005001 	.word	0x08005001
 8004f98:	08005001 	.word	0x08005001
 8004f9c:	08005001 	.word	0x08005001
 8004fa0:	08005001 	.word	0x08005001
 8004fa4:	2b6e      	cmp	r3, #110	; 0x6e
 8004fa6:	d809      	bhi.n	8004fbc <_scanf_float+0x134>
 8004fa8:	2b60      	cmp	r3, #96	; 0x60
 8004faa:	d8b2      	bhi.n	8004f12 <_scanf_float+0x8a>
 8004fac:	2b54      	cmp	r3, #84	; 0x54
 8004fae:	d077      	beq.n	80050a0 <_scanf_float+0x218>
 8004fb0:	2b59      	cmp	r3, #89	; 0x59
 8004fb2:	d199      	bne.n	8004ee8 <_scanf_float+0x60>
 8004fb4:	2d07      	cmp	r5, #7
 8004fb6:	d197      	bne.n	8004ee8 <_scanf_float+0x60>
 8004fb8:	2508      	movs	r5, #8
 8004fba:	e029      	b.n	8005010 <_scanf_float+0x188>
 8004fbc:	2b74      	cmp	r3, #116	; 0x74
 8004fbe:	d06f      	beq.n	80050a0 <_scanf_float+0x218>
 8004fc0:	2b79      	cmp	r3, #121	; 0x79
 8004fc2:	e7f6      	b.n	8004fb2 <_scanf_float+0x12a>
 8004fc4:	6821      	ldr	r1, [r4, #0]
 8004fc6:	05c8      	lsls	r0, r1, #23
 8004fc8:	d51a      	bpl.n	8005000 <_scanf_float+0x178>
 8004fca:	9b02      	ldr	r3, [sp, #8]
 8004fcc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004fd0:	6021      	str	r1, [r4, #0]
 8004fd2:	f109 0901 	add.w	r9, r9, #1
 8004fd6:	b11b      	cbz	r3, 8004fe0 <_scanf_float+0x158>
 8004fd8:	3b01      	subs	r3, #1
 8004fda:	3201      	adds	r2, #1
 8004fdc:	9302      	str	r3, [sp, #8]
 8004fde:	60a2      	str	r2, [r4, #8]
 8004fe0:	68a3      	ldr	r3, [r4, #8]
 8004fe2:	3b01      	subs	r3, #1
 8004fe4:	60a3      	str	r3, [r4, #8]
 8004fe6:	6923      	ldr	r3, [r4, #16]
 8004fe8:	3301      	adds	r3, #1
 8004fea:	6123      	str	r3, [r4, #16]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	3b01      	subs	r3, #1
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	607b      	str	r3, [r7, #4]
 8004ff4:	f340 8084 	ble.w	8005100 <_scanf_float+0x278>
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	3301      	adds	r3, #1
 8004ffc:	603b      	str	r3, [r7, #0]
 8004ffe:	e766      	b.n	8004ece <_scanf_float+0x46>
 8005000:	eb1a 0f05 	cmn.w	sl, r5
 8005004:	f47f af70 	bne.w	8004ee8 <_scanf_float+0x60>
 8005008:	6822      	ldr	r2, [r4, #0]
 800500a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800500e:	6022      	str	r2, [r4, #0]
 8005010:	f806 3b01 	strb.w	r3, [r6], #1
 8005014:	e7e4      	b.n	8004fe0 <_scanf_float+0x158>
 8005016:	6822      	ldr	r2, [r4, #0]
 8005018:	0610      	lsls	r0, r2, #24
 800501a:	f57f af65 	bpl.w	8004ee8 <_scanf_float+0x60>
 800501e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005022:	e7f4      	b.n	800500e <_scanf_float+0x186>
 8005024:	f1ba 0f00 	cmp.w	sl, #0
 8005028:	d10e      	bne.n	8005048 <_scanf_float+0x1c0>
 800502a:	f1b9 0f00 	cmp.w	r9, #0
 800502e:	d10e      	bne.n	800504e <_scanf_float+0x1c6>
 8005030:	6822      	ldr	r2, [r4, #0]
 8005032:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005036:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800503a:	d108      	bne.n	800504e <_scanf_float+0x1c6>
 800503c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005040:	6022      	str	r2, [r4, #0]
 8005042:	f04f 0a01 	mov.w	sl, #1
 8005046:	e7e3      	b.n	8005010 <_scanf_float+0x188>
 8005048:	f1ba 0f02 	cmp.w	sl, #2
 800504c:	d055      	beq.n	80050fa <_scanf_float+0x272>
 800504e:	2d01      	cmp	r5, #1
 8005050:	d002      	beq.n	8005058 <_scanf_float+0x1d0>
 8005052:	2d04      	cmp	r5, #4
 8005054:	f47f af48 	bne.w	8004ee8 <_scanf_float+0x60>
 8005058:	3501      	adds	r5, #1
 800505a:	b2ed      	uxtb	r5, r5
 800505c:	e7d8      	b.n	8005010 <_scanf_float+0x188>
 800505e:	f1ba 0f01 	cmp.w	sl, #1
 8005062:	f47f af41 	bne.w	8004ee8 <_scanf_float+0x60>
 8005066:	f04f 0a02 	mov.w	sl, #2
 800506a:	e7d1      	b.n	8005010 <_scanf_float+0x188>
 800506c:	b97d      	cbnz	r5, 800508e <_scanf_float+0x206>
 800506e:	f1b9 0f00 	cmp.w	r9, #0
 8005072:	f47f af3c 	bne.w	8004eee <_scanf_float+0x66>
 8005076:	6822      	ldr	r2, [r4, #0]
 8005078:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800507c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005080:	f47f af39 	bne.w	8004ef6 <_scanf_float+0x6e>
 8005084:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005088:	6022      	str	r2, [r4, #0]
 800508a:	2501      	movs	r5, #1
 800508c:	e7c0      	b.n	8005010 <_scanf_float+0x188>
 800508e:	2d03      	cmp	r5, #3
 8005090:	d0e2      	beq.n	8005058 <_scanf_float+0x1d0>
 8005092:	2d05      	cmp	r5, #5
 8005094:	e7de      	b.n	8005054 <_scanf_float+0x1cc>
 8005096:	2d02      	cmp	r5, #2
 8005098:	f47f af26 	bne.w	8004ee8 <_scanf_float+0x60>
 800509c:	2503      	movs	r5, #3
 800509e:	e7b7      	b.n	8005010 <_scanf_float+0x188>
 80050a0:	2d06      	cmp	r5, #6
 80050a2:	f47f af21 	bne.w	8004ee8 <_scanf_float+0x60>
 80050a6:	2507      	movs	r5, #7
 80050a8:	e7b2      	b.n	8005010 <_scanf_float+0x188>
 80050aa:	6822      	ldr	r2, [r4, #0]
 80050ac:	0591      	lsls	r1, r2, #22
 80050ae:	f57f af1b 	bpl.w	8004ee8 <_scanf_float+0x60>
 80050b2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80050b6:	6022      	str	r2, [r4, #0]
 80050b8:	f8cd 9004 	str.w	r9, [sp, #4]
 80050bc:	e7a8      	b.n	8005010 <_scanf_float+0x188>
 80050be:	6822      	ldr	r2, [r4, #0]
 80050c0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80050c4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80050c8:	d006      	beq.n	80050d8 <_scanf_float+0x250>
 80050ca:	0550      	lsls	r0, r2, #21
 80050cc:	f57f af0c 	bpl.w	8004ee8 <_scanf_float+0x60>
 80050d0:	f1b9 0f00 	cmp.w	r9, #0
 80050d4:	f43f af0f 	beq.w	8004ef6 <_scanf_float+0x6e>
 80050d8:	0591      	lsls	r1, r2, #22
 80050da:	bf58      	it	pl
 80050dc:	9901      	ldrpl	r1, [sp, #4]
 80050de:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80050e2:	bf58      	it	pl
 80050e4:	eba9 0101 	subpl.w	r1, r9, r1
 80050e8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80050ec:	bf58      	it	pl
 80050ee:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80050f2:	6022      	str	r2, [r4, #0]
 80050f4:	f04f 0900 	mov.w	r9, #0
 80050f8:	e78a      	b.n	8005010 <_scanf_float+0x188>
 80050fa:	f04f 0a03 	mov.w	sl, #3
 80050fe:	e787      	b.n	8005010 <_scanf_float+0x188>
 8005100:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005104:	4639      	mov	r1, r7
 8005106:	4640      	mov	r0, r8
 8005108:	4798      	blx	r3
 800510a:	2800      	cmp	r0, #0
 800510c:	f43f aedf 	beq.w	8004ece <_scanf_float+0x46>
 8005110:	e6ea      	b.n	8004ee8 <_scanf_float+0x60>
 8005112:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005116:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800511a:	463a      	mov	r2, r7
 800511c:	4640      	mov	r0, r8
 800511e:	4798      	blx	r3
 8005120:	6923      	ldr	r3, [r4, #16]
 8005122:	3b01      	subs	r3, #1
 8005124:	6123      	str	r3, [r4, #16]
 8005126:	e6ec      	b.n	8004f02 <_scanf_float+0x7a>
 8005128:	1e6b      	subs	r3, r5, #1
 800512a:	2b06      	cmp	r3, #6
 800512c:	d825      	bhi.n	800517a <_scanf_float+0x2f2>
 800512e:	2d02      	cmp	r5, #2
 8005130:	d836      	bhi.n	80051a0 <_scanf_float+0x318>
 8005132:	455e      	cmp	r6, fp
 8005134:	f67f aee8 	bls.w	8004f08 <_scanf_float+0x80>
 8005138:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800513c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005140:	463a      	mov	r2, r7
 8005142:	4640      	mov	r0, r8
 8005144:	4798      	blx	r3
 8005146:	6923      	ldr	r3, [r4, #16]
 8005148:	3b01      	subs	r3, #1
 800514a:	6123      	str	r3, [r4, #16]
 800514c:	e7f1      	b.n	8005132 <_scanf_float+0x2aa>
 800514e:	9802      	ldr	r0, [sp, #8]
 8005150:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005154:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005158:	9002      	str	r0, [sp, #8]
 800515a:	463a      	mov	r2, r7
 800515c:	4640      	mov	r0, r8
 800515e:	4798      	blx	r3
 8005160:	6923      	ldr	r3, [r4, #16]
 8005162:	3b01      	subs	r3, #1
 8005164:	6123      	str	r3, [r4, #16]
 8005166:	f10a 3aff 	add.w	sl, sl, #4294967295
 800516a:	fa5f fa8a 	uxtb.w	sl, sl
 800516e:	f1ba 0f02 	cmp.w	sl, #2
 8005172:	d1ec      	bne.n	800514e <_scanf_float+0x2c6>
 8005174:	3d03      	subs	r5, #3
 8005176:	b2ed      	uxtb	r5, r5
 8005178:	1b76      	subs	r6, r6, r5
 800517a:	6823      	ldr	r3, [r4, #0]
 800517c:	05da      	lsls	r2, r3, #23
 800517e:	d52f      	bpl.n	80051e0 <_scanf_float+0x358>
 8005180:	055b      	lsls	r3, r3, #21
 8005182:	d510      	bpl.n	80051a6 <_scanf_float+0x31e>
 8005184:	455e      	cmp	r6, fp
 8005186:	f67f aebf 	bls.w	8004f08 <_scanf_float+0x80>
 800518a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800518e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005192:	463a      	mov	r2, r7
 8005194:	4640      	mov	r0, r8
 8005196:	4798      	blx	r3
 8005198:	6923      	ldr	r3, [r4, #16]
 800519a:	3b01      	subs	r3, #1
 800519c:	6123      	str	r3, [r4, #16]
 800519e:	e7f1      	b.n	8005184 <_scanf_float+0x2fc>
 80051a0:	46aa      	mov	sl, r5
 80051a2:	9602      	str	r6, [sp, #8]
 80051a4:	e7df      	b.n	8005166 <_scanf_float+0x2de>
 80051a6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80051aa:	6923      	ldr	r3, [r4, #16]
 80051ac:	2965      	cmp	r1, #101	; 0x65
 80051ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80051b2:	f106 35ff 	add.w	r5, r6, #4294967295
 80051b6:	6123      	str	r3, [r4, #16]
 80051b8:	d00c      	beq.n	80051d4 <_scanf_float+0x34c>
 80051ba:	2945      	cmp	r1, #69	; 0x45
 80051bc:	d00a      	beq.n	80051d4 <_scanf_float+0x34c>
 80051be:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80051c2:	463a      	mov	r2, r7
 80051c4:	4640      	mov	r0, r8
 80051c6:	4798      	blx	r3
 80051c8:	6923      	ldr	r3, [r4, #16]
 80051ca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80051ce:	3b01      	subs	r3, #1
 80051d0:	1eb5      	subs	r5, r6, #2
 80051d2:	6123      	str	r3, [r4, #16]
 80051d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80051d8:	463a      	mov	r2, r7
 80051da:	4640      	mov	r0, r8
 80051dc:	4798      	blx	r3
 80051de:	462e      	mov	r6, r5
 80051e0:	6825      	ldr	r5, [r4, #0]
 80051e2:	f015 0510 	ands.w	r5, r5, #16
 80051e6:	d159      	bne.n	800529c <_scanf_float+0x414>
 80051e8:	7035      	strb	r5, [r6, #0]
 80051ea:	6823      	ldr	r3, [r4, #0]
 80051ec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80051f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051f4:	d11b      	bne.n	800522e <_scanf_float+0x3a6>
 80051f6:	9b01      	ldr	r3, [sp, #4]
 80051f8:	454b      	cmp	r3, r9
 80051fa:	eba3 0209 	sub.w	r2, r3, r9
 80051fe:	d123      	bne.n	8005248 <_scanf_float+0x3c0>
 8005200:	2200      	movs	r2, #0
 8005202:	4659      	mov	r1, fp
 8005204:	4640      	mov	r0, r8
 8005206:	f000 feb1 	bl	8005f6c <_strtod_r>
 800520a:	6822      	ldr	r2, [r4, #0]
 800520c:	9b03      	ldr	r3, [sp, #12]
 800520e:	f012 0f02 	tst.w	r2, #2
 8005212:	ec57 6b10 	vmov	r6, r7, d0
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	d021      	beq.n	800525e <_scanf_float+0x3d6>
 800521a:	9903      	ldr	r1, [sp, #12]
 800521c:	1d1a      	adds	r2, r3, #4
 800521e:	600a      	str	r2, [r1, #0]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	e9c3 6700 	strd	r6, r7, [r3]
 8005226:	68e3      	ldr	r3, [r4, #12]
 8005228:	3301      	adds	r3, #1
 800522a:	60e3      	str	r3, [r4, #12]
 800522c:	e66d      	b.n	8004f0a <_scanf_float+0x82>
 800522e:	9b04      	ldr	r3, [sp, #16]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d0e5      	beq.n	8005200 <_scanf_float+0x378>
 8005234:	9905      	ldr	r1, [sp, #20]
 8005236:	230a      	movs	r3, #10
 8005238:	462a      	mov	r2, r5
 800523a:	3101      	adds	r1, #1
 800523c:	4640      	mov	r0, r8
 800523e:	f000 ff1d 	bl	800607c <_strtol_r>
 8005242:	9b04      	ldr	r3, [sp, #16]
 8005244:	9e05      	ldr	r6, [sp, #20]
 8005246:	1ac2      	subs	r2, r0, r3
 8005248:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800524c:	429e      	cmp	r6, r3
 800524e:	bf28      	it	cs
 8005250:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005254:	4912      	ldr	r1, [pc, #72]	; (80052a0 <_scanf_float+0x418>)
 8005256:	4630      	mov	r0, r6
 8005258:	f000 f844 	bl	80052e4 <siprintf>
 800525c:	e7d0      	b.n	8005200 <_scanf_float+0x378>
 800525e:	9903      	ldr	r1, [sp, #12]
 8005260:	f012 0f04 	tst.w	r2, #4
 8005264:	f103 0204 	add.w	r2, r3, #4
 8005268:	600a      	str	r2, [r1, #0]
 800526a:	d1d9      	bne.n	8005220 <_scanf_float+0x398>
 800526c:	f8d3 8000 	ldr.w	r8, [r3]
 8005270:	ee10 2a10 	vmov	r2, s0
 8005274:	ee10 0a10 	vmov	r0, s0
 8005278:	463b      	mov	r3, r7
 800527a:	4639      	mov	r1, r7
 800527c:	f7fb fc66 	bl	8000b4c <__aeabi_dcmpun>
 8005280:	b128      	cbz	r0, 800528e <_scanf_float+0x406>
 8005282:	4808      	ldr	r0, [pc, #32]	; (80052a4 <_scanf_float+0x41c>)
 8005284:	f000 f828 	bl	80052d8 <nanf>
 8005288:	ed88 0a00 	vstr	s0, [r8]
 800528c:	e7cb      	b.n	8005226 <_scanf_float+0x39e>
 800528e:	4630      	mov	r0, r6
 8005290:	4639      	mov	r1, r7
 8005292:	f7fb fcb9 	bl	8000c08 <__aeabi_d2f>
 8005296:	f8c8 0000 	str.w	r0, [r8]
 800529a:	e7c4      	b.n	8005226 <_scanf_float+0x39e>
 800529c:	2500      	movs	r5, #0
 800529e:	e634      	b.n	8004f0a <_scanf_float+0x82>
 80052a0:	08008f68 	.word	0x08008f68
 80052a4:	080093d8 	.word	0x080093d8

080052a8 <iprintf>:
 80052a8:	b40f      	push	{r0, r1, r2, r3}
 80052aa:	4b0a      	ldr	r3, [pc, #40]	; (80052d4 <iprintf+0x2c>)
 80052ac:	b513      	push	{r0, r1, r4, lr}
 80052ae:	681c      	ldr	r4, [r3, #0]
 80052b0:	b124      	cbz	r4, 80052bc <iprintf+0x14>
 80052b2:	69a3      	ldr	r3, [r4, #24]
 80052b4:	b913      	cbnz	r3, 80052bc <iprintf+0x14>
 80052b6:	4620      	mov	r0, r4
 80052b8:	f001 fdb4 	bl	8006e24 <__sinit>
 80052bc:	ab05      	add	r3, sp, #20
 80052be:	9a04      	ldr	r2, [sp, #16]
 80052c0:	68a1      	ldr	r1, [r4, #8]
 80052c2:	9301      	str	r3, [sp, #4]
 80052c4:	4620      	mov	r0, r4
 80052c6:	f003 f927 	bl	8008518 <_vfiprintf_r>
 80052ca:	b002      	add	sp, #8
 80052cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052d0:	b004      	add	sp, #16
 80052d2:	4770      	bx	lr
 80052d4:	2000000c 	.word	0x2000000c

080052d8 <nanf>:
 80052d8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80052e0 <nanf+0x8>
 80052dc:	4770      	bx	lr
 80052de:	bf00      	nop
 80052e0:	7fc00000 	.word	0x7fc00000

080052e4 <siprintf>:
 80052e4:	b40e      	push	{r1, r2, r3}
 80052e6:	b500      	push	{lr}
 80052e8:	b09c      	sub	sp, #112	; 0x70
 80052ea:	ab1d      	add	r3, sp, #116	; 0x74
 80052ec:	9002      	str	r0, [sp, #8]
 80052ee:	9006      	str	r0, [sp, #24]
 80052f0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80052f4:	4809      	ldr	r0, [pc, #36]	; (800531c <siprintf+0x38>)
 80052f6:	9107      	str	r1, [sp, #28]
 80052f8:	9104      	str	r1, [sp, #16]
 80052fa:	4909      	ldr	r1, [pc, #36]	; (8005320 <siprintf+0x3c>)
 80052fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8005300:	9105      	str	r1, [sp, #20]
 8005302:	6800      	ldr	r0, [r0, #0]
 8005304:	9301      	str	r3, [sp, #4]
 8005306:	a902      	add	r1, sp, #8
 8005308:	f002 ffdc 	bl	80082c4 <_svfiprintf_r>
 800530c:	9b02      	ldr	r3, [sp, #8]
 800530e:	2200      	movs	r2, #0
 8005310:	701a      	strb	r2, [r3, #0]
 8005312:	b01c      	add	sp, #112	; 0x70
 8005314:	f85d eb04 	ldr.w	lr, [sp], #4
 8005318:	b003      	add	sp, #12
 800531a:	4770      	bx	lr
 800531c:	2000000c 	.word	0x2000000c
 8005320:	ffff0208 	.word	0xffff0208

08005324 <sulp>:
 8005324:	b570      	push	{r4, r5, r6, lr}
 8005326:	4604      	mov	r4, r0
 8005328:	460d      	mov	r5, r1
 800532a:	ec45 4b10 	vmov	d0, r4, r5
 800532e:	4616      	mov	r6, r2
 8005330:	f002 fd26 	bl	8007d80 <__ulp>
 8005334:	ec51 0b10 	vmov	r0, r1, d0
 8005338:	b17e      	cbz	r6, 800535a <sulp+0x36>
 800533a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800533e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005342:	2b00      	cmp	r3, #0
 8005344:	dd09      	ble.n	800535a <sulp+0x36>
 8005346:	051b      	lsls	r3, r3, #20
 8005348:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800534c:	2400      	movs	r4, #0
 800534e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005352:	4622      	mov	r2, r4
 8005354:	462b      	mov	r3, r5
 8005356:	f7fb f95f 	bl	8000618 <__aeabi_dmul>
 800535a:	bd70      	pop	{r4, r5, r6, pc}
 800535c:	0000      	movs	r0, r0
	...

08005360 <_strtod_l>:
 8005360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005364:	ed2d 8b02 	vpush	{d8}
 8005368:	b09d      	sub	sp, #116	; 0x74
 800536a:	461f      	mov	r7, r3
 800536c:	2300      	movs	r3, #0
 800536e:	9318      	str	r3, [sp, #96]	; 0x60
 8005370:	4ba2      	ldr	r3, [pc, #648]	; (80055fc <_strtod_l+0x29c>)
 8005372:	9213      	str	r2, [sp, #76]	; 0x4c
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	9305      	str	r3, [sp, #20]
 8005378:	4604      	mov	r4, r0
 800537a:	4618      	mov	r0, r3
 800537c:	4688      	mov	r8, r1
 800537e:	f7fa ff37 	bl	80001f0 <strlen>
 8005382:	f04f 0a00 	mov.w	sl, #0
 8005386:	4605      	mov	r5, r0
 8005388:	f04f 0b00 	mov.w	fp, #0
 800538c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005390:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005392:	781a      	ldrb	r2, [r3, #0]
 8005394:	2a2b      	cmp	r2, #43	; 0x2b
 8005396:	d04e      	beq.n	8005436 <_strtod_l+0xd6>
 8005398:	d83b      	bhi.n	8005412 <_strtod_l+0xb2>
 800539a:	2a0d      	cmp	r2, #13
 800539c:	d834      	bhi.n	8005408 <_strtod_l+0xa8>
 800539e:	2a08      	cmp	r2, #8
 80053a0:	d834      	bhi.n	800540c <_strtod_l+0xac>
 80053a2:	2a00      	cmp	r2, #0
 80053a4:	d03e      	beq.n	8005424 <_strtod_l+0xc4>
 80053a6:	2300      	movs	r3, #0
 80053a8:	930a      	str	r3, [sp, #40]	; 0x28
 80053aa:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80053ac:	7833      	ldrb	r3, [r6, #0]
 80053ae:	2b30      	cmp	r3, #48	; 0x30
 80053b0:	f040 80b0 	bne.w	8005514 <_strtod_l+0x1b4>
 80053b4:	7873      	ldrb	r3, [r6, #1]
 80053b6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80053ba:	2b58      	cmp	r3, #88	; 0x58
 80053bc:	d168      	bne.n	8005490 <_strtod_l+0x130>
 80053be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053c0:	9301      	str	r3, [sp, #4]
 80053c2:	ab18      	add	r3, sp, #96	; 0x60
 80053c4:	9702      	str	r7, [sp, #8]
 80053c6:	9300      	str	r3, [sp, #0]
 80053c8:	4a8d      	ldr	r2, [pc, #564]	; (8005600 <_strtod_l+0x2a0>)
 80053ca:	ab19      	add	r3, sp, #100	; 0x64
 80053cc:	a917      	add	r1, sp, #92	; 0x5c
 80053ce:	4620      	mov	r0, r4
 80053d0:	f001 fe2c 	bl	800702c <__gethex>
 80053d4:	f010 0707 	ands.w	r7, r0, #7
 80053d8:	4605      	mov	r5, r0
 80053da:	d005      	beq.n	80053e8 <_strtod_l+0x88>
 80053dc:	2f06      	cmp	r7, #6
 80053de:	d12c      	bne.n	800543a <_strtod_l+0xda>
 80053e0:	3601      	adds	r6, #1
 80053e2:	2300      	movs	r3, #0
 80053e4:	9617      	str	r6, [sp, #92]	; 0x5c
 80053e6:	930a      	str	r3, [sp, #40]	; 0x28
 80053e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	f040 8590 	bne.w	8005f10 <_strtod_l+0xbb0>
 80053f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053f2:	b1eb      	cbz	r3, 8005430 <_strtod_l+0xd0>
 80053f4:	4652      	mov	r2, sl
 80053f6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80053fa:	ec43 2b10 	vmov	d0, r2, r3
 80053fe:	b01d      	add	sp, #116	; 0x74
 8005400:	ecbd 8b02 	vpop	{d8}
 8005404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005408:	2a20      	cmp	r2, #32
 800540a:	d1cc      	bne.n	80053a6 <_strtod_l+0x46>
 800540c:	3301      	adds	r3, #1
 800540e:	9317      	str	r3, [sp, #92]	; 0x5c
 8005410:	e7be      	b.n	8005390 <_strtod_l+0x30>
 8005412:	2a2d      	cmp	r2, #45	; 0x2d
 8005414:	d1c7      	bne.n	80053a6 <_strtod_l+0x46>
 8005416:	2201      	movs	r2, #1
 8005418:	920a      	str	r2, [sp, #40]	; 0x28
 800541a:	1c5a      	adds	r2, r3, #1
 800541c:	9217      	str	r2, [sp, #92]	; 0x5c
 800541e:	785b      	ldrb	r3, [r3, #1]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d1c2      	bne.n	80053aa <_strtod_l+0x4a>
 8005424:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005426:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800542a:	2b00      	cmp	r3, #0
 800542c:	f040 856e 	bne.w	8005f0c <_strtod_l+0xbac>
 8005430:	4652      	mov	r2, sl
 8005432:	465b      	mov	r3, fp
 8005434:	e7e1      	b.n	80053fa <_strtod_l+0x9a>
 8005436:	2200      	movs	r2, #0
 8005438:	e7ee      	b.n	8005418 <_strtod_l+0xb8>
 800543a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800543c:	b13a      	cbz	r2, 800544e <_strtod_l+0xee>
 800543e:	2135      	movs	r1, #53	; 0x35
 8005440:	a81a      	add	r0, sp, #104	; 0x68
 8005442:	f002 fda8 	bl	8007f96 <__copybits>
 8005446:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005448:	4620      	mov	r0, r4
 800544a:	f002 f967 	bl	800771c <_Bfree>
 800544e:	3f01      	subs	r7, #1
 8005450:	2f04      	cmp	r7, #4
 8005452:	d806      	bhi.n	8005462 <_strtod_l+0x102>
 8005454:	e8df f007 	tbb	[pc, r7]
 8005458:	1714030a 	.word	0x1714030a
 800545c:	0a          	.byte	0x0a
 800545d:	00          	.byte	0x00
 800545e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8005462:	0728      	lsls	r0, r5, #28
 8005464:	d5c0      	bpl.n	80053e8 <_strtod_l+0x88>
 8005466:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800546a:	e7bd      	b.n	80053e8 <_strtod_l+0x88>
 800546c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8005470:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005472:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005476:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800547a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800547e:	e7f0      	b.n	8005462 <_strtod_l+0x102>
 8005480:	f8df b180 	ldr.w	fp, [pc, #384]	; 8005604 <_strtod_l+0x2a4>
 8005484:	e7ed      	b.n	8005462 <_strtod_l+0x102>
 8005486:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800548a:	f04f 3aff 	mov.w	sl, #4294967295
 800548e:	e7e8      	b.n	8005462 <_strtod_l+0x102>
 8005490:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005492:	1c5a      	adds	r2, r3, #1
 8005494:	9217      	str	r2, [sp, #92]	; 0x5c
 8005496:	785b      	ldrb	r3, [r3, #1]
 8005498:	2b30      	cmp	r3, #48	; 0x30
 800549a:	d0f9      	beq.n	8005490 <_strtod_l+0x130>
 800549c:	2b00      	cmp	r3, #0
 800549e:	d0a3      	beq.n	80053e8 <_strtod_l+0x88>
 80054a0:	2301      	movs	r3, #1
 80054a2:	f04f 0900 	mov.w	r9, #0
 80054a6:	9304      	str	r3, [sp, #16]
 80054a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80054aa:	9308      	str	r3, [sp, #32]
 80054ac:	f8cd 901c 	str.w	r9, [sp, #28]
 80054b0:	464f      	mov	r7, r9
 80054b2:	220a      	movs	r2, #10
 80054b4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80054b6:	7806      	ldrb	r6, [r0, #0]
 80054b8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80054bc:	b2d9      	uxtb	r1, r3
 80054be:	2909      	cmp	r1, #9
 80054c0:	d92a      	bls.n	8005518 <_strtod_l+0x1b8>
 80054c2:	9905      	ldr	r1, [sp, #20]
 80054c4:	462a      	mov	r2, r5
 80054c6:	f003 f9b2 	bl	800882e <strncmp>
 80054ca:	b398      	cbz	r0, 8005534 <_strtod_l+0x1d4>
 80054cc:	2000      	movs	r0, #0
 80054ce:	4632      	mov	r2, r6
 80054d0:	463d      	mov	r5, r7
 80054d2:	9005      	str	r0, [sp, #20]
 80054d4:	4603      	mov	r3, r0
 80054d6:	2a65      	cmp	r2, #101	; 0x65
 80054d8:	d001      	beq.n	80054de <_strtod_l+0x17e>
 80054da:	2a45      	cmp	r2, #69	; 0x45
 80054dc:	d118      	bne.n	8005510 <_strtod_l+0x1b0>
 80054de:	b91d      	cbnz	r5, 80054e8 <_strtod_l+0x188>
 80054e0:	9a04      	ldr	r2, [sp, #16]
 80054e2:	4302      	orrs	r2, r0
 80054e4:	d09e      	beq.n	8005424 <_strtod_l+0xc4>
 80054e6:	2500      	movs	r5, #0
 80054e8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80054ec:	f108 0201 	add.w	r2, r8, #1
 80054f0:	9217      	str	r2, [sp, #92]	; 0x5c
 80054f2:	f898 2001 	ldrb.w	r2, [r8, #1]
 80054f6:	2a2b      	cmp	r2, #43	; 0x2b
 80054f8:	d075      	beq.n	80055e6 <_strtod_l+0x286>
 80054fa:	2a2d      	cmp	r2, #45	; 0x2d
 80054fc:	d07b      	beq.n	80055f6 <_strtod_l+0x296>
 80054fe:	f04f 0c00 	mov.w	ip, #0
 8005502:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005506:	2909      	cmp	r1, #9
 8005508:	f240 8082 	bls.w	8005610 <_strtod_l+0x2b0>
 800550c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005510:	2600      	movs	r6, #0
 8005512:	e09d      	b.n	8005650 <_strtod_l+0x2f0>
 8005514:	2300      	movs	r3, #0
 8005516:	e7c4      	b.n	80054a2 <_strtod_l+0x142>
 8005518:	2f08      	cmp	r7, #8
 800551a:	bfd8      	it	le
 800551c:	9907      	ldrle	r1, [sp, #28]
 800551e:	f100 0001 	add.w	r0, r0, #1
 8005522:	bfda      	itte	le
 8005524:	fb02 3301 	mlale	r3, r2, r1, r3
 8005528:	9307      	strle	r3, [sp, #28]
 800552a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800552e:	3701      	adds	r7, #1
 8005530:	9017      	str	r0, [sp, #92]	; 0x5c
 8005532:	e7bf      	b.n	80054b4 <_strtod_l+0x154>
 8005534:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005536:	195a      	adds	r2, r3, r5
 8005538:	9217      	str	r2, [sp, #92]	; 0x5c
 800553a:	5d5a      	ldrb	r2, [r3, r5]
 800553c:	2f00      	cmp	r7, #0
 800553e:	d037      	beq.n	80055b0 <_strtod_l+0x250>
 8005540:	9005      	str	r0, [sp, #20]
 8005542:	463d      	mov	r5, r7
 8005544:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8005548:	2b09      	cmp	r3, #9
 800554a:	d912      	bls.n	8005572 <_strtod_l+0x212>
 800554c:	2301      	movs	r3, #1
 800554e:	e7c2      	b.n	80054d6 <_strtod_l+0x176>
 8005550:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005552:	1c5a      	adds	r2, r3, #1
 8005554:	9217      	str	r2, [sp, #92]	; 0x5c
 8005556:	785a      	ldrb	r2, [r3, #1]
 8005558:	3001      	adds	r0, #1
 800555a:	2a30      	cmp	r2, #48	; 0x30
 800555c:	d0f8      	beq.n	8005550 <_strtod_l+0x1f0>
 800555e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8005562:	2b08      	cmp	r3, #8
 8005564:	f200 84d9 	bhi.w	8005f1a <_strtod_l+0xbba>
 8005568:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800556a:	9005      	str	r0, [sp, #20]
 800556c:	2000      	movs	r0, #0
 800556e:	9308      	str	r3, [sp, #32]
 8005570:	4605      	mov	r5, r0
 8005572:	3a30      	subs	r2, #48	; 0x30
 8005574:	f100 0301 	add.w	r3, r0, #1
 8005578:	d014      	beq.n	80055a4 <_strtod_l+0x244>
 800557a:	9905      	ldr	r1, [sp, #20]
 800557c:	4419      	add	r1, r3
 800557e:	9105      	str	r1, [sp, #20]
 8005580:	462b      	mov	r3, r5
 8005582:	eb00 0e05 	add.w	lr, r0, r5
 8005586:	210a      	movs	r1, #10
 8005588:	4573      	cmp	r3, lr
 800558a:	d113      	bne.n	80055b4 <_strtod_l+0x254>
 800558c:	182b      	adds	r3, r5, r0
 800558e:	2b08      	cmp	r3, #8
 8005590:	f105 0501 	add.w	r5, r5, #1
 8005594:	4405      	add	r5, r0
 8005596:	dc1c      	bgt.n	80055d2 <_strtod_l+0x272>
 8005598:	9907      	ldr	r1, [sp, #28]
 800559a:	230a      	movs	r3, #10
 800559c:	fb03 2301 	mla	r3, r3, r1, r2
 80055a0:	9307      	str	r3, [sp, #28]
 80055a2:	2300      	movs	r3, #0
 80055a4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80055a6:	1c51      	adds	r1, r2, #1
 80055a8:	9117      	str	r1, [sp, #92]	; 0x5c
 80055aa:	7852      	ldrb	r2, [r2, #1]
 80055ac:	4618      	mov	r0, r3
 80055ae:	e7c9      	b.n	8005544 <_strtod_l+0x1e4>
 80055b0:	4638      	mov	r0, r7
 80055b2:	e7d2      	b.n	800555a <_strtod_l+0x1fa>
 80055b4:	2b08      	cmp	r3, #8
 80055b6:	dc04      	bgt.n	80055c2 <_strtod_l+0x262>
 80055b8:	9e07      	ldr	r6, [sp, #28]
 80055ba:	434e      	muls	r6, r1
 80055bc:	9607      	str	r6, [sp, #28]
 80055be:	3301      	adds	r3, #1
 80055c0:	e7e2      	b.n	8005588 <_strtod_l+0x228>
 80055c2:	f103 0c01 	add.w	ip, r3, #1
 80055c6:	f1bc 0f10 	cmp.w	ip, #16
 80055ca:	bfd8      	it	le
 80055cc:	fb01 f909 	mulle.w	r9, r1, r9
 80055d0:	e7f5      	b.n	80055be <_strtod_l+0x25e>
 80055d2:	2d10      	cmp	r5, #16
 80055d4:	bfdc      	itt	le
 80055d6:	230a      	movle	r3, #10
 80055d8:	fb03 2909 	mlale	r9, r3, r9, r2
 80055dc:	e7e1      	b.n	80055a2 <_strtod_l+0x242>
 80055de:	2300      	movs	r3, #0
 80055e0:	9305      	str	r3, [sp, #20]
 80055e2:	2301      	movs	r3, #1
 80055e4:	e77c      	b.n	80054e0 <_strtod_l+0x180>
 80055e6:	f04f 0c00 	mov.w	ip, #0
 80055ea:	f108 0202 	add.w	r2, r8, #2
 80055ee:	9217      	str	r2, [sp, #92]	; 0x5c
 80055f0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80055f4:	e785      	b.n	8005502 <_strtod_l+0x1a2>
 80055f6:	f04f 0c01 	mov.w	ip, #1
 80055fa:	e7f6      	b.n	80055ea <_strtod_l+0x28a>
 80055fc:	0800921c 	.word	0x0800921c
 8005600:	08008f70 	.word	0x08008f70
 8005604:	7ff00000 	.word	0x7ff00000
 8005608:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800560a:	1c51      	adds	r1, r2, #1
 800560c:	9117      	str	r1, [sp, #92]	; 0x5c
 800560e:	7852      	ldrb	r2, [r2, #1]
 8005610:	2a30      	cmp	r2, #48	; 0x30
 8005612:	d0f9      	beq.n	8005608 <_strtod_l+0x2a8>
 8005614:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8005618:	2908      	cmp	r1, #8
 800561a:	f63f af79 	bhi.w	8005510 <_strtod_l+0x1b0>
 800561e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8005622:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005624:	9206      	str	r2, [sp, #24]
 8005626:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005628:	1c51      	adds	r1, r2, #1
 800562a:	9117      	str	r1, [sp, #92]	; 0x5c
 800562c:	7852      	ldrb	r2, [r2, #1]
 800562e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8005632:	2e09      	cmp	r6, #9
 8005634:	d937      	bls.n	80056a6 <_strtod_l+0x346>
 8005636:	9e06      	ldr	r6, [sp, #24]
 8005638:	1b89      	subs	r1, r1, r6
 800563a:	2908      	cmp	r1, #8
 800563c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8005640:	dc02      	bgt.n	8005648 <_strtod_l+0x2e8>
 8005642:	4576      	cmp	r6, lr
 8005644:	bfa8      	it	ge
 8005646:	4676      	movge	r6, lr
 8005648:	f1bc 0f00 	cmp.w	ip, #0
 800564c:	d000      	beq.n	8005650 <_strtod_l+0x2f0>
 800564e:	4276      	negs	r6, r6
 8005650:	2d00      	cmp	r5, #0
 8005652:	d14d      	bne.n	80056f0 <_strtod_l+0x390>
 8005654:	9904      	ldr	r1, [sp, #16]
 8005656:	4301      	orrs	r1, r0
 8005658:	f47f aec6 	bne.w	80053e8 <_strtod_l+0x88>
 800565c:	2b00      	cmp	r3, #0
 800565e:	f47f aee1 	bne.w	8005424 <_strtod_l+0xc4>
 8005662:	2a69      	cmp	r2, #105	; 0x69
 8005664:	d027      	beq.n	80056b6 <_strtod_l+0x356>
 8005666:	dc24      	bgt.n	80056b2 <_strtod_l+0x352>
 8005668:	2a49      	cmp	r2, #73	; 0x49
 800566a:	d024      	beq.n	80056b6 <_strtod_l+0x356>
 800566c:	2a4e      	cmp	r2, #78	; 0x4e
 800566e:	f47f aed9 	bne.w	8005424 <_strtod_l+0xc4>
 8005672:	499f      	ldr	r1, [pc, #636]	; (80058f0 <_strtod_l+0x590>)
 8005674:	a817      	add	r0, sp, #92	; 0x5c
 8005676:	f001 ff31 	bl	80074dc <__match>
 800567a:	2800      	cmp	r0, #0
 800567c:	f43f aed2 	beq.w	8005424 <_strtod_l+0xc4>
 8005680:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005682:	781b      	ldrb	r3, [r3, #0]
 8005684:	2b28      	cmp	r3, #40	; 0x28
 8005686:	d12d      	bne.n	80056e4 <_strtod_l+0x384>
 8005688:	499a      	ldr	r1, [pc, #616]	; (80058f4 <_strtod_l+0x594>)
 800568a:	aa1a      	add	r2, sp, #104	; 0x68
 800568c:	a817      	add	r0, sp, #92	; 0x5c
 800568e:	f001 ff39 	bl	8007504 <__hexnan>
 8005692:	2805      	cmp	r0, #5
 8005694:	d126      	bne.n	80056e4 <_strtod_l+0x384>
 8005696:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005698:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800569c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80056a0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80056a4:	e6a0      	b.n	80053e8 <_strtod_l+0x88>
 80056a6:	210a      	movs	r1, #10
 80056a8:	fb01 2e0e 	mla	lr, r1, lr, r2
 80056ac:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80056b0:	e7b9      	b.n	8005626 <_strtod_l+0x2c6>
 80056b2:	2a6e      	cmp	r2, #110	; 0x6e
 80056b4:	e7db      	b.n	800566e <_strtod_l+0x30e>
 80056b6:	4990      	ldr	r1, [pc, #576]	; (80058f8 <_strtod_l+0x598>)
 80056b8:	a817      	add	r0, sp, #92	; 0x5c
 80056ba:	f001 ff0f 	bl	80074dc <__match>
 80056be:	2800      	cmp	r0, #0
 80056c0:	f43f aeb0 	beq.w	8005424 <_strtod_l+0xc4>
 80056c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80056c6:	498d      	ldr	r1, [pc, #564]	; (80058fc <_strtod_l+0x59c>)
 80056c8:	3b01      	subs	r3, #1
 80056ca:	a817      	add	r0, sp, #92	; 0x5c
 80056cc:	9317      	str	r3, [sp, #92]	; 0x5c
 80056ce:	f001 ff05 	bl	80074dc <__match>
 80056d2:	b910      	cbnz	r0, 80056da <_strtod_l+0x37a>
 80056d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80056d6:	3301      	adds	r3, #1
 80056d8:	9317      	str	r3, [sp, #92]	; 0x5c
 80056da:	f8df b230 	ldr.w	fp, [pc, #560]	; 800590c <_strtod_l+0x5ac>
 80056de:	f04f 0a00 	mov.w	sl, #0
 80056e2:	e681      	b.n	80053e8 <_strtod_l+0x88>
 80056e4:	4886      	ldr	r0, [pc, #536]	; (8005900 <_strtod_l+0x5a0>)
 80056e6:	f003 f847 	bl	8008778 <nan>
 80056ea:	ec5b ab10 	vmov	sl, fp, d0
 80056ee:	e67b      	b.n	80053e8 <_strtod_l+0x88>
 80056f0:	9b05      	ldr	r3, [sp, #20]
 80056f2:	9807      	ldr	r0, [sp, #28]
 80056f4:	1af3      	subs	r3, r6, r3
 80056f6:	2f00      	cmp	r7, #0
 80056f8:	bf08      	it	eq
 80056fa:	462f      	moveq	r7, r5
 80056fc:	2d10      	cmp	r5, #16
 80056fe:	9306      	str	r3, [sp, #24]
 8005700:	46a8      	mov	r8, r5
 8005702:	bfa8      	it	ge
 8005704:	f04f 0810 	movge.w	r8, #16
 8005708:	f7fa ff0c 	bl	8000524 <__aeabi_ui2d>
 800570c:	2d09      	cmp	r5, #9
 800570e:	4682      	mov	sl, r0
 8005710:	468b      	mov	fp, r1
 8005712:	dd13      	ble.n	800573c <_strtod_l+0x3dc>
 8005714:	4b7b      	ldr	r3, [pc, #492]	; (8005904 <_strtod_l+0x5a4>)
 8005716:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800571a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800571e:	f7fa ff7b 	bl	8000618 <__aeabi_dmul>
 8005722:	4682      	mov	sl, r0
 8005724:	4648      	mov	r0, r9
 8005726:	468b      	mov	fp, r1
 8005728:	f7fa fefc 	bl	8000524 <__aeabi_ui2d>
 800572c:	4602      	mov	r2, r0
 800572e:	460b      	mov	r3, r1
 8005730:	4650      	mov	r0, sl
 8005732:	4659      	mov	r1, fp
 8005734:	f7fa fdba 	bl	80002ac <__adddf3>
 8005738:	4682      	mov	sl, r0
 800573a:	468b      	mov	fp, r1
 800573c:	2d0f      	cmp	r5, #15
 800573e:	dc38      	bgt.n	80057b2 <_strtod_l+0x452>
 8005740:	9b06      	ldr	r3, [sp, #24]
 8005742:	2b00      	cmp	r3, #0
 8005744:	f43f ae50 	beq.w	80053e8 <_strtod_l+0x88>
 8005748:	dd24      	ble.n	8005794 <_strtod_l+0x434>
 800574a:	2b16      	cmp	r3, #22
 800574c:	dc0b      	bgt.n	8005766 <_strtod_l+0x406>
 800574e:	496d      	ldr	r1, [pc, #436]	; (8005904 <_strtod_l+0x5a4>)
 8005750:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005754:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005758:	4652      	mov	r2, sl
 800575a:	465b      	mov	r3, fp
 800575c:	f7fa ff5c 	bl	8000618 <__aeabi_dmul>
 8005760:	4682      	mov	sl, r0
 8005762:	468b      	mov	fp, r1
 8005764:	e640      	b.n	80053e8 <_strtod_l+0x88>
 8005766:	9a06      	ldr	r2, [sp, #24]
 8005768:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800576c:	4293      	cmp	r3, r2
 800576e:	db20      	blt.n	80057b2 <_strtod_l+0x452>
 8005770:	4c64      	ldr	r4, [pc, #400]	; (8005904 <_strtod_l+0x5a4>)
 8005772:	f1c5 050f 	rsb	r5, r5, #15
 8005776:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800577a:	4652      	mov	r2, sl
 800577c:	465b      	mov	r3, fp
 800577e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005782:	f7fa ff49 	bl	8000618 <__aeabi_dmul>
 8005786:	9b06      	ldr	r3, [sp, #24]
 8005788:	1b5d      	subs	r5, r3, r5
 800578a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800578e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005792:	e7e3      	b.n	800575c <_strtod_l+0x3fc>
 8005794:	9b06      	ldr	r3, [sp, #24]
 8005796:	3316      	adds	r3, #22
 8005798:	db0b      	blt.n	80057b2 <_strtod_l+0x452>
 800579a:	9b05      	ldr	r3, [sp, #20]
 800579c:	1b9e      	subs	r6, r3, r6
 800579e:	4b59      	ldr	r3, [pc, #356]	; (8005904 <_strtod_l+0x5a4>)
 80057a0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80057a4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80057a8:	4650      	mov	r0, sl
 80057aa:	4659      	mov	r1, fp
 80057ac:	f7fb f85e 	bl	800086c <__aeabi_ddiv>
 80057b0:	e7d6      	b.n	8005760 <_strtod_l+0x400>
 80057b2:	9b06      	ldr	r3, [sp, #24]
 80057b4:	eba5 0808 	sub.w	r8, r5, r8
 80057b8:	4498      	add	r8, r3
 80057ba:	f1b8 0f00 	cmp.w	r8, #0
 80057be:	dd74      	ble.n	80058aa <_strtod_l+0x54a>
 80057c0:	f018 030f 	ands.w	r3, r8, #15
 80057c4:	d00a      	beq.n	80057dc <_strtod_l+0x47c>
 80057c6:	494f      	ldr	r1, [pc, #316]	; (8005904 <_strtod_l+0x5a4>)
 80057c8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80057cc:	4652      	mov	r2, sl
 80057ce:	465b      	mov	r3, fp
 80057d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80057d4:	f7fa ff20 	bl	8000618 <__aeabi_dmul>
 80057d8:	4682      	mov	sl, r0
 80057da:	468b      	mov	fp, r1
 80057dc:	f038 080f 	bics.w	r8, r8, #15
 80057e0:	d04f      	beq.n	8005882 <_strtod_l+0x522>
 80057e2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80057e6:	dd22      	ble.n	800582e <_strtod_l+0x4ce>
 80057e8:	2500      	movs	r5, #0
 80057ea:	462e      	mov	r6, r5
 80057ec:	9507      	str	r5, [sp, #28]
 80057ee:	9505      	str	r5, [sp, #20]
 80057f0:	2322      	movs	r3, #34	; 0x22
 80057f2:	f8df b118 	ldr.w	fp, [pc, #280]	; 800590c <_strtod_l+0x5ac>
 80057f6:	6023      	str	r3, [r4, #0]
 80057f8:	f04f 0a00 	mov.w	sl, #0
 80057fc:	9b07      	ldr	r3, [sp, #28]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	f43f adf2 	beq.w	80053e8 <_strtod_l+0x88>
 8005804:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005806:	4620      	mov	r0, r4
 8005808:	f001 ff88 	bl	800771c <_Bfree>
 800580c:	9905      	ldr	r1, [sp, #20]
 800580e:	4620      	mov	r0, r4
 8005810:	f001 ff84 	bl	800771c <_Bfree>
 8005814:	4631      	mov	r1, r6
 8005816:	4620      	mov	r0, r4
 8005818:	f001 ff80 	bl	800771c <_Bfree>
 800581c:	9907      	ldr	r1, [sp, #28]
 800581e:	4620      	mov	r0, r4
 8005820:	f001 ff7c 	bl	800771c <_Bfree>
 8005824:	4629      	mov	r1, r5
 8005826:	4620      	mov	r0, r4
 8005828:	f001 ff78 	bl	800771c <_Bfree>
 800582c:	e5dc      	b.n	80053e8 <_strtod_l+0x88>
 800582e:	4b36      	ldr	r3, [pc, #216]	; (8005908 <_strtod_l+0x5a8>)
 8005830:	9304      	str	r3, [sp, #16]
 8005832:	2300      	movs	r3, #0
 8005834:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005838:	4650      	mov	r0, sl
 800583a:	4659      	mov	r1, fp
 800583c:	4699      	mov	r9, r3
 800583e:	f1b8 0f01 	cmp.w	r8, #1
 8005842:	dc21      	bgt.n	8005888 <_strtod_l+0x528>
 8005844:	b10b      	cbz	r3, 800584a <_strtod_l+0x4ea>
 8005846:	4682      	mov	sl, r0
 8005848:	468b      	mov	fp, r1
 800584a:	4b2f      	ldr	r3, [pc, #188]	; (8005908 <_strtod_l+0x5a8>)
 800584c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005850:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8005854:	4652      	mov	r2, sl
 8005856:	465b      	mov	r3, fp
 8005858:	e9d9 0100 	ldrd	r0, r1, [r9]
 800585c:	f7fa fedc 	bl	8000618 <__aeabi_dmul>
 8005860:	4b2a      	ldr	r3, [pc, #168]	; (800590c <_strtod_l+0x5ac>)
 8005862:	460a      	mov	r2, r1
 8005864:	400b      	ands	r3, r1
 8005866:	492a      	ldr	r1, [pc, #168]	; (8005910 <_strtod_l+0x5b0>)
 8005868:	428b      	cmp	r3, r1
 800586a:	4682      	mov	sl, r0
 800586c:	d8bc      	bhi.n	80057e8 <_strtod_l+0x488>
 800586e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005872:	428b      	cmp	r3, r1
 8005874:	bf86      	itte	hi
 8005876:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8005914 <_strtod_l+0x5b4>
 800587a:	f04f 3aff 	movhi.w	sl, #4294967295
 800587e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8005882:	2300      	movs	r3, #0
 8005884:	9304      	str	r3, [sp, #16]
 8005886:	e084      	b.n	8005992 <_strtod_l+0x632>
 8005888:	f018 0f01 	tst.w	r8, #1
 800588c:	d005      	beq.n	800589a <_strtod_l+0x53a>
 800588e:	9b04      	ldr	r3, [sp, #16]
 8005890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005894:	f7fa fec0 	bl	8000618 <__aeabi_dmul>
 8005898:	2301      	movs	r3, #1
 800589a:	9a04      	ldr	r2, [sp, #16]
 800589c:	3208      	adds	r2, #8
 800589e:	f109 0901 	add.w	r9, r9, #1
 80058a2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80058a6:	9204      	str	r2, [sp, #16]
 80058a8:	e7c9      	b.n	800583e <_strtod_l+0x4de>
 80058aa:	d0ea      	beq.n	8005882 <_strtod_l+0x522>
 80058ac:	f1c8 0800 	rsb	r8, r8, #0
 80058b0:	f018 020f 	ands.w	r2, r8, #15
 80058b4:	d00a      	beq.n	80058cc <_strtod_l+0x56c>
 80058b6:	4b13      	ldr	r3, [pc, #76]	; (8005904 <_strtod_l+0x5a4>)
 80058b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80058bc:	4650      	mov	r0, sl
 80058be:	4659      	mov	r1, fp
 80058c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c4:	f7fa ffd2 	bl	800086c <__aeabi_ddiv>
 80058c8:	4682      	mov	sl, r0
 80058ca:	468b      	mov	fp, r1
 80058cc:	ea5f 1828 	movs.w	r8, r8, asr #4
 80058d0:	d0d7      	beq.n	8005882 <_strtod_l+0x522>
 80058d2:	f1b8 0f1f 	cmp.w	r8, #31
 80058d6:	dd1f      	ble.n	8005918 <_strtod_l+0x5b8>
 80058d8:	2500      	movs	r5, #0
 80058da:	462e      	mov	r6, r5
 80058dc:	9507      	str	r5, [sp, #28]
 80058de:	9505      	str	r5, [sp, #20]
 80058e0:	2322      	movs	r3, #34	; 0x22
 80058e2:	f04f 0a00 	mov.w	sl, #0
 80058e6:	f04f 0b00 	mov.w	fp, #0
 80058ea:	6023      	str	r3, [r4, #0]
 80058ec:	e786      	b.n	80057fc <_strtod_l+0x49c>
 80058ee:	bf00      	nop
 80058f0:	08008f41 	.word	0x08008f41
 80058f4:	08008f84 	.word	0x08008f84
 80058f8:	08008f39 	.word	0x08008f39
 80058fc:	080090c4 	.word	0x080090c4
 8005900:	080093d8 	.word	0x080093d8
 8005904:	080092b8 	.word	0x080092b8
 8005908:	08009290 	.word	0x08009290
 800590c:	7ff00000 	.word	0x7ff00000
 8005910:	7ca00000 	.word	0x7ca00000
 8005914:	7fefffff 	.word	0x7fefffff
 8005918:	f018 0310 	ands.w	r3, r8, #16
 800591c:	bf18      	it	ne
 800591e:	236a      	movne	r3, #106	; 0x6a
 8005920:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8005cd0 <_strtod_l+0x970>
 8005924:	9304      	str	r3, [sp, #16]
 8005926:	4650      	mov	r0, sl
 8005928:	4659      	mov	r1, fp
 800592a:	2300      	movs	r3, #0
 800592c:	f018 0f01 	tst.w	r8, #1
 8005930:	d004      	beq.n	800593c <_strtod_l+0x5dc>
 8005932:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005936:	f7fa fe6f 	bl	8000618 <__aeabi_dmul>
 800593a:	2301      	movs	r3, #1
 800593c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8005940:	f109 0908 	add.w	r9, r9, #8
 8005944:	d1f2      	bne.n	800592c <_strtod_l+0x5cc>
 8005946:	b10b      	cbz	r3, 800594c <_strtod_l+0x5ec>
 8005948:	4682      	mov	sl, r0
 800594a:	468b      	mov	fp, r1
 800594c:	9b04      	ldr	r3, [sp, #16]
 800594e:	b1c3      	cbz	r3, 8005982 <_strtod_l+0x622>
 8005950:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8005954:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005958:	2b00      	cmp	r3, #0
 800595a:	4659      	mov	r1, fp
 800595c:	dd11      	ble.n	8005982 <_strtod_l+0x622>
 800595e:	2b1f      	cmp	r3, #31
 8005960:	f340 8124 	ble.w	8005bac <_strtod_l+0x84c>
 8005964:	2b34      	cmp	r3, #52	; 0x34
 8005966:	bfde      	ittt	le
 8005968:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800596c:	f04f 33ff 	movle.w	r3, #4294967295
 8005970:	fa03 f202 	lslle.w	r2, r3, r2
 8005974:	f04f 0a00 	mov.w	sl, #0
 8005978:	bfcc      	ite	gt
 800597a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800597e:	ea02 0b01 	andle.w	fp, r2, r1
 8005982:	2200      	movs	r2, #0
 8005984:	2300      	movs	r3, #0
 8005986:	4650      	mov	r0, sl
 8005988:	4659      	mov	r1, fp
 800598a:	f7fb f8ad 	bl	8000ae8 <__aeabi_dcmpeq>
 800598e:	2800      	cmp	r0, #0
 8005990:	d1a2      	bne.n	80058d8 <_strtod_l+0x578>
 8005992:	9b07      	ldr	r3, [sp, #28]
 8005994:	9300      	str	r3, [sp, #0]
 8005996:	9908      	ldr	r1, [sp, #32]
 8005998:	462b      	mov	r3, r5
 800599a:	463a      	mov	r2, r7
 800599c:	4620      	mov	r0, r4
 800599e:	f001 ff25 	bl	80077ec <__s2b>
 80059a2:	9007      	str	r0, [sp, #28]
 80059a4:	2800      	cmp	r0, #0
 80059a6:	f43f af1f 	beq.w	80057e8 <_strtod_l+0x488>
 80059aa:	9b05      	ldr	r3, [sp, #20]
 80059ac:	1b9e      	subs	r6, r3, r6
 80059ae:	9b06      	ldr	r3, [sp, #24]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	bfb4      	ite	lt
 80059b4:	4633      	movlt	r3, r6
 80059b6:	2300      	movge	r3, #0
 80059b8:	930c      	str	r3, [sp, #48]	; 0x30
 80059ba:	9b06      	ldr	r3, [sp, #24]
 80059bc:	2500      	movs	r5, #0
 80059be:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80059c2:	9312      	str	r3, [sp, #72]	; 0x48
 80059c4:	462e      	mov	r6, r5
 80059c6:	9b07      	ldr	r3, [sp, #28]
 80059c8:	4620      	mov	r0, r4
 80059ca:	6859      	ldr	r1, [r3, #4]
 80059cc:	f001 fe66 	bl	800769c <_Balloc>
 80059d0:	9005      	str	r0, [sp, #20]
 80059d2:	2800      	cmp	r0, #0
 80059d4:	f43f af0c 	beq.w	80057f0 <_strtod_l+0x490>
 80059d8:	9b07      	ldr	r3, [sp, #28]
 80059da:	691a      	ldr	r2, [r3, #16]
 80059dc:	3202      	adds	r2, #2
 80059de:	f103 010c 	add.w	r1, r3, #12
 80059e2:	0092      	lsls	r2, r2, #2
 80059e4:	300c      	adds	r0, #12
 80059e6:	f001 fe4b 	bl	8007680 <memcpy>
 80059ea:	ec4b ab10 	vmov	d0, sl, fp
 80059ee:	aa1a      	add	r2, sp, #104	; 0x68
 80059f0:	a919      	add	r1, sp, #100	; 0x64
 80059f2:	4620      	mov	r0, r4
 80059f4:	f002 fa40 	bl	8007e78 <__d2b>
 80059f8:	ec4b ab18 	vmov	d8, sl, fp
 80059fc:	9018      	str	r0, [sp, #96]	; 0x60
 80059fe:	2800      	cmp	r0, #0
 8005a00:	f43f aef6 	beq.w	80057f0 <_strtod_l+0x490>
 8005a04:	2101      	movs	r1, #1
 8005a06:	4620      	mov	r0, r4
 8005a08:	f001 ff8a 	bl	8007920 <__i2b>
 8005a0c:	4606      	mov	r6, r0
 8005a0e:	2800      	cmp	r0, #0
 8005a10:	f43f aeee 	beq.w	80057f0 <_strtod_l+0x490>
 8005a14:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005a16:	9904      	ldr	r1, [sp, #16]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	bfab      	itete	ge
 8005a1c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8005a1e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8005a20:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8005a22:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8005a26:	bfac      	ite	ge
 8005a28:	eb03 0902 	addge.w	r9, r3, r2
 8005a2c:	1ad7      	sublt	r7, r2, r3
 8005a2e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005a30:	eba3 0801 	sub.w	r8, r3, r1
 8005a34:	4490      	add	r8, r2
 8005a36:	4ba1      	ldr	r3, [pc, #644]	; (8005cbc <_strtod_l+0x95c>)
 8005a38:	f108 38ff 	add.w	r8, r8, #4294967295
 8005a3c:	4598      	cmp	r8, r3
 8005a3e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005a42:	f280 80c7 	bge.w	8005bd4 <_strtod_l+0x874>
 8005a46:	eba3 0308 	sub.w	r3, r3, r8
 8005a4a:	2b1f      	cmp	r3, #31
 8005a4c:	eba2 0203 	sub.w	r2, r2, r3
 8005a50:	f04f 0101 	mov.w	r1, #1
 8005a54:	f300 80b1 	bgt.w	8005bba <_strtod_l+0x85a>
 8005a58:	fa01 f303 	lsl.w	r3, r1, r3
 8005a5c:	930d      	str	r3, [sp, #52]	; 0x34
 8005a5e:	2300      	movs	r3, #0
 8005a60:	9308      	str	r3, [sp, #32]
 8005a62:	eb09 0802 	add.w	r8, r9, r2
 8005a66:	9b04      	ldr	r3, [sp, #16]
 8005a68:	45c1      	cmp	r9, r8
 8005a6a:	4417      	add	r7, r2
 8005a6c:	441f      	add	r7, r3
 8005a6e:	464b      	mov	r3, r9
 8005a70:	bfa8      	it	ge
 8005a72:	4643      	movge	r3, r8
 8005a74:	42bb      	cmp	r3, r7
 8005a76:	bfa8      	it	ge
 8005a78:	463b      	movge	r3, r7
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	bfc2      	ittt	gt
 8005a7e:	eba8 0803 	subgt.w	r8, r8, r3
 8005a82:	1aff      	subgt	r7, r7, r3
 8005a84:	eba9 0903 	subgt.w	r9, r9, r3
 8005a88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	dd17      	ble.n	8005abe <_strtod_l+0x75e>
 8005a8e:	4631      	mov	r1, r6
 8005a90:	461a      	mov	r2, r3
 8005a92:	4620      	mov	r0, r4
 8005a94:	f002 f804 	bl	8007aa0 <__pow5mult>
 8005a98:	4606      	mov	r6, r0
 8005a9a:	2800      	cmp	r0, #0
 8005a9c:	f43f aea8 	beq.w	80057f0 <_strtod_l+0x490>
 8005aa0:	4601      	mov	r1, r0
 8005aa2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005aa4:	4620      	mov	r0, r4
 8005aa6:	f001 ff51 	bl	800794c <__multiply>
 8005aaa:	900b      	str	r0, [sp, #44]	; 0x2c
 8005aac:	2800      	cmp	r0, #0
 8005aae:	f43f ae9f 	beq.w	80057f0 <_strtod_l+0x490>
 8005ab2:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005ab4:	4620      	mov	r0, r4
 8005ab6:	f001 fe31 	bl	800771c <_Bfree>
 8005aba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005abc:	9318      	str	r3, [sp, #96]	; 0x60
 8005abe:	f1b8 0f00 	cmp.w	r8, #0
 8005ac2:	f300 808c 	bgt.w	8005bde <_strtod_l+0x87e>
 8005ac6:	9b06      	ldr	r3, [sp, #24]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	dd08      	ble.n	8005ade <_strtod_l+0x77e>
 8005acc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005ace:	9905      	ldr	r1, [sp, #20]
 8005ad0:	4620      	mov	r0, r4
 8005ad2:	f001 ffe5 	bl	8007aa0 <__pow5mult>
 8005ad6:	9005      	str	r0, [sp, #20]
 8005ad8:	2800      	cmp	r0, #0
 8005ada:	f43f ae89 	beq.w	80057f0 <_strtod_l+0x490>
 8005ade:	2f00      	cmp	r7, #0
 8005ae0:	dd08      	ble.n	8005af4 <_strtod_l+0x794>
 8005ae2:	9905      	ldr	r1, [sp, #20]
 8005ae4:	463a      	mov	r2, r7
 8005ae6:	4620      	mov	r0, r4
 8005ae8:	f002 f834 	bl	8007b54 <__lshift>
 8005aec:	9005      	str	r0, [sp, #20]
 8005aee:	2800      	cmp	r0, #0
 8005af0:	f43f ae7e 	beq.w	80057f0 <_strtod_l+0x490>
 8005af4:	f1b9 0f00 	cmp.w	r9, #0
 8005af8:	dd08      	ble.n	8005b0c <_strtod_l+0x7ac>
 8005afa:	4631      	mov	r1, r6
 8005afc:	464a      	mov	r2, r9
 8005afe:	4620      	mov	r0, r4
 8005b00:	f002 f828 	bl	8007b54 <__lshift>
 8005b04:	4606      	mov	r6, r0
 8005b06:	2800      	cmp	r0, #0
 8005b08:	f43f ae72 	beq.w	80057f0 <_strtod_l+0x490>
 8005b0c:	9a05      	ldr	r2, [sp, #20]
 8005b0e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005b10:	4620      	mov	r0, r4
 8005b12:	f002 f8ab 	bl	8007c6c <__mdiff>
 8005b16:	4605      	mov	r5, r0
 8005b18:	2800      	cmp	r0, #0
 8005b1a:	f43f ae69 	beq.w	80057f0 <_strtod_l+0x490>
 8005b1e:	68c3      	ldr	r3, [r0, #12]
 8005b20:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b22:	2300      	movs	r3, #0
 8005b24:	60c3      	str	r3, [r0, #12]
 8005b26:	4631      	mov	r1, r6
 8005b28:	f002 f884 	bl	8007c34 <__mcmp>
 8005b2c:	2800      	cmp	r0, #0
 8005b2e:	da60      	bge.n	8005bf2 <_strtod_l+0x892>
 8005b30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b32:	ea53 030a 	orrs.w	r3, r3, sl
 8005b36:	f040 8082 	bne.w	8005c3e <_strtod_l+0x8de>
 8005b3a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d17d      	bne.n	8005c3e <_strtod_l+0x8de>
 8005b42:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005b46:	0d1b      	lsrs	r3, r3, #20
 8005b48:	051b      	lsls	r3, r3, #20
 8005b4a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005b4e:	d976      	bls.n	8005c3e <_strtod_l+0x8de>
 8005b50:	696b      	ldr	r3, [r5, #20]
 8005b52:	b913      	cbnz	r3, 8005b5a <_strtod_l+0x7fa>
 8005b54:	692b      	ldr	r3, [r5, #16]
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	dd71      	ble.n	8005c3e <_strtod_l+0x8de>
 8005b5a:	4629      	mov	r1, r5
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	4620      	mov	r0, r4
 8005b60:	f001 fff8 	bl	8007b54 <__lshift>
 8005b64:	4631      	mov	r1, r6
 8005b66:	4605      	mov	r5, r0
 8005b68:	f002 f864 	bl	8007c34 <__mcmp>
 8005b6c:	2800      	cmp	r0, #0
 8005b6e:	dd66      	ble.n	8005c3e <_strtod_l+0x8de>
 8005b70:	9904      	ldr	r1, [sp, #16]
 8005b72:	4a53      	ldr	r2, [pc, #332]	; (8005cc0 <_strtod_l+0x960>)
 8005b74:	465b      	mov	r3, fp
 8005b76:	2900      	cmp	r1, #0
 8005b78:	f000 8081 	beq.w	8005c7e <_strtod_l+0x91e>
 8005b7c:	ea02 010b 	and.w	r1, r2, fp
 8005b80:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005b84:	dc7b      	bgt.n	8005c7e <_strtod_l+0x91e>
 8005b86:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005b8a:	f77f aea9 	ble.w	80058e0 <_strtod_l+0x580>
 8005b8e:	4b4d      	ldr	r3, [pc, #308]	; (8005cc4 <_strtod_l+0x964>)
 8005b90:	4650      	mov	r0, sl
 8005b92:	4659      	mov	r1, fp
 8005b94:	2200      	movs	r2, #0
 8005b96:	f7fa fd3f 	bl	8000618 <__aeabi_dmul>
 8005b9a:	460b      	mov	r3, r1
 8005b9c:	4303      	orrs	r3, r0
 8005b9e:	bf08      	it	eq
 8005ba0:	2322      	moveq	r3, #34	; 0x22
 8005ba2:	4682      	mov	sl, r0
 8005ba4:	468b      	mov	fp, r1
 8005ba6:	bf08      	it	eq
 8005ba8:	6023      	streq	r3, [r4, #0]
 8005baa:	e62b      	b.n	8005804 <_strtod_l+0x4a4>
 8005bac:	f04f 32ff 	mov.w	r2, #4294967295
 8005bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bb4:	ea03 0a0a 	and.w	sl, r3, sl
 8005bb8:	e6e3      	b.n	8005982 <_strtod_l+0x622>
 8005bba:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8005bbe:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8005bc2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8005bc6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8005bca:	fa01 f308 	lsl.w	r3, r1, r8
 8005bce:	9308      	str	r3, [sp, #32]
 8005bd0:	910d      	str	r1, [sp, #52]	; 0x34
 8005bd2:	e746      	b.n	8005a62 <_strtod_l+0x702>
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	9308      	str	r3, [sp, #32]
 8005bd8:	2301      	movs	r3, #1
 8005bda:	930d      	str	r3, [sp, #52]	; 0x34
 8005bdc:	e741      	b.n	8005a62 <_strtod_l+0x702>
 8005bde:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005be0:	4642      	mov	r2, r8
 8005be2:	4620      	mov	r0, r4
 8005be4:	f001 ffb6 	bl	8007b54 <__lshift>
 8005be8:	9018      	str	r0, [sp, #96]	; 0x60
 8005bea:	2800      	cmp	r0, #0
 8005bec:	f47f af6b 	bne.w	8005ac6 <_strtod_l+0x766>
 8005bf0:	e5fe      	b.n	80057f0 <_strtod_l+0x490>
 8005bf2:	465f      	mov	r7, fp
 8005bf4:	d16e      	bne.n	8005cd4 <_strtod_l+0x974>
 8005bf6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005bf8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005bfc:	b342      	cbz	r2, 8005c50 <_strtod_l+0x8f0>
 8005bfe:	4a32      	ldr	r2, [pc, #200]	; (8005cc8 <_strtod_l+0x968>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d128      	bne.n	8005c56 <_strtod_l+0x8f6>
 8005c04:	9b04      	ldr	r3, [sp, #16]
 8005c06:	4651      	mov	r1, sl
 8005c08:	b1eb      	cbz	r3, 8005c46 <_strtod_l+0x8e6>
 8005c0a:	4b2d      	ldr	r3, [pc, #180]	; (8005cc0 <_strtod_l+0x960>)
 8005c0c:	403b      	ands	r3, r7
 8005c0e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005c12:	f04f 32ff 	mov.w	r2, #4294967295
 8005c16:	d819      	bhi.n	8005c4c <_strtod_l+0x8ec>
 8005c18:	0d1b      	lsrs	r3, r3, #20
 8005c1a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c22:	4299      	cmp	r1, r3
 8005c24:	d117      	bne.n	8005c56 <_strtod_l+0x8f6>
 8005c26:	4b29      	ldr	r3, [pc, #164]	; (8005ccc <_strtod_l+0x96c>)
 8005c28:	429f      	cmp	r7, r3
 8005c2a:	d102      	bne.n	8005c32 <_strtod_l+0x8d2>
 8005c2c:	3101      	adds	r1, #1
 8005c2e:	f43f addf 	beq.w	80057f0 <_strtod_l+0x490>
 8005c32:	4b23      	ldr	r3, [pc, #140]	; (8005cc0 <_strtod_l+0x960>)
 8005c34:	403b      	ands	r3, r7
 8005c36:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8005c3a:	f04f 0a00 	mov.w	sl, #0
 8005c3e:	9b04      	ldr	r3, [sp, #16]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d1a4      	bne.n	8005b8e <_strtod_l+0x82e>
 8005c44:	e5de      	b.n	8005804 <_strtod_l+0x4a4>
 8005c46:	f04f 33ff 	mov.w	r3, #4294967295
 8005c4a:	e7ea      	b.n	8005c22 <_strtod_l+0x8c2>
 8005c4c:	4613      	mov	r3, r2
 8005c4e:	e7e8      	b.n	8005c22 <_strtod_l+0x8c2>
 8005c50:	ea53 030a 	orrs.w	r3, r3, sl
 8005c54:	d08c      	beq.n	8005b70 <_strtod_l+0x810>
 8005c56:	9b08      	ldr	r3, [sp, #32]
 8005c58:	b1db      	cbz	r3, 8005c92 <_strtod_l+0x932>
 8005c5a:	423b      	tst	r3, r7
 8005c5c:	d0ef      	beq.n	8005c3e <_strtod_l+0x8de>
 8005c5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c60:	9a04      	ldr	r2, [sp, #16]
 8005c62:	4650      	mov	r0, sl
 8005c64:	4659      	mov	r1, fp
 8005c66:	b1c3      	cbz	r3, 8005c9a <_strtod_l+0x93a>
 8005c68:	f7ff fb5c 	bl	8005324 <sulp>
 8005c6c:	4602      	mov	r2, r0
 8005c6e:	460b      	mov	r3, r1
 8005c70:	ec51 0b18 	vmov	r0, r1, d8
 8005c74:	f7fa fb1a 	bl	80002ac <__adddf3>
 8005c78:	4682      	mov	sl, r0
 8005c7a:	468b      	mov	fp, r1
 8005c7c:	e7df      	b.n	8005c3e <_strtod_l+0x8de>
 8005c7e:	4013      	ands	r3, r2
 8005c80:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005c84:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005c88:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005c8c:	f04f 3aff 	mov.w	sl, #4294967295
 8005c90:	e7d5      	b.n	8005c3e <_strtod_l+0x8de>
 8005c92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005c94:	ea13 0f0a 	tst.w	r3, sl
 8005c98:	e7e0      	b.n	8005c5c <_strtod_l+0x8fc>
 8005c9a:	f7ff fb43 	bl	8005324 <sulp>
 8005c9e:	4602      	mov	r2, r0
 8005ca0:	460b      	mov	r3, r1
 8005ca2:	ec51 0b18 	vmov	r0, r1, d8
 8005ca6:	f7fa faff 	bl	80002a8 <__aeabi_dsub>
 8005caa:	2200      	movs	r2, #0
 8005cac:	2300      	movs	r3, #0
 8005cae:	4682      	mov	sl, r0
 8005cb0:	468b      	mov	fp, r1
 8005cb2:	f7fa ff19 	bl	8000ae8 <__aeabi_dcmpeq>
 8005cb6:	2800      	cmp	r0, #0
 8005cb8:	d0c1      	beq.n	8005c3e <_strtod_l+0x8de>
 8005cba:	e611      	b.n	80058e0 <_strtod_l+0x580>
 8005cbc:	fffffc02 	.word	0xfffffc02
 8005cc0:	7ff00000 	.word	0x7ff00000
 8005cc4:	39500000 	.word	0x39500000
 8005cc8:	000fffff 	.word	0x000fffff
 8005ccc:	7fefffff 	.word	0x7fefffff
 8005cd0:	08008f98 	.word	0x08008f98
 8005cd4:	4631      	mov	r1, r6
 8005cd6:	4628      	mov	r0, r5
 8005cd8:	f002 f92a 	bl	8007f30 <__ratio>
 8005cdc:	ec59 8b10 	vmov	r8, r9, d0
 8005ce0:	ee10 0a10 	vmov	r0, s0
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005cea:	4649      	mov	r1, r9
 8005cec:	f7fa ff10 	bl	8000b10 <__aeabi_dcmple>
 8005cf0:	2800      	cmp	r0, #0
 8005cf2:	d07a      	beq.n	8005dea <_strtod_l+0xa8a>
 8005cf4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d04a      	beq.n	8005d90 <_strtod_l+0xa30>
 8005cfa:	4b95      	ldr	r3, [pc, #596]	; (8005f50 <_strtod_l+0xbf0>)
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005d02:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8005f50 <_strtod_l+0xbf0>
 8005d06:	f04f 0800 	mov.w	r8, #0
 8005d0a:	4b92      	ldr	r3, [pc, #584]	; (8005f54 <_strtod_l+0xbf4>)
 8005d0c:	403b      	ands	r3, r7
 8005d0e:	930d      	str	r3, [sp, #52]	; 0x34
 8005d10:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005d12:	4b91      	ldr	r3, [pc, #580]	; (8005f58 <_strtod_l+0xbf8>)
 8005d14:	429a      	cmp	r2, r3
 8005d16:	f040 80b0 	bne.w	8005e7a <_strtod_l+0xb1a>
 8005d1a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005d1e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8005d22:	ec4b ab10 	vmov	d0, sl, fp
 8005d26:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005d2a:	f002 f829 	bl	8007d80 <__ulp>
 8005d2e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005d32:	ec53 2b10 	vmov	r2, r3, d0
 8005d36:	f7fa fc6f 	bl	8000618 <__aeabi_dmul>
 8005d3a:	4652      	mov	r2, sl
 8005d3c:	465b      	mov	r3, fp
 8005d3e:	f7fa fab5 	bl	80002ac <__adddf3>
 8005d42:	460b      	mov	r3, r1
 8005d44:	4983      	ldr	r1, [pc, #524]	; (8005f54 <_strtod_l+0xbf4>)
 8005d46:	4a85      	ldr	r2, [pc, #532]	; (8005f5c <_strtod_l+0xbfc>)
 8005d48:	4019      	ands	r1, r3
 8005d4a:	4291      	cmp	r1, r2
 8005d4c:	4682      	mov	sl, r0
 8005d4e:	d960      	bls.n	8005e12 <_strtod_l+0xab2>
 8005d50:	ee18 3a90 	vmov	r3, s17
 8005d54:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d104      	bne.n	8005d66 <_strtod_l+0xa06>
 8005d5c:	ee18 3a10 	vmov	r3, s16
 8005d60:	3301      	adds	r3, #1
 8005d62:	f43f ad45 	beq.w	80057f0 <_strtod_l+0x490>
 8005d66:	f8df b200 	ldr.w	fp, [pc, #512]	; 8005f68 <_strtod_l+0xc08>
 8005d6a:	f04f 3aff 	mov.w	sl, #4294967295
 8005d6e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005d70:	4620      	mov	r0, r4
 8005d72:	f001 fcd3 	bl	800771c <_Bfree>
 8005d76:	9905      	ldr	r1, [sp, #20]
 8005d78:	4620      	mov	r0, r4
 8005d7a:	f001 fccf 	bl	800771c <_Bfree>
 8005d7e:	4631      	mov	r1, r6
 8005d80:	4620      	mov	r0, r4
 8005d82:	f001 fccb 	bl	800771c <_Bfree>
 8005d86:	4629      	mov	r1, r5
 8005d88:	4620      	mov	r0, r4
 8005d8a:	f001 fcc7 	bl	800771c <_Bfree>
 8005d8e:	e61a      	b.n	80059c6 <_strtod_l+0x666>
 8005d90:	f1ba 0f00 	cmp.w	sl, #0
 8005d94:	d11b      	bne.n	8005dce <_strtod_l+0xa6e>
 8005d96:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005d9a:	b9f3      	cbnz	r3, 8005dda <_strtod_l+0xa7a>
 8005d9c:	4b6c      	ldr	r3, [pc, #432]	; (8005f50 <_strtod_l+0xbf0>)
 8005d9e:	2200      	movs	r2, #0
 8005da0:	4640      	mov	r0, r8
 8005da2:	4649      	mov	r1, r9
 8005da4:	f7fa feaa 	bl	8000afc <__aeabi_dcmplt>
 8005da8:	b9d0      	cbnz	r0, 8005de0 <_strtod_l+0xa80>
 8005daa:	4640      	mov	r0, r8
 8005dac:	4649      	mov	r1, r9
 8005dae:	4b6c      	ldr	r3, [pc, #432]	; (8005f60 <_strtod_l+0xc00>)
 8005db0:	2200      	movs	r2, #0
 8005db2:	f7fa fc31 	bl	8000618 <__aeabi_dmul>
 8005db6:	4680      	mov	r8, r0
 8005db8:	4689      	mov	r9, r1
 8005dba:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005dbe:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8005dc2:	9315      	str	r3, [sp, #84]	; 0x54
 8005dc4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005dc8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005dcc:	e79d      	b.n	8005d0a <_strtod_l+0x9aa>
 8005dce:	f1ba 0f01 	cmp.w	sl, #1
 8005dd2:	d102      	bne.n	8005dda <_strtod_l+0xa7a>
 8005dd4:	2f00      	cmp	r7, #0
 8005dd6:	f43f ad83 	beq.w	80058e0 <_strtod_l+0x580>
 8005dda:	4b62      	ldr	r3, [pc, #392]	; (8005f64 <_strtod_l+0xc04>)
 8005ddc:	2200      	movs	r2, #0
 8005dde:	e78e      	b.n	8005cfe <_strtod_l+0x99e>
 8005de0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8005f60 <_strtod_l+0xc00>
 8005de4:	f04f 0800 	mov.w	r8, #0
 8005de8:	e7e7      	b.n	8005dba <_strtod_l+0xa5a>
 8005dea:	4b5d      	ldr	r3, [pc, #372]	; (8005f60 <_strtod_l+0xc00>)
 8005dec:	4640      	mov	r0, r8
 8005dee:	4649      	mov	r1, r9
 8005df0:	2200      	movs	r2, #0
 8005df2:	f7fa fc11 	bl	8000618 <__aeabi_dmul>
 8005df6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005df8:	4680      	mov	r8, r0
 8005dfa:	4689      	mov	r9, r1
 8005dfc:	b933      	cbnz	r3, 8005e0c <_strtod_l+0xaac>
 8005dfe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005e02:	900e      	str	r0, [sp, #56]	; 0x38
 8005e04:	930f      	str	r3, [sp, #60]	; 0x3c
 8005e06:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8005e0a:	e7dd      	b.n	8005dc8 <_strtod_l+0xa68>
 8005e0c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8005e10:	e7f9      	b.n	8005e06 <_strtod_l+0xaa6>
 8005e12:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8005e16:	9b04      	ldr	r3, [sp, #16]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d1a8      	bne.n	8005d6e <_strtod_l+0xa0e>
 8005e1c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005e20:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005e22:	0d1b      	lsrs	r3, r3, #20
 8005e24:	051b      	lsls	r3, r3, #20
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d1a1      	bne.n	8005d6e <_strtod_l+0xa0e>
 8005e2a:	4640      	mov	r0, r8
 8005e2c:	4649      	mov	r1, r9
 8005e2e:	f7fa ff53 	bl	8000cd8 <__aeabi_d2lz>
 8005e32:	f7fa fbc3 	bl	80005bc <__aeabi_l2d>
 8005e36:	4602      	mov	r2, r0
 8005e38:	460b      	mov	r3, r1
 8005e3a:	4640      	mov	r0, r8
 8005e3c:	4649      	mov	r1, r9
 8005e3e:	f7fa fa33 	bl	80002a8 <__aeabi_dsub>
 8005e42:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005e44:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005e48:	ea43 030a 	orr.w	r3, r3, sl
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	4680      	mov	r8, r0
 8005e50:	4689      	mov	r9, r1
 8005e52:	d055      	beq.n	8005f00 <_strtod_l+0xba0>
 8005e54:	a336      	add	r3, pc, #216	; (adr r3, 8005f30 <_strtod_l+0xbd0>)
 8005e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e5a:	f7fa fe4f 	bl	8000afc <__aeabi_dcmplt>
 8005e5e:	2800      	cmp	r0, #0
 8005e60:	f47f acd0 	bne.w	8005804 <_strtod_l+0x4a4>
 8005e64:	a334      	add	r3, pc, #208	; (adr r3, 8005f38 <_strtod_l+0xbd8>)
 8005e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e6a:	4640      	mov	r0, r8
 8005e6c:	4649      	mov	r1, r9
 8005e6e:	f7fa fe63 	bl	8000b38 <__aeabi_dcmpgt>
 8005e72:	2800      	cmp	r0, #0
 8005e74:	f43f af7b 	beq.w	8005d6e <_strtod_l+0xa0e>
 8005e78:	e4c4      	b.n	8005804 <_strtod_l+0x4a4>
 8005e7a:	9b04      	ldr	r3, [sp, #16]
 8005e7c:	b333      	cbz	r3, 8005ecc <_strtod_l+0xb6c>
 8005e7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e80:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005e84:	d822      	bhi.n	8005ecc <_strtod_l+0xb6c>
 8005e86:	a32e      	add	r3, pc, #184	; (adr r3, 8005f40 <_strtod_l+0xbe0>)
 8005e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e8c:	4640      	mov	r0, r8
 8005e8e:	4649      	mov	r1, r9
 8005e90:	f7fa fe3e 	bl	8000b10 <__aeabi_dcmple>
 8005e94:	b1a0      	cbz	r0, 8005ec0 <_strtod_l+0xb60>
 8005e96:	4649      	mov	r1, r9
 8005e98:	4640      	mov	r0, r8
 8005e9a:	f7fa fe95 	bl	8000bc8 <__aeabi_d2uiz>
 8005e9e:	2801      	cmp	r0, #1
 8005ea0:	bf38      	it	cc
 8005ea2:	2001      	movcc	r0, #1
 8005ea4:	f7fa fb3e 	bl	8000524 <__aeabi_ui2d>
 8005ea8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005eaa:	4680      	mov	r8, r0
 8005eac:	4689      	mov	r9, r1
 8005eae:	bb23      	cbnz	r3, 8005efa <_strtod_l+0xb9a>
 8005eb0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005eb4:	9010      	str	r0, [sp, #64]	; 0x40
 8005eb6:	9311      	str	r3, [sp, #68]	; 0x44
 8005eb8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005ebc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005ec0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ec2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005ec4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8005ec8:	1a9b      	subs	r3, r3, r2
 8005eca:	9309      	str	r3, [sp, #36]	; 0x24
 8005ecc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005ed0:	eeb0 0a48 	vmov.f32	s0, s16
 8005ed4:	eef0 0a68 	vmov.f32	s1, s17
 8005ed8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005edc:	f001 ff50 	bl	8007d80 <__ulp>
 8005ee0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005ee4:	ec53 2b10 	vmov	r2, r3, d0
 8005ee8:	f7fa fb96 	bl	8000618 <__aeabi_dmul>
 8005eec:	ec53 2b18 	vmov	r2, r3, d8
 8005ef0:	f7fa f9dc 	bl	80002ac <__adddf3>
 8005ef4:	4682      	mov	sl, r0
 8005ef6:	468b      	mov	fp, r1
 8005ef8:	e78d      	b.n	8005e16 <_strtod_l+0xab6>
 8005efa:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8005efe:	e7db      	b.n	8005eb8 <_strtod_l+0xb58>
 8005f00:	a311      	add	r3, pc, #68	; (adr r3, 8005f48 <_strtod_l+0xbe8>)
 8005f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f06:	f7fa fdf9 	bl	8000afc <__aeabi_dcmplt>
 8005f0a:	e7b2      	b.n	8005e72 <_strtod_l+0xb12>
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	930a      	str	r3, [sp, #40]	; 0x28
 8005f10:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005f12:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005f14:	6013      	str	r3, [r2, #0]
 8005f16:	f7ff ba6b 	b.w	80053f0 <_strtod_l+0x90>
 8005f1a:	2a65      	cmp	r2, #101	; 0x65
 8005f1c:	f43f ab5f 	beq.w	80055de <_strtod_l+0x27e>
 8005f20:	2a45      	cmp	r2, #69	; 0x45
 8005f22:	f43f ab5c 	beq.w	80055de <_strtod_l+0x27e>
 8005f26:	2301      	movs	r3, #1
 8005f28:	f7ff bb94 	b.w	8005654 <_strtod_l+0x2f4>
 8005f2c:	f3af 8000 	nop.w
 8005f30:	94a03595 	.word	0x94a03595
 8005f34:	3fdfffff 	.word	0x3fdfffff
 8005f38:	35afe535 	.word	0x35afe535
 8005f3c:	3fe00000 	.word	0x3fe00000
 8005f40:	ffc00000 	.word	0xffc00000
 8005f44:	41dfffff 	.word	0x41dfffff
 8005f48:	94a03595 	.word	0x94a03595
 8005f4c:	3fcfffff 	.word	0x3fcfffff
 8005f50:	3ff00000 	.word	0x3ff00000
 8005f54:	7ff00000 	.word	0x7ff00000
 8005f58:	7fe00000 	.word	0x7fe00000
 8005f5c:	7c9fffff 	.word	0x7c9fffff
 8005f60:	3fe00000 	.word	0x3fe00000
 8005f64:	bff00000 	.word	0xbff00000
 8005f68:	7fefffff 	.word	0x7fefffff

08005f6c <_strtod_r>:
 8005f6c:	4b01      	ldr	r3, [pc, #4]	; (8005f74 <_strtod_r+0x8>)
 8005f6e:	f7ff b9f7 	b.w	8005360 <_strtod_l>
 8005f72:	bf00      	nop
 8005f74:	20000074 	.word	0x20000074

08005f78 <_strtol_l.constprop.0>:
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f7e:	d001      	beq.n	8005f84 <_strtol_l.constprop.0+0xc>
 8005f80:	2b24      	cmp	r3, #36	; 0x24
 8005f82:	d906      	bls.n	8005f92 <_strtol_l.constprop.0+0x1a>
 8005f84:	f7fe fae4 	bl	8004550 <__errno>
 8005f88:	2316      	movs	r3, #22
 8005f8a:	6003      	str	r3, [r0, #0]
 8005f8c:	2000      	movs	r0, #0
 8005f8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f92:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8006078 <_strtol_l.constprop.0+0x100>
 8005f96:	460d      	mov	r5, r1
 8005f98:	462e      	mov	r6, r5
 8005f9a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005f9e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8005fa2:	f017 0708 	ands.w	r7, r7, #8
 8005fa6:	d1f7      	bne.n	8005f98 <_strtol_l.constprop.0+0x20>
 8005fa8:	2c2d      	cmp	r4, #45	; 0x2d
 8005faa:	d132      	bne.n	8006012 <_strtol_l.constprop.0+0x9a>
 8005fac:	782c      	ldrb	r4, [r5, #0]
 8005fae:	2701      	movs	r7, #1
 8005fb0:	1cb5      	adds	r5, r6, #2
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d05b      	beq.n	800606e <_strtol_l.constprop.0+0xf6>
 8005fb6:	2b10      	cmp	r3, #16
 8005fb8:	d109      	bne.n	8005fce <_strtol_l.constprop.0+0x56>
 8005fba:	2c30      	cmp	r4, #48	; 0x30
 8005fbc:	d107      	bne.n	8005fce <_strtol_l.constprop.0+0x56>
 8005fbe:	782c      	ldrb	r4, [r5, #0]
 8005fc0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005fc4:	2c58      	cmp	r4, #88	; 0x58
 8005fc6:	d14d      	bne.n	8006064 <_strtol_l.constprop.0+0xec>
 8005fc8:	786c      	ldrb	r4, [r5, #1]
 8005fca:	2310      	movs	r3, #16
 8005fcc:	3502      	adds	r5, #2
 8005fce:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8005fd2:	f108 38ff 	add.w	r8, r8, #4294967295
 8005fd6:	f04f 0c00 	mov.w	ip, #0
 8005fda:	fbb8 f9f3 	udiv	r9, r8, r3
 8005fde:	4666      	mov	r6, ip
 8005fe0:	fb03 8a19 	mls	sl, r3, r9, r8
 8005fe4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8005fe8:	f1be 0f09 	cmp.w	lr, #9
 8005fec:	d816      	bhi.n	800601c <_strtol_l.constprop.0+0xa4>
 8005fee:	4674      	mov	r4, lr
 8005ff0:	42a3      	cmp	r3, r4
 8005ff2:	dd24      	ble.n	800603e <_strtol_l.constprop.0+0xc6>
 8005ff4:	f1bc 0f00 	cmp.w	ip, #0
 8005ff8:	db1e      	blt.n	8006038 <_strtol_l.constprop.0+0xc0>
 8005ffa:	45b1      	cmp	r9, r6
 8005ffc:	d31c      	bcc.n	8006038 <_strtol_l.constprop.0+0xc0>
 8005ffe:	d101      	bne.n	8006004 <_strtol_l.constprop.0+0x8c>
 8006000:	45a2      	cmp	sl, r4
 8006002:	db19      	blt.n	8006038 <_strtol_l.constprop.0+0xc0>
 8006004:	fb06 4603 	mla	r6, r6, r3, r4
 8006008:	f04f 0c01 	mov.w	ip, #1
 800600c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006010:	e7e8      	b.n	8005fe4 <_strtol_l.constprop.0+0x6c>
 8006012:	2c2b      	cmp	r4, #43	; 0x2b
 8006014:	bf04      	itt	eq
 8006016:	782c      	ldrbeq	r4, [r5, #0]
 8006018:	1cb5      	addeq	r5, r6, #2
 800601a:	e7ca      	b.n	8005fb2 <_strtol_l.constprop.0+0x3a>
 800601c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8006020:	f1be 0f19 	cmp.w	lr, #25
 8006024:	d801      	bhi.n	800602a <_strtol_l.constprop.0+0xb2>
 8006026:	3c37      	subs	r4, #55	; 0x37
 8006028:	e7e2      	b.n	8005ff0 <_strtol_l.constprop.0+0x78>
 800602a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800602e:	f1be 0f19 	cmp.w	lr, #25
 8006032:	d804      	bhi.n	800603e <_strtol_l.constprop.0+0xc6>
 8006034:	3c57      	subs	r4, #87	; 0x57
 8006036:	e7db      	b.n	8005ff0 <_strtol_l.constprop.0+0x78>
 8006038:	f04f 3cff 	mov.w	ip, #4294967295
 800603c:	e7e6      	b.n	800600c <_strtol_l.constprop.0+0x94>
 800603e:	f1bc 0f00 	cmp.w	ip, #0
 8006042:	da05      	bge.n	8006050 <_strtol_l.constprop.0+0xd8>
 8006044:	2322      	movs	r3, #34	; 0x22
 8006046:	6003      	str	r3, [r0, #0]
 8006048:	4646      	mov	r6, r8
 800604a:	b942      	cbnz	r2, 800605e <_strtol_l.constprop.0+0xe6>
 800604c:	4630      	mov	r0, r6
 800604e:	e79e      	b.n	8005f8e <_strtol_l.constprop.0+0x16>
 8006050:	b107      	cbz	r7, 8006054 <_strtol_l.constprop.0+0xdc>
 8006052:	4276      	negs	r6, r6
 8006054:	2a00      	cmp	r2, #0
 8006056:	d0f9      	beq.n	800604c <_strtol_l.constprop.0+0xd4>
 8006058:	f1bc 0f00 	cmp.w	ip, #0
 800605c:	d000      	beq.n	8006060 <_strtol_l.constprop.0+0xe8>
 800605e:	1e69      	subs	r1, r5, #1
 8006060:	6011      	str	r1, [r2, #0]
 8006062:	e7f3      	b.n	800604c <_strtol_l.constprop.0+0xd4>
 8006064:	2430      	movs	r4, #48	; 0x30
 8006066:	2b00      	cmp	r3, #0
 8006068:	d1b1      	bne.n	8005fce <_strtol_l.constprop.0+0x56>
 800606a:	2308      	movs	r3, #8
 800606c:	e7af      	b.n	8005fce <_strtol_l.constprop.0+0x56>
 800606e:	2c30      	cmp	r4, #48	; 0x30
 8006070:	d0a5      	beq.n	8005fbe <_strtol_l.constprop.0+0x46>
 8006072:	230a      	movs	r3, #10
 8006074:	e7ab      	b.n	8005fce <_strtol_l.constprop.0+0x56>
 8006076:	bf00      	nop
 8006078:	08008fc1 	.word	0x08008fc1

0800607c <_strtol_r>:
 800607c:	f7ff bf7c 	b.w	8005f78 <_strtol_l.constprop.0>

08006080 <quorem>:
 8006080:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006084:	6903      	ldr	r3, [r0, #16]
 8006086:	690c      	ldr	r4, [r1, #16]
 8006088:	42a3      	cmp	r3, r4
 800608a:	4607      	mov	r7, r0
 800608c:	f2c0 8081 	blt.w	8006192 <quorem+0x112>
 8006090:	3c01      	subs	r4, #1
 8006092:	f101 0814 	add.w	r8, r1, #20
 8006096:	f100 0514 	add.w	r5, r0, #20
 800609a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800609e:	9301      	str	r3, [sp, #4]
 80060a0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80060a4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80060a8:	3301      	adds	r3, #1
 80060aa:	429a      	cmp	r2, r3
 80060ac:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80060b0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80060b4:	fbb2 f6f3 	udiv	r6, r2, r3
 80060b8:	d331      	bcc.n	800611e <quorem+0x9e>
 80060ba:	f04f 0e00 	mov.w	lr, #0
 80060be:	4640      	mov	r0, r8
 80060c0:	46ac      	mov	ip, r5
 80060c2:	46f2      	mov	sl, lr
 80060c4:	f850 2b04 	ldr.w	r2, [r0], #4
 80060c8:	b293      	uxth	r3, r2
 80060ca:	fb06 e303 	mla	r3, r6, r3, lr
 80060ce:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80060d2:	b29b      	uxth	r3, r3
 80060d4:	ebaa 0303 	sub.w	r3, sl, r3
 80060d8:	f8dc a000 	ldr.w	sl, [ip]
 80060dc:	0c12      	lsrs	r2, r2, #16
 80060de:	fa13 f38a 	uxtah	r3, r3, sl
 80060e2:	fb06 e202 	mla	r2, r6, r2, lr
 80060e6:	9300      	str	r3, [sp, #0]
 80060e8:	9b00      	ldr	r3, [sp, #0]
 80060ea:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80060ee:	b292      	uxth	r2, r2
 80060f0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80060f4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80060f8:	f8bd 3000 	ldrh.w	r3, [sp]
 80060fc:	4581      	cmp	r9, r0
 80060fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006102:	f84c 3b04 	str.w	r3, [ip], #4
 8006106:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800610a:	d2db      	bcs.n	80060c4 <quorem+0x44>
 800610c:	f855 300b 	ldr.w	r3, [r5, fp]
 8006110:	b92b      	cbnz	r3, 800611e <quorem+0x9e>
 8006112:	9b01      	ldr	r3, [sp, #4]
 8006114:	3b04      	subs	r3, #4
 8006116:	429d      	cmp	r5, r3
 8006118:	461a      	mov	r2, r3
 800611a:	d32e      	bcc.n	800617a <quorem+0xfa>
 800611c:	613c      	str	r4, [r7, #16]
 800611e:	4638      	mov	r0, r7
 8006120:	f001 fd88 	bl	8007c34 <__mcmp>
 8006124:	2800      	cmp	r0, #0
 8006126:	db24      	blt.n	8006172 <quorem+0xf2>
 8006128:	3601      	adds	r6, #1
 800612a:	4628      	mov	r0, r5
 800612c:	f04f 0c00 	mov.w	ip, #0
 8006130:	f858 2b04 	ldr.w	r2, [r8], #4
 8006134:	f8d0 e000 	ldr.w	lr, [r0]
 8006138:	b293      	uxth	r3, r2
 800613a:	ebac 0303 	sub.w	r3, ip, r3
 800613e:	0c12      	lsrs	r2, r2, #16
 8006140:	fa13 f38e 	uxtah	r3, r3, lr
 8006144:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006148:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800614c:	b29b      	uxth	r3, r3
 800614e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006152:	45c1      	cmp	r9, r8
 8006154:	f840 3b04 	str.w	r3, [r0], #4
 8006158:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800615c:	d2e8      	bcs.n	8006130 <quorem+0xb0>
 800615e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006162:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006166:	b922      	cbnz	r2, 8006172 <quorem+0xf2>
 8006168:	3b04      	subs	r3, #4
 800616a:	429d      	cmp	r5, r3
 800616c:	461a      	mov	r2, r3
 800616e:	d30a      	bcc.n	8006186 <quorem+0x106>
 8006170:	613c      	str	r4, [r7, #16]
 8006172:	4630      	mov	r0, r6
 8006174:	b003      	add	sp, #12
 8006176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800617a:	6812      	ldr	r2, [r2, #0]
 800617c:	3b04      	subs	r3, #4
 800617e:	2a00      	cmp	r2, #0
 8006180:	d1cc      	bne.n	800611c <quorem+0x9c>
 8006182:	3c01      	subs	r4, #1
 8006184:	e7c7      	b.n	8006116 <quorem+0x96>
 8006186:	6812      	ldr	r2, [r2, #0]
 8006188:	3b04      	subs	r3, #4
 800618a:	2a00      	cmp	r2, #0
 800618c:	d1f0      	bne.n	8006170 <quorem+0xf0>
 800618e:	3c01      	subs	r4, #1
 8006190:	e7eb      	b.n	800616a <quorem+0xea>
 8006192:	2000      	movs	r0, #0
 8006194:	e7ee      	b.n	8006174 <quorem+0xf4>
	...

08006198 <_dtoa_r>:
 8006198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800619c:	ed2d 8b04 	vpush	{d8-d9}
 80061a0:	ec57 6b10 	vmov	r6, r7, d0
 80061a4:	b093      	sub	sp, #76	; 0x4c
 80061a6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80061a8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80061ac:	9106      	str	r1, [sp, #24]
 80061ae:	ee10 aa10 	vmov	sl, s0
 80061b2:	4604      	mov	r4, r0
 80061b4:	9209      	str	r2, [sp, #36]	; 0x24
 80061b6:	930c      	str	r3, [sp, #48]	; 0x30
 80061b8:	46bb      	mov	fp, r7
 80061ba:	b975      	cbnz	r5, 80061da <_dtoa_r+0x42>
 80061bc:	2010      	movs	r0, #16
 80061be:	f001 fa45 	bl	800764c <malloc>
 80061c2:	4602      	mov	r2, r0
 80061c4:	6260      	str	r0, [r4, #36]	; 0x24
 80061c6:	b920      	cbnz	r0, 80061d2 <_dtoa_r+0x3a>
 80061c8:	4ba7      	ldr	r3, [pc, #668]	; (8006468 <_dtoa_r+0x2d0>)
 80061ca:	21ea      	movs	r1, #234	; 0xea
 80061cc:	48a7      	ldr	r0, [pc, #668]	; (800646c <_dtoa_r+0x2d4>)
 80061ce:	f002 fc23 	bl	8008a18 <__assert_func>
 80061d2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80061d6:	6005      	str	r5, [r0, #0]
 80061d8:	60c5      	str	r5, [r0, #12]
 80061da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80061dc:	6819      	ldr	r1, [r3, #0]
 80061de:	b151      	cbz	r1, 80061f6 <_dtoa_r+0x5e>
 80061e0:	685a      	ldr	r2, [r3, #4]
 80061e2:	604a      	str	r2, [r1, #4]
 80061e4:	2301      	movs	r3, #1
 80061e6:	4093      	lsls	r3, r2
 80061e8:	608b      	str	r3, [r1, #8]
 80061ea:	4620      	mov	r0, r4
 80061ec:	f001 fa96 	bl	800771c <_Bfree>
 80061f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80061f2:	2200      	movs	r2, #0
 80061f4:	601a      	str	r2, [r3, #0]
 80061f6:	1e3b      	subs	r3, r7, #0
 80061f8:	bfaa      	itet	ge
 80061fa:	2300      	movge	r3, #0
 80061fc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006200:	f8c8 3000 	strge.w	r3, [r8]
 8006204:	4b9a      	ldr	r3, [pc, #616]	; (8006470 <_dtoa_r+0x2d8>)
 8006206:	bfbc      	itt	lt
 8006208:	2201      	movlt	r2, #1
 800620a:	f8c8 2000 	strlt.w	r2, [r8]
 800620e:	ea33 030b 	bics.w	r3, r3, fp
 8006212:	d11b      	bne.n	800624c <_dtoa_r+0xb4>
 8006214:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006216:	f242 730f 	movw	r3, #9999	; 0x270f
 800621a:	6013      	str	r3, [r2, #0]
 800621c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006220:	4333      	orrs	r3, r6
 8006222:	f000 8592 	beq.w	8006d4a <_dtoa_r+0xbb2>
 8006226:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006228:	b963      	cbnz	r3, 8006244 <_dtoa_r+0xac>
 800622a:	4b92      	ldr	r3, [pc, #584]	; (8006474 <_dtoa_r+0x2dc>)
 800622c:	e022      	b.n	8006274 <_dtoa_r+0xdc>
 800622e:	4b92      	ldr	r3, [pc, #584]	; (8006478 <_dtoa_r+0x2e0>)
 8006230:	9301      	str	r3, [sp, #4]
 8006232:	3308      	adds	r3, #8
 8006234:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006236:	6013      	str	r3, [r2, #0]
 8006238:	9801      	ldr	r0, [sp, #4]
 800623a:	b013      	add	sp, #76	; 0x4c
 800623c:	ecbd 8b04 	vpop	{d8-d9}
 8006240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006244:	4b8b      	ldr	r3, [pc, #556]	; (8006474 <_dtoa_r+0x2dc>)
 8006246:	9301      	str	r3, [sp, #4]
 8006248:	3303      	adds	r3, #3
 800624a:	e7f3      	b.n	8006234 <_dtoa_r+0x9c>
 800624c:	2200      	movs	r2, #0
 800624e:	2300      	movs	r3, #0
 8006250:	4650      	mov	r0, sl
 8006252:	4659      	mov	r1, fp
 8006254:	f7fa fc48 	bl	8000ae8 <__aeabi_dcmpeq>
 8006258:	ec4b ab19 	vmov	d9, sl, fp
 800625c:	4680      	mov	r8, r0
 800625e:	b158      	cbz	r0, 8006278 <_dtoa_r+0xe0>
 8006260:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006262:	2301      	movs	r3, #1
 8006264:	6013      	str	r3, [r2, #0]
 8006266:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006268:	2b00      	cmp	r3, #0
 800626a:	f000 856b 	beq.w	8006d44 <_dtoa_r+0xbac>
 800626e:	4883      	ldr	r0, [pc, #524]	; (800647c <_dtoa_r+0x2e4>)
 8006270:	6018      	str	r0, [r3, #0]
 8006272:	1e43      	subs	r3, r0, #1
 8006274:	9301      	str	r3, [sp, #4]
 8006276:	e7df      	b.n	8006238 <_dtoa_r+0xa0>
 8006278:	ec4b ab10 	vmov	d0, sl, fp
 800627c:	aa10      	add	r2, sp, #64	; 0x40
 800627e:	a911      	add	r1, sp, #68	; 0x44
 8006280:	4620      	mov	r0, r4
 8006282:	f001 fdf9 	bl	8007e78 <__d2b>
 8006286:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800628a:	ee08 0a10 	vmov	s16, r0
 800628e:	2d00      	cmp	r5, #0
 8006290:	f000 8084 	beq.w	800639c <_dtoa_r+0x204>
 8006294:	ee19 3a90 	vmov	r3, s19
 8006298:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800629c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80062a0:	4656      	mov	r6, sl
 80062a2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80062a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80062aa:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80062ae:	4b74      	ldr	r3, [pc, #464]	; (8006480 <_dtoa_r+0x2e8>)
 80062b0:	2200      	movs	r2, #0
 80062b2:	4630      	mov	r0, r6
 80062b4:	4639      	mov	r1, r7
 80062b6:	f7f9 fff7 	bl	80002a8 <__aeabi_dsub>
 80062ba:	a365      	add	r3, pc, #404	; (adr r3, 8006450 <_dtoa_r+0x2b8>)
 80062bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062c0:	f7fa f9aa 	bl	8000618 <__aeabi_dmul>
 80062c4:	a364      	add	r3, pc, #400	; (adr r3, 8006458 <_dtoa_r+0x2c0>)
 80062c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ca:	f7f9 ffef 	bl	80002ac <__adddf3>
 80062ce:	4606      	mov	r6, r0
 80062d0:	4628      	mov	r0, r5
 80062d2:	460f      	mov	r7, r1
 80062d4:	f7fa f936 	bl	8000544 <__aeabi_i2d>
 80062d8:	a361      	add	r3, pc, #388	; (adr r3, 8006460 <_dtoa_r+0x2c8>)
 80062da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062de:	f7fa f99b 	bl	8000618 <__aeabi_dmul>
 80062e2:	4602      	mov	r2, r0
 80062e4:	460b      	mov	r3, r1
 80062e6:	4630      	mov	r0, r6
 80062e8:	4639      	mov	r1, r7
 80062ea:	f7f9 ffdf 	bl	80002ac <__adddf3>
 80062ee:	4606      	mov	r6, r0
 80062f0:	460f      	mov	r7, r1
 80062f2:	f7fa fc41 	bl	8000b78 <__aeabi_d2iz>
 80062f6:	2200      	movs	r2, #0
 80062f8:	9000      	str	r0, [sp, #0]
 80062fa:	2300      	movs	r3, #0
 80062fc:	4630      	mov	r0, r6
 80062fe:	4639      	mov	r1, r7
 8006300:	f7fa fbfc 	bl	8000afc <__aeabi_dcmplt>
 8006304:	b150      	cbz	r0, 800631c <_dtoa_r+0x184>
 8006306:	9800      	ldr	r0, [sp, #0]
 8006308:	f7fa f91c 	bl	8000544 <__aeabi_i2d>
 800630c:	4632      	mov	r2, r6
 800630e:	463b      	mov	r3, r7
 8006310:	f7fa fbea 	bl	8000ae8 <__aeabi_dcmpeq>
 8006314:	b910      	cbnz	r0, 800631c <_dtoa_r+0x184>
 8006316:	9b00      	ldr	r3, [sp, #0]
 8006318:	3b01      	subs	r3, #1
 800631a:	9300      	str	r3, [sp, #0]
 800631c:	9b00      	ldr	r3, [sp, #0]
 800631e:	2b16      	cmp	r3, #22
 8006320:	d85a      	bhi.n	80063d8 <_dtoa_r+0x240>
 8006322:	9a00      	ldr	r2, [sp, #0]
 8006324:	4b57      	ldr	r3, [pc, #348]	; (8006484 <_dtoa_r+0x2ec>)
 8006326:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800632a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800632e:	ec51 0b19 	vmov	r0, r1, d9
 8006332:	f7fa fbe3 	bl	8000afc <__aeabi_dcmplt>
 8006336:	2800      	cmp	r0, #0
 8006338:	d050      	beq.n	80063dc <_dtoa_r+0x244>
 800633a:	9b00      	ldr	r3, [sp, #0]
 800633c:	3b01      	subs	r3, #1
 800633e:	9300      	str	r3, [sp, #0]
 8006340:	2300      	movs	r3, #0
 8006342:	930b      	str	r3, [sp, #44]	; 0x2c
 8006344:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006346:	1b5d      	subs	r5, r3, r5
 8006348:	1e6b      	subs	r3, r5, #1
 800634a:	9305      	str	r3, [sp, #20]
 800634c:	bf45      	ittet	mi
 800634e:	f1c5 0301 	rsbmi	r3, r5, #1
 8006352:	9304      	strmi	r3, [sp, #16]
 8006354:	2300      	movpl	r3, #0
 8006356:	2300      	movmi	r3, #0
 8006358:	bf4c      	ite	mi
 800635a:	9305      	strmi	r3, [sp, #20]
 800635c:	9304      	strpl	r3, [sp, #16]
 800635e:	9b00      	ldr	r3, [sp, #0]
 8006360:	2b00      	cmp	r3, #0
 8006362:	db3d      	blt.n	80063e0 <_dtoa_r+0x248>
 8006364:	9b05      	ldr	r3, [sp, #20]
 8006366:	9a00      	ldr	r2, [sp, #0]
 8006368:	920a      	str	r2, [sp, #40]	; 0x28
 800636a:	4413      	add	r3, r2
 800636c:	9305      	str	r3, [sp, #20]
 800636e:	2300      	movs	r3, #0
 8006370:	9307      	str	r3, [sp, #28]
 8006372:	9b06      	ldr	r3, [sp, #24]
 8006374:	2b09      	cmp	r3, #9
 8006376:	f200 8089 	bhi.w	800648c <_dtoa_r+0x2f4>
 800637a:	2b05      	cmp	r3, #5
 800637c:	bfc4      	itt	gt
 800637e:	3b04      	subgt	r3, #4
 8006380:	9306      	strgt	r3, [sp, #24]
 8006382:	9b06      	ldr	r3, [sp, #24]
 8006384:	f1a3 0302 	sub.w	r3, r3, #2
 8006388:	bfcc      	ite	gt
 800638a:	2500      	movgt	r5, #0
 800638c:	2501      	movle	r5, #1
 800638e:	2b03      	cmp	r3, #3
 8006390:	f200 8087 	bhi.w	80064a2 <_dtoa_r+0x30a>
 8006394:	e8df f003 	tbb	[pc, r3]
 8006398:	59383a2d 	.word	0x59383a2d
 800639c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80063a0:	441d      	add	r5, r3
 80063a2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80063a6:	2b20      	cmp	r3, #32
 80063a8:	bfc1      	itttt	gt
 80063aa:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80063ae:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80063b2:	fa0b f303 	lslgt.w	r3, fp, r3
 80063b6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80063ba:	bfda      	itte	le
 80063bc:	f1c3 0320 	rsble	r3, r3, #32
 80063c0:	fa06 f003 	lslle.w	r0, r6, r3
 80063c4:	4318      	orrgt	r0, r3
 80063c6:	f7fa f8ad 	bl	8000524 <__aeabi_ui2d>
 80063ca:	2301      	movs	r3, #1
 80063cc:	4606      	mov	r6, r0
 80063ce:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80063d2:	3d01      	subs	r5, #1
 80063d4:	930e      	str	r3, [sp, #56]	; 0x38
 80063d6:	e76a      	b.n	80062ae <_dtoa_r+0x116>
 80063d8:	2301      	movs	r3, #1
 80063da:	e7b2      	b.n	8006342 <_dtoa_r+0x1aa>
 80063dc:	900b      	str	r0, [sp, #44]	; 0x2c
 80063de:	e7b1      	b.n	8006344 <_dtoa_r+0x1ac>
 80063e0:	9b04      	ldr	r3, [sp, #16]
 80063e2:	9a00      	ldr	r2, [sp, #0]
 80063e4:	1a9b      	subs	r3, r3, r2
 80063e6:	9304      	str	r3, [sp, #16]
 80063e8:	4253      	negs	r3, r2
 80063ea:	9307      	str	r3, [sp, #28]
 80063ec:	2300      	movs	r3, #0
 80063ee:	930a      	str	r3, [sp, #40]	; 0x28
 80063f0:	e7bf      	b.n	8006372 <_dtoa_r+0x1da>
 80063f2:	2300      	movs	r3, #0
 80063f4:	9308      	str	r3, [sp, #32]
 80063f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	dc55      	bgt.n	80064a8 <_dtoa_r+0x310>
 80063fc:	2301      	movs	r3, #1
 80063fe:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006402:	461a      	mov	r2, r3
 8006404:	9209      	str	r2, [sp, #36]	; 0x24
 8006406:	e00c      	b.n	8006422 <_dtoa_r+0x28a>
 8006408:	2301      	movs	r3, #1
 800640a:	e7f3      	b.n	80063f4 <_dtoa_r+0x25c>
 800640c:	2300      	movs	r3, #0
 800640e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006410:	9308      	str	r3, [sp, #32]
 8006412:	9b00      	ldr	r3, [sp, #0]
 8006414:	4413      	add	r3, r2
 8006416:	9302      	str	r3, [sp, #8]
 8006418:	3301      	adds	r3, #1
 800641a:	2b01      	cmp	r3, #1
 800641c:	9303      	str	r3, [sp, #12]
 800641e:	bfb8      	it	lt
 8006420:	2301      	movlt	r3, #1
 8006422:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006424:	2200      	movs	r2, #0
 8006426:	6042      	str	r2, [r0, #4]
 8006428:	2204      	movs	r2, #4
 800642a:	f102 0614 	add.w	r6, r2, #20
 800642e:	429e      	cmp	r6, r3
 8006430:	6841      	ldr	r1, [r0, #4]
 8006432:	d93d      	bls.n	80064b0 <_dtoa_r+0x318>
 8006434:	4620      	mov	r0, r4
 8006436:	f001 f931 	bl	800769c <_Balloc>
 800643a:	9001      	str	r0, [sp, #4]
 800643c:	2800      	cmp	r0, #0
 800643e:	d13b      	bne.n	80064b8 <_dtoa_r+0x320>
 8006440:	4b11      	ldr	r3, [pc, #68]	; (8006488 <_dtoa_r+0x2f0>)
 8006442:	4602      	mov	r2, r0
 8006444:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006448:	e6c0      	b.n	80061cc <_dtoa_r+0x34>
 800644a:	2301      	movs	r3, #1
 800644c:	e7df      	b.n	800640e <_dtoa_r+0x276>
 800644e:	bf00      	nop
 8006450:	636f4361 	.word	0x636f4361
 8006454:	3fd287a7 	.word	0x3fd287a7
 8006458:	8b60c8b3 	.word	0x8b60c8b3
 800645c:	3fc68a28 	.word	0x3fc68a28
 8006460:	509f79fb 	.word	0x509f79fb
 8006464:	3fd34413 	.word	0x3fd34413
 8006468:	080090ce 	.word	0x080090ce
 800646c:	080090e5 	.word	0x080090e5
 8006470:	7ff00000 	.word	0x7ff00000
 8006474:	080090ca 	.word	0x080090ca
 8006478:	080090c1 	.word	0x080090c1
 800647c:	08008f45 	.word	0x08008f45
 8006480:	3ff80000 	.word	0x3ff80000
 8006484:	080092b8 	.word	0x080092b8
 8006488:	08009140 	.word	0x08009140
 800648c:	2501      	movs	r5, #1
 800648e:	2300      	movs	r3, #0
 8006490:	9306      	str	r3, [sp, #24]
 8006492:	9508      	str	r5, [sp, #32]
 8006494:	f04f 33ff 	mov.w	r3, #4294967295
 8006498:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800649c:	2200      	movs	r2, #0
 800649e:	2312      	movs	r3, #18
 80064a0:	e7b0      	b.n	8006404 <_dtoa_r+0x26c>
 80064a2:	2301      	movs	r3, #1
 80064a4:	9308      	str	r3, [sp, #32]
 80064a6:	e7f5      	b.n	8006494 <_dtoa_r+0x2fc>
 80064a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064aa:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80064ae:	e7b8      	b.n	8006422 <_dtoa_r+0x28a>
 80064b0:	3101      	adds	r1, #1
 80064b2:	6041      	str	r1, [r0, #4]
 80064b4:	0052      	lsls	r2, r2, #1
 80064b6:	e7b8      	b.n	800642a <_dtoa_r+0x292>
 80064b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064ba:	9a01      	ldr	r2, [sp, #4]
 80064bc:	601a      	str	r2, [r3, #0]
 80064be:	9b03      	ldr	r3, [sp, #12]
 80064c0:	2b0e      	cmp	r3, #14
 80064c2:	f200 809d 	bhi.w	8006600 <_dtoa_r+0x468>
 80064c6:	2d00      	cmp	r5, #0
 80064c8:	f000 809a 	beq.w	8006600 <_dtoa_r+0x468>
 80064cc:	9b00      	ldr	r3, [sp, #0]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	dd32      	ble.n	8006538 <_dtoa_r+0x3a0>
 80064d2:	4ab7      	ldr	r2, [pc, #732]	; (80067b0 <_dtoa_r+0x618>)
 80064d4:	f003 030f 	and.w	r3, r3, #15
 80064d8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80064dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80064e0:	9b00      	ldr	r3, [sp, #0]
 80064e2:	05d8      	lsls	r0, r3, #23
 80064e4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80064e8:	d516      	bpl.n	8006518 <_dtoa_r+0x380>
 80064ea:	4bb2      	ldr	r3, [pc, #712]	; (80067b4 <_dtoa_r+0x61c>)
 80064ec:	ec51 0b19 	vmov	r0, r1, d9
 80064f0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80064f4:	f7fa f9ba 	bl	800086c <__aeabi_ddiv>
 80064f8:	f007 070f 	and.w	r7, r7, #15
 80064fc:	4682      	mov	sl, r0
 80064fe:	468b      	mov	fp, r1
 8006500:	2503      	movs	r5, #3
 8006502:	4eac      	ldr	r6, [pc, #688]	; (80067b4 <_dtoa_r+0x61c>)
 8006504:	b957      	cbnz	r7, 800651c <_dtoa_r+0x384>
 8006506:	4642      	mov	r2, r8
 8006508:	464b      	mov	r3, r9
 800650a:	4650      	mov	r0, sl
 800650c:	4659      	mov	r1, fp
 800650e:	f7fa f9ad 	bl	800086c <__aeabi_ddiv>
 8006512:	4682      	mov	sl, r0
 8006514:	468b      	mov	fp, r1
 8006516:	e028      	b.n	800656a <_dtoa_r+0x3d2>
 8006518:	2502      	movs	r5, #2
 800651a:	e7f2      	b.n	8006502 <_dtoa_r+0x36a>
 800651c:	07f9      	lsls	r1, r7, #31
 800651e:	d508      	bpl.n	8006532 <_dtoa_r+0x39a>
 8006520:	4640      	mov	r0, r8
 8006522:	4649      	mov	r1, r9
 8006524:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006528:	f7fa f876 	bl	8000618 <__aeabi_dmul>
 800652c:	3501      	adds	r5, #1
 800652e:	4680      	mov	r8, r0
 8006530:	4689      	mov	r9, r1
 8006532:	107f      	asrs	r7, r7, #1
 8006534:	3608      	adds	r6, #8
 8006536:	e7e5      	b.n	8006504 <_dtoa_r+0x36c>
 8006538:	f000 809b 	beq.w	8006672 <_dtoa_r+0x4da>
 800653c:	9b00      	ldr	r3, [sp, #0]
 800653e:	4f9d      	ldr	r7, [pc, #628]	; (80067b4 <_dtoa_r+0x61c>)
 8006540:	425e      	negs	r6, r3
 8006542:	4b9b      	ldr	r3, [pc, #620]	; (80067b0 <_dtoa_r+0x618>)
 8006544:	f006 020f 	and.w	r2, r6, #15
 8006548:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800654c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006550:	ec51 0b19 	vmov	r0, r1, d9
 8006554:	f7fa f860 	bl	8000618 <__aeabi_dmul>
 8006558:	1136      	asrs	r6, r6, #4
 800655a:	4682      	mov	sl, r0
 800655c:	468b      	mov	fp, r1
 800655e:	2300      	movs	r3, #0
 8006560:	2502      	movs	r5, #2
 8006562:	2e00      	cmp	r6, #0
 8006564:	d17a      	bne.n	800665c <_dtoa_r+0x4c4>
 8006566:	2b00      	cmp	r3, #0
 8006568:	d1d3      	bne.n	8006512 <_dtoa_r+0x37a>
 800656a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800656c:	2b00      	cmp	r3, #0
 800656e:	f000 8082 	beq.w	8006676 <_dtoa_r+0x4de>
 8006572:	4b91      	ldr	r3, [pc, #580]	; (80067b8 <_dtoa_r+0x620>)
 8006574:	2200      	movs	r2, #0
 8006576:	4650      	mov	r0, sl
 8006578:	4659      	mov	r1, fp
 800657a:	f7fa fabf 	bl	8000afc <__aeabi_dcmplt>
 800657e:	2800      	cmp	r0, #0
 8006580:	d079      	beq.n	8006676 <_dtoa_r+0x4de>
 8006582:	9b03      	ldr	r3, [sp, #12]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d076      	beq.n	8006676 <_dtoa_r+0x4de>
 8006588:	9b02      	ldr	r3, [sp, #8]
 800658a:	2b00      	cmp	r3, #0
 800658c:	dd36      	ble.n	80065fc <_dtoa_r+0x464>
 800658e:	9b00      	ldr	r3, [sp, #0]
 8006590:	4650      	mov	r0, sl
 8006592:	4659      	mov	r1, fp
 8006594:	1e5f      	subs	r7, r3, #1
 8006596:	2200      	movs	r2, #0
 8006598:	4b88      	ldr	r3, [pc, #544]	; (80067bc <_dtoa_r+0x624>)
 800659a:	f7fa f83d 	bl	8000618 <__aeabi_dmul>
 800659e:	9e02      	ldr	r6, [sp, #8]
 80065a0:	4682      	mov	sl, r0
 80065a2:	468b      	mov	fp, r1
 80065a4:	3501      	adds	r5, #1
 80065a6:	4628      	mov	r0, r5
 80065a8:	f7f9 ffcc 	bl	8000544 <__aeabi_i2d>
 80065ac:	4652      	mov	r2, sl
 80065ae:	465b      	mov	r3, fp
 80065b0:	f7fa f832 	bl	8000618 <__aeabi_dmul>
 80065b4:	4b82      	ldr	r3, [pc, #520]	; (80067c0 <_dtoa_r+0x628>)
 80065b6:	2200      	movs	r2, #0
 80065b8:	f7f9 fe78 	bl	80002ac <__adddf3>
 80065bc:	46d0      	mov	r8, sl
 80065be:	46d9      	mov	r9, fp
 80065c0:	4682      	mov	sl, r0
 80065c2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80065c6:	2e00      	cmp	r6, #0
 80065c8:	d158      	bne.n	800667c <_dtoa_r+0x4e4>
 80065ca:	4b7e      	ldr	r3, [pc, #504]	; (80067c4 <_dtoa_r+0x62c>)
 80065cc:	2200      	movs	r2, #0
 80065ce:	4640      	mov	r0, r8
 80065d0:	4649      	mov	r1, r9
 80065d2:	f7f9 fe69 	bl	80002a8 <__aeabi_dsub>
 80065d6:	4652      	mov	r2, sl
 80065d8:	465b      	mov	r3, fp
 80065da:	4680      	mov	r8, r0
 80065dc:	4689      	mov	r9, r1
 80065de:	f7fa faab 	bl	8000b38 <__aeabi_dcmpgt>
 80065e2:	2800      	cmp	r0, #0
 80065e4:	f040 8295 	bne.w	8006b12 <_dtoa_r+0x97a>
 80065e8:	4652      	mov	r2, sl
 80065ea:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80065ee:	4640      	mov	r0, r8
 80065f0:	4649      	mov	r1, r9
 80065f2:	f7fa fa83 	bl	8000afc <__aeabi_dcmplt>
 80065f6:	2800      	cmp	r0, #0
 80065f8:	f040 8289 	bne.w	8006b0e <_dtoa_r+0x976>
 80065fc:	ec5b ab19 	vmov	sl, fp, d9
 8006600:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006602:	2b00      	cmp	r3, #0
 8006604:	f2c0 8148 	blt.w	8006898 <_dtoa_r+0x700>
 8006608:	9a00      	ldr	r2, [sp, #0]
 800660a:	2a0e      	cmp	r2, #14
 800660c:	f300 8144 	bgt.w	8006898 <_dtoa_r+0x700>
 8006610:	4b67      	ldr	r3, [pc, #412]	; (80067b0 <_dtoa_r+0x618>)
 8006612:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006616:	e9d3 8900 	ldrd	r8, r9, [r3]
 800661a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800661c:	2b00      	cmp	r3, #0
 800661e:	f280 80d5 	bge.w	80067cc <_dtoa_r+0x634>
 8006622:	9b03      	ldr	r3, [sp, #12]
 8006624:	2b00      	cmp	r3, #0
 8006626:	f300 80d1 	bgt.w	80067cc <_dtoa_r+0x634>
 800662a:	f040 826f 	bne.w	8006b0c <_dtoa_r+0x974>
 800662e:	4b65      	ldr	r3, [pc, #404]	; (80067c4 <_dtoa_r+0x62c>)
 8006630:	2200      	movs	r2, #0
 8006632:	4640      	mov	r0, r8
 8006634:	4649      	mov	r1, r9
 8006636:	f7f9 ffef 	bl	8000618 <__aeabi_dmul>
 800663a:	4652      	mov	r2, sl
 800663c:	465b      	mov	r3, fp
 800663e:	f7fa fa71 	bl	8000b24 <__aeabi_dcmpge>
 8006642:	9e03      	ldr	r6, [sp, #12]
 8006644:	4637      	mov	r7, r6
 8006646:	2800      	cmp	r0, #0
 8006648:	f040 8245 	bne.w	8006ad6 <_dtoa_r+0x93e>
 800664c:	9d01      	ldr	r5, [sp, #4]
 800664e:	2331      	movs	r3, #49	; 0x31
 8006650:	f805 3b01 	strb.w	r3, [r5], #1
 8006654:	9b00      	ldr	r3, [sp, #0]
 8006656:	3301      	adds	r3, #1
 8006658:	9300      	str	r3, [sp, #0]
 800665a:	e240      	b.n	8006ade <_dtoa_r+0x946>
 800665c:	07f2      	lsls	r2, r6, #31
 800665e:	d505      	bpl.n	800666c <_dtoa_r+0x4d4>
 8006660:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006664:	f7f9 ffd8 	bl	8000618 <__aeabi_dmul>
 8006668:	3501      	adds	r5, #1
 800666a:	2301      	movs	r3, #1
 800666c:	1076      	asrs	r6, r6, #1
 800666e:	3708      	adds	r7, #8
 8006670:	e777      	b.n	8006562 <_dtoa_r+0x3ca>
 8006672:	2502      	movs	r5, #2
 8006674:	e779      	b.n	800656a <_dtoa_r+0x3d2>
 8006676:	9f00      	ldr	r7, [sp, #0]
 8006678:	9e03      	ldr	r6, [sp, #12]
 800667a:	e794      	b.n	80065a6 <_dtoa_r+0x40e>
 800667c:	9901      	ldr	r1, [sp, #4]
 800667e:	4b4c      	ldr	r3, [pc, #304]	; (80067b0 <_dtoa_r+0x618>)
 8006680:	4431      	add	r1, r6
 8006682:	910d      	str	r1, [sp, #52]	; 0x34
 8006684:	9908      	ldr	r1, [sp, #32]
 8006686:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800668a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800668e:	2900      	cmp	r1, #0
 8006690:	d043      	beq.n	800671a <_dtoa_r+0x582>
 8006692:	494d      	ldr	r1, [pc, #308]	; (80067c8 <_dtoa_r+0x630>)
 8006694:	2000      	movs	r0, #0
 8006696:	f7fa f8e9 	bl	800086c <__aeabi_ddiv>
 800669a:	4652      	mov	r2, sl
 800669c:	465b      	mov	r3, fp
 800669e:	f7f9 fe03 	bl	80002a8 <__aeabi_dsub>
 80066a2:	9d01      	ldr	r5, [sp, #4]
 80066a4:	4682      	mov	sl, r0
 80066a6:	468b      	mov	fp, r1
 80066a8:	4649      	mov	r1, r9
 80066aa:	4640      	mov	r0, r8
 80066ac:	f7fa fa64 	bl	8000b78 <__aeabi_d2iz>
 80066b0:	4606      	mov	r6, r0
 80066b2:	f7f9 ff47 	bl	8000544 <__aeabi_i2d>
 80066b6:	4602      	mov	r2, r0
 80066b8:	460b      	mov	r3, r1
 80066ba:	4640      	mov	r0, r8
 80066bc:	4649      	mov	r1, r9
 80066be:	f7f9 fdf3 	bl	80002a8 <__aeabi_dsub>
 80066c2:	3630      	adds	r6, #48	; 0x30
 80066c4:	f805 6b01 	strb.w	r6, [r5], #1
 80066c8:	4652      	mov	r2, sl
 80066ca:	465b      	mov	r3, fp
 80066cc:	4680      	mov	r8, r0
 80066ce:	4689      	mov	r9, r1
 80066d0:	f7fa fa14 	bl	8000afc <__aeabi_dcmplt>
 80066d4:	2800      	cmp	r0, #0
 80066d6:	d163      	bne.n	80067a0 <_dtoa_r+0x608>
 80066d8:	4642      	mov	r2, r8
 80066da:	464b      	mov	r3, r9
 80066dc:	4936      	ldr	r1, [pc, #216]	; (80067b8 <_dtoa_r+0x620>)
 80066de:	2000      	movs	r0, #0
 80066e0:	f7f9 fde2 	bl	80002a8 <__aeabi_dsub>
 80066e4:	4652      	mov	r2, sl
 80066e6:	465b      	mov	r3, fp
 80066e8:	f7fa fa08 	bl	8000afc <__aeabi_dcmplt>
 80066ec:	2800      	cmp	r0, #0
 80066ee:	f040 80b5 	bne.w	800685c <_dtoa_r+0x6c4>
 80066f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80066f4:	429d      	cmp	r5, r3
 80066f6:	d081      	beq.n	80065fc <_dtoa_r+0x464>
 80066f8:	4b30      	ldr	r3, [pc, #192]	; (80067bc <_dtoa_r+0x624>)
 80066fa:	2200      	movs	r2, #0
 80066fc:	4650      	mov	r0, sl
 80066fe:	4659      	mov	r1, fp
 8006700:	f7f9 ff8a 	bl	8000618 <__aeabi_dmul>
 8006704:	4b2d      	ldr	r3, [pc, #180]	; (80067bc <_dtoa_r+0x624>)
 8006706:	4682      	mov	sl, r0
 8006708:	468b      	mov	fp, r1
 800670a:	4640      	mov	r0, r8
 800670c:	4649      	mov	r1, r9
 800670e:	2200      	movs	r2, #0
 8006710:	f7f9 ff82 	bl	8000618 <__aeabi_dmul>
 8006714:	4680      	mov	r8, r0
 8006716:	4689      	mov	r9, r1
 8006718:	e7c6      	b.n	80066a8 <_dtoa_r+0x510>
 800671a:	4650      	mov	r0, sl
 800671c:	4659      	mov	r1, fp
 800671e:	f7f9 ff7b 	bl	8000618 <__aeabi_dmul>
 8006722:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006724:	9d01      	ldr	r5, [sp, #4]
 8006726:	930f      	str	r3, [sp, #60]	; 0x3c
 8006728:	4682      	mov	sl, r0
 800672a:	468b      	mov	fp, r1
 800672c:	4649      	mov	r1, r9
 800672e:	4640      	mov	r0, r8
 8006730:	f7fa fa22 	bl	8000b78 <__aeabi_d2iz>
 8006734:	4606      	mov	r6, r0
 8006736:	f7f9 ff05 	bl	8000544 <__aeabi_i2d>
 800673a:	3630      	adds	r6, #48	; 0x30
 800673c:	4602      	mov	r2, r0
 800673e:	460b      	mov	r3, r1
 8006740:	4640      	mov	r0, r8
 8006742:	4649      	mov	r1, r9
 8006744:	f7f9 fdb0 	bl	80002a8 <__aeabi_dsub>
 8006748:	f805 6b01 	strb.w	r6, [r5], #1
 800674c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800674e:	429d      	cmp	r5, r3
 8006750:	4680      	mov	r8, r0
 8006752:	4689      	mov	r9, r1
 8006754:	f04f 0200 	mov.w	r2, #0
 8006758:	d124      	bne.n	80067a4 <_dtoa_r+0x60c>
 800675a:	4b1b      	ldr	r3, [pc, #108]	; (80067c8 <_dtoa_r+0x630>)
 800675c:	4650      	mov	r0, sl
 800675e:	4659      	mov	r1, fp
 8006760:	f7f9 fda4 	bl	80002ac <__adddf3>
 8006764:	4602      	mov	r2, r0
 8006766:	460b      	mov	r3, r1
 8006768:	4640      	mov	r0, r8
 800676a:	4649      	mov	r1, r9
 800676c:	f7fa f9e4 	bl	8000b38 <__aeabi_dcmpgt>
 8006770:	2800      	cmp	r0, #0
 8006772:	d173      	bne.n	800685c <_dtoa_r+0x6c4>
 8006774:	4652      	mov	r2, sl
 8006776:	465b      	mov	r3, fp
 8006778:	4913      	ldr	r1, [pc, #76]	; (80067c8 <_dtoa_r+0x630>)
 800677a:	2000      	movs	r0, #0
 800677c:	f7f9 fd94 	bl	80002a8 <__aeabi_dsub>
 8006780:	4602      	mov	r2, r0
 8006782:	460b      	mov	r3, r1
 8006784:	4640      	mov	r0, r8
 8006786:	4649      	mov	r1, r9
 8006788:	f7fa f9b8 	bl	8000afc <__aeabi_dcmplt>
 800678c:	2800      	cmp	r0, #0
 800678e:	f43f af35 	beq.w	80065fc <_dtoa_r+0x464>
 8006792:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006794:	1e6b      	subs	r3, r5, #1
 8006796:	930f      	str	r3, [sp, #60]	; 0x3c
 8006798:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800679c:	2b30      	cmp	r3, #48	; 0x30
 800679e:	d0f8      	beq.n	8006792 <_dtoa_r+0x5fa>
 80067a0:	9700      	str	r7, [sp, #0]
 80067a2:	e049      	b.n	8006838 <_dtoa_r+0x6a0>
 80067a4:	4b05      	ldr	r3, [pc, #20]	; (80067bc <_dtoa_r+0x624>)
 80067a6:	f7f9 ff37 	bl	8000618 <__aeabi_dmul>
 80067aa:	4680      	mov	r8, r0
 80067ac:	4689      	mov	r9, r1
 80067ae:	e7bd      	b.n	800672c <_dtoa_r+0x594>
 80067b0:	080092b8 	.word	0x080092b8
 80067b4:	08009290 	.word	0x08009290
 80067b8:	3ff00000 	.word	0x3ff00000
 80067bc:	40240000 	.word	0x40240000
 80067c0:	401c0000 	.word	0x401c0000
 80067c4:	40140000 	.word	0x40140000
 80067c8:	3fe00000 	.word	0x3fe00000
 80067cc:	9d01      	ldr	r5, [sp, #4]
 80067ce:	4656      	mov	r6, sl
 80067d0:	465f      	mov	r7, fp
 80067d2:	4642      	mov	r2, r8
 80067d4:	464b      	mov	r3, r9
 80067d6:	4630      	mov	r0, r6
 80067d8:	4639      	mov	r1, r7
 80067da:	f7fa f847 	bl	800086c <__aeabi_ddiv>
 80067de:	f7fa f9cb 	bl	8000b78 <__aeabi_d2iz>
 80067e2:	4682      	mov	sl, r0
 80067e4:	f7f9 feae 	bl	8000544 <__aeabi_i2d>
 80067e8:	4642      	mov	r2, r8
 80067ea:	464b      	mov	r3, r9
 80067ec:	f7f9 ff14 	bl	8000618 <__aeabi_dmul>
 80067f0:	4602      	mov	r2, r0
 80067f2:	460b      	mov	r3, r1
 80067f4:	4630      	mov	r0, r6
 80067f6:	4639      	mov	r1, r7
 80067f8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80067fc:	f7f9 fd54 	bl	80002a8 <__aeabi_dsub>
 8006800:	f805 6b01 	strb.w	r6, [r5], #1
 8006804:	9e01      	ldr	r6, [sp, #4]
 8006806:	9f03      	ldr	r7, [sp, #12]
 8006808:	1bae      	subs	r6, r5, r6
 800680a:	42b7      	cmp	r7, r6
 800680c:	4602      	mov	r2, r0
 800680e:	460b      	mov	r3, r1
 8006810:	d135      	bne.n	800687e <_dtoa_r+0x6e6>
 8006812:	f7f9 fd4b 	bl	80002ac <__adddf3>
 8006816:	4642      	mov	r2, r8
 8006818:	464b      	mov	r3, r9
 800681a:	4606      	mov	r6, r0
 800681c:	460f      	mov	r7, r1
 800681e:	f7fa f98b 	bl	8000b38 <__aeabi_dcmpgt>
 8006822:	b9d0      	cbnz	r0, 800685a <_dtoa_r+0x6c2>
 8006824:	4642      	mov	r2, r8
 8006826:	464b      	mov	r3, r9
 8006828:	4630      	mov	r0, r6
 800682a:	4639      	mov	r1, r7
 800682c:	f7fa f95c 	bl	8000ae8 <__aeabi_dcmpeq>
 8006830:	b110      	cbz	r0, 8006838 <_dtoa_r+0x6a0>
 8006832:	f01a 0f01 	tst.w	sl, #1
 8006836:	d110      	bne.n	800685a <_dtoa_r+0x6c2>
 8006838:	4620      	mov	r0, r4
 800683a:	ee18 1a10 	vmov	r1, s16
 800683e:	f000 ff6d 	bl	800771c <_Bfree>
 8006842:	2300      	movs	r3, #0
 8006844:	9800      	ldr	r0, [sp, #0]
 8006846:	702b      	strb	r3, [r5, #0]
 8006848:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800684a:	3001      	adds	r0, #1
 800684c:	6018      	str	r0, [r3, #0]
 800684e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006850:	2b00      	cmp	r3, #0
 8006852:	f43f acf1 	beq.w	8006238 <_dtoa_r+0xa0>
 8006856:	601d      	str	r5, [r3, #0]
 8006858:	e4ee      	b.n	8006238 <_dtoa_r+0xa0>
 800685a:	9f00      	ldr	r7, [sp, #0]
 800685c:	462b      	mov	r3, r5
 800685e:	461d      	mov	r5, r3
 8006860:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006864:	2a39      	cmp	r2, #57	; 0x39
 8006866:	d106      	bne.n	8006876 <_dtoa_r+0x6de>
 8006868:	9a01      	ldr	r2, [sp, #4]
 800686a:	429a      	cmp	r2, r3
 800686c:	d1f7      	bne.n	800685e <_dtoa_r+0x6c6>
 800686e:	9901      	ldr	r1, [sp, #4]
 8006870:	2230      	movs	r2, #48	; 0x30
 8006872:	3701      	adds	r7, #1
 8006874:	700a      	strb	r2, [r1, #0]
 8006876:	781a      	ldrb	r2, [r3, #0]
 8006878:	3201      	adds	r2, #1
 800687a:	701a      	strb	r2, [r3, #0]
 800687c:	e790      	b.n	80067a0 <_dtoa_r+0x608>
 800687e:	4ba6      	ldr	r3, [pc, #664]	; (8006b18 <_dtoa_r+0x980>)
 8006880:	2200      	movs	r2, #0
 8006882:	f7f9 fec9 	bl	8000618 <__aeabi_dmul>
 8006886:	2200      	movs	r2, #0
 8006888:	2300      	movs	r3, #0
 800688a:	4606      	mov	r6, r0
 800688c:	460f      	mov	r7, r1
 800688e:	f7fa f92b 	bl	8000ae8 <__aeabi_dcmpeq>
 8006892:	2800      	cmp	r0, #0
 8006894:	d09d      	beq.n	80067d2 <_dtoa_r+0x63a>
 8006896:	e7cf      	b.n	8006838 <_dtoa_r+0x6a0>
 8006898:	9a08      	ldr	r2, [sp, #32]
 800689a:	2a00      	cmp	r2, #0
 800689c:	f000 80d7 	beq.w	8006a4e <_dtoa_r+0x8b6>
 80068a0:	9a06      	ldr	r2, [sp, #24]
 80068a2:	2a01      	cmp	r2, #1
 80068a4:	f300 80ba 	bgt.w	8006a1c <_dtoa_r+0x884>
 80068a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80068aa:	2a00      	cmp	r2, #0
 80068ac:	f000 80b2 	beq.w	8006a14 <_dtoa_r+0x87c>
 80068b0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80068b4:	9e07      	ldr	r6, [sp, #28]
 80068b6:	9d04      	ldr	r5, [sp, #16]
 80068b8:	9a04      	ldr	r2, [sp, #16]
 80068ba:	441a      	add	r2, r3
 80068bc:	9204      	str	r2, [sp, #16]
 80068be:	9a05      	ldr	r2, [sp, #20]
 80068c0:	2101      	movs	r1, #1
 80068c2:	441a      	add	r2, r3
 80068c4:	4620      	mov	r0, r4
 80068c6:	9205      	str	r2, [sp, #20]
 80068c8:	f001 f82a 	bl	8007920 <__i2b>
 80068cc:	4607      	mov	r7, r0
 80068ce:	2d00      	cmp	r5, #0
 80068d0:	dd0c      	ble.n	80068ec <_dtoa_r+0x754>
 80068d2:	9b05      	ldr	r3, [sp, #20]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	dd09      	ble.n	80068ec <_dtoa_r+0x754>
 80068d8:	42ab      	cmp	r3, r5
 80068da:	9a04      	ldr	r2, [sp, #16]
 80068dc:	bfa8      	it	ge
 80068de:	462b      	movge	r3, r5
 80068e0:	1ad2      	subs	r2, r2, r3
 80068e2:	9204      	str	r2, [sp, #16]
 80068e4:	9a05      	ldr	r2, [sp, #20]
 80068e6:	1aed      	subs	r5, r5, r3
 80068e8:	1ad3      	subs	r3, r2, r3
 80068ea:	9305      	str	r3, [sp, #20]
 80068ec:	9b07      	ldr	r3, [sp, #28]
 80068ee:	b31b      	cbz	r3, 8006938 <_dtoa_r+0x7a0>
 80068f0:	9b08      	ldr	r3, [sp, #32]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	f000 80af 	beq.w	8006a56 <_dtoa_r+0x8be>
 80068f8:	2e00      	cmp	r6, #0
 80068fa:	dd13      	ble.n	8006924 <_dtoa_r+0x78c>
 80068fc:	4639      	mov	r1, r7
 80068fe:	4632      	mov	r2, r6
 8006900:	4620      	mov	r0, r4
 8006902:	f001 f8cd 	bl	8007aa0 <__pow5mult>
 8006906:	ee18 2a10 	vmov	r2, s16
 800690a:	4601      	mov	r1, r0
 800690c:	4607      	mov	r7, r0
 800690e:	4620      	mov	r0, r4
 8006910:	f001 f81c 	bl	800794c <__multiply>
 8006914:	ee18 1a10 	vmov	r1, s16
 8006918:	4680      	mov	r8, r0
 800691a:	4620      	mov	r0, r4
 800691c:	f000 fefe 	bl	800771c <_Bfree>
 8006920:	ee08 8a10 	vmov	s16, r8
 8006924:	9b07      	ldr	r3, [sp, #28]
 8006926:	1b9a      	subs	r2, r3, r6
 8006928:	d006      	beq.n	8006938 <_dtoa_r+0x7a0>
 800692a:	ee18 1a10 	vmov	r1, s16
 800692e:	4620      	mov	r0, r4
 8006930:	f001 f8b6 	bl	8007aa0 <__pow5mult>
 8006934:	ee08 0a10 	vmov	s16, r0
 8006938:	2101      	movs	r1, #1
 800693a:	4620      	mov	r0, r4
 800693c:	f000 fff0 	bl	8007920 <__i2b>
 8006940:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006942:	2b00      	cmp	r3, #0
 8006944:	4606      	mov	r6, r0
 8006946:	f340 8088 	ble.w	8006a5a <_dtoa_r+0x8c2>
 800694a:	461a      	mov	r2, r3
 800694c:	4601      	mov	r1, r0
 800694e:	4620      	mov	r0, r4
 8006950:	f001 f8a6 	bl	8007aa0 <__pow5mult>
 8006954:	9b06      	ldr	r3, [sp, #24]
 8006956:	2b01      	cmp	r3, #1
 8006958:	4606      	mov	r6, r0
 800695a:	f340 8081 	ble.w	8006a60 <_dtoa_r+0x8c8>
 800695e:	f04f 0800 	mov.w	r8, #0
 8006962:	6933      	ldr	r3, [r6, #16]
 8006964:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006968:	6918      	ldr	r0, [r3, #16]
 800696a:	f000 ff89 	bl	8007880 <__hi0bits>
 800696e:	f1c0 0020 	rsb	r0, r0, #32
 8006972:	9b05      	ldr	r3, [sp, #20]
 8006974:	4418      	add	r0, r3
 8006976:	f010 001f 	ands.w	r0, r0, #31
 800697a:	f000 8092 	beq.w	8006aa2 <_dtoa_r+0x90a>
 800697e:	f1c0 0320 	rsb	r3, r0, #32
 8006982:	2b04      	cmp	r3, #4
 8006984:	f340 808a 	ble.w	8006a9c <_dtoa_r+0x904>
 8006988:	f1c0 001c 	rsb	r0, r0, #28
 800698c:	9b04      	ldr	r3, [sp, #16]
 800698e:	4403      	add	r3, r0
 8006990:	9304      	str	r3, [sp, #16]
 8006992:	9b05      	ldr	r3, [sp, #20]
 8006994:	4403      	add	r3, r0
 8006996:	4405      	add	r5, r0
 8006998:	9305      	str	r3, [sp, #20]
 800699a:	9b04      	ldr	r3, [sp, #16]
 800699c:	2b00      	cmp	r3, #0
 800699e:	dd07      	ble.n	80069b0 <_dtoa_r+0x818>
 80069a0:	ee18 1a10 	vmov	r1, s16
 80069a4:	461a      	mov	r2, r3
 80069a6:	4620      	mov	r0, r4
 80069a8:	f001 f8d4 	bl	8007b54 <__lshift>
 80069ac:	ee08 0a10 	vmov	s16, r0
 80069b0:	9b05      	ldr	r3, [sp, #20]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	dd05      	ble.n	80069c2 <_dtoa_r+0x82a>
 80069b6:	4631      	mov	r1, r6
 80069b8:	461a      	mov	r2, r3
 80069ba:	4620      	mov	r0, r4
 80069bc:	f001 f8ca 	bl	8007b54 <__lshift>
 80069c0:	4606      	mov	r6, r0
 80069c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d06e      	beq.n	8006aa6 <_dtoa_r+0x90e>
 80069c8:	ee18 0a10 	vmov	r0, s16
 80069cc:	4631      	mov	r1, r6
 80069ce:	f001 f931 	bl	8007c34 <__mcmp>
 80069d2:	2800      	cmp	r0, #0
 80069d4:	da67      	bge.n	8006aa6 <_dtoa_r+0x90e>
 80069d6:	9b00      	ldr	r3, [sp, #0]
 80069d8:	3b01      	subs	r3, #1
 80069da:	ee18 1a10 	vmov	r1, s16
 80069de:	9300      	str	r3, [sp, #0]
 80069e0:	220a      	movs	r2, #10
 80069e2:	2300      	movs	r3, #0
 80069e4:	4620      	mov	r0, r4
 80069e6:	f000 febb 	bl	8007760 <__multadd>
 80069ea:	9b08      	ldr	r3, [sp, #32]
 80069ec:	ee08 0a10 	vmov	s16, r0
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	f000 81b1 	beq.w	8006d58 <_dtoa_r+0xbc0>
 80069f6:	2300      	movs	r3, #0
 80069f8:	4639      	mov	r1, r7
 80069fa:	220a      	movs	r2, #10
 80069fc:	4620      	mov	r0, r4
 80069fe:	f000 feaf 	bl	8007760 <__multadd>
 8006a02:	9b02      	ldr	r3, [sp, #8]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	4607      	mov	r7, r0
 8006a08:	f300 808e 	bgt.w	8006b28 <_dtoa_r+0x990>
 8006a0c:	9b06      	ldr	r3, [sp, #24]
 8006a0e:	2b02      	cmp	r3, #2
 8006a10:	dc51      	bgt.n	8006ab6 <_dtoa_r+0x91e>
 8006a12:	e089      	b.n	8006b28 <_dtoa_r+0x990>
 8006a14:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006a16:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006a1a:	e74b      	b.n	80068b4 <_dtoa_r+0x71c>
 8006a1c:	9b03      	ldr	r3, [sp, #12]
 8006a1e:	1e5e      	subs	r6, r3, #1
 8006a20:	9b07      	ldr	r3, [sp, #28]
 8006a22:	42b3      	cmp	r3, r6
 8006a24:	bfbf      	itttt	lt
 8006a26:	9b07      	ldrlt	r3, [sp, #28]
 8006a28:	9607      	strlt	r6, [sp, #28]
 8006a2a:	1af2      	sublt	r2, r6, r3
 8006a2c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006a2e:	bfb6      	itet	lt
 8006a30:	189b      	addlt	r3, r3, r2
 8006a32:	1b9e      	subge	r6, r3, r6
 8006a34:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006a36:	9b03      	ldr	r3, [sp, #12]
 8006a38:	bfb8      	it	lt
 8006a3a:	2600      	movlt	r6, #0
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	bfb7      	itett	lt
 8006a40:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006a44:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006a48:	1a9d      	sublt	r5, r3, r2
 8006a4a:	2300      	movlt	r3, #0
 8006a4c:	e734      	b.n	80068b8 <_dtoa_r+0x720>
 8006a4e:	9e07      	ldr	r6, [sp, #28]
 8006a50:	9d04      	ldr	r5, [sp, #16]
 8006a52:	9f08      	ldr	r7, [sp, #32]
 8006a54:	e73b      	b.n	80068ce <_dtoa_r+0x736>
 8006a56:	9a07      	ldr	r2, [sp, #28]
 8006a58:	e767      	b.n	800692a <_dtoa_r+0x792>
 8006a5a:	9b06      	ldr	r3, [sp, #24]
 8006a5c:	2b01      	cmp	r3, #1
 8006a5e:	dc18      	bgt.n	8006a92 <_dtoa_r+0x8fa>
 8006a60:	f1ba 0f00 	cmp.w	sl, #0
 8006a64:	d115      	bne.n	8006a92 <_dtoa_r+0x8fa>
 8006a66:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006a6a:	b993      	cbnz	r3, 8006a92 <_dtoa_r+0x8fa>
 8006a6c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006a70:	0d1b      	lsrs	r3, r3, #20
 8006a72:	051b      	lsls	r3, r3, #20
 8006a74:	b183      	cbz	r3, 8006a98 <_dtoa_r+0x900>
 8006a76:	9b04      	ldr	r3, [sp, #16]
 8006a78:	3301      	adds	r3, #1
 8006a7a:	9304      	str	r3, [sp, #16]
 8006a7c:	9b05      	ldr	r3, [sp, #20]
 8006a7e:	3301      	adds	r3, #1
 8006a80:	9305      	str	r3, [sp, #20]
 8006a82:	f04f 0801 	mov.w	r8, #1
 8006a86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	f47f af6a 	bne.w	8006962 <_dtoa_r+0x7ca>
 8006a8e:	2001      	movs	r0, #1
 8006a90:	e76f      	b.n	8006972 <_dtoa_r+0x7da>
 8006a92:	f04f 0800 	mov.w	r8, #0
 8006a96:	e7f6      	b.n	8006a86 <_dtoa_r+0x8ee>
 8006a98:	4698      	mov	r8, r3
 8006a9a:	e7f4      	b.n	8006a86 <_dtoa_r+0x8ee>
 8006a9c:	f43f af7d 	beq.w	800699a <_dtoa_r+0x802>
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	301c      	adds	r0, #28
 8006aa4:	e772      	b.n	800698c <_dtoa_r+0x7f4>
 8006aa6:	9b03      	ldr	r3, [sp, #12]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	dc37      	bgt.n	8006b1c <_dtoa_r+0x984>
 8006aac:	9b06      	ldr	r3, [sp, #24]
 8006aae:	2b02      	cmp	r3, #2
 8006ab0:	dd34      	ble.n	8006b1c <_dtoa_r+0x984>
 8006ab2:	9b03      	ldr	r3, [sp, #12]
 8006ab4:	9302      	str	r3, [sp, #8]
 8006ab6:	9b02      	ldr	r3, [sp, #8]
 8006ab8:	b96b      	cbnz	r3, 8006ad6 <_dtoa_r+0x93e>
 8006aba:	4631      	mov	r1, r6
 8006abc:	2205      	movs	r2, #5
 8006abe:	4620      	mov	r0, r4
 8006ac0:	f000 fe4e 	bl	8007760 <__multadd>
 8006ac4:	4601      	mov	r1, r0
 8006ac6:	4606      	mov	r6, r0
 8006ac8:	ee18 0a10 	vmov	r0, s16
 8006acc:	f001 f8b2 	bl	8007c34 <__mcmp>
 8006ad0:	2800      	cmp	r0, #0
 8006ad2:	f73f adbb 	bgt.w	800664c <_dtoa_r+0x4b4>
 8006ad6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ad8:	9d01      	ldr	r5, [sp, #4]
 8006ada:	43db      	mvns	r3, r3
 8006adc:	9300      	str	r3, [sp, #0]
 8006ade:	f04f 0800 	mov.w	r8, #0
 8006ae2:	4631      	mov	r1, r6
 8006ae4:	4620      	mov	r0, r4
 8006ae6:	f000 fe19 	bl	800771c <_Bfree>
 8006aea:	2f00      	cmp	r7, #0
 8006aec:	f43f aea4 	beq.w	8006838 <_dtoa_r+0x6a0>
 8006af0:	f1b8 0f00 	cmp.w	r8, #0
 8006af4:	d005      	beq.n	8006b02 <_dtoa_r+0x96a>
 8006af6:	45b8      	cmp	r8, r7
 8006af8:	d003      	beq.n	8006b02 <_dtoa_r+0x96a>
 8006afa:	4641      	mov	r1, r8
 8006afc:	4620      	mov	r0, r4
 8006afe:	f000 fe0d 	bl	800771c <_Bfree>
 8006b02:	4639      	mov	r1, r7
 8006b04:	4620      	mov	r0, r4
 8006b06:	f000 fe09 	bl	800771c <_Bfree>
 8006b0a:	e695      	b.n	8006838 <_dtoa_r+0x6a0>
 8006b0c:	2600      	movs	r6, #0
 8006b0e:	4637      	mov	r7, r6
 8006b10:	e7e1      	b.n	8006ad6 <_dtoa_r+0x93e>
 8006b12:	9700      	str	r7, [sp, #0]
 8006b14:	4637      	mov	r7, r6
 8006b16:	e599      	b.n	800664c <_dtoa_r+0x4b4>
 8006b18:	40240000 	.word	0x40240000
 8006b1c:	9b08      	ldr	r3, [sp, #32]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	f000 80ca 	beq.w	8006cb8 <_dtoa_r+0xb20>
 8006b24:	9b03      	ldr	r3, [sp, #12]
 8006b26:	9302      	str	r3, [sp, #8]
 8006b28:	2d00      	cmp	r5, #0
 8006b2a:	dd05      	ble.n	8006b38 <_dtoa_r+0x9a0>
 8006b2c:	4639      	mov	r1, r7
 8006b2e:	462a      	mov	r2, r5
 8006b30:	4620      	mov	r0, r4
 8006b32:	f001 f80f 	bl	8007b54 <__lshift>
 8006b36:	4607      	mov	r7, r0
 8006b38:	f1b8 0f00 	cmp.w	r8, #0
 8006b3c:	d05b      	beq.n	8006bf6 <_dtoa_r+0xa5e>
 8006b3e:	6879      	ldr	r1, [r7, #4]
 8006b40:	4620      	mov	r0, r4
 8006b42:	f000 fdab 	bl	800769c <_Balloc>
 8006b46:	4605      	mov	r5, r0
 8006b48:	b928      	cbnz	r0, 8006b56 <_dtoa_r+0x9be>
 8006b4a:	4b87      	ldr	r3, [pc, #540]	; (8006d68 <_dtoa_r+0xbd0>)
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006b52:	f7ff bb3b 	b.w	80061cc <_dtoa_r+0x34>
 8006b56:	693a      	ldr	r2, [r7, #16]
 8006b58:	3202      	adds	r2, #2
 8006b5a:	0092      	lsls	r2, r2, #2
 8006b5c:	f107 010c 	add.w	r1, r7, #12
 8006b60:	300c      	adds	r0, #12
 8006b62:	f000 fd8d 	bl	8007680 <memcpy>
 8006b66:	2201      	movs	r2, #1
 8006b68:	4629      	mov	r1, r5
 8006b6a:	4620      	mov	r0, r4
 8006b6c:	f000 fff2 	bl	8007b54 <__lshift>
 8006b70:	9b01      	ldr	r3, [sp, #4]
 8006b72:	f103 0901 	add.w	r9, r3, #1
 8006b76:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006b7a:	4413      	add	r3, r2
 8006b7c:	9305      	str	r3, [sp, #20]
 8006b7e:	f00a 0301 	and.w	r3, sl, #1
 8006b82:	46b8      	mov	r8, r7
 8006b84:	9304      	str	r3, [sp, #16]
 8006b86:	4607      	mov	r7, r0
 8006b88:	4631      	mov	r1, r6
 8006b8a:	ee18 0a10 	vmov	r0, s16
 8006b8e:	f7ff fa77 	bl	8006080 <quorem>
 8006b92:	4641      	mov	r1, r8
 8006b94:	9002      	str	r0, [sp, #8]
 8006b96:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006b9a:	ee18 0a10 	vmov	r0, s16
 8006b9e:	f001 f849 	bl	8007c34 <__mcmp>
 8006ba2:	463a      	mov	r2, r7
 8006ba4:	9003      	str	r0, [sp, #12]
 8006ba6:	4631      	mov	r1, r6
 8006ba8:	4620      	mov	r0, r4
 8006baa:	f001 f85f 	bl	8007c6c <__mdiff>
 8006bae:	68c2      	ldr	r2, [r0, #12]
 8006bb0:	f109 3bff 	add.w	fp, r9, #4294967295
 8006bb4:	4605      	mov	r5, r0
 8006bb6:	bb02      	cbnz	r2, 8006bfa <_dtoa_r+0xa62>
 8006bb8:	4601      	mov	r1, r0
 8006bba:	ee18 0a10 	vmov	r0, s16
 8006bbe:	f001 f839 	bl	8007c34 <__mcmp>
 8006bc2:	4602      	mov	r2, r0
 8006bc4:	4629      	mov	r1, r5
 8006bc6:	4620      	mov	r0, r4
 8006bc8:	9207      	str	r2, [sp, #28]
 8006bca:	f000 fda7 	bl	800771c <_Bfree>
 8006bce:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006bd2:	ea43 0102 	orr.w	r1, r3, r2
 8006bd6:	9b04      	ldr	r3, [sp, #16]
 8006bd8:	430b      	orrs	r3, r1
 8006bda:	464d      	mov	r5, r9
 8006bdc:	d10f      	bne.n	8006bfe <_dtoa_r+0xa66>
 8006bde:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006be2:	d02a      	beq.n	8006c3a <_dtoa_r+0xaa2>
 8006be4:	9b03      	ldr	r3, [sp, #12]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	dd02      	ble.n	8006bf0 <_dtoa_r+0xa58>
 8006bea:	9b02      	ldr	r3, [sp, #8]
 8006bec:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006bf0:	f88b a000 	strb.w	sl, [fp]
 8006bf4:	e775      	b.n	8006ae2 <_dtoa_r+0x94a>
 8006bf6:	4638      	mov	r0, r7
 8006bf8:	e7ba      	b.n	8006b70 <_dtoa_r+0x9d8>
 8006bfa:	2201      	movs	r2, #1
 8006bfc:	e7e2      	b.n	8006bc4 <_dtoa_r+0xa2c>
 8006bfe:	9b03      	ldr	r3, [sp, #12]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	db04      	blt.n	8006c0e <_dtoa_r+0xa76>
 8006c04:	9906      	ldr	r1, [sp, #24]
 8006c06:	430b      	orrs	r3, r1
 8006c08:	9904      	ldr	r1, [sp, #16]
 8006c0a:	430b      	orrs	r3, r1
 8006c0c:	d122      	bne.n	8006c54 <_dtoa_r+0xabc>
 8006c0e:	2a00      	cmp	r2, #0
 8006c10:	ddee      	ble.n	8006bf0 <_dtoa_r+0xa58>
 8006c12:	ee18 1a10 	vmov	r1, s16
 8006c16:	2201      	movs	r2, #1
 8006c18:	4620      	mov	r0, r4
 8006c1a:	f000 ff9b 	bl	8007b54 <__lshift>
 8006c1e:	4631      	mov	r1, r6
 8006c20:	ee08 0a10 	vmov	s16, r0
 8006c24:	f001 f806 	bl	8007c34 <__mcmp>
 8006c28:	2800      	cmp	r0, #0
 8006c2a:	dc03      	bgt.n	8006c34 <_dtoa_r+0xa9c>
 8006c2c:	d1e0      	bne.n	8006bf0 <_dtoa_r+0xa58>
 8006c2e:	f01a 0f01 	tst.w	sl, #1
 8006c32:	d0dd      	beq.n	8006bf0 <_dtoa_r+0xa58>
 8006c34:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006c38:	d1d7      	bne.n	8006bea <_dtoa_r+0xa52>
 8006c3a:	2339      	movs	r3, #57	; 0x39
 8006c3c:	f88b 3000 	strb.w	r3, [fp]
 8006c40:	462b      	mov	r3, r5
 8006c42:	461d      	mov	r5, r3
 8006c44:	3b01      	subs	r3, #1
 8006c46:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006c4a:	2a39      	cmp	r2, #57	; 0x39
 8006c4c:	d071      	beq.n	8006d32 <_dtoa_r+0xb9a>
 8006c4e:	3201      	adds	r2, #1
 8006c50:	701a      	strb	r2, [r3, #0]
 8006c52:	e746      	b.n	8006ae2 <_dtoa_r+0x94a>
 8006c54:	2a00      	cmp	r2, #0
 8006c56:	dd07      	ble.n	8006c68 <_dtoa_r+0xad0>
 8006c58:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006c5c:	d0ed      	beq.n	8006c3a <_dtoa_r+0xaa2>
 8006c5e:	f10a 0301 	add.w	r3, sl, #1
 8006c62:	f88b 3000 	strb.w	r3, [fp]
 8006c66:	e73c      	b.n	8006ae2 <_dtoa_r+0x94a>
 8006c68:	9b05      	ldr	r3, [sp, #20]
 8006c6a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006c6e:	4599      	cmp	r9, r3
 8006c70:	d047      	beq.n	8006d02 <_dtoa_r+0xb6a>
 8006c72:	ee18 1a10 	vmov	r1, s16
 8006c76:	2300      	movs	r3, #0
 8006c78:	220a      	movs	r2, #10
 8006c7a:	4620      	mov	r0, r4
 8006c7c:	f000 fd70 	bl	8007760 <__multadd>
 8006c80:	45b8      	cmp	r8, r7
 8006c82:	ee08 0a10 	vmov	s16, r0
 8006c86:	f04f 0300 	mov.w	r3, #0
 8006c8a:	f04f 020a 	mov.w	r2, #10
 8006c8e:	4641      	mov	r1, r8
 8006c90:	4620      	mov	r0, r4
 8006c92:	d106      	bne.n	8006ca2 <_dtoa_r+0xb0a>
 8006c94:	f000 fd64 	bl	8007760 <__multadd>
 8006c98:	4680      	mov	r8, r0
 8006c9a:	4607      	mov	r7, r0
 8006c9c:	f109 0901 	add.w	r9, r9, #1
 8006ca0:	e772      	b.n	8006b88 <_dtoa_r+0x9f0>
 8006ca2:	f000 fd5d 	bl	8007760 <__multadd>
 8006ca6:	4639      	mov	r1, r7
 8006ca8:	4680      	mov	r8, r0
 8006caa:	2300      	movs	r3, #0
 8006cac:	220a      	movs	r2, #10
 8006cae:	4620      	mov	r0, r4
 8006cb0:	f000 fd56 	bl	8007760 <__multadd>
 8006cb4:	4607      	mov	r7, r0
 8006cb6:	e7f1      	b.n	8006c9c <_dtoa_r+0xb04>
 8006cb8:	9b03      	ldr	r3, [sp, #12]
 8006cba:	9302      	str	r3, [sp, #8]
 8006cbc:	9d01      	ldr	r5, [sp, #4]
 8006cbe:	ee18 0a10 	vmov	r0, s16
 8006cc2:	4631      	mov	r1, r6
 8006cc4:	f7ff f9dc 	bl	8006080 <quorem>
 8006cc8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006ccc:	9b01      	ldr	r3, [sp, #4]
 8006cce:	f805 ab01 	strb.w	sl, [r5], #1
 8006cd2:	1aea      	subs	r2, r5, r3
 8006cd4:	9b02      	ldr	r3, [sp, #8]
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	dd09      	ble.n	8006cee <_dtoa_r+0xb56>
 8006cda:	ee18 1a10 	vmov	r1, s16
 8006cde:	2300      	movs	r3, #0
 8006ce0:	220a      	movs	r2, #10
 8006ce2:	4620      	mov	r0, r4
 8006ce4:	f000 fd3c 	bl	8007760 <__multadd>
 8006ce8:	ee08 0a10 	vmov	s16, r0
 8006cec:	e7e7      	b.n	8006cbe <_dtoa_r+0xb26>
 8006cee:	9b02      	ldr	r3, [sp, #8]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	bfc8      	it	gt
 8006cf4:	461d      	movgt	r5, r3
 8006cf6:	9b01      	ldr	r3, [sp, #4]
 8006cf8:	bfd8      	it	le
 8006cfa:	2501      	movle	r5, #1
 8006cfc:	441d      	add	r5, r3
 8006cfe:	f04f 0800 	mov.w	r8, #0
 8006d02:	ee18 1a10 	vmov	r1, s16
 8006d06:	2201      	movs	r2, #1
 8006d08:	4620      	mov	r0, r4
 8006d0a:	f000 ff23 	bl	8007b54 <__lshift>
 8006d0e:	4631      	mov	r1, r6
 8006d10:	ee08 0a10 	vmov	s16, r0
 8006d14:	f000 ff8e 	bl	8007c34 <__mcmp>
 8006d18:	2800      	cmp	r0, #0
 8006d1a:	dc91      	bgt.n	8006c40 <_dtoa_r+0xaa8>
 8006d1c:	d102      	bne.n	8006d24 <_dtoa_r+0xb8c>
 8006d1e:	f01a 0f01 	tst.w	sl, #1
 8006d22:	d18d      	bne.n	8006c40 <_dtoa_r+0xaa8>
 8006d24:	462b      	mov	r3, r5
 8006d26:	461d      	mov	r5, r3
 8006d28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006d2c:	2a30      	cmp	r2, #48	; 0x30
 8006d2e:	d0fa      	beq.n	8006d26 <_dtoa_r+0xb8e>
 8006d30:	e6d7      	b.n	8006ae2 <_dtoa_r+0x94a>
 8006d32:	9a01      	ldr	r2, [sp, #4]
 8006d34:	429a      	cmp	r2, r3
 8006d36:	d184      	bne.n	8006c42 <_dtoa_r+0xaaa>
 8006d38:	9b00      	ldr	r3, [sp, #0]
 8006d3a:	3301      	adds	r3, #1
 8006d3c:	9300      	str	r3, [sp, #0]
 8006d3e:	2331      	movs	r3, #49	; 0x31
 8006d40:	7013      	strb	r3, [r2, #0]
 8006d42:	e6ce      	b.n	8006ae2 <_dtoa_r+0x94a>
 8006d44:	4b09      	ldr	r3, [pc, #36]	; (8006d6c <_dtoa_r+0xbd4>)
 8006d46:	f7ff ba95 	b.w	8006274 <_dtoa_r+0xdc>
 8006d4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	f47f aa6e 	bne.w	800622e <_dtoa_r+0x96>
 8006d52:	4b07      	ldr	r3, [pc, #28]	; (8006d70 <_dtoa_r+0xbd8>)
 8006d54:	f7ff ba8e 	b.w	8006274 <_dtoa_r+0xdc>
 8006d58:	9b02      	ldr	r3, [sp, #8]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	dcae      	bgt.n	8006cbc <_dtoa_r+0xb24>
 8006d5e:	9b06      	ldr	r3, [sp, #24]
 8006d60:	2b02      	cmp	r3, #2
 8006d62:	f73f aea8 	bgt.w	8006ab6 <_dtoa_r+0x91e>
 8006d66:	e7a9      	b.n	8006cbc <_dtoa_r+0xb24>
 8006d68:	08009140 	.word	0x08009140
 8006d6c:	08008f44 	.word	0x08008f44
 8006d70:	080090c1 	.word	0x080090c1

08006d74 <std>:
 8006d74:	2300      	movs	r3, #0
 8006d76:	b510      	push	{r4, lr}
 8006d78:	4604      	mov	r4, r0
 8006d7a:	e9c0 3300 	strd	r3, r3, [r0]
 8006d7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006d82:	6083      	str	r3, [r0, #8]
 8006d84:	8181      	strh	r1, [r0, #12]
 8006d86:	6643      	str	r3, [r0, #100]	; 0x64
 8006d88:	81c2      	strh	r2, [r0, #14]
 8006d8a:	6183      	str	r3, [r0, #24]
 8006d8c:	4619      	mov	r1, r3
 8006d8e:	2208      	movs	r2, #8
 8006d90:	305c      	adds	r0, #92	; 0x5c
 8006d92:	f7fd fc07 	bl	80045a4 <memset>
 8006d96:	4b05      	ldr	r3, [pc, #20]	; (8006dac <std+0x38>)
 8006d98:	6263      	str	r3, [r4, #36]	; 0x24
 8006d9a:	4b05      	ldr	r3, [pc, #20]	; (8006db0 <std+0x3c>)
 8006d9c:	62a3      	str	r3, [r4, #40]	; 0x28
 8006d9e:	4b05      	ldr	r3, [pc, #20]	; (8006db4 <std+0x40>)
 8006da0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006da2:	4b05      	ldr	r3, [pc, #20]	; (8006db8 <std+0x44>)
 8006da4:	6224      	str	r4, [r4, #32]
 8006da6:	6323      	str	r3, [r4, #48]	; 0x30
 8006da8:	bd10      	pop	{r4, pc}
 8006daa:	bf00      	nop
 8006dac:	080087a9 	.word	0x080087a9
 8006db0:	080087cb 	.word	0x080087cb
 8006db4:	08008803 	.word	0x08008803
 8006db8:	08008827 	.word	0x08008827

08006dbc <_cleanup_r>:
 8006dbc:	4901      	ldr	r1, [pc, #4]	; (8006dc4 <_cleanup_r+0x8>)
 8006dbe:	f000 b8af 	b.w	8006f20 <_fwalk_reent>
 8006dc2:	bf00      	nop
 8006dc4:	08008b81 	.word	0x08008b81

08006dc8 <__sfmoreglue>:
 8006dc8:	b570      	push	{r4, r5, r6, lr}
 8006dca:	2268      	movs	r2, #104	; 0x68
 8006dcc:	1e4d      	subs	r5, r1, #1
 8006dce:	4355      	muls	r5, r2
 8006dd0:	460e      	mov	r6, r1
 8006dd2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006dd6:	f001 f9a5 	bl	8008124 <_malloc_r>
 8006dda:	4604      	mov	r4, r0
 8006ddc:	b140      	cbz	r0, 8006df0 <__sfmoreglue+0x28>
 8006dde:	2100      	movs	r1, #0
 8006de0:	e9c0 1600 	strd	r1, r6, [r0]
 8006de4:	300c      	adds	r0, #12
 8006de6:	60a0      	str	r0, [r4, #8]
 8006de8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006dec:	f7fd fbda 	bl	80045a4 <memset>
 8006df0:	4620      	mov	r0, r4
 8006df2:	bd70      	pop	{r4, r5, r6, pc}

08006df4 <__sfp_lock_acquire>:
 8006df4:	4801      	ldr	r0, [pc, #4]	; (8006dfc <__sfp_lock_acquire+0x8>)
 8006df6:	f000 bc26 	b.w	8007646 <__retarget_lock_acquire_recursive>
 8006dfa:	bf00      	nop
 8006dfc:	20000209 	.word	0x20000209

08006e00 <__sfp_lock_release>:
 8006e00:	4801      	ldr	r0, [pc, #4]	; (8006e08 <__sfp_lock_release+0x8>)
 8006e02:	f000 bc21 	b.w	8007648 <__retarget_lock_release_recursive>
 8006e06:	bf00      	nop
 8006e08:	20000209 	.word	0x20000209

08006e0c <__sinit_lock_acquire>:
 8006e0c:	4801      	ldr	r0, [pc, #4]	; (8006e14 <__sinit_lock_acquire+0x8>)
 8006e0e:	f000 bc1a 	b.w	8007646 <__retarget_lock_acquire_recursive>
 8006e12:	bf00      	nop
 8006e14:	2000020a 	.word	0x2000020a

08006e18 <__sinit_lock_release>:
 8006e18:	4801      	ldr	r0, [pc, #4]	; (8006e20 <__sinit_lock_release+0x8>)
 8006e1a:	f000 bc15 	b.w	8007648 <__retarget_lock_release_recursive>
 8006e1e:	bf00      	nop
 8006e20:	2000020a 	.word	0x2000020a

08006e24 <__sinit>:
 8006e24:	b510      	push	{r4, lr}
 8006e26:	4604      	mov	r4, r0
 8006e28:	f7ff fff0 	bl	8006e0c <__sinit_lock_acquire>
 8006e2c:	69a3      	ldr	r3, [r4, #24]
 8006e2e:	b11b      	cbz	r3, 8006e38 <__sinit+0x14>
 8006e30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e34:	f7ff bff0 	b.w	8006e18 <__sinit_lock_release>
 8006e38:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006e3c:	6523      	str	r3, [r4, #80]	; 0x50
 8006e3e:	4b13      	ldr	r3, [pc, #76]	; (8006e8c <__sinit+0x68>)
 8006e40:	4a13      	ldr	r2, [pc, #76]	; (8006e90 <__sinit+0x6c>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	62a2      	str	r2, [r4, #40]	; 0x28
 8006e46:	42a3      	cmp	r3, r4
 8006e48:	bf04      	itt	eq
 8006e4a:	2301      	moveq	r3, #1
 8006e4c:	61a3      	streq	r3, [r4, #24]
 8006e4e:	4620      	mov	r0, r4
 8006e50:	f000 f820 	bl	8006e94 <__sfp>
 8006e54:	6060      	str	r0, [r4, #4]
 8006e56:	4620      	mov	r0, r4
 8006e58:	f000 f81c 	bl	8006e94 <__sfp>
 8006e5c:	60a0      	str	r0, [r4, #8]
 8006e5e:	4620      	mov	r0, r4
 8006e60:	f000 f818 	bl	8006e94 <__sfp>
 8006e64:	2200      	movs	r2, #0
 8006e66:	60e0      	str	r0, [r4, #12]
 8006e68:	2104      	movs	r1, #4
 8006e6a:	6860      	ldr	r0, [r4, #4]
 8006e6c:	f7ff ff82 	bl	8006d74 <std>
 8006e70:	68a0      	ldr	r0, [r4, #8]
 8006e72:	2201      	movs	r2, #1
 8006e74:	2109      	movs	r1, #9
 8006e76:	f7ff ff7d 	bl	8006d74 <std>
 8006e7a:	68e0      	ldr	r0, [r4, #12]
 8006e7c:	2202      	movs	r2, #2
 8006e7e:	2112      	movs	r1, #18
 8006e80:	f7ff ff78 	bl	8006d74 <std>
 8006e84:	2301      	movs	r3, #1
 8006e86:	61a3      	str	r3, [r4, #24]
 8006e88:	e7d2      	b.n	8006e30 <__sinit+0xc>
 8006e8a:	bf00      	nop
 8006e8c:	08008f30 	.word	0x08008f30
 8006e90:	08006dbd 	.word	0x08006dbd

08006e94 <__sfp>:
 8006e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e96:	4607      	mov	r7, r0
 8006e98:	f7ff ffac 	bl	8006df4 <__sfp_lock_acquire>
 8006e9c:	4b1e      	ldr	r3, [pc, #120]	; (8006f18 <__sfp+0x84>)
 8006e9e:	681e      	ldr	r6, [r3, #0]
 8006ea0:	69b3      	ldr	r3, [r6, #24]
 8006ea2:	b913      	cbnz	r3, 8006eaa <__sfp+0x16>
 8006ea4:	4630      	mov	r0, r6
 8006ea6:	f7ff ffbd 	bl	8006e24 <__sinit>
 8006eaa:	3648      	adds	r6, #72	; 0x48
 8006eac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006eb0:	3b01      	subs	r3, #1
 8006eb2:	d503      	bpl.n	8006ebc <__sfp+0x28>
 8006eb4:	6833      	ldr	r3, [r6, #0]
 8006eb6:	b30b      	cbz	r3, 8006efc <__sfp+0x68>
 8006eb8:	6836      	ldr	r6, [r6, #0]
 8006eba:	e7f7      	b.n	8006eac <__sfp+0x18>
 8006ebc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006ec0:	b9d5      	cbnz	r5, 8006ef8 <__sfp+0x64>
 8006ec2:	4b16      	ldr	r3, [pc, #88]	; (8006f1c <__sfp+0x88>)
 8006ec4:	60e3      	str	r3, [r4, #12]
 8006ec6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006eca:	6665      	str	r5, [r4, #100]	; 0x64
 8006ecc:	f000 fbba 	bl	8007644 <__retarget_lock_init_recursive>
 8006ed0:	f7ff ff96 	bl	8006e00 <__sfp_lock_release>
 8006ed4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006ed8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006edc:	6025      	str	r5, [r4, #0]
 8006ede:	61a5      	str	r5, [r4, #24]
 8006ee0:	2208      	movs	r2, #8
 8006ee2:	4629      	mov	r1, r5
 8006ee4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006ee8:	f7fd fb5c 	bl	80045a4 <memset>
 8006eec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006ef0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006ef4:	4620      	mov	r0, r4
 8006ef6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ef8:	3468      	adds	r4, #104	; 0x68
 8006efa:	e7d9      	b.n	8006eb0 <__sfp+0x1c>
 8006efc:	2104      	movs	r1, #4
 8006efe:	4638      	mov	r0, r7
 8006f00:	f7ff ff62 	bl	8006dc8 <__sfmoreglue>
 8006f04:	4604      	mov	r4, r0
 8006f06:	6030      	str	r0, [r6, #0]
 8006f08:	2800      	cmp	r0, #0
 8006f0a:	d1d5      	bne.n	8006eb8 <__sfp+0x24>
 8006f0c:	f7ff ff78 	bl	8006e00 <__sfp_lock_release>
 8006f10:	230c      	movs	r3, #12
 8006f12:	603b      	str	r3, [r7, #0]
 8006f14:	e7ee      	b.n	8006ef4 <__sfp+0x60>
 8006f16:	bf00      	nop
 8006f18:	08008f30 	.word	0x08008f30
 8006f1c:	ffff0001 	.word	0xffff0001

08006f20 <_fwalk_reent>:
 8006f20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f24:	4606      	mov	r6, r0
 8006f26:	4688      	mov	r8, r1
 8006f28:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006f2c:	2700      	movs	r7, #0
 8006f2e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f32:	f1b9 0901 	subs.w	r9, r9, #1
 8006f36:	d505      	bpl.n	8006f44 <_fwalk_reent+0x24>
 8006f38:	6824      	ldr	r4, [r4, #0]
 8006f3a:	2c00      	cmp	r4, #0
 8006f3c:	d1f7      	bne.n	8006f2e <_fwalk_reent+0xe>
 8006f3e:	4638      	mov	r0, r7
 8006f40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f44:	89ab      	ldrh	r3, [r5, #12]
 8006f46:	2b01      	cmp	r3, #1
 8006f48:	d907      	bls.n	8006f5a <_fwalk_reent+0x3a>
 8006f4a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f4e:	3301      	adds	r3, #1
 8006f50:	d003      	beq.n	8006f5a <_fwalk_reent+0x3a>
 8006f52:	4629      	mov	r1, r5
 8006f54:	4630      	mov	r0, r6
 8006f56:	47c0      	blx	r8
 8006f58:	4307      	orrs	r7, r0
 8006f5a:	3568      	adds	r5, #104	; 0x68
 8006f5c:	e7e9      	b.n	8006f32 <_fwalk_reent+0x12>

08006f5e <rshift>:
 8006f5e:	6903      	ldr	r3, [r0, #16]
 8006f60:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006f64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006f68:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006f6c:	f100 0414 	add.w	r4, r0, #20
 8006f70:	dd45      	ble.n	8006ffe <rshift+0xa0>
 8006f72:	f011 011f 	ands.w	r1, r1, #31
 8006f76:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006f7a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006f7e:	d10c      	bne.n	8006f9a <rshift+0x3c>
 8006f80:	f100 0710 	add.w	r7, r0, #16
 8006f84:	4629      	mov	r1, r5
 8006f86:	42b1      	cmp	r1, r6
 8006f88:	d334      	bcc.n	8006ff4 <rshift+0x96>
 8006f8a:	1a9b      	subs	r3, r3, r2
 8006f8c:	009b      	lsls	r3, r3, #2
 8006f8e:	1eea      	subs	r2, r5, #3
 8006f90:	4296      	cmp	r6, r2
 8006f92:	bf38      	it	cc
 8006f94:	2300      	movcc	r3, #0
 8006f96:	4423      	add	r3, r4
 8006f98:	e015      	b.n	8006fc6 <rshift+0x68>
 8006f9a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006f9e:	f1c1 0820 	rsb	r8, r1, #32
 8006fa2:	40cf      	lsrs	r7, r1
 8006fa4:	f105 0e04 	add.w	lr, r5, #4
 8006fa8:	46a1      	mov	r9, r4
 8006faa:	4576      	cmp	r6, lr
 8006fac:	46f4      	mov	ip, lr
 8006fae:	d815      	bhi.n	8006fdc <rshift+0x7e>
 8006fb0:	1a9a      	subs	r2, r3, r2
 8006fb2:	0092      	lsls	r2, r2, #2
 8006fb4:	3a04      	subs	r2, #4
 8006fb6:	3501      	adds	r5, #1
 8006fb8:	42ae      	cmp	r6, r5
 8006fba:	bf38      	it	cc
 8006fbc:	2200      	movcc	r2, #0
 8006fbe:	18a3      	adds	r3, r4, r2
 8006fc0:	50a7      	str	r7, [r4, r2]
 8006fc2:	b107      	cbz	r7, 8006fc6 <rshift+0x68>
 8006fc4:	3304      	adds	r3, #4
 8006fc6:	1b1a      	subs	r2, r3, r4
 8006fc8:	42a3      	cmp	r3, r4
 8006fca:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006fce:	bf08      	it	eq
 8006fd0:	2300      	moveq	r3, #0
 8006fd2:	6102      	str	r2, [r0, #16]
 8006fd4:	bf08      	it	eq
 8006fd6:	6143      	streq	r3, [r0, #20]
 8006fd8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006fdc:	f8dc c000 	ldr.w	ip, [ip]
 8006fe0:	fa0c fc08 	lsl.w	ip, ip, r8
 8006fe4:	ea4c 0707 	orr.w	r7, ip, r7
 8006fe8:	f849 7b04 	str.w	r7, [r9], #4
 8006fec:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006ff0:	40cf      	lsrs	r7, r1
 8006ff2:	e7da      	b.n	8006faa <rshift+0x4c>
 8006ff4:	f851 cb04 	ldr.w	ip, [r1], #4
 8006ff8:	f847 cf04 	str.w	ip, [r7, #4]!
 8006ffc:	e7c3      	b.n	8006f86 <rshift+0x28>
 8006ffe:	4623      	mov	r3, r4
 8007000:	e7e1      	b.n	8006fc6 <rshift+0x68>

08007002 <__hexdig_fun>:
 8007002:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007006:	2b09      	cmp	r3, #9
 8007008:	d802      	bhi.n	8007010 <__hexdig_fun+0xe>
 800700a:	3820      	subs	r0, #32
 800700c:	b2c0      	uxtb	r0, r0
 800700e:	4770      	bx	lr
 8007010:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007014:	2b05      	cmp	r3, #5
 8007016:	d801      	bhi.n	800701c <__hexdig_fun+0x1a>
 8007018:	3847      	subs	r0, #71	; 0x47
 800701a:	e7f7      	b.n	800700c <__hexdig_fun+0xa>
 800701c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007020:	2b05      	cmp	r3, #5
 8007022:	d801      	bhi.n	8007028 <__hexdig_fun+0x26>
 8007024:	3827      	subs	r0, #39	; 0x27
 8007026:	e7f1      	b.n	800700c <__hexdig_fun+0xa>
 8007028:	2000      	movs	r0, #0
 800702a:	4770      	bx	lr

0800702c <__gethex>:
 800702c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007030:	ed2d 8b02 	vpush	{d8}
 8007034:	b089      	sub	sp, #36	; 0x24
 8007036:	ee08 0a10 	vmov	s16, r0
 800703a:	9304      	str	r3, [sp, #16]
 800703c:	4bb4      	ldr	r3, [pc, #720]	; (8007310 <__gethex+0x2e4>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	9301      	str	r3, [sp, #4]
 8007042:	4618      	mov	r0, r3
 8007044:	468b      	mov	fp, r1
 8007046:	4690      	mov	r8, r2
 8007048:	f7f9 f8d2 	bl	80001f0 <strlen>
 800704c:	9b01      	ldr	r3, [sp, #4]
 800704e:	f8db 2000 	ldr.w	r2, [fp]
 8007052:	4403      	add	r3, r0
 8007054:	4682      	mov	sl, r0
 8007056:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800705a:	9305      	str	r3, [sp, #20]
 800705c:	1c93      	adds	r3, r2, #2
 800705e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007062:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007066:	32fe      	adds	r2, #254	; 0xfe
 8007068:	18d1      	adds	r1, r2, r3
 800706a:	461f      	mov	r7, r3
 800706c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007070:	9100      	str	r1, [sp, #0]
 8007072:	2830      	cmp	r0, #48	; 0x30
 8007074:	d0f8      	beq.n	8007068 <__gethex+0x3c>
 8007076:	f7ff ffc4 	bl	8007002 <__hexdig_fun>
 800707a:	4604      	mov	r4, r0
 800707c:	2800      	cmp	r0, #0
 800707e:	d13a      	bne.n	80070f6 <__gethex+0xca>
 8007080:	9901      	ldr	r1, [sp, #4]
 8007082:	4652      	mov	r2, sl
 8007084:	4638      	mov	r0, r7
 8007086:	f001 fbd2 	bl	800882e <strncmp>
 800708a:	4605      	mov	r5, r0
 800708c:	2800      	cmp	r0, #0
 800708e:	d168      	bne.n	8007162 <__gethex+0x136>
 8007090:	f817 000a 	ldrb.w	r0, [r7, sl]
 8007094:	eb07 060a 	add.w	r6, r7, sl
 8007098:	f7ff ffb3 	bl	8007002 <__hexdig_fun>
 800709c:	2800      	cmp	r0, #0
 800709e:	d062      	beq.n	8007166 <__gethex+0x13a>
 80070a0:	4633      	mov	r3, r6
 80070a2:	7818      	ldrb	r0, [r3, #0]
 80070a4:	2830      	cmp	r0, #48	; 0x30
 80070a6:	461f      	mov	r7, r3
 80070a8:	f103 0301 	add.w	r3, r3, #1
 80070ac:	d0f9      	beq.n	80070a2 <__gethex+0x76>
 80070ae:	f7ff ffa8 	bl	8007002 <__hexdig_fun>
 80070b2:	2301      	movs	r3, #1
 80070b4:	fab0 f480 	clz	r4, r0
 80070b8:	0964      	lsrs	r4, r4, #5
 80070ba:	4635      	mov	r5, r6
 80070bc:	9300      	str	r3, [sp, #0]
 80070be:	463a      	mov	r2, r7
 80070c0:	4616      	mov	r6, r2
 80070c2:	3201      	adds	r2, #1
 80070c4:	7830      	ldrb	r0, [r6, #0]
 80070c6:	f7ff ff9c 	bl	8007002 <__hexdig_fun>
 80070ca:	2800      	cmp	r0, #0
 80070cc:	d1f8      	bne.n	80070c0 <__gethex+0x94>
 80070ce:	9901      	ldr	r1, [sp, #4]
 80070d0:	4652      	mov	r2, sl
 80070d2:	4630      	mov	r0, r6
 80070d4:	f001 fbab 	bl	800882e <strncmp>
 80070d8:	b980      	cbnz	r0, 80070fc <__gethex+0xd0>
 80070da:	b94d      	cbnz	r5, 80070f0 <__gethex+0xc4>
 80070dc:	eb06 050a 	add.w	r5, r6, sl
 80070e0:	462a      	mov	r2, r5
 80070e2:	4616      	mov	r6, r2
 80070e4:	3201      	adds	r2, #1
 80070e6:	7830      	ldrb	r0, [r6, #0]
 80070e8:	f7ff ff8b 	bl	8007002 <__hexdig_fun>
 80070ec:	2800      	cmp	r0, #0
 80070ee:	d1f8      	bne.n	80070e2 <__gethex+0xb6>
 80070f0:	1bad      	subs	r5, r5, r6
 80070f2:	00ad      	lsls	r5, r5, #2
 80070f4:	e004      	b.n	8007100 <__gethex+0xd4>
 80070f6:	2400      	movs	r4, #0
 80070f8:	4625      	mov	r5, r4
 80070fa:	e7e0      	b.n	80070be <__gethex+0x92>
 80070fc:	2d00      	cmp	r5, #0
 80070fe:	d1f7      	bne.n	80070f0 <__gethex+0xc4>
 8007100:	7833      	ldrb	r3, [r6, #0]
 8007102:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007106:	2b50      	cmp	r3, #80	; 0x50
 8007108:	d13b      	bne.n	8007182 <__gethex+0x156>
 800710a:	7873      	ldrb	r3, [r6, #1]
 800710c:	2b2b      	cmp	r3, #43	; 0x2b
 800710e:	d02c      	beq.n	800716a <__gethex+0x13e>
 8007110:	2b2d      	cmp	r3, #45	; 0x2d
 8007112:	d02e      	beq.n	8007172 <__gethex+0x146>
 8007114:	1c71      	adds	r1, r6, #1
 8007116:	f04f 0900 	mov.w	r9, #0
 800711a:	7808      	ldrb	r0, [r1, #0]
 800711c:	f7ff ff71 	bl	8007002 <__hexdig_fun>
 8007120:	1e43      	subs	r3, r0, #1
 8007122:	b2db      	uxtb	r3, r3
 8007124:	2b18      	cmp	r3, #24
 8007126:	d82c      	bhi.n	8007182 <__gethex+0x156>
 8007128:	f1a0 0210 	sub.w	r2, r0, #16
 800712c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007130:	f7ff ff67 	bl	8007002 <__hexdig_fun>
 8007134:	1e43      	subs	r3, r0, #1
 8007136:	b2db      	uxtb	r3, r3
 8007138:	2b18      	cmp	r3, #24
 800713a:	d91d      	bls.n	8007178 <__gethex+0x14c>
 800713c:	f1b9 0f00 	cmp.w	r9, #0
 8007140:	d000      	beq.n	8007144 <__gethex+0x118>
 8007142:	4252      	negs	r2, r2
 8007144:	4415      	add	r5, r2
 8007146:	f8cb 1000 	str.w	r1, [fp]
 800714a:	b1e4      	cbz	r4, 8007186 <__gethex+0x15a>
 800714c:	9b00      	ldr	r3, [sp, #0]
 800714e:	2b00      	cmp	r3, #0
 8007150:	bf14      	ite	ne
 8007152:	2700      	movne	r7, #0
 8007154:	2706      	moveq	r7, #6
 8007156:	4638      	mov	r0, r7
 8007158:	b009      	add	sp, #36	; 0x24
 800715a:	ecbd 8b02 	vpop	{d8}
 800715e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007162:	463e      	mov	r6, r7
 8007164:	4625      	mov	r5, r4
 8007166:	2401      	movs	r4, #1
 8007168:	e7ca      	b.n	8007100 <__gethex+0xd4>
 800716a:	f04f 0900 	mov.w	r9, #0
 800716e:	1cb1      	adds	r1, r6, #2
 8007170:	e7d3      	b.n	800711a <__gethex+0xee>
 8007172:	f04f 0901 	mov.w	r9, #1
 8007176:	e7fa      	b.n	800716e <__gethex+0x142>
 8007178:	230a      	movs	r3, #10
 800717a:	fb03 0202 	mla	r2, r3, r2, r0
 800717e:	3a10      	subs	r2, #16
 8007180:	e7d4      	b.n	800712c <__gethex+0x100>
 8007182:	4631      	mov	r1, r6
 8007184:	e7df      	b.n	8007146 <__gethex+0x11a>
 8007186:	1bf3      	subs	r3, r6, r7
 8007188:	3b01      	subs	r3, #1
 800718a:	4621      	mov	r1, r4
 800718c:	2b07      	cmp	r3, #7
 800718e:	dc0b      	bgt.n	80071a8 <__gethex+0x17c>
 8007190:	ee18 0a10 	vmov	r0, s16
 8007194:	f000 fa82 	bl	800769c <_Balloc>
 8007198:	4604      	mov	r4, r0
 800719a:	b940      	cbnz	r0, 80071ae <__gethex+0x182>
 800719c:	4b5d      	ldr	r3, [pc, #372]	; (8007314 <__gethex+0x2e8>)
 800719e:	4602      	mov	r2, r0
 80071a0:	21de      	movs	r1, #222	; 0xde
 80071a2:	485d      	ldr	r0, [pc, #372]	; (8007318 <__gethex+0x2ec>)
 80071a4:	f001 fc38 	bl	8008a18 <__assert_func>
 80071a8:	3101      	adds	r1, #1
 80071aa:	105b      	asrs	r3, r3, #1
 80071ac:	e7ee      	b.n	800718c <__gethex+0x160>
 80071ae:	f100 0914 	add.w	r9, r0, #20
 80071b2:	f04f 0b00 	mov.w	fp, #0
 80071b6:	f1ca 0301 	rsb	r3, sl, #1
 80071ba:	f8cd 9008 	str.w	r9, [sp, #8]
 80071be:	f8cd b000 	str.w	fp, [sp]
 80071c2:	9306      	str	r3, [sp, #24]
 80071c4:	42b7      	cmp	r7, r6
 80071c6:	d340      	bcc.n	800724a <__gethex+0x21e>
 80071c8:	9802      	ldr	r0, [sp, #8]
 80071ca:	9b00      	ldr	r3, [sp, #0]
 80071cc:	f840 3b04 	str.w	r3, [r0], #4
 80071d0:	eba0 0009 	sub.w	r0, r0, r9
 80071d4:	1080      	asrs	r0, r0, #2
 80071d6:	0146      	lsls	r6, r0, #5
 80071d8:	6120      	str	r0, [r4, #16]
 80071da:	4618      	mov	r0, r3
 80071dc:	f000 fb50 	bl	8007880 <__hi0bits>
 80071e0:	1a30      	subs	r0, r6, r0
 80071e2:	f8d8 6000 	ldr.w	r6, [r8]
 80071e6:	42b0      	cmp	r0, r6
 80071e8:	dd63      	ble.n	80072b2 <__gethex+0x286>
 80071ea:	1b87      	subs	r7, r0, r6
 80071ec:	4639      	mov	r1, r7
 80071ee:	4620      	mov	r0, r4
 80071f0:	f000 fef4 	bl	8007fdc <__any_on>
 80071f4:	4682      	mov	sl, r0
 80071f6:	b1a8      	cbz	r0, 8007224 <__gethex+0x1f8>
 80071f8:	1e7b      	subs	r3, r7, #1
 80071fa:	1159      	asrs	r1, r3, #5
 80071fc:	f003 021f 	and.w	r2, r3, #31
 8007200:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007204:	f04f 0a01 	mov.w	sl, #1
 8007208:	fa0a f202 	lsl.w	r2, sl, r2
 800720c:	420a      	tst	r2, r1
 800720e:	d009      	beq.n	8007224 <__gethex+0x1f8>
 8007210:	4553      	cmp	r3, sl
 8007212:	dd05      	ble.n	8007220 <__gethex+0x1f4>
 8007214:	1eb9      	subs	r1, r7, #2
 8007216:	4620      	mov	r0, r4
 8007218:	f000 fee0 	bl	8007fdc <__any_on>
 800721c:	2800      	cmp	r0, #0
 800721e:	d145      	bne.n	80072ac <__gethex+0x280>
 8007220:	f04f 0a02 	mov.w	sl, #2
 8007224:	4639      	mov	r1, r7
 8007226:	4620      	mov	r0, r4
 8007228:	f7ff fe99 	bl	8006f5e <rshift>
 800722c:	443d      	add	r5, r7
 800722e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007232:	42ab      	cmp	r3, r5
 8007234:	da4c      	bge.n	80072d0 <__gethex+0x2a4>
 8007236:	ee18 0a10 	vmov	r0, s16
 800723a:	4621      	mov	r1, r4
 800723c:	f000 fa6e 	bl	800771c <_Bfree>
 8007240:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007242:	2300      	movs	r3, #0
 8007244:	6013      	str	r3, [r2, #0]
 8007246:	27a3      	movs	r7, #163	; 0xa3
 8007248:	e785      	b.n	8007156 <__gethex+0x12a>
 800724a:	1e73      	subs	r3, r6, #1
 800724c:	9a05      	ldr	r2, [sp, #20]
 800724e:	9303      	str	r3, [sp, #12]
 8007250:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007254:	4293      	cmp	r3, r2
 8007256:	d019      	beq.n	800728c <__gethex+0x260>
 8007258:	f1bb 0f20 	cmp.w	fp, #32
 800725c:	d107      	bne.n	800726e <__gethex+0x242>
 800725e:	9b02      	ldr	r3, [sp, #8]
 8007260:	9a00      	ldr	r2, [sp, #0]
 8007262:	f843 2b04 	str.w	r2, [r3], #4
 8007266:	9302      	str	r3, [sp, #8]
 8007268:	2300      	movs	r3, #0
 800726a:	9300      	str	r3, [sp, #0]
 800726c:	469b      	mov	fp, r3
 800726e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007272:	f7ff fec6 	bl	8007002 <__hexdig_fun>
 8007276:	9b00      	ldr	r3, [sp, #0]
 8007278:	f000 000f 	and.w	r0, r0, #15
 800727c:	fa00 f00b 	lsl.w	r0, r0, fp
 8007280:	4303      	orrs	r3, r0
 8007282:	9300      	str	r3, [sp, #0]
 8007284:	f10b 0b04 	add.w	fp, fp, #4
 8007288:	9b03      	ldr	r3, [sp, #12]
 800728a:	e00d      	b.n	80072a8 <__gethex+0x27c>
 800728c:	9b03      	ldr	r3, [sp, #12]
 800728e:	9a06      	ldr	r2, [sp, #24]
 8007290:	4413      	add	r3, r2
 8007292:	42bb      	cmp	r3, r7
 8007294:	d3e0      	bcc.n	8007258 <__gethex+0x22c>
 8007296:	4618      	mov	r0, r3
 8007298:	9901      	ldr	r1, [sp, #4]
 800729a:	9307      	str	r3, [sp, #28]
 800729c:	4652      	mov	r2, sl
 800729e:	f001 fac6 	bl	800882e <strncmp>
 80072a2:	9b07      	ldr	r3, [sp, #28]
 80072a4:	2800      	cmp	r0, #0
 80072a6:	d1d7      	bne.n	8007258 <__gethex+0x22c>
 80072a8:	461e      	mov	r6, r3
 80072aa:	e78b      	b.n	80071c4 <__gethex+0x198>
 80072ac:	f04f 0a03 	mov.w	sl, #3
 80072b0:	e7b8      	b.n	8007224 <__gethex+0x1f8>
 80072b2:	da0a      	bge.n	80072ca <__gethex+0x29e>
 80072b4:	1a37      	subs	r7, r6, r0
 80072b6:	4621      	mov	r1, r4
 80072b8:	ee18 0a10 	vmov	r0, s16
 80072bc:	463a      	mov	r2, r7
 80072be:	f000 fc49 	bl	8007b54 <__lshift>
 80072c2:	1bed      	subs	r5, r5, r7
 80072c4:	4604      	mov	r4, r0
 80072c6:	f100 0914 	add.w	r9, r0, #20
 80072ca:	f04f 0a00 	mov.w	sl, #0
 80072ce:	e7ae      	b.n	800722e <__gethex+0x202>
 80072d0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80072d4:	42a8      	cmp	r0, r5
 80072d6:	dd72      	ble.n	80073be <__gethex+0x392>
 80072d8:	1b45      	subs	r5, r0, r5
 80072da:	42ae      	cmp	r6, r5
 80072dc:	dc36      	bgt.n	800734c <__gethex+0x320>
 80072de:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80072e2:	2b02      	cmp	r3, #2
 80072e4:	d02a      	beq.n	800733c <__gethex+0x310>
 80072e6:	2b03      	cmp	r3, #3
 80072e8:	d02c      	beq.n	8007344 <__gethex+0x318>
 80072ea:	2b01      	cmp	r3, #1
 80072ec:	d11c      	bne.n	8007328 <__gethex+0x2fc>
 80072ee:	42ae      	cmp	r6, r5
 80072f0:	d11a      	bne.n	8007328 <__gethex+0x2fc>
 80072f2:	2e01      	cmp	r6, #1
 80072f4:	d112      	bne.n	800731c <__gethex+0x2f0>
 80072f6:	9a04      	ldr	r2, [sp, #16]
 80072f8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80072fc:	6013      	str	r3, [r2, #0]
 80072fe:	2301      	movs	r3, #1
 8007300:	6123      	str	r3, [r4, #16]
 8007302:	f8c9 3000 	str.w	r3, [r9]
 8007306:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007308:	2762      	movs	r7, #98	; 0x62
 800730a:	601c      	str	r4, [r3, #0]
 800730c:	e723      	b.n	8007156 <__gethex+0x12a>
 800730e:	bf00      	nop
 8007310:	0800921c 	.word	0x0800921c
 8007314:	08009140 	.word	0x08009140
 8007318:	080091b4 	.word	0x080091b4
 800731c:	1e71      	subs	r1, r6, #1
 800731e:	4620      	mov	r0, r4
 8007320:	f000 fe5c 	bl	8007fdc <__any_on>
 8007324:	2800      	cmp	r0, #0
 8007326:	d1e6      	bne.n	80072f6 <__gethex+0x2ca>
 8007328:	ee18 0a10 	vmov	r0, s16
 800732c:	4621      	mov	r1, r4
 800732e:	f000 f9f5 	bl	800771c <_Bfree>
 8007332:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007334:	2300      	movs	r3, #0
 8007336:	6013      	str	r3, [r2, #0]
 8007338:	2750      	movs	r7, #80	; 0x50
 800733a:	e70c      	b.n	8007156 <__gethex+0x12a>
 800733c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800733e:	2b00      	cmp	r3, #0
 8007340:	d1f2      	bne.n	8007328 <__gethex+0x2fc>
 8007342:	e7d8      	b.n	80072f6 <__gethex+0x2ca>
 8007344:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007346:	2b00      	cmp	r3, #0
 8007348:	d1d5      	bne.n	80072f6 <__gethex+0x2ca>
 800734a:	e7ed      	b.n	8007328 <__gethex+0x2fc>
 800734c:	1e6f      	subs	r7, r5, #1
 800734e:	f1ba 0f00 	cmp.w	sl, #0
 8007352:	d131      	bne.n	80073b8 <__gethex+0x38c>
 8007354:	b127      	cbz	r7, 8007360 <__gethex+0x334>
 8007356:	4639      	mov	r1, r7
 8007358:	4620      	mov	r0, r4
 800735a:	f000 fe3f 	bl	8007fdc <__any_on>
 800735e:	4682      	mov	sl, r0
 8007360:	117b      	asrs	r3, r7, #5
 8007362:	2101      	movs	r1, #1
 8007364:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007368:	f007 071f 	and.w	r7, r7, #31
 800736c:	fa01 f707 	lsl.w	r7, r1, r7
 8007370:	421f      	tst	r7, r3
 8007372:	4629      	mov	r1, r5
 8007374:	4620      	mov	r0, r4
 8007376:	bf18      	it	ne
 8007378:	f04a 0a02 	orrne.w	sl, sl, #2
 800737c:	1b76      	subs	r6, r6, r5
 800737e:	f7ff fdee 	bl	8006f5e <rshift>
 8007382:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007386:	2702      	movs	r7, #2
 8007388:	f1ba 0f00 	cmp.w	sl, #0
 800738c:	d048      	beq.n	8007420 <__gethex+0x3f4>
 800738e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007392:	2b02      	cmp	r3, #2
 8007394:	d015      	beq.n	80073c2 <__gethex+0x396>
 8007396:	2b03      	cmp	r3, #3
 8007398:	d017      	beq.n	80073ca <__gethex+0x39e>
 800739a:	2b01      	cmp	r3, #1
 800739c:	d109      	bne.n	80073b2 <__gethex+0x386>
 800739e:	f01a 0f02 	tst.w	sl, #2
 80073a2:	d006      	beq.n	80073b2 <__gethex+0x386>
 80073a4:	f8d9 0000 	ldr.w	r0, [r9]
 80073a8:	ea4a 0a00 	orr.w	sl, sl, r0
 80073ac:	f01a 0f01 	tst.w	sl, #1
 80073b0:	d10e      	bne.n	80073d0 <__gethex+0x3a4>
 80073b2:	f047 0710 	orr.w	r7, r7, #16
 80073b6:	e033      	b.n	8007420 <__gethex+0x3f4>
 80073b8:	f04f 0a01 	mov.w	sl, #1
 80073bc:	e7d0      	b.n	8007360 <__gethex+0x334>
 80073be:	2701      	movs	r7, #1
 80073c0:	e7e2      	b.n	8007388 <__gethex+0x35c>
 80073c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80073c4:	f1c3 0301 	rsb	r3, r3, #1
 80073c8:	9315      	str	r3, [sp, #84]	; 0x54
 80073ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d0f0      	beq.n	80073b2 <__gethex+0x386>
 80073d0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80073d4:	f104 0314 	add.w	r3, r4, #20
 80073d8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80073dc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80073e0:	f04f 0c00 	mov.w	ip, #0
 80073e4:	4618      	mov	r0, r3
 80073e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80073ea:	f1b2 3fff 	cmp.w	r2, #4294967295
 80073ee:	d01c      	beq.n	800742a <__gethex+0x3fe>
 80073f0:	3201      	adds	r2, #1
 80073f2:	6002      	str	r2, [r0, #0]
 80073f4:	2f02      	cmp	r7, #2
 80073f6:	f104 0314 	add.w	r3, r4, #20
 80073fa:	d13f      	bne.n	800747c <__gethex+0x450>
 80073fc:	f8d8 2000 	ldr.w	r2, [r8]
 8007400:	3a01      	subs	r2, #1
 8007402:	42b2      	cmp	r2, r6
 8007404:	d10a      	bne.n	800741c <__gethex+0x3f0>
 8007406:	1171      	asrs	r1, r6, #5
 8007408:	2201      	movs	r2, #1
 800740a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800740e:	f006 061f 	and.w	r6, r6, #31
 8007412:	fa02 f606 	lsl.w	r6, r2, r6
 8007416:	421e      	tst	r6, r3
 8007418:	bf18      	it	ne
 800741a:	4617      	movne	r7, r2
 800741c:	f047 0720 	orr.w	r7, r7, #32
 8007420:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007422:	601c      	str	r4, [r3, #0]
 8007424:	9b04      	ldr	r3, [sp, #16]
 8007426:	601d      	str	r5, [r3, #0]
 8007428:	e695      	b.n	8007156 <__gethex+0x12a>
 800742a:	4299      	cmp	r1, r3
 800742c:	f843 cc04 	str.w	ip, [r3, #-4]
 8007430:	d8d8      	bhi.n	80073e4 <__gethex+0x3b8>
 8007432:	68a3      	ldr	r3, [r4, #8]
 8007434:	459b      	cmp	fp, r3
 8007436:	db19      	blt.n	800746c <__gethex+0x440>
 8007438:	6861      	ldr	r1, [r4, #4]
 800743a:	ee18 0a10 	vmov	r0, s16
 800743e:	3101      	adds	r1, #1
 8007440:	f000 f92c 	bl	800769c <_Balloc>
 8007444:	4681      	mov	r9, r0
 8007446:	b918      	cbnz	r0, 8007450 <__gethex+0x424>
 8007448:	4b1a      	ldr	r3, [pc, #104]	; (80074b4 <__gethex+0x488>)
 800744a:	4602      	mov	r2, r0
 800744c:	2184      	movs	r1, #132	; 0x84
 800744e:	e6a8      	b.n	80071a2 <__gethex+0x176>
 8007450:	6922      	ldr	r2, [r4, #16]
 8007452:	3202      	adds	r2, #2
 8007454:	f104 010c 	add.w	r1, r4, #12
 8007458:	0092      	lsls	r2, r2, #2
 800745a:	300c      	adds	r0, #12
 800745c:	f000 f910 	bl	8007680 <memcpy>
 8007460:	4621      	mov	r1, r4
 8007462:	ee18 0a10 	vmov	r0, s16
 8007466:	f000 f959 	bl	800771c <_Bfree>
 800746a:	464c      	mov	r4, r9
 800746c:	6923      	ldr	r3, [r4, #16]
 800746e:	1c5a      	adds	r2, r3, #1
 8007470:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007474:	6122      	str	r2, [r4, #16]
 8007476:	2201      	movs	r2, #1
 8007478:	615a      	str	r2, [r3, #20]
 800747a:	e7bb      	b.n	80073f4 <__gethex+0x3c8>
 800747c:	6922      	ldr	r2, [r4, #16]
 800747e:	455a      	cmp	r2, fp
 8007480:	dd0b      	ble.n	800749a <__gethex+0x46e>
 8007482:	2101      	movs	r1, #1
 8007484:	4620      	mov	r0, r4
 8007486:	f7ff fd6a 	bl	8006f5e <rshift>
 800748a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800748e:	3501      	adds	r5, #1
 8007490:	42ab      	cmp	r3, r5
 8007492:	f6ff aed0 	blt.w	8007236 <__gethex+0x20a>
 8007496:	2701      	movs	r7, #1
 8007498:	e7c0      	b.n	800741c <__gethex+0x3f0>
 800749a:	f016 061f 	ands.w	r6, r6, #31
 800749e:	d0fa      	beq.n	8007496 <__gethex+0x46a>
 80074a0:	4453      	add	r3, sl
 80074a2:	f1c6 0620 	rsb	r6, r6, #32
 80074a6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80074aa:	f000 f9e9 	bl	8007880 <__hi0bits>
 80074ae:	42b0      	cmp	r0, r6
 80074b0:	dbe7      	blt.n	8007482 <__gethex+0x456>
 80074b2:	e7f0      	b.n	8007496 <__gethex+0x46a>
 80074b4:	08009140 	.word	0x08009140

080074b8 <L_shift>:
 80074b8:	f1c2 0208 	rsb	r2, r2, #8
 80074bc:	0092      	lsls	r2, r2, #2
 80074be:	b570      	push	{r4, r5, r6, lr}
 80074c0:	f1c2 0620 	rsb	r6, r2, #32
 80074c4:	6843      	ldr	r3, [r0, #4]
 80074c6:	6804      	ldr	r4, [r0, #0]
 80074c8:	fa03 f506 	lsl.w	r5, r3, r6
 80074cc:	432c      	orrs	r4, r5
 80074ce:	40d3      	lsrs	r3, r2
 80074d0:	6004      	str	r4, [r0, #0]
 80074d2:	f840 3f04 	str.w	r3, [r0, #4]!
 80074d6:	4288      	cmp	r0, r1
 80074d8:	d3f4      	bcc.n	80074c4 <L_shift+0xc>
 80074da:	bd70      	pop	{r4, r5, r6, pc}

080074dc <__match>:
 80074dc:	b530      	push	{r4, r5, lr}
 80074de:	6803      	ldr	r3, [r0, #0]
 80074e0:	3301      	adds	r3, #1
 80074e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80074e6:	b914      	cbnz	r4, 80074ee <__match+0x12>
 80074e8:	6003      	str	r3, [r0, #0]
 80074ea:	2001      	movs	r0, #1
 80074ec:	bd30      	pop	{r4, r5, pc}
 80074ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80074f2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80074f6:	2d19      	cmp	r5, #25
 80074f8:	bf98      	it	ls
 80074fa:	3220      	addls	r2, #32
 80074fc:	42a2      	cmp	r2, r4
 80074fe:	d0f0      	beq.n	80074e2 <__match+0x6>
 8007500:	2000      	movs	r0, #0
 8007502:	e7f3      	b.n	80074ec <__match+0x10>

08007504 <__hexnan>:
 8007504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007508:	680b      	ldr	r3, [r1, #0]
 800750a:	115e      	asrs	r6, r3, #5
 800750c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007510:	f013 031f 	ands.w	r3, r3, #31
 8007514:	b087      	sub	sp, #28
 8007516:	bf18      	it	ne
 8007518:	3604      	addne	r6, #4
 800751a:	2500      	movs	r5, #0
 800751c:	1f37      	subs	r7, r6, #4
 800751e:	4690      	mov	r8, r2
 8007520:	6802      	ldr	r2, [r0, #0]
 8007522:	9301      	str	r3, [sp, #4]
 8007524:	4682      	mov	sl, r0
 8007526:	f846 5c04 	str.w	r5, [r6, #-4]
 800752a:	46b9      	mov	r9, r7
 800752c:	463c      	mov	r4, r7
 800752e:	9502      	str	r5, [sp, #8]
 8007530:	46ab      	mov	fp, r5
 8007532:	7851      	ldrb	r1, [r2, #1]
 8007534:	1c53      	adds	r3, r2, #1
 8007536:	9303      	str	r3, [sp, #12]
 8007538:	b341      	cbz	r1, 800758c <__hexnan+0x88>
 800753a:	4608      	mov	r0, r1
 800753c:	9205      	str	r2, [sp, #20]
 800753e:	9104      	str	r1, [sp, #16]
 8007540:	f7ff fd5f 	bl	8007002 <__hexdig_fun>
 8007544:	2800      	cmp	r0, #0
 8007546:	d14f      	bne.n	80075e8 <__hexnan+0xe4>
 8007548:	9904      	ldr	r1, [sp, #16]
 800754a:	9a05      	ldr	r2, [sp, #20]
 800754c:	2920      	cmp	r1, #32
 800754e:	d818      	bhi.n	8007582 <__hexnan+0x7e>
 8007550:	9b02      	ldr	r3, [sp, #8]
 8007552:	459b      	cmp	fp, r3
 8007554:	dd13      	ble.n	800757e <__hexnan+0x7a>
 8007556:	454c      	cmp	r4, r9
 8007558:	d206      	bcs.n	8007568 <__hexnan+0x64>
 800755a:	2d07      	cmp	r5, #7
 800755c:	dc04      	bgt.n	8007568 <__hexnan+0x64>
 800755e:	462a      	mov	r2, r5
 8007560:	4649      	mov	r1, r9
 8007562:	4620      	mov	r0, r4
 8007564:	f7ff ffa8 	bl	80074b8 <L_shift>
 8007568:	4544      	cmp	r4, r8
 800756a:	d950      	bls.n	800760e <__hexnan+0x10a>
 800756c:	2300      	movs	r3, #0
 800756e:	f1a4 0904 	sub.w	r9, r4, #4
 8007572:	f844 3c04 	str.w	r3, [r4, #-4]
 8007576:	f8cd b008 	str.w	fp, [sp, #8]
 800757a:	464c      	mov	r4, r9
 800757c:	461d      	mov	r5, r3
 800757e:	9a03      	ldr	r2, [sp, #12]
 8007580:	e7d7      	b.n	8007532 <__hexnan+0x2e>
 8007582:	2929      	cmp	r1, #41	; 0x29
 8007584:	d156      	bne.n	8007634 <__hexnan+0x130>
 8007586:	3202      	adds	r2, #2
 8007588:	f8ca 2000 	str.w	r2, [sl]
 800758c:	f1bb 0f00 	cmp.w	fp, #0
 8007590:	d050      	beq.n	8007634 <__hexnan+0x130>
 8007592:	454c      	cmp	r4, r9
 8007594:	d206      	bcs.n	80075a4 <__hexnan+0xa0>
 8007596:	2d07      	cmp	r5, #7
 8007598:	dc04      	bgt.n	80075a4 <__hexnan+0xa0>
 800759a:	462a      	mov	r2, r5
 800759c:	4649      	mov	r1, r9
 800759e:	4620      	mov	r0, r4
 80075a0:	f7ff ff8a 	bl	80074b8 <L_shift>
 80075a4:	4544      	cmp	r4, r8
 80075a6:	d934      	bls.n	8007612 <__hexnan+0x10e>
 80075a8:	f1a8 0204 	sub.w	r2, r8, #4
 80075ac:	4623      	mov	r3, r4
 80075ae:	f853 1b04 	ldr.w	r1, [r3], #4
 80075b2:	f842 1f04 	str.w	r1, [r2, #4]!
 80075b6:	429f      	cmp	r7, r3
 80075b8:	d2f9      	bcs.n	80075ae <__hexnan+0xaa>
 80075ba:	1b3b      	subs	r3, r7, r4
 80075bc:	f023 0303 	bic.w	r3, r3, #3
 80075c0:	3304      	adds	r3, #4
 80075c2:	3401      	adds	r4, #1
 80075c4:	3e03      	subs	r6, #3
 80075c6:	42b4      	cmp	r4, r6
 80075c8:	bf88      	it	hi
 80075ca:	2304      	movhi	r3, #4
 80075cc:	4443      	add	r3, r8
 80075ce:	2200      	movs	r2, #0
 80075d0:	f843 2b04 	str.w	r2, [r3], #4
 80075d4:	429f      	cmp	r7, r3
 80075d6:	d2fb      	bcs.n	80075d0 <__hexnan+0xcc>
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	b91b      	cbnz	r3, 80075e4 <__hexnan+0xe0>
 80075dc:	4547      	cmp	r7, r8
 80075de:	d127      	bne.n	8007630 <__hexnan+0x12c>
 80075e0:	2301      	movs	r3, #1
 80075e2:	603b      	str	r3, [r7, #0]
 80075e4:	2005      	movs	r0, #5
 80075e6:	e026      	b.n	8007636 <__hexnan+0x132>
 80075e8:	3501      	adds	r5, #1
 80075ea:	2d08      	cmp	r5, #8
 80075ec:	f10b 0b01 	add.w	fp, fp, #1
 80075f0:	dd06      	ble.n	8007600 <__hexnan+0xfc>
 80075f2:	4544      	cmp	r4, r8
 80075f4:	d9c3      	bls.n	800757e <__hexnan+0x7a>
 80075f6:	2300      	movs	r3, #0
 80075f8:	f844 3c04 	str.w	r3, [r4, #-4]
 80075fc:	2501      	movs	r5, #1
 80075fe:	3c04      	subs	r4, #4
 8007600:	6822      	ldr	r2, [r4, #0]
 8007602:	f000 000f 	and.w	r0, r0, #15
 8007606:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800760a:	6022      	str	r2, [r4, #0]
 800760c:	e7b7      	b.n	800757e <__hexnan+0x7a>
 800760e:	2508      	movs	r5, #8
 8007610:	e7b5      	b.n	800757e <__hexnan+0x7a>
 8007612:	9b01      	ldr	r3, [sp, #4]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d0df      	beq.n	80075d8 <__hexnan+0xd4>
 8007618:	f04f 32ff 	mov.w	r2, #4294967295
 800761c:	f1c3 0320 	rsb	r3, r3, #32
 8007620:	fa22 f303 	lsr.w	r3, r2, r3
 8007624:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007628:	401a      	ands	r2, r3
 800762a:	f846 2c04 	str.w	r2, [r6, #-4]
 800762e:	e7d3      	b.n	80075d8 <__hexnan+0xd4>
 8007630:	3f04      	subs	r7, #4
 8007632:	e7d1      	b.n	80075d8 <__hexnan+0xd4>
 8007634:	2004      	movs	r0, #4
 8007636:	b007      	add	sp, #28
 8007638:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800763c <_localeconv_r>:
 800763c:	4800      	ldr	r0, [pc, #0]	; (8007640 <_localeconv_r+0x4>)
 800763e:	4770      	bx	lr
 8007640:	20000164 	.word	0x20000164

08007644 <__retarget_lock_init_recursive>:
 8007644:	4770      	bx	lr

08007646 <__retarget_lock_acquire_recursive>:
 8007646:	4770      	bx	lr

08007648 <__retarget_lock_release_recursive>:
 8007648:	4770      	bx	lr
	...

0800764c <malloc>:
 800764c:	4b02      	ldr	r3, [pc, #8]	; (8007658 <malloc+0xc>)
 800764e:	4601      	mov	r1, r0
 8007650:	6818      	ldr	r0, [r3, #0]
 8007652:	f000 bd67 	b.w	8008124 <_malloc_r>
 8007656:	bf00      	nop
 8007658:	2000000c 	.word	0x2000000c

0800765c <__ascii_mbtowc>:
 800765c:	b082      	sub	sp, #8
 800765e:	b901      	cbnz	r1, 8007662 <__ascii_mbtowc+0x6>
 8007660:	a901      	add	r1, sp, #4
 8007662:	b142      	cbz	r2, 8007676 <__ascii_mbtowc+0x1a>
 8007664:	b14b      	cbz	r3, 800767a <__ascii_mbtowc+0x1e>
 8007666:	7813      	ldrb	r3, [r2, #0]
 8007668:	600b      	str	r3, [r1, #0]
 800766a:	7812      	ldrb	r2, [r2, #0]
 800766c:	1e10      	subs	r0, r2, #0
 800766e:	bf18      	it	ne
 8007670:	2001      	movne	r0, #1
 8007672:	b002      	add	sp, #8
 8007674:	4770      	bx	lr
 8007676:	4610      	mov	r0, r2
 8007678:	e7fb      	b.n	8007672 <__ascii_mbtowc+0x16>
 800767a:	f06f 0001 	mvn.w	r0, #1
 800767e:	e7f8      	b.n	8007672 <__ascii_mbtowc+0x16>

08007680 <memcpy>:
 8007680:	440a      	add	r2, r1
 8007682:	4291      	cmp	r1, r2
 8007684:	f100 33ff 	add.w	r3, r0, #4294967295
 8007688:	d100      	bne.n	800768c <memcpy+0xc>
 800768a:	4770      	bx	lr
 800768c:	b510      	push	{r4, lr}
 800768e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007692:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007696:	4291      	cmp	r1, r2
 8007698:	d1f9      	bne.n	800768e <memcpy+0xe>
 800769a:	bd10      	pop	{r4, pc}

0800769c <_Balloc>:
 800769c:	b570      	push	{r4, r5, r6, lr}
 800769e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80076a0:	4604      	mov	r4, r0
 80076a2:	460d      	mov	r5, r1
 80076a4:	b976      	cbnz	r6, 80076c4 <_Balloc+0x28>
 80076a6:	2010      	movs	r0, #16
 80076a8:	f7ff ffd0 	bl	800764c <malloc>
 80076ac:	4602      	mov	r2, r0
 80076ae:	6260      	str	r0, [r4, #36]	; 0x24
 80076b0:	b920      	cbnz	r0, 80076bc <_Balloc+0x20>
 80076b2:	4b18      	ldr	r3, [pc, #96]	; (8007714 <_Balloc+0x78>)
 80076b4:	4818      	ldr	r0, [pc, #96]	; (8007718 <_Balloc+0x7c>)
 80076b6:	2166      	movs	r1, #102	; 0x66
 80076b8:	f001 f9ae 	bl	8008a18 <__assert_func>
 80076bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80076c0:	6006      	str	r6, [r0, #0]
 80076c2:	60c6      	str	r6, [r0, #12]
 80076c4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80076c6:	68f3      	ldr	r3, [r6, #12]
 80076c8:	b183      	cbz	r3, 80076ec <_Balloc+0x50>
 80076ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80076cc:	68db      	ldr	r3, [r3, #12]
 80076ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80076d2:	b9b8      	cbnz	r0, 8007704 <_Balloc+0x68>
 80076d4:	2101      	movs	r1, #1
 80076d6:	fa01 f605 	lsl.w	r6, r1, r5
 80076da:	1d72      	adds	r2, r6, #5
 80076dc:	0092      	lsls	r2, r2, #2
 80076de:	4620      	mov	r0, r4
 80076e0:	f000 fc9d 	bl	800801e <_calloc_r>
 80076e4:	b160      	cbz	r0, 8007700 <_Balloc+0x64>
 80076e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80076ea:	e00e      	b.n	800770a <_Balloc+0x6e>
 80076ec:	2221      	movs	r2, #33	; 0x21
 80076ee:	2104      	movs	r1, #4
 80076f0:	4620      	mov	r0, r4
 80076f2:	f000 fc94 	bl	800801e <_calloc_r>
 80076f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80076f8:	60f0      	str	r0, [r6, #12]
 80076fa:	68db      	ldr	r3, [r3, #12]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d1e4      	bne.n	80076ca <_Balloc+0x2e>
 8007700:	2000      	movs	r0, #0
 8007702:	bd70      	pop	{r4, r5, r6, pc}
 8007704:	6802      	ldr	r2, [r0, #0]
 8007706:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800770a:	2300      	movs	r3, #0
 800770c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007710:	e7f7      	b.n	8007702 <_Balloc+0x66>
 8007712:	bf00      	nop
 8007714:	080090ce 	.word	0x080090ce
 8007718:	08009230 	.word	0x08009230

0800771c <_Bfree>:
 800771c:	b570      	push	{r4, r5, r6, lr}
 800771e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007720:	4605      	mov	r5, r0
 8007722:	460c      	mov	r4, r1
 8007724:	b976      	cbnz	r6, 8007744 <_Bfree+0x28>
 8007726:	2010      	movs	r0, #16
 8007728:	f7ff ff90 	bl	800764c <malloc>
 800772c:	4602      	mov	r2, r0
 800772e:	6268      	str	r0, [r5, #36]	; 0x24
 8007730:	b920      	cbnz	r0, 800773c <_Bfree+0x20>
 8007732:	4b09      	ldr	r3, [pc, #36]	; (8007758 <_Bfree+0x3c>)
 8007734:	4809      	ldr	r0, [pc, #36]	; (800775c <_Bfree+0x40>)
 8007736:	218a      	movs	r1, #138	; 0x8a
 8007738:	f001 f96e 	bl	8008a18 <__assert_func>
 800773c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007740:	6006      	str	r6, [r0, #0]
 8007742:	60c6      	str	r6, [r0, #12]
 8007744:	b13c      	cbz	r4, 8007756 <_Bfree+0x3a>
 8007746:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007748:	6862      	ldr	r2, [r4, #4]
 800774a:	68db      	ldr	r3, [r3, #12]
 800774c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007750:	6021      	str	r1, [r4, #0]
 8007752:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007756:	bd70      	pop	{r4, r5, r6, pc}
 8007758:	080090ce 	.word	0x080090ce
 800775c:	08009230 	.word	0x08009230

08007760 <__multadd>:
 8007760:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007764:	690d      	ldr	r5, [r1, #16]
 8007766:	4607      	mov	r7, r0
 8007768:	460c      	mov	r4, r1
 800776a:	461e      	mov	r6, r3
 800776c:	f101 0c14 	add.w	ip, r1, #20
 8007770:	2000      	movs	r0, #0
 8007772:	f8dc 3000 	ldr.w	r3, [ip]
 8007776:	b299      	uxth	r1, r3
 8007778:	fb02 6101 	mla	r1, r2, r1, r6
 800777c:	0c1e      	lsrs	r6, r3, #16
 800777e:	0c0b      	lsrs	r3, r1, #16
 8007780:	fb02 3306 	mla	r3, r2, r6, r3
 8007784:	b289      	uxth	r1, r1
 8007786:	3001      	adds	r0, #1
 8007788:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800778c:	4285      	cmp	r5, r0
 800778e:	f84c 1b04 	str.w	r1, [ip], #4
 8007792:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007796:	dcec      	bgt.n	8007772 <__multadd+0x12>
 8007798:	b30e      	cbz	r6, 80077de <__multadd+0x7e>
 800779a:	68a3      	ldr	r3, [r4, #8]
 800779c:	42ab      	cmp	r3, r5
 800779e:	dc19      	bgt.n	80077d4 <__multadd+0x74>
 80077a0:	6861      	ldr	r1, [r4, #4]
 80077a2:	4638      	mov	r0, r7
 80077a4:	3101      	adds	r1, #1
 80077a6:	f7ff ff79 	bl	800769c <_Balloc>
 80077aa:	4680      	mov	r8, r0
 80077ac:	b928      	cbnz	r0, 80077ba <__multadd+0x5a>
 80077ae:	4602      	mov	r2, r0
 80077b0:	4b0c      	ldr	r3, [pc, #48]	; (80077e4 <__multadd+0x84>)
 80077b2:	480d      	ldr	r0, [pc, #52]	; (80077e8 <__multadd+0x88>)
 80077b4:	21b5      	movs	r1, #181	; 0xb5
 80077b6:	f001 f92f 	bl	8008a18 <__assert_func>
 80077ba:	6922      	ldr	r2, [r4, #16]
 80077bc:	3202      	adds	r2, #2
 80077be:	f104 010c 	add.w	r1, r4, #12
 80077c2:	0092      	lsls	r2, r2, #2
 80077c4:	300c      	adds	r0, #12
 80077c6:	f7ff ff5b 	bl	8007680 <memcpy>
 80077ca:	4621      	mov	r1, r4
 80077cc:	4638      	mov	r0, r7
 80077ce:	f7ff ffa5 	bl	800771c <_Bfree>
 80077d2:	4644      	mov	r4, r8
 80077d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80077d8:	3501      	adds	r5, #1
 80077da:	615e      	str	r6, [r3, #20]
 80077dc:	6125      	str	r5, [r4, #16]
 80077de:	4620      	mov	r0, r4
 80077e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077e4:	08009140 	.word	0x08009140
 80077e8:	08009230 	.word	0x08009230

080077ec <__s2b>:
 80077ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077f0:	460c      	mov	r4, r1
 80077f2:	4615      	mov	r5, r2
 80077f4:	461f      	mov	r7, r3
 80077f6:	2209      	movs	r2, #9
 80077f8:	3308      	adds	r3, #8
 80077fa:	4606      	mov	r6, r0
 80077fc:	fb93 f3f2 	sdiv	r3, r3, r2
 8007800:	2100      	movs	r1, #0
 8007802:	2201      	movs	r2, #1
 8007804:	429a      	cmp	r2, r3
 8007806:	db09      	blt.n	800781c <__s2b+0x30>
 8007808:	4630      	mov	r0, r6
 800780a:	f7ff ff47 	bl	800769c <_Balloc>
 800780e:	b940      	cbnz	r0, 8007822 <__s2b+0x36>
 8007810:	4602      	mov	r2, r0
 8007812:	4b19      	ldr	r3, [pc, #100]	; (8007878 <__s2b+0x8c>)
 8007814:	4819      	ldr	r0, [pc, #100]	; (800787c <__s2b+0x90>)
 8007816:	21ce      	movs	r1, #206	; 0xce
 8007818:	f001 f8fe 	bl	8008a18 <__assert_func>
 800781c:	0052      	lsls	r2, r2, #1
 800781e:	3101      	adds	r1, #1
 8007820:	e7f0      	b.n	8007804 <__s2b+0x18>
 8007822:	9b08      	ldr	r3, [sp, #32]
 8007824:	6143      	str	r3, [r0, #20]
 8007826:	2d09      	cmp	r5, #9
 8007828:	f04f 0301 	mov.w	r3, #1
 800782c:	6103      	str	r3, [r0, #16]
 800782e:	dd16      	ble.n	800785e <__s2b+0x72>
 8007830:	f104 0909 	add.w	r9, r4, #9
 8007834:	46c8      	mov	r8, r9
 8007836:	442c      	add	r4, r5
 8007838:	f818 3b01 	ldrb.w	r3, [r8], #1
 800783c:	4601      	mov	r1, r0
 800783e:	3b30      	subs	r3, #48	; 0x30
 8007840:	220a      	movs	r2, #10
 8007842:	4630      	mov	r0, r6
 8007844:	f7ff ff8c 	bl	8007760 <__multadd>
 8007848:	45a0      	cmp	r8, r4
 800784a:	d1f5      	bne.n	8007838 <__s2b+0x4c>
 800784c:	f1a5 0408 	sub.w	r4, r5, #8
 8007850:	444c      	add	r4, r9
 8007852:	1b2d      	subs	r5, r5, r4
 8007854:	1963      	adds	r3, r4, r5
 8007856:	42bb      	cmp	r3, r7
 8007858:	db04      	blt.n	8007864 <__s2b+0x78>
 800785a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800785e:	340a      	adds	r4, #10
 8007860:	2509      	movs	r5, #9
 8007862:	e7f6      	b.n	8007852 <__s2b+0x66>
 8007864:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007868:	4601      	mov	r1, r0
 800786a:	3b30      	subs	r3, #48	; 0x30
 800786c:	220a      	movs	r2, #10
 800786e:	4630      	mov	r0, r6
 8007870:	f7ff ff76 	bl	8007760 <__multadd>
 8007874:	e7ee      	b.n	8007854 <__s2b+0x68>
 8007876:	bf00      	nop
 8007878:	08009140 	.word	0x08009140
 800787c:	08009230 	.word	0x08009230

08007880 <__hi0bits>:
 8007880:	0c03      	lsrs	r3, r0, #16
 8007882:	041b      	lsls	r3, r3, #16
 8007884:	b9d3      	cbnz	r3, 80078bc <__hi0bits+0x3c>
 8007886:	0400      	lsls	r0, r0, #16
 8007888:	2310      	movs	r3, #16
 800788a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800788e:	bf04      	itt	eq
 8007890:	0200      	lsleq	r0, r0, #8
 8007892:	3308      	addeq	r3, #8
 8007894:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007898:	bf04      	itt	eq
 800789a:	0100      	lsleq	r0, r0, #4
 800789c:	3304      	addeq	r3, #4
 800789e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80078a2:	bf04      	itt	eq
 80078a4:	0080      	lsleq	r0, r0, #2
 80078a6:	3302      	addeq	r3, #2
 80078a8:	2800      	cmp	r0, #0
 80078aa:	db05      	blt.n	80078b8 <__hi0bits+0x38>
 80078ac:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80078b0:	f103 0301 	add.w	r3, r3, #1
 80078b4:	bf08      	it	eq
 80078b6:	2320      	moveq	r3, #32
 80078b8:	4618      	mov	r0, r3
 80078ba:	4770      	bx	lr
 80078bc:	2300      	movs	r3, #0
 80078be:	e7e4      	b.n	800788a <__hi0bits+0xa>

080078c0 <__lo0bits>:
 80078c0:	6803      	ldr	r3, [r0, #0]
 80078c2:	f013 0207 	ands.w	r2, r3, #7
 80078c6:	4601      	mov	r1, r0
 80078c8:	d00b      	beq.n	80078e2 <__lo0bits+0x22>
 80078ca:	07da      	lsls	r2, r3, #31
 80078cc:	d423      	bmi.n	8007916 <__lo0bits+0x56>
 80078ce:	0798      	lsls	r0, r3, #30
 80078d0:	bf49      	itett	mi
 80078d2:	085b      	lsrmi	r3, r3, #1
 80078d4:	089b      	lsrpl	r3, r3, #2
 80078d6:	2001      	movmi	r0, #1
 80078d8:	600b      	strmi	r3, [r1, #0]
 80078da:	bf5c      	itt	pl
 80078dc:	600b      	strpl	r3, [r1, #0]
 80078de:	2002      	movpl	r0, #2
 80078e0:	4770      	bx	lr
 80078e2:	b298      	uxth	r0, r3
 80078e4:	b9a8      	cbnz	r0, 8007912 <__lo0bits+0x52>
 80078e6:	0c1b      	lsrs	r3, r3, #16
 80078e8:	2010      	movs	r0, #16
 80078ea:	b2da      	uxtb	r2, r3
 80078ec:	b90a      	cbnz	r2, 80078f2 <__lo0bits+0x32>
 80078ee:	3008      	adds	r0, #8
 80078f0:	0a1b      	lsrs	r3, r3, #8
 80078f2:	071a      	lsls	r2, r3, #28
 80078f4:	bf04      	itt	eq
 80078f6:	091b      	lsreq	r3, r3, #4
 80078f8:	3004      	addeq	r0, #4
 80078fa:	079a      	lsls	r2, r3, #30
 80078fc:	bf04      	itt	eq
 80078fe:	089b      	lsreq	r3, r3, #2
 8007900:	3002      	addeq	r0, #2
 8007902:	07da      	lsls	r2, r3, #31
 8007904:	d403      	bmi.n	800790e <__lo0bits+0x4e>
 8007906:	085b      	lsrs	r3, r3, #1
 8007908:	f100 0001 	add.w	r0, r0, #1
 800790c:	d005      	beq.n	800791a <__lo0bits+0x5a>
 800790e:	600b      	str	r3, [r1, #0]
 8007910:	4770      	bx	lr
 8007912:	4610      	mov	r0, r2
 8007914:	e7e9      	b.n	80078ea <__lo0bits+0x2a>
 8007916:	2000      	movs	r0, #0
 8007918:	4770      	bx	lr
 800791a:	2020      	movs	r0, #32
 800791c:	4770      	bx	lr
	...

08007920 <__i2b>:
 8007920:	b510      	push	{r4, lr}
 8007922:	460c      	mov	r4, r1
 8007924:	2101      	movs	r1, #1
 8007926:	f7ff feb9 	bl	800769c <_Balloc>
 800792a:	4602      	mov	r2, r0
 800792c:	b928      	cbnz	r0, 800793a <__i2b+0x1a>
 800792e:	4b05      	ldr	r3, [pc, #20]	; (8007944 <__i2b+0x24>)
 8007930:	4805      	ldr	r0, [pc, #20]	; (8007948 <__i2b+0x28>)
 8007932:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007936:	f001 f86f 	bl	8008a18 <__assert_func>
 800793a:	2301      	movs	r3, #1
 800793c:	6144      	str	r4, [r0, #20]
 800793e:	6103      	str	r3, [r0, #16]
 8007940:	bd10      	pop	{r4, pc}
 8007942:	bf00      	nop
 8007944:	08009140 	.word	0x08009140
 8007948:	08009230 	.word	0x08009230

0800794c <__multiply>:
 800794c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007950:	4691      	mov	r9, r2
 8007952:	690a      	ldr	r2, [r1, #16]
 8007954:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007958:	429a      	cmp	r2, r3
 800795a:	bfb8      	it	lt
 800795c:	460b      	movlt	r3, r1
 800795e:	460c      	mov	r4, r1
 8007960:	bfbc      	itt	lt
 8007962:	464c      	movlt	r4, r9
 8007964:	4699      	movlt	r9, r3
 8007966:	6927      	ldr	r7, [r4, #16]
 8007968:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800796c:	68a3      	ldr	r3, [r4, #8]
 800796e:	6861      	ldr	r1, [r4, #4]
 8007970:	eb07 060a 	add.w	r6, r7, sl
 8007974:	42b3      	cmp	r3, r6
 8007976:	b085      	sub	sp, #20
 8007978:	bfb8      	it	lt
 800797a:	3101      	addlt	r1, #1
 800797c:	f7ff fe8e 	bl	800769c <_Balloc>
 8007980:	b930      	cbnz	r0, 8007990 <__multiply+0x44>
 8007982:	4602      	mov	r2, r0
 8007984:	4b44      	ldr	r3, [pc, #272]	; (8007a98 <__multiply+0x14c>)
 8007986:	4845      	ldr	r0, [pc, #276]	; (8007a9c <__multiply+0x150>)
 8007988:	f240 115d 	movw	r1, #349	; 0x15d
 800798c:	f001 f844 	bl	8008a18 <__assert_func>
 8007990:	f100 0514 	add.w	r5, r0, #20
 8007994:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007998:	462b      	mov	r3, r5
 800799a:	2200      	movs	r2, #0
 800799c:	4543      	cmp	r3, r8
 800799e:	d321      	bcc.n	80079e4 <__multiply+0x98>
 80079a0:	f104 0314 	add.w	r3, r4, #20
 80079a4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80079a8:	f109 0314 	add.w	r3, r9, #20
 80079ac:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80079b0:	9202      	str	r2, [sp, #8]
 80079b2:	1b3a      	subs	r2, r7, r4
 80079b4:	3a15      	subs	r2, #21
 80079b6:	f022 0203 	bic.w	r2, r2, #3
 80079ba:	3204      	adds	r2, #4
 80079bc:	f104 0115 	add.w	r1, r4, #21
 80079c0:	428f      	cmp	r7, r1
 80079c2:	bf38      	it	cc
 80079c4:	2204      	movcc	r2, #4
 80079c6:	9201      	str	r2, [sp, #4]
 80079c8:	9a02      	ldr	r2, [sp, #8]
 80079ca:	9303      	str	r3, [sp, #12]
 80079cc:	429a      	cmp	r2, r3
 80079ce:	d80c      	bhi.n	80079ea <__multiply+0x9e>
 80079d0:	2e00      	cmp	r6, #0
 80079d2:	dd03      	ble.n	80079dc <__multiply+0x90>
 80079d4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d05a      	beq.n	8007a92 <__multiply+0x146>
 80079dc:	6106      	str	r6, [r0, #16]
 80079de:	b005      	add	sp, #20
 80079e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079e4:	f843 2b04 	str.w	r2, [r3], #4
 80079e8:	e7d8      	b.n	800799c <__multiply+0x50>
 80079ea:	f8b3 a000 	ldrh.w	sl, [r3]
 80079ee:	f1ba 0f00 	cmp.w	sl, #0
 80079f2:	d024      	beq.n	8007a3e <__multiply+0xf2>
 80079f4:	f104 0e14 	add.w	lr, r4, #20
 80079f8:	46a9      	mov	r9, r5
 80079fa:	f04f 0c00 	mov.w	ip, #0
 80079fe:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007a02:	f8d9 1000 	ldr.w	r1, [r9]
 8007a06:	fa1f fb82 	uxth.w	fp, r2
 8007a0a:	b289      	uxth	r1, r1
 8007a0c:	fb0a 110b 	mla	r1, sl, fp, r1
 8007a10:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007a14:	f8d9 2000 	ldr.w	r2, [r9]
 8007a18:	4461      	add	r1, ip
 8007a1a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007a1e:	fb0a c20b 	mla	r2, sl, fp, ip
 8007a22:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007a26:	b289      	uxth	r1, r1
 8007a28:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007a2c:	4577      	cmp	r7, lr
 8007a2e:	f849 1b04 	str.w	r1, [r9], #4
 8007a32:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007a36:	d8e2      	bhi.n	80079fe <__multiply+0xb2>
 8007a38:	9a01      	ldr	r2, [sp, #4]
 8007a3a:	f845 c002 	str.w	ip, [r5, r2]
 8007a3e:	9a03      	ldr	r2, [sp, #12]
 8007a40:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007a44:	3304      	adds	r3, #4
 8007a46:	f1b9 0f00 	cmp.w	r9, #0
 8007a4a:	d020      	beq.n	8007a8e <__multiply+0x142>
 8007a4c:	6829      	ldr	r1, [r5, #0]
 8007a4e:	f104 0c14 	add.w	ip, r4, #20
 8007a52:	46ae      	mov	lr, r5
 8007a54:	f04f 0a00 	mov.w	sl, #0
 8007a58:	f8bc b000 	ldrh.w	fp, [ip]
 8007a5c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007a60:	fb09 220b 	mla	r2, r9, fp, r2
 8007a64:	4492      	add	sl, r2
 8007a66:	b289      	uxth	r1, r1
 8007a68:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007a6c:	f84e 1b04 	str.w	r1, [lr], #4
 8007a70:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007a74:	f8be 1000 	ldrh.w	r1, [lr]
 8007a78:	0c12      	lsrs	r2, r2, #16
 8007a7a:	fb09 1102 	mla	r1, r9, r2, r1
 8007a7e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007a82:	4567      	cmp	r7, ip
 8007a84:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007a88:	d8e6      	bhi.n	8007a58 <__multiply+0x10c>
 8007a8a:	9a01      	ldr	r2, [sp, #4]
 8007a8c:	50a9      	str	r1, [r5, r2]
 8007a8e:	3504      	adds	r5, #4
 8007a90:	e79a      	b.n	80079c8 <__multiply+0x7c>
 8007a92:	3e01      	subs	r6, #1
 8007a94:	e79c      	b.n	80079d0 <__multiply+0x84>
 8007a96:	bf00      	nop
 8007a98:	08009140 	.word	0x08009140
 8007a9c:	08009230 	.word	0x08009230

08007aa0 <__pow5mult>:
 8007aa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007aa4:	4615      	mov	r5, r2
 8007aa6:	f012 0203 	ands.w	r2, r2, #3
 8007aaa:	4606      	mov	r6, r0
 8007aac:	460f      	mov	r7, r1
 8007aae:	d007      	beq.n	8007ac0 <__pow5mult+0x20>
 8007ab0:	4c25      	ldr	r4, [pc, #148]	; (8007b48 <__pow5mult+0xa8>)
 8007ab2:	3a01      	subs	r2, #1
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007aba:	f7ff fe51 	bl	8007760 <__multadd>
 8007abe:	4607      	mov	r7, r0
 8007ac0:	10ad      	asrs	r5, r5, #2
 8007ac2:	d03d      	beq.n	8007b40 <__pow5mult+0xa0>
 8007ac4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007ac6:	b97c      	cbnz	r4, 8007ae8 <__pow5mult+0x48>
 8007ac8:	2010      	movs	r0, #16
 8007aca:	f7ff fdbf 	bl	800764c <malloc>
 8007ace:	4602      	mov	r2, r0
 8007ad0:	6270      	str	r0, [r6, #36]	; 0x24
 8007ad2:	b928      	cbnz	r0, 8007ae0 <__pow5mult+0x40>
 8007ad4:	4b1d      	ldr	r3, [pc, #116]	; (8007b4c <__pow5mult+0xac>)
 8007ad6:	481e      	ldr	r0, [pc, #120]	; (8007b50 <__pow5mult+0xb0>)
 8007ad8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007adc:	f000 ff9c 	bl	8008a18 <__assert_func>
 8007ae0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007ae4:	6004      	str	r4, [r0, #0]
 8007ae6:	60c4      	str	r4, [r0, #12]
 8007ae8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007aec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007af0:	b94c      	cbnz	r4, 8007b06 <__pow5mult+0x66>
 8007af2:	f240 2171 	movw	r1, #625	; 0x271
 8007af6:	4630      	mov	r0, r6
 8007af8:	f7ff ff12 	bl	8007920 <__i2b>
 8007afc:	2300      	movs	r3, #0
 8007afe:	f8c8 0008 	str.w	r0, [r8, #8]
 8007b02:	4604      	mov	r4, r0
 8007b04:	6003      	str	r3, [r0, #0]
 8007b06:	f04f 0900 	mov.w	r9, #0
 8007b0a:	07eb      	lsls	r3, r5, #31
 8007b0c:	d50a      	bpl.n	8007b24 <__pow5mult+0x84>
 8007b0e:	4639      	mov	r1, r7
 8007b10:	4622      	mov	r2, r4
 8007b12:	4630      	mov	r0, r6
 8007b14:	f7ff ff1a 	bl	800794c <__multiply>
 8007b18:	4639      	mov	r1, r7
 8007b1a:	4680      	mov	r8, r0
 8007b1c:	4630      	mov	r0, r6
 8007b1e:	f7ff fdfd 	bl	800771c <_Bfree>
 8007b22:	4647      	mov	r7, r8
 8007b24:	106d      	asrs	r5, r5, #1
 8007b26:	d00b      	beq.n	8007b40 <__pow5mult+0xa0>
 8007b28:	6820      	ldr	r0, [r4, #0]
 8007b2a:	b938      	cbnz	r0, 8007b3c <__pow5mult+0x9c>
 8007b2c:	4622      	mov	r2, r4
 8007b2e:	4621      	mov	r1, r4
 8007b30:	4630      	mov	r0, r6
 8007b32:	f7ff ff0b 	bl	800794c <__multiply>
 8007b36:	6020      	str	r0, [r4, #0]
 8007b38:	f8c0 9000 	str.w	r9, [r0]
 8007b3c:	4604      	mov	r4, r0
 8007b3e:	e7e4      	b.n	8007b0a <__pow5mult+0x6a>
 8007b40:	4638      	mov	r0, r7
 8007b42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b46:	bf00      	nop
 8007b48:	08009380 	.word	0x08009380
 8007b4c:	080090ce 	.word	0x080090ce
 8007b50:	08009230 	.word	0x08009230

08007b54 <__lshift>:
 8007b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b58:	460c      	mov	r4, r1
 8007b5a:	6849      	ldr	r1, [r1, #4]
 8007b5c:	6923      	ldr	r3, [r4, #16]
 8007b5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007b62:	68a3      	ldr	r3, [r4, #8]
 8007b64:	4607      	mov	r7, r0
 8007b66:	4691      	mov	r9, r2
 8007b68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007b6c:	f108 0601 	add.w	r6, r8, #1
 8007b70:	42b3      	cmp	r3, r6
 8007b72:	db0b      	blt.n	8007b8c <__lshift+0x38>
 8007b74:	4638      	mov	r0, r7
 8007b76:	f7ff fd91 	bl	800769c <_Balloc>
 8007b7a:	4605      	mov	r5, r0
 8007b7c:	b948      	cbnz	r0, 8007b92 <__lshift+0x3e>
 8007b7e:	4602      	mov	r2, r0
 8007b80:	4b2a      	ldr	r3, [pc, #168]	; (8007c2c <__lshift+0xd8>)
 8007b82:	482b      	ldr	r0, [pc, #172]	; (8007c30 <__lshift+0xdc>)
 8007b84:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007b88:	f000 ff46 	bl	8008a18 <__assert_func>
 8007b8c:	3101      	adds	r1, #1
 8007b8e:	005b      	lsls	r3, r3, #1
 8007b90:	e7ee      	b.n	8007b70 <__lshift+0x1c>
 8007b92:	2300      	movs	r3, #0
 8007b94:	f100 0114 	add.w	r1, r0, #20
 8007b98:	f100 0210 	add.w	r2, r0, #16
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	4553      	cmp	r3, sl
 8007ba0:	db37      	blt.n	8007c12 <__lshift+0xbe>
 8007ba2:	6920      	ldr	r0, [r4, #16]
 8007ba4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ba8:	f104 0314 	add.w	r3, r4, #20
 8007bac:	f019 091f 	ands.w	r9, r9, #31
 8007bb0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007bb4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007bb8:	d02f      	beq.n	8007c1a <__lshift+0xc6>
 8007bba:	f1c9 0e20 	rsb	lr, r9, #32
 8007bbe:	468a      	mov	sl, r1
 8007bc0:	f04f 0c00 	mov.w	ip, #0
 8007bc4:	681a      	ldr	r2, [r3, #0]
 8007bc6:	fa02 f209 	lsl.w	r2, r2, r9
 8007bca:	ea42 020c 	orr.w	r2, r2, ip
 8007bce:	f84a 2b04 	str.w	r2, [sl], #4
 8007bd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bd6:	4298      	cmp	r0, r3
 8007bd8:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007bdc:	d8f2      	bhi.n	8007bc4 <__lshift+0x70>
 8007bde:	1b03      	subs	r3, r0, r4
 8007be0:	3b15      	subs	r3, #21
 8007be2:	f023 0303 	bic.w	r3, r3, #3
 8007be6:	3304      	adds	r3, #4
 8007be8:	f104 0215 	add.w	r2, r4, #21
 8007bec:	4290      	cmp	r0, r2
 8007bee:	bf38      	it	cc
 8007bf0:	2304      	movcc	r3, #4
 8007bf2:	f841 c003 	str.w	ip, [r1, r3]
 8007bf6:	f1bc 0f00 	cmp.w	ip, #0
 8007bfa:	d001      	beq.n	8007c00 <__lshift+0xac>
 8007bfc:	f108 0602 	add.w	r6, r8, #2
 8007c00:	3e01      	subs	r6, #1
 8007c02:	4638      	mov	r0, r7
 8007c04:	612e      	str	r6, [r5, #16]
 8007c06:	4621      	mov	r1, r4
 8007c08:	f7ff fd88 	bl	800771c <_Bfree>
 8007c0c:	4628      	mov	r0, r5
 8007c0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c12:	f842 0f04 	str.w	r0, [r2, #4]!
 8007c16:	3301      	adds	r3, #1
 8007c18:	e7c1      	b.n	8007b9e <__lshift+0x4a>
 8007c1a:	3904      	subs	r1, #4
 8007c1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c20:	f841 2f04 	str.w	r2, [r1, #4]!
 8007c24:	4298      	cmp	r0, r3
 8007c26:	d8f9      	bhi.n	8007c1c <__lshift+0xc8>
 8007c28:	e7ea      	b.n	8007c00 <__lshift+0xac>
 8007c2a:	bf00      	nop
 8007c2c:	08009140 	.word	0x08009140
 8007c30:	08009230 	.word	0x08009230

08007c34 <__mcmp>:
 8007c34:	b530      	push	{r4, r5, lr}
 8007c36:	6902      	ldr	r2, [r0, #16]
 8007c38:	690c      	ldr	r4, [r1, #16]
 8007c3a:	1b12      	subs	r2, r2, r4
 8007c3c:	d10e      	bne.n	8007c5c <__mcmp+0x28>
 8007c3e:	f100 0314 	add.w	r3, r0, #20
 8007c42:	3114      	adds	r1, #20
 8007c44:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007c48:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007c4c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007c50:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007c54:	42a5      	cmp	r5, r4
 8007c56:	d003      	beq.n	8007c60 <__mcmp+0x2c>
 8007c58:	d305      	bcc.n	8007c66 <__mcmp+0x32>
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	4610      	mov	r0, r2
 8007c5e:	bd30      	pop	{r4, r5, pc}
 8007c60:	4283      	cmp	r3, r0
 8007c62:	d3f3      	bcc.n	8007c4c <__mcmp+0x18>
 8007c64:	e7fa      	b.n	8007c5c <__mcmp+0x28>
 8007c66:	f04f 32ff 	mov.w	r2, #4294967295
 8007c6a:	e7f7      	b.n	8007c5c <__mcmp+0x28>

08007c6c <__mdiff>:
 8007c6c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c70:	460c      	mov	r4, r1
 8007c72:	4606      	mov	r6, r0
 8007c74:	4611      	mov	r1, r2
 8007c76:	4620      	mov	r0, r4
 8007c78:	4690      	mov	r8, r2
 8007c7a:	f7ff ffdb 	bl	8007c34 <__mcmp>
 8007c7e:	1e05      	subs	r5, r0, #0
 8007c80:	d110      	bne.n	8007ca4 <__mdiff+0x38>
 8007c82:	4629      	mov	r1, r5
 8007c84:	4630      	mov	r0, r6
 8007c86:	f7ff fd09 	bl	800769c <_Balloc>
 8007c8a:	b930      	cbnz	r0, 8007c9a <__mdiff+0x2e>
 8007c8c:	4b3a      	ldr	r3, [pc, #232]	; (8007d78 <__mdiff+0x10c>)
 8007c8e:	4602      	mov	r2, r0
 8007c90:	f240 2132 	movw	r1, #562	; 0x232
 8007c94:	4839      	ldr	r0, [pc, #228]	; (8007d7c <__mdiff+0x110>)
 8007c96:	f000 febf 	bl	8008a18 <__assert_func>
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007ca0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ca4:	bfa4      	itt	ge
 8007ca6:	4643      	movge	r3, r8
 8007ca8:	46a0      	movge	r8, r4
 8007caa:	4630      	mov	r0, r6
 8007cac:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007cb0:	bfa6      	itte	ge
 8007cb2:	461c      	movge	r4, r3
 8007cb4:	2500      	movge	r5, #0
 8007cb6:	2501      	movlt	r5, #1
 8007cb8:	f7ff fcf0 	bl	800769c <_Balloc>
 8007cbc:	b920      	cbnz	r0, 8007cc8 <__mdiff+0x5c>
 8007cbe:	4b2e      	ldr	r3, [pc, #184]	; (8007d78 <__mdiff+0x10c>)
 8007cc0:	4602      	mov	r2, r0
 8007cc2:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007cc6:	e7e5      	b.n	8007c94 <__mdiff+0x28>
 8007cc8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007ccc:	6926      	ldr	r6, [r4, #16]
 8007cce:	60c5      	str	r5, [r0, #12]
 8007cd0:	f104 0914 	add.w	r9, r4, #20
 8007cd4:	f108 0514 	add.w	r5, r8, #20
 8007cd8:	f100 0e14 	add.w	lr, r0, #20
 8007cdc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007ce0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007ce4:	f108 0210 	add.w	r2, r8, #16
 8007ce8:	46f2      	mov	sl, lr
 8007cea:	2100      	movs	r1, #0
 8007cec:	f859 3b04 	ldr.w	r3, [r9], #4
 8007cf0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007cf4:	fa1f f883 	uxth.w	r8, r3
 8007cf8:	fa11 f18b 	uxtah	r1, r1, fp
 8007cfc:	0c1b      	lsrs	r3, r3, #16
 8007cfe:	eba1 0808 	sub.w	r8, r1, r8
 8007d02:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007d06:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007d0a:	fa1f f888 	uxth.w	r8, r8
 8007d0e:	1419      	asrs	r1, r3, #16
 8007d10:	454e      	cmp	r6, r9
 8007d12:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007d16:	f84a 3b04 	str.w	r3, [sl], #4
 8007d1a:	d8e7      	bhi.n	8007cec <__mdiff+0x80>
 8007d1c:	1b33      	subs	r3, r6, r4
 8007d1e:	3b15      	subs	r3, #21
 8007d20:	f023 0303 	bic.w	r3, r3, #3
 8007d24:	3304      	adds	r3, #4
 8007d26:	3415      	adds	r4, #21
 8007d28:	42a6      	cmp	r6, r4
 8007d2a:	bf38      	it	cc
 8007d2c:	2304      	movcc	r3, #4
 8007d2e:	441d      	add	r5, r3
 8007d30:	4473      	add	r3, lr
 8007d32:	469e      	mov	lr, r3
 8007d34:	462e      	mov	r6, r5
 8007d36:	4566      	cmp	r6, ip
 8007d38:	d30e      	bcc.n	8007d58 <__mdiff+0xec>
 8007d3a:	f10c 0203 	add.w	r2, ip, #3
 8007d3e:	1b52      	subs	r2, r2, r5
 8007d40:	f022 0203 	bic.w	r2, r2, #3
 8007d44:	3d03      	subs	r5, #3
 8007d46:	45ac      	cmp	ip, r5
 8007d48:	bf38      	it	cc
 8007d4a:	2200      	movcc	r2, #0
 8007d4c:	441a      	add	r2, r3
 8007d4e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007d52:	b17b      	cbz	r3, 8007d74 <__mdiff+0x108>
 8007d54:	6107      	str	r7, [r0, #16]
 8007d56:	e7a3      	b.n	8007ca0 <__mdiff+0x34>
 8007d58:	f856 8b04 	ldr.w	r8, [r6], #4
 8007d5c:	fa11 f288 	uxtah	r2, r1, r8
 8007d60:	1414      	asrs	r4, r2, #16
 8007d62:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007d66:	b292      	uxth	r2, r2
 8007d68:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007d6c:	f84e 2b04 	str.w	r2, [lr], #4
 8007d70:	1421      	asrs	r1, r4, #16
 8007d72:	e7e0      	b.n	8007d36 <__mdiff+0xca>
 8007d74:	3f01      	subs	r7, #1
 8007d76:	e7ea      	b.n	8007d4e <__mdiff+0xe2>
 8007d78:	08009140 	.word	0x08009140
 8007d7c:	08009230 	.word	0x08009230

08007d80 <__ulp>:
 8007d80:	b082      	sub	sp, #8
 8007d82:	ed8d 0b00 	vstr	d0, [sp]
 8007d86:	9b01      	ldr	r3, [sp, #4]
 8007d88:	4912      	ldr	r1, [pc, #72]	; (8007dd4 <__ulp+0x54>)
 8007d8a:	4019      	ands	r1, r3
 8007d8c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8007d90:	2900      	cmp	r1, #0
 8007d92:	dd05      	ble.n	8007da0 <__ulp+0x20>
 8007d94:	2200      	movs	r2, #0
 8007d96:	460b      	mov	r3, r1
 8007d98:	ec43 2b10 	vmov	d0, r2, r3
 8007d9c:	b002      	add	sp, #8
 8007d9e:	4770      	bx	lr
 8007da0:	4249      	negs	r1, r1
 8007da2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8007da6:	ea4f 5021 	mov.w	r0, r1, asr #20
 8007daa:	f04f 0200 	mov.w	r2, #0
 8007dae:	f04f 0300 	mov.w	r3, #0
 8007db2:	da04      	bge.n	8007dbe <__ulp+0x3e>
 8007db4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8007db8:	fa41 f300 	asr.w	r3, r1, r0
 8007dbc:	e7ec      	b.n	8007d98 <__ulp+0x18>
 8007dbe:	f1a0 0114 	sub.w	r1, r0, #20
 8007dc2:	291e      	cmp	r1, #30
 8007dc4:	bfda      	itte	le
 8007dc6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8007dca:	fa20 f101 	lsrle.w	r1, r0, r1
 8007dce:	2101      	movgt	r1, #1
 8007dd0:	460a      	mov	r2, r1
 8007dd2:	e7e1      	b.n	8007d98 <__ulp+0x18>
 8007dd4:	7ff00000 	.word	0x7ff00000

08007dd8 <__b2d>:
 8007dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dda:	6905      	ldr	r5, [r0, #16]
 8007ddc:	f100 0714 	add.w	r7, r0, #20
 8007de0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007de4:	1f2e      	subs	r6, r5, #4
 8007de6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8007dea:	4620      	mov	r0, r4
 8007dec:	f7ff fd48 	bl	8007880 <__hi0bits>
 8007df0:	f1c0 0320 	rsb	r3, r0, #32
 8007df4:	280a      	cmp	r0, #10
 8007df6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8007e74 <__b2d+0x9c>
 8007dfa:	600b      	str	r3, [r1, #0]
 8007dfc:	dc14      	bgt.n	8007e28 <__b2d+0x50>
 8007dfe:	f1c0 0e0b 	rsb	lr, r0, #11
 8007e02:	fa24 f10e 	lsr.w	r1, r4, lr
 8007e06:	42b7      	cmp	r7, r6
 8007e08:	ea41 030c 	orr.w	r3, r1, ip
 8007e0c:	bf34      	ite	cc
 8007e0e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007e12:	2100      	movcs	r1, #0
 8007e14:	3015      	adds	r0, #21
 8007e16:	fa04 f000 	lsl.w	r0, r4, r0
 8007e1a:	fa21 f10e 	lsr.w	r1, r1, lr
 8007e1e:	ea40 0201 	orr.w	r2, r0, r1
 8007e22:	ec43 2b10 	vmov	d0, r2, r3
 8007e26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e28:	42b7      	cmp	r7, r6
 8007e2a:	bf3a      	itte	cc
 8007e2c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007e30:	f1a5 0608 	subcc.w	r6, r5, #8
 8007e34:	2100      	movcs	r1, #0
 8007e36:	380b      	subs	r0, #11
 8007e38:	d017      	beq.n	8007e6a <__b2d+0x92>
 8007e3a:	f1c0 0c20 	rsb	ip, r0, #32
 8007e3e:	fa04 f500 	lsl.w	r5, r4, r0
 8007e42:	42be      	cmp	r6, r7
 8007e44:	fa21 f40c 	lsr.w	r4, r1, ip
 8007e48:	ea45 0504 	orr.w	r5, r5, r4
 8007e4c:	bf8c      	ite	hi
 8007e4e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007e52:	2400      	movls	r4, #0
 8007e54:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8007e58:	fa01 f000 	lsl.w	r0, r1, r0
 8007e5c:	fa24 f40c 	lsr.w	r4, r4, ip
 8007e60:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007e64:	ea40 0204 	orr.w	r2, r0, r4
 8007e68:	e7db      	b.n	8007e22 <__b2d+0x4a>
 8007e6a:	ea44 030c 	orr.w	r3, r4, ip
 8007e6e:	460a      	mov	r2, r1
 8007e70:	e7d7      	b.n	8007e22 <__b2d+0x4a>
 8007e72:	bf00      	nop
 8007e74:	3ff00000 	.word	0x3ff00000

08007e78 <__d2b>:
 8007e78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007e7c:	4689      	mov	r9, r1
 8007e7e:	2101      	movs	r1, #1
 8007e80:	ec57 6b10 	vmov	r6, r7, d0
 8007e84:	4690      	mov	r8, r2
 8007e86:	f7ff fc09 	bl	800769c <_Balloc>
 8007e8a:	4604      	mov	r4, r0
 8007e8c:	b930      	cbnz	r0, 8007e9c <__d2b+0x24>
 8007e8e:	4602      	mov	r2, r0
 8007e90:	4b25      	ldr	r3, [pc, #148]	; (8007f28 <__d2b+0xb0>)
 8007e92:	4826      	ldr	r0, [pc, #152]	; (8007f2c <__d2b+0xb4>)
 8007e94:	f240 310a 	movw	r1, #778	; 0x30a
 8007e98:	f000 fdbe 	bl	8008a18 <__assert_func>
 8007e9c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007ea0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007ea4:	bb35      	cbnz	r5, 8007ef4 <__d2b+0x7c>
 8007ea6:	2e00      	cmp	r6, #0
 8007ea8:	9301      	str	r3, [sp, #4]
 8007eaa:	d028      	beq.n	8007efe <__d2b+0x86>
 8007eac:	4668      	mov	r0, sp
 8007eae:	9600      	str	r6, [sp, #0]
 8007eb0:	f7ff fd06 	bl	80078c0 <__lo0bits>
 8007eb4:	9900      	ldr	r1, [sp, #0]
 8007eb6:	b300      	cbz	r0, 8007efa <__d2b+0x82>
 8007eb8:	9a01      	ldr	r2, [sp, #4]
 8007eba:	f1c0 0320 	rsb	r3, r0, #32
 8007ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8007ec2:	430b      	orrs	r3, r1
 8007ec4:	40c2      	lsrs	r2, r0
 8007ec6:	6163      	str	r3, [r4, #20]
 8007ec8:	9201      	str	r2, [sp, #4]
 8007eca:	9b01      	ldr	r3, [sp, #4]
 8007ecc:	61a3      	str	r3, [r4, #24]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	bf14      	ite	ne
 8007ed2:	2202      	movne	r2, #2
 8007ed4:	2201      	moveq	r2, #1
 8007ed6:	6122      	str	r2, [r4, #16]
 8007ed8:	b1d5      	cbz	r5, 8007f10 <__d2b+0x98>
 8007eda:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007ede:	4405      	add	r5, r0
 8007ee0:	f8c9 5000 	str.w	r5, [r9]
 8007ee4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007ee8:	f8c8 0000 	str.w	r0, [r8]
 8007eec:	4620      	mov	r0, r4
 8007eee:	b003      	add	sp, #12
 8007ef0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ef4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007ef8:	e7d5      	b.n	8007ea6 <__d2b+0x2e>
 8007efa:	6161      	str	r1, [r4, #20]
 8007efc:	e7e5      	b.n	8007eca <__d2b+0x52>
 8007efe:	a801      	add	r0, sp, #4
 8007f00:	f7ff fcde 	bl	80078c0 <__lo0bits>
 8007f04:	9b01      	ldr	r3, [sp, #4]
 8007f06:	6163      	str	r3, [r4, #20]
 8007f08:	2201      	movs	r2, #1
 8007f0a:	6122      	str	r2, [r4, #16]
 8007f0c:	3020      	adds	r0, #32
 8007f0e:	e7e3      	b.n	8007ed8 <__d2b+0x60>
 8007f10:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007f14:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007f18:	f8c9 0000 	str.w	r0, [r9]
 8007f1c:	6918      	ldr	r0, [r3, #16]
 8007f1e:	f7ff fcaf 	bl	8007880 <__hi0bits>
 8007f22:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007f26:	e7df      	b.n	8007ee8 <__d2b+0x70>
 8007f28:	08009140 	.word	0x08009140
 8007f2c:	08009230 	.word	0x08009230

08007f30 <__ratio>:
 8007f30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f34:	4688      	mov	r8, r1
 8007f36:	4669      	mov	r1, sp
 8007f38:	4681      	mov	r9, r0
 8007f3a:	f7ff ff4d 	bl	8007dd8 <__b2d>
 8007f3e:	a901      	add	r1, sp, #4
 8007f40:	4640      	mov	r0, r8
 8007f42:	ec55 4b10 	vmov	r4, r5, d0
 8007f46:	f7ff ff47 	bl	8007dd8 <__b2d>
 8007f4a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007f4e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007f52:	eba3 0c02 	sub.w	ip, r3, r2
 8007f56:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007f5a:	1a9b      	subs	r3, r3, r2
 8007f5c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007f60:	ec51 0b10 	vmov	r0, r1, d0
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	bfd6      	itet	le
 8007f68:	460a      	movle	r2, r1
 8007f6a:	462a      	movgt	r2, r5
 8007f6c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007f70:	468b      	mov	fp, r1
 8007f72:	462f      	mov	r7, r5
 8007f74:	bfd4      	ite	le
 8007f76:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8007f7a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007f7e:	4620      	mov	r0, r4
 8007f80:	ee10 2a10 	vmov	r2, s0
 8007f84:	465b      	mov	r3, fp
 8007f86:	4639      	mov	r1, r7
 8007f88:	f7f8 fc70 	bl	800086c <__aeabi_ddiv>
 8007f8c:	ec41 0b10 	vmov	d0, r0, r1
 8007f90:	b003      	add	sp, #12
 8007f92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007f96 <__copybits>:
 8007f96:	3901      	subs	r1, #1
 8007f98:	b570      	push	{r4, r5, r6, lr}
 8007f9a:	1149      	asrs	r1, r1, #5
 8007f9c:	6914      	ldr	r4, [r2, #16]
 8007f9e:	3101      	adds	r1, #1
 8007fa0:	f102 0314 	add.w	r3, r2, #20
 8007fa4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007fa8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007fac:	1f05      	subs	r5, r0, #4
 8007fae:	42a3      	cmp	r3, r4
 8007fb0:	d30c      	bcc.n	8007fcc <__copybits+0x36>
 8007fb2:	1aa3      	subs	r3, r4, r2
 8007fb4:	3b11      	subs	r3, #17
 8007fb6:	f023 0303 	bic.w	r3, r3, #3
 8007fba:	3211      	adds	r2, #17
 8007fbc:	42a2      	cmp	r2, r4
 8007fbe:	bf88      	it	hi
 8007fc0:	2300      	movhi	r3, #0
 8007fc2:	4418      	add	r0, r3
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	4288      	cmp	r0, r1
 8007fc8:	d305      	bcc.n	8007fd6 <__copybits+0x40>
 8007fca:	bd70      	pop	{r4, r5, r6, pc}
 8007fcc:	f853 6b04 	ldr.w	r6, [r3], #4
 8007fd0:	f845 6f04 	str.w	r6, [r5, #4]!
 8007fd4:	e7eb      	b.n	8007fae <__copybits+0x18>
 8007fd6:	f840 3b04 	str.w	r3, [r0], #4
 8007fda:	e7f4      	b.n	8007fc6 <__copybits+0x30>

08007fdc <__any_on>:
 8007fdc:	f100 0214 	add.w	r2, r0, #20
 8007fe0:	6900      	ldr	r0, [r0, #16]
 8007fe2:	114b      	asrs	r3, r1, #5
 8007fe4:	4298      	cmp	r0, r3
 8007fe6:	b510      	push	{r4, lr}
 8007fe8:	db11      	blt.n	800800e <__any_on+0x32>
 8007fea:	dd0a      	ble.n	8008002 <__any_on+0x26>
 8007fec:	f011 011f 	ands.w	r1, r1, #31
 8007ff0:	d007      	beq.n	8008002 <__any_on+0x26>
 8007ff2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007ff6:	fa24 f001 	lsr.w	r0, r4, r1
 8007ffa:	fa00 f101 	lsl.w	r1, r0, r1
 8007ffe:	428c      	cmp	r4, r1
 8008000:	d10b      	bne.n	800801a <__any_on+0x3e>
 8008002:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008006:	4293      	cmp	r3, r2
 8008008:	d803      	bhi.n	8008012 <__any_on+0x36>
 800800a:	2000      	movs	r0, #0
 800800c:	bd10      	pop	{r4, pc}
 800800e:	4603      	mov	r3, r0
 8008010:	e7f7      	b.n	8008002 <__any_on+0x26>
 8008012:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008016:	2900      	cmp	r1, #0
 8008018:	d0f5      	beq.n	8008006 <__any_on+0x2a>
 800801a:	2001      	movs	r0, #1
 800801c:	e7f6      	b.n	800800c <__any_on+0x30>

0800801e <_calloc_r>:
 800801e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008020:	fba1 2402 	umull	r2, r4, r1, r2
 8008024:	b94c      	cbnz	r4, 800803a <_calloc_r+0x1c>
 8008026:	4611      	mov	r1, r2
 8008028:	9201      	str	r2, [sp, #4]
 800802a:	f000 f87b 	bl	8008124 <_malloc_r>
 800802e:	9a01      	ldr	r2, [sp, #4]
 8008030:	4605      	mov	r5, r0
 8008032:	b930      	cbnz	r0, 8008042 <_calloc_r+0x24>
 8008034:	4628      	mov	r0, r5
 8008036:	b003      	add	sp, #12
 8008038:	bd30      	pop	{r4, r5, pc}
 800803a:	220c      	movs	r2, #12
 800803c:	6002      	str	r2, [r0, #0]
 800803e:	2500      	movs	r5, #0
 8008040:	e7f8      	b.n	8008034 <_calloc_r+0x16>
 8008042:	4621      	mov	r1, r4
 8008044:	f7fc faae 	bl	80045a4 <memset>
 8008048:	e7f4      	b.n	8008034 <_calloc_r+0x16>
	...

0800804c <_free_r>:
 800804c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800804e:	2900      	cmp	r1, #0
 8008050:	d044      	beq.n	80080dc <_free_r+0x90>
 8008052:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008056:	9001      	str	r0, [sp, #4]
 8008058:	2b00      	cmp	r3, #0
 800805a:	f1a1 0404 	sub.w	r4, r1, #4
 800805e:	bfb8      	it	lt
 8008060:	18e4      	addlt	r4, r4, r3
 8008062:	f000 fe6d 	bl	8008d40 <__malloc_lock>
 8008066:	4a1e      	ldr	r2, [pc, #120]	; (80080e0 <_free_r+0x94>)
 8008068:	9801      	ldr	r0, [sp, #4]
 800806a:	6813      	ldr	r3, [r2, #0]
 800806c:	b933      	cbnz	r3, 800807c <_free_r+0x30>
 800806e:	6063      	str	r3, [r4, #4]
 8008070:	6014      	str	r4, [r2, #0]
 8008072:	b003      	add	sp, #12
 8008074:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008078:	f000 be68 	b.w	8008d4c <__malloc_unlock>
 800807c:	42a3      	cmp	r3, r4
 800807e:	d908      	bls.n	8008092 <_free_r+0x46>
 8008080:	6825      	ldr	r5, [r4, #0]
 8008082:	1961      	adds	r1, r4, r5
 8008084:	428b      	cmp	r3, r1
 8008086:	bf01      	itttt	eq
 8008088:	6819      	ldreq	r1, [r3, #0]
 800808a:	685b      	ldreq	r3, [r3, #4]
 800808c:	1949      	addeq	r1, r1, r5
 800808e:	6021      	streq	r1, [r4, #0]
 8008090:	e7ed      	b.n	800806e <_free_r+0x22>
 8008092:	461a      	mov	r2, r3
 8008094:	685b      	ldr	r3, [r3, #4]
 8008096:	b10b      	cbz	r3, 800809c <_free_r+0x50>
 8008098:	42a3      	cmp	r3, r4
 800809a:	d9fa      	bls.n	8008092 <_free_r+0x46>
 800809c:	6811      	ldr	r1, [r2, #0]
 800809e:	1855      	adds	r5, r2, r1
 80080a0:	42a5      	cmp	r5, r4
 80080a2:	d10b      	bne.n	80080bc <_free_r+0x70>
 80080a4:	6824      	ldr	r4, [r4, #0]
 80080a6:	4421      	add	r1, r4
 80080a8:	1854      	adds	r4, r2, r1
 80080aa:	42a3      	cmp	r3, r4
 80080ac:	6011      	str	r1, [r2, #0]
 80080ae:	d1e0      	bne.n	8008072 <_free_r+0x26>
 80080b0:	681c      	ldr	r4, [r3, #0]
 80080b2:	685b      	ldr	r3, [r3, #4]
 80080b4:	6053      	str	r3, [r2, #4]
 80080b6:	4421      	add	r1, r4
 80080b8:	6011      	str	r1, [r2, #0]
 80080ba:	e7da      	b.n	8008072 <_free_r+0x26>
 80080bc:	d902      	bls.n	80080c4 <_free_r+0x78>
 80080be:	230c      	movs	r3, #12
 80080c0:	6003      	str	r3, [r0, #0]
 80080c2:	e7d6      	b.n	8008072 <_free_r+0x26>
 80080c4:	6825      	ldr	r5, [r4, #0]
 80080c6:	1961      	adds	r1, r4, r5
 80080c8:	428b      	cmp	r3, r1
 80080ca:	bf04      	itt	eq
 80080cc:	6819      	ldreq	r1, [r3, #0]
 80080ce:	685b      	ldreq	r3, [r3, #4]
 80080d0:	6063      	str	r3, [r4, #4]
 80080d2:	bf04      	itt	eq
 80080d4:	1949      	addeq	r1, r1, r5
 80080d6:	6021      	streq	r1, [r4, #0]
 80080d8:	6054      	str	r4, [r2, #4]
 80080da:	e7ca      	b.n	8008072 <_free_r+0x26>
 80080dc:	b003      	add	sp, #12
 80080de:	bd30      	pop	{r4, r5, pc}
 80080e0:	2000020c 	.word	0x2000020c

080080e4 <sbrk_aligned>:
 80080e4:	b570      	push	{r4, r5, r6, lr}
 80080e6:	4e0e      	ldr	r6, [pc, #56]	; (8008120 <sbrk_aligned+0x3c>)
 80080e8:	460c      	mov	r4, r1
 80080ea:	6831      	ldr	r1, [r6, #0]
 80080ec:	4605      	mov	r5, r0
 80080ee:	b911      	cbnz	r1, 80080f6 <sbrk_aligned+0x12>
 80080f0:	f000 fb4a 	bl	8008788 <_sbrk_r>
 80080f4:	6030      	str	r0, [r6, #0]
 80080f6:	4621      	mov	r1, r4
 80080f8:	4628      	mov	r0, r5
 80080fa:	f000 fb45 	bl	8008788 <_sbrk_r>
 80080fe:	1c43      	adds	r3, r0, #1
 8008100:	d00a      	beq.n	8008118 <sbrk_aligned+0x34>
 8008102:	1cc4      	adds	r4, r0, #3
 8008104:	f024 0403 	bic.w	r4, r4, #3
 8008108:	42a0      	cmp	r0, r4
 800810a:	d007      	beq.n	800811c <sbrk_aligned+0x38>
 800810c:	1a21      	subs	r1, r4, r0
 800810e:	4628      	mov	r0, r5
 8008110:	f000 fb3a 	bl	8008788 <_sbrk_r>
 8008114:	3001      	adds	r0, #1
 8008116:	d101      	bne.n	800811c <sbrk_aligned+0x38>
 8008118:	f04f 34ff 	mov.w	r4, #4294967295
 800811c:	4620      	mov	r0, r4
 800811e:	bd70      	pop	{r4, r5, r6, pc}
 8008120:	20000210 	.word	0x20000210

08008124 <_malloc_r>:
 8008124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008128:	1ccd      	adds	r5, r1, #3
 800812a:	f025 0503 	bic.w	r5, r5, #3
 800812e:	3508      	adds	r5, #8
 8008130:	2d0c      	cmp	r5, #12
 8008132:	bf38      	it	cc
 8008134:	250c      	movcc	r5, #12
 8008136:	2d00      	cmp	r5, #0
 8008138:	4607      	mov	r7, r0
 800813a:	db01      	blt.n	8008140 <_malloc_r+0x1c>
 800813c:	42a9      	cmp	r1, r5
 800813e:	d905      	bls.n	800814c <_malloc_r+0x28>
 8008140:	230c      	movs	r3, #12
 8008142:	603b      	str	r3, [r7, #0]
 8008144:	2600      	movs	r6, #0
 8008146:	4630      	mov	r0, r6
 8008148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800814c:	4e2e      	ldr	r6, [pc, #184]	; (8008208 <_malloc_r+0xe4>)
 800814e:	f000 fdf7 	bl	8008d40 <__malloc_lock>
 8008152:	6833      	ldr	r3, [r6, #0]
 8008154:	461c      	mov	r4, r3
 8008156:	bb34      	cbnz	r4, 80081a6 <_malloc_r+0x82>
 8008158:	4629      	mov	r1, r5
 800815a:	4638      	mov	r0, r7
 800815c:	f7ff ffc2 	bl	80080e4 <sbrk_aligned>
 8008160:	1c43      	adds	r3, r0, #1
 8008162:	4604      	mov	r4, r0
 8008164:	d14d      	bne.n	8008202 <_malloc_r+0xde>
 8008166:	6834      	ldr	r4, [r6, #0]
 8008168:	4626      	mov	r6, r4
 800816a:	2e00      	cmp	r6, #0
 800816c:	d140      	bne.n	80081f0 <_malloc_r+0xcc>
 800816e:	6823      	ldr	r3, [r4, #0]
 8008170:	4631      	mov	r1, r6
 8008172:	4638      	mov	r0, r7
 8008174:	eb04 0803 	add.w	r8, r4, r3
 8008178:	f000 fb06 	bl	8008788 <_sbrk_r>
 800817c:	4580      	cmp	r8, r0
 800817e:	d13a      	bne.n	80081f6 <_malloc_r+0xd2>
 8008180:	6821      	ldr	r1, [r4, #0]
 8008182:	3503      	adds	r5, #3
 8008184:	1a6d      	subs	r5, r5, r1
 8008186:	f025 0503 	bic.w	r5, r5, #3
 800818a:	3508      	adds	r5, #8
 800818c:	2d0c      	cmp	r5, #12
 800818e:	bf38      	it	cc
 8008190:	250c      	movcc	r5, #12
 8008192:	4629      	mov	r1, r5
 8008194:	4638      	mov	r0, r7
 8008196:	f7ff ffa5 	bl	80080e4 <sbrk_aligned>
 800819a:	3001      	adds	r0, #1
 800819c:	d02b      	beq.n	80081f6 <_malloc_r+0xd2>
 800819e:	6823      	ldr	r3, [r4, #0]
 80081a0:	442b      	add	r3, r5
 80081a2:	6023      	str	r3, [r4, #0]
 80081a4:	e00e      	b.n	80081c4 <_malloc_r+0xa0>
 80081a6:	6822      	ldr	r2, [r4, #0]
 80081a8:	1b52      	subs	r2, r2, r5
 80081aa:	d41e      	bmi.n	80081ea <_malloc_r+0xc6>
 80081ac:	2a0b      	cmp	r2, #11
 80081ae:	d916      	bls.n	80081de <_malloc_r+0xba>
 80081b0:	1961      	adds	r1, r4, r5
 80081b2:	42a3      	cmp	r3, r4
 80081b4:	6025      	str	r5, [r4, #0]
 80081b6:	bf18      	it	ne
 80081b8:	6059      	strne	r1, [r3, #4]
 80081ba:	6863      	ldr	r3, [r4, #4]
 80081bc:	bf08      	it	eq
 80081be:	6031      	streq	r1, [r6, #0]
 80081c0:	5162      	str	r2, [r4, r5]
 80081c2:	604b      	str	r3, [r1, #4]
 80081c4:	4638      	mov	r0, r7
 80081c6:	f104 060b 	add.w	r6, r4, #11
 80081ca:	f000 fdbf 	bl	8008d4c <__malloc_unlock>
 80081ce:	f026 0607 	bic.w	r6, r6, #7
 80081d2:	1d23      	adds	r3, r4, #4
 80081d4:	1af2      	subs	r2, r6, r3
 80081d6:	d0b6      	beq.n	8008146 <_malloc_r+0x22>
 80081d8:	1b9b      	subs	r3, r3, r6
 80081da:	50a3      	str	r3, [r4, r2]
 80081dc:	e7b3      	b.n	8008146 <_malloc_r+0x22>
 80081de:	6862      	ldr	r2, [r4, #4]
 80081e0:	42a3      	cmp	r3, r4
 80081e2:	bf0c      	ite	eq
 80081e4:	6032      	streq	r2, [r6, #0]
 80081e6:	605a      	strne	r2, [r3, #4]
 80081e8:	e7ec      	b.n	80081c4 <_malloc_r+0xa0>
 80081ea:	4623      	mov	r3, r4
 80081ec:	6864      	ldr	r4, [r4, #4]
 80081ee:	e7b2      	b.n	8008156 <_malloc_r+0x32>
 80081f0:	4634      	mov	r4, r6
 80081f2:	6876      	ldr	r6, [r6, #4]
 80081f4:	e7b9      	b.n	800816a <_malloc_r+0x46>
 80081f6:	230c      	movs	r3, #12
 80081f8:	603b      	str	r3, [r7, #0]
 80081fa:	4638      	mov	r0, r7
 80081fc:	f000 fda6 	bl	8008d4c <__malloc_unlock>
 8008200:	e7a1      	b.n	8008146 <_malloc_r+0x22>
 8008202:	6025      	str	r5, [r4, #0]
 8008204:	e7de      	b.n	80081c4 <_malloc_r+0xa0>
 8008206:	bf00      	nop
 8008208:	2000020c 	.word	0x2000020c

0800820c <__ssputs_r>:
 800820c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008210:	688e      	ldr	r6, [r1, #8]
 8008212:	429e      	cmp	r6, r3
 8008214:	4682      	mov	sl, r0
 8008216:	460c      	mov	r4, r1
 8008218:	4690      	mov	r8, r2
 800821a:	461f      	mov	r7, r3
 800821c:	d838      	bhi.n	8008290 <__ssputs_r+0x84>
 800821e:	898a      	ldrh	r2, [r1, #12]
 8008220:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008224:	d032      	beq.n	800828c <__ssputs_r+0x80>
 8008226:	6825      	ldr	r5, [r4, #0]
 8008228:	6909      	ldr	r1, [r1, #16]
 800822a:	eba5 0901 	sub.w	r9, r5, r1
 800822e:	6965      	ldr	r5, [r4, #20]
 8008230:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008234:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008238:	3301      	adds	r3, #1
 800823a:	444b      	add	r3, r9
 800823c:	106d      	asrs	r5, r5, #1
 800823e:	429d      	cmp	r5, r3
 8008240:	bf38      	it	cc
 8008242:	461d      	movcc	r5, r3
 8008244:	0553      	lsls	r3, r2, #21
 8008246:	d531      	bpl.n	80082ac <__ssputs_r+0xa0>
 8008248:	4629      	mov	r1, r5
 800824a:	f7ff ff6b 	bl	8008124 <_malloc_r>
 800824e:	4606      	mov	r6, r0
 8008250:	b950      	cbnz	r0, 8008268 <__ssputs_r+0x5c>
 8008252:	230c      	movs	r3, #12
 8008254:	f8ca 3000 	str.w	r3, [sl]
 8008258:	89a3      	ldrh	r3, [r4, #12]
 800825a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800825e:	81a3      	strh	r3, [r4, #12]
 8008260:	f04f 30ff 	mov.w	r0, #4294967295
 8008264:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008268:	6921      	ldr	r1, [r4, #16]
 800826a:	464a      	mov	r2, r9
 800826c:	f7ff fa08 	bl	8007680 <memcpy>
 8008270:	89a3      	ldrh	r3, [r4, #12]
 8008272:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008276:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800827a:	81a3      	strh	r3, [r4, #12]
 800827c:	6126      	str	r6, [r4, #16]
 800827e:	6165      	str	r5, [r4, #20]
 8008280:	444e      	add	r6, r9
 8008282:	eba5 0509 	sub.w	r5, r5, r9
 8008286:	6026      	str	r6, [r4, #0]
 8008288:	60a5      	str	r5, [r4, #8]
 800828a:	463e      	mov	r6, r7
 800828c:	42be      	cmp	r6, r7
 800828e:	d900      	bls.n	8008292 <__ssputs_r+0x86>
 8008290:	463e      	mov	r6, r7
 8008292:	6820      	ldr	r0, [r4, #0]
 8008294:	4632      	mov	r2, r6
 8008296:	4641      	mov	r1, r8
 8008298:	f000 fd38 	bl	8008d0c <memmove>
 800829c:	68a3      	ldr	r3, [r4, #8]
 800829e:	1b9b      	subs	r3, r3, r6
 80082a0:	60a3      	str	r3, [r4, #8]
 80082a2:	6823      	ldr	r3, [r4, #0]
 80082a4:	4433      	add	r3, r6
 80082a6:	6023      	str	r3, [r4, #0]
 80082a8:	2000      	movs	r0, #0
 80082aa:	e7db      	b.n	8008264 <__ssputs_r+0x58>
 80082ac:	462a      	mov	r2, r5
 80082ae:	f000 fd53 	bl	8008d58 <_realloc_r>
 80082b2:	4606      	mov	r6, r0
 80082b4:	2800      	cmp	r0, #0
 80082b6:	d1e1      	bne.n	800827c <__ssputs_r+0x70>
 80082b8:	6921      	ldr	r1, [r4, #16]
 80082ba:	4650      	mov	r0, sl
 80082bc:	f7ff fec6 	bl	800804c <_free_r>
 80082c0:	e7c7      	b.n	8008252 <__ssputs_r+0x46>
	...

080082c4 <_svfiprintf_r>:
 80082c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082c8:	4698      	mov	r8, r3
 80082ca:	898b      	ldrh	r3, [r1, #12]
 80082cc:	061b      	lsls	r3, r3, #24
 80082ce:	b09d      	sub	sp, #116	; 0x74
 80082d0:	4607      	mov	r7, r0
 80082d2:	460d      	mov	r5, r1
 80082d4:	4614      	mov	r4, r2
 80082d6:	d50e      	bpl.n	80082f6 <_svfiprintf_r+0x32>
 80082d8:	690b      	ldr	r3, [r1, #16]
 80082da:	b963      	cbnz	r3, 80082f6 <_svfiprintf_r+0x32>
 80082dc:	2140      	movs	r1, #64	; 0x40
 80082de:	f7ff ff21 	bl	8008124 <_malloc_r>
 80082e2:	6028      	str	r0, [r5, #0]
 80082e4:	6128      	str	r0, [r5, #16]
 80082e6:	b920      	cbnz	r0, 80082f2 <_svfiprintf_r+0x2e>
 80082e8:	230c      	movs	r3, #12
 80082ea:	603b      	str	r3, [r7, #0]
 80082ec:	f04f 30ff 	mov.w	r0, #4294967295
 80082f0:	e0d1      	b.n	8008496 <_svfiprintf_r+0x1d2>
 80082f2:	2340      	movs	r3, #64	; 0x40
 80082f4:	616b      	str	r3, [r5, #20]
 80082f6:	2300      	movs	r3, #0
 80082f8:	9309      	str	r3, [sp, #36]	; 0x24
 80082fa:	2320      	movs	r3, #32
 80082fc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008300:	f8cd 800c 	str.w	r8, [sp, #12]
 8008304:	2330      	movs	r3, #48	; 0x30
 8008306:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80084b0 <_svfiprintf_r+0x1ec>
 800830a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800830e:	f04f 0901 	mov.w	r9, #1
 8008312:	4623      	mov	r3, r4
 8008314:	469a      	mov	sl, r3
 8008316:	f813 2b01 	ldrb.w	r2, [r3], #1
 800831a:	b10a      	cbz	r2, 8008320 <_svfiprintf_r+0x5c>
 800831c:	2a25      	cmp	r2, #37	; 0x25
 800831e:	d1f9      	bne.n	8008314 <_svfiprintf_r+0x50>
 8008320:	ebba 0b04 	subs.w	fp, sl, r4
 8008324:	d00b      	beq.n	800833e <_svfiprintf_r+0x7a>
 8008326:	465b      	mov	r3, fp
 8008328:	4622      	mov	r2, r4
 800832a:	4629      	mov	r1, r5
 800832c:	4638      	mov	r0, r7
 800832e:	f7ff ff6d 	bl	800820c <__ssputs_r>
 8008332:	3001      	adds	r0, #1
 8008334:	f000 80aa 	beq.w	800848c <_svfiprintf_r+0x1c8>
 8008338:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800833a:	445a      	add	r2, fp
 800833c:	9209      	str	r2, [sp, #36]	; 0x24
 800833e:	f89a 3000 	ldrb.w	r3, [sl]
 8008342:	2b00      	cmp	r3, #0
 8008344:	f000 80a2 	beq.w	800848c <_svfiprintf_r+0x1c8>
 8008348:	2300      	movs	r3, #0
 800834a:	f04f 32ff 	mov.w	r2, #4294967295
 800834e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008352:	f10a 0a01 	add.w	sl, sl, #1
 8008356:	9304      	str	r3, [sp, #16]
 8008358:	9307      	str	r3, [sp, #28]
 800835a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800835e:	931a      	str	r3, [sp, #104]	; 0x68
 8008360:	4654      	mov	r4, sl
 8008362:	2205      	movs	r2, #5
 8008364:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008368:	4851      	ldr	r0, [pc, #324]	; (80084b0 <_svfiprintf_r+0x1ec>)
 800836a:	f7f7 ff49 	bl	8000200 <memchr>
 800836e:	9a04      	ldr	r2, [sp, #16]
 8008370:	b9d8      	cbnz	r0, 80083aa <_svfiprintf_r+0xe6>
 8008372:	06d0      	lsls	r0, r2, #27
 8008374:	bf44      	itt	mi
 8008376:	2320      	movmi	r3, #32
 8008378:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800837c:	0711      	lsls	r1, r2, #28
 800837e:	bf44      	itt	mi
 8008380:	232b      	movmi	r3, #43	; 0x2b
 8008382:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008386:	f89a 3000 	ldrb.w	r3, [sl]
 800838a:	2b2a      	cmp	r3, #42	; 0x2a
 800838c:	d015      	beq.n	80083ba <_svfiprintf_r+0xf6>
 800838e:	9a07      	ldr	r2, [sp, #28]
 8008390:	4654      	mov	r4, sl
 8008392:	2000      	movs	r0, #0
 8008394:	f04f 0c0a 	mov.w	ip, #10
 8008398:	4621      	mov	r1, r4
 800839a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800839e:	3b30      	subs	r3, #48	; 0x30
 80083a0:	2b09      	cmp	r3, #9
 80083a2:	d94e      	bls.n	8008442 <_svfiprintf_r+0x17e>
 80083a4:	b1b0      	cbz	r0, 80083d4 <_svfiprintf_r+0x110>
 80083a6:	9207      	str	r2, [sp, #28]
 80083a8:	e014      	b.n	80083d4 <_svfiprintf_r+0x110>
 80083aa:	eba0 0308 	sub.w	r3, r0, r8
 80083ae:	fa09 f303 	lsl.w	r3, r9, r3
 80083b2:	4313      	orrs	r3, r2
 80083b4:	9304      	str	r3, [sp, #16]
 80083b6:	46a2      	mov	sl, r4
 80083b8:	e7d2      	b.n	8008360 <_svfiprintf_r+0x9c>
 80083ba:	9b03      	ldr	r3, [sp, #12]
 80083bc:	1d19      	adds	r1, r3, #4
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	9103      	str	r1, [sp, #12]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	bfbb      	ittet	lt
 80083c6:	425b      	neglt	r3, r3
 80083c8:	f042 0202 	orrlt.w	r2, r2, #2
 80083cc:	9307      	strge	r3, [sp, #28]
 80083ce:	9307      	strlt	r3, [sp, #28]
 80083d0:	bfb8      	it	lt
 80083d2:	9204      	strlt	r2, [sp, #16]
 80083d4:	7823      	ldrb	r3, [r4, #0]
 80083d6:	2b2e      	cmp	r3, #46	; 0x2e
 80083d8:	d10c      	bne.n	80083f4 <_svfiprintf_r+0x130>
 80083da:	7863      	ldrb	r3, [r4, #1]
 80083dc:	2b2a      	cmp	r3, #42	; 0x2a
 80083de:	d135      	bne.n	800844c <_svfiprintf_r+0x188>
 80083e0:	9b03      	ldr	r3, [sp, #12]
 80083e2:	1d1a      	adds	r2, r3, #4
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	9203      	str	r2, [sp, #12]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	bfb8      	it	lt
 80083ec:	f04f 33ff 	movlt.w	r3, #4294967295
 80083f0:	3402      	adds	r4, #2
 80083f2:	9305      	str	r3, [sp, #20]
 80083f4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80084c0 <_svfiprintf_r+0x1fc>
 80083f8:	7821      	ldrb	r1, [r4, #0]
 80083fa:	2203      	movs	r2, #3
 80083fc:	4650      	mov	r0, sl
 80083fe:	f7f7 feff 	bl	8000200 <memchr>
 8008402:	b140      	cbz	r0, 8008416 <_svfiprintf_r+0x152>
 8008404:	2340      	movs	r3, #64	; 0x40
 8008406:	eba0 000a 	sub.w	r0, r0, sl
 800840a:	fa03 f000 	lsl.w	r0, r3, r0
 800840e:	9b04      	ldr	r3, [sp, #16]
 8008410:	4303      	orrs	r3, r0
 8008412:	3401      	adds	r4, #1
 8008414:	9304      	str	r3, [sp, #16]
 8008416:	f814 1b01 	ldrb.w	r1, [r4], #1
 800841a:	4826      	ldr	r0, [pc, #152]	; (80084b4 <_svfiprintf_r+0x1f0>)
 800841c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008420:	2206      	movs	r2, #6
 8008422:	f7f7 feed 	bl	8000200 <memchr>
 8008426:	2800      	cmp	r0, #0
 8008428:	d038      	beq.n	800849c <_svfiprintf_r+0x1d8>
 800842a:	4b23      	ldr	r3, [pc, #140]	; (80084b8 <_svfiprintf_r+0x1f4>)
 800842c:	bb1b      	cbnz	r3, 8008476 <_svfiprintf_r+0x1b2>
 800842e:	9b03      	ldr	r3, [sp, #12]
 8008430:	3307      	adds	r3, #7
 8008432:	f023 0307 	bic.w	r3, r3, #7
 8008436:	3308      	adds	r3, #8
 8008438:	9303      	str	r3, [sp, #12]
 800843a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800843c:	4433      	add	r3, r6
 800843e:	9309      	str	r3, [sp, #36]	; 0x24
 8008440:	e767      	b.n	8008312 <_svfiprintf_r+0x4e>
 8008442:	fb0c 3202 	mla	r2, ip, r2, r3
 8008446:	460c      	mov	r4, r1
 8008448:	2001      	movs	r0, #1
 800844a:	e7a5      	b.n	8008398 <_svfiprintf_r+0xd4>
 800844c:	2300      	movs	r3, #0
 800844e:	3401      	adds	r4, #1
 8008450:	9305      	str	r3, [sp, #20]
 8008452:	4619      	mov	r1, r3
 8008454:	f04f 0c0a 	mov.w	ip, #10
 8008458:	4620      	mov	r0, r4
 800845a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800845e:	3a30      	subs	r2, #48	; 0x30
 8008460:	2a09      	cmp	r2, #9
 8008462:	d903      	bls.n	800846c <_svfiprintf_r+0x1a8>
 8008464:	2b00      	cmp	r3, #0
 8008466:	d0c5      	beq.n	80083f4 <_svfiprintf_r+0x130>
 8008468:	9105      	str	r1, [sp, #20]
 800846a:	e7c3      	b.n	80083f4 <_svfiprintf_r+0x130>
 800846c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008470:	4604      	mov	r4, r0
 8008472:	2301      	movs	r3, #1
 8008474:	e7f0      	b.n	8008458 <_svfiprintf_r+0x194>
 8008476:	ab03      	add	r3, sp, #12
 8008478:	9300      	str	r3, [sp, #0]
 800847a:	462a      	mov	r2, r5
 800847c:	4b0f      	ldr	r3, [pc, #60]	; (80084bc <_svfiprintf_r+0x1f8>)
 800847e:	a904      	add	r1, sp, #16
 8008480:	4638      	mov	r0, r7
 8008482:	f7fc f937 	bl	80046f4 <_printf_float>
 8008486:	1c42      	adds	r2, r0, #1
 8008488:	4606      	mov	r6, r0
 800848a:	d1d6      	bne.n	800843a <_svfiprintf_r+0x176>
 800848c:	89ab      	ldrh	r3, [r5, #12]
 800848e:	065b      	lsls	r3, r3, #25
 8008490:	f53f af2c 	bmi.w	80082ec <_svfiprintf_r+0x28>
 8008494:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008496:	b01d      	add	sp, #116	; 0x74
 8008498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800849c:	ab03      	add	r3, sp, #12
 800849e:	9300      	str	r3, [sp, #0]
 80084a0:	462a      	mov	r2, r5
 80084a2:	4b06      	ldr	r3, [pc, #24]	; (80084bc <_svfiprintf_r+0x1f8>)
 80084a4:	a904      	add	r1, sp, #16
 80084a6:	4638      	mov	r0, r7
 80084a8:	f7fc fbc8 	bl	8004c3c <_printf_i>
 80084ac:	e7eb      	b.n	8008486 <_svfiprintf_r+0x1c2>
 80084ae:	bf00      	nop
 80084b0:	0800938c 	.word	0x0800938c
 80084b4:	08009396 	.word	0x08009396
 80084b8:	080046f5 	.word	0x080046f5
 80084bc:	0800820d 	.word	0x0800820d
 80084c0:	08009392 	.word	0x08009392

080084c4 <__sfputc_r>:
 80084c4:	6893      	ldr	r3, [r2, #8]
 80084c6:	3b01      	subs	r3, #1
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	b410      	push	{r4}
 80084cc:	6093      	str	r3, [r2, #8]
 80084ce:	da08      	bge.n	80084e2 <__sfputc_r+0x1e>
 80084d0:	6994      	ldr	r4, [r2, #24]
 80084d2:	42a3      	cmp	r3, r4
 80084d4:	db01      	blt.n	80084da <__sfputc_r+0x16>
 80084d6:	290a      	cmp	r1, #10
 80084d8:	d103      	bne.n	80084e2 <__sfputc_r+0x1e>
 80084da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084de:	f000 b9bb 	b.w	8008858 <__swbuf_r>
 80084e2:	6813      	ldr	r3, [r2, #0]
 80084e4:	1c58      	adds	r0, r3, #1
 80084e6:	6010      	str	r0, [r2, #0]
 80084e8:	7019      	strb	r1, [r3, #0]
 80084ea:	4608      	mov	r0, r1
 80084ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084f0:	4770      	bx	lr

080084f2 <__sfputs_r>:
 80084f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084f4:	4606      	mov	r6, r0
 80084f6:	460f      	mov	r7, r1
 80084f8:	4614      	mov	r4, r2
 80084fa:	18d5      	adds	r5, r2, r3
 80084fc:	42ac      	cmp	r4, r5
 80084fe:	d101      	bne.n	8008504 <__sfputs_r+0x12>
 8008500:	2000      	movs	r0, #0
 8008502:	e007      	b.n	8008514 <__sfputs_r+0x22>
 8008504:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008508:	463a      	mov	r2, r7
 800850a:	4630      	mov	r0, r6
 800850c:	f7ff ffda 	bl	80084c4 <__sfputc_r>
 8008510:	1c43      	adds	r3, r0, #1
 8008512:	d1f3      	bne.n	80084fc <__sfputs_r+0xa>
 8008514:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008518 <_vfiprintf_r>:
 8008518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800851c:	460d      	mov	r5, r1
 800851e:	b09d      	sub	sp, #116	; 0x74
 8008520:	4614      	mov	r4, r2
 8008522:	4698      	mov	r8, r3
 8008524:	4606      	mov	r6, r0
 8008526:	b118      	cbz	r0, 8008530 <_vfiprintf_r+0x18>
 8008528:	6983      	ldr	r3, [r0, #24]
 800852a:	b90b      	cbnz	r3, 8008530 <_vfiprintf_r+0x18>
 800852c:	f7fe fc7a 	bl	8006e24 <__sinit>
 8008530:	4b89      	ldr	r3, [pc, #548]	; (8008758 <_vfiprintf_r+0x240>)
 8008532:	429d      	cmp	r5, r3
 8008534:	d11b      	bne.n	800856e <_vfiprintf_r+0x56>
 8008536:	6875      	ldr	r5, [r6, #4]
 8008538:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800853a:	07d9      	lsls	r1, r3, #31
 800853c:	d405      	bmi.n	800854a <_vfiprintf_r+0x32>
 800853e:	89ab      	ldrh	r3, [r5, #12]
 8008540:	059a      	lsls	r2, r3, #22
 8008542:	d402      	bmi.n	800854a <_vfiprintf_r+0x32>
 8008544:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008546:	f7ff f87e 	bl	8007646 <__retarget_lock_acquire_recursive>
 800854a:	89ab      	ldrh	r3, [r5, #12]
 800854c:	071b      	lsls	r3, r3, #28
 800854e:	d501      	bpl.n	8008554 <_vfiprintf_r+0x3c>
 8008550:	692b      	ldr	r3, [r5, #16]
 8008552:	b9eb      	cbnz	r3, 8008590 <_vfiprintf_r+0x78>
 8008554:	4629      	mov	r1, r5
 8008556:	4630      	mov	r0, r6
 8008558:	f000 f9f0 	bl	800893c <__swsetup_r>
 800855c:	b1c0      	cbz	r0, 8008590 <_vfiprintf_r+0x78>
 800855e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008560:	07dc      	lsls	r4, r3, #31
 8008562:	d50e      	bpl.n	8008582 <_vfiprintf_r+0x6a>
 8008564:	f04f 30ff 	mov.w	r0, #4294967295
 8008568:	b01d      	add	sp, #116	; 0x74
 800856a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800856e:	4b7b      	ldr	r3, [pc, #492]	; (800875c <_vfiprintf_r+0x244>)
 8008570:	429d      	cmp	r5, r3
 8008572:	d101      	bne.n	8008578 <_vfiprintf_r+0x60>
 8008574:	68b5      	ldr	r5, [r6, #8]
 8008576:	e7df      	b.n	8008538 <_vfiprintf_r+0x20>
 8008578:	4b79      	ldr	r3, [pc, #484]	; (8008760 <_vfiprintf_r+0x248>)
 800857a:	429d      	cmp	r5, r3
 800857c:	bf08      	it	eq
 800857e:	68f5      	ldreq	r5, [r6, #12]
 8008580:	e7da      	b.n	8008538 <_vfiprintf_r+0x20>
 8008582:	89ab      	ldrh	r3, [r5, #12]
 8008584:	0598      	lsls	r0, r3, #22
 8008586:	d4ed      	bmi.n	8008564 <_vfiprintf_r+0x4c>
 8008588:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800858a:	f7ff f85d 	bl	8007648 <__retarget_lock_release_recursive>
 800858e:	e7e9      	b.n	8008564 <_vfiprintf_r+0x4c>
 8008590:	2300      	movs	r3, #0
 8008592:	9309      	str	r3, [sp, #36]	; 0x24
 8008594:	2320      	movs	r3, #32
 8008596:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800859a:	f8cd 800c 	str.w	r8, [sp, #12]
 800859e:	2330      	movs	r3, #48	; 0x30
 80085a0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008764 <_vfiprintf_r+0x24c>
 80085a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80085a8:	f04f 0901 	mov.w	r9, #1
 80085ac:	4623      	mov	r3, r4
 80085ae:	469a      	mov	sl, r3
 80085b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085b4:	b10a      	cbz	r2, 80085ba <_vfiprintf_r+0xa2>
 80085b6:	2a25      	cmp	r2, #37	; 0x25
 80085b8:	d1f9      	bne.n	80085ae <_vfiprintf_r+0x96>
 80085ba:	ebba 0b04 	subs.w	fp, sl, r4
 80085be:	d00b      	beq.n	80085d8 <_vfiprintf_r+0xc0>
 80085c0:	465b      	mov	r3, fp
 80085c2:	4622      	mov	r2, r4
 80085c4:	4629      	mov	r1, r5
 80085c6:	4630      	mov	r0, r6
 80085c8:	f7ff ff93 	bl	80084f2 <__sfputs_r>
 80085cc:	3001      	adds	r0, #1
 80085ce:	f000 80aa 	beq.w	8008726 <_vfiprintf_r+0x20e>
 80085d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085d4:	445a      	add	r2, fp
 80085d6:	9209      	str	r2, [sp, #36]	; 0x24
 80085d8:	f89a 3000 	ldrb.w	r3, [sl]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	f000 80a2 	beq.w	8008726 <_vfiprintf_r+0x20e>
 80085e2:	2300      	movs	r3, #0
 80085e4:	f04f 32ff 	mov.w	r2, #4294967295
 80085e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085ec:	f10a 0a01 	add.w	sl, sl, #1
 80085f0:	9304      	str	r3, [sp, #16]
 80085f2:	9307      	str	r3, [sp, #28]
 80085f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80085f8:	931a      	str	r3, [sp, #104]	; 0x68
 80085fa:	4654      	mov	r4, sl
 80085fc:	2205      	movs	r2, #5
 80085fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008602:	4858      	ldr	r0, [pc, #352]	; (8008764 <_vfiprintf_r+0x24c>)
 8008604:	f7f7 fdfc 	bl	8000200 <memchr>
 8008608:	9a04      	ldr	r2, [sp, #16]
 800860a:	b9d8      	cbnz	r0, 8008644 <_vfiprintf_r+0x12c>
 800860c:	06d1      	lsls	r1, r2, #27
 800860e:	bf44      	itt	mi
 8008610:	2320      	movmi	r3, #32
 8008612:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008616:	0713      	lsls	r3, r2, #28
 8008618:	bf44      	itt	mi
 800861a:	232b      	movmi	r3, #43	; 0x2b
 800861c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008620:	f89a 3000 	ldrb.w	r3, [sl]
 8008624:	2b2a      	cmp	r3, #42	; 0x2a
 8008626:	d015      	beq.n	8008654 <_vfiprintf_r+0x13c>
 8008628:	9a07      	ldr	r2, [sp, #28]
 800862a:	4654      	mov	r4, sl
 800862c:	2000      	movs	r0, #0
 800862e:	f04f 0c0a 	mov.w	ip, #10
 8008632:	4621      	mov	r1, r4
 8008634:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008638:	3b30      	subs	r3, #48	; 0x30
 800863a:	2b09      	cmp	r3, #9
 800863c:	d94e      	bls.n	80086dc <_vfiprintf_r+0x1c4>
 800863e:	b1b0      	cbz	r0, 800866e <_vfiprintf_r+0x156>
 8008640:	9207      	str	r2, [sp, #28]
 8008642:	e014      	b.n	800866e <_vfiprintf_r+0x156>
 8008644:	eba0 0308 	sub.w	r3, r0, r8
 8008648:	fa09 f303 	lsl.w	r3, r9, r3
 800864c:	4313      	orrs	r3, r2
 800864e:	9304      	str	r3, [sp, #16]
 8008650:	46a2      	mov	sl, r4
 8008652:	e7d2      	b.n	80085fa <_vfiprintf_r+0xe2>
 8008654:	9b03      	ldr	r3, [sp, #12]
 8008656:	1d19      	adds	r1, r3, #4
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	9103      	str	r1, [sp, #12]
 800865c:	2b00      	cmp	r3, #0
 800865e:	bfbb      	ittet	lt
 8008660:	425b      	neglt	r3, r3
 8008662:	f042 0202 	orrlt.w	r2, r2, #2
 8008666:	9307      	strge	r3, [sp, #28]
 8008668:	9307      	strlt	r3, [sp, #28]
 800866a:	bfb8      	it	lt
 800866c:	9204      	strlt	r2, [sp, #16]
 800866e:	7823      	ldrb	r3, [r4, #0]
 8008670:	2b2e      	cmp	r3, #46	; 0x2e
 8008672:	d10c      	bne.n	800868e <_vfiprintf_r+0x176>
 8008674:	7863      	ldrb	r3, [r4, #1]
 8008676:	2b2a      	cmp	r3, #42	; 0x2a
 8008678:	d135      	bne.n	80086e6 <_vfiprintf_r+0x1ce>
 800867a:	9b03      	ldr	r3, [sp, #12]
 800867c:	1d1a      	adds	r2, r3, #4
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	9203      	str	r2, [sp, #12]
 8008682:	2b00      	cmp	r3, #0
 8008684:	bfb8      	it	lt
 8008686:	f04f 33ff 	movlt.w	r3, #4294967295
 800868a:	3402      	adds	r4, #2
 800868c:	9305      	str	r3, [sp, #20]
 800868e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008774 <_vfiprintf_r+0x25c>
 8008692:	7821      	ldrb	r1, [r4, #0]
 8008694:	2203      	movs	r2, #3
 8008696:	4650      	mov	r0, sl
 8008698:	f7f7 fdb2 	bl	8000200 <memchr>
 800869c:	b140      	cbz	r0, 80086b0 <_vfiprintf_r+0x198>
 800869e:	2340      	movs	r3, #64	; 0x40
 80086a0:	eba0 000a 	sub.w	r0, r0, sl
 80086a4:	fa03 f000 	lsl.w	r0, r3, r0
 80086a8:	9b04      	ldr	r3, [sp, #16]
 80086aa:	4303      	orrs	r3, r0
 80086ac:	3401      	adds	r4, #1
 80086ae:	9304      	str	r3, [sp, #16]
 80086b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086b4:	482c      	ldr	r0, [pc, #176]	; (8008768 <_vfiprintf_r+0x250>)
 80086b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80086ba:	2206      	movs	r2, #6
 80086bc:	f7f7 fda0 	bl	8000200 <memchr>
 80086c0:	2800      	cmp	r0, #0
 80086c2:	d03f      	beq.n	8008744 <_vfiprintf_r+0x22c>
 80086c4:	4b29      	ldr	r3, [pc, #164]	; (800876c <_vfiprintf_r+0x254>)
 80086c6:	bb1b      	cbnz	r3, 8008710 <_vfiprintf_r+0x1f8>
 80086c8:	9b03      	ldr	r3, [sp, #12]
 80086ca:	3307      	adds	r3, #7
 80086cc:	f023 0307 	bic.w	r3, r3, #7
 80086d0:	3308      	adds	r3, #8
 80086d2:	9303      	str	r3, [sp, #12]
 80086d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086d6:	443b      	add	r3, r7
 80086d8:	9309      	str	r3, [sp, #36]	; 0x24
 80086da:	e767      	b.n	80085ac <_vfiprintf_r+0x94>
 80086dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80086e0:	460c      	mov	r4, r1
 80086e2:	2001      	movs	r0, #1
 80086e4:	e7a5      	b.n	8008632 <_vfiprintf_r+0x11a>
 80086e6:	2300      	movs	r3, #0
 80086e8:	3401      	adds	r4, #1
 80086ea:	9305      	str	r3, [sp, #20]
 80086ec:	4619      	mov	r1, r3
 80086ee:	f04f 0c0a 	mov.w	ip, #10
 80086f2:	4620      	mov	r0, r4
 80086f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086f8:	3a30      	subs	r2, #48	; 0x30
 80086fa:	2a09      	cmp	r2, #9
 80086fc:	d903      	bls.n	8008706 <_vfiprintf_r+0x1ee>
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d0c5      	beq.n	800868e <_vfiprintf_r+0x176>
 8008702:	9105      	str	r1, [sp, #20]
 8008704:	e7c3      	b.n	800868e <_vfiprintf_r+0x176>
 8008706:	fb0c 2101 	mla	r1, ip, r1, r2
 800870a:	4604      	mov	r4, r0
 800870c:	2301      	movs	r3, #1
 800870e:	e7f0      	b.n	80086f2 <_vfiprintf_r+0x1da>
 8008710:	ab03      	add	r3, sp, #12
 8008712:	9300      	str	r3, [sp, #0]
 8008714:	462a      	mov	r2, r5
 8008716:	4b16      	ldr	r3, [pc, #88]	; (8008770 <_vfiprintf_r+0x258>)
 8008718:	a904      	add	r1, sp, #16
 800871a:	4630      	mov	r0, r6
 800871c:	f7fb ffea 	bl	80046f4 <_printf_float>
 8008720:	4607      	mov	r7, r0
 8008722:	1c78      	adds	r0, r7, #1
 8008724:	d1d6      	bne.n	80086d4 <_vfiprintf_r+0x1bc>
 8008726:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008728:	07d9      	lsls	r1, r3, #31
 800872a:	d405      	bmi.n	8008738 <_vfiprintf_r+0x220>
 800872c:	89ab      	ldrh	r3, [r5, #12]
 800872e:	059a      	lsls	r2, r3, #22
 8008730:	d402      	bmi.n	8008738 <_vfiprintf_r+0x220>
 8008732:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008734:	f7fe ff88 	bl	8007648 <__retarget_lock_release_recursive>
 8008738:	89ab      	ldrh	r3, [r5, #12]
 800873a:	065b      	lsls	r3, r3, #25
 800873c:	f53f af12 	bmi.w	8008564 <_vfiprintf_r+0x4c>
 8008740:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008742:	e711      	b.n	8008568 <_vfiprintf_r+0x50>
 8008744:	ab03      	add	r3, sp, #12
 8008746:	9300      	str	r3, [sp, #0]
 8008748:	462a      	mov	r2, r5
 800874a:	4b09      	ldr	r3, [pc, #36]	; (8008770 <_vfiprintf_r+0x258>)
 800874c:	a904      	add	r1, sp, #16
 800874e:	4630      	mov	r0, r6
 8008750:	f7fc fa74 	bl	8004c3c <_printf_i>
 8008754:	e7e4      	b.n	8008720 <_vfiprintf_r+0x208>
 8008756:	bf00      	nop
 8008758:	08009174 	.word	0x08009174
 800875c:	08009194 	.word	0x08009194
 8008760:	08009154 	.word	0x08009154
 8008764:	0800938c 	.word	0x0800938c
 8008768:	08009396 	.word	0x08009396
 800876c:	080046f5 	.word	0x080046f5
 8008770:	080084f3 	.word	0x080084f3
 8008774:	08009392 	.word	0x08009392

08008778 <nan>:
 8008778:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008780 <nan+0x8>
 800877c:	4770      	bx	lr
 800877e:	bf00      	nop
 8008780:	00000000 	.word	0x00000000
 8008784:	7ff80000 	.word	0x7ff80000

08008788 <_sbrk_r>:
 8008788:	b538      	push	{r3, r4, r5, lr}
 800878a:	4d06      	ldr	r5, [pc, #24]	; (80087a4 <_sbrk_r+0x1c>)
 800878c:	2300      	movs	r3, #0
 800878e:	4604      	mov	r4, r0
 8008790:	4608      	mov	r0, r1
 8008792:	602b      	str	r3, [r5, #0]
 8008794:	f7f9 f9ec 	bl	8001b70 <_sbrk>
 8008798:	1c43      	adds	r3, r0, #1
 800879a:	d102      	bne.n	80087a2 <_sbrk_r+0x1a>
 800879c:	682b      	ldr	r3, [r5, #0]
 800879e:	b103      	cbz	r3, 80087a2 <_sbrk_r+0x1a>
 80087a0:	6023      	str	r3, [r4, #0]
 80087a2:	bd38      	pop	{r3, r4, r5, pc}
 80087a4:	20000214 	.word	0x20000214

080087a8 <__sread>:
 80087a8:	b510      	push	{r4, lr}
 80087aa:	460c      	mov	r4, r1
 80087ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087b0:	f000 fb02 	bl	8008db8 <_read_r>
 80087b4:	2800      	cmp	r0, #0
 80087b6:	bfab      	itete	ge
 80087b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80087ba:	89a3      	ldrhlt	r3, [r4, #12]
 80087bc:	181b      	addge	r3, r3, r0
 80087be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80087c2:	bfac      	ite	ge
 80087c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80087c6:	81a3      	strhlt	r3, [r4, #12]
 80087c8:	bd10      	pop	{r4, pc}

080087ca <__swrite>:
 80087ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087ce:	461f      	mov	r7, r3
 80087d0:	898b      	ldrh	r3, [r1, #12]
 80087d2:	05db      	lsls	r3, r3, #23
 80087d4:	4605      	mov	r5, r0
 80087d6:	460c      	mov	r4, r1
 80087d8:	4616      	mov	r6, r2
 80087da:	d505      	bpl.n	80087e8 <__swrite+0x1e>
 80087dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087e0:	2302      	movs	r3, #2
 80087e2:	2200      	movs	r2, #0
 80087e4:	f000 fa1a 	bl	8008c1c <_lseek_r>
 80087e8:	89a3      	ldrh	r3, [r4, #12]
 80087ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80087ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80087f2:	81a3      	strh	r3, [r4, #12]
 80087f4:	4632      	mov	r2, r6
 80087f6:	463b      	mov	r3, r7
 80087f8:	4628      	mov	r0, r5
 80087fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80087fe:	f000 b88b 	b.w	8008918 <_write_r>

08008802 <__sseek>:
 8008802:	b510      	push	{r4, lr}
 8008804:	460c      	mov	r4, r1
 8008806:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800880a:	f000 fa07 	bl	8008c1c <_lseek_r>
 800880e:	1c43      	adds	r3, r0, #1
 8008810:	89a3      	ldrh	r3, [r4, #12]
 8008812:	bf15      	itete	ne
 8008814:	6560      	strne	r0, [r4, #84]	; 0x54
 8008816:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800881a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800881e:	81a3      	strheq	r3, [r4, #12]
 8008820:	bf18      	it	ne
 8008822:	81a3      	strhne	r3, [r4, #12]
 8008824:	bd10      	pop	{r4, pc}

08008826 <__sclose>:
 8008826:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800882a:	f000 b913 	b.w	8008a54 <_close_r>

0800882e <strncmp>:
 800882e:	b510      	push	{r4, lr}
 8008830:	b17a      	cbz	r2, 8008852 <strncmp+0x24>
 8008832:	4603      	mov	r3, r0
 8008834:	3901      	subs	r1, #1
 8008836:	1884      	adds	r4, r0, r2
 8008838:	f813 0b01 	ldrb.w	r0, [r3], #1
 800883c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008840:	4290      	cmp	r0, r2
 8008842:	d101      	bne.n	8008848 <strncmp+0x1a>
 8008844:	42a3      	cmp	r3, r4
 8008846:	d101      	bne.n	800884c <strncmp+0x1e>
 8008848:	1a80      	subs	r0, r0, r2
 800884a:	bd10      	pop	{r4, pc}
 800884c:	2800      	cmp	r0, #0
 800884e:	d1f3      	bne.n	8008838 <strncmp+0xa>
 8008850:	e7fa      	b.n	8008848 <strncmp+0x1a>
 8008852:	4610      	mov	r0, r2
 8008854:	e7f9      	b.n	800884a <strncmp+0x1c>
	...

08008858 <__swbuf_r>:
 8008858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800885a:	460e      	mov	r6, r1
 800885c:	4614      	mov	r4, r2
 800885e:	4605      	mov	r5, r0
 8008860:	b118      	cbz	r0, 800886a <__swbuf_r+0x12>
 8008862:	6983      	ldr	r3, [r0, #24]
 8008864:	b90b      	cbnz	r3, 800886a <__swbuf_r+0x12>
 8008866:	f7fe fadd 	bl	8006e24 <__sinit>
 800886a:	4b21      	ldr	r3, [pc, #132]	; (80088f0 <__swbuf_r+0x98>)
 800886c:	429c      	cmp	r4, r3
 800886e:	d12b      	bne.n	80088c8 <__swbuf_r+0x70>
 8008870:	686c      	ldr	r4, [r5, #4]
 8008872:	69a3      	ldr	r3, [r4, #24]
 8008874:	60a3      	str	r3, [r4, #8]
 8008876:	89a3      	ldrh	r3, [r4, #12]
 8008878:	071a      	lsls	r2, r3, #28
 800887a:	d52f      	bpl.n	80088dc <__swbuf_r+0x84>
 800887c:	6923      	ldr	r3, [r4, #16]
 800887e:	b36b      	cbz	r3, 80088dc <__swbuf_r+0x84>
 8008880:	6923      	ldr	r3, [r4, #16]
 8008882:	6820      	ldr	r0, [r4, #0]
 8008884:	1ac0      	subs	r0, r0, r3
 8008886:	6963      	ldr	r3, [r4, #20]
 8008888:	b2f6      	uxtb	r6, r6
 800888a:	4283      	cmp	r3, r0
 800888c:	4637      	mov	r7, r6
 800888e:	dc04      	bgt.n	800889a <__swbuf_r+0x42>
 8008890:	4621      	mov	r1, r4
 8008892:	4628      	mov	r0, r5
 8008894:	f000 f974 	bl	8008b80 <_fflush_r>
 8008898:	bb30      	cbnz	r0, 80088e8 <__swbuf_r+0x90>
 800889a:	68a3      	ldr	r3, [r4, #8]
 800889c:	3b01      	subs	r3, #1
 800889e:	60a3      	str	r3, [r4, #8]
 80088a0:	6823      	ldr	r3, [r4, #0]
 80088a2:	1c5a      	adds	r2, r3, #1
 80088a4:	6022      	str	r2, [r4, #0]
 80088a6:	701e      	strb	r6, [r3, #0]
 80088a8:	6963      	ldr	r3, [r4, #20]
 80088aa:	3001      	adds	r0, #1
 80088ac:	4283      	cmp	r3, r0
 80088ae:	d004      	beq.n	80088ba <__swbuf_r+0x62>
 80088b0:	89a3      	ldrh	r3, [r4, #12]
 80088b2:	07db      	lsls	r3, r3, #31
 80088b4:	d506      	bpl.n	80088c4 <__swbuf_r+0x6c>
 80088b6:	2e0a      	cmp	r6, #10
 80088b8:	d104      	bne.n	80088c4 <__swbuf_r+0x6c>
 80088ba:	4621      	mov	r1, r4
 80088bc:	4628      	mov	r0, r5
 80088be:	f000 f95f 	bl	8008b80 <_fflush_r>
 80088c2:	b988      	cbnz	r0, 80088e8 <__swbuf_r+0x90>
 80088c4:	4638      	mov	r0, r7
 80088c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088c8:	4b0a      	ldr	r3, [pc, #40]	; (80088f4 <__swbuf_r+0x9c>)
 80088ca:	429c      	cmp	r4, r3
 80088cc:	d101      	bne.n	80088d2 <__swbuf_r+0x7a>
 80088ce:	68ac      	ldr	r4, [r5, #8]
 80088d0:	e7cf      	b.n	8008872 <__swbuf_r+0x1a>
 80088d2:	4b09      	ldr	r3, [pc, #36]	; (80088f8 <__swbuf_r+0xa0>)
 80088d4:	429c      	cmp	r4, r3
 80088d6:	bf08      	it	eq
 80088d8:	68ec      	ldreq	r4, [r5, #12]
 80088da:	e7ca      	b.n	8008872 <__swbuf_r+0x1a>
 80088dc:	4621      	mov	r1, r4
 80088de:	4628      	mov	r0, r5
 80088e0:	f000 f82c 	bl	800893c <__swsetup_r>
 80088e4:	2800      	cmp	r0, #0
 80088e6:	d0cb      	beq.n	8008880 <__swbuf_r+0x28>
 80088e8:	f04f 37ff 	mov.w	r7, #4294967295
 80088ec:	e7ea      	b.n	80088c4 <__swbuf_r+0x6c>
 80088ee:	bf00      	nop
 80088f0:	08009174 	.word	0x08009174
 80088f4:	08009194 	.word	0x08009194
 80088f8:	08009154 	.word	0x08009154

080088fc <__ascii_wctomb>:
 80088fc:	b149      	cbz	r1, 8008912 <__ascii_wctomb+0x16>
 80088fe:	2aff      	cmp	r2, #255	; 0xff
 8008900:	bf85      	ittet	hi
 8008902:	238a      	movhi	r3, #138	; 0x8a
 8008904:	6003      	strhi	r3, [r0, #0]
 8008906:	700a      	strbls	r2, [r1, #0]
 8008908:	f04f 30ff 	movhi.w	r0, #4294967295
 800890c:	bf98      	it	ls
 800890e:	2001      	movls	r0, #1
 8008910:	4770      	bx	lr
 8008912:	4608      	mov	r0, r1
 8008914:	4770      	bx	lr
	...

08008918 <_write_r>:
 8008918:	b538      	push	{r3, r4, r5, lr}
 800891a:	4d07      	ldr	r5, [pc, #28]	; (8008938 <_write_r+0x20>)
 800891c:	4604      	mov	r4, r0
 800891e:	4608      	mov	r0, r1
 8008920:	4611      	mov	r1, r2
 8008922:	2200      	movs	r2, #0
 8008924:	602a      	str	r2, [r5, #0]
 8008926:	461a      	mov	r2, r3
 8008928:	f7f8 fec2 	bl	80016b0 <_write>
 800892c:	1c43      	adds	r3, r0, #1
 800892e:	d102      	bne.n	8008936 <_write_r+0x1e>
 8008930:	682b      	ldr	r3, [r5, #0]
 8008932:	b103      	cbz	r3, 8008936 <_write_r+0x1e>
 8008934:	6023      	str	r3, [r4, #0]
 8008936:	bd38      	pop	{r3, r4, r5, pc}
 8008938:	20000214 	.word	0x20000214

0800893c <__swsetup_r>:
 800893c:	4b32      	ldr	r3, [pc, #200]	; (8008a08 <__swsetup_r+0xcc>)
 800893e:	b570      	push	{r4, r5, r6, lr}
 8008940:	681d      	ldr	r5, [r3, #0]
 8008942:	4606      	mov	r6, r0
 8008944:	460c      	mov	r4, r1
 8008946:	b125      	cbz	r5, 8008952 <__swsetup_r+0x16>
 8008948:	69ab      	ldr	r3, [r5, #24]
 800894a:	b913      	cbnz	r3, 8008952 <__swsetup_r+0x16>
 800894c:	4628      	mov	r0, r5
 800894e:	f7fe fa69 	bl	8006e24 <__sinit>
 8008952:	4b2e      	ldr	r3, [pc, #184]	; (8008a0c <__swsetup_r+0xd0>)
 8008954:	429c      	cmp	r4, r3
 8008956:	d10f      	bne.n	8008978 <__swsetup_r+0x3c>
 8008958:	686c      	ldr	r4, [r5, #4]
 800895a:	89a3      	ldrh	r3, [r4, #12]
 800895c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008960:	0719      	lsls	r1, r3, #28
 8008962:	d42c      	bmi.n	80089be <__swsetup_r+0x82>
 8008964:	06dd      	lsls	r5, r3, #27
 8008966:	d411      	bmi.n	800898c <__swsetup_r+0x50>
 8008968:	2309      	movs	r3, #9
 800896a:	6033      	str	r3, [r6, #0]
 800896c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008970:	81a3      	strh	r3, [r4, #12]
 8008972:	f04f 30ff 	mov.w	r0, #4294967295
 8008976:	e03e      	b.n	80089f6 <__swsetup_r+0xba>
 8008978:	4b25      	ldr	r3, [pc, #148]	; (8008a10 <__swsetup_r+0xd4>)
 800897a:	429c      	cmp	r4, r3
 800897c:	d101      	bne.n	8008982 <__swsetup_r+0x46>
 800897e:	68ac      	ldr	r4, [r5, #8]
 8008980:	e7eb      	b.n	800895a <__swsetup_r+0x1e>
 8008982:	4b24      	ldr	r3, [pc, #144]	; (8008a14 <__swsetup_r+0xd8>)
 8008984:	429c      	cmp	r4, r3
 8008986:	bf08      	it	eq
 8008988:	68ec      	ldreq	r4, [r5, #12]
 800898a:	e7e6      	b.n	800895a <__swsetup_r+0x1e>
 800898c:	0758      	lsls	r0, r3, #29
 800898e:	d512      	bpl.n	80089b6 <__swsetup_r+0x7a>
 8008990:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008992:	b141      	cbz	r1, 80089a6 <__swsetup_r+0x6a>
 8008994:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008998:	4299      	cmp	r1, r3
 800899a:	d002      	beq.n	80089a2 <__swsetup_r+0x66>
 800899c:	4630      	mov	r0, r6
 800899e:	f7ff fb55 	bl	800804c <_free_r>
 80089a2:	2300      	movs	r3, #0
 80089a4:	6363      	str	r3, [r4, #52]	; 0x34
 80089a6:	89a3      	ldrh	r3, [r4, #12]
 80089a8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80089ac:	81a3      	strh	r3, [r4, #12]
 80089ae:	2300      	movs	r3, #0
 80089b0:	6063      	str	r3, [r4, #4]
 80089b2:	6923      	ldr	r3, [r4, #16]
 80089b4:	6023      	str	r3, [r4, #0]
 80089b6:	89a3      	ldrh	r3, [r4, #12]
 80089b8:	f043 0308 	orr.w	r3, r3, #8
 80089bc:	81a3      	strh	r3, [r4, #12]
 80089be:	6923      	ldr	r3, [r4, #16]
 80089c0:	b94b      	cbnz	r3, 80089d6 <__swsetup_r+0x9a>
 80089c2:	89a3      	ldrh	r3, [r4, #12]
 80089c4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80089c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80089cc:	d003      	beq.n	80089d6 <__swsetup_r+0x9a>
 80089ce:	4621      	mov	r1, r4
 80089d0:	4630      	mov	r0, r6
 80089d2:	f000 f95b 	bl	8008c8c <__smakebuf_r>
 80089d6:	89a0      	ldrh	r0, [r4, #12]
 80089d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80089dc:	f010 0301 	ands.w	r3, r0, #1
 80089e0:	d00a      	beq.n	80089f8 <__swsetup_r+0xbc>
 80089e2:	2300      	movs	r3, #0
 80089e4:	60a3      	str	r3, [r4, #8]
 80089e6:	6963      	ldr	r3, [r4, #20]
 80089e8:	425b      	negs	r3, r3
 80089ea:	61a3      	str	r3, [r4, #24]
 80089ec:	6923      	ldr	r3, [r4, #16]
 80089ee:	b943      	cbnz	r3, 8008a02 <__swsetup_r+0xc6>
 80089f0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80089f4:	d1ba      	bne.n	800896c <__swsetup_r+0x30>
 80089f6:	bd70      	pop	{r4, r5, r6, pc}
 80089f8:	0781      	lsls	r1, r0, #30
 80089fa:	bf58      	it	pl
 80089fc:	6963      	ldrpl	r3, [r4, #20]
 80089fe:	60a3      	str	r3, [r4, #8]
 8008a00:	e7f4      	b.n	80089ec <__swsetup_r+0xb0>
 8008a02:	2000      	movs	r0, #0
 8008a04:	e7f7      	b.n	80089f6 <__swsetup_r+0xba>
 8008a06:	bf00      	nop
 8008a08:	2000000c 	.word	0x2000000c
 8008a0c:	08009174 	.word	0x08009174
 8008a10:	08009194 	.word	0x08009194
 8008a14:	08009154 	.word	0x08009154

08008a18 <__assert_func>:
 8008a18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008a1a:	4614      	mov	r4, r2
 8008a1c:	461a      	mov	r2, r3
 8008a1e:	4b09      	ldr	r3, [pc, #36]	; (8008a44 <__assert_func+0x2c>)
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	4605      	mov	r5, r0
 8008a24:	68d8      	ldr	r0, [r3, #12]
 8008a26:	b14c      	cbz	r4, 8008a3c <__assert_func+0x24>
 8008a28:	4b07      	ldr	r3, [pc, #28]	; (8008a48 <__assert_func+0x30>)
 8008a2a:	9100      	str	r1, [sp, #0]
 8008a2c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008a30:	4906      	ldr	r1, [pc, #24]	; (8008a4c <__assert_func+0x34>)
 8008a32:	462b      	mov	r3, r5
 8008a34:	f000 f8e0 	bl	8008bf8 <fiprintf>
 8008a38:	f000 f9d0 	bl	8008ddc <abort>
 8008a3c:	4b04      	ldr	r3, [pc, #16]	; (8008a50 <__assert_func+0x38>)
 8008a3e:	461c      	mov	r4, r3
 8008a40:	e7f3      	b.n	8008a2a <__assert_func+0x12>
 8008a42:	bf00      	nop
 8008a44:	2000000c 	.word	0x2000000c
 8008a48:	0800939d 	.word	0x0800939d
 8008a4c:	080093aa 	.word	0x080093aa
 8008a50:	080093d8 	.word	0x080093d8

08008a54 <_close_r>:
 8008a54:	b538      	push	{r3, r4, r5, lr}
 8008a56:	4d06      	ldr	r5, [pc, #24]	; (8008a70 <_close_r+0x1c>)
 8008a58:	2300      	movs	r3, #0
 8008a5a:	4604      	mov	r4, r0
 8008a5c:	4608      	mov	r0, r1
 8008a5e:	602b      	str	r3, [r5, #0]
 8008a60:	f7f9 f851 	bl	8001b06 <_close>
 8008a64:	1c43      	adds	r3, r0, #1
 8008a66:	d102      	bne.n	8008a6e <_close_r+0x1a>
 8008a68:	682b      	ldr	r3, [r5, #0]
 8008a6a:	b103      	cbz	r3, 8008a6e <_close_r+0x1a>
 8008a6c:	6023      	str	r3, [r4, #0]
 8008a6e:	bd38      	pop	{r3, r4, r5, pc}
 8008a70:	20000214 	.word	0x20000214

08008a74 <__sflush_r>:
 8008a74:	898a      	ldrh	r2, [r1, #12]
 8008a76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a7a:	4605      	mov	r5, r0
 8008a7c:	0710      	lsls	r0, r2, #28
 8008a7e:	460c      	mov	r4, r1
 8008a80:	d458      	bmi.n	8008b34 <__sflush_r+0xc0>
 8008a82:	684b      	ldr	r3, [r1, #4]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	dc05      	bgt.n	8008a94 <__sflush_r+0x20>
 8008a88:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	dc02      	bgt.n	8008a94 <__sflush_r+0x20>
 8008a8e:	2000      	movs	r0, #0
 8008a90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a94:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008a96:	2e00      	cmp	r6, #0
 8008a98:	d0f9      	beq.n	8008a8e <__sflush_r+0x1a>
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008aa0:	682f      	ldr	r7, [r5, #0]
 8008aa2:	602b      	str	r3, [r5, #0]
 8008aa4:	d032      	beq.n	8008b0c <__sflush_r+0x98>
 8008aa6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008aa8:	89a3      	ldrh	r3, [r4, #12]
 8008aaa:	075a      	lsls	r2, r3, #29
 8008aac:	d505      	bpl.n	8008aba <__sflush_r+0x46>
 8008aae:	6863      	ldr	r3, [r4, #4]
 8008ab0:	1ac0      	subs	r0, r0, r3
 8008ab2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008ab4:	b10b      	cbz	r3, 8008aba <__sflush_r+0x46>
 8008ab6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008ab8:	1ac0      	subs	r0, r0, r3
 8008aba:	2300      	movs	r3, #0
 8008abc:	4602      	mov	r2, r0
 8008abe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ac0:	6a21      	ldr	r1, [r4, #32]
 8008ac2:	4628      	mov	r0, r5
 8008ac4:	47b0      	blx	r6
 8008ac6:	1c43      	adds	r3, r0, #1
 8008ac8:	89a3      	ldrh	r3, [r4, #12]
 8008aca:	d106      	bne.n	8008ada <__sflush_r+0x66>
 8008acc:	6829      	ldr	r1, [r5, #0]
 8008ace:	291d      	cmp	r1, #29
 8008ad0:	d82c      	bhi.n	8008b2c <__sflush_r+0xb8>
 8008ad2:	4a2a      	ldr	r2, [pc, #168]	; (8008b7c <__sflush_r+0x108>)
 8008ad4:	40ca      	lsrs	r2, r1
 8008ad6:	07d6      	lsls	r6, r2, #31
 8008ad8:	d528      	bpl.n	8008b2c <__sflush_r+0xb8>
 8008ada:	2200      	movs	r2, #0
 8008adc:	6062      	str	r2, [r4, #4]
 8008ade:	04d9      	lsls	r1, r3, #19
 8008ae0:	6922      	ldr	r2, [r4, #16]
 8008ae2:	6022      	str	r2, [r4, #0]
 8008ae4:	d504      	bpl.n	8008af0 <__sflush_r+0x7c>
 8008ae6:	1c42      	adds	r2, r0, #1
 8008ae8:	d101      	bne.n	8008aee <__sflush_r+0x7a>
 8008aea:	682b      	ldr	r3, [r5, #0]
 8008aec:	b903      	cbnz	r3, 8008af0 <__sflush_r+0x7c>
 8008aee:	6560      	str	r0, [r4, #84]	; 0x54
 8008af0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008af2:	602f      	str	r7, [r5, #0]
 8008af4:	2900      	cmp	r1, #0
 8008af6:	d0ca      	beq.n	8008a8e <__sflush_r+0x1a>
 8008af8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008afc:	4299      	cmp	r1, r3
 8008afe:	d002      	beq.n	8008b06 <__sflush_r+0x92>
 8008b00:	4628      	mov	r0, r5
 8008b02:	f7ff faa3 	bl	800804c <_free_r>
 8008b06:	2000      	movs	r0, #0
 8008b08:	6360      	str	r0, [r4, #52]	; 0x34
 8008b0a:	e7c1      	b.n	8008a90 <__sflush_r+0x1c>
 8008b0c:	6a21      	ldr	r1, [r4, #32]
 8008b0e:	2301      	movs	r3, #1
 8008b10:	4628      	mov	r0, r5
 8008b12:	47b0      	blx	r6
 8008b14:	1c41      	adds	r1, r0, #1
 8008b16:	d1c7      	bne.n	8008aa8 <__sflush_r+0x34>
 8008b18:	682b      	ldr	r3, [r5, #0]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d0c4      	beq.n	8008aa8 <__sflush_r+0x34>
 8008b1e:	2b1d      	cmp	r3, #29
 8008b20:	d001      	beq.n	8008b26 <__sflush_r+0xb2>
 8008b22:	2b16      	cmp	r3, #22
 8008b24:	d101      	bne.n	8008b2a <__sflush_r+0xb6>
 8008b26:	602f      	str	r7, [r5, #0]
 8008b28:	e7b1      	b.n	8008a8e <__sflush_r+0x1a>
 8008b2a:	89a3      	ldrh	r3, [r4, #12]
 8008b2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b30:	81a3      	strh	r3, [r4, #12]
 8008b32:	e7ad      	b.n	8008a90 <__sflush_r+0x1c>
 8008b34:	690f      	ldr	r7, [r1, #16]
 8008b36:	2f00      	cmp	r7, #0
 8008b38:	d0a9      	beq.n	8008a8e <__sflush_r+0x1a>
 8008b3a:	0793      	lsls	r3, r2, #30
 8008b3c:	680e      	ldr	r6, [r1, #0]
 8008b3e:	bf08      	it	eq
 8008b40:	694b      	ldreq	r3, [r1, #20]
 8008b42:	600f      	str	r7, [r1, #0]
 8008b44:	bf18      	it	ne
 8008b46:	2300      	movne	r3, #0
 8008b48:	eba6 0807 	sub.w	r8, r6, r7
 8008b4c:	608b      	str	r3, [r1, #8]
 8008b4e:	f1b8 0f00 	cmp.w	r8, #0
 8008b52:	dd9c      	ble.n	8008a8e <__sflush_r+0x1a>
 8008b54:	6a21      	ldr	r1, [r4, #32]
 8008b56:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008b58:	4643      	mov	r3, r8
 8008b5a:	463a      	mov	r2, r7
 8008b5c:	4628      	mov	r0, r5
 8008b5e:	47b0      	blx	r6
 8008b60:	2800      	cmp	r0, #0
 8008b62:	dc06      	bgt.n	8008b72 <__sflush_r+0xfe>
 8008b64:	89a3      	ldrh	r3, [r4, #12]
 8008b66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b6a:	81a3      	strh	r3, [r4, #12]
 8008b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b70:	e78e      	b.n	8008a90 <__sflush_r+0x1c>
 8008b72:	4407      	add	r7, r0
 8008b74:	eba8 0800 	sub.w	r8, r8, r0
 8008b78:	e7e9      	b.n	8008b4e <__sflush_r+0xda>
 8008b7a:	bf00      	nop
 8008b7c:	20400001 	.word	0x20400001

08008b80 <_fflush_r>:
 8008b80:	b538      	push	{r3, r4, r5, lr}
 8008b82:	690b      	ldr	r3, [r1, #16]
 8008b84:	4605      	mov	r5, r0
 8008b86:	460c      	mov	r4, r1
 8008b88:	b913      	cbnz	r3, 8008b90 <_fflush_r+0x10>
 8008b8a:	2500      	movs	r5, #0
 8008b8c:	4628      	mov	r0, r5
 8008b8e:	bd38      	pop	{r3, r4, r5, pc}
 8008b90:	b118      	cbz	r0, 8008b9a <_fflush_r+0x1a>
 8008b92:	6983      	ldr	r3, [r0, #24]
 8008b94:	b90b      	cbnz	r3, 8008b9a <_fflush_r+0x1a>
 8008b96:	f7fe f945 	bl	8006e24 <__sinit>
 8008b9a:	4b14      	ldr	r3, [pc, #80]	; (8008bec <_fflush_r+0x6c>)
 8008b9c:	429c      	cmp	r4, r3
 8008b9e:	d11b      	bne.n	8008bd8 <_fflush_r+0x58>
 8008ba0:	686c      	ldr	r4, [r5, #4]
 8008ba2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d0ef      	beq.n	8008b8a <_fflush_r+0xa>
 8008baa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008bac:	07d0      	lsls	r0, r2, #31
 8008bae:	d404      	bmi.n	8008bba <_fflush_r+0x3a>
 8008bb0:	0599      	lsls	r1, r3, #22
 8008bb2:	d402      	bmi.n	8008bba <_fflush_r+0x3a>
 8008bb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008bb6:	f7fe fd46 	bl	8007646 <__retarget_lock_acquire_recursive>
 8008bba:	4628      	mov	r0, r5
 8008bbc:	4621      	mov	r1, r4
 8008bbe:	f7ff ff59 	bl	8008a74 <__sflush_r>
 8008bc2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008bc4:	07da      	lsls	r2, r3, #31
 8008bc6:	4605      	mov	r5, r0
 8008bc8:	d4e0      	bmi.n	8008b8c <_fflush_r+0xc>
 8008bca:	89a3      	ldrh	r3, [r4, #12]
 8008bcc:	059b      	lsls	r3, r3, #22
 8008bce:	d4dd      	bmi.n	8008b8c <_fflush_r+0xc>
 8008bd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008bd2:	f7fe fd39 	bl	8007648 <__retarget_lock_release_recursive>
 8008bd6:	e7d9      	b.n	8008b8c <_fflush_r+0xc>
 8008bd8:	4b05      	ldr	r3, [pc, #20]	; (8008bf0 <_fflush_r+0x70>)
 8008bda:	429c      	cmp	r4, r3
 8008bdc:	d101      	bne.n	8008be2 <_fflush_r+0x62>
 8008bde:	68ac      	ldr	r4, [r5, #8]
 8008be0:	e7df      	b.n	8008ba2 <_fflush_r+0x22>
 8008be2:	4b04      	ldr	r3, [pc, #16]	; (8008bf4 <_fflush_r+0x74>)
 8008be4:	429c      	cmp	r4, r3
 8008be6:	bf08      	it	eq
 8008be8:	68ec      	ldreq	r4, [r5, #12]
 8008bea:	e7da      	b.n	8008ba2 <_fflush_r+0x22>
 8008bec:	08009174 	.word	0x08009174
 8008bf0:	08009194 	.word	0x08009194
 8008bf4:	08009154 	.word	0x08009154

08008bf8 <fiprintf>:
 8008bf8:	b40e      	push	{r1, r2, r3}
 8008bfa:	b503      	push	{r0, r1, lr}
 8008bfc:	4601      	mov	r1, r0
 8008bfe:	ab03      	add	r3, sp, #12
 8008c00:	4805      	ldr	r0, [pc, #20]	; (8008c18 <fiprintf+0x20>)
 8008c02:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c06:	6800      	ldr	r0, [r0, #0]
 8008c08:	9301      	str	r3, [sp, #4]
 8008c0a:	f7ff fc85 	bl	8008518 <_vfiprintf_r>
 8008c0e:	b002      	add	sp, #8
 8008c10:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c14:	b003      	add	sp, #12
 8008c16:	4770      	bx	lr
 8008c18:	2000000c 	.word	0x2000000c

08008c1c <_lseek_r>:
 8008c1c:	b538      	push	{r3, r4, r5, lr}
 8008c1e:	4d07      	ldr	r5, [pc, #28]	; (8008c3c <_lseek_r+0x20>)
 8008c20:	4604      	mov	r4, r0
 8008c22:	4608      	mov	r0, r1
 8008c24:	4611      	mov	r1, r2
 8008c26:	2200      	movs	r2, #0
 8008c28:	602a      	str	r2, [r5, #0]
 8008c2a:	461a      	mov	r2, r3
 8008c2c:	f7f8 ff92 	bl	8001b54 <_lseek>
 8008c30:	1c43      	adds	r3, r0, #1
 8008c32:	d102      	bne.n	8008c3a <_lseek_r+0x1e>
 8008c34:	682b      	ldr	r3, [r5, #0]
 8008c36:	b103      	cbz	r3, 8008c3a <_lseek_r+0x1e>
 8008c38:	6023      	str	r3, [r4, #0]
 8008c3a:	bd38      	pop	{r3, r4, r5, pc}
 8008c3c:	20000214 	.word	0x20000214

08008c40 <__swhatbuf_r>:
 8008c40:	b570      	push	{r4, r5, r6, lr}
 8008c42:	460e      	mov	r6, r1
 8008c44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c48:	2900      	cmp	r1, #0
 8008c4a:	b096      	sub	sp, #88	; 0x58
 8008c4c:	4614      	mov	r4, r2
 8008c4e:	461d      	mov	r5, r3
 8008c50:	da08      	bge.n	8008c64 <__swhatbuf_r+0x24>
 8008c52:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008c56:	2200      	movs	r2, #0
 8008c58:	602a      	str	r2, [r5, #0]
 8008c5a:	061a      	lsls	r2, r3, #24
 8008c5c:	d410      	bmi.n	8008c80 <__swhatbuf_r+0x40>
 8008c5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008c62:	e00e      	b.n	8008c82 <__swhatbuf_r+0x42>
 8008c64:	466a      	mov	r2, sp
 8008c66:	f000 f8c1 	bl	8008dec <_fstat_r>
 8008c6a:	2800      	cmp	r0, #0
 8008c6c:	dbf1      	blt.n	8008c52 <__swhatbuf_r+0x12>
 8008c6e:	9a01      	ldr	r2, [sp, #4]
 8008c70:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008c74:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008c78:	425a      	negs	r2, r3
 8008c7a:	415a      	adcs	r2, r3
 8008c7c:	602a      	str	r2, [r5, #0]
 8008c7e:	e7ee      	b.n	8008c5e <__swhatbuf_r+0x1e>
 8008c80:	2340      	movs	r3, #64	; 0x40
 8008c82:	2000      	movs	r0, #0
 8008c84:	6023      	str	r3, [r4, #0]
 8008c86:	b016      	add	sp, #88	; 0x58
 8008c88:	bd70      	pop	{r4, r5, r6, pc}
	...

08008c8c <__smakebuf_r>:
 8008c8c:	898b      	ldrh	r3, [r1, #12]
 8008c8e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008c90:	079d      	lsls	r5, r3, #30
 8008c92:	4606      	mov	r6, r0
 8008c94:	460c      	mov	r4, r1
 8008c96:	d507      	bpl.n	8008ca8 <__smakebuf_r+0x1c>
 8008c98:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008c9c:	6023      	str	r3, [r4, #0]
 8008c9e:	6123      	str	r3, [r4, #16]
 8008ca0:	2301      	movs	r3, #1
 8008ca2:	6163      	str	r3, [r4, #20]
 8008ca4:	b002      	add	sp, #8
 8008ca6:	bd70      	pop	{r4, r5, r6, pc}
 8008ca8:	ab01      	add	r3, sp, #4
 8008caa:	466a      	mov	r2, sp
 8008cac:	f7ff ffc8 	bl	8008c40 <__swhatbuf_r>
 8008cb0:	9900      	ldr	r1, [sp, #0]
 8008cb2:	4605      	mov	r5, r0
 8008cb4:	4630      	mov	r0, r6
 8008cb6:	f7ff fa35 	bl	8008124 <_malloc_r>
 8008cba:	b948      	cbnz	r0, 8008cd0 <__smakebuf_r+0x44>
 8008cbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cc0:	059a      	lsls	r2, r3, #22
 8008cc2:	d4ef      	bmi.n	8008ca4 <__smakebuf_r+0x18>
 8008cc4:	f023 0303 	bic.w	r3, r3, #3
 8008cc8:	f043 0302 	orr.w	r3, r3, #2
 8008ccc:	81a3      	strh	r3, [r4, #12]
 8008cce:	e7e3      	b.n	8008c98 <__smakebuf_r+0xc>
 8008cd0:	4b0d      	ldr	r3, [pc, #52]	; (8008d08 <__smakebuf_r+0x7c>)
 8008cd2:	62b3      	str	r3, [r6, #40]	; 0x28
 8008cd4:	89a3      	ldrh	r3, [r4, #12]
 8008cd6:	6020      	str	r0, [r4, #0]
 8008cd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008cdc:	81a3      	strh	r3, [r4, #12]
 8008cde:	9b00      	ldr	r3, [sp, #0]
 8008ce0:	6163      	str	r3, [r4, #20]
 8008ce2:	9b01      	ldr	r3, [sp, #4]
 8008ce4:	6120      	str	r0, [r4, #16]
 8008ce6:	b15b      	cbz	r3, 8008d00 <__smakebuf_r+0x74>
 8008ce8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008cec:	4630      	mov	r0, r6
 8008cee:	f000 f88f 	bl	8008e10 <_isatty_r>
 8008cf2:	b128      	cbz	r0, 8008d00 <__smakebuf_r+0x74>
 8008cf4:	89a3      	ldrh	r3, [r4, #12]
 8008cf6:	f023 0303 	bic.w	r3, r3, #3
 8008cfa:	f043 0301 	orr.w	r3, r3, #1
 8008cfe:	81a3      	strh	r3, [r4, #12]
 8008d00:	89a0      	ldrh	r0, [r4, #12]
 8008d02:	4305      	orrs	r5, r0
 8008d04:	81a5      	strh	r5, [r4, #12]
 8008d06:	e7cd      	b.n	8008ca4 <__smakebuf_r+0x18>
 8008d08:	08006dbd 	.word	0x08006dbd

08008d0c <memmove>:
 8008d0c:	4288      	cmp	r0, r1
 8008d0e:	b510      	push	{r4, lr}
 8008d10:	eb01 0402 	add.w	r4, r1, r2
 8008d14:	d902      	bls.n	8008d1c <memmove+0x10>
 8008d16:	4284      	cmp	r4, r0
 8008d18:	4623      	mov	r3, r4
 8008d1a:	d807      	bhi.n	8008d2c <memmove+0x20>
 8008d1c:	1e43      	subs	r3, r0, #1
 8008d1e:	42a1      	cmp	r1, r4
 8008d20:	d008      	beq.n	8008d34 <memmove+0x28>
 8008d22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d26:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d2a:	e7f8      	b.n	8008d1e <memmove+0x12>
 8008d2c:	4402      	add	r2, r0
 8008d2e:	4601      	mov	r1, r0
 8008d30:	428a      	cmp	r2, r1
 8008d32:	d100      	bne.n	8008d36 <memmove+0x2a>
 8008d34:	bd10      	pop	{r4, pc}
 8008d36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d3e:	e7f7      	b.n	8008d30 <memmove+0x24>

08008d40 <__malloc_lock>:
 8008d40:	4801      	ldr	r0, [pc, #4]	; (8008d48 <__malloc_lock+0x8>)
 8008d42:	f7fe bc80 	b.w	8007646 <__retarget_lock_acquire_recursive>
 8008d46:	bf00      	nop
 8008d48:	20000208 	.word	0x20000208

08008d4c <__malloc_unlock>:
 8008d4c:	4801      	ldr	r0, [pc, #4]	; (8008d54 <__malloc_unlock+0x8>)
 8008d4e:	f7fe bc7b 	b.w	8007648 <__retarget_lock_release_recursive>
 8008d52:	bf00      	nop
 8008d54:	20000208 	.word	0x20000208

08008d58 <_realloc_r>:
 8008d58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d5c:	4680      	mov	r8, r0
 8008d5e:	4614      	mov	r4, r2
 8008d60:	460e      	mov	r6, r1
 8008d62:	b921      	cbnz	r1, 8008d6e <_realloc_r+0x16>
 8008d64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d68:	4611      	mov	r1, r2
 8008d6a:	f7ff b9db 	b.w	8008124 <_malloc_r>
 8008d6e:	b92a      	cbnz	r2, 8008d7c <_realloc_r+0x24>
 8008d70:	f7ff f96c 	bl	800804c <_free_r>
 8008d74:	4625      	mov	r5, r4
 8008d76:	4628      	mov	r0, r5
 8008d78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d7c:	f000 f858 	bl	8008e30 <_malloc_usable_size_r>
 8008d80:	4284      	cmp	r4, r0
 8008d82:	4607      	mov	r7, r0
 8008d84:	d802      	bhi.n	8008d8c <_realloc_r+0x34>
 8008d86:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008d8a:	d812      	bhi.n	8008db2 <_realloc_r+0x5a>
 8008d8c:	4621      	mov	r1, r4
 8008d8e:	4640      	mov	r0, r8
 8008d90:	f7ff f9c8 	bl	8008124 <_malloc_r>
 8008d94:	4605      	mov	r5, r0
 8008d96:	2800      	cmp	r0, #0
 8008d98:	d0ed      	beq.n	8008d76 <_realloc_r+0x1e>
 8008d9a:	42bc      	cmp	r4, r7
 8008d9c:	4622      	mov	r2, r4
 8008d9e:	4631      	mov	r1, r6
 8008da0:	bf28      	it	cs
 8008da2:	463a      	movcs	r2, r7
 8008da4:	f7fe fc6c 	bl	8007680 <memcpy>
 8008da8:	4631      	mov	r1, r6
 8008daa:	4640      	mov	r0, r8
 8008dac:	f7ff f94e 	bl	800804c <_free_r>
 8008db0:	e7e1      	b.n	8008d76 <_realloc_r+0x1e>
 8008db2:	4635      	mov	r5, r6
 8008db4:	e7df      	b.n	8008d76 <_realloc_r+0x1e>
	...

08008db8 <_read_r>:
 8008db8:	b538      	push	{r3, r4, r5, lr}
 8008dba:	4d07      	ldr	r5, [pc, #28]	; (8008dd8 <_read_r+0x20>)
 8008dbc:	4604      	mov	r4, r0
 8008dbe:	4608      	mov	r0, r1
 8008dc0:	4611      	mov	r1, r2
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	602a      	str	r2, [r5, #0]
 8008dc6:	461a      	mov	r2, r3
 8008dc8:	f7f8 fe80 	bl	8001acc <_read>
 8008dcc:	1c43      	adds	r3, r0, #1
 8008dce:	d102      	bne.n	8008dd6 <_read_r+0x1e>
 8008dd0:	682b      	ldr	r3, [r5, #0]
 8008dd2:	b103      	cbz	r3, 8008dd6 <_read_r+0x1e>
 8008dd4:	6023      	str	r3, [r4, #0]
 8008dd6:	bd38      	pop	{r3, r4, r5, pc}
 8008dd8:	20000214 	.word	0x20000214

08008ddc <abort>:
 8008ddc:	b508      	push	{r3, lr}
 8008dde:	2006      	movs	r0, #6
 8008de0:	f000 f856 	bl	8008e90 <raise>
 8008de4:	2001      	movs	r0, #1
 8008de6:	f7f8 fe67 	bl	8001ab8 <_exit>
	...

08008dec <_fstat_r>:
 8008dec:	b538      	push	{r3, r4, r5, lr}
 8008dee:	4d07      	ldr	r5, [pc, #28]	; (8008e0c <_fstat_r+0x20>)
 8008df0:	2300      	movs	r3, #0
 8008df2:	4604      	mov	r4, r0
 8008df4:	4608      	mov	r0, r1
 8008df6:	4611      	mov	r1, r2
 8008df8:	602b      	str	r3, [r5, #0]
 8008dfa:	f7f8 fe90 	bl	8001b1e <_fstat>
 8008dfe:	1c43      	adds	r3, r0, #1
 8008e00:	d102      	bne.n	8008e08 <_fstat_r+0x1c>
 8008e02:	682b      	ldr	r3, [r5, #0]
 8008e04:	b103      	cbz	r3, 8008e08 <_fstat_r+0x1c>
 8008e06:	6023      	str	r3, [r4, #0]
 8008e08:	bd38      	pop	{r3, r4, r5, pc}
 8008e0a:	bf00      	nop
 8008e0c:	20000214 	.word	0x20000214

08008e10 <_isatty_r>:
 8008e10:	b538      	push	{r3, r4, r5, lr}
 8008e12:	4d06      	ldr	r5, [pc, #24]	; (8008e2c <_isatty_r+0x1c>)
 8008e14:	2300      	movs	r3, #0
 8008e16:	4604      	mov	r4, r0
 8008e18:	4608      	mov	r0, r1
 8008e1a:	602b      	str	r3, [r5, #0]
 8008e1c:	f7f8 fe8f 	bl	8001b3e <_isatty>
 8008e20:	1c43      	adds	r3, r0, #1
 8008e22:	d102      	bne.n	8008e2a <_isatty_r+0x1a>
 8008e24:	682b      	ldr	r3, [r5, #0]
 8008e26:	b103      	cbz	r3, 8008e2a <_isatty_r+0x1a>
 8008e28:	6023      	str	r3, [r4, #0]
 8008e2a:	bd38      	pop	{r3, r4, r5, pc}
 8008e2c:	20000214 	.word	0x20000214

08008e30 <_malloc_usable_size_r>:
 8008e30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e34:	1f18      	subs	r0, r3, #4
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	bfbc      	itt	lt
 8008e3a:	580b      	ldrlt	r3, [r1, r0]
 8008e3c:	18c0      	addlt	r0, r0, r3
 8008e3e:	4770      	bx	lr

08008e40 <_raise_r>:
 8008e40:	291f      	cmp	r1, #31
 8008e42:	b538      	push	{r3, r4, r5, lr}
 8008e44:	4604      	mov	r4, r0
 8008e46:	460d      	mov	r5, r1
 8008e48:	d904      	bls.n	8008e54 <_raise_r+0x14>
 8008e4a:	2316      	movs	r3, #22
 8008e4c:	6003      	str	r3, [r0, #0]
 8008e4e:	f04f 30ff 	mov.w	r0, #4294967295
 8008e52:	bd38      	pop	{r3, r4, r5, pc}
 8008e54:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008e56:	b112      	cbz	r2, 8008e5e <_raise_r+0x1e>
 8008e58:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008e5c:	b94b      	cbnz	r3, 8008e72 <_raise_r+0x32>
 8008e5e:	4620      	mov	r0, r4
 8008e60:	f000 f830 	bl	8008ec4 <_getpid_r>
 8008e64:	462a      	mov	r2, r5
 8008e66:	4601      	mov	r1, r0
 8008e68:	4620      	mov	r0, r4
 8008e6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e6e:	f000 b817 	b.w	8008ea0 <_kill_r>
 8008e72:	2b01      	cmp	r3, #1
 8008e74:	d00a      	beq.n	8008e8c <_raise_r+0x4c>
 8008e76:	1c59      	adds	r1, r3, #1
 8008e78:	d103      	bne.n	8008e82 <_raise_r+0x42>
 8008e7a:	2316      	movs	r3, #22
 8008e7c:	6003      	str	r3, [r0, #0]
 8008e7e:	2001      	movs	r0, #1
 8008e80:	e7e7      	b.n	8008e52 <_raise_r+0x12>
 8008e82:	2400      	movs	r4, #0
 8008e84:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008e88:	4628      	mov	r0, r5
 8008e8a:	4798      	blx	r3
 8008e8c:	2000      	movs	r0, #0
 8008e8e:	e7e0      	b.n	8008e52 <_raise_r+0x12>

08008e90 <raise>:
 8008e90:	4b02      	ldr	r3, [pc, #8]	; (8008e9c <raise+0xc>)
 8008e92:	4601      	mov	r1, r0
 8008e94:	6818      	ldr	r0, [r3, #0]
 8008e96:	f7ff bfd3 	b.w	8008e40 <_raise_r>
 8008e9a:	bf00      	nop
 8008e9c:	2000000c 	.word	0x2000000c

08008ea0 <_kill_r>:
 8008ea0:	b538      	push	{r3, r4, r5, lr}
 8008ea2:	4d07      	ldr	r5, [pc, #28]	; (8008ec0 <_kill_r+0x20>)
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	4604      	mov	r4, r0
 8008ea8:	4608      	mov	r0, r1
 8008eaa:	4611      	mov	r1, r2
 8008eac:	602b      	str	r3, [r5, #0]
 8008eae:	f7f8 fdf3 	bl	8001a98 <_kill>
 8008eb2:	1c43      	adds	r3, r0, #1
 8008eb4:	d102      	bne.n	8008ebc <_kill_r+0x1c>
 8008eb6:	682b      	ldr	r3, [r5, #0]
 8008eb8:	b103      	cbz	r3, 8008ebc <_kill_r+0x1c>
 8008eba:	6023      	str	r3, [r4, #0]
 8008ebc:	bd38      	pop	{r3, r4, r5, pc}
 8008ebe:	bf00      	nop
 8008ec0:	20000214 	.word	0x20000214

08008ec4 <_getpid_r>:
 8008ec4:	f7f8 bde0 	b.w	8001a88 <_getpid>

08008ec8 <_init>:
 8008ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eca:	bf00      	nop
 8008ecc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ece:	bc08      	pop	{r3}
 8008ed0:	469e      	mov	lr, r3
 8008ed2:	4770      	bx	lr

08008ed4 <_fini>:
 8008ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ed6:	bf00      	nop
 8008ed8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008eda:	bc08      	pop	{r3}
 8008edc:	469e      	mov	lr, r3
 8008ede:	4770      	bx	lr
