NASSCOM_VSD_Soc_Design
# Table of Contents

- [THEORY 1: OPEN-SOURCE EDA, OPENLANE & SKY130 PDK](#theory-1-open-source-eda-openlane--sky130-pdk)
  - [What is an RTL to GDSII flow?](#what-is-an-rtl-to-gdsii-flow)
  - [Insight into the QFN-48 Chip: Pads, Core, Die, and IP Components](#insight-into-the-qfn-48-chip-pads-core-die-and-ip-components)
  - [SOC DESIGN USING OPENLANE](#soc-design-using-openlane)
- [LAB 1: GETTING FAMILIAR WITH OPEN SOURCE EDA TOOLS](#lab-1-getting-familiar-with-open-source-eda-tools)
  - [Understanding OPENLANE Directory Structure](#understanding-openlane-directory-structure)
  - [Design Preparation Step](#design-preparation-step)
  - [Review files after design prep and run synthesis](#review-files-after-design-prep-and-run-synthesis)
  - [Characterization of Synthesized Results](#characterization-of-synthesized-results)
- [THEORY 2: GOOD FLOORPLAN VS BAD FLOORPLAN & INTRODUCTION TO LIBRARY CELLS](#theory-2-good-floorplan-vs-bad-floorplan--introduction-to-library-cells)
  - [CHIP FLOORPLANNING CONSIDERATIONS](#chip-floorplanning-considerations)
  - [LIBRARY BINDING AND PLACEMENTS](#library-binding-and-placements)
  - [CELL DESIGN AND CHARACTERISATION FLOWS](#cell-design-and-characterisation-flows)
  - [GENERAL TIMING CHARACTERISATION PARAMETERS](#general-timing-characterisation-parameters)
- [LAB 2: FLOORPLANNING & PLACEMENT](#lab-2-floorplanning--placement)
  - [STEPS TO RUN FLOORPLAN USING OPENLANE](#steps-to-run-floorplan-using-openlane)
  - [STEPS TO PERFORM PLACEMENT IN OPENLANE](#steps-to-perform-placement-in-openlane)
- [THEORY 3: DESIGN LIBRARY CELL USING MAGIC LAYOUT AND NGSPICE CHARACTERIZATION](#theory-3-design-library-cell-using-magic-layout-and-ngspice-characterization)
  - [SPICE DECK CREATION FOR CMOS INVERTER](#spice-deck-creation-for-cmos-inverter)
  - [INCEPTION OF LAYOUT & CMOS FABRICATION PROCESS](#inception-of-layout--cmos-fabrication-process)
    - [CREATE ACTIVE REGIONS](#create-active-regions)
    - [FORMATION OF WELLS](#formation-of-wells)

## THEORY 1: OPEN-SOURCE EDA, OPENLANE & SKY130 PDK

### What is an RTL to GDSII flow?
- [Content here...]

### Insight into the QFN-48 Chip: Pads, Core, Die, and IP Components
- [Content here...]

### SOC DESIGN USING OPENLANE
- [Content here...]

## LAB 1: GETTING FAMILIAR WITH OPEN SOURCE EDA TOOLS

### Understanding OPENLANE Directory Structure
- [Content here...]

### Design Preparation Step
- [Content here...]

### Review files after design prep and run synthesis
- [Content here...]

### Characterization of Synthesized Results
- [Content here...]

## THEORY 2: GOOD FLOORPLAN VS BAD FLOORPLAN & INTRODUCTION TO LIBRARY CELLS

### CHIP FLOORPLANNING CONSIDERATIONS
- [Content here...]

### LIBRARY BINDING AND PLACEMENTS
- [Content here...]

### CELL DESIGN AND CHARACTERISATION FLOWS
- [Content here...]

### GENERAL TIMING CHARACTERISATION PARAMETERS
- [Content here...]

## LAB 2: FLOORPLANNING & PLACEMENT

### STEPS TO RUN FLOORPLAN USING OPENLANE
- [Content here...]

### STEPS TO PERFORM PLACEMENT IN OPENLANE
- [Content here...]

## THEORY 3: DESIGN LIBRARY CELL USING MAGIC LAYOUT AND NGSPICE CHARACTERIZATION

### SPICE DECK CREATION FOR CMOS INVERTER
- [Content here...]

### INCEPTION OF LAYOUT & CMOS FABRICATION PROCESS
- [Content here...]

#### CREATE ACTIVE REGIONS
- [Content here...]

#### FORMATION OF WELLS
- [Content here...]
