###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx17.ecn.purdue.edu)
#  Generated on:      Wed Mar  9 18:25:02 2016
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[3] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.844
+ Removal                       0.420
+ Phase Shift                   0.000
= Required Time                 1.264
  Arrival Time                  1.664
  Slack Time                    0.400
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.700 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.833 | 
     | I0/LD/FE_OFC36_nn_rst         | A ^ -> Y v     | INVX1  | 0.231 | 0.206 |   1.439 |    1.039 | 
     | I0/LD/FE_OFC38_nn_rst         | A v -> Y ^     | INVX4  | 0.229 | 0.221 |   1.660 |    1.260 | 
     | I0/LD/T_SR_1/\curr_val_reg[3] | R ^            | DFFSR  | 0.229 | 0.004 |   1.664 |    1.264 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.500 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.654 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.924 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.331 | 0.292 |   0.816 |    1.216 | 
     | I0/LD/T_SR_1/\curr_val_reg[3] | CLK ^          | DFFSR  | 0.343 | 0.029 |   0.844 |    1.244 | 
     +----------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[6] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.822
+ Removal                       0.414
+ Phase Shift                   0.000
= Required Time                 1.236
  Arrival Time                  1.664
  Slack Time                    0.427
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.673 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.806 | 
     | I0/LD/FE_OFC36_nn_rst         | A ^ -> Y v     | INVX1  | 0.231 | 0.206 |   1.439 |    1.012 | 
     | I0/LD/FE_OFC38_nn_rst         | A v -> Y ^     | INVX4  | 0.229 | 0.221 |   1.660 |    1.233 | 
     | I0/LD/T_SR_1/\curr_val_reg[6] | R ^            | DFFSR  | 0.229 | 0.003 |   1.664 |    1.236 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.527 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.681 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.951 | 
     | nclk__L2_I0                   | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.239 | 
     | I0/LD/T_SR_1/\curr_val_reg[6] | CLK ^          | DFFSR  | 0.297 | 0.010 |   0.822 |    1.249 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin I0/LD/OCTRL/d_minus_reg_reg/CLK 
Endpoint:   I0/LD/OCTRL/d_minus_reg_reg/R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.822
+ Removal                       0.414
+ Phase Shift                   0.000
= Required Time                 1.237
  Arrival Time                  1.665
  Slack Time                    0.428
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | n_rst ^        |        | 0.161 |       |   1.100 |    0.672 | 
     | U8                          | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.805 | 
     | I0/LD/FE_OFC36_nn_rst       | A ^ -> Y v     | INVX1  | 0.231 | 0.206 |   1.439 |    1.012 | 
     | I0/LD/FE_OFC38_nn_rst       | A v -> Y ^     | INVX4  | 0.229 | 0.221 |   1.660 |    1.233 | 
     | I0/LD/OCTRL/d_minus_reg_reg | R ^            | DFFSR  | 0.229 | 0.004 |   1.665 |    1.237 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | clk ^          |        | 0.161 |       |   0.100 |    0.528 | 
     | U7                          | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.682 | 
     | nclk__L1_I0                 | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.952 | 
     | nclk__L2_I0                 | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.240 | 
     | I0/LD/OCTRL/d_minus_reg_reg | CLK ^          | DFFSR  | 0.297 | 0.010 |   0.822 |    1.250 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[4] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.822
+ Removal                       0.414
+ Phase Shift                   0.000
= Required Time                 1.236
  Arrival Time                  1.665
  Slack Time                    0.429
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.671 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.805 | 
     | I0/LD/FE_OFC36_nn_rst         | A ^ -> Y v     | INVX1  | 0.231 | 0.206 |   1.439 |    1.011 | 
     | I0/LD/FE_OFC38_nn_rst         | A v -> Y ^     | INVX4  | 0.229 | 0.221 |   1.660 |    1.232 | 
     | I0/LD/T_SR_1/\curr_val_reg[4] | R ^            | DFFSR  | 0.229 | 0.005 |   1.665 |    1.236 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.529 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.682 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.952 | 
     | nclk__L2_I0                   | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.241 | 
     | I0/LD/T_SR_1/\curr_val_reg[4] | CLK ^          | DFFSR  | 0.297 | 0.010 |   0.822 |    1.251 | 
     +----------------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.844
+ Removal                       0.424
+ Phase Shift                   0.000
= Required Time                 1.267
  Arrival Time                  1.716
  Slack Time                    0.448
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.652 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.785 | 
     | I0/LD/FE_OFC35_nn_rst                           | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.982 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC41_nn_rst            | A v -> Y ^     | INVX8  | 0.336 | 0.277 |   1.708 |    1.259 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] | R ^            | DFFSR  | 0.345 | 0.008 |   1.716 |    1.267 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.548 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.702 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.972 | 
     | nclk__L2_I0                                     | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.260 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] | CLK ^          | DFFSR  | 0.298 | 0.032 |   0.844 |    1.292 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[7] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.842
+ Removal                       0.428
+ Phase Shift                   0.000
= Required Time                 1.270
  Arrival Time                  1.719
  Slack Time                    0.449
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.651 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.784 | 
     | I0/LD/FE_OFC35_nn_rst         | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.982 | 
     | I0/LD/FE_OFC37_nn_rst         | A v -> Y ^     | INVX8  | 0.329 | 0.275 |   1.705 |    1.257 | 
     | I0/LD/T_SR_1/\curr_val_reg[7] | R ^            | DFFSR  | 0.337 | 0.014 |   1.719 |    1.270 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.549 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.703 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.973 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.331 | 0.292 |   0.816 |    1.265 | 
     | I0/LD/T_SR_1/\curr_val_reg[7] | CLK ^          | DFFSR  | 0.343 | 0.026 |   0.842 |    1.291 | 
     +----------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[1] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.843
+ Removal                       0.428
+ Phase Shift                   0.000
= Required Time                 1.271
  Arrival Time                  1.722
  Slack Time                    0.451
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.649 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.783 | 
     | I0/LD/FE_OFC35_nn_rst         | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.980 | 
     | I0/LD/FE_OFC37_nn_rst         | A v -> Y ^     | INVX8  | 0.329 | 0.275 |   1.705 |    1.255 | 
     | I0/LD/T_SR_1/\curr_val_reg[1] | R ^            | DFFSR  | 0.337 | 0.016 |   1.722 |    1.271 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.551 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.704 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.974 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.331 | 0.292 |   0.816 |    1.266 | 
     | I0/LD/T_SR_1/\curr_val_reg[1] | CLK ^          | DFFSR  | 0.343 | 0.028 |   0.843 |    1.294 | 
     +----------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[2] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.845
+ Removal                       0.428
+ Phase Shift                   0.000
= Required Time                 1.273
  Arrival Time                  1.724
  Slack Time                    0.451
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.649 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.782 | 
     | I0/LD/FE_OFC35_nn_rst         | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.979 | 
     | I0/LD/FE_OFC37_nn_rst         | A v -> Y ^     | INVX8  | 0.329 | 0.275 |   1.705 |    1.254 | 
     | I0/LD/T_SR_1/\curr_val_reg[2] | R ^            | DFFSR  | 0.337 | 0.019 |   1.724 |    1.273 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.551 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.705 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.975 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.331 | 0.292 |   0.816 |    1.267 | 
     | I0/LD/T_SR_1/\curr_val_reg[2] | CLK ^          | DFFSR  | 0.343 | 0.029 |   0.845 |    1.296 | 
     +----------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[0] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.845
+ Removal                       0.428
+ Phase Shift                   0.000
= Required Time                 1.273
  Arrival Time                  1.725
  Slack Time                    0.452
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.648 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.781 | 
     | I0/LD/FE_OFC35_nn_rst         | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.979 | 
     | I0/LD/FE_OFC37_nn_rst         | A v -> Y ^     | INVX8  | 0.329 | 0.275 |   1.705 |    1.254 | 
     | I0/LD/T_SR_1/\curr_val_reg[0] | R ^            | DFFSR  | 0.338 | 0.020 |   1.725 |    1.273 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.552 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.706 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.976 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.331 | 0.292 |   0.816 |    1.267 | 
     | I0/LD/T_SR_1/\curr_val_reg[0] | CLK ^          | DFFSR  | 0.343 | 0.030 |   0.845 |    1.297 | 
     +----------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[2] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.843
+ Removal                       0.428
+ Phase Shift                   0.000
= Required Time                 1.272
  Arrival Time                  1.724
  Slack Time                    0.452
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.648 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.781 | 
     | I0/LD/FE_OFC35_nn_rst         | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.979 | 
     | I0/LD/FE_OFC37_nn_rst         | A v -> Y ^     | INVX8  | 0.329 | 0.275 |   1.705 |    1.253 | 
     | I0/LD/T_SR_0/\curr_val_reg[2] | R ^            | DFFSR  | 0.337 | 0.018 |   1.724 |    1.272 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.552 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.706 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.976 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.331 | 0.292 |   0.816 |    1.268 | 
     | I0/LD/T_SR_0/\curr_val_reg[2] | CLK ^          | DFFSR  | 0.343 | 0.028 |   0.843 |    1.295 | 
     +----------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[3] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.845
+ Removal                       0.428
+ Phase Shift                   0.000
= Required Time                 1.273
  Arrival Time                  1.726
  Slack Time                    0.453
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.647 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.781 | 
     | I0/LD/FE_OFC35_nn_rst         | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.978 | 
     | I0/LD/FE_OFC37_nn_rst         | A v -> Y ^     | INVX8  | 0.329 | 0.275 |   1.705 |    1.253 | 
     | I0/LD/CTRL/\curr_state_reg[3] | R ^            | DFFSR  | 0.338 | 0.021 |   1.726 |    1.273 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.553 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.706 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.976 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.331 | 0.292 |   0.816 |    1.268 | 
     | I0/LD/CTRL/\curr_state_reg[3] | CLK ^          | DFFSR  | 0.343 | 0.030 |   0.845 |    1.298 | 
     +----------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[0] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.825
+ Removal                       0.429
+ Phase Shift                   0.000
= Required Time                 1.254
  Arrival Time                  1.707
  Slack Time                    0.453
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.647 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.780 | 
     | I0/LD/FE_OFC35_nn_rst         | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.977 | 
     | I0/LD/FE_OFC40_nn_rst         | A v -> Y ^     | INVX8  | 0.339 | 0.255 |   1.686 |    1.233 | 
     | I0/LD/T_SR_0/\curr_val_reg[0] | R ^            | DFFSR  | 0.356 | 0.021 |   1.707 |    1.254 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.553 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.707 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.977 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.331 | 0.292 |   0.816 |    1.269 | 
     | I0/LD/T_SR_0/\curr_val_reg[0] | CLK ^          | DFFSR  | 0.338 | 0.010 |   0.825 |    1.279 | 
     +----------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.829
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.905
  Arrival Time                  1.358
  Slack Time                    0.454
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.354 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.200 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.070 | 
     | nclk__L2_I0                                   | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    0.358 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.089 | 0.546 |   1.358 |    0.904 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2]    | D v            | DFFSR  | 0.089 | 0.000 |   1.358 |    0.905 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.554 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.707 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.977 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | CLK ^          | DFFSR  | 0.300 | 0.017 |   0.829 |    1.283 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[3] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.841
+ Removal                       0.428
+ Phase Shift                   0.000
= Required Time                 1.269
  Arrival Time                  1.722
  Slack Time                    0.454
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.646 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.780 | 
     | I0/LD/FE_OFC35_nn_rst         | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.977 | 
     | I0/LD/FE_OFC37_nn_rst         | A v -> Y ^     | INVX8  | 0.329 | 0.275 |   1.705 |    1.252 | 
     | I0/LD/T_SR_0/\curr_val_reg[3] | R ^            | DFFSR  | 0.337 | 0.017 |   1.722 |    1.269 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.554 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.708 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.978 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.331 | 0.292 |   0.816 |    1.269 | 
     | I0/LD/T_SR_0/\curr_val_reg[3] | CLK ^          | DFFSR  | 0.342 | 0.025 |   0.841 |    1.294 | 
     +----------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[7] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.839
+ Removal                       0.428
+ Phase Shift                   0.000
= Required Time                 1.267
  Arrival Time                  1.723
  Slack Time                    0.457
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.643 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.777 | 
     | I0/LD/FE_OFC35_nn_rst         | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.974 | 
     | I0/LD/FE_OFC37_nn_rst         | A v -> Y ^     | INVX8  | 0.329 | 0.275 |   1.705 |    1.249 | 
     | I0/LD/T_SR_0/\curr_val_reg[7] | R ^            | DFFSR  | 0.338 | 0.018 |   1.723 |    1.267 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.557 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.710 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.980 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.331 | 0.292 |   0.816 |    1.272 | 
     | I0/LD/T_SR_0/\curr_val_reg[7] | CLK ^          | DFFSR  | 0.342 | 0.023 |   0.839 |    1.295 | 
     +----------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.837
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.912
  Arrival Time                  1.369
  Slack Time                    0.457
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.357 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.204 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.066 | 
     | nclk__L2_I3                                   | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    0.364 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.093 | 0.547 |   1.369 |    0.912 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1]    | D v            | DFFSR  | 0.093 | 0.000 |   1.369 |    0.912 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.557 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.711 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.981 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    1.279 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^          | DFFSR  | 0.306 | 0.015 |   0.837 |    1.294 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.842
+ Removal                       0.424
+ Phase Shift                   0.000
= Required Time                 1.266
  Arrival Time                  1.725
  Slack Time                    0.459
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.641 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.774 | 
     | I0/LD/FE_OFC35_nn_rst                   | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.971 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC41_nn_rst    | A v -> Y ^     | INVX8  | 0.336 | 0.277 |   1.708 |    1.248 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] | R ^            | DFFSR  | 0.353 | 0.018 |   1.725 |    1.266 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.559 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.713 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.983 | 
     | nclk__L2_I0                             | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.271 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] | CLK ^          | DFFSR  | 0.299 | 0.030 |   0.842 |    1.301 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.842
+ Removal                       0.424
+ Phase Shift                   0.000
= Required Time                 1.266
  Arrival Time                  1.727
  Slack Time                    0.461
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.639 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.772 | 
     | I0/LD/FE_OFC35_nn_rst                         | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.969 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC41_nn_rst          | A v -> Y ^     | INVX8  | 0.336 | 0.277 |   1.708 |    1.246 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] | R ^            | DFFSR  | 0.354 | 0.020 |   1.727 |    1.266 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.561 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.715 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.985 | 
     | nclk__L2_I0                                   | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.273 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] | CLK ^          | DFFSR  | 0.299 | 0.030 |   0.842 |    1.303 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.839
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.914
  Arrival Time                  1.376
  Slack Time                    0.462
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.362 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.208 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.062 | 
     | nclk__L2_I0                                   | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    0.350 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.090 | 0.564 |   1.376 |    0.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3]    | D v            | DFFSR  | 0.090 | 0.000 |   1.376 |    0.914 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.562 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.715 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.985 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^          | DFFSR  | 0.299 | 0.027 |   0.839 |    1.301 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.844
+ Removal                       0.424
+ Phase Shift                   0.000
= Required Time                 1.268
  Arrival Time                  1.730
  Slack Time                    0.462
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.638 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.771 | 
     | I0/LD/FE_OFC35_nn_rst                         | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.968 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC41_nn_rst          | A v -> Y ^     | INVX8  | 0.336 | 0.277 |   1.708 |    1.245 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | R ^            | DFFSR  | 0.356 | 0.023 |   1.730 |    1.268 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.562 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.716 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.986 | 
     | nclk__L2_I0                                   | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.274 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | CLK ^          | DFFSR  | 0.298 | 0.032 |   0.844 |    1.306 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.841
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.916
  Arrival Time                  1.378
  Slack Time                    0.462
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.362 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.209 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.061 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    0.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.090 | 0.566 |   1.378 |    0.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | D v            | DFFSR  | 0.090 | 0.000 |   1.378 |    0.916 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.562 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.716 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.986 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | CLK ^          | DFFSR  | 0.299 | 0.029 |   0.841 |    1.303 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[1] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.827
+ Removal                       0.429
+ Phase Shift                   0.000
= Required Time                 1.256
  Arrival Time                  1.718
  Slack Time                    0.463
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.637 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.771 | 
     | I0/LD/FE_OFC35_nn_rst         | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.968 | 
     | I0/LD/FE_OFC40_nn_rst         | A v -> Y ^     | INVX8  | 0.339 | 0.255 |   1.686 |    1.224 | 
     | I0/LD/CTRL/\curr_state_reg[1] | R ^            | DFFSR  | 0.360 | 0.032 |   1.718 |    1.256 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.563 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.716 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.986 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.331 | 0.292 |   0.816 |    1.278 | 
     | I0/LD/CTRL/\curr_state_reg[1] | CLK ^          | DFFSR  | 0.338 | 0.011 |   0.827 |    1.289 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.844
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.918
  Arrival Time                  1.381
  Slack Time                    0.463
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.363 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.210 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.060 | 
     | nclk__L2_I0                                   | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    0.349 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.095 | 0.569 |   1.381 |    0.917 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0]    | D v            | DFFSR  | 0.095 | 0.000 |   1.381 |    0.918 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.563 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.717 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.987 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^          | DFFSR  | 0.298 | 0.032 |   0.844 |    1.307 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.844
+ Removal                       0.424
+ Phase Shift                   0.000
= Required Time                 1.268
  Arrival Time                  1.732
  Slack Time                    0.464
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.636 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.769 | 
     | I0/LD/FE_OFC35_nn_rst                      | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.967 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC41_nn_rst       | A v -> Y ^     | INVX8  | 0.336 | 0.277 |   1.708 |    1.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | R ^            | DFFSR  | 0.356 | 0.024 |   1.732 |    1.268 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.564 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.718 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.988 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^          | DFFSR  | 0.298 | 0.032 |   0.844 |    1.308 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.844
+ Removal                       0.424
+ Phase Shift                   0.000
= Required Time                 1.268
  Arrival Time                  1.732
  Slack Time                    0.464
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.636 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.769 | 
     | I0/LD/FE_OFC35_nn_rst                      | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.967 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC41_nn_rst       | A v -> Y ^     | INVX8  | 0.336 | 0.277 |   1.708 |    1.243 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | R ^            | DFFSR  | 0.356 | 0.025 |   1.732 |    1.268 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.564 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.718 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.988 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.276 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^          | DFFSR  | 0.298 | 0.032 |   0.844 |    1.308 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.835
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.910
  Arrival Time                  1.374
  Slack Time                    0.464
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.364 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.211 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.059 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    0.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.090 | 0.562 |   1.374 |    0.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | D v            | DFFSR  | 0.090 | 0.000 |   1.374 |    0.910 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.564 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.718 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.988 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | CLK ^          | DFFSR  | 0.300 | 0.023 |   0.835 |    1.299 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.841
+ Removal                       0.424
+ Phase Shift                   0.000
= Required Time                 1.265
  Arrival Time                  1.731
  Slack Time                    0.466
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.634 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.767 | 
     | I0/LD/FE_OFC35_nn_rst                      | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.965 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC41_nn_rst       | A v -> Y ^     | INVX8  | 0.336 | 0.277 |   1.708 |    1.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | R ^            | DFFSR  | 0.356 | 0.023 |   1.731 |    1.265 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.566 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.720 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.990 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.278 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | CLK ^          | DFFSR  | 0.299 | 0.029 |   0.841 |    1.307 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.844
+ Hold                          0.073
+ Phase Shift                   0.000
= Required Time                 0.916
  Arrival Time                  1.383
  Slack Time                    0.467
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.367 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.213 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.057 | 
     | nclk__L2_I0                                   | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    0.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.101 | 0.571 |   1.383 |    0.916 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3]    | D v            | DFFSR  | 0.101 | 0.000 |   1.383 |    0.916 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.567 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.721 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.991 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.279 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^          | DFFSR  | 0.298 | 0.032 |   0.844 |    1.311 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.839
+ Removal                       0.424
+ Phase Shift                   0.000
= Required Time                 1.264
  Arrival Time                  1.732
  Slack Time                    0.468
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.632 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.765 | 
     | I0/LD/FE_OFC35_nn_rst                      | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.962 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC41_nn_rst       | A v -> Y ^     | INVX8  | 0.336 | 0.277 |   1.708 |    1.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | R ^            | DFFSR  | 0.357 | 0.025 |   1.732 |    1.264 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.568 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.722 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.992 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^          | DFFSR  | 0.299 | 0.027 |   0.839 |    1.308 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.840
+ Removal                       0.424
+ Phase Shift                   0.000
= Required Time                 1.265
  Arrival Time                  1.734
  Slack Time                    0.469
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.631 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.764 | 
     | I0/LD/FE_OFC35_nn_rst                         | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.961 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC41_nn_rst          | A v -> Y ^     | INVX8  | 0.336 | 0.277 |   1.708 |    1.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] | R ^            | DFFSR  | 0.357 | 0.027 |   1.734 |    1.265 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.569 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.723 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.993 | 
     | nclk__L2_I0                                   | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.281 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] | CLK ^          | DFFSR  | 0.299 | 0.028 |   0.840 |    1.310 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[4] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.833
+ Removal                       0.424
+ Phase Shift                   0.000
= Required Time                 1.257
  Arrival Time                  1.727
  Slack Time                    0.470
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.630 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.764 | 
     | I0/LD/FE_OFC35_nn_rst         | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.961 | 
     | I0/LD/FE_OFC37_nn_rst         | A v -> Y ^     | INVX8  | 0.329 | 0.275 |   1.705 |    1.236 | 
     | I0/LD/T_SR_0/\curr_val_reg[4] | R ^            | DFFSR  | 0.338 | 0.022 |   1.727 |    1.257 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.570 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.724 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.994 | 
     | nclk__L2_I3                   | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    1.291 | 
     | I0/LD/T_SR_0/\curr_val_reg[4] | CLK ^          | DFFSR  | 0.305 | 0.011 |   0.833 |    1.303 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[0] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.837
+ Removal                       0.427
+ Phase Shift                   0.000
= Required Time                 1.264
  Arrival Time                  1.734
  Slack Time                    0.470
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.630 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.763 | 
     | I0/LD/FE_OFC35_nn_rst         | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.961 | 
     | I0/LD/FE_OFC40_nn_rst         | A v -> Y ^     | INVX8  | 0.339 | 0.255 |   1.686 |    1.216 | 
     | I0/LD/CTRL/\curr_state_reg[0] | R ^            | DFFSR  | 0.361 | 0.048 |   1.734 |    1.264 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.570 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.724 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.994 | 
     | nclk__L2_I2                   | A v -> Y ^     | INVX8  | 0.311 | 0.291 |   0.815 |    1.285 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^          | DFFSR  | 0.321 | 0.022 |   0.837 |    1.307 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.839
+ Removal                       0.424
+ Phase Shift                   0.000
= Required Time                 1.264
  Arrival Time                  1.734
  Slack Time                    0.470
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.630 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.763 | 
     | I0/LD/FE_OFC35_nn_rst                      | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.961 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC41_nn_rst       | A v -> Y ^     | INVX8  | 0.336 | 0.277 |   1.708 |    1.237 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | R ^            | DFFSR  | 0.357 | 0.026 |   1.734 |    1.264 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.570 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.724 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.994 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.282 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^          | DFFSR  | 0.299 | 0.027 |   0.839 |    1.309 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.839
+ Removal                       0.425
+ Phase Shift                   0.000
= Required Time                 1.264
  Arrival Time                  1.735
  Slack Time                    0.471
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.629 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.762 | 
     | I0/LD/FE_OFC35_nn_rst                      | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.960 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC41_nn_rst       | A v -> Y ^     | INVX8  | 0.336 | 0.277 |   1.708 |    1.236 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | R ^            | DFFSR  | 0.358 | 0.028 |   1.735 |    1.264 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.571 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.725 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.995 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.283 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | CLK ^          | DFFSR  | 0.299 | 0.027 |   0.839 |    1.310 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.830
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.904
  Arrival Time                  1.376
  Slack Time                    0.471
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.371 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.217 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.053 | 
     | nclk__L2_I3                                   | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    0.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.098 | 0.553 |   1.375 |    0.904 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1]    | D v            | DFFSR  | 0.098 | 0.000 |   1.376 |    0.904 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.571 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.725 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.995 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    1.293 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^          | DFFSR  | 0.305 | 0.009 |   0.830 |    1.301 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[1] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.825
+ Removal                       0.428
+ Phase Shift                   0.000
= Required Time                 1.252
  Arrival Time                  1.724
  Slack Time                    0.472
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.628 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.762 | 
     | I0/LD/FE_OFC35_nn_rst         | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.959 | 
     | I0/LD/FE_OFC37_nn_rst         | A v -> Y ^     | INVX8  | 0.329 | 0.275 |   1.705 |    1.234 | 
     | I0/LD/T_SR_0/\curr_val_reg[1] | R ^            | DFFSR  | 0.337 | 0.018 |   1.724 |    1.252 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.572 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.725 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.995 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.331 | 0.292 |   0.816 |    1.287 | 
     | I0/LD/T_SR_0/\curr_val_reg[1] | CLK ^          | DFFSR  | 0.337 | 0.009 |   0.824 |    1.296 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[5] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[5] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.833
+ Removal                       0.424
+ Phase Shift                   0.000
= Required Time                 1.257
  Arrival Time                  1.729
  Slack Time                    0.472
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.628 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.761 | 
     | I0/LD/FE_OFC35_nn_rst         | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.958 | 
     | I0/LD/FE_OFC37_nn_rst         | A v -> Y ^     | INVX8  | 0.329 | 0.275 |   1.705 |    1.233 | 
     | I0/LD/T_SR_0/\curr_val_reg[5] | R ^            | DFFSR  | 0.338 | 0.024 |   1.729 |    1.257 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.572 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.726 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.996 | 
     | nclk__L2_I3                   | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    1.294 | 
     | I0/LD/T_SR_0/\curr_val_reg[5] | CLK ^          | DFFSR  | 0.305 | 0.011 |   0.833 |    1.305 | 
     +----------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[6] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.833
+ Removal                       0.424
+ Phase Shift                   0.000
= Required Time                 1.257
  Arrival Time                  1.729
  Slack Time                    0.472
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.628 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.761 | 
     | I0/LD/FE_OFC35_nn_rst         | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.958 | 
     | I0/LD/FE_OFC37_nn_rst         | A v -> Y ^     | INVX8  | 0.329 | 0.275 |   1.705 |    1.233 | 
     | I0/LD/T_SR_0/\curr_val_reg[6] | R ^            | DFFSR  | 0.338 | 0.024 |   1.729 |    1.257 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.572 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.726 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.996 | 
     | nclk__L2_I3                   | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    1.294 | 
     | I0/LD/T_SR_0/\curr_val_reg[6] | CLK ^          | DFFSR  | 0.305 | 0.011 |   0.833 |    1.305 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.832
+ Hold                          0.072
+ Phase Shift                   0.000
= Required Time                 0.904
  Arrival Time                  1.377
  Slack Time                    0.474
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.374 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.220 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.050 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    0.338 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.104 | 0.565 |   1.377 |    0.903 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | D v            | DFFSR  | 0.104 | 0.000 |   1.377 |    0.904 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.574 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.727 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.997 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.286 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | CLK ^          | DFFSR  | 0.300 | 0.020 |   0.831 |    1.305 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.837
+ Removal                       0.425
+ Phase Shift                   0.000
= Required Time                 1.261
  Arrival Time                  1.735
  Slack Time                    0.474
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.626 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.759 | 
     | I0/LD/FE_OFC35_nn_rst                      | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.957 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC41_nn_rst       | A v -> Y ^     | INVX8  | 0.336 | 0.277 |   1.708 |    1.234 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | R ^            | DFFSR  | 0.358 | 0.028 |   1.735 |    1.261 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.574 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.728 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.998 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.286 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | CLK ^          | DFFSR  | 0.299 | 0.024 |   0.837 |    1.311 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.831
+ Removal                       0.424
+ Phase Shift                   0.000
= Required Time                 1.256
  Arrival Time                  1.730
  Slack Time                    0.475
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.625 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.759 | 
     | I0/LD/FE_OFC35_nn_rst                   | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.956 | 
     | I0/LD/FE_OFC37_nn_rst                   | A v -> Y ^     | INVX8  | 0.329 | 0.275 |   1.705 |    1.231 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] | R ^            | DFFSR  | 0.338 | 0.025 |   1.730 |    1.256 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.575 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.728 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.998 | 
     | nclk__L2_I3                             | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    1.296 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] | CLK ^          | DFFSR  | 0.305 | 0.010 |   0.831 |    1.306 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.837
+ Removal                       0.426
+ Phase Shift                   0.000
= Required Time                 1.263
  Arrival Time                  1.737
  Slack Time                    0.475
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.625 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.759 | 
     | I0/LD/FE_OFC35_nn_rst                      | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.956 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC42_nn_rst       | A v -> Y ^     | INVX8  | 0.357 | 0.291 |   1.722 |    1.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | R ^            | DFFSR  | 0.372 | 0.016 |   1.737 |    1.263 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.575 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.728 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.998 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    1.296 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^          | DFFSR  | 0.306 | 0.015 |   0.837 |    1.311 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.830
+ Hold                          0.073
+ Phase Shift                   0.000
= Required Time                 0.903
  Arrival Time                  1.378
  Slack Time                    0.475
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.375 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.221 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.049 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    0.347 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.105 | 0.555 |   1.377 |    0.902 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | D v            | DFFSR  | 0.105 | 0.000 |   1.378 |    0.903 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.575 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.729 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.999 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    1.297 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | CLK ^          | DFFSR  | 0.305 | 0.009 |   0.830 |    1.305 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.832
+ Removal                       0.425
+ Phase Shift                   0.000
= Required Time                 1.257
  Arrival Time                  1.733
  Slack Time                    0.476
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.624 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.758 | 
     | I0/LD/FE_OFC35_nn_rst                      | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.955 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC42_nn_rst       | A v -> Y ^     | INVX8  | 0.357 | 0.291 |   1.722 |    1.246 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | R ^            | DFFSR  | 0.368 | 0.012 |   1.733 |    1.257 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.576 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.729 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.999 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.288 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^          | DFFSR  | 0.300 | 0.020 |   0.832 |    1.308 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.832
+ Removal                       0.425
+ Phase Shift                   0.000
= Required Time                 1.257
  Arrival Time                  1.733
  Slack Time                    0.476
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.624 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.757 | 
     | I0/LD/FE_OFC35_nn_rst                      | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.955 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC42_nn_rst       | A v -> Y ^     | INVX8  | 0.357 | 0.291 |   1.722 |    1.245 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | R ^            | DFFSR  | 0.368 | 0.011 |   1.733 |    1.257 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.576 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.730 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    1.000 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.288 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | CLK ^          | DFFSR  | 0.300 | 0.020 |   0.832 |    1.308 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.830
+ Removal                       0.424
+ Phase Shift                   0.000
= Required Time                 1.254
  Arrival Time                  1.731
  Slack Time                    0.476
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.624 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.757 | 
     | I0/LD/FE_OFC35_nn_rst                      | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.954 | 
     | I0/LD/FE_OFC37_nn_rst                      | A v -> Y ^     | INVX8  | 0.329 | 0.275 |   1.705 |    1.229 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | R ^            | DFFSR  | 0.338 | 0.025 |   1.731 |    1.254 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.576 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.730 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    1.000 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    1.298 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | CLK ^          | DFFSR  | 0.305 | 0.009 |   0.830 |    1.306 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.832
+ Removal                       0.426
+ Phase Shift                   0.000
= Required Time                 1.258
  Arrival Time                  1.734
  Slack Time                    0.476
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.624 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.757 | 
     | I0/LD/FE_OFC35_nn_rst                         | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.954 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC42_nn_rst          | A v -> Y ^     | INVX8  | 0.357 | 0.291 |   1.722 |    1.245 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | R ^            | DFFSR  | 0.369 | 0.013 |   1.734 |    1.258 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.576 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.730 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    1.000 | 
     | nclk__L2_I3                                   | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    1.298 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | CLK ^          | DFFSR  | 0.305 | 0.010 |   0.832 |    1.308 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.835
+ Removal                       0.425
+ Phase Shift                   0.000
= Required Time                 1.259
  Arrival Time                  1.736
  Slack Time                    0.477
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.623 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.756 | 
     | I0/LD/FE_OFC35_nn_rst                      | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.954 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC41_nn_rst       | A v -> Y ^     | INVX8  | 0.336 | 0.277 |   1.708 |    1.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | R ^            | DFFSR  | 0.358 | 0.029 |   1.736 |    1.259 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.577 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.731 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    1.001 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | CLK ^          | DFFSR  | 0.300 | 0.023 |   0.835 |    1.312 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.830
+ Removal                       0.426
+ Phase Shift                   0.000
= Required Time                 1.256
  Arrival Time                  1.733
  Slack Time                    0.477
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.623 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.756 | 
     | I0/LD/FE_OFC35_nn_rst                      | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.953 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC42_nn_rst       | A v -> Y ^     | INVX8  | 0.357 | 0.291 |   1.722 |    1.244 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | R ^            | DFFSR  | 0.369 | 0.012 |   1.733 |    1.256 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.577 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.731 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    1.001 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    1.299 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^          | DFFSR  | 0.305 | 0.009 |   0.830 |    1.308 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.840
+ Removal                       0.426
+ Phase Shift                   0.000
= Required Time                 1.266
  Arrival Time                  1.744
  Slack Time                    0.478
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.622 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.055 | 0.133 |   1.233 |    0.755 | 
     | I0/LD/FE_OFC35_nn_rst                   | A ^ -> Y v     | INVX8  | 0.257 | 0.197 |   1.431 |    0.952 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC42_nn_rst    | A v -> Y ^     | INVX8  | 0.357 | 0.291 |   1.722 |    1.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] | R ^            | DFFSR  | 0.375 | 0.023 |   1.744 |    1.266 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.578 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.732 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    1.002 | 
     | nclk__L2_I3                             | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    1.300 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] | CLK ^          | DFFSR  | 0.306 | 0.018 |   0.840 |    1.318 | 
     +--------------------------------------------------------------------------------------------------------+ 

