

================================================================
== Vivado HLS Report for 'FFT_stages'
================================================================
* Date:           Mon Dec 16 22:38:56 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        ELD_project
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.024|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  171|  171|  171|  171|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- stage1     |   32|   32|         8|          -|          -|     4|    no    |
        |- stage2     |   72|   72|        36|          -|          -|     2|    no    |
        | + stage2.1  |   34|   34|        17|          -|          -|     2|    no    |
        |- stage3     |   64|   64|        16|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 43
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 10 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 11 28 
11 --> 12 10 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 11 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 28 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%temp1_real = alloca [8 x float], align 4" [ELD_project/solution1/fft.c:23]   --->   Operation 44 'alloca' 'temp1_real' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%temp1_imag = alloca [8 x float], align 4" [ELD_project/solution1/fft.c:23]   --->   Operation 45 'alloca' 'temp1_imag' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%temp2_real = alloca [8 x float], align 4" [ELD_project/solution1/fft.c:23]   --->   Operation 46 'alloca' 'temp2_real' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%temp2_imag = alloca [8 x float], align 4" [ELD_project/solution1/fft.c:23]   --->   Operation 47 'alloca' 'temp2_imag' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 48 [1/1] (1.76ns)   --->   "br label %1" [ELD_project/solution1/fft.c:28]   --->   Operation 48 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 49 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %i_0, i32 3)" [ELD_project/solution1/fft.c:28]   --->   Operation 50 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %tmp_27, label %.preheader1.preheader, label %2" [ELD_project/solution1/fft.c:28]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %i_0 to i64" [ELD_project/solution1/fft.c:29]   --->   Operation 53 'zext' 'zext_ln29' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%FFT_input_real_addr = getelementptr [8 x float]* %FFT_input_real, i64 0, i64 %zext_ln29" [ELD_project/solution1/fft.c:29]   --->   Operation 54 'getelementptr' 'FFT_input_real_addr' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (2.32ns)   --->   "%FFT_input_real_load = load float* %FFT_input_real_addr, align 4" [ELD_project/solution1/fft.c:29]   --->   Operation 55 'load' 'FFT_input_real_load' <Predicate = (!tmp_27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%FFT_input_imag_addr = getelementptr [8 x float]* %FFT_input_imag, i64 0, i64 %zext_ln29" [ELD_project/solution1/fft.c:29]   --->   Operation 56 'getelementptr' 'FFT_input_imag_addr' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (2.32ns)   --->   "%FFT_input_imag_load = load float* %FFT_input_imag_addr, align 4" [ELD_project/solution1/fft.c:29]   --->   Operation 57 'load' 'FFT_input_imag_load' <Predicate = (!tmp_27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i4 %i_0 to i3" [ELD_project/solution1/fft.c:28]   --->   Operation 58 'trunc' 'trunc_ln28' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln29 = or i3 %trunc_ln28, 1" [ELD_project/solution1/fft.c:29]   --->   Operation 59 'or' 'or_ln29' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i3 %or_ln29 to i64" [ELD_project/solution1/fft.c:29]   --->   Operation 60 'zext' 'zext_ln29_1' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%FFT_input_real_addr_1 = getelementptr [8 x float]* %FFT_input_real, i64 0, i64 %zext_ln29_1" [ELD_project/solution1/fft.c:29]   --->   Operation 61 'getelementptr' 'FFT_input_real_addr_1' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (2.32ns)   --->   "%FFT_input_real_load_1 = load float* %FFT_input_real_addr_1, align 4" [ELD_project/solution1/fft.c:29]   --->   Operation 62 'load' 'FFT_input_real_load_1' <Predicate = (!tmp_27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%FFT_input_imag_addr_1 = getelementptr [8 x float]* %FFT_input_imag, i64 0, i64 %zext_ln29_1" [ELD_project/solution1/fft.c:29]   --->   Operation 63 'getelementptr' 'FFT_input_imag_addr_1' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (2.32ns)   --->   "%FFT_input_imag_load_1 = load float* %FFT_input_imag_addr_1, align 4" [ELD_project/solution1/fft.c:29]   --->   Operation 64 'load' 'FFT_input_imag_load_1' <Predicate = (!tmp_27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 65 [1/1] (1.73ns)   --->   "%i = add i4 2, %i_0" [ELD_project/solution1/fft.c:28]   --->   Operation 65 'add' 'i' <Predicate = (!tmp_27)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader1" [ELD_project/solution1/fft.c:34]   --->   Operation 66 'br' <Predicate = (tmp_27)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 67 [1/2] (2.32ns)   --->   "%FFT_input_real_load = load float* %FFT_input_real_addr, align 4" [ELD_project/solution1/fft.c:29]   --->   Operation 67 'load' 'FFT_input_real_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 68 [1/2] (2.32ns)   --->   "%FFT_input_imag_load = load float* %FFT_input_imag_addr, align 4" [ELD_project/solution1/fft.c:29]   --->   Operation 68 'load' 'FFT_input_imag_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 69 [1/2] (2.32ns)   --->   "%FFT_input_real_load_1 = load float* %FFT_input_real_addr_1, align 4" [ELD_project/solution1/fft.c:29]   --->   Operation 69 'load' 'FFT_input_real_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 70 [1/2] (2.32ns)   --->   "%FFT_input_imag_load_1 = load float* %FFT_input_imag_addr_1, align 4" [ELD_project/solution1/fft.c:29]   --->   Operation 70 'load' 'FFT_input_imag_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 71 [5/5] (7.25ns)   --->   "%tmp = fadd float %FFT_input_real_load, %FFT_input_real_load_1" [ELD_project/solution1/fft.c:29]   --->   Operation 71 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [5/5] (7.25ns)   --->   "%tmp_1 = fadd float %FFT_input_imag_load, %FFT_input_imag_load_1" [ELD_project/solution1/fft.c:29]   --->   Operation 72 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [5/5] (7.25ns)   --->   "%tmp_2 = fsub float %FFT_input_real_load, %FFT_input_real_load_1" [ELD_project/solution1/fft.c:30]   --->   Operation 73 'fsub' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [5/5] (7.25ns)   --->   "%tmp_3 = fsub float %FFT_input_imag_load, %FFT_input_imag_load_1" [ELD_project/solution1/fft.c:30]   --->   Operation 74 'fsub' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 75 [4/5] (7.25ns)   --->   "%tmp = fadd float %FFT_input_real_load, %FFT_input_real_load_1" [ELD_project/solution1/fft.c:29]   --->   Operation 75 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [4/5] (7.25ns)   --->   "%tmp_1 = fadd float %FFT_input_imag_load, %FFT_input_imag_load_1" [ELD_project/solution1/fft.c:29]   --->   Operation 76 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [4/5] (7.25ns)   --->   "%tmp_2 = fsub float %FFT_input_real_load, %FFT_input_real_load_1" [ELD_project/solution1/fft.c:30]   --->   Operation 77 'fsub' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [4/5] (7.25ns)   --->   "%tmp_3 = fsub float %FFT_input_imag_load, %FFT_input_imag_load_1" [ELD_project/solution1/fft.c:30]   --->   Operation 78 'fsub' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 79 [3/5] (7.25ns)   --->   "%tmp = fadd float %FFT_input_real_load, %FFT_input_real_load_1" [ELD_project/solution1/fft.c:29]   --->   Operation 79 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [3/5] (7.25ns)   --->   "%tmp_1 = fadd float %FFT_input_imag_load, %FFT_input_imag_load_1" [ELD_project/solution1/fft.c:29]   --->   Operation 80 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [3/5] (7.25ns)   --->   "%tmp_2 = fsub float %FFT_input_real_load, %FFT_input_real_load_1" [ELD_project/solution1/fft.c:30]   --->   Operation 81 'fsub' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [3/5] (7.25ns)   --->   "%tmp_3 = fsub float %FFT_input_imag_load, %FFT_input_imag_load_1" [ELD_project/solution1/fft.c:30]   --->   Operation 82 'fsub' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 83 [2/5] (7.25ns)   --->   "%tmp = fadd float %FFT_input_real_load, %FFT_input_real_load_1" [ELD_project/solution1/fft.c:29]   --->   Operation 83 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [2/5] (7.25ns)   --->   "%tmp_1 = fadd float %FFT_input_imag_load, %FFT_input_imag_load_1" [ELD_project/solution1/fft.c:29]   --->   Operation 84 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [2/5] (7.25ns)   --->   "%tmp_2 = fsub float %FFT_input_real_load, %FFT_input_real_load_1" [ELD_project/solution1/fft.c:30]   --->   Operation 85 'fsub' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [2/5] (7.25ns)   --->   "%tmp_3 = fsub float %FFT_input_imag_load, %FFT_input_imag_load_1" [ELD_project/solution1/fft.c:30]   --->   Operation 86 'fsub' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 87 [1/5] (7.25ns)   --->   "%tmp = fadd float %FFT_input_real_load, %FFT_input_real_load_1" [ELD_project/solution1/fft.c:29]   --->   Operation 87 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/5] (7.25ns)   --->   "%tmp_1 = fadd float %FFT_input_imag_load, %FFT_input_imag_load_1" [ELD_project/solution1/fft.c:29]   --->   Operation 88 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/5] (7.25ns)   --->   "%tmp_2 = fsub float %FFT_input_real_load, %FFT_input_real_load_1" [ELD_project/solution1/fft.c:30]   --->   Operation 89 'fsub' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/5] (7.25ns)   --->   "%tmp_3 = fsub float %FFT_input_imag_load, %FFT_input_imag_load_1" [ELD_project/solution1/fft.c:30]   --->   Operation 90 'fsub' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str1) nounwind" [ELD_project/solution1/fft.c:28]   --->   Operation 91 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%temp1_real_addr = getelementptr [8 x float]* %temp1_real, i64 0, i64 %zext_ln29" [ELD_project/solution1/fft.c:29]   --->   Operation 92 'getelementptr' 'temp1_real_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%temp1_imag_addr = getelementptr [8 x float]* %temp1_imag, i64 0, i64 %zext_ln29" [ELD_project/solution1/fft.c:29]   --->   Operation 93 'getelementptr' 'temp1_imag_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (2.32ns)   --->   "store float %tmp, float* %temp1_real_addr, align 16" [ELD_project/solution1/fft.c:29]   --->   Operation 94 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 95 [1/1] (2.32ns)   --->   "store float %tmp_1, float* %temp1_imag_addr, align 4" [ELD_project/solution1/fft.c:29]   --->   Operation 95 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%temp1_real_addr_1 = getelementptr [8 x float]* %temp1_real, i64 0, i64 %zext_ln29_1" [ELD_project/solution1/fft.c:30]   --->   Operation 96 'getelementptr' 'temp1_real_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%temp1_imag_addr_1 = getelementptr [8 x float]* %temp1_imag, i64 0, i64 %zext_ln29_1" [ELD_project/solution1/fft.c:30]   --->   Operation 97 'getelementptr' 'temp1_imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (2.32ns)   --->   "store float %tmp_2, float* %temp1_real_addr_1, align 8" [ELD_project/solution1/fft.c:30]   --->   Operation 98 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 99 [1/1] (2.32ns)   --->   "store float %tmp_3, float* %temp1_imag_addr_1, align 4" [ELD_project/solution1/fft.c:30]   --->   Operation 99 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "br label %1" [ELD_project/solution1/fft.c:28]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 1.76>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%i_1 = phi i4 [ %i_5, %stage2_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 101 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %i_1, i32 3)" [ELD_project/solution1/fft.c:34]   --->   Operation 102 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 103 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %tmp_28, label %.preheader.preheader, label %stage2_begin" [ELD_project/solution1/fft.c:34]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str2) nounwind" [ELD_project/solution1/fft.c:34]   --->   Operation 105 'specloopname' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str2)" [ELD_project/solution1/fft.c:34]   --->   Operation 106 'specregionbegin' 'tmp_23' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i4 %i_1 to i3" [ELD_project/solution1/fft.c:34]   --->   Operation 107 'trunc' 'trunc_ln34' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln36 = or i3 %trunc_ln34, 2" [ELD_project/solution1/fft.c:36]   --->   Operation 108 'or' 'or_ln36' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i3 %or_ln36 to i4" [ELD_project/solution1/fft.c:36]   --->   Operation 109 'zext' 'zext_ln36_2' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (1.76ns)   --->   "br label %3" [ELD_project/solution1/fft.c:35]   --->   Operation 110 'br' <Predicate = (!tmp_28)> <Delay = 1.76>
ST_10 : Operation 111 [1/1] (1.76ns)   --->   "br label %.preheader" [ELD_project/solution1/fft.c:42]   --->   Operation 111 'br' <Predicate = (tmp_28)> <Delay = 1.76>

State 11 <SV = 3> <Delay = 3.97>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %stage2_begin ], [ %j, %4 ]"   --->   Operation 112 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i2 %j_0 to i4" [ELD_project/solution1/fft.c:35]   --->   Operation 113 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.95ns)   --->   "%icmp_ln35 = icmp eq i2 %j_0, -2" [ELD_project/solution1/fft.c:35]   --->   Operation 114 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 115 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (1.56ns)   --->   "%j = add i2 %j_0, 1" [ELD_project/solution1/fft.c:35]   --->   Operation 116 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %stage2_end, label %4" [ELD_project/solution1/fft.c:35]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_24 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %i_1, i32 2, i32 3)" [ELD_project/solution1/fft.c:36]   --->   Operation 118 'partselect' 'tmp_24' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (1.65ns)   --->   "%add_ln36 = add i4 %zext_ln35, %zext_ln36_2" [ELD_project/solution1/fft.c:36]   --->   Operation 119 'add' 'add_ln36' <Predicate = (!icmp_ln35)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i4 %add_ln36 to i64" [ELD_project/solution1/fft.c:36]   --->   Operation 120 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%temp1_real_addr_3 = getelementptr [8 x float]* %temp1_real, i64 0, i64 %zext_ln36_1" [ELD_project/solution1/fft.c:36]   --->   Operation 121 'getelementptr' 'temp1_real_addr_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_11 : Operation 122 [2/2] (2.32ns)   --->   "%temp1_real_load_1 = load float* %temp1_real_addr_3, align 8" [ELD_project/solution1/fft.c:36]   --->   Operation 122 'load' 'temp1_real_load_1' <Predicate = (!icmp_ln35)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%temp1_imag_addr_3 = getelementptr [8 x float]* %temp1_imag, i64 0, i64 %zext_ln36_1" [ELD_project/solution1/fft.c:36]   --->   Operation 123 'getelementptr' 'temp1_imag_addr_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_11 : Operation 124 [2/2] (2.32ns)   --->   "%temp1_imag_load_1 = load float* %temp1_imag_addr_3, align 4" [ELD_project/solution1/fft.c:36]   --->   Operation 124 'load' 'temp1_imag_load_1' <Predicate = (!icmp_ln35)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str2, i32 %tmp_23)" [ELD_project/solution1/fft.c:39]   --->   Operation 125 'specregionend' 'empty_14' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (1.73ns)   --->   "%i_5 = add i4 %i_1, 4" [ELD_project/solution1/fft.c:34]   --->   Operation 126 'add' 'i_5' <Predicate = (icmp_ln35)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "br label %.preheader1" [ELD_project/solution1/fft.c:34]   --->   Operation 127 'br' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 8.02>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i2 %j_0 to i1" [ELD_project/solution1/fft.c:36]   --->   Operation 128 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.69ns)   --->   "%select_ln36 = select i1 %trunc_ln36, float 0.000000e+00, float 1.000000e+00" [ELD_project/solution1/fft.c:36]   --->   Operation 129 'select' 'select_ln36' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.69ns)   --->   "%select_ln36_1 = select i1 %trunc_ln36, float -1.000000e+00, float 0.000000e+00" [ELD_project/solution1/fft.c:36]   --->   Operation 130 'select' 'select_ln36_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 131 [1/2] (2.32ns)   --->   "%temp1_real_load_1 = load float* %temp1_real_addr_3, align 8" [ELD_project/solution1/fft.c:36]   --->   Operation 131 'load' 'temp1_real_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 132 [1/2] (2.32ns)   --->   "%temp1_imag_load_1 = load float* %temp1_imag_addr_3, align 4" [ELD_project/solution1/fft.c:36]   --->   Operation 132 'load' 'temp1_imag_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 133 [4/4] (5.70ns)   --->   "%tmp_4 = fmul float %select_ln36, %temp1_real_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 133 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [4/4] (5.70ns)   --->   "%tmp_5 = fmul float %select_ln36_1, %temp1_imag_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 134 'fmul' 'tmp_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [4/4] (5.70ns)   --->   "%tmp_7 = fmul float %select_ln36_1, %temp1_real_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 135 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [4/4] (5.70ns)   --->   "%tmp_8 = fmul float %select_ln36, %temp1_imag_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 136 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 5> <Delay = 5.70>
ST_13 : Operation 137 [3/4] (5.70ns)   --->   "%tmp_4 = fmul float %select_ln36, %temp1_real_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 137 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 138 [3/4] (5.70ns)   --->   "%tmp_5 = fmul float %select_ln36_1, %temp1_imag_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 138 'fmul' 'tmp_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [3/4] (5.70ns)   --->   "%tmp_7 = fmul float %select_ln36_1, %temp1_real_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 139 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 140 [3/4] (5.70ns)   --->   "%tmp_8 = fmul float %select_ln36, %temp1_imag_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 140 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 6> <Delay = 5.70>
ST_14 : Operation 141 [2/4] (5.70ns)   --->   "%tmp_4 = fmul float %select_ln36, %temp1_real_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 141 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [2/4] (5.70ns)   --->   "%tmp_5 = fmul float %select_ln36_1, %temp1_imag_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 142 'fmul' 'tmp_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [2/4] (5.70ns)   --->   "%tmp_7 = fmul float %select_ln36_1, %temp1_real_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 143 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [2/4] (5.70ns)   --->   "%tmp_8 = fmul float %select_ln36, %temp1_imag_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 144 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 7> <Delay = 5.70>
ST_15 : Operation 145 [1/4] (5.70ns)   --->   "%tmp_4 = fmul float %select_ln36, %temp1_real_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 145 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/4] (5.70ns)   --->   "%tmp_5 = fmul float %select_ln36_1, %temp1_imag_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 146 'fmul' 'tmp_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/4] (5.70ns)   --->   "%tmp_7 = fmul float %select_ln36_1, %temp1_real_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 147 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [1/4] (5.70ns)   --->   "%tmp_8 = fmul float %select_ln36, %temp1_imag_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 148 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 7.25>
ST_16 : Operation 149 [5/5] (7.25ns)   --->   "%tmp_6 = fsub float %tmp_4, %tmp_5" [ELD_project/solution1/fft.c:36]   --->   Operation 149 'fsub' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 150 [5/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_7, %tmp_8" [ELD_project/solution1/fft.c:36]   --->   Operation 150 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 9> <Delay = 7.25>
ST_17 : Operation 151 [4/5] (7.25ns)   --->   "%tmp_6 = fsub float %tmp_4, %tmp_5" [ELD_project/solution1/fft.c:36]   --->   Operation 151 'fsub' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 152 [4/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_7, %tmp_8" [ELD_project/solution1/fft.c:36]   --->   Operation 152 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 10> <Delay = 7.25>
ST_18 : Operation 153 [3/5] (7.25ns)   --->   "%tmp_6 = fsub float %tmp_4, %tmp_5" [ELD_project/solution1/fft.c:36]   --->   Operation 153 'fsub' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [3/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_7, %tmp_8" [ELD_project/solution1/fft.c:36]   --->   Operation 154 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 11> <Delay = 7.25>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%add_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_24, i2 %j_0)" [ELD_project/solution1/fft.c:36]   --->   Operation 155 'bitconcatenate' 'add_ln' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %add_ln to i64" [ELD_project/solution1/fft.c:36]   --->   Operation 156 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%temp1_real_addr_2 = getelementptr [8 x float]* %temp1_real, i64 0, i64 %zext_ln36" [ELD_project/solution1/fft.c:36]   --->   Operation 157 'getelementptr' 'temp1_real_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [2/2] (2.32ns)   --->   "%temp1_real_load = load float* %temp1_real_addr_2, align 8" [ELD_project/solution1/fft.c:36]   --->   Operation 158 'load' 'temp1_real_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%temp1_imag_addr_2 = getelementptr [8 x float]* %temp1_imag, i64 0, i64 %zext_ln36" [ELD_project/solution1/fft.c:36]   --->   Operation 159 'getelementptr' 'temp1_imag_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [2/2] (2.32ns)   --->   "%temp1_imag_load = load float* %temp1_imag_addr_2, align 4" [ELD_project/solution1/fft.c:36]   --->   Operation 160 'load' 'temp1_imag_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_19 : Operation 161 [2/5] (7.25ns)   --->   "%tmp_6 = fsub float %tmp_4, %tmp_5" [ELD_project/solution1/fft.c:36]   --->   Operation 161 'fsub' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [2/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_7, %tmp_8" [ELD_project/solution1/fft.c:36]   --->   Operation 162 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 12> <Delay = 7.25>
ST_20 : Operation 163 [1/2] (2.32ns)   --->   "%temp1_real_load = load float* %temp1_real_addr_2, align 8" [ELD_project/solution1/fft.c:36]   --->   Operation 163 'load' 'temp1_real_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_20 : Operation 164 [1/2] (2.32ns)   --->   "%temp1_imag_load = load float* %temp1_imag_addr_2, align 4" [ELD_project/solution1/fft.c:36]   --->   Operation 164 'load' 'temp1_imag_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_20 : Operation 165 [1/5] (7.25ns)   --->   "%tmp_6 = fsub float %tmp_4, %tmp_5" [ELD_project/solution1/fft.c:36]   --->   Operation 165 'fsub' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 166 [1/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_7, %tmp_8" [ELD_project/solution1/fft.c:36]   --->   Operation 166 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 13> <Delay = 7.25>
ST_21 : Operation 167 [5/5] (7.25ns)   --->   "%tmp_s = fadd float %temp1_real_load, %tmp_6" [ELD_project/solution1/fft.c:36]   --->   Operation 167 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 168 [5/5] (7.25ns)   --->   "%tmp_10 = fadd float %temp1_imag_load, %tmp_9" [ELD_project/solution1/fft.c:36]   --->   Operation 168 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 169 [5/5] (7.25ns)   --->   "%tmp_11 = fsub float %temp1_real_load, %tmp_6" [ELD_project/solution1/fft.c:37]   --->   Operation 169 'fsub' 'tmp_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 170 [5/5] (7.25ns)   --->   "%tmp_12 = fsub float %temp1_imag_load, %tmp_9" [ELD_project/solution1/fft.c:37]   --->   Operation 170 'fsub' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 14> <Delay = 7.25>
ST_22 : Operation 171 [4/5] (7.25ns)   --->   "%tmp_s = fadd float %temp1_real_load, %tmp_6" [ELD_project/solution1/fft.c:36]   --->   Operation 171 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 172 [4/5] (7.25ns)   --->   "%tmp_10 = fadd float %temp1_imag_load, %tmp_9" [ELD_project/solution1/fft.c:36]   --->   Operation 172 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 173 [4/5] (7.25ns)   --->   "%tmp_11 = fsub float %temp1_real_load, %tmp_6" [ELD_project/solution1/fft.c:37]   --->   Operation 173 'fsub' 'tmp_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 174 [4/5] (7.25ns)   --->   "%tmp_12 = fsub float %temp1_imag_load, %tmp_9" [ELD_project/solution1/fft.c:37]   --->   Operation 174 'fsub' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 15> <Delay = 7.25>
ST_23 : Operation 175 [3/5] (7.25ns)   --->   "%tmp_s = fadd float %temp1_real_load, %tmp_6" [ELD_project/solution1/fft.c:36]   --->   Operation 175 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 176 [3/5] (7.25ns)   --->   "%tmp_10 = fadd float %temp1_imag_load, %tmp_9" [ELD_project/solution1/fft.c:36]   --->   Operation 176 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 177 [3/5] (7.25ns)   --->   "%tmp_11 = fsub float %temp1_real_load, %tmp_6" [ELD_project/solution1/fft.c:37]   --->   Operation 177 'fsub' 'tmp_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 178 [3/5] (7.25ns)   --->   "%tmp_12 = fsub float %temp1_imag_load, %tmp_9" [ELD_project/solution1/fft.c:37]   --->   Operation 178 'fsub' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 16> <Delay = 7.25>
ST_24 : Operation 179 [2/5] (7.25ns)   --->   "%tmp_s = fadd float %temp1_real_load, %tmp_6" [ELD_project/solution1/fft.c:36]   --->   Operation 179 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 180 [2/5] (7.25ns)   --->   "%tmp_10 = fadd float %temp1_imag_load, %tmp_9" [ELD_project/solution1/fft.c:36]   --->   Operation 180 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 181 [2/5] (7.25ns)   --->   "%tmp_11 = fsub float %temp1_real_load, %tmp_6" [ELD_project/solution1/fft.c:37]   --->   Operation 181 'fsub' 'tmp_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 182 [2/5] (7.25ns)   --->   "%tmp_12 = fsub float %temp1_imag_load, %tmp_9" [ELD_project/solution1/fft.c:37]   --->   Operation 182 'fsub' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 17> <Delay = 7.25>
ST_25 : Operation 183 [1/5] (7.25ns)   --->   "%tmp_s = fadd float %temp1_real_load, %tmp_6" [ELD_project/solution1/fft.c:36]   --->   Operation 183 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 184 [1/5] (7.25ns)   --->   "%tmp_10 = fadd float %temp1_imag_load, %tmp_9" [ELD_project/solution1/fft.c:36]   --->   Operation 184 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 185 [1/5] (7.25ns)   --->   "%tmp_11 = fsub float %temp1_real_load, %tmp_6" [ELD_project/solution1/fft.c:37]   --->   Operation 185 'fsub' 'tmp_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 186 [1/5] (7.25ns)   --->   "%tmp_12 = fsub float %temp1_imag_load, %tmp_9" [ELD_project/solution1/fft.c:37]   --->   Operation 186 'fsub' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 18> <Delay = 2.32>
ST_26 : Operation 187 [1/1] (0.00ns)   --->   "%temp2_real_addr = getelementptr [8 x float]* %temp2_real, i64 0, i64 %zext_ln36" [ELD_project/solution1/fft.c:36]   --->   Operation 187 'getelementptr' 'temp2_real_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%temp2_imag_addr = getelementptr [8 x float]* %temp2_imag, i64 0, i64 %zext_ln36" [ELD_project/solution1/fft.c:36]   --->   Operation 188 'getelementptr' 'temp2_imag_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 189 [1/1] (2.32ns)   --->   "store float %tmp_s, float* %temp2_real_addr, align 8" [ELD_project/solution1/fft.c:36]   --->   Operation 189 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_26 : Operation 190 [1/1] (2.32ns)   --->   "store float %tmp_10, float* %temp2_imag_addr, align 4" [ELD_project/solution1/fft.c:36]   --->   Operation 190 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 27 <SV = 19> <Delay = 2.32>
ST_27 : Operation 191 [1/1] (0.00ns)   --->   "%temp2_real_addr_1 = getelementptr [8 x float]* %temp2_real, i64 0, i64 %zext_ln36_1" [ELD_project/solution1/fft.c:37]   --->   Operation 191 'getelementptr' 'temp2_real_addr_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 192 [1/1] (0.00ns)   --->   "%temp2_imag_addr_1 = getelementptr [8 x float]* %temp2_imag, i64 0, i64 %zext_ln36_1" [ELD_project/solution1/fft.c:37]   --->   Operation 192 'getelementptr' 'temp2_imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 193 [1/1] (2.32ns)   --->   "store float %tmp_11, float* %temp2_real_addr_1, align 8" [ELD_project/solution1/fft.c:37]   --->   Operation 193 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 194 [1/1] (2.32ns)   --->   "store float %tmp_12, float* %temp2_imag_addr_1, align 4" [ELD_project/solution1/fft.c:37]   --->   Operation 194 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 195 [1/1] (0.00ns)   --->   "br label %3" [ELD_project/solution1/fft.c:35]   --->   Operation 195 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 3> <Delay = 3.28>
ST_28 : Operation 196 [1/1] (0.00ns)   --->   "%i_2 = phi i3 [ %i_4, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 196 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 197 [1/1] (1.13ns)   --->   "%icmp_ln42 = icmp eq i3 %i_2, -4" [ELD_project/solution1/fft.c:42]   --->   Operation 197 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 198 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 198 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 199 [1/1] (1.65ns)   --->   "%i_4 = add i3 %i_2, 1" [ELD_project/solution1/fft.c:42]   --->   Operation 199 'add' 'i_4' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 200 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %6, label %5" [ELD_project/solution1/fft.c:42]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 201 [1/1] (0.96ns)   --->   "%xor_ln43 = xor i3 %i_2, -4" [ELD_project/solution1/fft.c:43]   --->   Operation 201 'xor' 'xor_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i3 %xor_ln43 to i64" [ELD_project/solution1/fft.c:43]   --->   Operation 202 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_28 : Operation 203 [1/1] (0.00ns)   --->   "%temp2_real_addr_3 = getelementptr [8 x float]* %temp2_real, i64 0, i64 %zext_ln43_1" [ELD_project/solution1/fft.c:43]   --->   Operation 203 'getelementptr' 'temp2_real_addr_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_28 : Operation 204 [2/2] (2.32ns)   --->   "%temp2_real_load_1 = load float* %temp2_real_addr_3, align 8" [ELD_project/solution1/fft.c:43]   --->   Operation 204 'load' 'temp2_real_load_1' <Predicate = (!icmp_ln42)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_28 : Operation 205 [1/1] (0.00ns)   --->   "%temp2_imag_addr_3 = getelementptr [8 x float]* %temp2_imag, i64 0, i64 %zext_ln43_1" [ELD_project/solution1/fft.c:43]   --->   Operation 205 'getelementptr' 'temp2_imag_addr_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_28 : Operation 206 [2/2] (2.32ns)   --->   "%temp2_imag_load_1 = load float* %temp2_imag_addr_3, align 4" [ELD_project/solution1/fft.c:43]   --->   Operation 206 'load' 'temp2_imag_load_1' <Predicate = (!icmp_ln42)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_28 : Operation 207 [1/1] (0.00ns)   --->   "ret void" [ELD_project/solution1/fft.c:46]   --->   Operation 207 'ret' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 29 <SV = 4> <Delay = 8.02>
ST_29 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i3 %i_2 to i2" [ELD_project/solution1/fft.c:43]   --->   Operation 208 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 209 [1/1] (1.95ns)   --->   "%tmp_25 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 0x3FE6A09E60000000, float 0.000000e+00, float 0xBFE6A09E60000000, i2 %trunc_ln43)" [ELD_project/solution1/fft.c:43]   --->   Operation 209 'mux' 'tmp_25' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 210 [1/1] (1.95ns)   --->   "%tmp_26 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 0.000000e+00, float 0xBFE6A09E60000000, float -1.000000e+00, float 0xBFE6A09E60000000, i2 %trunc_ln43)" [ELD_project/solution1/fft.c:43]   --->   Operation 210 'mux' 'tmp_26' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 211 [1/2] (2.32ns)   --->   "%temp2_real_load_1 = load float* %temp2_real_addr_3, align 8" [ELD_project/solution1/fft.c:43]   --->   Operation 211 'load' 'temp2_real_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_29 : Operation 212 [1/2] (2.32ns)   --->   "%temp2_imag_load_1 = load float* %temp2_imag_addr_3, align 4" [ELD_project/solution1/fft.c:43]   --->   Operation 212 'load' 'temp2_imag_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_29 : Operation 213 [4/4] (5.70ns)   --->   "%tmp_13 = fmul float %tmp_25, %temp2_real_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 213 'fmul' 'tmp_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 214 [4/4] (5.70ns)   --->   "%tmp_14 = fmul float %tmp_26, %temp2_imag_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 214 'fmul' 'tmp_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 215 [4/4] (5.70ns)   --->   "%tmp_16 = fmul float %tmp_26, %temp2_real_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 215 'fmul' 'tmp_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 216 [4/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_25, %temp2_imag_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 216 'fmul' 'tmp_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 5> <Delay = 5.70>
ST_30 : Operation 217 [3/4] (5.70ns)   --->   "%tmp_13 = fmul float %tmp_25, %temp2_real_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 217 'fmul' 'tmp_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 218 [3/4] (5.70ns)   --->   "%tmp_14 = fmul float %tmp_26, %temp2_imag_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 218 'fmul' 'tmp_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 219 [3/4] (5.70ns)   --->   "%tmp_16 = fmul float %tmp_26, %temp2_real_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 219 'fmul' 'tmp_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 220 [3/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_25, %temp2_imag_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 220 'fmul' 'tmp_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 6> <Delay = 5.70>
ST_31 : Operation 221 [2/4] (5.70ns)   --->   "%tmp_13 = fmul float %tmp_25, %temp2_real_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 221 'fmul' 'tmp_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 222 [2/4] (5.70ns)   --->   "%tmp_14 = fmul float %tmp_26, %temp2_imag_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 222 'fmul' 'tmp_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 223 [2/4] (5.70ns)   --->   "%tmp_16 = fmul float %tmp_26, %temp2_real_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 223 'fmul' 'tmp_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 224 [2/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_25, %temp2_imag_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 224 'fmul' 'tmp_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 7> <Delay = 5.70>
ST_32 : Operation 225 [1/4] (5.70ns)   --->   "%tmp_13 = fmul float %tmp_25, %temp2_real_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 225 'fmul' 'tmp_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 226 [1/4] (5.70ns)   --->   "%tmp_14 = fmul float %tmp_26, %temp2_imag_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 226 'fmul' 'tmp_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 227 [1/4] (5.70ns)   --->   "%tmp_16 = fmul float %tmp_26, %temp2_real_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 227 'fmul' 'tmp_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 228 [1/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_25, %temp2_imag_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 228 'fmul' 'tmp_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 8> <Delay = 7.25>
ST_33 : Operation 229 [5/5] (7.25ns)   --->   "%tmp_15 = fsub float %tmp_13, %tmp_14" [ELD_project/solution1/fft.c:43]   --->   Operation 229 'fsub' 'tmp_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 230 [5/5] (7.25ns)   --->   "%tmp_18 = fadd float %tmp_16, %tmp_17" [ELD_project/solution1/fft.c:43]   --->   Operation 230 'fadd' 'tmp_18' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 9> <Delay = 7.25>
ST_34 : Operation 231 [4/5] (7.25ns)   --->   "%tmp_15 = fsub float %tmp_13, %tmp_14" [ELD_project/solution1/fft.c:43]   --->   Operation 231 'fsub' 'tmp_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 232 [4/5] (7.25ns)   --->   "%tmp_18 = fadd float %tmp_16, %tmp_17" [ELD_project/solution1/fft.c:43]   --->   Operation 232 'fadd' 'tmp_18' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 10> <Delay = 7.25>
ST_35 : Operation 233 [3/5] (7.25ns)   --->   "%tmp_15 = fsub float %tmp_13, %tmp_14" [ELD_project/solution1/fft.c:43]   --->   Operation 233 'fsub' 'tmp_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 234 [3/5] (7.25ns)   --->   "%tmp_18 = fadd float %tmp_16, %tmp_17" [ELD_project/solution1/fft.c:43]   --->   Operation 234 'fadd' 'tmp_18' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 11> <Delay = 7.25>
ST_36 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i3 %i_2 to i64" [ELD_project/solution1/fft.c:43]   --->   Operation 235 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 236 [1/1] (0.00ns)   --->   "%temp2_real_addr_2 = getelementptr [8 x float]* %temp2_real, i64 0, i64 %zext_ln43" [ELD_project/solution1/fft.c:43]   --->   Operation 236 'getelementptr' 'temp2_real_addr_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 237 [2/2] (2.32ns)   --->   "%temp2_real_load = load float* %temp2_real_addr_2, align 8" [ELD_project/solution1/fft.c:43]   --->   Operation 237 'load' 'temp2_real_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_36 : Operation 238 [1/1] (0.00ns)   --->   "%temp2_imag_addr_2 = getelementptr [8 x float]* %temp2_imag, i64 0, i64 %zext_ln43" [ELD_project/solution1/fft.c:43]   --->   Operation 238 'getelementptr' 'temp2_imag_addr_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 239 [2/2] (2.32ns)   --->   "%temp2_imag_load = load float* %temp2_imag_addr_2, align 4" [ELD_project/solution1/fft.c:43]   --->   Operation 239 'load' 'temp2_imag_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_36 : Operation 240 [2/5] (7.25ns)   --->   "%tmp_15 = fsub float %tmp_13, %tmp_14" [ELD_project/solution1/fft.c:43]   --->   Operation 240 'fsub' 'tmp_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 241 [2/5] (7.25ns)   --->   "%tmp_18 = fadd float %tmp_16, %tmp_17" [ELD_project/solution1/fft.c:43]   --->   Operation 241 'fadd' 'tmp_18' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 12> <Delay = 7.25>
ST_37 : Operation 242 [1/2] (2.32ns)   --->   "%temp2_real_load = load float* %temp2_real_addr_2, align 8" [ELD_project/solution1/fft.c:43]   --->   Operation 242 'load' 'temp2_real_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_37 : Operation 243 [1/2] (2.32ns)   --->   "%temp2_imag_load = load float* %temp2_imag_addr_2, align 4" [ELD_project/solution1/fft.c:43]   --->   Operation 243 'load' 'temp2_imag_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_37 : Operation 244 [1/5] (7.25ns)   --->   "%tmp_15 = fsub float %tmp_13, %tmp_14" [ELD_project/solution1/fft.c:43]   --->   Operation 244 'fsub' 'tmp_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 245 [1/5] (7.25ns)   --->   "%tmp_18 = fadd float %tmp_16, %tmp_17" [ELD_project/solution1/fft.c:43]   --->   Operation 245 'fadd' 'tmp_18' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 13> <Delay = 7.25>
ST_38 : Operation 246 [5/5] (7.25ns)   --->   "%tmp_19 = fadd float %temp2_real_load, %tmp_15" [ELD_project/solution1/fft.c:43]   --->   Operation 246 'fadd' 'tmp_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 247 [5/5] (7.25ns)   --->   "%tmp_20 = fadd float %temp2_imag_load, %tmp_18" [ELD_project/solution1/fft.c:43]   --->   Operation 247 'fadd' 'tmp_20' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 248 [5/5] (7.25ns)   --->   "%tmp_21 = fsub float %temp2_real_load, %tmp_15" [ELD_project/solution1/fft.c:44]   --->   Operation 248 'fsub' 'tmp_21' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 249 [5/5] (7.25ns)   --->   "%tmp_22 = fsub float %temp2_imag_load, %tmp_18" [ELD_project/solution1/fft.c:44]   --->   Operation 249 'fsub' 'tmp_22' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 14> <Delay = 7.25>
ST_39 : Operation 250 [4/5] (7.25ns)   --->   "%tmp_19 = fadd float %temp2_real_load, %tmp_15" [ELD_project/solution1/fft.c:43]   --->   Operation 250 'fadd' 'tmp_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 251 [4/5] (7.25ns)   --->   "%tmp_20 = fadd float %temp2_imag_load, %tmp_18" [ELD_project/solution1/fft.c:43]   --->   Operation 251 'fadd' 'tmp_20' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 252 [4/5] (7.25ns)   --->   "%tmp_21 = fsub float %temp2_real_load, %tmp_15" [ELD_project/solution1/fft.c:44]   --->   Operation 252 'fsub' 'tmp_21' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 253 [4/5] (7.25ns)   --->   "%tmp_22 = fsub float %temp2_imag_load, %tmp_18" [ELD_project/solution1/fft.c:44]   --->   Operation 253 'fsub' 'tmp_22' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 15> <Delay = 7.25>
ST_40 : Operation 254 [3/5] (7.25ns)   --->   "%tmp_19 = fadd float %temp2_real_load, %tmp_15" [ELD_project/solution1/fft.c:43]   --->   Operation 254 'fadd' 'tmp_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 255 [3/5] (7.25ns)   --->   "%tmp_20 = fadd float %temp2_imag_load, %tmp_18" [ELD_project/solution1/fft.c:43]   --->   Operation 255 'fadd' 'tmp_20' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 256 [3/5] (7.25ns)   --->   "%tmp_21 = fsub float %temp2_real_load, %tmp_15" [ELD_project/solution1/fft.c:44]   --->   Operation 256 'fsub' 'tmp_21' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 257 [3/5] (7.25ns)   --->   "%tmp_22 = fsub float %temp2_imag_load, %tmp_18" [ELD_project/solution1/fft.c:44]   --->   Operation 257 'fsub' 'tmp_22' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 16> <Delay = 7.25>
ST_41 : Operation 258 [2/5] (7.25ns)   --->   "%tmp_19 = fadd float %temp2_real_load, %tmp_15" [ELD_project/solution1/fft.c:43]   --->   Operation 258 'fadd' 'tmp_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 259 [2/5] (7.25ns)   --->   "%tmp_20 = fadd float %temp2_imag_load, %tmp_18" [ELD_project/solution1/fft.c:43]   --->   Operation 259 'fadd' 'tmp_20' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 260 [2/5] (7.25ns)   --->   "%tmp_21 = fsub float %temp2_real_load, %tmp_15" [ELD_project/solution1/fft.c:44]   --->   Operation 260 'fsub' 'tmp_21' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 261 [2/5] (7.25ns)   --->   "%tmp_22 = fsub float %temp2_imag_load, %tmp_18" [ELD_project/solution1/fft.c:44]   --->   Operation 261 'fsub' 'tmp_22' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 17> <Delay = 7.25>
ST_42 : Operation 262 [1/5] (7.25ns)   --->   "%tmp_19 = fadd float %temp2_real_load, %tmp_15" [ELD_project/solution1/fft.c:43]   --->   Operation 262 'fadd' 'tmp_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 263 [1/5] (7.25ns)   --->   "%tmp_20 = fadd float %temp2_imag_load, %tmp_18" [ELD_project/solution1/fft.c:43]   --->   Operation 263 'fadd' 'tmp_20' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 264 [1/5] (7.25ns)   --->   "%tmp_21 = fsub float %temp2_real_load, %tmp_15" [ELD_project/solution1/fft.c:44]   --->   Operation 264 'fsub' 'tmp_21' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 265 [1/5] (7.25ns)   --->   "%tmp_22 = fsub float %temp2_imag_load, %tmp_18" [ELD_project/solution1/fft.c:44]   --->   Operation 265 'fsub' 'tmp_22' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 18> <Delay = 2.32>
ST_43 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str3) nounwind" [ELD_project/solution1/fft.c:42]   --->   Operation 266 'specloopname' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 267 [1/1] (0.00ns)   --->   "%FFT_output_real_addr = getelementptr [8 x float]* %FFT_output_real, i64 0, i64 %zext_ln43" [ELD_project/solution1/fft.c:43]   --->   Operation 267 'getelementptr' 'FFT_output_real_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 268 [1/1] (0.00ns)   --->   "%FFT_output_imag_addr = getelementptr [8 x float]* %FFT_output_imag, i64 0, i64 %zext_ln43" [ELD_project/solution1/fft.c:43]   --->   Operation 268 'getelementptr' 'FFT_output_imag_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 269 [1/1] (2.32ns)   --->   "store float %tmp_19, float* %FFT_output_real_addr, align 4" [ELD_project/solution1/fft.c:43]   --->   Operation 269 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_43 : Operation 270 [1/1] (2.32ns)   --->   "store float %tmp_20, float* %FFT_output_imag_addr, align 4" [ELD_project/solution1/fft.c:43]   --->   Operation 270 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_43 : Operation 271 [1/1] (0.00ns)   --->   "%FFT_output_real_addr_1 = getelementptr [8 x float]* %FFT_output_real, i64 0, i64 %zext_ln43_1" [ELD_project/solution1/fft.c:44]   --->   Operation 271 'getelementptr' 'FFT_output_real_addr_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 272 [1/1] (0.00ns)   --->   "%FFT_output_imag_addr_1 = getelementptr [8 x float]* %FFT_output_imag, i64 0, i64 %zext_ln43_1" [ELD_project/solution1/fft.c:44]   --->   Operation 272 'getelementptr' 'FFT_output_imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 273 [1/1] (2.32ns)   --->   "store float %tmp_21, float* %FFT_output_real_addr_1, align 4" [ELD_project/solution1/fft.c:44]   --->   Operation 273 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_43 : Operation 274 [1/1] (2.32ns)   --->   "store float %tmp_22, float* %FFT_output_imag_addr_1, align 4" [ELD_project/solution1/fft.c:44]   --->   Operation 274 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_43 : Operation 275 [1/1] (0.00ns)   --->   "br label %.preheader" [ELD_project/solution1/fft.c:42]   --->   Operation 275 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ELD_project/solution1/fft.c:28) [11]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ELD_project/solution1/fft.c:28) [11]  (0 ns)
	'getelementptr' operation ('FFT_input_real_addr', ELD_project/solution1/fft.c:29) [18]  (0 ns)
	'load' operation ('FFT_input_real_load', ELD_project/solution1/fft.c:29) on array 'FFT_input_real' [19]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('FFT_input_real_load', ELD_project/solution1/fft.c:29) on array 'FFT_input_real' [19]  (2.32 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', ELD_project/solution1/fft.c:29) [29]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', ELD_project/solution1/fft.c:29) [29]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', ELD_project/solution1/fft.c:29) [29]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', ELD_project/solution1/fft.c:29) [29]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', ELD_project/solution1/fft.c:29) [29]  (7.26 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('temp1_real_addr', ELD_project/solution1/fft.c:29) [31]  (0 ns)
	'store' operation ('store_ln29', ELD_project/solution1/fft.c:29) of variable 'tmp', ELD_project/solution1/fft.c:29 on array 'temp1.real', ELD_project/solution1/fft.c:23 [33]  (2.32 ns)

 <State 10>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', ELD_project/solution1/fft.c:35) [58]  (1.77 ns)

 <State 11>: 3.97ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ELD_project/solution1/fft.c:35) [58]  (0 ns)
	'add' operation ('add_ln36', ELD_project/solution1/fft.c:36) [75]  (1.65 ns)
	'getelementptr' operation ('temp1_real_addr_3', ELD_project/solution1/fft.c:36) [77]  (0 ns)
	'load' operation ('temp1_real_load_1', ELD_project/solution1/fft.c:36) on array 'temp1.real', ELD_project/solution1/fft.c:23 [78]  (2.32 ns)

 <State 12>: 8.02ns
The critical path consists of the following:
	'load' operation ('temp1_real_load_1', ELD_project/solution1/fft.c:36) on array 'temp1.real', ELD_project/solution1/fft.c:23 [78]  (2.32 ns)
	'fmul' operation ('tmp_4', ELD_project/solution1/fft.c:36) [81]  (5.7 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4', ELD_project/solution1/fft.c:36) [81]  (5.7 ns)

 <State 14>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4', ELD_project/solution1/fft.c:36) [81]  (5.7 ns)

 <State 15>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4', ELD_project/solution1/fft.c:36) [81]  (5.7 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_6', ELD_project/solution1/fft.c:36) [83]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_6', ELD_project/solution1/fft.c:36) [83]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_6', ELD_project/solution1/fft.c:36) [83]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_6', ELD_project/solution1/fft.c:36) [83]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_6', ELD_project/solution1/fft.c:36) [83]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', ELD_project/solution1/fft.c:36) [87]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', ELD_project/solution1/fft.c:36) [87]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', ELD_project/solution1/fft.c:36) [87]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', ELD_project/solution1/fft.c:36) [87]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', ELD_project/solution1/fft.c:36) [87]  (7.26 ns)

 <State 26>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('temp2_real_addr', ELD_project/solution1/fft.c:36) [89]  (0 ns)
	'store' operation ('store_ln36', ELD_project/solution1/fft.c:36) of variable 'tmp_s', ELD_project/solution1/fft.c:36 on array 'temp2.real', ELD_project/solution1/fft.c:23 [91]  (2.32 ns)

 <State 27>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('temp2_real_addr_1', ELD_project/solution1/fft.c:37) [95]  (0 ns)
	'store' operation ('store_ln37', ELD_project/solution1/fft.c:37) of variable 'tmp_11', ELD_project/solution1/fft.c:37 on array 'temp2.real', ELD_project/solution1/fft.c:23 [97]  (2.32 ns)

 <State 28>: 3.29ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ELD_project/solution1/fft.c:42) [107]  (0 ns)
	'xor' operation ('xor_ln43', ELD_project/solution1/fft.c:43) [122]  (0.965 ns)
	'getelementptr' operation ('temp2_real_addr_3', ELD_project/solution1/fft.c:43) [124]  (0 ns)
	'load' operation ('temp2_real_load_1', ELD_project/solution1/fft.c:43) on array 'temp2.real', ELD_project/solution1/fft.c:23 [125]  (2.32 ns)

 <State 29>: 8.02ns
The critical path consists of the following:
	'load' operation ('temp2_real_load_1', ELD_project/solution1/fft.c:43) on array 'temp2.real', ELD_project/solution1/fft.c:23 [125]  (2.32 ns)
	'fmul' operation ('tmp_13', ELD_project/solution1/fft.c:43) [128]  (5.7 ns)

 <State 30>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_13', ELD_project/solution1/fft.c:43) [128]  (5.7 ns)

 <State 31>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_13', ELD_project/solution1/fft.c:43) [128]  (5.7 ns)

 <State 32>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_13', ELD_project/solution1/fft.c:43) [128]  (5.7 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_15', ELD_project/solution1/fft.c:43) [130]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_15', ELD_project/solution1/fft.c:43) [130]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_15', ELD_project/solution1/fft.c:43) [130]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_15', ELD_project/solution1/fft.c:43) [130]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_15', ELD_project/solution1/fft.c:43) [130]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', ELD_project/solution1/fft.c:43) [134]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', ELD_project/solution1/fft.c:43) [134]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', ELD_project/solution1/fft.c:43) [134]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', ELD_project/solution1/fft.c:43) [134]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', ELD_project/solution1/fft.c:43) [134]  (7.26 ns)

 <State 43>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('FFT_output_real_addr', ELD_project/solution1/fft.c:43) [136]  (0 ns)
	'store' operation ('store_ln43', ELD_project/solution1/fft.c:43) of variable 'tmp_19', ELD_project/solution1/fft.c:43 on array 'FFT_output_real' [138]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
