/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [5:0] _04_;
  reg [5:0] _05_;
  wire [9:0] _06_;
  wire [5:0] celloutsig_0_10z;
  wire [21:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [47:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire [14:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [24:0] celloutsig_0_23z;
  wire [10:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [28:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [12:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [4:0] celloutsig_0_35z;
  wire [6:0] celloutsig_0_36z;
  wire [9:0] celloutsig_0_38z;
  wire [8:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [11:0] celloutsig_0_42z;
  wire [10:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [29:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [4:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire [3:0] celloutsig_0_53z;
  wire [18:0] celloutsig_0_54z;
  wire [3:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [5:0] celloutsig_0_5z;
  wire [14:0] celloutsig_0_60z;
  wire [4:0] celloutsig_0_67z;
  wire [28:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_79z;
  wire [16:0] celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_8z;
  wire [21:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_13z;
  reg [24:0] celloutsig_1_14z;
  wire [17:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~((celloutsig_0_15z[10] | celloutsig_0_8z) & _00_);
  assign celloutsig_0_44z = ~((celloutsig_0_38z[3] | celloutsig_0_19z[4]) & celloutsig_0_16z);
  assign celloutsig_0_48z = ~((celloutsig_0_42z[9] | in_data[27]) & celloutsig_0_39z[6]);
  assign celloutsig_0_56z = ~((celloutsig_0_33z | celloutsig_0_4z) & celloutsig_0_44z);
  assign celloutsig_0_80z = ~((celloutsig_0_69z[24] | celloutsig_0_41z) & celloutsig_0_28z[5]);
  assign celloutsig_1_5z = ~((celloutsig_1_0z[3] | celloutsig_1_2z) & celloutsig_1_3z[2]);
  assign celloutsig_1_10z = ~((in_data[134] | celloutsig_1_7z[5]) & celloutsig_1_2z);
  assign celloutsig_0_14z = ~((celloutsig_0_7z[9] | _01_) & celloutsig_0_13z[27]);
  assign celloutsig_0_3z = celloutsig_0_2z[3] | ~(in_data[79]);
  assign celloutsig_0_6z = _02_ | ~(_00_);
  assign celloutsig_1_2z = celloutsig_1_1z[12] | ~(in_data[137]);
  assign celloutsig_1_11z = in_data[178] | ~(celloutsig_1_0z[1]);
  assign celloutsig_0_12z = celloutsig_0_6z | ~(celloutsig_0_7z[8]);
  assign celloutsig_0_17z = celloutsig_0_11z[13] | ~(celloutsig_0_5z[4]);
  assign celloutsig_0_25z = celloutsig_0_13z[47] | ~(celloutsig_0_20z[0]);
  assign celloutsig_0_35z = { celloutsig_0_24z[3:0], celloutsig_0_27z } + { celloutsig_0_28z[3:1], celloutsig_0_17z, celloutsig_0_8z };
  assign celloutsig_0_5z = { _04_[5:2], _00_, _02_ } + celloutsig_0_1z[11:6];
  assign celloutsig_1_3z = { celloutsig_1_0z[6:2], celloutsig_1_2z } + in_data[106:101];
  assign celloutsig_1_6z = celloutsig_1_3z[5:1] + celloutsig_1_1z[4:0];
  assign celloutsig_1_7z = { celloutsig_1_3z[1:0], celloutsig_1_6z } + { celloutsig_1_3z[3:2], celloutsig_1_6z };
  assign celloutsig_0_11z = { in_data[29:25], celloutsig_0_7z } + { in_data[88:68], celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_7z[9:6], celloutsig_0_8z, celloutsig_0_12z } + { celloutsig_0_13z[47:44], celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_0_2z = in_data[60:53] + in_data[42:35];
  reg [9:0] _30_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _30_ <= 10'h000;
    else _30_ <= in_data[42:33];
  assign { _06_[9:8], _03_, _04_[5:2], _00_, _02_, _01_ } = _30_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _05_ <= 6'h00;
    else _05_ <= celloutsig_1_7z[5:0];
  assign celloutsig_0_34z = { celloutsig_0_28z[12:11], celloutsig_0_18z, celloutsig_0_3z } || celloutsig_0_20z;
  assign celloutsig_0_46z = { celloutsig_0_43z[7:3], celloutsig_0_34z, celloutsig_0_22z } || celloutsig_0_15z[9:0];
  assign celloutsig_0_4z = in_data[30:16] || celloutsig_0_1z;
  assign celloutsig_0_79z = { celloutsig_0_60z[10:3], celloutsig_0_48z } || celloutsig_0_26z[14:6];
  assign celloutsig_0_8z = celloutsig_0_7z[2:0] || in_data[69:67];
  assign celloutsig_0_16z = { celloutsig_0_13z[15:11], celloutsig_0_3z } || { _06_[8], _03_, _04_[5:2] };
  assign celloutsig_0_29z = { celloutsig_0_5z[4:0], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z } || { celloutsig_0_13z[20:12], celloutsig_0_10z };
  assign celloutsig_0_32z = celloutsig_0_2z[5:2] << { celloutsig_0_26z[24:22], celloutsig_0_29z };
  assign celloutsig_0_39z = celloutsig_0_1z[11:3] << celloutsig_0_20z;
  assign celloutsig_0_53z = celloutsig_0_43z[9:6] << celloutsig_0_2z[6:3];
  assign celloutsig_0_54z = { celloutsig_0_20z[6:3], celloutsig_0_1z } << { celloutsig_0_1z[13:12], celloutsig_0_52z, celloutsig_0_21z, celloutsig_0_53z, celloutsig_0_20z };
  assign celloutsig_1_18z = { celloutsig_1_14z[12:0], celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_5z } << { celloutsig_1_14z[16:5], celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_10z = { celloutsig_0_5z[5:1], celloutsig_0_6z } << { celloutsig_0_7z[5:1], celloutsig_0_4z };
  assign celloutsig_0_13z = { celloutsig_0_2z[6], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_11z } << { in_data[80:53], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[50:36] << { in_data[33:29], _06_[9:8], _03_, _04_[5:2], _00_, _02_, _01_ };
  assign celloutsig_0_19z = in_data[26:15] << { in_data[35:31], celloutsig_0_18z, celloutsig_0_4z };
  assign celloutsig_0_20z = in_data[36:28] << { celloutsig_0_5z[5:4], celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_0_22z = { _06_[9:8], _03_, _04_[5] } << celloutsig_0_9z[18:15];
  assign celloutsig_0_24z = { celloutsig_0_9z[9:0], celloutsig_0_12z } << celloutsig_0_7z[16:6];
  assign celloutsig_0_28z = in_data[15:3] << celloutsig_0_11z[14:2];
  assign celloutsig_0_30z = { celloutsig_0_19z[9:6], celloutsig_0_8z, celloutsig_0_22z } << { celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_0_36z = { celloutsig_0_21z[2], celloutsig_0_6z, celloutsig_0_35z } <<< celloutsig_0_30z[7:1];
  assign celloutsig_0_40z = celloutsig_0_11z[10:5] <<< celloutsig_0_28z[7:2];
  assign celloutsig_0_42z = { celloutsig_0_40z[4:3], celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_17z } <<< { celloutsig_0_28z[8:3], celloutsig_0_10z };
  assign celloutsig_0_55z = { _04_[4:2], celloutsig_0_17z } <<< { celloutsig_0_50z[3:2], celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_0_69z = { celloutsig_0_54z[17:0], celloutsig_0_40z, celloutsig_0_67z } <<< { celloutsig_0_60z[12:0], celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_55z };
  assign celloutsig_0_7z = { _03_, _04_[5:2], _00_, _02_, _06_[9:8], _03_, _04_[5:2], _00_, _02_, _01_ } <<< { in_data[85:80], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[177:167] <<< in_data[109:99];
  assign celloutsig_0_9z = { celloutsig_0_7z[14:8], celloutsig_0_1z } <<< { celloutsig_0_2z[5:1], celloutsig_0_7z };
  assign celloutsig_0_21z = { celloutsig_0_5z[4:3], celloutsig_0_14z } <<< { celloutsig_0_1z[4], celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_38z = { celloutsig_0_20z[8], celloutsig_0_14z, celloutsig_0_2z } >>> { _06_[9:8], _03_, _04_[5:2], _00_, _02_, _01_ };
  assign celloutsig_0_43z = { _06_[8], _03_, _04_[5:4], celloutsig_0_36z } >>> { celloutsig_0_38z, celloutsig_0_33z };
  assign celloutsig_0_45z = { celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_30z, celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_10z } >>> { celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_24z };
  assign celloutsig_0_47z = { celloutsig_0_39z[7], celloutsig_0_32z } >>> celloutsig_0_10z[4:0];
  assign celloutsig_0_50z = { celloutsig_0_47z[4:2], celloutsig_0_34z, celloutsig_0_14z } >>> celloutsig_0_45z[11:7];
  assign celloutsig_0_60z = { celloutsig_0_28z[8:4], _06_[9:8], _03_, _04_[5:2], _00_, _02_, _01_ } >>> { celloutsig_0_45z[20:11], celloutsig_0_35z };
  assign celloutsig_0_67z = { celloutsig_0_23z[19:18], celloutsig_0_52z, celloutsig_0_29z, celloutsig_0_56z } >>> { celloutsig_0_13z[22:19], celloutsig_0_29z };
  assign celloutsig_1_1z = in_data[181:164] >>> { celloutsig_1_0z[6:0], celloutsig_1_0z };
  assign celloutsig_1_13z = in_data[132:130] >>> _05_[2:0];
  assign celloutsig_0_15z = { celloutsig_0_10z[0], _06_[9:8], _03_, _04_[5:2], _00_, _02_, _01_ } >>> celloutsig_0_13z[12:2];
  assign celloutsig_0_23z = { celloutsig_0_21z[1:0], celloutsig_0_9z, celloutsig_0_12z } >>> { celloutsig_0_11z[9:1], celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_21z };
  assign celloutsig_0_26z = { celloutsig_0_19z[8:4], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_7z } >>> in_data[84:56];
  assign celloutsig_0_41z = ~((celloutsig_0_8z & celloutsig_0_22z[0]) | celloutsig_0_36z[6]);
  assign celloutsig_0_52z = ~((celloutsig_0_3z & celloutsig_0_7z[15]) | celloutsig_0_46z);
  assign celloutsig_1_4z = ~((celloutsig_1_1z[7] & celloutsig_1_0z[2]) | celloutsig_1_1z[3]);
  assign celloutsig_1_19z = ~((celloutsig_1_11z & celloutsig_1_3z[3]) | celloutsig_1_10z);
  assign celloutsig_0_27z = ~((celloutsig_0_16z & celloutsig_0_13z[30]) | celloutsig_0_7z[6]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_14z = 25'h0000000;
    else if (clkin_data[128]) celloutsig_1_14z = { in_data[143:120], celloutsig_1_10z };
  assign _04_[1:0] = { _00_, _02_ };
  assign _06_[7:0] = { _03_, _04_[5:2], _00_, _02_, _01_ };
  assign { out_data[145:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
