-- VHDL for IBM SMS ALD page 17.18.01.1
-- Title: COMPARE-TABLE LOOK-UP CONTROLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/10/2020 8:26:04 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_17_18_01_1_COMPARE_TABLE_LOOK_UP_CONTROLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_COMPARE_OP_CODE:	 in STD_LOGIC;
		PS_CHAR_TEST_BRANCH_OP_CODE:	 in STD_LOGIC;
		MS_1401_MODE:	 in STD_LOGIC;
		PS_B_CYCLE:	 in STD_LOGIC;
		PS_A_CH_WM_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_WM_BIT:	 in STD_LOGIC;
		PS_TABLE_SEARCH_OP_CODE:	 in STD_LOGIC;
		PS_B_CH_WM_BIT_1:	 in STD_LOGIC;
		PS_CMP_MODE_B_CYCLE_STAR_1311:	 in STD_LOGIC;
		PS_A_CH_NOT_WM_BIT:	 in STD_LOGIC;
		PS_OP_MOD_REG_4_BIT:	 in STD_LOGIC;
		PS_HIGH:	 in STD_LOGIC;
		PS_OP_MOD_REG_2_BIT:	 in STD_LOGIC;
		PS_EQUAL:	 in STD_LOGIC;
		PS_OP_MOD_REG_1_BIT:	 in STD_LOGIC;
		PS_LOW:	 in STD_LOGIC;
		PS_SET_HIGH_CY:	 out STD_LOGIC;
		MS_SET_HIGH_CY:	 out STD_LOGIC;
		PS_LAST_EXECUTE_CYCLE_STAR_TLU:	 out STD_LOGIC;
		PS_CMP_MODE_B_CYCLE:	 out STD_LOGIC;
		MS_CMP_MODE_SET_A_CYCLE_CTRL_A:	 out STD_LOGIC;
		PS_TLU_B_CYCLE:	 out STD_LOGIC);
end ALD_17_18_01_1_COMPARE_TABLE_LOOK_UP_CONTROLS;

architecture behavioral of ALD_17_18_01_1_COMPARE_TABLE_LOOK_UP_CONTROLS is 

	signal OUT_5A_C: STD_LOGIC;
	signal OUT_4A_K: STD_LOGIC;
	signal OUT_3A_D: STD_LOGIC;
	signal OUT_2A_G: STD_LOGIC;
	signal OUT_1A_K: STD_LOGIC;
	signal OUT_4B_C: STD_LOGIC;
	signal OUT_5C_R: STD_LOGIC;
	signal OUT_3C_G: STD_LOGIC;
	signal OUT_1C_F: STD_LOGIC;
	signal OUT_5D_K: STD_LOGIC;
	signal OUT_4D_D: STD_LOGIC;
	signal OUT_1D_D: STD_LOGIC;
	signal OUT_4E_C: STD_LOGIC;
	signal OUT_2E_E: STD_LOGIC;
	signal OUT_5F_NoPin: STD_LOGIC;
	signal OUT_4F_K: STD_LOGIC;
	signal OUT_3F_E: STD_LOGIC;
	signal OUT_5G_NoPin: STD_LOGIC;
	signal OUT_4G_F: STD_LOGIC;
	signal OUT_3G_C: STD_LOGIC;
	signal OUT_5H_NoPin: STD_LOGIC;
	signal OUT_DOT_5D: STD_LOGIC;
	signal OUT_DOT_4D: STD_LOGIC;

begin

	OUT_5A_C <= NOT(PS_B_CYCLE AND PS_COMPARE_OP_CODE );
	OUT_4A_K <= NOT(OUT_5A_C );
	OUT_3A_D <= NOT(OUT_4A_K AND PS_B_CH_NOT_WM_BIT AND PS_A_CH_WM_BIT );
	OUT_2A_G <= NOT(OUT_3A_D AND OUT_3F_E );
	OUT_1A_K <= OUT_2A_G;
	OUT_4B_C <= NOT(PS_CHAR_TEST_BRANCH_OP_CODE AND MS_1401_MODE AND PS_B_CYCLE );
	OUT_5C_R <= NOT PS_B_CYCLE;
	OUT_3C_G <= NOT(OUT_4A_K AND PS_B_CH_WM_BIT_1 );
	OUT_1C_F <= NOT OUT_1A_K;
	OUT_5D_K <= NOT PS_TABLE_SEARCH_OP_CODE;
	OUT_4D_D <= NOT(OUT_5A_C AND OUT_4B_C AND OUT_DOT_5D );
	OUT_1D_D <= NOT(OUT_3C_G AND OUT_1C_F AND OUT_3G_C );
	OUT_4E_C <= NOT(OUT_5A_C AND OUT_DOT_5D );
	OUT_2E_E <= NOT(OUT_4E_C AND PS_B_CH_NOT_WM_BIT AND PS_A_CH_NOT_WM_BIT );
	OUT_5F_NoPin <= NOT(PS_OP_MOD_REG_4_BIT AND PS_HIGH );
	OUT_4F_K <= NOT OUT_DOT_5D;
	OUT_3F_E <= NOT(OUT_4F_K AND PS_B_CH_WM_BIT_1 AND PS_A_CH_NOT_WM_BIT );
	OUT_5G_NoPin <= NOT(PS_OP_MOD_REG_2_BIT AND PS_EQUAL );
	OUT_4G_F <= NOT(OUT_5F_NoPin AND OUT_5G_NoPin AND OUT_5H_NoPin );
	OUT_3G_C <= NOT(OUT_4F_K AND OUT_4G_F AND PS_A_CH_WM_BIT );
	OUT_5H_NoPin <= NOT(PS_OP_MOD_REG_1_BIT AND PS_LOW );
	OUT_DOT_5D <= OUT_5C_R OR OUT_5D_K;
	OUT_DOT_4D <= OUT_4D_D OR PS_CMP_MODE_B_CYCLE_STAR_1311;

	PS_SET_HIGH_CY <= OUT_1A_K;
	MS_SET_HIGH_CY <= OUT_1C_F;
	PS_LAST_EXECUTE_CYCLE_STAR_TLU <= OUT_1D_D;
	MS_CMP_MODE_SET_A_CYCLE_CTRL_A <= OUT_2E_E;
	PS_TLU_B_CYCLE <= OUT_4F_K;
	PS_CMP_MODE_B_CYCLE <= OUT_DOT_4D;


end;
