<style type="text/css">/*<![CDATA[*/
div.rbtoc1759724526233 {padding: 0px;}
div.rbtoc1759724526233 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759724526233 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class="toc-macro rbtoc1759724526233"><style>[data-colorid=n9esj6zamw]{color:#091e42} html[data-color-mode=dark] [data-colorid=n9esj6zamw]{color:#bdd2f6}[data-colorid=hibf38e2p4]{color:#091e42} html[data-color-mode=dark] [data-colorid=hibf38e2p4]{color:#bdd2f6}[data-colorid=sgzq09momo]{color:#333333} html[data-color-mode=dark] [data-colorid=sgzq09momo]{color:#cccccc}[data-colorid=ch2fhzitm9]{color:#091e42} html[data-color-mode=dark] [data-colorid=ch2fhzitm9]{color:#bdd2f6}[data-colorid=r1bqwfql6l]{color:#091e42} html[data-color-mode=dark] [data-colorid=r1bqwfql6l]{color:#bdd2f6}[data-colorid=dnbuf7bzba]{color:#091e42} html[data-color-mode=dark] [data-colorid=dnbuf7bzba]{color:#bdd2f6}[data-colorid=oscl3xl8jr]{color:#091e42} html[data-color-mode=dark] [data-colorid=oscl3xl8jr]{color:#bdd2f6}[data-colorid=e3ximp8sfg]{color:#091e42} html[data-color-mode=dark] [data-colorid=e3ximp8sfg]{color:#bdd2f6}[data-colorid=bv8r6xgvba]{color:#333333} html[data-color-mode=dark] [data-colorid=bv8r6xgvba]{color:#cccccc}[data-colorid=ifyvu10erj]{color:#091e42} html[data-color-mode=dark] [data-colorid=ifyvu10erj]{color:#bdd2f6}[data-colorid=h864wu6vw8]{color:#091e42} html[data-color-mode=dark] [data-colorid=h864wu6vw8]{color:#bdd2f6}[data-colorid=qja3c1vb62]{color:#091e42} html[data-color-mode=dark] [data-colorid=qja3c1vb62]{color:#bdd2f6}[data-colorid=lijev88tu5]{color:#333333} html[data-color-mode=dark] [data-colorid=lijev88tu5]{color:#cccccc}[data-colorid=dj9xdbnsf2]{color:#091e42} html[data-color-mode=dark] [data-colorid=dj9xdbnsf2]{color:#bdd2f6}[data-colorid=zfvfux5sye]{color:#091e42} html[data-color-mode=dark] [data-colorid=zfvfux5sye]{color:#bdd2f6}[data-colorid=r8dbozpta9]{color:#091e42} html[data-color-mode=dark] [data-colorid=r8dbozpta9]{color:#bdd2f6}[data-colorid=ru31im4fyy]{color:#333333} html[data-color-mode=dark] [data-colorid=ru31im4fyy]{color:#cccccc}[data-colorid=cnps8l29ph]{color:#091e42} html[data-color-mode=dark] [data-colorid=cnps8l29ph]{color:#bdd2f6}[data-colorid=jlz8fwh9ka]{color:#091e42} html[data-color-mode=dark] [data-colorid=jlz8fwh9ka]{color:#bdd2f6}[data-colorid=q8cto70xzs]{color:#091e42} html[data-color-mode=dark] [data-colorid=q8cto70xzs]{color:#bdd2f6}[data-colorid=mc6g403wz9]{color:#091e42} html[data-color-mode=dark] [data-colorid=mc6g403wz9]{color:#bdd2f6}[data-colorid=rnkhkoftd0]{color:#091e42} html[data-color-mode=dark] [data-colorid=rnkhkoftd0]{color:#bdd2f6}[data-colorid=qjpxe42h98]{color:#091e42} html[data-color-mode=dark] [data-colorid=qjpxe42h98]{color:#bdd2f6}[data-colorid=llulgbpw2s]{color:#091e42} html[data-color-mode=dark] [data-colorid=llulgbpw2s]{color:#bdd2f6}[data-colorid=zij5b5c0hj]{color:#091e42} html[data-color-mode=dark] [data-colorid=zij5b5c0hj]{color:#bdd2f6}[data-colorid=tiet0wyfof]{color:#333333} html[data-color-mode=dark] [data-colorid=tiet0wyfof]{color:#cccccc}[data-colorid=m6rqpf1ozy]{color:#091e42} html[data-color-mode=dark] [data-colorid=m6rqpf1ozy]{color:#bdd2f6}[data-colorid=hfxelduto9]{color:#091e42} html[data-color-mode=dark] [data-colorid=hfxelduto9]{color:#bdd2f6}[data-colorid=ehmw9tweju]{color:#091e42} html[data-color-mode=dark] [data-colorid=ehmw9tweju]{color:#bdd2f6}[data-colorid=nge439xge5]{color:#091e42} html[data-color-mode=dark] [data-colorid=nge439xge5]{color:#bdd2f6}[data-colorid=fph2459kex]{color:#091e42} html[data-color-mode=dark] [data-colorid=fph2459kex]{color:#bdd2f6}[data-colorid=zlm2l6qfi7]{color:#091e42} html[data-color-mode=dark] [data-colorid=zlm2l6qfi7]{color:#bdd2f6}[data-colorid=n0e5uj15al]{color:#333333} html[data-color-mode=dark] [data-colorid=n0e5uj15al]{color:#cccccc}[data-colorid=zb3o4wjf9n]{color:#091e42} html[data-color-mode=dark] [data-colorid=zb3o4wjf9n]{color:#bdd2f6}[data-colorid=l07yvctd81]{color:#091e42} html[data-color-mode=dark] [data-colorid=l07yvctd81]{color:#bdd2f6}[data-colorid=avnbc1ugj8]{color:#091e42} html[data-color-mode=dark] [data-colorid=avnbc1ugj8]{color:#bdd2f6}[data-colorid=i35cj6v7fv]{color:#091e42} html[data-color-mode=dark] [data-colorid=i35cj6v7fv]{color:#bdd2f6}[data-colorid=rmlvcra7bj]{color:#091e42} html[data-color-mode=dark] [data-colorid=rmlvcra7bj]{color:#bdd2f6}[data-colorid=aryda0kupe]{color:#091e42} html[data-color-mode=dark] [data-colorid=aryda0kupe]{color:#bdd2f6}[data-colorid=uniz48f57n]{color:#333333} html[data-color-mode=dark] [data-colorid=uniz48f57n]{color:#cccccc}[data-colorid=gv7td4934z]{color:#333333} html[data-color-mode=dark] [data-colorid=gv7td4934z]{color:#cccccc}[data-colorid=w2s2agjt8v]{color:#091e42} html[data-color-mode=dark] [data-colorid=w2s2agjt8v]{color:#bdd2f6}[data-colorid=j3c5okkt28]{color:#333333} html[data-color-mode=dark] [data-colorid=j3c5okkt28]{color:#cccccc}[data-colorid=y5iaevr9r4]{color:#333333} html[data-color-mode=dark] [data-colorid=y5iaevr9r4]{color:#cccccc}[data-colorid=mjn5dywa0j]{color:#091e42} html[data-color-mode=dark] [data-colorid=mjn5dywa0j]{color:#bdd2f6}[data-colorid=xvi28tdaaz]{color:#091e42} html[data-color-mode=dark] [data-colorid=xvi28tdaaz]{color:#bdd2f6}[data-colorid=gkha564z8r]{color:#091e42} html[data-color-mode=dark] [data-colorid=gkha564z8r]{color:#bdd2f6}[data-colorid=fgl7dg5dry]{color:#091e42} html[data-color-mode=dark] [data-colorid=fgl7dg5dry]{color:#bdd2f6}[data-colorid=yqqi5bevfh]{color:#333333} html[data-color-mode=dark] [data-colorid=yqqi5bevfh]{color:#cccccc}[data-colorid=psztnmme8c]{color:#091e42} html[data-color-mode=dark] [data-colorid=psztnmme8c]{color:#bdd2f6}[data-colorid=n65o2hnk2y]{color:#091e42} html[data-color-mode=dark] [data-colorid=n65o2hnk2y]{color:#bdd2f6}[data-colorid=q4po5pe5q3]{color:#14892c} html[data-color-mode=dark] [data-colorid=q4po5pe5q3]{color:#76eb8e}[data-colorid=bosxc7ab8g]{color:#091e42} html[data-color-mode=dark] [data-colorid=bosxc7ab8g]{color:#bdd2f6}[data-colorid=v9n2n8mx4d]{color:#091e42} html[data-color-mode=dark] [data-colorid=v9n2n8mx4d]{color:#bdd2f6}[data-colorid=m06ha4pdpm]{color:#091e42} html[data-color-mode=dark] [data-colorid=m06ha4pdpm]{color:#bdd2f6}[data-colorid=ywqyxh2d6j]{color:#333333} html[data-color-mode=dark] [data-colorid=ywqyxh2d6j]{color:#cccccc}[data-colorid=yn31iy4041]{color:#091e42} html[data-color-mode=dark] [data-colorid=yn31iy4041]{color:#bdd2f6}[data-colorid=m8q9czeetm]{color:#091e42} html[data-color-mode=dark] [data-colorid=m8q9czeetm]{color:#bdd2f6}[data-colorid=vwjyfepoba]{color:#091e42} html[data-color-mode=dark] [data-colorid=vwjyfepoba]{color:#bdd2f6}[data-colorid=x7vzuap64z]{color:#091e42} html[data-color-mode=dark] [data-colorid=x7vzuap64z]{color:#bdd2f6}[data-colorid=mtc494tpju]{color:#333333} html[data-color-mode=dark] [data-colorid=mtc494tpju]{color:#cccccc}[data-colorid=hbn39o5jne]{color:#333333} html[data-color-mode=dark] [data-colorid=hbn39o5jne]{color:#cccccc}[data-colorid=n1w5v1evfx]{color:#091e42} html[data-color-mode=dark] [data-colorid=n1w5v1evfx]{color:#bdd2f6}[data-colorid=riystqicvj]{color:#091e42} html[data-color-mode=dark] [data-colorid=riystqicvj]{color:#bdd2f6}[data-colorid=lvkdoqghj8]{color:#091e42} html[data-color-mode=dark] [data-colorid=lvkdoqghj8]{color:#bdd2f6}[data-colorid=kepf90q6hc]{color:#091e42} html[data-color-mode=dark] [data-colorid=kepf90q6hc]{color:#bdd2f6}[data-colorid=zyvqsj55s3]{color:#091e42} html[data-color-mode=dark] [data-colorid=zyvqsj55s3]{color:#bdd2f6}[data-colorid=oc190ontba]{color:#091e42} html[data-color-mode=dark] [data-colorid=oc190ontba]{color:#bdd2f6}[data-colorid=whszoia322]{color:#091e42} html[data-color-mode=dark] [data-colorid=whszoia322]{color:#bdd2f6}[data-colorid=pu4e816axz]{color:#091e42} html[data-color-mode=dark] [data-colorid=pu4e816axz]{color:#bdd2f6}[data-colorid=wc1qfxlhse]{color:#333333} html[data-color-mode=dark] [data-colorid=wc1qfxlhse]{color:#cccccc}[data-colorid=xxtj6lh1y2]{color:#333333} html[data-color-mode=dark] [data-colorid=xxtj6lh1y2]{color:#cccccc}[data-colorid=afweotrf9u]{color:#091e42} html[data-color-mode=dark] [data-colorid=afweotrf9u]{color:#bdd2f6}[data-colorid=fr8rf5oppn]{color:#091e42} html[data-color-mode=dark] [data-colorid=fr8rf5oppn]{color:#bdd2f6}[data-colorid=lb5hx2d71e]{color:#091e42} html[data-color-mode=dark] [data-colorid=lb5hx2d71e]{color:#bdd2f6}[data-colorid=cuey8wh3f7]{color:#091e42} html[data-color-mode=dark] [data-colorid=cuey8wh3f7]{color:#bdd2f6}[data-colorid=edfxcn6w9i]{color:#091e42} html[data-color-mode=dark] [data-colorid=edfxcn6w9i]{color:#bdd2f6}[data-colorid=pwqu50a9tf]{color:#091e42} html[data-color-mode=dark] [data-colorid=pwqu50a9tf]{color:#bdd2f6}[data-colorid=nmdqdyxldj]{color:#091e42} html[data-color-mode=dark] [data-colorid=nmdqdyxldj]{color:#bdd2f6}[data-colorid=bivcxvksts]{color:#091e42} html[data-color-mode=dark] [data-colorid=bivcxvksts]{color:#bdd2f6}[data-colorid=ahg9tija46]{color:#333333} html[data-color-mode=dark] [data-colorid=ahg9tija46]{color:#cccccc}[data-colorid=l8rvqni2u5]{color:#091e42} html[data-color-mode=dark] [data-colorid=l8rvqni2u5]{color:#bdd2f6}[data-colorid=axrrrxykxs]{color:#091e42} html[data-color-mode=dark] [data-colorid=axrrrxykxs]{color:#bdd2f6}[data-colorid=ngr3kvfyoh]{color:#091e42} html[data-color-mode=dark] [data-colorid=ngr3kvfyoh]{color:#bdd2f6}[data-colorid=mvky63bts1]{color:#333333} html[data-color-mode=dark] [data-colorid=mvky63bts1]{color:#cccccc}[data-colorid=yoozuvc94q]{color:#091e42} html[data-color-mode=dark] [data-colorid=yoozuvc94q]{color:#bdd2f6}[data-colorid=txzym5egwf]{color:#091e42} html[data-color-mode=dark] [data-colorid=txzym5egwf]{color:#bdd2f6}[data-colorid=b9rsura5ks]{color:#091e42} html[data-color-mode=dark] [data-colorid=b9rsura5ks]{color:#bdd2f6}[data-colorid=u4vsrnlvs0]{color:#091e42} html[data-color-mode=dark] [data-colorid=u4vsrnlvs0]{color:#bdd2f6}[data-colorid=feqnhqlsk9]{color:#333333} html[data-color-mode=dark] [data-colorid=feqnhqlsk9]{color:#cccccc}[data-colorid=rk3w72bedk]{color:#333333} html[data-color-mode=dark] [data-colorid=rk3w72bedk]{color:#cccccc}[data-colorid=i1cjrz9j2q]{color:#091e42} html[data-color-mode=dark] [data-colorid=i1cjrz9j2q]{color:#bdd2f6}[data-colorid=kdygll5k91]{color:#091e42} html[data-color-mode=dark] [data-colorid=kdygll5k91]{color:#bdd2f6}[data-colorid=vhwjo20yqy]{color:#333333} html[data-color-mode=dark] [data-colorid=vhwjo20yqy]{color:#cccccc}[data-colorid=yck48qofia]{color:#333333} html[data-color-mode=dark] [data-colorid=yck48qofia]{color:#cccccc}[data-colorid=eas6nzxeu1]{color:#091e42} html[data-color-mode=dark] [data-colorid=eas6nzxeu1]{color:#bdd2f6}[data-colorid=nu6kwwvpoi]{color:#091e42} html[data-color-mode=dark] [data-colorid=nu6kwwvpoi]{color:#bdd2f6}[data-colorid=warmli8wt4]{color:#091e42} html[data-color-mode=dark] [data-colorid=warmli8wt4]{color:#bdd2f6}[data-colorid=oe1oppn2yc]{color:#333333} html[data-color-mode=dark] [data-colorid=oe1oppn2yc]{color:#cccccc}[data-colorid=wovhvdro4o]{color:#091e42} html[data-color-mode=dark] [data-colorid=wovhvdro4o]{color:#bdd2f6}[data-colorid=lc0woia1eg]{color:#091e42} html[data-color-mode=dark] [data-colorid=lc0woia1eg]{color:#bdd2f6}[data-colorid=hhsdv783c1]{color:#091e42} html[data-color-mode=dark] [data-colorid=hhsdv783c1]{color:#bdd2f6}[data-colorid=vrsu2ubcol]{color:#091e42} html[data-color-mode=dark] [data-colorid=vrsu2ubcol]{color:#bdd2f6}[data-colorid=fe2q71trbx]{color:#091e42} html[data-color-mode=dark] [data-colorid=fe2q71trbx]{color:#bdd2f6}[data-colorid=e9tpfa0nmi]{color:#091e42} html[data-color-mode=dark] [data-colorid=e9tpfa0nmi]{color:#bdd2f6}[data-colorid=u1poy35fag]{color:#091e42} html[data-color-mode=dark] [data-colorid=u1poy35fag]{color:#bdd2f6}[data-colorid=is5fepgjwf]{color:#091e42} html[data-color-mode=dark] [data-colorid=is5fepgjwf]{color:#bdd2f6}[data-colorid=mcl6hhwtxi]{color:#091e42} html[data-color-mode=dark] [data-colorid=mcl6hhwtxi]{color:#bdd2f6}[data-colorid=tffmg961ad]{color:#091e42} html[data-color-mode=dark] [data-colorid=tffmg961ad]{color:#bdd2f6}[data-colorid=k7prk9gmkg]{color:#091e42} html[data-color-mode=dark] [data-colorid=k7prk9gmkg]{color:#bdd2f6}[data-colorid=tx6n4dk8xh]{color:#333333} html[data-color-mode=dark] [data-colorid=tx6n4dk8xh]{color:#cccccc}[data-colorid=bneew9h32u]{color:#091e42} html[data-color-mode=dark] [data-colorid=bneew9h32u]{color:#bdd2f6}[data-colorid=dwnfzya729]{color:#091e42} html[data-color-mode=dark] [data-colorid=dwnfzya729]{color:#bdd2f6}[data-colorid=trvr9zjqzt]{color:#091e42} html[data-color-mode=dark] [data-colorid=trvr9zjqzt]{color:#bdd2f6}[data-colorid=jpwrwwx2h8]{color:#091e42} html[data-color-mode=dark] [data-colorid=jpwrwwx2h8]{color:#bdd2f6}[data-colorid=qdxjn140bb]{color:#333333} html[data-color-mode=dark] [data-colorid=qdxjn140bb]{color:#cccccc}[data-colorid=czgvfdllc1]{color:#091e42} html[data-color-mode=dark] [data-colorid=czgvfdllc1]{color:#bdd2f6}[data-colorid=udgdvj66kb]{color:#091e42} html[data-color-mode=dark] [data-colorid=udgdvj66kb]{color:#bdd2f6}[data-colorid=khkp7deuno]{color:#091e42} html[data-color-mode=dark] [data-colorid=khkp7deuno]{color:#bdd2f6}[data-colorid=rvq0lfdfzt]{color:#091e42} html[data-color-mode=dark] [data-colorid=rvq0lfdfzt]{color:#bdd2f6}[data-colorid=pz5jqmjngr]{color:#091e42} html[data-color-mode=dark] [data-colorid=pz5jqmjngr]{color:#bdd2f6}[data-colorid=hr22soh0fo]{color:#091e42} html[data-color-mode=dark] [data-colorid=hr22soh0fo]{color:#bdd2f6}[data-colorid=izepul6p69]{color:#091e42} html[data-color-mode=dark] [data-colorid=izepul6p69]{color:#bdd2f6}[data-colorid=sdkxm88u5z]{color:#091e42} html[data-color-mode=dark] [data-colorid=sdkxm88u5z]{color:#bdd2f6}[data-colorid=w3t5t6ablr]{color:#091e42} html[data-color-mode=dark] [data-colorid=w3t5t6ablr]{color:#bdd2f6}[data-colorid=ae7egqnleb]{color:#091e42} html[data-color-mode=dark] [data-colorid=ae7egqnleb]{color:#bdd2f6}[data-colorid=lo9iqutkad]{color:#091e42} html[data-color-mode=dark] [data-colorid=lo9iqutkad]{color:#bdd2f6}[data-colorid=pye8sab6kq]{color:#091e42} html[data-color-mode=dark] [data-colorid=pye8sab6kq]{color:#bdd2f6}[data-colorid=tzu7ba0s7d]{color:#333333} html[data-color-mode=dark] [data-colorid=tzu7ba0s7d]{color:#cccccc}[data-colorid=jebwfu3boz]{color:#333333} html[data-color-mode=dark] [data-colorid=jebwfu3boz]{color:#cccccc}[data-colorid=nq7o8zeset]{color:#333333} html[data-color-mode=dark] [data-colorid=nq7o8zeset]{color:#cccccc}[data-colorid=wp1oqbgn1g]{color:#333333} html[data-color-mode=dark] [data-colorid=wp1oqbgn1g]{color:#cccccc}[data-colorid=wpxqlev131]{color:#091e42} html[data-color-mode=dark] [data-colorid=wpxqlev131]{color:#bdd2f6}[data-colorid=u3aa8m0yoy]{color:#091e42} html[data-color-mode=dark] [data-colorid=u3aa8m0yoy]{color:#bdd2f6}[data-colorid=hzn5vok492]{color:#091e42} html[data-color-mode=dark] [data-colorid=hzn5vok492]{color:#bdd2f6}[data-colorid=a536z8r0q5]{color:#091e42} html[data-color-mode=dark] [data-colorid=a536z8r0q5]{color:#bdd2f6}[data-colorid=z99u3umd1z]{color:#333333} html[data-color-mode=dark] [data-colorid=z99u3umd1z]{color:#cccccc}[data-colorid=fivxmqvdqc]{color:#091e42} html[data-color-mode=dark] [data-colorid=fivxmqvdqc]{color:#bdd2f6}[data-colorid=jfquehlxb1]{color:#333333} html[data-color-mode=dark] [data-colorid=jfquehlxb1]{color:#cccccc}[data-colorid=b6tjj6n117]{color:#333333} html[data-color-mode=dark] [data-colorid=b6tjj6n117]{color:#cccccc}[data-colorid=hvyppy9lsr]{color:#091e42} html[data-color-mode=dark] [data-colorid=hvyppy9lsr]{color:#bdd2f6}[data-colorid=lwmeg03hwe]{color:#091e42} html[data-color-mode=dark] [data-colorid=lwmeg03hwe]{color:#bdd2f6}[data-colorid=dn7xmwx7kj]{color:#091e42} html[data-color-mode=dark] [data-colorid=dn7xmwx7kj]{color:#bdd2f6}[data-colorid=apkj7i45xb]{color:#091e42} html[data-color-mode=dark] [data-colorid=apkj7i45xb]{color:#bdd2f6}[data-colorid=lwk9zr53vo]{color:#091e42} html[data-color-mode=dark] [data-colorid=lwk9zr53vo]{color:#bdd2f6}[data-colorid=afckxq18pb]{color:#091e42} html[data-color-mode=dark] [data-colorid=afckxq18pb]{color:#bdd2f6}[data-colorid=jk0j4iylrr]{color:#091e42} html[data-color-mode=dark] [data-colorid=jk0j4iylrr]{color:#bdd2f6}[data-colorid=vdswe32pct]{color:#091e42} html[data-color-mode=dark] [data-colorid=vdswe32pct]{color:#bdd2f6}[data-colorid=mzqpzj969j]{color:#091e42} html[data-color-mode=dark] [data-colorid=mzqpzj969j]{color:#bdd2f6}[data-colorid=u219emcwfw]{color:#091e42} html[data-color-mode=dark] [data-colorid=u219emcwfw]{color:#bdd2f6}[data-colorid=u4vwaika16]{color:#091e42} html[data-color-mode=dark] [data-colorid=u4vwaika16]{color:#bdd2f6}[data-colorid=fez885priz]{color:#091e42} html[data-color-mode=dark] [data-colorid=fez885priz]{color:#bdd2f6}[data-colorid=swlajl6iot]{color:#091e42} html[data-color-mode=dark] [data-colorid=swlajl6iot]{color:#bdd2f6}[data-colorid=kymiim6a4v]{color:#333333} html[data-color-mode=dark] [data-colorid=kymiim6a4v]{color:#cccccc}[data-colorid=bhchtn0luy]{color:#091e42} html[data-color-mode=dark] [data-colorid=bhchtn0luy]{color:#bdd2f6}[data-colorid=o7veq6og2x]{color:#091e42} html[data-color-mode=dark] [data-colorid=o7veq6og2x]{color:#bdd2f6}[data-colorid=puwd079op7]{color:#091e42} html[data-color-mode=dark] [data-colorid=puwd079op7]{color:#bdd2f6}[data-colorid=hlke2nhytd]{color:#091e42} html[data-color-mode=dark] [data-colorid=hlke2nhytd]{color:#bdd2f6}[data-colorid=kkt94onf5u]{color:#091e42} html[data-color-mode=dark] [data-colorid=kkt94onf5u]{color:#bdd2f6}[data-colorid=levgpczf63]{color:#091e42} html[data-color-mode=dark] [data-colorid=levgpczf63]{color:#bdd2f6}[data-colorid=r2ksmsox2a]{color:#091e42} html[data-color-mode=dark] [data-colorid=r2ksmsox2a]{color:#bdd2f6}[data-colorid=khfavnidaw]{color:#333333} html[data-color-mode=dark] [data-colorid=khfavnidaw]{color:#cccccc}[data-colorid=xnvrpq28pc]{color:#091e42} html[data-color-mode=dark] [data-colorid=xnvrpq28pc]{color:#bdd2f6}[data-colorid=btvcu330n6]{color:#091e42} html[data-color-mode=dark] [data-colorid=btvcu330n6]{color:#bdd2f6}[data-colorid=rdzu4md0fw]{color:#091e42} html[data-color-mode=dark] [data-colorid=rdzu4md0fw]{color:#bdd2f6}[data-colorid=bjb5wqo7eq]{color:#333333} html[data-color-mode=dark] [data-colorid=bjb5wqo7eq]{color:#cccccc}[data-colorid=s7r5pd9s8s]{color:#091e42} html[data-color-mode=dark] [data-colorid=s7r5pd9s8s]{color:#bdd2f6}[data-colorid=yv7atjlgvl]{color:#091e42} html[data-color-mode=dark] [data-colorid=yv7atjlgvl]{color:#bdd2f6}[data-colorid=c1nqmxt3iz]{color:#091e42} html[data-color-mode=dark] [data-colorid=c1nqmxt3iz]{color:#bdd2f6}[data-colorid=vs1lwt4swm]{color:#091e42} html[data-color-mode=dark] [data-colorid=vs1lwt4swm]{color:#bdd2f6}[data-colorid=z36v4q9whp]{color:#091e42} html[data-color-mode=dark] [data-colorid=z36v4q9whp]{color:#bdd2f6}[data-colorid=eg7fzowgg1]{color:#091e42} html[data-color-mode=dark] [data-colorid=eg7fzowgg1]{color:#bdd2f6}[data-colorid=cu2q3bhfny]{color:#091e42} html[data-color-mode=dark] [data-colorid=cu2q3bhfny]{color:#bdd2f6}[data-colorid=ywq6snwdbj]{color:#091e42} html[data-color-mode=dark] [data-colorid=ywq6snwdbj]{color:#bdd2f6}[data-colorid=c41p4p3lmo]{color:#091e42} html[data-color-mode=dark] [data-colorid=c41p4p3lmo]{color:#bdd2f6}[data-colorid=y2a7gdx2h2]{color:#091e42} html[data-color-mode=dark] [data-colorid=y2a7gdx2h2]{color:#bdd2f6}[data-colorid=v2eh5x709d]{color:#333333} html[data-color-mode=dark] [data-colorid=v2eh5x709d]{color:#cccccc}[data-colorid=rplsic3hxw]{color:#091e42} html[data-color-mode=dark] [data-colorid=rplsic3hxw]{color:#bdd2f6}[data-colorid=sdcmy37syx]{color:#091e42} html[data-color-mode=dark] [data-colorid=sdcmy37syx]{color:#bdd2f6}[data-colorid=jjoll2k6qe]{color:#091e42} html[data-color-mode=dark] [data-colorid=jjoll2k6qe]{color:#bdd2f6}[data-colorid=lyrwsjir1t]{color:#091e42} html[data-color-mode=dark] [data-colorid=lyrwsjir1t]{color:#bdd2f6}[data-colorid=nqzq4hmru1]{color:#091e42} html[data-color-mode=dark] [data-colorid=nqzq4hmru1]{color:#bdd2f6}[data-colorid=iu3xduj5sc]{color:#091e42} html[data-color-mode=dark] [data-colorid=iu3xduj5sc]{color:#bdd2f6}[data-colorid=z5gutt97jw]{color:#091e42} html[data-color-mode=dark] [data-colorid=z5gutt97jw]{color:#bdd2f6}[data-colorid=c8xlede82c]{color:#091e42} html[data-color-mode=dark] [data-colorid=c8xlede82c]{color:#bdd2f6}[data-colorid=ayli1o3xe0]{color:#091e42} html[data-color-mode=dark] [data-colorid=ayli1o3xe0]{color:#bdd2f6}[data-colorid=ddtxnolhv0]{color:#091e42} html[data-color-mode=dark] [data-colorid=ddtxnolhv0]{color:#bdd2f6}[data-colorid=aae80zia9j]{color:#091e42} html[data-color-mode=dark] [data-colorid=aae80zia9j]{color:#bdd2f6}[data-colorid=htll68m7cj]{color:#091e42} html[data-color-mode=dark] [data-colorid=htll68m7cj]{color:#bdd2f6}[data-colorid=w35ukrei03]{color:#091e42} html[data-color-mode=dark] [data-colorid=w35ukrei03]{color:#bdd2f6}[data-colorid=wjiiej9n57]{color:#091e42} html[data-color-mode=dark] [data-colorid=wjiiej9n57]{color:#bdd2f6}[data-colorid=igyfnu1sdp]{color:#333333} html[data-color-mode=dark] [data-colorid=igyfnu1sdp]{color:#cccccc}[data-colorid=mox7h4jzni]{color:#091e42} html[data-color-mode=dark] [data-colorid=mox7h4jzni]{color:#bdd2f6}[data-colorid=yoc0op04hs]{color:#091e42} html[data-color-mode=dark] [data-colorid=yoc0op04hs]{color:#bdd2f6}[data-colorid=rw0hw2tv34]{color:#091e42} html[data-color-mode=dark] [data-colorid=rw0hw2tv34]{color:#bdd2f6}[data-colorid=nzjeq2jxy1]{color:#091e42} html[data-color-mode=dark] [data-colorid=nzjeq2jxy1]{color:#bdd2f6}[data-colorid=b01sp1s1nl]{color:#091e42} html[data-color-mode=dark] [data-colorid=b01sp1s1nl]{color:#bdd2f6}[data-colorid=efms1nhwud]{color:#091e42} html[data-color-mode=dark] [data-colorid=efms1nhwud]{color:#bdd2f6}[data-colorid=hhfrnsazjg]{color:#091e42} html[data-color-mode=dark] [data-colorid=hhfrnsazjg]{color:#bdd2f6}[data-colorid=d6qzwbqk13]{color:#091e42} html[data-color-mode=dark] [data-colorid=d6qzwbqk13]{color:#bdd2f6}[data-colorid=lnh05vg2bc]{color:#091e42} html[data-color-mode=dark] [data-colorid=lnh05vg2bc]{color:#bdd2f6}[data-colorid=fj3uzsuq94]{color:#091e42} html[data-color-mode=dark] [data-colorid=fj3uzsuq94]{color:#bdd2f6}[data-colorid=eqvynugam0]{color:#091e42} html[data-color-mode=dark] [data-colorid=eqvynugam0]{color:#bdd2f6}[data-colorid=f1l3t9kzvv]{color:#333333} html[data-color-mode=dark] [data-colorid=f1l3t9kzvv]{color:#cccccc}[data-colorid=c45nl10l86]{color:#091e42} html[data-color-mode=dark] [data-colorid=c45nl10l86]{color:#bdd2f6}[data-colorid=gbgfib3hv5]{color:#091e42} html[data-color-mode=dark] [data-colorid=gbgfib3hv5]{color:#bdd2f6}[data-colorid=xv196teli6]{color:#091e42} html[data-color-mode=dark] [data-colorid=xv196teli6]{color:#bdd2f6}[data-colorid=dlhz2xmn53]{color:#091e42} html[data-color-mode=dark] [data-colorid=dlhz2xmn53]{color:#bdd2f6}[data-colorid=fkxfs1vz5q]{color:#091e42} html[data-color-mode=dark] [data-colorid=fkxfs1vz5q]{color:#bdd2f6}[data-colorid=jl2crnbxh8]{color:#091e42} html[data-color-mode=dark] [data-colorid=jl2crnbxh8]{color:#bdd2f6}[data-colorid=b242r8zf2u]{color:#091e42} html[data-color-mode=dark] [data-colorid=b242r8zf2u]{color:#bdd2f6}[data-colorid=o4mt6s15tx]{color:#333333} html[data-color-mode=dark] [data-colorid=o4mt6s15tx]{color:#cccccc}[data-colorid=g9nko83q4f]{color:#091e42} html[data-color-mode=dark] [data-colorid=g9nko83q4f]{color:#bdd2f6}[data-colorid=na51l2u5oa]{color:#091e42} html[data-color-mode=dark] [data-colorid=na51l2u5oa]{color:#bdd2f6}[data-colorid=gsj95p448s]{color:#091e42} html[data-color-mode=dark] [data-colorid=gsj95p448s]{color:#bdd2f6}[data-colorid=hlis3lkw95]{color:#333333} html[data-color-mode=dark] [data-colorid=hlis3lkw95]{color:#cccccc}[data-colorid=sg7t432jpx]{color:#091e42} html[data-color-mode=dark] [data-colorid=sg7t432jpx]{color:#bdd2f6}[data-colorid=uw76ckl0qi]{color:#091e42} html[data-color-mode=dark] [data-colorid=uw76ckl0qi]{color:#bdd2f6}[data-colorid=nr75o8uxa7]{color:#091e42} html[data-color-mode=dark] [data-colorid=nr75o8uxa7]{color:#bdd2f6}[data-colorid=tyc332tzko]{color:#091e42} html[data-color-mode=dark] [data-colorid=tyc332tzko]{color:#bdd2f6}[data-colorid=b45jy3lewz]{color:#091e42} html[data-color-mode=dark] [data-colorid=b45jy3lewz]{color:#bdd2f6}[data-colorid=mdfyub2701]{color:#091e42} html[data-color-mode=dark] [data-colorid=mdfyub2701]{color:#bdd2f6}[data-colorid=q3ylz2c6gm]{color:#091e42} html[data-color-mode=dark] [data-colorid=q3ylz2c6gm]{color:#bdd2f6}[data-colorid=qtfc43vtjj]{color:#091e42} html[data-color-mode=dark] [data-colorid=qtfc43vtjj]{color:#bdd2f6}[data-colorid=f18wdnbuxa]{color:#091e42} html[data-color-mode=dark] [data-colorid=f18wdnbuxa]{color:#bdd2f6}[data-colorid=bxi12810il]{color:#091e42} html[data-color-mode=dark] [data-colorid=bxi12810il]{color:#bdd2f6}[data-colorid=cp80aipftk]{color:#091e42} html[data-color-mode=dark] [data-colorid=cp80aipftk]{color:#bdd2f6}[data-colorid=onsgpar5jf]{color:#091e42} html[data-color-mode=dark] [data-colorid=onsgpar5jf]{color:#bdd2f6}[data-colorid=p6o0gi9hgp]{color:#091e42} html[data-color-mode=dark] [data-colorid=p6o0gi9hgp]{color:#bdd2f6}[data-colorid=lwispuex59]{color:#091e42} html[data-color-mode=dark] [data-colorid=lwispuex59]{color:#bdd2f6}[data-colorid=lyfujs7god]{color:#091e42} html[data-color-mode=dark] [data-colorid=lyfujs7god]{color:#bdd2f6}[data-colorid=wnwkkj76ue]{color:#333333} html[data-color-mode=dark] [data-colorid=wnwkkj76ue]{color:#cccccc}[data-colorid=pa3xbd6svm]{color:#091e42} html[data-color-mode=dark] [data-colorid=pa3xbd6svm]{color:#bdd2f6}[data-colorid=l8dvdx8o1s]{color:#091e42} html[data-color-mode=dark] [data-colorid=l8dvdx8o1s]{color:#bdd2f6}[data-colorid=t3an2fmd87]{color:#091e42} html[data-color-mode=dark] [data-colorid=t3an2fmd87]{color:#bdd2f6}[data-colorid=ye3dikqqpg]{color:#091e42} html[data-color-mode=dark] [data-colorid=ye3dikqqpg]{color:#bdd2f6}[data-colorid=h1756dyqfu]{color:#091e42} html[data-color-mode=dark] [data-colorid=h1756dyqfu]{color:#bdd2f6}[data-colorid=e8qj3zbb26]{color:#091e42} html[data-color-mode=dark] [data-colorid=e8qj3zbb26]{color:#bdd2f6}[data-colorid=bxxsbo5o6z]{color:#091e42} html[data-color-mode=dark] [data-colorid=bxxsbo5o6z]{color:#bdd2f6}[data-colorid=uuybtknyy2]{color:#091e42} html[data-color-mode=dark] [data-colorid=uuybtknyy2]{color:#bdd2f6}[data-colorid=k4svsjcbrh]{color:#333333} html[data-color-mode=dark] [data-colorid=k4svsjcbrh]{color:#cccccc}[data-colorid=lqjwj9u8s8]{color:#091e42} html[data-color-mode=dark] [data-colorid=lqjwj9u8s8]{color:#bdd2f6}[data-colorid=jnydwon7mz]{color:#091e42} html[data-color-mode=dark] [data-colorid=jnydwon7mz]{color:#bdd2f6}</style>
<ul class="toc-indentation">
<li><a href="#Ncore3.4DIITestplan:-History">History</a></li>
<li><a href="#Ncore3.4DIITestplan:-ReviewHistory">Review History</a></li>
<li><a href="#Ncore3.4DIITestplan:-Introduction">Introduction</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4DIITestplan:-Assumptions">Assumptions</a></li>
</ul>
</li>
<li><a href="#Ncore3.4DIITestplan:-TestbenchDescription">Testbench Description</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4DIITestplan:-Diagrams">Diagrams</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4DIITestplan:-DIIlocationwithinNcore">DII location within Ncore</a></li>
<li><a href="#Ncore3.4DIITestplan:-DIIUnitDVProcess">DII Unit DV Process</a></li>
<li><a href="#Ncore3.4DIITestplan:-SimplifiedTBdiagram">Simplified TB diagram</a></li>
</ul>
</li>
<li><a href="#Ncore3.4DIITestplan:-ListanddescriptionofTBcomponents">List and description of TB components</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4DIITestplan:-Transaction">Transaction</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4DIITestplan:-Transactionqueue">Transaction queue</a></li>
</ul>
</li>
<li><a href="#Ncore3.4DIITestplan:-Checker">Checker</a></li>
<li><a href="#Ncore3.4DIITestplan:-Coverage">Coverage</a></li>
<li><a href="#Ncore3.4DIITestplan:-BFMs">BFMs</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4DIITestplan:-concerto">concerto</a></li>
<li><a href="#Ncore3.4DIITestplan:-axi">axi</a></li>
<li><a href="#Ncore3.4DIITestplan:-apb">apb</a></li>
<li><a href="#Ncore3.4DIITestplan:-smi">smi</a></li>
<li><a href="#Ncore3.4DIITestplan:-axi.1">axi</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li><a href="#Ncore3.4DIITestplan:-Featuresandtestlist">Features and testlist</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4DIITestplan:-DIILegacyfeatures">DII Legacy features</a>
<ul class="toc-indentation">

<ul class="toc-indentation">
<li><a href="#Ncore3.4DIITestplan:-CMD">CMD</a></li>
<li><a href="#Ncore3.4DIITestplan:-Str">Str</a></li>
<li><a href="#Ncore3.4DIITestplan:-DtwReq">DtwReq</a></li>
<li><a href="#Ncore3.4DIITestplan:-DtwRsp">DtwRsp</a></li>
<li><a href="#Ncore3.4DIITestplan:-FunctionalChecksandCoverage">Functional Checks and Coverage</a></li>
<li><a href="#Ncore3.4DIITestplan:-DtrReq">DtrReq</a></li>
<li><a href="#Ncore3.4DIITestplan:-FunctionalChecksandCoverage.1">Functional Checks and Coverage</a></li>
<li><a href="#Ncore3.4DIITestplan:-DtrRsp">DtrRsp</a></li>
<li><a href="#Ncore3.4DIITestplan:-FunctionalChecksandCoverage.2">Functional Checks and Coverage</a></li>
<li><a href="#Ncore3.4DIITestplan:-FunctionalChecksandcoverage">Functional Checks and coverage</a></li>
<li><a href="#Ncore3.4DIITestplan:-AXIWrite/ReadAddr(AX):">AXI Write/Read Addr (AX) :</a></li>
<li><a href="#Ncore3.4DIITestplan:-AXIWriteData(W)">AXI Write Data (W)</a></li>
<li><a href="#Ncore3.4DIITestplan:-AXIreadData(R)">AXI read Data (R)</a></li>
<li><a href="#Ncore3.4DIITestplan:-AXIwriteresponse(B)">AXI write response (B)</a></li>
</ul>
<li><a href="#Ncore3.4DIITestplan:-Ordering">Ordering</a></li>
</ul>
</li>
<li><a href="#Ncore3.4DIITestplan:-EndofsimulationChecks">End of simulation Checks</a></li>
<li><a href="#Ncore3.4DIITestplan:-Perfcounter">Perf counter</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4DIITestplan:-PMONuArchitecture:">PMON uArchitecture :</a></li>
<li><a href="#Ncore3.4DIITestplan:-PmonPresentation:">Pmon Presentation :</a></li>
<li><a href="#Ncore3.4DIITestplan:-Pmonlegacyfeatures(Ncore3.2):">Pmon legacy features (Ncore3.2) :</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4DIITestplan:-Stimulus">Stimulus</a></li>
<li><a href="#Ncore3.4DIITestplan:-FunctionalChecks">Functional Checks</a></li>
<li><a href="#Ncore3.4DIITestplan:-Functionalcoverage:">Functional coverage :</a></li>
</ul>
</li>
<li><a href="#Ncore3.4DIITestplan:-Pmonnewfeatures(Ncore3.4):">Pmon new features (Ncore3.4) :</a></li>
<li><a href="#Ncore3.4DIITestplan:-Latencycounter:">Latency counter :</a></li>
<li><a href="#Ncore3.4DIITestplan:-Latencycounterverificationstrategy">Latency counter verification strategy</a></li>
<li><a href="#Ncore3.4DIITestplan:-Bandwidthcounters">Bandwidth counters</a></li>
<li><a href="#Ncore3.4DIITestplan:-PerfcountertestPlan">Perf counter testPlan</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4DIITestplan:-Stimulus.1">Stimulus</a></li>
<li><a href="#Ncore3.4DIITestplan:-FunctionalChecks.1">Functional Checks</a></li>
<li><a href="#Ncore3.4DIITestplan:-Functionalcoverage:.1">Functional coverage :</a></li>
</ul>
</li>
</ul>
</li>
<li><a href="#Ncore3.4DIITestplan:-Traceandcapturefeatures:">Trace and capture features :</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4DIITestplan:-TCAPchecking:TraceCaptureScoreboardchecking">TCAP checking: Trace Capture Scoreboard checking</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4DIITestplan:-TCAPscoreboardintegration">TCAP scoreboard integration</a></li>
<li><a href="#Ncore3.4DIITestplan:-TCAPstrategy">TCAP strategy</a></li>
<li><a href="#Ncore3.4DIITestplan:-TCAPDroppedtracemessages">TCAP Dropped trace messages</a></li>
<li><a href="#Ncore3.4DIITestplan:-TCAPTimestampchecking">TCAP Timestamp checking</a></li>
<li><a href="#Ncore3.4DIITestplan:-TCAPTimestamprollovertesting">TCAP Timestamp rollover testing</a></li>
<li><a href="#Ncore3.4DIITestplan:-Uncorrectedtrace">Uncorrected trace</a></li>
<li><a href="#Ncore3.4DIITestplan:-Otherchecks">Other checks</a></li>
</ul>
</li>
<li><a href="#Ncore3.4DIITestplan:-Functionalcoverage:.2">Functional coverage :</a></li>
</ul>
</li>
<li><a href="#Ncore3.4DIITestplan:-SkidBuffer">Skid Buffer</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4DIITestplan:-SkidbufferParameters:">Skidbuffer Parameters :</a></li>
</ul>
</li>
<li><a href="#Ncore3.4DIITestplan:-DIIErrorTestplan">DII Error Testplan</a></li>
<li><a href="#Ncore3.4DIITestplan:-ProtocolError">Protocol Error</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4DIITestplan:-Stimulus:">Stimulus:</a></li>
<li><a href="#Ncore3.4DIITestplan:-Directed/RandomTestcase">Directed/Random Testcase</a></li>
</ul>
</li>
<li><a href="#Ncore3.4DIITestplan:-WrongtargetIds">Wrong target Ids</a></li>
<li><a href="#Ncore3.4DIITestplan:-Functionalcheckandcoverage">Functional check and coverage</a></li>
<li><a href="#Ncore3.4DIITestplan:-DirectedTestcase">Directed Testcase</a></li>
<li><a href="#Ncore3.4DIITestplan:-DbadonDTWreq">Dbad on DTWreq</a></li>
<li><a href="#Ncore3.4DIITestplan:-Functionalcheckandcoverage.1">Functional check and coverage</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4DIITestplan:-Directed/RandomTestcase.1">Directed/Random Testcase</a></li>
</ul>
</li>
</ul>
</li>
<li><a href="#Ncore3.4DIITestplan:-References">References</a></li>
<li><a href="#Ncore3.4DIITestplan:-TestbenchPlusargs">Testbench Plusargs</a></li>
</ul>
</div><h1 style="margin-left: 30.0px;" id="Ncore3.4DIITestplan:-History">History</h1><div class="table-wrap"><table data-layout="default" data-local-id="c2480c8d-3b35-4f07-863a-549667596e80" class="confluenceTable"><colgroup><col style="width: 79.0px;" /><col style="width: 138.0px;" /><col style="width: 384.0px;" /><col style="width: 159.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p style="text-align: center;"><strong><span class="legacy-color-text-blue1">Version</span></strong></p></th><th class="confluenceTh"><p><strong><span class="legacy-color-text-blue1">Date</span></strong></p></th><th class="confluenceTh"><p><strong><span class="legacy-color-text-blue1">Comments</span></strong></p></th><th class="confluenceTh"><p>Autor</p></th></tr><tr><td class="confluenceTd"><p>0.1</p></td><td class="confluenceTd"><p><time datetime="2022-04-26" class="date-past">26 Apr 2022</time>&nbsp;</p></td><td class="confluenceTd"><ul><li><p>initial version</p></li><li><p>Add Pmon testplan&nbsp;</p></li></ul></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b376a1da0e100713c9ab3" href="https://arterisip.atlassian.net/wiki/people/624b376a1da0e100713c9ab3?ref=confluence" target="_blank" data-linked-resource-id="788461" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Zied Tlili</a></p></td></tr><tr><td class="confluenceTd"><p>0.2</p></td><td class="confluenceTd"><p><time datetime="2022-05-05" class="date-past">05 May 2022</time>&nbsp;</p></td><td class="confluenceTd"><ul><li><p>Add Latency counter verification strategy</p></li><li><p>Add functional coverage section</p></li></ul></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b376a1da0e100713c9ab3" href="https://arterisip.atlassian.net/wiki/people/624b376a1da0e100713c9ab3?ref=confluence" target="_blank" data-linked-resource-id="788461" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Zied Tlili</a></p></td></tr><tr><td class="confluenceTd"><p>0.3</p></td><td class="confluenceTd"><p><time datetime="2022-09-20" class="date-past">20 Sep 2022</time>&nbsp;</p></td><td class="confluenceTd"><p>Clean up the format and add some details</p></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b376a1da0e100713c9ab3" href="https://arterisip.atlassian.net/wiki/people/624b376a1da0e100713c9ab3?ref=confluence" target="_blank" data-linked-resource-id="788461" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Zied Tlili</a></p></td></tr><tr><td class="confluenceTd"><p>0.4</p></td><td class="confluenceTd"><p><time datetime="2022-10-27" class="date-past">27 Oct 2022</time>&nbsp;</p></td><td class="confluenceTd"><p>Add error handling feature testplan</p></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b380c247a4b00691fec04" href="https://arterisip.atlassian.net/wiki/people/624b380c247a4b00691fec04?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Ajit Kakadiya (Deactivated)</a></p></td></tr><tr><td class="confluenceTd"><p>0.5</p></td><td class="confluenceTd"><p><time datetime="2022-10-28" class="date-past">28 Oct 2022</time>&nbsp;</p></td><td class="confluenceTd"><p>Add Perfmon legacy feature (Ncore 3.2)</p></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b376a1da0e100713c9ab3" href="https://arterisip.atlassian.net/wiki/people/624b376a1da0e100713c9ab3?ref=confluence" target="_blank" data-linked-resource-id="788461" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Zied Tlili</a></p></td></tr><tr><td class="confluenceTd"><p>0.6</p></td><td class="confluenceTd"><p><time datetime="2022-11-15" class="date-past">15 Nov 2022</time>&nbsp;</p></td><td class="confluenceTd"><p>Add 3.0 legacy feature (CCMP, AXI interface, Ordering)</p></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b376a1da0e100713c9ab3" href="https://arterisip.atlassian.net/wiki/people/624b376a1da0e100713c9ab3?ref=confluence" target="_blank" data-linked-resource-id="788461" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Zied Tlili</a></p></td></tr><tr><td class="confluenceTd"><p>0.7<br /></p></td><td class="confluenceTd"><p><time datetime="2023-05-22" class="date-past">22 May 2023</time>  <br /></p></td><td class="confluenceTd"><p>Clean-up after DII test plan Review<br /></p></td><td class="confluenceTd"><p><br /><a class="confluence-userlink user-mention" data-account-id="624b376a1da0e100713c9ab3" href="https://arterisip.atlassian.net/wiki/people/624b376a1da0e100713c9ab3?ref=confluence" target="_blank" data-linked-resource-id="788461" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Zied Tlili</a> </p></td></tr><tr><td class="confluenceTd"><p><strong>&nbsp;</strong></p></td><td class="confluenceTd"><p><strong>&nbsp;</strong></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h1 style="margin-left: 30.0px;" id="Ncore3.4DIITestplan:-ReviewHistory">Review History</h1><p style="margin-left: 30.0px;">&nbsp; &nbsp;<strong>&nbsp;</strong></p><div class="table-wrap"><table data-layout="full-width" data-local-id="f84aa860-1e8c-4527-b50a-9b0976662c56" class="confluenceTable"><colgroup><col style="width: 111.0px;" /><col style="width: 490.0px;" /><col style="width: 340.0px;" /><col style="width: 499.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p style="text-align: center;"><strong><span class="legacy-color-text-blue1">Version</span></strong></p></th><th class="confluenceTh"><p><strong><span class="legacy-color-text-blue1">Date</span></strong></p></th><th class="confluenceTh"><p><strong><span class="legacy-color-text-blue1">Attendees</span></strong></p></th><th class="confluenceTh"><p>Comments</p></th></tr><tr><td class="confluenceTd"><p>0.1</p></td><td class="confluenceTd"><p><time datetime="2022-05-18" class="date-past">18 May 2022</time>&nbsp;</p></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="5ed63c82037d930c16bd8c73" href="https://arterisip.atlassian.net/wiki/people/5ed63c82037d930c16bd8c73?ref=confluence" target="_blank" data-linked-resource-id="327834" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Saad Zahid</a>&nbsp;<a class="confluence-userlink user-mention" data-account-id="622a20dea1245000688ba084" href="https://arterisip.atlassian.net/wiki/people/622a20dea1245000688ba084?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Akarsh Hebbar (Deactivated)</a>&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a> <a class="confluence-userlink user-mention" data-account-id="624b3798699649006ae98ff8" href="https://arterisip.atlassian.net/wiki/people/624b3798699649006ae98ff8?ref=confluence" target="_blank" data-linked-resource-id="756836" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Darshan Alagud</a>&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b37a38678e900705d8d68" href="https://arterisip.atlassian.net/wiki/people/624b37a38678e900705d8d68?ref=confluence" target="_blank" data-linked-resource-id="789395" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Ronak Salamat</a>&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b36c3699649006ae98f71" href="https://arterisip.atlassian.net/wiki/people/624b36c3699649006ae98f71?ref=confluence" target="_blank" data-linked-resource-id="754035" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Cyrille Ludwig</a>&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a>&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca831" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca831?ref=confluence" target="_blank" data-linked-resource-id="786785" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Kavish Shah</a>&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a>&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b37e45f63fd0069b55519" href="https://arterisip.atlassian.net/wiki/people/624b37e45f63fd0069b55519?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Niteesh Reddy Varra (Deactivated)</a>&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b3833258562006fa6932c" href="https://arterisip.atlassian.net/wiki/people/624b3833258562006fa6932c?ref=confluence" target="_blank" data-linked-resource-id="758716" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Abdelaziz El Hamadi</a>&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b38261da0e100713c9b4b" href="https://arterisip.atlassian.net/wiki/people/624b38261da0e100713c9b4b?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Bill Chandler (Deactivated)</a>&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b37098678e900705d8d11" href="https://arterisip.atlassian.net/wiki/people/624b37098678e900705d8d11?ref=confluence" target="_blank" data-linked-resource-id="754851" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Romain Furtado</a></p></td><td class="confluenceTd"><p>Link to Meeting notes :&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170343/2022-05-18+Meeting+notes+--+Ncore+3.4+DII+Test+Plan+Review" data-linked-resource-id="16170343" data-linked-resource-version="5" data-linked-resource-type="page">2022-05-18 Meeting notes -- Ncore 3.4 DII Test Plan Review:</a></p></td></tr><tr><td class="confluenceTd"><p>0.2</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>&nbsp;</strong></p></td><td class="confluenceTd"><p><strong>&nbsp;</strong></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><p style="margin-left: 30.0px;">&nbsp; &nbsp;<strong>&nbsp;</strong></p><h1 id="Ncore3.4DIITestplan:-Introduction"><strong>Introduction</strong></h1><p>DII (Distributed IO Interface) is an Ncore module at the lower boundary of Ncore.</p><p>DII accesses noncoherent address space at the request of Ncore AIUs (Agent Interface Units).</p><p>DII additionally supports</p><ul><li><p>device memory which may be volatile or have side effects (such as config registers of an IP)</p></li><li><p>well behaved memory without side effects (such as DRAM)</p></li><li><p>Ncore transaction ordering modes</p></li><li><p>error tolerance, detection and reporting</p></li></ul><p><br /></p><p>A minimal instance of DII is used to access Configuration and Status Registers of Ncore units (CSR). This instance has 32-bit AXI native interface, and supports only 32-bit aligned device non-modifiable non-buffered read/write accesses.</p><h2 id="Ncore3.4DIITestplan:-Assumptions">Assumptions</h2><p>DII::</p><p>-- only AIU initiates</p><p>&ndash;&nbsp;smi initiator &lt;-&gt; axi endpoint</p><p>-- noncoherent</p><p>-- no internal cache</p><p>-- ordering model: CHI ordering (csymlayers:Layers); AXI ordering</p><p>-- error model: sram random faults, transport error signal, propagate external errors identified within protocols.</p><p>&nbsp; &nbsp;transport random faults are covered by resilience feature separate from dii.</p><p>-- 32b Dii shall service only 4B, size aligned accesses.&nbsp;&nbsp;&nbsp;<span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image confluence-external-resource" src="https://arterisip.atlassian.net/rest/api/2/universal_avatar/view/type/issuetype/avatar/10303?size=medium" data-image-src="https://arterisip.atlassian.net/rest/api/2/universal_avatar/view/type/issuetype/avatar/10303?size=medium" loading="lazy" /></span><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-5031" rel="nofollow">CONC-5031</a>&nbsp;-&nbsp;specify csr-dii cmdset&nbsp;<span data-colorid="q4po5pe5q3">CLOSED</span></p><h1 id="Ncore3.4DIITestplan:-TestbenchDescription"><strong>Testbench Description&nbsp;</strong></h1><p><br /></p><h2 id="Ncore3.4DIITestplan:-Diagrams">Diagrams</h2><h3 id="Ncore3.4DIITestplan:-DIIlocationwithinNcore">DII location within Ncore</h3><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="272" src="https://arterisip.atlassian.net/wiki/download/attachments/16170841/image2019-3-26%2018:20:26.png?api=v2" /></span><p>( Archive the diagram in editable format: )</p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-external-resource" height="250" src="https://arterisip.atlassian.net/wiki/download/thumbnails/16777955/Ncore3_System_Diagram.pptx?version=5&amp;modificationDate=1553625948560&amp;cacheVersion=1&amp;api=v2&amp;viewType=fileMacro" data-image-src="https://arterisip.atlassian.net/wiki/download/thumbnails/16777955/Ncore3_System_Diagram.pptx?version=5&amp;modificationDate=1553625948560&amp;cacheVersion=1&amp;api=v2&amp;viewType=fileMacro" loading="lazy" /></span><span class="legacy-color-text-inverse">&nbsp;Presentation</span>&nbsp;</p><p><br /></p><h3 id="Ncore3.4DIITestplan:-DIIUnitDVProcess">DII Unit DV&nbsp;Process</h3><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="306" src="https://arterisip.atlassian.net/wiki/download/attachments/16170841/image2018-10-2%2011:22:26.png?api=v2" /></span><p>( Archive the diagram in editable format: )</p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-external-resource" height="250" src="https://arterisip.atlassian.net/wiki/download/thumbnails/16777955/Ncore3_DII_DV_Process_Diagram.pptx?version=4&amp;modificationDate=1538479692249&amp;cacheVersion=1&amp;api=v2&amp;viewType=fileMacro" data-image-src="https://arterisip.atlassian.net/wiki/download/thumbnails/16777955/Ncore3_DII_DV_Process_Diagram.pptx?version=4&amp;modificationDate=1538479692249&amp;cacheVersion=1&amp;api=v2&amp;viewType=fileMacro" loading="lazy" /></span><span class="legacy-color-text-inverse">&nbsp;Presentation</span></p><h3 id="Ncore3.4DIITestplan:-SimplifiedTBdiagram">Simplified TB diagram</h3><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="272" src="https://arterisip.atlassian.net/wiki/download/attachments/16170841/image2018-9-19%2016:14:40.png?api=v2" /></span><p>( Archive the diagram in editable format: )</p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-external-resource" height="250" src="https://arterisip.atlassian.net/wiki/download/thumbnails/16777955/Ncore3_DII_DV_Diagram_hier.pptx?version=2&amp;modificationDate=1537373594994&amp;cacheVersion=1&amp;api=v2&amp;viewType=fileMacro" data-image-src="https://arterisip.atlassian.net/wiki/download/thumbnails/16777955/Ncore3_DII_DV_Diagram_hier.pptx?version=2&amp;modificationDate=1537373594994&amp;cacheVersion=1&amp;api=v2&amp;viewType=fileMacro" loading="lazy" /></span><span class="legacy-color-text-inverse">&nbsp;Presentation</span>&nbsp; &nbsp;</p><p><br /></p><h2 id="Ncore3.4DIITestplan:-ListanddescriptionofTBcomponents">List and description of TB components</h2><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Dii TB is based around searchable lists of object Dii_txn, which represents the end to end journey of a single request from upstream.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Data manipulation methods are single-sourced at their maximum level of abstraction, mainly in Dii_txn or Dii_txn_q.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Any existing data obj is guaranteed to contain meaningful information.&nbsp; access to data not yet present is a null dereference.&nbsp; This is an intentional mechanism for preventing silent corruption when a component is not ready for use case (due to development state, or mistake) .</p><h3 id="Ncore3.4DIITestplan:-Transaction"><strong>Transaction</strong></h3><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;State machine representing the end to end journey of a single request from upstream.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;most of the checks in this doc are implemented here.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;collects smi_seq_item, axi*_seq_item representing each msg in the txn.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;api gen_expd__&lt;Msgtype&gt;() constructs the fields in a next msg of &lt;Msgtype&gt; which may be derived from the current state of the txn.</p><h4 id="Ncore3.4DIITestplan:-Transactionqueue"><strong>Transaction queue</strong></h4><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;data store of txns.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;contains certain methods operating across multiple txns, such as ordering checks.</p><h3 id="Ncore3.4DIITestplan:-Checker"><strong>Checker</strong></h3><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Objective: die iff any mismatch with srch.&nbsp; Error message sufficient to debug without wave.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; maintains txn_q of all outstanding Dii_txn.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; maintains order_q of all Dii_txn which have not passed their ordering point.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Upon receiving a msg, generates and compares to the msg of that type which is expected by the corresponding txn.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Internally sequences messages of an axi txn to correlate with dii_txn.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; input: smi_seq_item, axi*_seq_item observed by monitors</p><h3 id="Ncore3.4DIITestplan:-Coverage"><strong>Coverage</strong></h3><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Objective: cover all functions and corner cases of dii.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;concerto:&nbsp;${WORK_TOP)/dv/common/lib_tb/smi_coverage.svh&nbsp;</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;axi :&nbsp;${WORK_TOP)/dv/dii/env/dii_coverage.svh</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;dii:&nbsp; ${WORK_TOP)/dv/dii/env/dii_coverage.svh</p><h3 id="Ncore3.4DIITestplan:-BFMs"><strong>BFMs&nbsp;</strong></h3><h4 id="Ncore3.4DIITestplan:-concerto">concerto</h4><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Objective:&nbsp; generate all concerto traffic which dii may receive.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; knobs adjust distribution of traffic.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; knobs enable traffic not expected during normal operation, such as uncorrectable errors.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; txn based seq which generates all possible next msgs for a txn</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; use systemverilog constrained random</p><h4 id="Ncore3.4DIITestplan:-axi">axi</h4><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Reactive bfm.&nbsp;&nbsp;&nbsp;</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Read returns random data.&nbsp; not a memory model.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;knobs enable error injection.</p><h4 id="Ncore3.4DIITestplan:-apb">apb</h4><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; For register access (CSR).</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; We access implicitly via reg,field name apis in mentor RAL.</p><p><br /></p><p><strong>Monitors</strong></p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Sends msg to scoreboard once all beats of data have been collected.</p><h4 id="Ncore3.4DIITestplan:-smi">smi</h4><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Collects data on interface and creates smi_seq_item.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;common monitor</p><h4 id="Ncore3.4DIITestplan:-axi.1">axi</h4><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Collects data on interface and creates various axi seq_items.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</p><h1 id="Ncore3.4DIITestplan:-Featuresandtestlist"><strong>Features and testlist</strong></h1><h2 id="Ncore3.4DIITestplan:-DIILegacyfeatures"><strong>DII Legacy features</strong></h2><p>See&nbsp;Ncore 3.0 DII Testplan :&nbsp;&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777955/DII+V3.0+Test+Plan" data-linked-resource-id="16777955" data-linked-resource-version="503" data-linked-resource-type="page">DII V3.0 Test Plan</a></p><p><br /></p><p><strong>Concerto Messages :</strong></p><p><br /></p><div class="table-wrap"><table data-layout="full-width" data-local-id="e2c6bf5c-7104-4ccf-87e3-60828cf4eef9" class="confluenceTable"><colgroup><col style="width: 492.0px;" /><col style="width: 339.0px;" /><col style="width: 154.0px;" /><col style="width: 116.0px;" /><col style="width: 84.0px;" /><col style="width: 54.0px;" /><col style="width: 98.0px;" /><col style="width: 103.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hashtag</p></th><th class="confluenceTh"><p>Where</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p><span data-colorid="bxi12810il">Cover all concerto message classes =(Cmd, NcCmdRsp, Str, StrRsp, Dtr, DtrRsp, Dtw, Dtwrsp)</span></p></td><td class="confluenceTd"><p><span data-colorid="aryda0kupe">#Cover.DII.concerto.all_msg_class</span></p></td><td class="confluenceTd"><p>smi_agent</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="wovhvdro4o">High</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><span class="legacy-color-text-blue3">Check that different concerto messages are correctly sequenced</span></p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#CheckTime.DII.Concerto.sequence</span></p></td><td class="confluenceTd"><p>dii_scoreboard</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore 3.0 system Specification</p><p>Section&nbsp;4.1.1&nbsp;</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover each valid sequence of transitions&nbsp;in txn state machine =</p><p>(cmd cmdrsp str strrsp dtr dtrrsp ,<br />cmd cmdrsp str dtr dtrrsp strrsp ,<br />cmd cmdrsp str dtr strrsp dtrrsp ,<br />cmd str cmdrsp strrsp dtr dtrrsp ,<br />cmd str cmdrsp dtr dtrrsp strrsp ,<br />cmd str cmdrsp dtr strrsp dtrrsp ,<br />cmd str dtr cmdrsp strrsp dtrrsp ,<br />cmd str dtr cmdrsp dtrrsp strrsp ,<br />cmd str dtr strrsp cmdrsp dtrrsp ,<br />cmd str dtr dtrrsp cmdrsp strrsp ,<br />cmd str dtr strrsp dtrrsp cmdrsp ,<br />cmd str dtr dtrrsp strrsp cmdrsp&nbsp;,</p><p>cmd cmdrsp dtr dtrrsp str strrsp ,<br />cmd cmdrsp dtr str strrsp dtrrsp ,<br />cmd cmdrsp dtr str dtrrsp strrsp ,<br />cmd dtr cmdrsp dtrrsp str strrsp ,<br />cmd dtr cmdrsp str strrsp dtrrsp ,<br />cmd dtr cmdrsp str dtrrsp strrsp ,<br />cmd dtr str cmdrsp dtrrsp strrsp ,<br />cmd dtr str cmdrsp strrsp dtrrsp ,<br />cmd dtr str dtrrsp cmdrsp strrsp ,<br />cmd dtr str strrsp cmdrsp dtrrsp ,<br />cmd dtr str dtrrsp strrsp cmdrsp ,<br />cmd dtr str strrsp dtrrsp cmdrsp ,</p><p><br /></p><p>cmd cmdrsp str strrsp dtw dtwrsp ,<br />cmd cmdrsp str dtw dtwrsp strrsp ,<br />cmd cmdrsp str dtw strrsp dtwrsp ,<br />cmd str cmdrsp strrsp dtw dtwrsp ,<br />cmd str cmdrsp dtw dtwrsp strrsp ,<br />cmd str cmdrsp dtw strrsp dtwrsp ,<br />cmd str dtw cmdrsp strrsp dtwrsp ,<br />cmd str dtw cmdrsp dtwrsp strrsp ,<br />cmd str dtw strrsp cmdrsp dtwrsp ,<br />cmd str dtw dtwrsp cmdrsp strrsp ,<br />cmd str dtw strrsp dtwrsp cmdrsp ,<br />cmd str dtw dtwrsp strrsp cmdrsp)</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Cover.DII.Concerto.valid_sequence</span></p></td><td class="confluenceTd"><p>dii_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore 3.0 system Specification</p><p>Section&nbsp;4.1.1&nbsp;</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover 2 messages in same cycle :&nbsp;</p><p>cmdReq_with_dtwReq<br />cmdReq_with_dtrReq<br />cmdReq_with_dtwRsp<br />cmdReq_with_dtrRsp<br />cmdReq_with_strRsp<br />cmdReq_with_cmdRsp<br />cmdReq_with_strReq<br />strReq_with_dtwReq<br />strReq_with_dtrReq<br />strReq_with_dtwRsp<br />strReq_with_dtrRsp<br />strReq_with_strRsp<br />strReq_with_cmdRsp<br />dtrReq_with_dtwRsp<br />dtrReq_with_dtrRsp<br />dtrReq_with_strRsp<br />dtrReq_with_cmdRsp<br />dtrReq_with_dtwReq<br />dtwReq_with_dtwRsp<br />dtwReq_with_dtrRsp<br />dtwReq_with_strRsp<br />dtwReq_with_cmdRsp<br />dtwRsp_with_dtrRsp<br />dtwRsp_with_strRsp<br />cmdRsp_with_dtrRsp<br />cmdRsp_with_strRsp</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#CoverTime.DII.concerto.each_two_msg_same_cycle</span></p></td><td class="confluenceTd"><p>dii_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore 3.0 system Specification</p><p>Section&nbsp;4.1.1&nbsp;</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover 2 messages of same txn during same cycle :</p><p>same txn &amp;&amp;</p><p>({str dtr},<br />{str cmdrsp},<br />{str dtrrsp},</p><p>{dtr cmdrsp},<br />{dtr strrsp},</p><p>{dtw cmdrsp},</p><p>{cmdrsp dtrrsp},<br />{cmdrsp strrsp},</p><p>{strrsp dtwrsp})</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#CoverTime.DII.concerto.each_two_msg_same_txn_same_cycle</span></p></td><td class="confluenceTd"><p>dii_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore 3.0 system Specification</p><p>Section&nbsp;4.1.1&nbsp;</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check CMO str&nbsp;semantic&nbsp;=</p><p>DII should waits for ack of all EWA wr to same cacheline before sending str</p></td><td class="confluenceTd"><p><br />#Check.DII.Concerto.CMOvsWR</p></td><td class="confluenceTd"><p>dii_scoreboard</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>DII Micro-Architecture Specification</p><p>Section 6.3</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><p><br /></p><h4 id="Ncore3.4DIITestplan:-CMD"><strong>CMD</strong></h4><div class="table-wrap"><table data-layout="full-width" data-local-id="00619f52-6b97-4fc9-ab80-febf2531acbd" class="confluenceTable"><colgroup><col style="width: 242.0px;" /><col style="width: 386.0px;" /><col style="width: 226.0px;" /><col style="width: 126.0px;" /><col style="width: 75.0px;" /><col style="width: 82.0px;" /><col style="width: 236.0px;" /><col style="width: 67.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hashtag</p></th><th class="confluenceTh"><p>Where</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p><strong><span data-colorid="cu2q3bhfny">Address</span></strong><span data-colorid="f18wdnbuxa"> : Generate Random Addr</span></p></td><td class="confluenceTd"><p>#Stimulus.DII.CMDreq.Addr</p><p><span data-colorid="ifyvu10erj">#CoverToggle.DII.CMDreq.Addr</span></p></td><td class="confluenceTd"><p>dii_seq</p><p>dii_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="vs1lwt4swm">High</span></p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong><span class="legacy-color-text-blue3">Unit ID</span></strong><span class="legacy-color-text-blue3"> :&nbsp; Check that the CMDreq.smi_target_funit_id is correct</span></p></td><td class="confluenceTd"><p><span data-colorid="z36v4q9whp">#Check.DII.CMDreq.Dii_unit_id</span></p></td><td class="confluenceTd"><p>dii_scoreboard</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>CMType</strong> :&nbsp;</p><p>Generate all DII&nbsp;CmdReq types&nbsp;&nbsp;</p><p>Check&nbsp;all DII&nbsp;CmdReq types&nbsp;&nbsp;</p><p>Cover&nbsp;all DII&nbsp;CmdReq types&nbsp;&nbsp;&nbsp;</p><p><strong>NoCoh types :&nbsp;<span data-colorid="fj3uzsuq94">(CMD_RD_NC, CMD_WR_NC_PTL, CMD_WR_NC_FULL)</span></strong></p><p><strong><span data-colorid="dwnfzya729">cache maintenance types&nbsp;:&nbsp;(CMD_RD_CLN, CMD_CLN_SH_PER, CMD_CLN_INV, CMD_MK_INV)</span></strong></p></td><td class="confluenceTd"><p>#Stimulus.DII.CMDreq.Msg_type</p><p>#Check.DII.CMDreq.Msg_type</p><p>#Cover.DII.CMDreq.Msg_type</p><p>#Stimulus.DII.CMDreq.Cache_Maintenance_type</p><p>#Check.DII.CMDreq.Cache_Maintenance_type</p><p>#Cover.DII.CMDreq.Cache_Maintenance_type</p><p><br /></p><p><br /></p></td><td class="confluenceTd"><p>dii_seq/smi_seq</p><p>dii_scoreboard</p><p>dii_coverage/smi_coverage</p><p>dii_seq/smi_seq</p><p>dii_scoreboard</p><p>dii_coverage/smi_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>VZ&nbsp; : Visibility</strong></p><p>(0 - Coherency Domain Visibility)</p><p>(1- System Visibility)</p><p>To generate CmdReq write with EWA ==&gt; VZ = 0</p></td><td class="confluenceTd"><p><span data-colorid="y2a7gdx2h2">#Stimulus.DII.CMDreq.Visibility</span></p><p><span data-colorid="c45nl10l86">#Cover.DII.CMDreq.Visibility</span></p></td><td class="confluenceTd"><p>dii_seq/smi_seq</p><p>smi_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>AC : Allocation Hint = Full random</strong>&nbsp;</p><p>0 - cacheline need not be allocated in the system-cache</p><p>1 - Hint to allocate in system cache</p></td><td class="confluenceTd"><p><span data-colorid="gsj95p448s">#Stimulus.DII.CMDreq.Allocate</span></p><p><span data-colorid="udgdvj66kb">#Cover.DII.CMDreq.Allocate</span></p><p><br /></p></td><td class="confluenceTd"><p>smi_seq</p><p>smi_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>CA : Cacheability</strong></p><p>0 - address must not be cached</p><p>1 - address is cacheable. system caches must inspect their contents t</p></td><td class="confluenceTd"><p>#Stimulus.DII.CMDreq.Cacheable</p><p>#Cover.DII.CMDreq.Cacheable</p></td><td class="confluenceTd"><p>dii_seq/smi_seq</p><p>smi_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>CH :&nbsp;Coherency requirement</strong></p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-7133" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_16170841_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-7133" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-7133</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
</p></td></tr><tr><td class="confluenceTd"><p><strong>ST : Storage Type</strong></p><p>0 - System memory address</p><p>1 - Peripheral Storage</p></td><td class="confluenceTd"><p><span data-colorid="btvcu330n6">#Stimulus.DII.CMDreq.Storage_type</span></p><p><span data-colorid="warmli8wt4">#Cover.DII.CMDreq.Storage_type</span></p></td><td class="confluenceTd"><p>smi_seq</p><p>smi_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>EN :&nbsp;</strong></p><p><strong>Endianness</strong></p><p>0 - Little Endian Access</p><p>1 - Big Endian Access</p></td><td class="confluenceTd"><p><span data-colorid="jjoll2k6qe">#Stimulus.DII.CMDreq.endian</span></p><p><span data-colorid="i1cjrz9j2q">#Cover.DII.CMDreq.endian</span></p></td><td class="confluenceTd"><p>smi_seq</p><p>smi_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>ES : Exclusive Access&nbsp;</strong></p><p>0 - Not an exclusive access&nbsp;</p><p>1 - Is an exclusive access .</p></td><td class="confluenceTd"><p>#Stimulus.DII.CMDreq.non_exclusive</p><p>#Check.DII.CMDreq.non_exclusive</p><p>#<span data-colorid="r1bqwfql6l">Cover</span>.DII.CMDreq.non_exclusive</p></td><td class="confluenceTd"><p>smi_seq</p><p>dii_txn</p><p>smi_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong><span data-colorid="aae80zia9j">NS :&nbsp;</span>Non-secure Access</strong></p><p><br /></p><p>0 - Secure Access</p><p>1 - Non-secure Access</p></td><td class="confluenceTd"><p><br /></p><p>#Stimulus.DII.CMDreq.Non_secure</p><p>#Cover.DII.CMDreq.Non_secure</p></td><td class="confluenceTd"><p><br /></p><p>dii_seq</p><p>smi_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>PR : Privileged Access</strong></p><p>0 - Application Access</p><p>1 - Privileged Access</p></td><td class="confluenceTd"><p>#Stimulus.DII.CMDreq.Privilege</p><p>#Cover.DII.CMDreq.Privilege</p></td><td class="confluenceTd"><p>dii_seq</p><p>smi_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>OR :&nbsp;</strong></p><p><strong>Order&nbsp;</strong></p><p>(NONE,WRITE_ORDER,WRITE REQUEST_WR_OBS, ENDPOINT)</p></td><td class="confluenceTd"><p>#Stimulus.DII.CMDreq.Order</p><p>#Check.DII.CMDreq.order</p><p>#Cover.DII.CMDreq.Order</p></td><td class="confluenceTd"><p>dii_seq/smi_seq</p><p>dii_scoreboard/dii_txn</p><p>dii_coverage/smi_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-10000" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_16170841_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-10000" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-10000</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
</p></td></tr><tr><td class="confluenceTd"><p><strong>LK : Line-Locking =</strong> SMI_LK_NOP( = 00)&nbsp;&nbsp;</p></td><td class="confluenceTd"><p><span data-colorid="lqjwj9u8s8">#Stimulus.DII.CMDreq.lock</span></p><p><span data-colorid="h1756dyqfu">#Check.DII.CMDreq.lock</span></p></td><td class="confluenceTd"><p>dii_seq</p><p>dii_txn</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p>LK[1:0] is intended for future use. Currently it is set to 00.</p><p>TABLE 4-16. Attribute applicability per type of CMD</p></td></tr><tr><td class="confluenceTd"><p><strong>RL : Response Level&nbsp;</strong></p><p>RL is fixed to&nbsp;SMI_RL_TRANSPORT (=01)</p><p><span class="legacy-color-text-blue3">RL can&nbsp; be&nbsp;SMI_RL_COHERENCY(= 10) for CMDReq if the command is a CMO and VZ = 1.</span></p></td><td class="confluenceTd"><p><span data-colorid="zyvqsj55s3">#Stimulus.DII.CMDreq.Response_level</span></p><p><span data-colorid="apkj7i45xb">#Check.DII.CMDreq.Response_level</span></p></td><td class="confluenceTd"><p>dii_seq</p><p>dii_txn</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-8836" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_16170841_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-8836" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-8836</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>


    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-8972" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_16170841_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-8972" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-8972</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
CmdReq can have a RL of 2'b10 for a CMO if vz = 1</p></td></tr><tr><td class="confluenceTd"><p><strong>TM :&nbsp; Trace Me</strong></p><p>0 - No-op</p><p>1 - Trace this access</p></td><td class="confluenceTd"><p><span data-colorid="w2s2agjt8v">#Stimulus.DII.CMDreq.Trace_me</span></p><p><span data-colorid="uw76ckl0qi">#Cover.DII.CMDreq.Trace_me</span></p></td><td class="confluenceTd"><p>dii_seq</p><p>smi_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>Burst type :</strong> mpf1_burst_type = (WRAP, INCR)</p></td><td class="confluenceTd"><p>#Stimulus.DII.CMDreq.Mpf1.Burst_type&nbsp;</p><p>#Cover.DII.CMDreq.Mpf1.Burst_type</p></td><td class="confluenceTd"><p>dii_seq</p><p>smi_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p>MPF1 field</p><p>{BT[1:0] | ASize[2:0] | ALength[2:0]}</p></td></tr><tr><td class="confluenceTd"><p><strong>Asize :</strong> mpf1_asize</p></td><td class="confluenceTd"><p>#Stimulus.DII.CMDreq.Mpf1.Asize</p><p>#Cover.DII.CMDreq.Mpf1.Asize</p></td><td class="confluenceTd"><p>dii_seq</p><p>smi_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p>MPF1 field</p><p>{BT[1:0] | ASize[2:0] | ALength[2:0]}</p></td></tr><tr><td class="confluenceTd"><p><strong>ALength</strong> : mpf1_alength</p></td><td class="confluenceTd"><p><span data-colorid="whszoia322">#Stimulus.DII.CMDreq.Mpf1.Alen</span></p><p><span data-colorid="dlhz2xmn53">#Cover.DII.CMDreq.Mpf1.Alen</span></p></td><td class="confluenceTd"><p>dii_seq</p><p>smi_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p>MPF1 field</p><p>{BT[1:0] | ASize[2:0] | ALength[2:0]}</p></td></tr><tr><td class="confluenceTd"><p><strong>MPF2</strong> : Random, with smi_mpf2_valid = 1'b1</p></td><td class="confluenceTd"><p><span data-colorid="m06ha4pdpm">#Stimulus.DII.CMDreq.Mpf2</span></p><p><span data-colorid="mzqpzj969j">#CoverToggle.DII.CMDreq.Mpf2</span></p></td><td class="confluenceTd"><p>dii_seq</p><p>smi_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong><span data-colorid="q3ylz2c6gm">size =</span></strong><span data-colorid="cnps8l29ph"> Random&nbsp;[</span><a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=0%2C6&amp;linkCreation=true&amp;fromPageId=16170841"><span style="color: rgb(9,30,66);">0,6</span></a><span data-colorid="psztnmme8c">]</span></p><p><span data-colorid="is5fepgjwf">Check that (2**size) should be always less than CACHELINESIZE&nbsp;</span></p></td><td class="confluenceTd"><p><span data-colorid="m8q9czeetm">#Stimulus.DII.CMDreq.Size</span></p><p><span data-colorid="hlke2nhytd">#Check.DII.CMDreq.Size</span></p><p><span data-colorid="pye8sab6kq">#Cover.DII.CMDreq.Size</span></p></td><td class="confluenceTd"><p>dii_seq</p><p>dii_txn</p><p>smi_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong><span data-colorid="kkt94onf5u">Intfsize</span></strong><span data-colorid="yoc0op04hs"> = Random [</span><a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=0%20-%202&amp;linkCreation=true&amp;fromPageId=16170841"><span style="color: rgb(9,30,66);">0,2</span></a><span data-colorid="bxxsbo5o6z">]&nbsp;</span></p><p><span data-colorid="jl2crnbxh8">Check that IntfSize is not out of bounds</span></p></td><td class="confluenceTd"><p><span data-colorid="hibf38e2p4">#Stimulus.DII.CMDreq.Intfsize</span></p><p><span data-colorid="gbgfib3hv5">#Check.DII.CMDreq.IntfSize</span></p><p><span data-colorid="levgpczf63">#Cover.DII.CMDreq.Intfsize</span></p></td><td class="confluenceTd"><p>dii_seq</p><p>dii_txn</p><p>smi_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p><span data-colorid="rplsic3hxw">upstream&nbsp;native interface width = 2**intfsize dwords</span></p><p><strong>Question Why intfSize is in&nbsp;[</strong><a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=0%2C2&amp;linkCreation=true&amp;fromPageId=16170841"><strong>0,2</strong></a><strong>] ?</strong></p></td></tr><tr><td class="confluenceTd"><p><strong><span data-colorid="xnvrpq28pc">DId</span></strong><span data-colorid="zlm2l6qfi7"> :&nbsp;Destination Id&nbsp;</span></p><p><span data-colorid="x7vzuap64z">Random and it's a don't care for DII (non-Coherent Cmd)</span></p></td><td class="confluenceTd"><p><span data-colorid="bosxc7ab8g">#Stimulus.DII.CMDreq.destination_id</span></p></td><td class="confluenceTd"><p>dii_seq</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>TOF</strong> :&nbsp;Transaction Ordering Framework</p><p>(SMI_TOF_CHI,SMI_TOF_AXI,SMI_TOF_ACE)</p></td><td class="confluenceTd"><p>#Stimulus.DII.CMDreq.Tof</p><p><span data-colorid="zb3o4wjf9n">#Check.DII.CMDreq.tof</span><br /></p><p><span data-colorid="u3aa8m0yoy">#Cover.DII.CMDreq.tof</span></p></td><td class="confluenceTd"><p>dii_seq</p><p>dii_txn</p><p>smi_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong><span data-colorid="dn7xmwx7kj">QOS</span></strong><span data-colorid="kepf90q6hc"> :&nbsp;Quality of Service</span></p><p><span data-colorid="lwmeg03hwe">Random</span></p></td><td class="confluenceTd"><p><span data-colorid="tyc332tzko">#Stimulus.DII.CMDreq.Quality_of_service</span></p><p><span data-colorid="czgvfdllc1">#CoverToggle.DII.CMDreq.Quality_of_service</span></p></td><td class="confluenceTd"><p>dii_seq</p><p>smi_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong><span data-colorid="g9nko83q4f">AUX</span></strong><span data-colorid="axrrrxykxs"> : Auxiliary field&nbsp;used to carry User-defined bits.</span></p><p><span data-colorid="c1nqmxt3iz">Random</span></p></td><td class="confluenceTd"><p>#Stimulus.DII.CMDreq.Ndp_user</p><p>#CoverToggle.DII.CMDreq.Ndp_user</p></td><td class="confluenceTd"><p>dii_seq</p><p>smi_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.5.2</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h4 id="Ncore3.4DIITestplan:-Str">Str</h4><div class="table-wrap"><table data-layout="full-width" data-local-id="4626e79f-e328-419f-9f3b-5cc7df8bb478" class="confluenceTable"><colgroup><col style="width: 484.0px;" /><col style="width: 238.0px;" /><col style="width: 121.0px;" /><col style="width: 116.0px;" /><col style="width: 91.0px;" /><col style="width: 83.0px;" /><col style="width: 246.0px;" /><col style="width: 61.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hashtag</p></th><th class="confluenceTh"><p>Where</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p><span data-colorid="q8cto70xzs">Check that RMessageId and target id is matching MessageId ad Initiator Id of the corresponding CmdReq</span></p></td><td class="confluenceTd"><p><span data-colorid="qja3c1vb62">#Check.DII.STRreq.RMessageId</span></p></td><td class="confluenceTd"><p>dii_txn</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="afweotrf9u">High</span></p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;section&nbsp;4.11.3.1</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Return buffer id : Check in case of NcWrite : rbid &lt;= num of rbs of writes</p></td><td class="confluenceTd"><p><span data-colorid="mc6g403wz9">#Check.DII.STRreq.Return_buffer_id</span></p><p><span data-colorid="lyfujs7god">#Cover.DII.STRreq.Return_buffer_id</span></p><p><br /></p></td><td class="confluenceTd"><p>dii_txn</p><p>smi_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="rw0hw2tv34">High</span></p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.11.3.1</p></td><td class="confluenceTd"><p>Check with Json parameter :&nbsp;nWttCtrlEntries</p></td></tr><tr><td class="confluenceTd"><p><span data-colorid="qtfc43vtjj">Make sure that smi_msg_type == STR_STATE(=&nbsp;0x7A)&nbsp;</span></p></td><td class="confluenceTd"><p><span data-colorid="u219emcwfw">#Check.DII.STRreq.Message_Type</span></p></td><td class="confluenceTd"><p>dii_txn</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.11.2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><span data-colorid="zfvfux5sye">Check, CMStatus field for expected value</span></p></td><td class="confluenceTd"><p>#Check.DII.STRreq.cm_status</p></td><td class="confluenceTd"><p>dii_txn</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.11.3.2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>No check for MPF1</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.11.3.5</p></td><td class="confluenceTd"><p>don't care field&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>No check for MPF2&nbsp;</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.11.3.6</p></td><td class="confluenceTd"><p>don't care field</p></td></tr><tr><td class="confluenceTd"><p>No check for IntfSize</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section&nbsp;4.11.3.7</p></td><td class="confluenceTd"><p>don't care field</p></td></tr></tbody></table></div><h4 id="Ncore3.4DIITestplan:-DtwReq"><strong>DtwReq</strong></h4><p><br /></p><div class="table-wrap"><table data-layout="full-width" data-local-id="71744307-d50f-4343-a2c1-f05077c0bbc7" class="confluenceTable"><colgroup><col style="width: 91.0px;" /><col style="width: 152.0px;" /><col style="width: 231.0px;" /><col style="width: 277.0px;" /><col style="width: 137.0px;" /><col style="width: 81.0px;" /><col style="width: 55.0px;" /><col style="width: 60.0px;" /><col style="width: 238.0px;" /><col style="width: 118.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Name of Field</p></th><th class="confluenceTh"><p>Description</p></th><th class="confluenceTh"><p>constraint</p></th><th class="confluenceTh"><p>Hash tag</p></th><th class="confluenceTh"><p>where</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td colspan="10" class="confluenceTd"><p><strong>DTWreq Header</strong></p></td></tr><tr><td class="confluenceTd"><p>&nbsp;Target Id</p></td><td class="confluenceTd"><p>&nbsp;Network identifier of the intended receiver</p></td><td class="confluenceTd"><p>= FUID of DII</p><p>Could be wrong funit id in case of Error tests</p></td><td class="confluenceTd"><p>#Check.DII.DtwReq.DiiFunitId</p></td><td class="confluenceTd"><p>dii_seq.svh</p><p><br /></p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.3</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>&nbsp;Initiator Id</p></td><td class="confluenceTd"><p>&nbsp;Network identifier of the sender</p></td><td class="confluenceTd"><p>= All FUID of AIUs</p><p>Should be same as Unit Id in the corresponding CmdReq</p></td><td class="confluenceTd"><p><span data-colorid="ddtxnolhv0">#Stimulus.DII.DTWreq.InitId</span></p></td><td class="confluenceTd"><p>dii_seq.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><span class="legacy-color-text-default">&nbsp;</span>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.3</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>CMType</p></td><td class="confluenceTd"><p>Type of Concerto C Message</p></td><td class="confluenceTd"><p><span data-colorid="iu3xduj5sc">DTW_NO_DATA&nbsp; = 0x90</span></p><p><span data-colorid="bneew9h32u">DTW_DATA_CLN = 0x91</span></p><p><span data-colorid="fez885priz">DTW_DATA_PTL = 0x92</span></p><p><span data-colorid="s7r5pd9s8s">DTW_DATA_DTY = 0x93</span></p></td><td class="confluenceTd"><p><span data-colorid="efms1nhwud">#Stimulus.DII.DTWreq.Msg_type</span></p><p><span data-colorid="d6qzwbqk13">#Check.DII.DTWreq.Msg_type</span></p><p /></td><td class="confluenceTd"><p>dii_seq.svh</p><p>dii_scoreboard.svh</p><p /></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.3</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Message Id</p></td><td class="confluenceTd"><p>Unique Message Identifier at sender</p></td><td class="confluenceTd"><p>random</p></td><td class="confluenceTd"><p><span data-colorid="nzjeq2jxy1">#Stimulus.DII.DTWreq.MessageId</span></p></td><td class="confluenceTd"><p>dii_seq.svh</p><p><br /></p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.3</p><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td colspan="10" class="confluenceTd"><p><strong>DTWreq Non-data payload</strong></p></td></tr><tr><td class="confluenceTd"><p>RBID</p></td><td class="confluenceTd"><p>Request buffer Identifier</p></td><td class="confluenceTd"><p>RBid is same as RBId from StrReq</p></td><td class="confluenceTd"><p><span data-colorid="onsgpar5jf">#Stimulus.DII.DTWreq.Return_buffer_id</span></p><p><span data-colorid="txzym5egwf">#Check.DII.DTWreq.Return_buffer_id</span></p><p><span data-colorid="mox7h4jzni">#Cover.DII.DTWreq.Return_buffer_id</span></p></td><td class="confluenceTd"><p>dii_seq.svh</p><p><span data-colorid="y5iaevr9r4">dii_txn.svh</span></p><p><span data-colorid="tx6n4dk8xh">smi_coverage.svh</span></p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.3</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>CMStatus</p></td><td class="confluenceTd"><p>Used to deliver Transport encountered error to the target Unit</p></td><td class="confluenceTd"><p>= 0 in case of no error testing</p><p><br /></p></td><td class="confluenceTd"><p>#Stimulus.DII.DTWreq.CMStatus_error</p></td><td class="confluenceTd"><p>dii_seq.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.3</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>RL</p></td><td class="confluenceTd"><p>Response Level</p></td><td class="confluenceTd"><p>SMI_RL_TRANSPORT = 'b01</p><p><span class="legacy-color-text-blue3">SMI_RL_COHERENCY = 'b10</span></p></td><td class="confluenceTd"><p>#Stimulus.DII.DTWreq.Response_level</p><p>#Check.DII.DTWreq.Response_level</p><p>#Cover.DII.DTWreq.Response_level</p></td><td class="confluenceTd"><p>dii_seq.svh</p><p>dii_txn.svh</p><p>smi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.3</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>TM</p></td><td class="confluenceTd"><p>Trance me</p></td><td class="confluenceTd"><p>= cmd_req.TM&nbsp;</p></td><td class="confluenceTd"><p><span data-colorid="lvkdoqghj8">#Check.DII.DTWreq.Trace_me</span></p><p><span data-colorid="yn31iy4041">#Cover.DII.DTWreq.Trace_me</span></p></td><td class="confluenceTd"><p>dii_txn.svh</p><p>smi_coverage.svh</p></td><td class="confluenceTd"><p><br />Y</p></td><td class="confluenceTd"><p><br />Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.3</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Primary</p></td><td class="confluenceTd"><p>Primary data</p></td><td class="confluenceTd"><p>Fixed to 1&nbsp;</p></td><td class="confluenceTd"><p><span data-colorid="a536z8r0q5">#Stimulus.DII.DTWreq.Primary_data</span></p><p><span data-colorid="lwispuex59">#Check.DII.DTWreq.Primary_data</span></p></td><td class="confluenceTd"><p><span data-colorid="igyfnu1sdp">dii_seq.svh</span></p><p><span data-colorid="ywqyxh2d6j">dii_txn.svh</span></p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.3</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>MPF1</p></td><td class="confluenceTd"><p>Multi-purpose field #1</p></td><td class="confluenceTd"><p>Don't care field</p></td><td class="confluenceTd"><p><span data-colorid="tiet0wyfof">NA</span></p></td><td class="confluenceTd"><p><span data-colorid="oe1oppn2yc">NA</span></p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.3</p></td><td class="confluenceTd"><p>don't care field</p></td></tr><tr><td class="confluenceTd"><p>MPF2</p></td><td class="confluenceTd"><p><span data-colorid="bjb5wqo7eq">Multi-purpose field #2</span></p></td><td class="confluenceTd"><p>Don't care field</p></td><td class="confluenceTd"><p><span data-colorid="mvky63bts1">NA</span></p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.3</p></td><td class="confluenceTd"><p>don't care field</p></td></tr><tr><td class="confluenceTd"><p>IntfSize</p></td><td class="confluenceTd"><p>Interface size</p></td><td class="confluenceTd"><p>Don't care field</p></td><td class="confluenceTd"><p><span data-colorid="b6tjj6n117">NA</span></p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.3</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>AUX</p></td><td class="confluenceTd"><p><span data-colorid="hbn39o5jne">Auxiliary data</span></p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>#CoverToggle.DII.DTWreq.Ndp_user</p></td><td class="confluenceTd"><p><span data-colorid="f1l3t9kzvv">smi_coverge.svh</span></p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.3</p></td><td rowspan="2" class="confluenceTd"><p><br /><br /></p></td></tr><tr><td class="confluenceTd"><p>MPROT</p></td><td class="confluenceTd"><p>Protection bits for DTWReq Message Non-data paylad</p></td><td class="confluenceTd"><p>MProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p>= 0 for nonResiliency</p></td><td class="confluenceTd"><p>#Check.DII.DTWreq.Ndp_protection</p></td><td class="confluenceTd"><p><span data-colorid="jfquehlxb1">dii_txn.svh</span></p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.3</p></td></tr><tr><td colspan="10" class="confluenceTd"><p><strong>Data Payload - Per Beat Contents</strong></p></td></tr><tr><td class="confluenceTd"><p>Data</p></td><td class="confluenceTd"><p>Data payload</p></td><td class="confluenceTd"><p>Random data</p></td><td class="confluenceTd"><p>#Stimulus.DII.DTWreq.Dp_data</p><p>#CoverToggle.DII.DTWreq.Dp_data.</p></td><td class="confluenceTd"><p><span data-colorid="lijev88tu5">dii_seq.svh</span></p><p><span data-colorid="ahg9tija46">smi_coverge</span></p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.3</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>BE</p></td><td class="confluenceTd"><p>Byte Enable</p></td><td class="confluenceTd"><p>BE as per DTW_DATA type,</p><p>for DTW_DATA_PTL, BE will be high only for valid bytes.</p><p>for DTW_NO_DATA, all BE should be 0.</p><p>for DTW_DATA_CLN, DTW_DATA_DTY all BE should be 1</p><p><br /></p></td><td class="confluenceTd"><p><span data-colorid="bivcxvksts">#Stimulus.DII.DTWreq.Byte_enable</span></p><p><span data-colorid="i35cj6v7fv">#CoverToggle.DII.DTWreq.Byte_enable</span></p></td><td class="confluenceTd"><p><span data-colorid="vhwjo20yqy">dii_seq.svh</span></p><p><span data-colorid="k4svsjcbrh">smi_coverge</span></p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.3</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Data Protection</p></td><td class="confluenceTd"><p>per DW, Parity or ECC</p></td><td class="confluenceTd"><p>calculating as per fnResiliencyProtectionType = ECC/Parity</p><p>= 0 for nonResiliency</p></td><td class="confluenceTd"><p>#Stimulus.DII.DTWreq.Dp_protection</p><p>#Check.DII.DTWreq.Dp_protection</p><p>#Cover.DII.DTWreq.Dp_protection</p></td><td class="confluenceTd"><p><span data-colorid="tzu7ba0s7d">dIi_seq.svh</span></p><p><span data-colorid="sgzq09momo">dii_txn.svh</span></p><p><span data-colorid="hlis3lkw95">smi_coverge.svh</span></p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.3</p></td><td rowspan="4" class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>DWId</p></td><td class="confluenceTd"><p>DW Identifier</p></td><td class="confluenceTd"><p>= depend of critical dw and data size</p><p><strong><span data-colorid="e9tpfa0nmi">dwid = transform(cmd:addr, cmd:intfsize)</span></strong></p></td><td class="confluenceTd"><p><span data-colorid="jlz8fwh9ka">#Stimulus.DII.DTWreq.Double_word_id</span></p><p><span data-colorid="yoozuvc94q">#Cover.DII.DTWreq.Double_word_id</span></p></td><td class="confluenceTd"><p><span data-colorid="yqqi5bevfh">dIi_seq.svh</span></p><p><span data-colorid="khfavnidaw">smi_coverge.svh</span></p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.3</p></td></tr><tr><td class="confluenceTd"><p>DBad</p></td><td class="confluenceTd"><p>Bad data indicator</p></td><td class="confluenceTd"><p>Random and poison may be present only when byte is enabled</p></td><td class="confluenceTd"><p>#Stimulus.DII.DTWreq.Poison</p><p>#CoverToggle.DII.DTWreq.Poison</p></td><td class="confluenceTd"><p><span data-colorid="kymiim6a4v">dIi_seq.svh</span></p><p><span data-colorid="feqnhqlsk9">smi_coverge.svh</span></p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.3</p></td></tr><tr><td class="confluenceTd"><p>AUX</p></td><td class="confluenceTd"><p>Auxiliary data, can carry USER bits</p></td><td class="confluenceTd"><p>random , can be used to carry USER bits</p></td><td class="confluenceTd"><p>#Stimulus.DII.DTWreq.Dp_user</p><p>#CoverToggle.DII.DTWreq.Dp_user</p></td><td class="confluenceTd"><p><span data-colorid="z99u3umd1z">smi_seq.svh</span></p><p><span data-colorid="wc1qfxlhse">smi_coverge.svhY</span></p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.3</p></td></tr></tbody></table></div><h4 id="Ncore3.4DIITestplan:-DtwRsp"><strong>DtwRsp</strong></h4><h4 id="Ncore3.4DIITestplan:-FunctionalChecksandCoverage"><strong>Functional Checks and Coverage</strong></h4><div class="table-wrap"><table data-layout="full-width" data-local-id="4debd2ef-d4bc-4865-8471-20ab4e66a8f8" class="confluenceTable"><colgroup><col style="width: 596.0px;" /><col style="width: 338.0px;" /><col style="width: 63.0px;" /><col style="width: 92.0px;" /><col style="width: 65.0px;" /><col style="width: 66.0px;" /><col style="width: 164.0px;" /><col style="width: 56.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hashtag</p></th><th class="confluenceTh"><p>Where</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p><span data-colorid="xv196teli6">Check, RMessageId and Target_id is matching MessageId and src_id of the corresponding DTWreq</span></p></td><td class="confluenceTd"><p>#Check.DII.<span data-colorid="bv8r6xgvba">DtwRsp.ReadInflight</span></p></td><td class="confluenceTd"><p>dii_txn</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="eas6nzxeu1">High</span></p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><span data-colorid="ae7egqnleb">Check cmstatus values :</span></p><p><strong><span data-colorid="jpwrwwx2h8">EWA cmstatus has no error : if cmdReq.vz= 0 ==&gt; cmstatus = 8'b0</span></strong></p></td><td class="confluenceTd"><p>#CheckTime.DII.DTWrsp.Cmstatus</p><p><br /></p></td><td class="confluenceTd"><p>dii_txn</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="hvyppy9lsr">High</span></p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.1</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><span data-colorid="hfxelduto9">Make sure that smi_msg_type ==&nbsp; 0xF3</span></p></td><td class="confluenceTd"><p><span data-colorid="rvq0lfdfzt">#Check.DII.DTwrsp.Message_Type</span></p></td><td class="confluenceTd"><p>dii_txn</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.1</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check if DtwReq.RL = 2'01 DII should send DtwRsp after receiving AXI B transaction</p></td><td class="confluenceTd"><p>#CheckTime.DII.DTWrsp.Sequence</p></td><td class="confluenceTd"><p>dii_txn</p><p><br /></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>&nbsp;Section 4.8.1</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h4 id="Ncore3.4DIITestplan:-DtrReq"><strong>DtrReq</strong></h4><h4 id="Ncore3.4DIITestplan:-FunctionalChecksandCoverage.1"><strong>Functional Checks and Coverage</strong></h4><div class="table-wrap"><table data-layout="full-width" data-local-id="540635c7-f6a8-4af6-8761-f13409cfbc27" class="confluenceTable"><colgroup><col style="width: 561.0px;" /><col style="width: 317.0px;" /><col style="width: 89.0px;" /><col style="width: 80.0px;" /><col style="width: 48.0px;" /><col style="width: 48.0px;" /><col style="width: 218.0px;" /><col style="width: 79.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hashtag</p></th><th class="confluenceTh"><p>Where</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p><span data-colorid="ye3dikqqpg">Check, RMessageId and Target_id is matching MessageId and src_id of the corresponding cmdReq</span></p></td><td class="confluenceTd"><p>#Check.DII.<span data-colorid="wp1oqbgn1g">DtrReq.ReadInflight</span></p></td><td class="confluenceTd"><p>dii_txn</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="gkha564z8r">High</span></p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section 4.7.4</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><span data-colorid="zij5b5c0hj">Make sure that smi_msg_type == DTR_DATA_INV (=&nbsp;0x80)&nbsp;</span></p></td><td class="confluenceTd"><p><span data-colorid="lwk9zr53vo">#Check.DII.DTRreq.Msg_type&nbsp;</span></p><p><br /></p></td><td class="confluenceTd"><p>dii_txn</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="ch2fhzitm9">High</span></p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section 4.7.4</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><span data-colorid="fgl7dg5dry">Check response level with expected value</span></p></td><td class="confluenceTd"><p><span data-colorid="tffmg961ad">#Check.DII.DTRreq.Response_level</span></p><p><span data-colorid="nqzq4hmru1">#Cover.DII.DTRreq.Response_level</span></p></td><td class="confluenceTd"><p>dii_txn</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section 4.7.4</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check that DTRreq has the same TM as its CmdReq</p><p>Cover trace_me field {0,1}</p></td><td class="confluenceTd"><p><span data-colorid="ayli1o3xe0">#Check.DII.DTRreq.Trace_me</span></p><p><span data-colorid="afckxq18pb">#Cover.DII.DTRreq.Trace_me</span></p></td><td class="confluenceTd"><p>dii_txn</p><p>smi_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section 4.7.4</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>No check for MPF1 field for DTRreq</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section 4.7.4</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check and cover MPROT :&nbsp;</p><p>Protection bits for DTRReq Message Non-data paylad</p></td><td class="confluenceTd"><p>#Check.DII.DTRreq.Ndp_protection</p><p>#Cover.DII.DTRreq.Ndp_protection</p></td><td class="confluenceTd"><p>dii_txn</p><p>smi_coverage</p></td><td class="confluenceTd"><p><span data-colorid="nq7o8zeset">Done</span></p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section 4.7.4</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><span data-colorid="lb5hx2d71e">Check Data payload</span></p></td><td class="confluenceTd"><p><span data-colorid="oscl3xl8jr">#Check.DII.DTRreq.Data</span></p></td><td class="confluenceTd"><p>dii_txn</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section 4.7.4</p></td><td class="confluenceTd"><p>Data Payload</p></td></tr><tr><td class="confluenceTd"><p>Check and cover double word id (dwid)</p><p><br /></p></td><td class="confluenceTd"><p>#Check.DII.DTRreq.Double_word_id</p><p>#Cover.DII.DTRreq.Double_word_id</p></td><td class="confluenceTd"><p>dii_txn</p><p>smi_coverage</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section 4.7.4</p></td><td class="confluenceTd"><p>Data Payload</p></td></tr><tr><td class="confluenceTd"><p>Check dp dbad&nbsp;</p></td><td class="confluenceTd"><p>#Check.DII.DTRreq.dp_dbad</p></td><td class="confluenceTd"><p>dii_txn</p><p><br /></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section 4.7.4</p></td><td class="confluenceTd"><p>Data Payload</p></td></tr><tr><td class="confluenceTd"><p>Check and cover Data Protection (per DW, Parity or ECC)</p></td><td class="confluenceTd"><p>#Check.DII.DTRreq.Dp_protection</p><p>#Cover.DII.DTRreq.Dp_protection</p></td><td class="confluenceTd"><p><span data-colorid="ru31im4fyy">dii_txn.svh</span></p><p>smi_coverage.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section 4.7.4</p></td><td class="confluenceTd"><p>Data Payload</p></td></tr><tr><td class="confluenceTd"><p>check dp aux (dp_user : derived from axi ruser)</p></td><td class="confluenceTd"><p><span data-colorid="pwqu50a9tf">#Check.DII.DTRreq.Dp_user</span></p></td><td class="confluenceTd"><p>dii_txn</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section 4.7.4</p></td><td class="confluenceTd"><p>Data Payload</p><p><br /></p></td></tr></tbody></table></div><h4 id="Ncore3.4DIITestplan:-DtrRsp"><strong>DtrRsp</strong>&nbsp;</h4><h4 id="Ncore3.4DIITestplan:-FunctionalChecksandCoverage.2"><strong>Functional Checks and Coverage</strong></h4><div class="table-wrap"><table data-layout="full-width" data-local-id="16712ba2-a802-4a53-8730-e5c4c4a76f11" class="confluenceTable"><colgroup><col style="width: 493.0px;" /><col style="width: 375.0px;" /><col style="width: 51.0px;" /><col style="width: 96.0px;" /><col style="width: 48.0px;" /><col style="width: 54.0px;" /><col style="width: 259.0px;" /><col style="width: 64.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hashtag</p></th><th class="confluenceTh"><p>Where</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p><span data-colorid="mjn5dywa0j">Check, RMessageId is matching MessageId of the corresponding DtrReq</span></p></td><td class="confluenceTd"><p>#Check.DII.<span data-colorid="xxtj6lh1y2">DtrRsp.RMessageId</span></p></td><td class="confluenceTd"><p>dii_txn</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="lo9iqutkad">High</span></p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section 4.7.6</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><span data-colorid="qdxjn140bb">Check, if DII will receive DtrRsp with wrong FunitId , it will drop the txn</span></p></td><td class="confluenceTd"><p><span data-colorid="z5gutt97jw">#Check.DII.DTrRsp.FunitId</span></p><p><br /></p></td><td class="confluenceTd"><p>dii_txn</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="hhfrnsazjg">High</span></p></td><td class="confluenceTd"><p>ConcertoCProtocolArch_NoCB_92_MF</p><p>section 4.7.6</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><p><strong>AXI Bus :</strong></p><p><strong>AXI sequence :</strong></p><h4 id="Ncore3.4DIITestplan:-FunctionalChecksandcoverage"><strong>Functional Checks and coverage</strong></h4><div class="table-wrap"><table data-layout="full-width" data-local-id="24de5db0-981d-4690-a56e-2ec231fb5e4f" class="confluenceTable"><colgroup><col style="width: 494.0px;" /><col style="width: 220.0px;" /><col style="width: 133.0px;" /><col style="width: 98.0px;" /><col style="width: 48.0px;" /><col style="width: 64.0px;" /><col style="width: 318.0px;" /><col style="width: 65.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hashtag</p></th><th class="confluenceTh"><p>Where</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Cover axi transaction types =&nbsp;{axi read, axi write}</p><p><br /></p></td><td class="confluenceTd"><p><span data-colorid="l07yvctd81">#Cover.DII.axi_txn_type</span></p></td><td class="confluenceTd"><p>dii_coverage.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="e8qj3zbb26">High</span></p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;4.5</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><span data-colorid="j3c5okkt28">Check that axi message is correctly sequenced with respect to DII txns&nbsp;</span></p></td><td class="confluenceTd"><p>#CheckTime.DII.ar.Sequence</p><p>#CheckTime.DII.aw.Sequence</p><p>#CheckTime.DII.r.Sequence</p><p>#CheckTime.DII.b.Sequence</p><p><br /></p></td><td class="confluenceTd"><p>dii_scoreboard.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="e3ximp8sfg">High</span></p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;4.5</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover axi write addr and axi write data time sequence :</p><p>addr_after_data&nbsp;</p><p>addr_before_data&nbsp;<br />addr_with_data&nbsp;</p></td><td class="confluenceTd"><p><span data-colorid="k7prk9gmkg">#CoverTime.DII.aw_w.sequence</span></p></td><td class="confluenceTd"><p>dii_coverage.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;4.5</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><p><br /></p><h4 id="Ncore3.4DIITestplan:-AXIWrite/ReadAddr(AX):"><strong>AXI Write/Read Addr (AX) :</strong></h4><p>Same scenarios are for both AXI write addr and AXI read addr :&nbsp;</p><p><br /></p><div class="table-wrap"><table data-layout="full-width" data-local-id="a81b13b3-a27e-4d44-ba44-c9097d04ad0b" class="confluenceTable"><colgroup><col style="width: 328.0px;" /><col style="width: 185.0px;" /><col style="width: 234.0px;" /><col style="width: 111.0px;" /><col style="width: 66.0px;" /><col style="width: 73.0px;" /><col style="width: 360.0px;" /><col style="width: 83.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hashtag</p></th><th class="confluenceTh"><p>Where</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Cover axid</p><p><br /></p></td><td class="confluenceTd"><p>#Cover.DII.ar.Arid</p><p>#Cover.DII.aw.Awid</p></td><td class="confluenceTd"><p>dii_coverage.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="n65o2hnk2y">High</span></p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;4.5</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><span data-colorid="yck48qofia">Check axaddr with expected value</span></p></td><td class="confluenceTd"><p>#Check.DII.ar.Address</p><p>#Cover.DII.aw.Address</p></td><td class="confluenceTd"><p>dii_txn.svh</p><p><span data-colorid="rmlvcra7bj">ConcertoAxiHelperFunctions.svh</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="l8dvdx8o1s">High</span></p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;4.5&nbsp;and&nbsp;section&nbsp;9.4</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check axLen&nbsp;<span data-colorid="o4mt6s15tx">with expected value</span></p></td><td class="confluenceTd"><p>#Check.DII.ar.Length</p><p>#Check.DII.aw.Length</p></td><td class="confluenceTd"><p>dii_txn.svh</p><p><span data-colorid="h864wu6vw8">ConcertoAxiHelperFunctions.svh</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="uuybtknyy2">High</span></p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;4.5&nbsp; and&nbsp;section&nbsp;9.3</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check axsize&nbsp;<span data-colorid="gv7td4934z">with expected value</span></p></td><td class="confluenceTd"><p>#Check.DII.ar.Size</p><p>#Check.DII.aw.Size</p></td><td class="confluenceTd"><p>dii_txn.svh</p><p><span data-colorid="w35ukrei03">ConcertoAxiHelperFunctions.svh</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="avnbc1ugj8">High</span></p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;4.5 and&nbsp;section&nbsp;9.3</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check axburst&nbsp;<span data-colorid="v2eh5x709d">with expected value</span></p></td><td class="confluenceTd"><p>#Check.DII.ar.Burst</p><p>#Check.DII.aw.Burst</p></td><td class="confluenceTd"><p>dii_txn.svh</p><p><span data-colorid="cuey8wh3f7">ConcertoAxiHelperFunctions.svh</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;4.5</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><span data-colorid="sdkxm88u5z">Check axlock == cmdReq.es</span></p></td><td class="confluenceTd"><p>#Check.DII.ar.Lock</p><p>#Check.DII.aw.Lock</p></td><td class="confluenceTd"><p>dii_txn.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;4.5</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check axcache&nbsp;<span data-colorid="jebwfu3boz">with expected value</span></p><p><span data-colorid="wnwkkj76ue">derived from&nbsp;{cmd.smi_st, cmd.smi_vz, cmd.smi_order}</span></p></td><td class="confluenceTd"><p>#Check.DII.ar.Cache</p><p>#Check.DII.aw.Cache</p></td><td class="confluenceTd"><p>dii_txn.svh</p><p><span data-colorid="b01sp1s1nl">ConcertoAxiHelperFunctions.svh</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;4.5&nbsp;and&nbsp;section&nbsp;10.0</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check axprot ==<span data-colorid="rnkhkoftd0">{1b'0, cmdRq.ns, cmdReq.pr }</span></p></td><td class="confluenceTd"><p>#Check.DII.ar.Protection</p><p>#Check.DII.aw.Protection</p></td><td class="confluenceTd"><p>dii_txn.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;4.5</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check axQos == cmdReq.Qos</p></td><td class="confluenceTd"><p>#Check.DII.ar.Qos</p><p>#Check.DII.aw.Qos</p></td><td class="confluenceTd"><p>dii_txn.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;4.5</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Axregion don't care field for dii&nbsp;</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;4.5</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check axuser == cmdReq.aux&nbsp;<span data-colorid="fr8rf5oppn">&nbsp;if Wxuser&gt;0</span></p></td><td class="confluenceTd"><p>#Check.DII.ar.User</p><p>#Check.DII.aw.User</p></td><td class="confluenceTd"><p>dii_txn</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;4.5</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h4 id="Ncore3.4DIITestplan:-AXIWriteData(W)"><strong>AXI Write Data (W)</strong></h4><div class="table-wrap"><table data-layout="full-width" data-local-id="4989941e-da9e-467e-9fc1-9d37a80618a8" class="confluenceTable"><colgroup><col style="width: 473.0px;" /><col style="width: 133.0px;" /><col style="width: 234.0px;" /><col style="width: 100.0px;" /><col style="width: 50.0px;" /><col style="width: 57.0px;" /><col style="width: 326.0px;" /><col style="width: 67.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hashtag</p></th><th class="confluenceTh"><p>Where</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Check wData with expected value (derived from dtwReq.dp_data)</p><p><br /></p></td><td class="confluenceTd"><p><span data-colorid="v9n2n8mx4d">#Check.DII.w.Data</span></p></td><td class="confluenceTd"><p>dii_txn.svh</p><p><span data-colorid="bhchtn0luy">ConcertoAxiHelperFunctions.svh</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="hr22soh0fo">High</span></p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;4.5</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><span data-colorid="n0e5uj15al">Check wStrb with expect value&nbsp;</span></p></td><td class="confluenceTd"><p><span data-colorid="khkp7deuno">#Check.DII.w.Strb</span></p></td><td class="confluenceTd"><p>dii_txn.svh</p><p><span data-colorid="ehmw9tweju">ConcertoAxiHelperFunctions.svh</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="dnbuf7bzba">High</span></p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;4.5</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check that wUser ==&nbsp;<span data-colorid="rk3w72bedk">DtwReq.smi_ndp_aux</span></p></td><td class="confluenceTd"><p><span data-colorid="trvr9zjqzt">#Check.DII.w.User</span></p></td><td class="confluenceTd"><p>dii_txn.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="n9esj6zamw">High</span></p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;4.5</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h4 id="Ncore3.4DIITestplan:-AXIreadData(R)">AXI read Data (R)</h4><div class="table-wrap"><table data-layout="full-width" data-local-id="ccb8775f-9c49-4f3c-9b96-0683ec4464b1" class="confluenceTable"><colgroup><col style="width: 263.0px;" /><col style="width: 226.0px;" /><col style="width: 199.0px;" /><col style="width: 125.0px;" /><col style="width: 74.0px;" /><col style="width: 83.0px;" /><col style="width: 311.0px;" /><col style="width: 159.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hashtag</p></th><th class="confluenceTh"><p>Where</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Check that rid == arid</p><p><br /></p></td><td class="confluenceTd"><p><span data-colorid="lc0woia1eg">#Check.DII.r.Id</span></p></td><td class="confluenceTd"><p>dii_txn.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="fivxmqvdqc">High</span></p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;4.5</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><span data-colorid="uniz48f57n">Cover the toggle of rdata</span></p></td><td class="confluenceTd"><p><span data-colorid="hzn5vok492">#CoverToggle.DII.r.Rdata</span></p></td><td class="confluenceTd"><p>dii_coverage.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="swlajl6iot">Medium</span></p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;4.5</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover rresp_per_beat :</p><p>{OKAY, EXOKAY,SLVERR, DECERR}</p></td><td class="confluenceTd"><p><span data-colorid="nu6kwwvpoi">#Cover.DII.r.rresp_per_beat</span></p></td><td class="confluenceTd"><p>dii_scoreboard.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="u1poy35fag">High</span></p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;4.5</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><p><br /></p><h4 id="Ncore3.4DIITestplan:-AXIwriteresponse(B)">AXI write response (B)</h4><div class="table-wrap"><table data-layout="full-width" data-local-id="356db4be-47b8-4b5b-80d2-1ceb73259d68" class="confluenceTable"><colgroup><col style="width: 336.0px;" /><col style="width: 172.0px;" /><col style="width: 155.0px;" /><col style="width: 128.0px;" /><col style="width: 64.0px;" /><col style="width: 84.0px;" /><col style="width: 416.0px;" /><col style="width: 85.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hashtag</p></th><th class="confluenceTh"><p>Where</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Check that&nbsp;<span data-colorid="o7veq6og2x">bid == awid</span></p><p><br /></p></td><td class="confluenceTd"><p><span data-colorid="hhsdv783c1">#Check.DII.b.Id</span></p></td><td class="confluenceTd"><p>dii_txn.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="m6rqpf1ozy">High</span></p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;4.5</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover <span data-colorid="nr75o8uxa7">bresp&nbsp;:</span></p><p>{OKAY, EXOKAY,SLVERR, DECERR}</p></td><td class="confluenceTd"><p><span data-colorid="kdygll5k91">#Cover.DII.b.bresp</span></p></td><td class="confluenceTd"><p>dii_coverage.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="rdzu4md0fw">High</span></p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;4.5</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover buser signal</p></td><td class="confluenceTd"><p><span data-colorid="t3an2fmd87">#Cover.DII.b.buser</span></p></td><td class="confluenceTd"><p>dii_coverage.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="c8xlede82c">Medium</span></p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;4.5</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h3 id="Ncore3.4DIITestplan:-Ordering"><strong>Ordering</strong></h3><p><strong>RO: Request Order/Ordered Write Observation (OR=10), EO: Endpoint Order (OR=11), WO : write Order (OR=01)</strong></p><div class="table-wrap"><table data-layout="full-width" data-local-id="46e90a98-94bf-4006-bbdc-3da727e41680" class="confluenceTable"><colgroup><col style="width: 365.0px;" /><col style="width: 314.0px;" /><col style="width: 120.0px;" /><col style="width: 102.0px;" /><col style="width: 61.0px;" /><col style="width: 67.0px;" /><col style="width: 240.0px;" /><col style="width: 171.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hashtag</p></th><th class="confluenceTh"><p>Where</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Check and cover :&nbsp; RO vs RO</p><p>Order should be guaranteed if (txn.cmd.order == REQUEST)</p><p>&amp; (outstanding_txn.cmd.order == REQUEST)</p><p>&amp; same(cmd.smi_src_unit_id)</p><p>&amp; same(cmd.cacheline())</p><p>ordered</p></td><td class="confluenceTd"><p>#Check.DII.Order_req_with_req_outstanding</p><p>#Cover.DII.Order_req_with_req_outstanding</p></td><td class="confluenceTd"><p>dii_txn.svh</p><p>dii_coverage.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="ngr3kvfyoh">High</span></p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;7.2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check and cover : OR vs EO</p><p>Order should be guaranteed if (txn.cmd.order == REQUEST)</p><p>&amp; (outstanding_txn.cmd.order == Endpoint)</p><p>&amp; same(cmd.smi_src_unit_id)</p><p>&amp; same(cmd.cacheline())</p></td><td class="confluenceTd"><p><span data-colorid="c41p4p3lmo">#Check.DII.Order_req_with_ep_outstanding</span></p><p><span data-colorid="wjiiej9n57">#Cover.DII.Order_req_with_ep_outstanding</span></p><p><br /></p></td><td class="confluenceTd"><p>dii_txn.svh</p><p>dii_coverage.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="fe2q71trbx">Medium</span></p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;7.2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check and cover : EO vs RO</p><p>Order should be guaranteed if (txn.cmd.order == Endpoint)</p><p>&amp; (outstanding_txn.cmd.order == REQUEST)</p><p>&amp; same(cmd.smi_src_unit_id)</p><p>&amp; same(cmd.cacheline())</p></td><td class="confluenceTd"><p /><p><span data-colorid="pz5jqmjngr">#Cover.DII.Order_ep_with_req_outstanding</span></p></td><td class="confluenceTd"><p /><p>dii_coverage.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="r8dbozpta9">High</span></p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;7.2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check and cover : EO vs EO</p><p>Order should be guaranteed if (txn.cmd.order == Endpoint)</p><p>&amp; (outstanding_txn.cmd.order == Endpoint)</p><p>&amp; same(cmd.smi_src_unit_id)</p><p>&amp; same(Endpoint)</p></td><td class="confluenceTd"><p><span data-colorid="lnh05vg2bc">#Check.DII.Order_ep_with_ep_outstanding</span></p><p><span data-colorid="b9rsura5ks">#Cover.DII.Order_ep_with_ep_outstanding</span></p></td><td class="confluenceTd"><p>dii_txn.svh</p><p>dii_coverage.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;7.2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check that all writes with write order (OR=01) from same initiator will be put in order&nbsp;</p></td><td class="confluenceTd"><p><span data-colorid="n1w5v1evfx">#Check.DII.Order_write</span></p><p><br /></p></td><td class="confluenceTd"><p>dii_txn.svh</p><p><br /></p></td><td class="confluenceTd"><p>Done</p><p><br /></p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;7.2</p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-10000" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_16170841_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-10000" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-10000</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
</p></td></tr><tr><td class="confluenceTd"><p>Check that all writes with EO or RO from same initiator are in order, regardless address&nbsp;&nbsp;</p></td><td class="confluenceTd"><p>#Check.DII.Order_wr_obs</p><p>#Cover.DII.Order_wr_obs</p></td><td class="confluenceTd"><p>dii_txn.svh</p><p>dii_coverage.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore 3.2 DII Micro Architecture Specification</p><p>section&nbsp;7.2</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h2 id="Ncore3.4DIITestplan:-EndofsimulationChecks"><strong>End of simulation Checks&nbsp;</strong></h2><p><span data-colorid="na51l2u5oa">Following checks are done at end of simulation :&nbsp;</span></p><div class="table-wrap"><table data-layout="wide" data-local-id="675a4213-d8ec-40ee-8edb-b281d1248545" class="confluenceTable"><colgroup><col style="width: 274.0px;" /><col style="width: 305.0px;" /><col style="width: 128.0px;" /><col style="width: 117.0px;" /><col style="width: 58.0px;" /><col style="width: 78.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hashtag</p></th><th class="confluenceTh"><p>Where</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p><span data-colorid="yv7atjlgvl">No txns outstanding</span></p></td><td class="confluenceTd"><p>#Check.DII.EndOfSim.all_completed</p></td><td class="confluenceTd"><p>dii_scoreboard</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><span data-colorid="w3t5t6ablr">all ordering are resolved</span></p></td><td class="confluenceTd"><p><span data-colorid="qjpxe42h98">#Check.DII.EndOfSim.order_resolved</span></p><p><br /></p></td><td class="confluenceTd"><p>dii_scorebaord</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>all axi write transaction have aw&nbsp;</p></td><td class="confluenceTd"><p>#Check.DII.EndOfSim.axi_w_aw</p></td><td class="confluenceTd"><p>dii_scorebaord</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>all wtt entries are deallocated&nbsp;</p></td><td class="confluenceTd"><p>#Check.DII.EndOfSim.wtt_entries</p></td><td class="confluenceTd"><p>dii_scorebaord</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>all Rtt entries are deallocated&nbsp;</p></td><td class="confluenceTd"><p>#Check.DII.EndOfSim.rtt_entries</p></td><td class="confluenceTd"><p>dii_scorebaord</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h2 id="Ncore3.4DIITestplan:-Perfcounter"><strong>Perf counter</strong></h2><h3 id="Ncore3.4DIITestplan:-PMONuArchitecture:"><strong>PMON uArchitecture :</strong></h3><span class="confluence-embedded-file-wrapper image-left-wrapper"><img class="confluence-embedded-image image-left" src="https://arterisip.atlassian.net/wiki/download/attachments/16170841/image2022-5-3_11-48-48.png?api=v2" /></span><h3 id="Ncore3.4DIITestplan:-PmonPresentation:"><strong>Pmon Presentation :</strong></h3><p>The performance counter unit can track and report upto 31 events. The Ncore unit instantiating the performance unit<br />specifies the events. These events maybe single bit or multi bit events. The performance counter unit can be configured to implement either 4 or 8 counters.<br />Each counter is implemented as a 64 bit counter that is capable of counting upto 2 events at a time with following<br />counter modes<strong> :&nbsp;</strong></p><p><strong>1. Normal count: </strong>In this mode the counter counts both the events together, if both the events are asserted then<br />it is counted as two, if one event is asserted then it is counted as one<br /><strong>2. AND count: </strong>In this mode the counter counts one if both the events are asserted.<br /><strong>3. XOR count: </strong>In this mode the counter counts one only if one event is asserted and the other is de asserted.<br /><strong>4. Instantaneous count: </strong>In this mode the counter provides the instantaneous value of the multi bit event as is.<br /><strong>5. 32-bit count: I</strong>n this mode the 64 bit counter acts as two 32 bit counters for two separate events</p><p>The counter reports count via 2 registers one is a 32-bit count register that reports lower 32 bits and another configurable<br />register which supports<br /><strong>1. Capturing the upper 32 bits of the count</strong><br /><strong>2. Used as an accumulation register for IIR filter</strong><br /><strong>3. Use as max/saturation value for accumulation events</strong><br /><strong>4. Use as 32 bit counter for second event</strong></p><h3 id="Ncore3.4DIITestplan:-Pmonlegacyfeatures(Ncore3.2):"><strong>Pmon legacy features (Ncore3.2) :</strong></h3><h4 id="Ncore3.4DIITestplan:-Stimulus">Stimulus</h4><div class="table-wrap"><table data-layout="full-width" data-local-id="f62f86c7-0cf9-459b-81ea-dde99968423b" class="confluenceTable"><colgroup><col style="width: 207.0px;" /><col style="width: 291.0px;" /><col style="width: 154.0px;" /><col style="width: 251.0px;" /><col style="width: 115.0px;" /><col style="width: 89.0px;" /><col style="width: 93.0px;" /><col style="width: 123.0px;" /><col style="width: 117.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hashtag</p></th><th class="confluenceTh"><p>Where</p></th><th class="confluenceTh"><p style="text-align: center;">Testcase name</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Configuration sequence should set xCNTCR count enable field to 1 to enable and 0 to disable one counter for DII</p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.EnableDisable</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_bring_up_test</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="fph2459kex">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Configuration sequence should set xCNTCR &ldquo;count clear&nbsp; field to 1 to clear counter for DII</p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.Clear</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">perfmon_counter_local_enable</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li></ul></td><td class="confluenceTd"><p>Check the clear of CNTVR &amp; CNTSR</p></td></tr><tr><td class="confluenceTd"><p><strong>Normal counter mode</strong> : Configuration sequence should set</p><p>xCNTCR fields as:</p><p><br /></p><p>Counter control = 000 &ndash; Normal count</p><p>SSR count = 001 &ndash; Capture upper 63:31 count in CNTSR</p><p>Filter select = 0</p><p>Minimum stall Period = 0</p><p>Count event Second = Tx 0 stall event</p><p>Count event First = Tx 1 stall event</p><p><br /></p><p>2- enable counter</p><p>3- Start DII dataflow</p><p>4 &ndash; disable counter</p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.NormalMode</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_normal</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.2</strong></p></li><li><p><strong>Section 1.3.3</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>AND counter mode</strong> : Configuration sequence should set</p><p>xCNTCR fields as:</p><p><br /></p><p>Counter control = 001 &ndash; And count</p><p>SSR count = 001 &ndash; Capture upper 63:31 count in CNTSR</p><p>Filter select = 0</p><p>Minimum stall Period = 0</p><p>Count event Second = Tx 0 stall event</p><p>Count event First = Tx 1 stall event</p><p><br /></p><p>2- enable counter</p><p>3- Start DII dataflow</p><p>4 &ndash; disable counter</p></td><td class="confluenceTd"><p><br /></p><p>#Stimulus.DII.Pmon.v3.2.AndMode<br /></p><p><br /></p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_and</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.2</strong></p></li><li><p><strong>Section 1.3.3</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>XOR counter mode</strong> : Configuration sequence should set</p><p>xCNTCR fields as:</p><p><br /></p><p>Counter control = 002 &ndash; XOR count</p><p>SSR count = 001 &ndash; Capture upper 63:31 count in CNTSR</p><p>Filter select =0</p><p>Minimum stall Period = 0</p><p>Count event Second = Tx 0 stall event</p><p>Count event First = Tx 1 stall event</p><p>2- enable counter</p><p>3- Start DII dataflow</p><p>4 &ndash; disable counter</p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.XorMode</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p><p><br /></p><p><br /></p></td><td class="confluenceTd"><p>perfmon_counter_xor</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.2</strong></p></li><li><p><strong>Section 1.3.3</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>Static counter mode</strong> : Configuration sequence should set</p><p>xCNTCR fields as:</p><p><br /></p><p>Counter control = 003 &ndash; Static count</p><p>SSR count = 001 &ndash; Capture upper 63:31 count in CNTSR</p><p>Filter select = 0</p><p>Minimum stall Period = 0</p><p>Count event Second = Disable (=0)</p><p>Count event First =&nbsp;Active_WTT_entries</p><p>2- enable counter</p><p>3- Start DII dataflow</p><p>4 &ndash; disable counter</p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.StaticMode</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p><p><br /></p></td><td class="confluenceTd"><p>perfmon_counter_Static</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.2</strong></p></li><li><p><strong>Section 1.3.3</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>SMI_0_Tx_Stall_event :</strong></p><p>1- Configuration sequence should set</p><p>xCNTCR fields as:</p><p><br /></p><p>Counter control = 000 &ndash; Normal count</p><p>SSR count = 001 &ndash; Capture upper 63:31 count in CNTSR</p><p>Filter select = 0</p><p>Minimum stall Period = 0</p><p>Count event Second = Tx 0 stall event</p><p>Count event First = Tx 0 stall event (or disable)</p><p><br /></p><p>2- enable counter</p><p>3- Start DII dataflow</p><p>4 &ndash; disable counter</p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.Tx0Stall</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_smi_tx0</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>SMI_1_Tx_Stall_event&nbsp; :</strong></p><p>1- Configuration sequence should set</p><p>xCNTCR fields as:</p><p><br /></p><p>Counter control = 000 &ndash; Normal count</p><p>SSR count = 001 &ndash; Capture upper 63:31 count in CNTSR</p><p>Filter select = 0</p><p>Minimum stall Period = 0</p><p>Count event Second = Tx 1 stall event</p><p>Count event First = Tx 1 stall event</p><p><br /></p><p>2- enable counter</p><p>3- Start DII dataflow</p><p>4 &ndash; disable counter</p><p><br /></p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.Tx1Stall</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_smi_tx1</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>SMI_2_Tx_Stall_event :</strong></p><p>Configuration sequence should set</p><p>xCNTCR fields as:</p><p><br /></p><p>Counter control = 000 &ndash; Normal count</p><p>SSR count = 001 &ndash; Capture upper 63:31 count in CNTSR</p><p>Filter select = 0</p><p>Minimum stall Period = 0</p><p>Count event Second = Tx 2 stall event</p><p>Count event First = Tx 2 stall event</p><p>2- enable counter</p><p>3- Start DII dataflow</p><p>4 &ndash; disable counter</p><p><br /></p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.Tx2Stall</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_smi_tx2</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>SMI_0_Rx_Stall_event :</strong></p><p>Configuration sequence should set</p><p>xCNTCR fields as:</p><p><br /></p><p>Counter control = 000 &ndash; Normal count</p><p>SSR count = 001 &ndash; Capture upper 63:31 count in CNTSR</p><p>Filter select = 0</p><p>Minimum stall Period = 0</p><p>Count event Second = Rx 0 stall event</p><p>Count event First = Rx 0 stall event</p><p>2- enable counter</p><p>3- Start DII dataflow</p><p>4 &ndash; disable counter</p><p><br /></p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.Rx0Stall</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_smi_rx0</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="cp80aipftk">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>SMI_1_Rx_Stall_event :</strong></p><p>Configuration sequence should set</p><p>xCNTCR fields as:</p><p><br /></p><p>Counter control = 000 &ndash; Normal count</p><p>SSR count = 001 &ndash; Capture upper 63:31 count in CNTSR</p><p>Filter select = 0</p><p>Minimum stall Period = 0</p><p>Count event Second = Rx 1 stall event</p><p>Count event First = Rx 1 stall event</p><p>2- enable counter</p><p>3- Start DII dataflow</p><p>4 &ndash; disable counter</p><p><br /></p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.Rx1Stall</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_smi_rx1</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="oc190ontba">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>SMI_2_Rx_Stall_event :</strong></p><p>Configuration sequence should set</p><p>xCNTCR fields as:</p><p><br /></p><p>Counter control = 000 &ndash; Normal count</p><p>SSR count = 001 &ndash; Capture upper 63:31 count in CNTSR</p><p>Filter select = 0</p><p>Minimum stall Period = 0</p><p>Count event Second = Rx 2 stall event</p><p>Count event First = Rx 2 stall event</p><p>2- enable counter</p><p>3- Start DII dataflow</p><p>4 &ndash; disable counter</p><p><br /></p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.Rx2Stall</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_smi_rx2</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="ywq6snwdbj">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>AXI_AXI_AW_stall_event :</strong></p><p>Configuration sequence should set</p><p>xCNTCR fields as:</p><p><br /></p><p>Counter control = 000 &ndash; Normal count</p><p>SSR count = 001 &ndash; Capture upper 63:31 count in CNTSR</p><p>Filter select = 0</p><p>Minimum stall Period = 0</p><p><br /></p><p>Count event Second = AXI AW stall event</p><p>Count event First = &nbsp;AXI AW stall event</p><p>2- enable counter</p><p>3- Start DII dataflow</p><p>4 &ndash; disable counter</p><p><br /></p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.AxiAwStall</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_axi_aw</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="mdfyub2701">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>AXI_AXI_W_stall_event</strong> :</p><p>Configuration sequence should set</p><p>xCNTCR fields as:</p><p><br /></p><p>Counter control = 000 &ndash; Normal count</p><p>SSR count = 001 &ndash; Capture upper 63:31 count in CNTSR</p><p>Filter select = 0</p><p>Minimum stall Period = 0</p><p>Count event Second = AXI W stall event</p><p>Count event First = &nbsp;AXI W stall event</p><p>2- enable counter</p><p>3- Start DII dataflow</p><p>4 &ndash; disable counter</p><p><br /></p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.AxiWStall</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_axi_w</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="vdswe32pct">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>AXI_AXI_B_stall_event :</strong></p><p>Configuration sequence should set</p><p>xCNTCR fields as:</p><p><br /></p><p>Counter control = 000 &ndash; Normal count</p><p>SSR count = 001 &ndash; Capture upper 63:31 count in CNTSR</p><p>Filter select =0</p><p>Minimum stall Period = 0</p><p>Count event Second = AXI B stall event</p><p>Count event First = &nbsp;AXI B &nbsp;stall event</p><p><br /></p><p>2- enable counter</p><p>3- Start DII dataflow</p><p>4 &ndash; disable counter</p><p><br /></p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.AxiBStall</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_axi_b</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="pa3xbd6svm">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>AXI_AXI_AR_stall_event</strong> :</p><p>Configuration sequence should set</p><p>xCNTCR fields as:</p><p><br /></p><p>Counter control = 000 &ndash; Normal count</p><p>SSR count = 001 &ndash; Capture upper 63:31 count in CNTSR</p><p>Filter select =0</p><p>Minimum stall Period = 0</p><p>Count event Second = AXI AR stall event</p><p>Count event First = &nbsp;AXI AR stall event</p><p><br /></p><p>2- enable counter</p><p>3- Start DII dataflow</p><p>4 &ndash; disable counter</p><p><br /></p><p><br /></p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.AxiArStall</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_axi_ar</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="eqvynugam0">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>AXI_AXI_R_stall_event</strong> :</p><p>Configuration sequence should set</p><p>xCNTCR fields as:</p><p><br /></p><p>Counter control = 000 &ndash; Normal count</p><p>SSR count = 001 &ndash; Capture upper 63:31 count in CNTSR</p><p>Filter select = 0</p><p>Minimum stall Period = 0</p><p>Count event Second = AXI AR stall event</p><p>Count event First = &nbsp;AXI R stall event</p><p><br /></p><p>2- enable counter</p><p>3- Start DII dataflow</p><p>4 &ndash; disable counter</p><p><br /></p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.AxiRStall</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_axi_r</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="b242r8zf2u">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>Active_WTT_entries :</strong></p><p>Configuration sequence should set</p><p>xCNTCR fields as:</p><p><br /></p><p>Counter control =011 &ndash; Instantaneous count (used for multi bit events like Active OTT entries)</p><p>SSR count = 001 &ndash; Capture upper 63:31 count in CNTSR</p><p>Filter select = 0</p><p>Minimum stall Period = 0</p><p>Count event Second = Disable (or&nbsp;&nbsp;Active WTT Entries event )</p><p>Count event First = = Active WTT Entries event (or Disable)</p><p><br /></p><p>2- enable counter</p><p>3- Start DII dataflow</p><p>4 &ndash; disable counter</p><p><br /></p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.ActiveWttEntries</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_wtt</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="riystqicvj">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>Active_RTT_entries :</strong></p><p>Configuration sequence should set</p><p>xCNTCR fields as:</p><p><br /></p><p>Counter control =011 &ndash; Instantaneous count (used for multi bit events like Active OTT entries)</p><p>SSR count = 001 &ndash; Capture upper 63:31 count in CNTSR</p><p>Filter select = 0</p><p>Minimum stall Period = 0</p><p>Count event Second = Disable (or Active RTT Entries event )</p><p>Count event First = = Active RTT Entries event (or Disable)</p><p><br /></p><p>2- enable counter</p><p>3- Start DII dataflow</p><p>4 &ndash; disable counter</p><p><br /></p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.ActiveRttEntries</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_rtt</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="edfxcn6w9i">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>Captured_SMI_packet :</strong></p><p>Configuration sequence should set</p><p>xCNTCR fields as:</p><p><br /></p><p>Counter control = 000 &ndash; Normal count</p><p>SSR count = 001 &ndash; Capture upper 63:31 count in CNTSR</p><p>Filter select = 0</p><p>Minimum stall Period = 0</p><p>Count event Second = Disable (Or Captured SMI packet)&nbsp;</p><p>Count event First =&nbsp; Captured SMI packet ( or Disable)</p><p><br /></p><p>2- enable counter</p><p>3- Start DII dataflow</p><p>4 &ndash; disable counter</p><p><br /></p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.CapturedSmiPackets</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_captured_smi_packets</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="xvi28tdaaz">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>Dropped_SMI_packet :</strong></p><p>Configuration sequence should set</p><p>xCNTCR fields as:</p><p><br /></p><p>Counter control = 000 &ndash; Normal count</p><p>SSR count = 001 &ndash; Capture upper 63:31 count in CNTSR</p><p>Filter select =0</p><p>Minimum stall Period = 0</p><p>Count event Second = Disable (or Dropped SMI packet event)&nbsp;</p><p>Count event First = Dropped SMI packet event (Or disable)</p><p><br /></p><p>2- enable counter</p><p>3- Start DII dataflow</p><p>4 &ndash; disable counter</p><p><br /></p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.DroppedSmiPackets</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_dropped_smi_packets</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="lyrwsjir1t">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>Address_Collisions :</strong></p><p>Configuration sequence should set</p><p>xCNTCR fields as:</p><p><br /></p><p>Counter control = 000 &ndash; Normal count</p><p>SSR count = 001 &ndash; Capture upper 63:31 count in CNTSR</p><p>Filter select = 0</p><p>Minimum stall Period = 0</p><p>Count event Second = Address collisions event</p><p>Count event First = Address collisions event</p><p><br /></p><p>2- enable counter</p><p>3- Start DII dataflow</p><p>4 &ndash; disable counter</p><p><br /></p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.AddressCollisions</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_address_collisions</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="sdcmy37syx">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>Div_16_counter :</strong></p><p>Configuration sequence should set</p><p>xCNTCR fields as:</p><p><br /></p><p>Counter control = 000 &ndash; Normal count</p><p>SSR count = 001 &ndash; Capture upper 63:31 count in CNTSR</p><p>Filter select = 0</p><p>Minimum stall Period = 0</p><p>Count event Second = div 16 counter event</p><p>Count event First = div 16 counter event</p><p><br /></p><p>2- enable counter</p><p>3- Start DII dataflow</p><p>4 &ndash; disable counter</p><p><br /></p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.Div16</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_div_16</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="htll68m7cj">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>Random values for minimum stall period:</strong></p><p>In this testcases, we choose two stalls for example TX0 and TX1 stalls and we randomize minimum period stall with full respect of the range [0,7]</p></td><td class="confluenceTd"><p><br /></p><p>#Stimulus.DII.Pmon.v3.2.MinStallPeriod</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_minimum_stall</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="eg7fzowgg1">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>Disable event (event&nbsp; = 0) :</strong></p><p>Configure event first and event second as 0</p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.NoEvent</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_no_event</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="vwjyfepoba">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>CNTVR Overflow testcase without interrupt:</strong></p><p><br /></p><p>Configuration sequence should set CNTCR field as</p><p>Counter control = 001 &ndash; Normal count</p><p>SSR count = 000 &ndash;</p><p>Filter select = 0</p><p>Minimum stall Period = 0</p><p>Count event Second / First= div 16/disable or disable /div16 (randomized)</p><p>Interrupt Enable = 0</p><p>2 &ndash; Force CNTVR value to 32&rsquo;{1} -5</p><p>3- enable counter</p><p>4- Start DII dataflow</p><p><br /></p><p>5 &ndash; disable counter</p><p>6- read CNTcR overflow status</p></td><td class="confluenceTd"><p><br /></p><p>#Stimulus.DII.Pmon.v3.2.Overflow32bitWithoutInterupt</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_overflow_32b</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="r2ksmsox2a">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>CNTSR Overflow testcase without interrupt:</strong></p><p><br /></p><p>Configuration sequence should set CNTCR field as</p><p>Counter control = 001 &ndash; Normal count</p><p>SSR count = 001 &ndash;</p><p>Filter select = 0</p><p>Minimum stall Period = 0</p><p><br /></p><p>Count event Second / First= div 16/disable or disable /div16 (randomized)</p><p>Interrupt Enable = 0</p><p>2 &ndash; Force CNTVR value to 32&rsquo;{1} -1</p><p>and Force CNTSR value to 32'b{1} - 5</p><p>3- enable counter</p><p>4- Start DII dataflow</p><p>5 &ndash; disable counter</p><p>6- read CNTCR overflow status</p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.Overflow64bitWithoutInterupt</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_overflow_64b</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="sg7t432jpx">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>CNTVR Overflow testcase with interrupt:</strong></p><p><br /></p><p>Configuration sequence should set CNTCR field as</p><p>Counter control = 001 &ndash; Normal count</p><p>SSR count = 000 &ndash;</p><p>Filter select = don&rsquo;t care</p><p>Minimum stall Period = 0</p><p><br /></p><p>Count event Second / First= div 16/disable or disable /div16 (randomized)<br /></p><p>Interrupt Enable = 1</p><p>2 &ndash; Force CNTVR value to 32&rsquo;{1} -5</p><p>3- enable counter</p><p>4- Start DII dataflow</p><p>5 &ndash; disable counter</p><p>6- read CNTCR overflow status</p><p>7- get IRQ signal</p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.Overflow32bitWithInterupt</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_overflow_32b_with_interrupt</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="puwd079op7">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>CNTSR Overflow testcase with interrupt:</strong></p><p><br /></p><p>Configuration sequence should set CNTCR field as</p><p>Counter control = 001 &ndash; Normal count</p><p>SSR count = 001 &ndash;</p><p>Filter select = don&rsquo;t care</p><p>Minimum stall Period = 0</p><p><br /></p><p>Count event Second / First= div 16/disable or disable /div16 (randomized)<br /></p><p>Interrupt Enable = 1</p><p>2 &ndash; Force CNTVR value to 32&rsquo;{1} -1</p><p>and Force CNTSR value to 32'b{1} - 5</p><p>3- enable counter</p><p>4- Start DII dataflow</p><p>5 &ndash; disable counter</p><p>6- read CNTCR overflow status</p><p>7- get IRQ signal</p></td><td class="confluenceTd"><p><br /></p><p>#Stimulus.DII.Pmon.v3.2.Overflow64bitWithInterupt</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_overflow_64b_with_interrupt</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="u4vsrnlvs0">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.3</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>Capture upper 32 bits of the count in CNTSR :</strong></p><p>Configuration sequence should set CNTCR field as</p><p>Counter control = 001 &ndash; And count</p><p>SSR count = 001 &ndash; Capture upper 63:31 count in CNTSR</p><p>Filter select = 0</p><p>Minimum stall Period = 0</p><p>Count event Second = div 16 event</p><p>Count event First = disable</p><p>3- enable counter</p><p>4- Start DII dataflow</p><p>5 &ndash; disable counter</p><p><br /></p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.Capture</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p><br />perfmon_counter_bring_up_test</p><p>All stall event testcases</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="b45jy3lewz">High</span></p></td><td class="confluenceTd"><ul><li><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.2</strong></p></li><li><p><strong>Section 1.3.3</strong></p></li></ul></li></ul></td><td class="confluenceTd"><p>Setup: Force CNTVR=MAX-10 to reach upper 32 bits in the CNTSR.</p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>Clear CNTSR register:</strong></p><p>Configuration sequence should set CNTCR field as</p><p>Counter control = 001 &ndash; And count</p><p>SSR count = 001 &ndash; Capture upper 63:31 count in CNTSR</p><p>Filter select = 0</p><p>Minimum stall Period = 0</p><p>Count event Second = div 16 event</p><p>Count event First = disable</p><p>2 &ndash; Force CNTVR value to 32&rsquo;{1} &ndash; 2</p><p>3- enable counter</p><p>4- Send cmdReq</p><p>5 -disable counter</p><p>6 &ndash; write 0 to CNTCR SSR COUNT field to clear CNTSR</p><p><br /></p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.CNTSRClear</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_cntsr_clr</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="dj9xdbnsf2">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.2</strong></p></li><li><p><strong>Section 1.3.3</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>Enable LPF on CNTSR register:</strong></p><p>Configuration sequence should set CNTCR field as</p><p>Counter control = 003 &ndash;&nbsp; <strong>&nbsp;Instantaneous count</strong></p><p>SSR count = 002 &ndash; Use as IIR filter bits</p><p>Filter select = Random value (cover) from &nbsp;</p><p>Minimum stall Period = 0</p><p>Count event Second = Active RTT Entries</p><p>Count event First = disable</p><p>2- enable counter</p><p>3- Send DII dataflow</p><p>4 -disable counter</p><p><br /></p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.LPF</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_LPF</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="nge439xge5">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.2</strong></p></li><li><p><strong>Section 1.3.3</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p><p><strong>Full Random testcase:</strong></p><p>1- Randomize all CNTCR fields.</p><p>2 - Randomize enable all counter</p><p>3- Start DII dataflow</p><p>4 &ndash; disable all counter</p><p><br /></p><p><br /></p></td><td class="confluenceTd"><p>#Stimulus.DII.Pmon.v3.2.Random</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_random_test</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="jnydwon7mz">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.2</strong></p></li><li><p><strong>Section 1.3.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li></ul></td><td class="confluenceTd"><p>Count Event First &amp; Second can be different.</p></td></tr></tbody></table></div><h4 id="Ncore3.4DIITestplan:-FunctionalChecks"><strong>Functional Checks</strong></h4><div class="table-wrap"><table data-layout="full-width" data-local-id="7b04e012-69c5-4dee-8556-8b49409483dd" class="confluenceTable"><colgroup><col style="width: 717.0px;" /><col style="width: 172.0px;" /><col style="width: 140.0px;" /><col style="width: 63.0px;" /><col style="width: 48.0px;" /><col style="width: 48.0px;" /><col style="width: 204.0px;" /><col style="width: 48.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Checks</p></th><th class="confluenceTh"><p>Hashtag</p></th><th class="confluenceTh"><p>Where</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Normal counting : Check Normal mode</p></td><td class="confluenceTd"><p>#Check.DII.Pmon.v3.2.Normal</p></td><td class="confluenceTd"><p>perf_counters_scoreboard.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td rowspan="13" class="confluenceTd"><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.2</strong></p></li><li><p><strong>Section 1.3.1</strong></p></li><li><p><strong>Section 1.3.2</strong></p></li><li><p><strong>Section 1.3.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li></ul><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>AND counting : Check AND mode</p></td><td class="confluenceTd"><p>#Check.DII.Pmon.v3.2.And</p></td><td class="confluenceTd"><p>perf_counters_scoreboard.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Static counting : Check STATIC mode</p></td><td class="confluenceTd"><p>#Check.DII.Pmon.v3.2.Static</p></td><td class="confluenceTd"><p>perf_counters_scoreboard.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Xor counting : Check Xor mode</p></td><td class="confluenceTd"><p>#Check.DII.Pmon.v3.2.XOR</p></td><td class="confluenceTd"><p>perf_counters_scoreboard.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>No event counting : Check that if Event first and event second are set on 0 (disable), there&rsquo;s no event trigged or counted</p></td><td class="confluenceTd"><p>#Check.DII.Pmon.v3.2.NoEvent</p></td><td class="confluenceTd"><p>perf_counters_scoreboard.svh</p><p><a class="external-link" href="http://stall_if.sv" rel="nofollow">stall_if.sv</a></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check that each DII event are correctly trigged and counted.</p></td><td class="confluenceTd"><p>#Check.DII.Pmon.v3.2.Events</p></td><td class="confluenceTd"><p>perf_counters_scoreboard.svh</p><p>stall_if.sv</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check LPF counting with different LOW pass filter coefficients</p></td><td class="confluenceTd"><p>#Check.DII.Pmon.v3.2.LPF</p></td><td class="confluenceTd"><p>perf_counters_scoreboard.svh</p><p><br /></p><p><br /></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check counting with different values of minimum stall [0,7]</p></td><td class="confluenceTd"><p>#Check.DII.Pmon.v3.2.MinStallPeriod</p></td><td class="confluenceTd"><p>perf_counters_scoreboard.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check if CNTCR.ssr = 0 , it clears CNTSR but not CNTVR.</p></td><td class="confluenceTd"><p>#Check.DII.Pmon.v3.2.SsrClear</p></td><td class="confluenceTd"><p>perf_counters_scoreboard.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check if CNTCR.ssr = 1&nbsp; , Capture upper 63:31 count in CNTSR</p></td><td class="confluenceTd"><p><br /></p><p>#Check.DII.Pmon.v3.2.SsrCapture</p></td><td class="confluenceTd"><p>perf_counters_scoreboard.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check if CNTCR.ssr = 2&nbsp; ,&nbsp;CNTSR store LPF values.</p></td><td class="confluenceTd"><p>#Check.DII.Pmon.v3.2.SsrLPF</p></td><td class="confluenceTd"><p>perf_counters_scoreboard.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check in case of overflow (interrupt is disabled) that check Rollover/Overflow status bit is set.<br />Check status bit is cleared when count clear = 1</p></td><td class="confluenceTd"><p>#Check.DII.Pmon.v3.2.Overflow</p></td><td class="confluenceTd"><p>perf_counters_scoreboard.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check if interrupt is enabled and overflow is detected the interrupt is reported in correctable error interruption<br />check Rollover/Overflow status is also = 1</p></td><td class="confluenceTd"><p>#Check.DII.Pmon.v3.2.Interrupt</p></td><td class="confluenceTd"><p>perf_counters_scoreboard.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h4 id="Ncore3.4DIITestplan:-Functionalcoverage:"><strong>Functional coverage :&nbsp;</strong></h4><div class="table-wrap"><table data-layout="full-width" data-local-id="de62fec4-859e-470f-b95c-9896e050fbaf" class="confluenceTable"><colgroup><col style="width: 357.0px;" /><col style="width: 317.0px;" /><col style="width: 171.0px;" /><col style="width: 113.0px;" /><col style="width: 185.0px;" /><col style="width: 297.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hash-Tag</p></th><th class="confluenceTh"><p>Where&nbsp;Covered</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p><strong>Cover Count control field values:</strong></p><p><br /></p><p>000 &ndash; Normal count</p><p>001 &ndash; AND count</p><p>010 &ndash; XOR count</p><p>011 &ndash; Instantaneous count (used for multi bit</p><p>events like Active OTT entries)</p></td><td class="confluenceTd"><p>#Cover.DII.Pmon.v3.2.CONTROL.Normal</p><p><br /></p><p>#Cover.DII.Pmon.v3.2.CONTROL.AND</p><p>#Cover.DII.Pmon.v3.2.CONTROL.XOR</p><p><br /></p><p>#Cover.DII.Pmon.v3.2.CONTROL.STATIC</p></td><td rowspan="6" class="confluenceTd"><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p>perf_cnt_unit_defines.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>Cover SSR count field values:</strong></p><p>0 : CLEAR</p><p>1 : CAPTURE</p><p>2 : LPF</p></td><td class="confluenceTd"><p>#Cover.DII.Pmon.v3.2.SSR.CLEAR</p><p>#Cover.DII.Pmon.v3.2.SSR.CAPTURE</p><p>#Cover.DII.Pmon.v3.2.SSR.LPF</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>Cover LOW PASS filer coefficients</strong>: [0,7]</p><p><br /></p></td><td class="confluenceTd"><p>#Cover.DII.Pmon.v3.2.LPF.COEFF</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>ALL coeff values are covered</p></td></tr><tr><td class="confluenceTd"><p><strong>Cover Minimum stall period values</strong> : [0,7]</p></td><td class="confluenceTd"><p><br /></p><p>#Cover.DII.Pmon.v3.2.MinStallPeriod</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>ALL values of stall 0 to 7 are covered</p></td></tr><tr><td class="confluenceTd"><p><strong>Cover event first field with all possible values:</strong></p><p>0 &ndash; No event</p><p>1 &ndash;&nbsp; SMI 0 Tx Stall</p><p>2&nbsp; &ndash;&nbsp;&nbsp;&nbsp; SMI 1 Tx Stall</p><p>3&nbsp; &ndash;&nbsp; SMI 2 Tx Stall</p><p>5&nbsp; &ndash;&nbsp; SMI 0 Rx Stall</p><p>6&nbsp; &ndash;&nbsp; SMI 1 Rx Stall</p><p>7&nbsp; &ndash;&nbsp; SMI 2 Rx</p><p>9&nbsp; &ndash;&nbsp; AXI AW</p><p>10&nbsp; &ndash;&nbsp; AXI W stall</p><p>11&nbsp; &ndash;&nbsp;&nbsp; AXI B stall</p><p>12&nbsp; &ndash;&nbsp;&nbsp; AXI AR</p><p>13&nbsp; &ndash;&nbsp; AXI R stall</p><p>20&nbsp; &ndash;&nbsp; Active WTT entries</p><p>21&nbsp; &ndash;&nbsp; Active RTT entries</p><p>22&nbsp; &ndash;&nbsp; Captured SMI packets</p><p>23&nbsp; &ndash;&nbsp;&nbsp; Dropped SMI packets</p><p>24&nbsp; &ndash;&nbsp; Address Collisions</p><p>30&nbsp; &ndash;&nbsp; Div 16 counter</p></td><td class="confluenceTd"><p>#Cover.DII.Pmon.v3.2.EventFirstTx0Stall</p><p>#Cover.DII.Pmon.v3.2.EventFirstTx1Stall</p><p>#Cover.DII.Pmon.v3.2.EventFirstTx2Stall</p><p>#Cover.DII.Pmon.v3.2.EventFirstRx0Stall</p><p>#Cover.DII.Pmon.v3.2.EventFirstRx1Stall</p><p>#Cover.DII.Pmon.v3.2.EventFirstRx2Stall</p><p>#Cover.DII.Pmon.v3.2.EventFirstAXIAW</p><p>#Cover.DII.Pmon.v3.2.EventFirstAXIW</p><p>#Cover.DII.Pmon.v3.2.EventFirstAXIB</p><p>#Cover.DII.Pmon.v3.2.EventFirstAXIAR</p><p>#Cover.DII.Pmon.v3.2.EventFirstAXIR</p><p>#Cover.DII.Pmon.v3.2.EventFirstActiveWttEntries</p><p>#Cover.DII.Pmon.v3.2.EventFirstActiveRttEntries</p><p>#Cover.DII.Pmon.v3.2.EventFirstActiveRttEntries</p><p>#Cover.DII.Pmon.v3.2.EventFirstCapturedSmiPackets</p><p>#Cover.DII.Pmon.v3.2.EventFirstDroppedSmiPackets</p><p>#Cover.DII.Pmon.v3.2.EventFirstAddressCollisions</p><p>#Cover.DII.Pmon.v3.2.EventFirstDiv16</p><p><br /></p><p><br /></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>Cover event second field with all possible values:</strong></p><p>0 &ndash;&nbsp; No event</p><p>1 &ndash;&nbsp; SMI 0 Tx Stall</p><p>2&nbsp; &ndash;&nbsp;&nbsp;&nbsp; SMI 1 Tx Stall</p><p>3&nbsp; &ndash;&nbsp; SMI 2 Tx Stall</p><p>5&nbsp; &ndash;&nbsp; SMI 0 Rx Stall</p><p>6&nbsp; &ndash;&nbsp; SMI 1 Rx Stall</p><p>7&nbsp; &ndash;&nbsp; SMI 2 Rx</p><p>9&nbsp; &ndash;&nbsp; AXI AW</p><p>10&nbsp; &ndash;&nbsp; AXI W stall</p><p>11&nbsp; &ndash;&nbsp;&nbsp; AXI B stall</p><p>12&nbsp; &ndash;&nbsp;&nbsp; AXI AR</p><p>13&nbsp; &ndash;&nbsp; AXI R stall</p><p>20&nbsp; &ndash;&nbsp; Active WTT entries</p><p>21&nbsp; &ndash;&nbsp; Active RTT entries</p><p>22&nbsp; &ndash;&nbsp; Captured SMI packets</p><p>23&nbsp; &ndash;&nbsp;&nbsp; Dropped SMI packets</p><p>24&nbsp; &ndash;&nbsp; Address Collisions</p><p>30&nbsp; &ndash;&nbsp; Div 16 counter</p><p><br /></p></td><td class="confluenceTd"><p>#Cover.DII.Pmon.v3.2.EventSecondTx0Stall</p><p>#Cover.DII.Pmon.v3.2.EventSecondTx1Stall</p><p>#Cover.DII.Pmon.v3.2.EventSecondTx2Stall</p><p>#Cover.DII.Pmon.v3.2.EventSecondRx0Stall</p><p>#Cover.DII.Pmon.v3.2.EventSecondRx1Stall</p><p>#Cover.DII.Pmon.v3.2.EventSecondRx2Stall</p><p>#Cover.DII.Pmon.v3.2.EventSecondAXIAW</p><p>#Cover.DII.Pmon.v3.2.EventSecondAXIW</p><p>#Cover.DII.Pmon.v3.2.EventSecondAXIB</p><p>#Cover.DII.Pmon.v3.2.EventSecondAXIAR</p><p>#Cover.DII.Pmon.v3.2.EventSecondAXIR</p><p>#Cover.DII.Pmon.v3.2.EventSecondActiveWttEntries</p><p>#Cover.DII.Pmon.v3.2.EventSecondActiveRttEntries</p><p>#Cover.DII.Pmon.v3.2.EventSecondActiveRttEntries</p><p>#Cover.DII.Pmon.v3.2.EventSecondCapturedSmiPackets</p><p>#Cover.DII.Pmon.v3.2.EventSecondDroppedSmiPackets</p><p>#Cover.DII.Pmon.v3.2.EventSecondAddressCollisions</p><p>#Cover.DII.Pmon.v3.2.EventSecondDiv16</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h3 id="Ncore3.4DIITestplan:-Pmonnewfeatures(Ncore3.4):"><strong>Pmon new features (Ncore3.4) :&nbsp;</strong></h3><h3 id="Ncore3.4DIITestplan:-Latencycounter:"><strong>Latency counter :</strong></h3><p>Ncore provides latency counters DII for either reads or writes. Latency is reported back as a binned<br />histogram.&nbsp;The latency reported at DII is more of a closer representation of latency seen at the Native AXI interface.</p><p>When transaction is ready to be issued on the Native interface, it is allocated to the latency counter table.</p><p>The ID represents the transaction table (OTT/WTT/RTT) ID and counter is a 9-bit counter. The counter is started as soon as the entry is allocated. If all entries within the latency counter table are taken, then any new qualified transaction just does not participate in the latency histogram.</p><p>The counter increments every 2, 4, 8 or 16 clock cycle based on CSR configuration. If the counter hits its max value, then it stays saturated until deallocation and the saturated value is used for latency histogram binning.</p><p>The latency counter table is deallocated at approximately the same time corresponding response is received from the native interface. The deallocated entry counter value is then subtracted by the configured 8-bit offset, if the offset corrected value is negative then it is saturated downwards to zero. The quantizer takes the offset corrected value and increment appropriate histogram bin.</p><p><br /></p><span class="confluence-embedded-file-wrapper image-left-wrapper"><img class="confluence-embedded-image image-left" src="https://arterisip.atlassian.net/wiki/download/attachments/16170841/image2022-4-26_14-43-56.png?api=v2" /></span><h3 id="Ncore3.4DIITestplan:-Latencycounterverificationstrategy"><strong>Latency counter verification strategy</strong></h3><p>The latency table verification strategy consists of spying on the &quot;alloc&quot; and &quot;dealloc&quot; signals with a latency spy interface.<br />These signals will be the inputs of the latency counter scoreboard.</p><p><br />Latency scoreboard predicts and generates the different histogram bins<br />After that, Those bins will be sent to the Pmon scoreboard which will increment the appropriate bin and map each counting value to the correct register.<br />The 8 registers are checked at the Pmon scoreboard level.</p><p><br />In order to improve the quality of our verification and to be able to precisely identify and determine the location of any bugs, the latency table verification would be on two levels:</p><p>1 - The verification of the generation of the bins to detect a possible bug at the level of the latency counter table or offset logic&nbsp; : we will spy the bins signals of design at the output of the quantizer and will be compared with the bins generated by latency counter scoreboard at the level of this scoreboard.<br />2- Verification of the bins counting and mapping of values to the different registers at Pmon scoreboard level.</p><p><br /></p><span class="confluence-embedded-file-wrapper image-left-wrapper"><img class="confluence-embedded-image image-left" src="https://arterisip.atlassian.net/wiki/download/attachments/16170841/image2022-8-29_9-9-39.png?api=v2" /></span><p><br /></p><p><br /></p><h3 id="Ncore3.4DIITestplan:-Bandwidthcounters"><strong>Bandwidth counters</strong></h3><p>Ncore provides Bandwidth counters DIIs. These counters count in 64Byte data accuracy and at divided by 16 accuracies of the clock frequency.</p><p>BW counting can be filtered based on FunitID or user bits, this can be configured in CSRs xBCNTFR and xBCNTMR.</p><p>In DIIs the count following :&nbsp;<br />&bull; Read data bandwidth, this refers to data being read from DII :&nbsp;DtrReq event<br />&bull; Write data bandwidth, this refers to data being written into DII :&nbsp;DtwReq event</p><p>The counter reports :&nbsp;<br />&bull; xCNTSR: number of divide by 16 clock cycles<br />&bull; xCNTVR: number of 64Bytes of data.<br />The above information can be used to calculate the effective BW. The counter must be disabled before reading them to get correct BW.<br />Note that this will be approximate BW as all transactions that were counted may necessarily not be 64 bytes transactions and the time accuracy is divided by 16.</p><h3 id="Ncore3.4DIITestplan:-PerfcountertestPlan"><strong>Perf counter testPlan</strong></h3><h4 id="Ncore3.4DIITestplan:-Stimulus.1"><strong>Stimulus</strong></h4><div class="table-wrap"><table data-layout="full-width" data-local-id="a7b3495a-62b4-4f3b-a551-d5d23c8bde7a" class="confluenceTable"><colgroup><col style="width: 470.0px;" /><col style="width: 222.0px;" /><col style="width: 139.0px;" /><col style="width: 113.0px;" /><col style="width: 84.0px;" /><col style="width: 57.0px;" /><col style="width: 55.0px;" /><col style="width: 154.0px;" /><col style="width: 146.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hashtag</p></th><th class="confluenceTh"><p>Where</p></th><th class="confluenceTh"><p style="text-align: center;">Testcase name</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Configuration sequence should set counter control filed to 32-bit counter mode and ssr count filed to 32-bit counter mode&nbsp;</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Stimulus.DII.Pmon.v3.4.XCNT32BIT</span></p></td><td rowspan="8" class="confluenceTd"><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_32bit_mode</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="llulgbpw2s">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.2</strong></p></li><li><p><strong>Section 1.3.3</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Configuration sequence should set xMCNTCR local count enable field to 1 to enable and 0 to disable all counter for one unit</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Stimulus.DII.Pmon.v3.4.LocalEnableDisable</span></p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">perfmon_counter_local_enable</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="wpxqlev131">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Configuration sequence should set xMCNTCR local count clear field to clear all counter</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Stimulus.DII.Pmon.v3.4.LocalClear</span></p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">perfmon_counter_local_clear</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="l8rvqni2u5">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>1- Configuration sequence should set xCNTCR</p><ul><li><p>Counter control to 3b100 i.e., use as 32 bit counter</p></li><li><p>SSR count to 3b100 i.e., use as 32 bit counter</p></li><li><p>Count first event : DtrReq event</p></li><li><p>Count Second event : divide by 16 clock cycle event</p></li></ul><p>2-&nbsp;Counters must be disabled before reading BW counter values<br />3- Filter should be disabled on this testcase :&nbsp;Filter_enable = 0</p><p><br /></p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Stimulus.DII.Pmon.v3.4.Bw</span></p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">perfmon_counter_bw_bringup</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="izepul6p69">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li><li><p><strong>Section 1.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>1- Configuration sequence should set xCNTCR</p><ul><li><p>Counter control to 3b100 i.e., use as 32 bit counter</p></li><li><p>SSR count to 3b100 i.e., use as 32 bit counter</p></li><li><p>Count first event : DtrReq event</p></li><li><p>Count Second event : divide by 16 clock cycle event</p></li></ul><p>2- Enabling BW filter and&nbsp; configure xBCNTFR and xBCNTMR</p><p>Filter select = 1 (to filter on funit_id)</p><p>Filter enable = 1;</p><p>Mask value = &quot;FFFFF&quot;</p><p>3 - Fix xBCNTFR.filter_value to fixed Funit ID</p><p>4 - Counters must be disabled before reading BW counter values</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Stimulus.DII.Pmon.v3.4.BwFilterFixed</span></p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">perfmon_counter_bw_filter_bringup_funit_id</span></p><p><br /></p><p><span class="legacy-color-text-blue3">perfmon_counter_bw_filter_bringup_user_bits</span></p><p><br /></p><p><br /></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="p6o0gi9hgp">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li><li><p><strong>Section 1.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>1- Configuration sequence should set xCNTCR</p><p>2- Enabling BW filter and&nbsp; configure xBCNTFR and xBCNTMR</p><p>3- Configure&nbsp;xBCNTFR.filter_select to set filter Bw counting on Funit, else filter on userBits randomly</p><p>4 - generate xBCNTFR.filter_value with random Funit ID (or userbits) from DII Funit (userbits) possible ranges&nbsp;</p><p>5 - Counters must be disabled before reading BW counter values</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Stimulus.DII.Pmon.v3.4.BwFilterRand</span></p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">perfmon_counter_bw_filter_random_funit_id</span></p><p><br /></p><p><span class="legacy-color-text-blue3">perfmon_counter_bw_filter_random_user_bits</span></p><p><br /></p><p><span class="legacy-color-text-blue3">perfmon_counter_bw_filter_random</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="pu4e816axz">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li><li><p><strong>Section 1.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Same as Scenario as Bw bring upbut we should configure event first as&nbsp;DtrReq event&nbsp;</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>perfmon_counter_bw_dtr_req</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="vrsu2ubcol">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li><li><p><strong>Section 1.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Same as Scenario as Bw bring up but we should configure event first as DtwReq event&nbsp;</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>perfmon_counter_bw_dtw_req</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="fkxfs1vz5q">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li><li><p><strong>Section 1.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>1- configure Counter control xCNTCR</p><ul><li><p>Counter control to 3b100 i.e., bit bin counter</p></li><li><p>SSR count to 3b100 i.e., 32 bit bin counter</p></li><li><p>Count first event is don&rsquo;t care in this case</p></li><li><p>Count Second event is don&rsquo;t care in this case</p></li></ul><p>2 - configure xLCNTCR with fixed values from ranges</p><ul><li><p>Latency pre scale = fixed value</p></li><li><p>Read/Write latency = fixed value</p></li><li><p>Latency bin offset = 0</p></li><li><p>Latency count enable = 1</p></li></ul></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Stimulus.DII.Pmon.v3.4.LatencyFixed</span></p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_latency_bringup</p><p><br /></p><p>perfmon_counter_latency_bringup_offset</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="mcl6hhwtxi">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3</strong></p></li><li><p><strong>Section 1.7</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>1 - Generate random event first and event second<br />2-&nbsp; Generate random values from ranges to configure xLCNTCR fields</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Stimulus.DII.Pmon.v3.4.LatencyRand</span></p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq.sv</p><p>perf_cnt_units.sv</p></td><td class="confluenceTd"><p>perfmon_counter_latency_rand</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="nmdqdyxldj">High</span></p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3</strong></p></li><li><p><strong>Section 1.7</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><p><br /></p><h4 id="Ncore3.4DIITestplan:-FunctionalChecks.1"><strong>Functional Checks</strong></h4><div class="table-wrap"><table data-layout="full-width" data-local-id="34b201fc-48e1-4103-8d19-58df7bdbc2ea" class="confluenceTable"><colgroup><col style="width: 578.0px;" /><col style="width: 186.0px;" /><col style="width: 168.0px;" /><col style="width: 48.0px;" /><col style="width: 48.0px;" /><col style="width: 49.0px;" /><col style="width: 185.0px;" /><col style="width: 178.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Checks</p></th><th class="confluenceTh"><p>Hashtag</p></th><th class="confluenceTh"><p>Where</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Check that that XCNTVR have the correct value of event first event performance counting and XCNTSR have the correct value of second event performance counting</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Check.DII.Pmon.v3.4.XCNT32BIT</span></p></td><td rowspan="7" class="confluenceTd"><p><br /></p><p><br /></p><p><br /></p><p>perf_counters_scoreboard.svh</p><p><br /></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.2</strong></p></li><li><p><strong>Section 1.3.3</strong></p></li></ul><p><br /><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check that all perf mon counters registers are enabled or disabled</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Check.DII.Pmon.v3.4.LocalEnableDisable</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check that all perf mon counters registers are cleared&nbsp;</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Check.DII.Pmon.v3.4.LocalClear</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check that Bw counter functionality by validation of DtwReq event in DII unit : Check xCNTSR and xCNTVR values</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Check.DII.Pmon.v3.4.Bw</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li><li><p><strong>Section 1.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Bw filter by enabling bw filter and validation of DtwReq event in DII unit : Check xCNTSR and xCNTVR values</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Check.DII.Pmon.v3.4.BwFilter</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li><li><p><strong>Section 1.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>DtrReq event counting</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Check.DII.Pmon.v3.4.DtrReq&nbsp;</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li><li><p><strong>Section 1.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>DtwReq event counting</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Check.DII.Pmon.v3.4.DtwReq&nbsp;</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3</strong></p></li><li><p><strong>Section 1.4.6</strong></p></li><li><p><strong>Section 1.6</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Latency counter feature :</p><p>1- Check bins at quantizer level and before Pmon counting using a spies signals</p><p>2- Check latency counting by checking 4 consecutive counter registers xCNTVR0 to xCNTVR3 and xCNTSR0 to xCNTSR3</p></td><td class="confluenceTd"><p><br /></p><p><span class="legacy-color-text-blue3">#Check.DII.Pmon.v3.4.LatencyBins</span></p><p><span class="legacy-color-text-blue3">#Check.DII.Pmon.v3.4.LatencyCounter</span></p></td><td class="confluenceTd"><p>perf_counters_scoreboard.svh</p><p>&nbsp;latency_counters_scoreboard.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Ncore Concerto Perf Counter Specification :</p><ul><li><p><strong>Section 1.3</strong></p></li><li><p><strong>Section 1.7</strong></p></li></ul></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h4 id="Ncore3.4DIITestplan:-Functionalcoverage:.1"><strong>Functional coverage :</strong></h4><p>Pmon functional coverage is already implemented and completed for Ncore 3.2 features.</p><p>Below new points related to new features to be covered</p><div class="table-wrap"><table data-layout="wide" data-local-id="e270ec63-181c-4882-acba-3f052e12e68b" class="confluenceTable"><colgroup><col style="width: 371.0px;" /><col style="width: 202.0px;" /><col style="width: 184.0px;" /><col style="width: 87.0px;" /><col style="width: 51.0px;" /><col style="width: 65.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hash-Tag</p></th><th class="confluenceTh"><p>Where Covered</p></th><th class="confluenceTh"><p>Implemented</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Cover 32-bit counter mode for xCNTVR : Counter control=3'b100</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Cover.DII.Pmon.v3.4.CONTROL.32BIT</span></p></td><td rowspan="7" class="confluenceTd"><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p>perf_cnt_unit_defines.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover 32-bit counter mode for xCNTSR : SSR count =3'b100</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Cover.DII.Pmon.v3.4.SSR.32BIT</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover filter type selection : - filter select = 0 to select Funit ID filtering&nbsp;<br />&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; - filter select = 1 to select user Bits filtering</p><p><br /></p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Cover.DII.Pmon.v3.4.FilterSelect</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover DtrReq event : xCNTCR.event first = 18</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Cover.DII.Pmon.v3.4.DtrReq&nbsp;</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover DtwReq event :&nbsp;: xCNTCR.event first = 17</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Cover.DII.Pmon.v3.4.DtwReq&nbsp;</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover Different latency pre scale values :&nbsp;</p><p>2b00 &ndash; count every 2 cycles<br />2b01 &ndash; count every 4 cycles<br />2b10 &ndash; count every 8 cycles<br />2b11 &ndash; count every 16 cycles</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Cover.DII.Pmon.v3.4.LatencyScale</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover Latency type : write, read</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Cover.DII.Pmon.v3.4.LatencyType</span></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h2 id="Ncore3.4DIITestplan:-Traceandcapturefeatures:"><strong>Trace and capture features :&nbsp;</strong></h2><h4 id="Ncore3.4DIITestplan:-TCAPchecking:TraceCaptureScoreboardchecking">TCAP checking:&nbsp;Trace Capture Scoreboard checking</h4><h5 id="Ncore3.4DIITestplan:-TCAPscoreboardintegration">TCAP scoreboard integration</h5><p>Each unit environment instantiates the Trace Capture Scoreboard.</p><p>The unit environment connects the SMI analysis ports to the Trace Capture Scoreboard.</p><p>The unit environment writes to the trace capture scoreboard static register fields whenever the Capture Control Register is written.</p><p>Once the Trace Capture Scoreboard knows the Capture Control Register value and has the SMI analysis port connections it can perform some checking of the actual DTWs output by the Trace Capture block versus what the scoreboard decides are the trace messages that should be seen in the DTWs.</p><h5 id="Ncore3.4DIITestplan:-TCAPstrategy"><strong>TCAP strategy</strong></h5><p>The primary test bench for testing trace capture will be DMI. The other benches: DII, CHI, and IOAIU will be primarily concerned with checking trace capture connectivity in those units, not testing the internals of the trace capture logic.</p><h5 id="Ncore3.4DIITestplan:-TCAPDroppedtracemessages"><strong>TCAP Dropped trace messages</strong></h5><p>If the capture system is full including the SMI network input FIFOs, new SMI messages with traceme set will not lead to trace messages that end being output as DTWs. These are dropped trace messages. RTL will use the performance counters to report how many trace messages are dropped, but not which exact trace messages are dropped. At the end of the simulation, the DMI test bench TCAP scoreboards will compare the drop count reported by RTL and report an error if it is different than the DV drop count, but not check which messages should have been dropped. DV will not determine whether it was appropriate for the RTL to drop a message. DV does not model the RTL trace FIFOs, accumulators and buffer.&nbsp;</p><p>Trace messages should not be stuck in the TCAP accumulators or trace buffer at the end of a simulation because the CHI, IOAIU, DMI and DII blocks wait for RTL to be not busy (including trace messages that have not been output) before ending the simulation. DV&nbsp;compares the number of trace messages processed with the number that RTL reports as completed, so we should report an error if any trace message were still stuck in TCAP at the end of the simulation.</p><h5 id="Ncore3.4DIITestplan:-TCAPTimestampchecking"><strong>TCAP Timestamp checking</strong></h5><p><br />Even within a single DTW, timestamp values are not guaranteed to be increasing, they can go up or down, unless only trace capture from one SMI network is specified in the Capture Control Register.</p><p>We do the following TCAP timestamp check.</p><p>The check has a timestamp check interval specified by +tStampChk=2000 (current default value).<br />Once every 2000 Trace Messages from DTWs are observed, checker does the following.<br />Compares the average of the timestamps in the current Trace Message, to the average of the timestamps in the Trace Message from 2000 Trace Messages ago (old_Trace_Message_timestamp_average).<br />Basically, we check that Trace_Message_timestamp_average(n) &gt; Trace_Message_timestamp_average(n-2000).<br />The new Trace Message timestamp average must be higher than the old Trace Message timestamp average.<br />We don&rsquo;t check the timestamp values for Trace Messages 2001-3999, 4001-5999, etc, just 2000, 4000, 6000, etc.<br />This is clearly not very &ldquo;rigorous&rdquo; checking.</p><p>See <a class="external-link" href="https://jira.arteris.com/browse/CONC-8090" rel="nofollow">CONC-8090</a> for a block level test that fails with +tStampChk=1601.</p><h5 id="Ncore3.4DIITestplan:-TCAPTimestamprollovertesting">TCAP Timestamp rollover testing</h5><p>In the DMI test bench, in some tests DV will force a non-zero initial value for the RTL timestamp value, often to a value, such as 'hFFFF_FF00, that will soon cause a timestamp rollover.</p><h5 id="Ncore3.4DIITestplan:-Uncorrectedtrace">Uncorrected trace</h5><p>For Ncore 3.2 release, the design create trace messages from the uncorrected SMI packet, not the corrected SMI packet. So, this is what DV will checks. See <a class="external-link" href="https://jira.arteris.com/browse/CONC-8091" rel="nofollow">CONC-8091</a>.<br /><br /></p><h5 id="Ncore3.4DIITestplan:-Otherchecks">Other checks</h5><p><br />The trace scoreboard can do some minimal checking of the legality of some DTW fields and which SMI can be used for DTW output.</p><h4 id="Ncore3.4DIITestplan:-Functionalcoverage:.2"><strong>Functional coverage :</strong></h4><p><span class="legacy-color-text-blue3">The following functional coverage should be written for TCAP.</span></p><div class="table-wrap"><table data-layout="wide" data-local-id="c0f83ccd-ad9a-417d-94ae-b53380b6407d" class="confluenceTable"><colgroup><col style="width: 394.0px;" /><col style="width: 296.0px;" /><col style="width: 155.0px;" /><col style="width: 51.0px;" /><col style="width: 64.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hash-Tag</p></th><th class="confluenceTh"><p>Where Covered</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>CCTRLR&nbsp;<span class="legacy-color-text-blue3">snoop and capture enables (6 or 8) :&nbsp;cover all combinations</span></p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Cover.DII.TCAP.CCTRLR.enables</span></p></td><td class="confluenceTd"><p>trace_debug_scoreboard.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>CCTRLR&nbsp;<span class="legacy-color-text-blue3">gain (4 bits) :&nbsp;cover all values</span></p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Cover.DII.TCAP.CCTRLR.gain</span></p></td><td class="confluenceTd"><p>trace_debug_scoreboard.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><span class="legacy-color-text-blue3">CCTRLR&nbsp;incr (12 bits, 4 integer, 8 fractional) :&nbsp;cover all integers, cover each fractional bit&nbsp;</span></p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Cover.DII.TCAP.CCTRLR.incr</span></p></td><td class="confluenceTd"><p>trace_debug_scoreboard.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><p><br /></p><h2 id="Ncore3.4DIITestplan:-SkidBuffer"><strong>Skid Buffer</strong></h2><div class="table-wrap"><table data-layout="full-width" data-local-id="8ebb7428-97aa-443b-842a-9159d39a8a3d" class="confluenceTable"><colgroup><col /><col style="width: 83.0px;" /><col style="width: 290.0px;" /><col style="width: 196.0px;" /><col style="width: 281.0px;" /><col style="width: 82.0px;" /><col style="width: 53.0px;" /><col style="width: 61.0px;" /><col style="width: 67.0px;" /><col style="width: 69.0px;" /><col style="width: 127.0px;" /><col style="width: 89.0px;" /></colgroup><tbody><tr><th class="numberingColumn confluenceTh" /><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p>Description</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>Where</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Done</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Priority</p></th><th class="confluenceTh"><p>Remark</p></th><th class="confluenceTh"><p>Test Case Name</p></th><th class="confluenceTh"><p>Comments</p></th></tr><tr><td class="numberingColumn confluenceTd">1</td><td class="confluenceTd"><p>fill the overflow buffer and skid buffer :</p><p><br /></p></td><td class="confluenceTd"><p>Random QOS &amp; AXI delays with Read txn using the below knob :</p><p>&nbsp;&quot;+wt_cmd_rd_nc&quot;,</p><p>&nbsp;&quot;+k_ace_slave_read_data_chnl_burst_pct&quot;,</p><p>&nbsp;&quot;+k_ace_slave_write_resp_chnl_burst_pct&quot;,</p><p>&quot;+k_ace_slave_read_data_chnl_delay_max&quot;,</p><p>&quot;+k_ace_slave_write_resp_chnl_delay_max&quot;,</p><p>&nbsp;&quot;+k_ace_slave_read_data_chnl_delay_min&quot;,</p><p>&quot;+k_ace_slave_write_resp_chnl_delay_min&quot;,</p><p><br /></p></td><td class="confluenceTd"><p><span data-colorid="mtc494tpju">Stimulus.DII.v3.4&nbsp;</span></p><p><br /></p><p><br /></p></td><td class="confluenceTd"><p><span data-colorid="u4vwaika16">$WORK_TOP/dv/dii/tb/runsim_testlist.jason</span></p></td><td class="confluenceTd"><p>SkidBuffer Arc-Spec</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><span data-colorid="jk0j4iylrr">Covered in all non-error tests.</span></p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h3 id="Ncore3.4DIITestplan:-SkidbufferParameters:">Skidbuffer Parameters :</h3><p>Configurations</p><div class="table-wrap"><table data-layout="full-width" data-local-id="44c8f5c2-dd4a-495f-86ed-197a3d7e70a0" class="confluenceTable"><colgroup><col style="width: 112.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 111.0px;" /><col style="width: 109.0px;" /><col style="width: 112.0px;" /><col style="width: 122.0px;" /><col style="width: 80.0px;" /><col style="width: 189.0px;" /><col style="width: 95.0px;" /><col style="width: 108.0px;" /><col style="width: 120.0px;" /><col style="width: 92.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Skid Buffer Credit</p><p>parameters</p></th><th class="confluenceTh"><p style="text-align: center;">64b</p><p style="text-align: center;">(hw_config_07)</p></th><th class="confluenceTh"><p style="text-align: center;">256b</p><p style="text-align: center;">(hw_config_02)</p></th><th class="confluenceTh"><p style="text-align: center;">256b_narrow_axid</p><p style="text-align: center;">(hw_config_02)</p></th><th class="confluenceTh"><p style="text-align: center;">hw_cfg_nxpauto</p><p style="text-align: center;">(hw_cfg_nxpauto)</p></th><th class="confluenceTh"><p style="text-align: center;">64b_wXttCtrlEntry</p><p style="text-align: center;">(64b_wXttCtrlEntr)</p></th><th class="confluenceTh"><p style="text-align: center;">128b_ecc</p><p style="text-align: center;">(hw_config_nxpauto</p></th><th class="confluenceTh"><p style="text-align: center;">128b_parity</p><p style="text-align: center;">(128b_parity</p></th><th class="confluenceTh"><p style="text-align: center;">hw_config_resiliency_placeholde</p><p style="text-align: center;">(hw_config_07)</p></th><th class="confluenceTh"><p style="text-align: center;">hw_cfg_7</p><p style="text-align: center;">(hw_config_07)</p></th><th class="confluenceTh"><p style="text-align: center;">hw_cfg_7_all_ecc</p><p style="text-align: center;">(hw_config_07)</p></th><th class="confluenceTh"><p style="text-align: center;">hw_cfg_7_all_parity</p><p style="text-align: center;">(hw_config_07)</p></th><th class="confluenceTh"><p style="text-align: center;">hw_cfg_20</p><p style="text-align: center;">(hw_config_20</p></th></tr><tr><td class="confluenceTd"><p>nCMDSkidBufSize</p><p><br /></p></td><td class="confluenceTd"><p>192</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>96</p></td><td class="confluenceTd"><p>192</p></td><td class="confluenceTd"><p>96</p></td><td class="confluenceTd"><p>192</p></td><td class="confluenceTd"><p>192</p></td><td class="confluenceTd"><p>192</p></td><td class="confluenceTd"><p>192</p></td><td class="confluenceTd"><p>192</p></td><td class="confluenceTd"><p>192</p></td></tr><tr><td class="confluenceTd"><p>nCMDSkidBufArb</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>64</p></td></tr></tbody></table></div><p><br /></p><h2 id="Ncore3.4DIITestplan:-DIIErrorTestplan"><strong>DII&nbsp;Error Testplan</strong></h2><h2 id="Ncore3.4DIITestplan:-ProtocolError"><strong>Protocol&nbsp;Error</strong></h2><h3 id="Ncore3.4DIITestplan:-Stimulus:"><strong>Stimulus:</strong></h3><div class="table-wrap"><table data-layout="full-width" data-local-id="71afc87b-bf3b-474b-a2f4-9535faaebcfc" class="confluenceTable"><colgroup><col style="width: 153.0px;" /><col style="width: 143.0px;" /><col style="width: 143.0px;" /><col style="width: 143.0px;" /><col style="width: 143.0px;" /><col style="width: 143.0px;" /><col style="width: 143.0px;" /><col style="width: 143.0px;" /><col style="width: 143.0px;" /><col style="width: 143.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc&nbsp;</strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority&nbsp;</strong></p></th><th class="confluenceTh"><p><strong>Implemented&nbsp;</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Read Response Uncorrectable Error</p></td><td class="confluenceTd"><p>Read a response from the AXI/ACE can be considered a Protocol Error which would fall into the uncorrectable error category</p></td><td class="confluenceTd"><p>Injecting Read response error (SLVERR /DECERR)  using this knob &quot;prob_ace_rd_resp_error&quot;.</p></td><td class="confluenceTd"><p>Ncore+3.0+System+Specification</p><p>Table: 5.1.3.2</p></td><td class="confluenceTd"><p>#Stimulus.DII.v3.protocol</p></td><td class="confluenceTd"><p>axi_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Write Response Uncorrectable Error</p></td><td class="confluenceTd"><p>Write response from the AXI/ACE can be considered a Protocol Error which would fall into the uncorrectable error category.</p></td><td class="confluenceTd"><p>Injecting Write response error (SLVERR /DECERR)  using this knob &quot;prob_ace_wr_resp_error&quot;.</p></td><td class="confluenceTd"><p>Ncore+3.0+System+Specification</p><p>Table: 5.1.3.2</p></td><td class="confluenceTd"><p>#Stimulus.DII.v3.prot</p></td><td class="confluenceTd"><p>axi_seq.svh</p></td><td class="confluenceTd"><p>High</p><p /></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><p><strong>Functional Checks</strong>:</p><div class="table-wrap"><table data-layout="default" data-local-id="be4805a4-6466-4c5f-abea-6a1b21512ac7" class="confluenceTable"><colgroup><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority&nbsp;</strong></p></th><th class="confluenceTh"><p><strong>Implemented&nbsp;</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>CMStatus = SLVERR (8'b10000011) (&nbsp;Data Error)</p><p>CMStatus = DECERR (8'b10000100) (Address Error)</p><p>DUT will send DTR_REQ with corresponding DBAD = 1 &amp; BE =1 when SLVERR occur.</p><p>If error is not detected on first beat, then only DBAD is set and CMstatus does not report error</p><p>DTWrsp CMstatus =&nbsp;SLVERR (8'b10000011) (&nbsp;Data Error)&nbsp; and CMStatus = DECERR (8'b10000100) (Address Error) for non EWA</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification_0.89.pdf?version=1&amp;modificationDate=1677262379258&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Error Architecture Specification_0.89.pdf</a></p><p /></td><td class="confluenceTd"><p>#Check.DII.v3.protocol</p></td><td class="confluenceTd"><p>dii_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Enable protocol error detection by writing&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;<strong>DIIUUEDR</strong>.<strong>ProtErrDetEn</strong>&nbsp;=1&nbsp; (Or keep disabled by default)</p><p>Enable protocol error interrupt by writing&nbsp;<strong>DIIUUEIR</strong>.<strong>ProtErrIntEn</strong>&nbsp;= 1.</p><p>Wait for<strong>&nbsp;IRQ_UC</strong>&nbsp;interrupt to be asserted. (<strong>If&nbsp;DIIUUEIR.ProtErrIntEn =</strong>&nbsp;1)&nbsp; OR&nbsp; Wait for Read response</p><p><strong>Read response error logging: (If&nbsp;DIIUUEDR.ProtErrDetEn =</strong>1<strong>)</strong></p><ul><li><p><strong>DIIUUESR.ErrVld</strong>&nbsp;will be asserted.</p></li><li><p><strong>DIIUUESR.ErrType = 0x3(reand) or 0x2(write)</strong></p></li><li><p><strong>DIIUUESR.ErrInfo </strong>&nbsp;</p><ul><li><p>[1:0] - rresp&nbsp;or bresp</p></li><li><p>[2] - Security Attribute&nbsp;arprot[1]</p></li><li><p>[3]-&nbsp;0</p></li></ul></li><li><p><strong>{DIIUUELR1.ErrAddr, DIIUUELR0.ErrWord, DIIUUELR0.ErrWay, DIIUUELR0.ErrEntry} = ARADDR</strong></p></li></ul></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification_0.89.pdf?version=1&amp;modificationDate=1677262379258&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Error Architecture Specification_0.89.pdf</a></p><p /></td><td class="confluenceTd"><p>#Check.DII.v3.protocol</p></td><td class="confluenceTd"><p>dii_ral_csr_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="Ncore3.4DIITestplan:-Directed/RandomTestcase"> <strong>Directed/Random Testcase</strong></h3><div class="table-wrap"><table data-layout="default" data-local-id="888074a4-53ef-4997-b686-cc9ba756e92f" class="confluenceTable"><colgroup><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>testcase Name&nbsp;</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>&nbsp;Scenario&nbsp;</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Implemented&nbsp;</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status&nbsp;</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks&nbsp;</p></th></tr><tr><td class="confluenceTd"><p>&nbsp;csr_diiuedr_rdProtErrDetEn_uncorr</p><p>csr_diiueir_ProtErrInt_uncorr</p><p>csr_diiuelr2_uncorr</p><p>csr_diiuecr_noDetEn_uncorr</p></td><td class="confluenceTd"><p>Injecting response error (SLVERR /DECERR)</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification_0.89.pdf?version=1&amp;modificationDate=1677262379258&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Error Architecture Specification_0.89.pdf</a></p><p /></td><td class="confluenceTd"><p>#Test.DII.protocolerr</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h2 id="Ncore3.4DIITestplan:-WrongtargetIds"> <strong>Wrong target Ids</strong></h2><div class="table-wrap"><table data-layout="full-width" data-local-id="ee84b38d-8e25-4a4d-ab1e-c798257e916e" class="confluenceTable"><colgroup><col style="width: 159.0px;" /><col style="width: 142.0px;" /><col style="width: 142.0px;" /><col style="width: 127.0px;" /><col style="width: 159.0px;" /><col style="width: 155.0px;" /><col style="width: 130.0px;" /><col style="width: 142.0px;" /><col style="width: 142.0px;" /><col style="width: 142.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc&nbsp;</strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority&nbsp;</strong></p></th><th class="confluenceTh"><p><strong>Implemented&nbsp;</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>smi_seq_item.smi_targ_ncore_funit_unit_id</p></td><td class="confluenceTd"><p>target FUnit of SMI message</p></td><td class="confluenceTd"><p>randomize FUnit of SMI message does not match DestID</p><p>Target id error injection in CMDreq happens using knob &quot;wt_wrong_dut_id_cmd&quot;<br />Target id error injection in DTWreq happens using knob &quot;wt_wrong_dut_id_dtw&quot;<br />Target id error injection in DTRrsp happens using knob &quot;wt_wrong_dut_id_dtrrsp&quot;<br />Target id error injection in STRrsp happens using knob &quot;wt_wrong_dut_id_strrsp&quot;Target id error injection in DTWDbgrsp happens using knob &quot;wt_wrong_dut_id_dtwdbgrsp&quot;</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification_0.89.pdf?version=1&amp;modificationDate=1677262379258&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Error Architecture Specification_0.89.pdf</a></p><p>1.4 Transport Error Logging and Interrupt<br />1.5 Resiliency Related Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Stimulus.DII.tagiderr.V3.cmdreq<br />#Stimulus.DII.tagiderr.V3.dtwreq<br />#Stimulus.DII.tagiderr.V3.dtrrsp<br />#Stimulus.DII.tagiderr.V3.strrsp<br />#Stimulus.DII.tagiderr.V3.dtwdbgrsp</p></td><td class="confluenceTd"><p>dii_txn.svh</p><p>dii_seq.svh</p><p>dii_targt_id_err_test.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h2 id="Ncore3.4DIITestplan:-Functionalcheckandcoverage">Functional check and coverage&nbsp;</h2><div class="table-wrap"><table data-layout="full-width" data-local-id="b8126476-01dd-4596-a375-6cbc7beba22f" class="confluenceTable"><colgroup><col style="width: 238.0px;" /><col style="width: 334.0px;" /><col style="width: 257.0px;" /><col style="width: 128.0px;" /><col style="width: 81.0px;" /><col style="width: 126.0px;" /><col style="width: 148.0px;" /><col style="width: 128.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority&nbsp;</strong></p></th><th class="confluenceTh"><p><strong>Implemented&nbsp;</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that on detection of wrong_target_id on SMI messages received by DII,</p><p><strong>Check Error injection and logging steps:</strong></p><ul><li><p>Enable transport error detection by writing&nbsp;<strong>DIIUUEDR</strong>.<strong>TransErrDetEn</strong>&nbsp;= 1.&nbsp;(Or keep disabled by default)</p></li><li><p>Enable transport error interrupt by writing&nbsp;<strong>DIIUUEIR</strong>.<strong>TransErrIntEn</strong>&nbsp;= 1&nbsp;(Or keep disabled by default)</p><ul><li><p>Wait for<strong>&nbsp;IRQ_UC</strong>&nbsp;interrupt to be asserted (<strong>If&nbsp;DIIUUEIR.TransErrIntEn =</strong>&nbsp;1)&nbsp; OR&nbsp; Wait for some time</p></li><li><p><strong>DIIUUESR.ErrVld</strong>&nbsp;will be asserted.&nbsp; (If&nbsp;<strong>DIIUUEDR</strong>.<strong>TransErrDetEn</strong>&nbsp;= 1)</p></li><li><p><strong>DIIUUESR.ErrType = 0x8</strong></p></li><li><p><strong>DIIUUESR.ErrInfo =</strong></p><ul><li><p>[0]&nbsp;&ndash; 1&rsquo;b0&nbsp;</p></li></ul><ul><li><p>[5:1]&nbsp;&ndash; Reserved&nbsp;&nbsp;</p></li><li><p>[15:6]&nbsp;&ndash;&nbsp;Source ID&nbsp;(FUnit_Id)<br /></p></li></ul></li><li><p>Transaction is dropped by the DUT</p></li><li><p>Reset by W1C :&nbsp;&nbsp;<strong>DIIUUESAR.ErrVld&nbsp;&nbsp;</strong>= 1&nbsp;(optional)</p></li></ul></li></ul></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification_0.89.pdf?version=1&amp;modificationDate=1677262379258&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Error Architecture Specification_0.89.pdf</a></p><p>1.2.3.2 Uncorrectable ErrorType and Info Table</p></td><td class="confluenceTd"><p>#Check.DII.WrongTargetId.ErrVld</p><p>#Check.DII.WrongTargetId.ErrType</p><p>#Check.DII.WrongTargetId.ErrInfo</p><p>#Check.DII.WrongTargetId.IRQ_UC</p><p>#Check.DII.tagiderr.V3.cmdreq<br />#Check.DII.tagiderr.V3.dtwreq<br />#Check.DII.tagiderr.V3.dtrrsp<br />#Check.DII.tagiderr.V3.strrsp<br />#Check.DII.tagiderr.V3.dtwdbgrsp</p></td><td class="confluenceTd"><p>dii_ral_csr_seq.svh</p><p>dii_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h2 id="Ncore3.4DIITestplan:-DirectedTestcase">Directed Testcase</h2><div class="table-wrap"><table data-layout="default" data-local-id="e51c8d90-b1d4-49d9-9485-5c588cddb2d3" class="confluenceTable"><colgroup><col style="width: 86.0px;" /><col style="width: 149.0px;" /><col style="width: 195.0px;" /><col style="width: 99.0px;" /><col style="width: 48.0px;" /><col style="width: 48.0px;" /><col style="width: 48.0px;" /><col style="width: 87.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>testcase Name&nbsp;</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>&nbsp;<strong>Scenario&nbsp;</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Priority</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Implemented&nbsp;</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Status&nbsp;</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Remarks&nbsp;</strong></p></th></tr><tr><td class="confluenceTd"><p>csr_diiuedr_TransErrDetEn_cmd_uncorr</p></td><td class="confluenceTd"><p>DV sends a CMDreq SMI message to dii (DUT) with TargId != DUT&rsquo;s FUnitId</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification_0.89.pdf?version=1&amp;modificationDate=1677262379258&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Error Architecture Specification_0.89.pdf</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.DII.CMDreq.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>csr_diiuedr_TransErrDetEn_dtw_uncorr</p></td><td class="confluenceTd"><p>DV sends a DTWreq SMI message to dii (DUT) with TargId != DUT&rsquo;s FUnitId</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification_0.89.pdf?version=1&amp;modificationDate=1677262379258&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Error Architecture Specification_0.89.pdf</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.DII.DTWreq.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>csr_diiuedr_TransErrDetEn_dtrrsp_uncorr</p></td><td class="confluenceTd"><p>DV  sends a DTRrsp SMI message to DII (DUT) with TargId != DUT&rsquo;s FUnitId</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification_0.89.pdf?version=1&amp;modificationDate=1677262379258&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Error Architecture Specification_0.89.pdf</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.DII.DTRrsp.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>csr_diiuedr_TransErrDetEn_strrsp_uncorr</p></td><td class="confluenceTd"><p>DV  sends a STRrsp SMI message to DII (DUT) with TargId != DUT&rsquo;s FUnitId</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification_0.89.pdf?version=1&amp;modificationDate=1677262379258&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Error Architecture Specification_0.89.pdf</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.DII.STRrsp.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>csr_diiuedr_TransErrDetEn_dtwdbgrsp_uncorr</p></td><td class="confluenceTd"><p>DV  sends a DTWdbgrsp SMI message to DII (DUT) with TargId != DUT&rsquo;s FUnitId</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification_0.89.pdf?version=1&amp;modificationDate=1677262379258&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Error Architecture Specification_0.89.pdf</a></p><p>1.4 Transport Error Logging and interrupt</p></td><td class="confluenceTd"><p>#Test.DII.DTWdbgrsp.WrongTargetId</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="Ncore3.4DIITestplan:-DbadonDTWreq"> <strong>Dbad on DTWreq</strong>  </h2><div class="table-wrap"><table data-layout="full-width" data-local-id="d9c55989-fd5d-44a9-8b99-ad5daa1bb3e0" class="confluenceTable"><colgroup><col style="width: 159.0px;" /><col style="width: 142.0px;" /><col style="width: 142.0px;" /><col style="width: 127.0px;" /><col style="width: 159.0px;" /><col style="width: 155.0px;" /><col style="width: 130.0px;" /><col style="width: 142.0px;" /><col style="width: 142.0px;" /><col style="width: 142.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc&nbsp;</strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority&nbsp;</strong></p></th><th class="confluenceTh"><p><strong>Implemented&nbsp;</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>DBad on DTWreq</p></td><td class="confluenceTd"><p>Generate random dbad value on DTWreq</p></td><td class="confluenceTd"><p>Generate random dbad value in DTWreq by using knob &quot;wt_dbad&quot;.</p><p>Corresponding WSTRB will be 0 on down stream AXI write data interface.</p></td><td class="confluenceTd"><p>Ncore+3.0+System+Specification</p><p>Section: 5.7</p></td><td class="confluenceTd"><p>#Stimulus.DII.dbad.V3.dtwreq</p></td><td class="confluenceTd"><p>dii_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h2 id="Ncore3.4DIITestplan:-Functionalcheckandcoverage.1">Functional check and coverage  </h2><div class="table-wrap"><table data-layout="default" data-local-id="58be07e4-e2f2-4c96-9095-04c187864f1b" class="confluenceTable"><colgroup><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Tb Location</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority&nbsp;</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Implemented&nbsp;</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Check Corresponding WSTRB will be 0 on down stream AXI write data interface.</p><p>Check DUT should return normal DTWrsp CMstatus without any error indication.</p></td><td class="confluenceTd"><p>Ncore+3.0+System+Specification</p><p>Section: 5.7</p></td><td class="confluenceTd"><p>#Check.DII.DTWrsp.CMStatusDataerr</p></td><td class="confluenceTd"><p>dii_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h3 id="Ncore3.4DIITestplan:-Directed/RandomTestcase.1">Directed/Random Testcase</h3><div class="table-wrap"><table data-layout="full-width" data-local-id="19c57f7a-ed6b-45c8-9ecd-8bc1a1273736" class="confluenceTable"><colgroup><col style="width: 180.0px;" /><col style="width: 180.0px;" /><col style="width: 180.0px;" /><col style="width: 180.0px;" /><col style="width: 180.0px;" /><col style="width: 180.0px;" /><col style="width: 180.0px;" /><col style="width: 180.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>testcase Name&nbsp;</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>&nbsp;Scenario&nbsp;</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Implemented&nbsp;</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status&nbsp;</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks&nbsp;</p></th></tr><tr><td class="confluenceTd"><p>wr_none</p><p>rw_none_endpoint</p><p>perf_short</p><p>sys_dii_rw_endpoint</p><p>sys_dii_rw_endpoint_asize_err</p><p>sys_dii_rw_endpoint_align_err</p><p /></td><td class="confluenceTd"><p>Injecting random dbad value on DTWreq,</p></td><td class="confluenceTd"><p>Ncore+3.0+System+Specification</p><p>Section: 5.7</p></td><td class="confluenceTd"><p>#Test.DII.DTWreqdab</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="Ncore3.4DIITestplan:-References">References</h1><p>Ncore 3.0 system Specification :&nbsp;<a href="https://arterisip.atlassian.net/wiki/download/attachments/16169712/Ncore_3_system_specification_0.82.pdf?version=1&amp;modificationDate=1674604200622&amp;cacheVersion=1&amp;api=v2" rel="nofollow">https://arterisip.atlassian.net/wiki/download/attachments/16169712/Ncore_3_system_specification_0.82.pdf?version=1&amp;modificationDate=1674604200622&amp;cacheVersion=1&amp;api=v2</a></p><p>ConcertoCProtocolArch_NoCB_92_MF :&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs" data-linked-resource-id="16169712" data-linked-resource-version="34" data-linked-resource-type="page">Arch Ncore 3.X Docs</a></p><p>Ncore 3.2 DII Micro Architecture Specification :&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162828/Ncore+3.2+DII+Micro+Architecture+Specification" data-linked-resource-id="16162828" data-linked-resource-version="4" data-linked-resource-type="page">Ncore 3.2 DII Micro Architecture Specification</a></p><p>Ncore Concerto Perf Counter Specification :&nbsp;<a class="external-link" href="https://confluence.arteris.com/display/ENGR/Arch+Ncore+3.4+Docs?preview=/30510577/41386910/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf" rel="nofollow">https://confluence.arteris.com/display/ENGR/Arch+Ncore+3.4+Docs?preview=/30510577/41386910/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf</a></p><p>SkidBuffer Architecture Specification :&nbsp;<a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SkidBuffer%20Architecture%20Specification_08122022.pdf?version=2&amp;modificationDate=1660337536146&amp;cacheVersion=1&amp;api=v2" rel="nofollow">https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20SkidBuffer%20Architecture%20Specification_08122022.pdf?version=2&amp;modificationDate=1660337536146&amp;cacheVersion=1&amp;api=v2</a></p><p>Ncore 3.2 Trace and Debug Micro Architecture Specification :&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159955/Ncore+3.2+Trace+and+Debug+Micro+Architecture+Specification" data-linked-resource-id="16159955" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.2 Trace and Debug Micro Architecture Specification</a></p><h1 id="Ncore3.4DIITestplan:-TestbenchPlusargs">Testbench Plusargs&nbsp;</h1><p><br /></p><div class="table-wrap"><table data-layout="default" data-local-id="b2fc4840-9dd3-4739-86a8-aaa91ad5560a" class="confluenceTable"><colgroup><col style="width: 250.0px;" /><col style="width: 510.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Name</p></th><th class="confluenceTh"><p>Description</p></th></tr><tr><td class="confluenceTd"><p>perfmon_32bit_mode</p></td><td class="confluenceTd"><p>Enable 32 bit counter mode : TB will set DIICNTCR.counter_control and DIICNTCR.SSR_COUNT to 32 bit counter mode</p></td></tr><tr><td class="confluenceTd"><p>event_first</p></td><td class="confluenceTd"><p>Specify first event</p></td></tr><tr><td class="confluenceTd"><p>event_second</p></td><td class="confluenceTd"><p>Specify second event</p></td></tr><tr><td class="confluenceTd"><p>counter_control</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">Specify the value that needs to be programmed into the &quot;counter control&quot; field of the DIICNTCR register</span></p></td></tr><tr><td class="confluenceTd"><p>ssr_count</p></td><td class="confluenceTd"><p>Specify&nbsp;<span class="legacy-color-text-blue3">the value that needs to be programmed into the &quot;ssr count&quot; field of the DIICNTCR register</span></p></td></tr><tr><td class="confluenceTd"><p>pmon_bw_test</p></td><td class="confluenceTd"><p>Enable Bandwidth feature validation</p></td></tr><tr><td class="confluenceTd"><p>filter_enable</p></td><td class="confluenceTd"><p>Enable or disable bandwidth filter</p></td></tr><tr><td class="confluenceTd"><p>bw_filter_select</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">Specify the value that needs to be programmed into the &quot;Filter select&quot; field of the DIIBCNTFR register</span></p></td></tr><tr><td class="confluenceTd"><p>bw_filter_value</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">Specify the value that needs to be programmed into the &quot;Filter value&quot; field of the DIIBCNTFR register</span></p></td></tr><tr><td class="confluenceTd"><p>bw_filter_mask</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">Specify the value that needs to be programmed into the &quot;Mask value&quot; field of the DIIBCNTMR register</span></p></td></tr><tr><td class="confluenceTd"><p>perfmon_local_count_enable</p></td><td class="confluenceTd"><p>Enable or disable all local counters : Specify the value of &quot;Local Count Enable&quot; field of DIIMCNTCR</p></td></tr><tr><td class="confluenceTd"><p>perfmon_local_count_clear</p></td><td class="confluenceTd"><p>Clear all local counters : Specify the value of &quot;Local Count Clear&quot; field of DIIMCNTCR</p></td></tr><tr><td class="confluenceTd"><p>pmon_latency_test</p></td><td class="confluenceTd"><p>Enable Latency feature validation</p></td></tr><tr><td class="confluenceTd"><p>latency_count_enable</p></td><td class="confluenceTd"><p>Enable or disable latency counter</p></td></tr><tr><td class="confluenceTd"><p>lct_bin_offset</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">Specify the value that needs to be programmed into the &quot;Latency bin offset&quot; field of the DIILCNTCR register</span></p></td></tr><tr><td class="confluenceTd"><p>lct_pre_scale</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">Specify the value that needs to be programmed into the &quot;Latency pre scale&quot; field of the DIILCNTCR register</span></p></td></tr><tr><td class="confluenceTd"><p>lct_type</p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">Specify the value that needs to be programmed into the &quot;Latency type (wr/rd) &quot; field of the DIILCNTCR register</span></p></td></tr></tbody></table></div><p><br /></p><p><br /></p><p><br /></p><p><br /></p>