// Seed: 296140739
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1.id_1 = -1;
  assign module_1.type_22 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    input supply1 void id_2,
    output tri0 id_3,
    output supply0 id_4,
    input uwire id_5,
    input wire id_6,
    input tri1 id_7,
    inout supply0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    output supply0 id_11,
    id_35,
    input uwire id_12,
    input tri id_13,
    output wor id_14,
    input wand id_15,
    input tri1 id_16,
    input wand id_17,
    input uwire id_18,
    input wor id_19,
    id_36,
    input tri0 id_20,
    output tri1 id_21,
    input wand id_22,
    input tri0 id_23,
    input tri0 id_24,
    input tri0 id_25,
    output wor id_26,
    output logic id_27,
    input tri id_28,
    input tri0 id_29,
    output tri id_30,
    input supply1 id_31,
    input uwire id_32#(.id_37(id_13 | -1)),
    input tri0 id_33
);
  wire id_38;
  always begin : LABEL_0
    id_27 <= 1 & -1;
  end
  initial id_10 = id_35[-1+1][-1 : 1];
  wor id_39 = id_39 == (id_17 == -1);
  module_0 modCall_1 (
      id_38,
      id_39,
      id_39,
      id_39,
      id_39,
      id_39,
      id_38
  );
endmodule
