$date
	Sat Sep 24 20:47:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module buffer_tb $end
$var wire 1 ! out $end
$var reg 1 " data $end
$var reg 1 # enable $end
$scope module uut $end
$var wire 1 " data $end
$var wire 1 # enable $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
z!
$end
#5
1"
#10
1!
1#
#15
0!
0"
#20
1!
1"
#25
z!
0#
#35
