// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dct_dct,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=444,HLS_SYN_TPT=none,HLS_SYN_MEM=16,HLS_SYN_DSP=0,HLS_SYN_FF=4180,HLS_SYN_LUT=5907,HLS_VERSION=2022_2}" *)

module dct (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 151'd1;
parameter    ap_ST_fsm_state2 = 151'd2;
parameter    ap_ST_fsm_state3 = 151'd4;
parameter    ap_ST_fsm_state4 = 151'd8;
parameter    ap_ST_fsm_state5 = 151'd16;
parameter    ap_ST_fsm_state6 = 151'd32;
parameter    ap_ST_fsm_state7 = 151'd64;
parameter    ap_ST_fsm_state8 = 151'd128;
parameter    ap_ST_fsm_state9 = 151'd256;
parameter    ap_ST_fsm_state10 = 151'd512;
parameter    ap_ST_fsm_state11 = 151'd1024;
parameter    ap_ST_fsm_state12 = 151'd2048;
parameter    ap_ST_fsm_state13 = 151'd4096;
parameter    ap_ST_fsm_state14 = 151'd8192;
parameter    ap_ST_fsm_state15 = 151'd16384;
parameter    ap_ST_fsm_state16 = 151'd32768;
parameter    ap_ST_fsm_state17 = 151'd65536;
parameter    ap_ST_fsm_state18 = 151'd131072;
parameter    ap_ST_fsm_state19 = 151'd262144;
parameter    ap_ST_fsm_state20 = 151'd524288;
parameter    ap_ST_fsm_state21 = 151'd1048576;
parameter    ap_ST_fsm_state22 = 151'd2097152;
parameter    ap_ST_fsm_state23 = 151'd4194304;
parameter    ap_ST_fsm_state24 = 151'd8388608;
parameter    ap_ST_fsm_state25 = 151'd16777216;
parameter    ap_ST_fsm_state26 = 151'd33554432;
parameter    ap_ST_fsm_state27 = 151'd67108864;
parameter    ap_ST_fsm_state28 = 151'd134217728;
parameter    ap_ST_fsm_state29 = 151'd268435456;
parameter    ap_ST_fsm_state30 = 151'd536870912;
parameter    ap_ST_fsm_state31 = 151'd1073741824;
parameter    ap_ST_fsm_state32 = 151'd2147483648;
parameter    ap_ST_fsm_state33 = 151'd4294967296;
parameter    ap_ST_fsm_state34 = 151'd8589934592;
parameter    ap_ST_fsm_state35 = 151'd17179869184;
parameter    ap_ST_fsm_state36 = 151'd34359738368;
parameter    ap_ST_fsm_state37 = 151'd68719476736;
parameter    ap_ST_fsm_state38 = 151'd137438953472;
parameter    ap_ST_fsm_state39 = 151'd274877906944;
parameter    ap_ST_fsm_state40 = 151'd549755813888;
parameter    ap_ST_fsm_state41 = 151'd1099511627776;
parameter    ap_ST_fsm_state42 = 151'd2199023255552;
parameter    ap_ST_fsm_state43 = 151'd4398046511104;
parameter    ap_ST_fsm_state44 = 151'd8796093022208;
parameter    ap_ST_fsm_state45 = 151'd17592186044416;
parameter    ap_ST_fsm_state46 = 151'd35184372088832;
parameter    ap_ST_fsm_state47 = 151'd70368744177664;
parameter    ap_ST_fsm_state48 = 151'd140737488355328;
parameter    ap_ST_fsm_state49 = 151'd281474976710656;
parameter    ap_ST_fsm_state50 = 151'd562949953421312;
parameter    ap_ST_fsm_state51 = 151'd1125899906842624;
parameter    ap_ST_fsm_state52 = 151'd2251799813685248;
parameter    ap_ST_fsm_state53 = 151'd4503599627370496;
parameter    ap_ST_fsm_state54 = 151'd9007199254740992;
parameter    ap_ST_fsm_state55 = 151'd18014398509481984;
parameter    ap_ST_fsm_state56 = 151'd36028797018963968;
parameter    ap_ST_fsm_state57 = 151'd72057594037927936;
parameter    ap_ST_fsm_state58 = 151'd144115188075855872;
parameter    ap_ST_fsm_state59 = 151'd288230376151711744;
parameter    ap_ST_fsm_state60 = 151'd576460752303423488;
parameter    ap_ST_fsm_state61 = 151'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 151'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 151'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 151'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 151'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 151'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 151'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 151'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 151'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 151'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 151'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 151'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 151'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 151'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 151'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 151'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 151'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 151'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 151'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 151'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 151'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 151'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 151'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 151'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 151'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 151'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 151'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 151'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 151'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 151'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 151'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 151'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 151'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 151'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 151'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 151'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 151'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 151'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 151'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 151'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 151'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 151'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 151'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 151'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 151'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 151'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 151'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 151'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 151'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 151'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 151'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 151'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 151'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 151'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 151'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 151'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 151'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 151'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 151'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 151'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 151'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 151'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 151'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 151'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 151'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 151'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 151'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 151'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 151'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 151'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 151'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 151'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state133 = 151'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state134 = 151'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state135 = 151'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state136 = 151'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state137 = 151'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state138 = 151'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state139 = 151'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state140 = 151'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state141 = 151'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state142 = 151'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state143 = 151'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state144 = 151'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state145 = 151'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state146 = 151'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state147 = 151'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state148 = 151'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state149 = 151'd356811923176489970264571492362373784095686656;
parameter    ap_ST_fsm_state150 = 151'd713623846352979940529142984724747568191373312;
parameter    ap_ST_fsm_state151 = 151'd1427247692705959881058285969449495136382746624;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
wire    ap_continue;
reg    ap_done_reg;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [150:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] input_r;
wire   [63:0] output_r;
reg   [2:0] dct_coeff_table_0_address0;
reg    dct_coeff_table_0_ce0;
wire   [13:0] dct_coeff_table_0_q0;
reg   [2:0] dct_coeff_table_1_address0;
reg    dct_coeff_table_1_ce0;
wire   [14:0] dct_coeff_table_1_q0;
reg   [2:0] dct_coeff_table_2_address0;
reg    dct_coeff_table_2_ce0;
wire   [14:0] dct_coeff_table_2_q0;
reg   [2:0] dct_coeff_table_3_address0;
reg    dct_coeff_table_3_ce0;
wire   [14:0] dct_coeff_table_3_q0;
reg   [2:0] dct_coeff_table_4_address0;
reg    dct_coeff_table_4_ce0;
wire   [14:0] dct_coeff_table_4_q0;
reg   [2:0] dct_coeff_table_5_address0;
reg    dct_coeff_table_5_ce0;
wire   [14:0] dct_coeff_table_5_q0;
reg   [2:0] dct_coeff_table_6_address0;
reg    dct_coeff_table_6_ce0;
wire   [14:0] dct_coeff_table_6_q0;
reg   [2:0] dct_coeff_table_7_address0;
reg    dct_coeff_table_7_ce0;
wire   [14:0] dct_coeff_table_7_q0;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state81;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state151;
reg   [57:0] trunc_ln_reg_291;
reg   [57:0] trunc_ln3_reg_297;
reg   [5:0] row_outbuf_address0;
reg    row_outbuf_ce0;
reg    row_outbuf_we0;
wire   [15:0] row_outbuf_q0;
reg   [5:0] col_outbuf_address0;
reg    col_outbuf_ce0;
reg    col_outbuf_we0;
wire   [15:0] col_outbuf_q0;
reg   [5:0] col_inbuf_address0;
reg    col_inbuf_ce0;
reg    col_inbuf_we0;
wire   [15:0] col_inbuf_q0;
reg    col_inbuf_ce1;
wire   [15:0] col_inbuf_q1;
reg    col_inbuf_ce2;
wire   [15:0] col_inbuf_q2;
reg    col_inbuf_ce3;
wire   [15:0] col_inbuf_q3;
reg    col_inbuf_ce4;
wire   [15:0] col_inbuf_q4;
reg    col_inbuf_ce5;
wire   [15:0] col_inbuf_q5;
reg    col_inbuf_ce6;
wire   [15:0] col_inbuf_q6;
reg    col_inbuf_ce7;
wire   [15:0] col_inbuf_q7;
reg   [2:0] buf_2d_in_0_address0;
reg    buf_2d_in_0_ce0;
reg    buf_2d_in_0_we0;
wire   [15:0] buf_2d_in_0_q0;
reg   [2:0] buf_2d_in_1_address0;
reg    buf_2d_in_1_ce0;
reg    buf_2d_in_1_we0;
wire   [15:0] buf_2d_in_1_q0;
reg   [2:0] buf_2d_in_2_address0;
reg    buf_2d_in_2_ce0;
reg    buf_2d_in_2_we0;
wire   [15:0] buf_2d_in_2_q0;
reg   [2:0] buf_2d_in_3_address0;
reg    buf_2d_in_3_ce0;
reg    buf_2d_in_3_we0;
wire   [15:0] buf_2d_in_3_q0;
reg   [2:0] buf_2d_in_4_address0;
reg    buf_2d_in_4_ce0;
reg    buf_2d_in_4_we0;
wire   [15:0] buf_2d_in_4_q0;
reg   [2:0] buf_2d_in_5_address0;
reg    buf_2d_in_5_ce0;
reg    buf_2d_in_5_we0;
wire   [15:0] buf_2d_in_5_q0;
reg   [2:0] buf_2d_in_6_address0;
reg    buf_2d_in_6_ce0;
reg    buf_2d_in_6_we0;
wire   [15:0] buf_2d_in_6_q0;
reg   [2:0] buf_2d_in_7_address0;
reg    buf_2d_in_7_ce0;
reg    buf_2d_in_7_we0;
wire   [15:0] buf_2d_in_7_q0;
reg   [5:0] buf_2d_out_address0;
reg    buf_2d_out_ce0;
reg    buf_2d_out_we0;
wire   [15:0] buf_2d_out_q0;
reg    buf_2d_out_ce1;
wire   [15:0] buf_2d_out_q1;
reg    buf_2d_out_ce2;
wire   [15:0] buf_2d_out_q2;
reg    buf_2d_out_ce3;
wire   [15:0] buf_2d_out_q3;
reg    buf_2d_out_ce4;
wire   [15:0] buf_2d_out_q4;
reg    buf_2d_out_ce5;
wire   [15:0] buf_2d_out_q5;
reg    buf_2d_out_ce6;
wire   [15:0] buf_2d_out_q6;
reg    buf_2d_out_ce7;
wire   [15:0] buf_2d_out_q7;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_start;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_done;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_idle;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_ready;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWVALID;
wire   [63:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWADDR;
wire   [0:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWID;
wire   [31:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWLEN;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWSIZE;
wire   [1:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWBURST;
wire   [1:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWLOCK;
wire   [3:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWCACHE;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWPROT;
wire   [3:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWQOS;
wire   [3:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWREGION;
wire   [0:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWUSER;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WVALID;
wire   [511:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WDATA;
wire   [63:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WSTRB;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WLAST;
wire   [0:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WID;
wire   [0:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WUSER;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARVALID;
wire   [63:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARADDR;
wire   [0:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARID;
wire   [31:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARLEN;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARSIZE;
wire   [1:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARBURST;
wire   [1:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARLOCK;
wire   [3:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARCACHE;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARPROT;
wire   [3:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARQOS;
wire   [3:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARREGION;
wire   [0:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARUSER;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_RREADY;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_BREADY;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_d0;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_d0;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_d0;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_d0;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_d0;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_d0;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_d0;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_d0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_start;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_done;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_idle;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_ready;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_0_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_0_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_1_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_1_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_2_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_2_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_3_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_3_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_4_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_4_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_5_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_5_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_6_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_6_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_7_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_7_ce0;
wire   [5:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_ce0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_we0;
wire   [15:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_d0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_0_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_0_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_1_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_1_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_2_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_2_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_3_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_3_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_4_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_4_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_5_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_5_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_6_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_6_ce0;
wire   [2:0] grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_7_address0;
wire    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_7_ce0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_start;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_done;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_idle;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_ready;
wire   [5:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_row_outbuf_address0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_row_outbuf_ce0;
wire   [5:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_address0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_ce0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_we0;
wire   [15:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_d0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_start;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_done;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_idle;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_ready;
wire   [5:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce0;
wire   [5:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address1;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce1;
wire   [5:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address2;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce2;
wire   [5:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address3;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce3;
wire   [5:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address4;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce4;
wire   [5:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address5;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce5;
wire   [5:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address6;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce6;
wire   [5:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address7;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce7;
wire   [5:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_address0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_ce0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_we0;
wire   [15:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_d0;
wire   [2:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_0_address0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_0_ce0;
wire   [2:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_1_address0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_1_ce0;
wire   [2:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_2_address0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_2_ce0;
wire   [2:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_3_address0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_3_ce0;
wire   [2:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_4_address0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_4_ce0;
wire   [2:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_5_address0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_5_ce0;
wire   [2:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_6_address0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_6_ce0;
wire   [2:0] grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_7_address0;
wire    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_7_ce0;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_start;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_done;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_idle;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_ready;
wire   [5:0] grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_col_outbuf_address0;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_col_outbuf_ce0;
wire   [5:0] grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_address0;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_ce0;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_we0;
wire   [15:0] grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_d0;
wire    grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_start;
wire    grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_done;
wire    grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_idle;
wire    grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_ready;
wire    grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWVALID;
wire   [63:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWADDR;
wire   [0:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWID;
wire   [31:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWLEN;
wire   [2:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWSIZE;
wire   [1:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWBURST;
wire   [1:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWLOCK;
wire   [3:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWCACHE;
wire   [2:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWPROT;
wire   [3:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWQOS;
wire   [3:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWREGION;
wire   [0:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWUSER;
wire    grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WVALID;
wire   [511:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WDATA;
wire   [63:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WSTRB;
wire    grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WLAST;
wire   [0:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WID;
wire   [0:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WUSER;
wire    grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARVALID;
wire   [63:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARADDR;
wire   [0:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARID;
wire   [31:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARLEN;
wire   [2:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARSIZE;
wire   [1:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARBURST;
wire   [1:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARLOCK;
wire   [3:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARCACHE;
wire   [2:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARPROT;
wire   [3:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARQOS;
wire   [3:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARREGION;
wire   [0:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARUSER;
wire    grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_RREADY;
wire    grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_BREADY;
wire   [5:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address0;
wire    grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce0;
wire   [5:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address1;
wire    grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce1;
wire   [5:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address2;
wire    grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce2;
wire   [5:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address3;
wire    grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce3;
wire   [5:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address4;
wire    grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce4;
wire   [5:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address5;
wire    grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce5;
wire   [5:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address6;
wire    grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce6;
wire   [5:0] grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address7;
wire    grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce7;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg   [63:0] gmem_AWADDR;
reg   [31:0] gmem_AWLEN;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [63:0] gmem_ARADDR;
reg   [31:0] gmem_ARLEN;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [511:0] gmem_RDATA;
wire   [8:0] gmem_RFIFONUM;
wire    gmem_BVALID;
reg    gmem_BREADY;
reg    grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_start_reg;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state73;
reg    grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_start_reg;
wire    ap_CS_fsm_state74;
wire    ap_CS_fsm_state75;
reg    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_start_reg;
wire    ap_CS_fsm_state76;
wire    ap_CS_fsm_state77;
reg    grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_start_reg;
wire    ap_CS_fsm_state78;
wire    ap_CS_fsm_state79;
reg    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_start_reg;
wire    ap_CS_fsm_state80;
reg    grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_start_reg;
wire    ap_CS_fsm_state82;
wire    ap_CS_fsm_state83;
wire  signed [63:0] sext_ln74_fu_271_p1;
wire  signed [63:0] sext_ln87_fu_281_p1;
reg    ap_block_state1;
reg   [150:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
reg    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
reg    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
reg    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
reg    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
reg    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
reg    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
wire    ap_ST_fsm_state100_blk;
wire    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
wire    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
wire    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
wire    ap_ST_fsm_state108_blk;
wire    ap_ST_fsm_state109_blk;
wire    ap_ST_fsm_state110_blk;
wire    ap_ST_fsm_state111_blk;
wire    ap_ST_fsm_state112_blk;
wire    ap_ST_fsm_state113_blk;
wire    ap_ST_fsm_state114_blk;
wire    ap_ST_fsm_state115_blk;
wire    ap_ST_fsm_state116_blk;
wire    ap_ST_fsm_state117_blk;
wire    ap_ST_fsm_state118_blk;
wire    ap_ST_fsm_state119_blk;
wire    ap_ST_fsm_state120_blk;
wire    ap_ST_fsm_state121_blk;
wire    ap_ST_fsm_state122_blk;
wire    ap_ST_fsm_state123_blk;
wire    ap_ST_fsm_state124_blk;
wire    ap_ST_fsm_state125_blk;
wire    ap_ST_fsm_state126_blk;
wire    ap_ST_fsm_state127_blk;
wire    ap_ST_fsm_state128_blk;
wire    ap_ST_fsm_state129_blk;
wire    ap_ST_fsm_state130_blk;
wire    ap_ST_fsm_state131_blk;
wire    ap_ST_fsm_state132_blk;
wire    ap_ST_fsm_state133_blk;
wire    ap_ST_fsm_state134_blk;
wire    ap_ST_fsm_state135_blk;
wire    ap_ST_fsm_state136_blk;
wire    ap_ST_fsm_state137_blk;
wire    ap_ST_fsm_state138_blk;
wire    ap_ST_fsm_state139_blk;
wire    ap_ST_fsm_state140_blk;
wire    ap_ST_fsm_state141_blk;
wire    ap_ST_fsm_state142_blk;
wire    ap_ST_fsm_state143_blk;
wire    ap_ST_fsm_state144_blk;
wire    ap_ST_fsm_state145_blk;
wire    ap_ST_fsm_state146_blk;
wire    ap_ST_fsm_state147_blk;
wire    ap_ST_fsm_state148_blk;
wire    ap_ST_fsm_state149_blk;
wire    ap_ST_fsm_state150_blk;
reg    ap_ST_fsm_state151_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 151'd1;
#0 grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_start_reg = 1'b0;
#0 grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_start_reg = 1'b0;
#0 grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_start_reg = 1'b0;
#0 grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_start_reg = 1'b0;
#0 grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_start_reg = 1'b0;
#0 grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_start_reg = 1'b0;
end

dct_dct_coeff_table_0_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dct_coeff_table_0_address0),
    .ce0(dct_coeff_table_0_ce0),
    .q0(dct_coeff_table_0_q0)
);

dct_dct_coeff_table_1_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dct_coeff_table_1_address0),
    .ce0(dct_coeff_table_1_ce0),
    .q0(dct_coeff_table_1_q0)
);

dct_dct_coeff_table_2_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dct_coeff_table_2_address0),
    .ce0(dct_coeff_table_2_ce0),
    .q0(dct_coeff_table_2_q0)
);

dct_dct_coeff_table_3_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dct_coeff_table_3_address0),
    .ce0(dct_coeff_table_3_ce0),
    .q0(dct_coeff_table_3_q0)
);

dct_dct_coeff_table_4_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dct_coeff_table_4_address0),
    .ce0(dct_coeff_table_4_ce0),
    .q0(dct_coeff_table_4_q0)
);

dct_dct_coeff_table_5_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dct_coeff_table_5_address0),
    .ce0(dct_coeff_table_5_ce0),
    .q0(dct_coeff_table_5_q0)
);

dct_dct_coeff_table_6_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dct_coeff_table_6_address0),
    .ce0(dct_coeff_table_6_ce0),
    .q0(dct_coeff_table_6_q0)
);

dct_dct_coeff_table_7_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dct_coeff_table_7_address0),
    .ce0(dct_coeff_table_7_ce0),
    .q0(dct_coeff_table_7_q0)
);

dct_row_outbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
row_outbuf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(row_outbuf_address0),
    .ce0(row_outbuf_ce0),
    .we0(row_outbuf_we0),
    .d0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_d0),
    .q0(row_outbuf_q0)
);

dct_row_outbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
col_outbuf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(col_outbuf_address0),
    .ce0(col_outbuf_ce0),
    .we0(col_outbuf_we0),
    .d0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_d0),
    .q0(col_outbuf_q0)
);

dct_col_inbuf_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
col_inbuf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(col_inbuf_address0),
    .ce0(col_inbuf_ce0),
    .we0(col_inbuf_we0),
    .d0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_d0),
    .q0(col_inbuf_q0),
    .address1(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address1),
    .ce1(col_inbuf_ce1),
    .q1(col_inbuf_q1),
    .address2(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address2),
    .ce2(col_inbuf_ce2),
    .q2(col_inbuf_q2),
    .address3(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address3),
    .ce3(col_inbuf_ce3),
    .q3(col_inbuf_q3),
    .address4(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address4),
    .ce4(col_inbuf_ce4),
    .q4(col_inbuf_q4),
    .address5(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address5),
    .ce5(col_inbuf_ce5),
    .q5(col_inbuf_q5),
    .address6(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address6),
    .ce6(col_inbuf_ce6),
    .q6(col_inbuf_q6),
    .address7(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address7),
    .ce7(col_inbuf_ce7),
    .q7(col_inbuf_q7)
);

dct_buf_2d_in_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_2d_in_0_address0),
    .ce0(buf_2d_in_0_ce0),
    .we0(buf_2d_in_0_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_d0),
    .q0(buf_2d_in_0_q0)
);

dct_buf_2d_in_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_2d_in_1_address0),
    .ce0(buf_2d_in_1_ce0),
    .we0(buf_2d_in_1_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_d0),
    .q0(buf_2d_in_1_q0)
);

dct_buf_2d_in_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_2d_in_2_address0),
    .ce0(buf_2d_in_2_ce0),
    .we0(buf_2d_in_2_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_d0),
    .q0(buf_2d_in_2_q0)
);

dct_buf_2d_in_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_2d_in_3_address0),
    .ce0(buf_2d_in_3_ce0),
    .we0(buf_2d_in_3_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_d0),
    .q0(buf_2d_in_3_q0)
);

dct_buf_2d_in_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_2d_in_4_address0),
    .ce0(buf_2d_in_4_ce0),
    .we0(buf_2d_in_4_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_d0),
    .q0(buf_2d_in_4_q0)
);

dct_buf_2d_in_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_2d_in_5_address0),
    .ce0(buf_2d_in_5_ce0),
    .we0(buf_2d_in_5_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_d0),
    .q0(buf_2d_in_5_q0)
);

dct_buf_2d_in_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_2d_in_6_address0),
    .ce0(buf_2d_in_6_ce0),
    .we0(buf_2d_in_6_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_d0),
    .q0(buf_2d_in_6_q0)
);

dct_buf_2d_in_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_2d_in_7_address0),
    .ce0(buf_2d_in_7_ce0),
    .we0(buf_2d_in_7_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_d0),
    .q0(buf_2d_in_7_q0)
);

dct_col_inbuf_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_2d_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_2d_out_address0),
    .ce0(buf_2d_out_ce0),
    .we0(buf_2d_out_we0),
    .d0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_d0),
    .q0(buf_2d_out_q0),
    .address1(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address1),
    .ce1(buf_2d_out_ce1),
    .q1(buf_2d_out_q1),
    .address2(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address2),
    .ce2(buf_2d_out_ce2),
    .q2(buf_2d_out_q2),
    .address3(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address3),
    .ce3(buf_2d_out_ce3),
    .q3(buf_2d_out_q3),
    .address4(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address4),
    .ce4(buf_2d_out_ce4),
    .q4(buf_2d_out_q4),
    .address5(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address5),
    .ce5(buf_2d_out_ce5),
    .q5(buf_2d_out_q5),
    .address6(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address6),
    .ce6(buf_2d_out_ce6),
    .q6(buf_2d_out_q6),
    .address7(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address7),
    .ce7(buf_2d_out_ce7),
    .q7(buf_2d_out_q7)
);

dct_dct_Pipeline_RD_Loop_Row grp_dct_Pipeline_RD_Loop_Row_fu_165(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_start),
    .ap_done(grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_done),
    .ap_idle(grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_idle),
    .ap_ready(grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_ready),
    .m_axi_gmem_AWVALID(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln74(trunc_ln_reg_291),
    .buf_2d_in_0_address0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_address0),
    .buf_2d_in_0_ce0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_ce0),
    .buf_2d_in_0_we0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_we0),
    .buf_2d_in_0_d0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_d0),
    .buf_2d_in_1_address0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_address0),
    .buf_2d_in_1_ce0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_ce0),
    .buf_2d_in_1_we0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_we0),
    .buf_2d_in_1_d0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_d0),
    .buf_2d_in_2_address0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_address0),
    .buf_2d_in_2_ce0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_ce0),
    .buf_2d_in_2_we0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_we0),
    .buf_2d_in_2_d0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_d0),
    .buf_2d_in_3_address0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_address0),
    .buf_2d_in_3_ce0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_ce0),
    .buf_2d_in_3_we0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_we0),
    .buf_2d_in_3_d0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_d0),
    .buf_2d_in_4_address0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_address0),
    .buf_2d_in_4_ce0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_ce0),
    .buf_2d_in_4_we0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_we0),
    .buf_2d_in_4_d0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_d0),
    .buf_2d_in_5_address0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_address0),
    .buf_2d_in_5_ce0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_ce0),
    .buf_2d_in_5_we0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_we0),
    .buf_2d_in_5_d0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_d0),
    .buf_2d_in_6_address0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_address0),
    .buf_2d_in_6_ce0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_ce0),
    .buf_2d_in_6_we0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_we0),
    .buf_2d_in_6_d0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_d0),
    .buf_2d_in_7_address0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_address0),
    .buf_2d_in_7_ce0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_ce0),
    .buf_2d_in_7_we0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_we0),
    .buf_2d_in_7_d0(grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_d0)
);

dct_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_start),
    .ap_done(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_done),
    .ap_idle(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_idle),
    .ap_ready(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_ready),
    .buf_2d_in_0_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_0_address0),
    .buf_2d_in_0_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_0_ce0),
    .buf_2d_in_0_q0(buf_2d_in_0_q0),
    .buf_2d_in_1_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_1_address0),
    .buf_2d_in_1_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_1_ce0),
    .buf_2d_in_1_q0(buf_2d_in_1_q0),
    .buf_2d_in_2_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_2_address0),
    .buf_2d_in_2_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_2_ce0),
    .buf_2d_in_2_q0(buf_2d_in_2_q0),
    .buf_2d_in_3_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_3_address0),
    .buf_2d_in_3_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_3_ce0),
    .buf_2d_in_3_q0(buf_2d_in_3_q0),
    .buf_2d_in_4_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_4_address0),
    .buf_2d_in_4_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_4_ce0),
    .buf_2d_in_4_q0(buf_2d_in_4_q0),
    .buf_2d_in_5_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_5_address0),
    .buf_2d_in_5_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_5_ce0),
    .buf_2d_in_5_q0(buf_2d_in_5_q0),
    .buf_2d_in_6_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_6_address0),
    .buf_2d_in_6_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_6_ce0),
    .buf_2d_in_6_q0(buf_2d_in_6_q0),
    .buf_2d_in_7_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_7_address0),
    .buf_2d_in_7_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_7_ce0),
    .buf_2d_in_7_q0(buf_2d_in_7_q0),
    .row_outbuf_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_address0),
    .row_outbuf_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_ce0),
    .row_outbuf_we0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_we0),
    .row_outbuf_d0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_d0),
    .dct_coeff_table_0_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_0_address0),
    .dct_coeff_table_0_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_0_ce0),
    .dct_coeff_table_0_q0(dct_coeff_table_0_q0),
    .dct_coeff_table_1_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_1_address0),
    .dct_coeff_table_1_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_1_ce0),
    .dct_coeff_table_1_q0(dct_coeff_table_1_q0),
    .dct_coeff_table_2_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_2_address0),
    .dct_coeff_table_2_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_2_ce0),
    .dct_coeff_table_2_q0(dct_coeff_table_2_q0),
    .dct_coeff_table_3_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_3_address0),
    .dct_coeff_table_3_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_3_ce0),
    .dct_coeff_table_3_q0(dct_coeff_table_3_q0),
    .dct_coeff_table_4_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_4_address0),
    .dct_coeff_table_4_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_4_ce0),
    .dct_coeff_table_4_q0(dct_coeff_table_4_q0),
    .dct_coeff_table_5_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_5_address0),
    .dct_coeff_table_5_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_5_ce0),
    .dct_coeff_table_5_q0(dct_coeff_table_5_q0),
    .dct_coeff_table_6_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_6_address0),
    .dct_coeff_table_6_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_6_ce0),
    .dct_coeff_table_6_q0(dct_coeff_table_6_q0),
    .dct_coeff_table_7_address0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_7_address0),
    .dct_coeff_table_7_ce0(grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_7_ce0),
    .dct_coeff_table_7_q0(dct_coeff_table_7_q0)
);

dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_start),
    .ap_done(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_done),
    .ap_idle(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_idle),
    .ap_ready(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_ready),
    .row_outbuf_address0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_row_outbuf_address0),
    .row_outbuf_ce0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_row_outbuf_ce0),
    .row_outbuf_q0(row_outbuf_q0),
    .col_inbuf_address0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_address0),
    .col_inbuf_ce0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_ce0),
    .col_inbuf_we0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_we0),
    .col_inbuf_d0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_d0)
);

dct_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_start),
    .ap_done(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_done),
    .ap_idle(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_idle),
    .ap_ready(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_ready),
    .col_inbuf_address0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address0),
    .col_inbuf_ce0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce0),
    .col_inbuf_q0(col_inbuf_q0),
    .col_inbuf_address1(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address1),
    .col_inbuf_ce1(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce1),
    .col_inbuf_q1(col_inbuf_q1),
    .col_inbuf_address2(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address2),
    .col_inbuf_ce2(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce2),
    .col_inbuf_q2(col_inbuf_q2),
    .col_inbuf_address3(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address3),
    .col_inbuf_ce3(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce3),
    .col_inbuf_q3(col_inbuf_q3),
    .col_inbuf_address4(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address4),
    .col_inbuf_ce4(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce4),
    .col_inbuf_q4(col_inbuf_q4),
    .col_inbuf_address5(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address5),
    .col_inbuf_ce5(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce5),
    .col_inbuf_q5(col_inbuf_q5),
    .col_inbuf_address6(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address6),
    .col_inbuf_ce6(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce6),
    .col_inbuf_q6(col_inbuf_q6),
    .col_inbuf_address7(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address7),
    .col_inbuf_ce7(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce7),
    .col_inbuf_q7(col_inbuf_q7),
    .col_outbuf_address0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_address0),
    .col_outbuf_ce0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_ce0),
    .col_outbuf_we0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_we0),
    .col_outbuf_d0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_d0),
    .dct_coeff_table_0_address0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_0_address0),
    .dct_coeff_table_0_ce0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_0_ce0),
    .dct_coeff_table_0_q0(dct_coeff_table_0_q0),
    .dct_coeff_table_1_address0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_1_address0),
    .dct_coeff_table_1_ce0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_1_ce0),
    .dct_coeff_table_1_q0(dct_coeff_table_1_q0),
    .dct_coeff_table_2_address0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_2_address0),
    .dct_coeff_table_2_ce0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_2_ce0),
    .dct_coeff_table_2_q0(dct_coeff_table_2_q0),
    .dct_coeff_table_3_address0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_3_address0),
    .dct_coeff_table_3_ce0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_3_ce0),
    .dct_coeff_table_3_q0(dct_coeff_table_3_q0),
    .dct_coeff_table_4_address0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_4_address0),
    .dct_coeff_table_4_ce0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_4_ce0),
    .dct_coeff_table_4_q0(dct_coeff_table_4_q0),
    .dct_coeff_table_5_address0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_5_address0),
    .dct_coeff_table_5_ce0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_5_ce0),
    .dct_coeff_table_5_q0(dct_coeff_table_5_q0),
    .dct_coeff_table_6_address0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_6_address0),
    .dct_coeff_table_6_ce0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_6_ce0),
    .dct_coeff_table_6_q0(dct_coeff_table_6_q0),
    .dct_coeff_table_7_address0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_7_address0),
    .dct_coeff_table_7_ce0(grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_7_ce0),
    .dct_coeff_table_7_q0(dct_coeff_table_7_q0)
);

dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_start),
    .ap_done(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_done),
    .ap_idle(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_idle),
    .ap_ready(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_ready),
    .col_outbuf_address0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_col_outbuf_address0),
    .col_outbuf_ce0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_col_outbuf_ce0),
    .col_outbuf_q0(col_outbuf_q0),
    .buf_2d_out_address0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_address0),
    .buf_2d_out_ce0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_ce0),
    .buf_2d_out_we0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_we0),
    .buf_2d_out_d0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_d0)
);

dct_dct_Pipeline_WR_Loop_Row grp_dct_Pipeline_WR_Loop_Row_fu_243(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_start),
    .ap_done(grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_done),
    .ap_idle(grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_idle),
    .ap_ready(grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_ready),
    .m_axi_gmem_AWVALID(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(512'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln87(trunc_ln3_reg_297),
    .buf_2d_out_address0(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address0),
    .buf_2d_out_ce0(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce0),
    .buf_2d_out_q0(buf_2d_out_q0),
    .buf_2d_out_address1(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address1),
    .buf_2d_out_ce1(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce1),
    .buf_2d_out_q1(buf_2d_out_q1),
    .buf_2d_out_address2(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address2),
    .buf_2d_out_ce2(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce2),
    .buf_2d_out_q2(buf_2d_out_q2),
    .buf_2d_out_address3(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address3),
    .buf_2d_out_ce3(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce3),
    .buf_2d_out_q3(buf_2d_out_q3),
    .buf_2d_out_address4(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address4),
    .buf_2d_out_ce4(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce4),
    .buf_2d_out_q4(buf_2d_out_q4),
    .buf_2d_out_address5(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address5),
    .buf_2d_out_ce5(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce5),
    .buf_2d_out_q5(buf_2d_out_q5),
    .buf_2d_out_address6(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address6),
    .buf_2d_out_ce6(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce6),
    .buf_2d_out_q6(buf_2d_out_q6),
    .buf_2d_out_address7(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address7),
    .buf_2d_out_ce7(grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce7),
    .buf_2d_out_q7(buf_2d_out_q7)
);

dct_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .input_r(input_r),
    .output_r(output_r),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_continue(ap_continue),
    .ap_idle(ap_idle)
);

dct_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 69 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARLEN(gmem_ARLEN),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RFIFONUM(gmem_RFIFONUM),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(gmem_AWADDR),
    .I_AWLEN(gmem_AWLEN),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WDATA),
    .I_WSTRB(grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WSTRB),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state151))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state78)) begin
            grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_start_reg <= 1'b1;
        end else if ((grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_ready == 1'b1)) begin
            grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state72)) begin
            grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_start_reg <= 1'b1;
        end else if ((grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_ready == 1'b1)) begin
            grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state74)) begin
            grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_start_reg <= 1'b1;
        end else if ((grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_ready == 1'b1)) begin
            grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state82)) begin
            grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_start_reg <= 1'b1;
        end else if ((grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_ready == 1'b1)) begin
            grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state80)) begin
            grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_start_reg <= 1'b1;
        end else if ((grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_ready == 1'b1)) begin
            grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state76)) begin
            grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_start_reg <= 1'b1;
        end else if ((grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_ready == 1'b1)) begin
            grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln3_reg_297 <= {{output_r[63:6]}};
        trunc_ln_reg_291 <= {{input_r[63:6]}};
    end
end

assign ap_ST_fsm_state100_blk = 1'b0;

assign ap_ST_fsm_state101_blk = 1'b0;

assign ap_ST_fsm_state102_blk = 1'b0;

assign ap_ST_fsm_state103_blk = 1'b0;

assign ap_ST_fsm_state104_blk = 1'b0;

assign ap_ST_fsm_state105_blk = 1'b0;

assign ap_ST_fsm_state106_blk = 1'b0;

assign ap_ST_fsm_state107_blk = 1'b0;

assign ap_ST_fsm_state108_blk = 1'b0;

assign ap_ST_fsm_state109_blk = 1'b0;

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state110_blk = 1'b0;

assign ap_ST_fsm_state111_blk = 1'b0;

assign ap_ST_fsm_state112_blk = 1'b0;

assign ap_ST_fsm_state113_blk = 1'b0;

assign ap_ST_fsm_state114_blk = 1'b0;

assign ap_ST_fsm_state115_blk = 1'b0;

assign ap_ST_fsm_state116_blk = 1'b0;

assign ap_ST_fsm_state117_blk = 1'b0;

assign ap_ST_fsm_state118_blk = 1'b0;

assign ap_ST_fsm_state119_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state120_blk = 1'b0;

assign ap_ST_fsm_state121_blk = 1'b0;

assign ap_ST_fsm_state122_blk = 1'b0;

assign ap_ST_fsm_state123_blk = 1'b0;

assign ap_ST_fsm_state124_blk = 1'b0;

assign ap_ST_fsm_state125_blk = 1'b0;

assign ap_ST_fsm_state126_blk = 1'b0;

assign ap_ST_fsm_state127_blk = 1'b0;

assign ap_ST_fsm_state128_blk = 1'b0;

assign ap_ST_fsm_state129_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state130_blk = 1'b0;

assign ap_ST_fsm_state131_blk = 1'b0;

assign ap_ST_fsm_state132_blk = 1'b0;

assign ap_ST_fsm_state133_blk = 1'b0;

assign ap_ST_fsm_state134_blk = 1'b0;

assign ap_ST_fsm_state135_blk = 1'b0;

assign ap_ST_fsm_state136_blk = 1'b0;

assign ap_ST_fsm_state137_blk = 1'b0;

assign ap_ST_fsm_state138_blk = 1'b0;

assign ap_ST_fsm_state139_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state140_blk = 1'b0;

assign ap_ST_fsm_state141_blk = 1'b0;

assign ap_ST_fsm_state142_blk = 1'b0;

assign ap_ST_fsm_state143_blk = 1'b0;

assign ap_ST_fsm_state144_blk = 1'b0;

assign ap_ST_fsm_state145_blk = 1'b0;

assign ap_ST_fsm_state146_blk = 1'b0;

assign ap_ST_fsm_state147_blk = 1'b0;

assign ap_ST_fsm_state148_blk = 1'b0;

assign ap_ST_fsm_state149_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state150_blk = 1'b0;

always @ (*) begin
    if ((gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state151_blk = 1'b1;
    end else begin
        ap_ST_fsm_state151_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

always @ (*) begin
    if ((grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_done == 1'b0)) begin
        ap_ST_fsm_state73_blk = 1'b1;
    end else begin
        ap_ST_fsm_state73_blk = 1'b0;
    end
end

assign ap_ST_fsm_state74_blk = 1'b0;

always @ (*) begin
    if ((grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_done == 1'b0)) begin
        ap_ST_fsm_state75_blk = 1'b1;
    end else begin
        ap_ST_fsm_state75_blk = 1'b0;
    end
end

assign ap_ST_fsm_state76_blk = 1'b0;

always @ (*) begin
    if ((grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_done == 1'b0)) begin
        ap_ST_fsm_state77_blk = 1'b1;
    end else begin
        ap_ST_fsm_state77_blk = 1'b0;
    end
end

assign ap_ST_fsm_state78_blk = 1'b0;

always @ (*) begin
    if ((grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_done == 1'b0)) begin
        ap_ST_fsm_state79_blk = 1'b1;
    end else begin
        ap_ST_fsm_state79_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

always @ (*) begin
    if (((gmem_AWREADY == 1'b0) | (grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_done == 1'b0))) begin
        ap_ST_fsm_state81_blk = 1'b1;
    end else begin
        ap_ST_fsm_state81_blk = 1'b0;
    end
end

assign ap_ST_fsm_state82_blk = 1'b0;

always @ (*) begin
    if ((grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_done == 1'b0)) begin
        ap_ST_fsm_state83_blk = 1'b1;
    end else begin
        ap_ST_fsm_state83_blk = 1'b0;
    end
end

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state87_blk = 1'b0;

assign ap_ST_fsm_state88_blk = 1'b0;

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state90_blk = 1'b0;

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state151))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state151))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        buf_2d_in_0_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_0_address0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_address0;
    end else begin
        buf_2d_in_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        buf_2d_in_0_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_0_ce0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_ce0;
    end else begin
        buf_2d_in_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_0_we0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_0_we0;
    end else begin
        buf_2d_in_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        buf_2d_in_1_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_1_address0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_address0;
    end else begin
        buf_2d_in_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        buf_2d_in_1_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_1_ce0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_ce0;
    end else begin
        buf_2d_in_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_1_we0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_1_we0;
    end else begin
        buf_2d_in_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        buf_2d_in_2_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_2_address0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_address0;
    end else begin
        buf_2d_in_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        buf_2d_in_2_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_2_ce0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_ce0;
    end else begin
        buf_2d_in_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_2_we0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_2_we0;
    end else begin
        buf_2d_in_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        buf_2d_in_3_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_3_address0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_address0;
    end else begin
        buf_2d_in_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        buf_2d_in_3_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_3_ce0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_ce0;
    end else begin
        buf_2d_in_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_3_we0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_3_we0;
    end else begin
        buf_2d_in_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        buf_2d_in_4_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_4_address0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_address0;
    end else begin
        buf_2d_in_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        buf_2d_in_4_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_4_ce0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_ce0;
    end else begin
        buf_2d_in_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_4_we0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_4_we0;
    end else begin
        buf_2d_in_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        buf_2d_in_5_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_5_address0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_address0;
    end else begin
        buf_2d_in_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        buf_2d_in_5_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_5_ce0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_ce0;
    end else begin
        buf_2d_in_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_5_we0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_5_we0;
    end else begin
        buf_2d_in_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        buf_2d_in_6_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_6_address0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_address0;
    end else begin
        buf_2d_in_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        buf_2d_in_6_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_6_ce0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_ce0;
    end else begin
        buf_2d_in_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_6_we0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_6_we0;
    end else begin
        buf_2d_in_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        buf_2d_in_7_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_7_address0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_address0;
    end else begin
        buf_2d_in_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        buf_2d_in_7_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_buf_2d_in_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_7_ce0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_ce0;
    end else begin
        buf_2d_in_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        buf_2d_in_7_we0 = grp_dct_Pipeline_RD_Loop_Row_fu_165_buf_2d_in_7_we0;
    end else begin
        buf_2d_in_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_2d_out_address0 = grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        buf_2d_out_address0 = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_address0;
    end else begin
        buf_2d_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_2d_out_ce0 = grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        buf_2d_out_ce0 = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_ce0;
    end else begin
        buf_2d_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_2d_out_ce1 = grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce1;
    end else begin
        buf_2d_out_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_2d_out_ce2 = grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce2;
    end else begin
        buf_2d_out_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_2d_out_ce3 = grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce3;
    end else begin
        buf_2d_out_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_2d_out_ce4 = grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce4;
    end else begin
        buf_2d_out_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_2d_out_ce5 = grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce5;
    end else begin
        buf_2d_out_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_2d_out_ce6 = grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce6;
    end else begin
        buf_2d_out_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_2d_out_ce7 = grp_dct_Pipeline_WR_Loop_Row_fu_243_buf_2d_out_ce7;
    end else begin
        buf_2d_out_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        buf_2d_out_we0 = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_buf_2d_out_we0;
    end else begin
        buf_2d_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        col_inbuf_address0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_address0;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        col_inbuf_address0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_address0;
    end else begin
        col_inbuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        col_inbuf_ce0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        col_inbuf_ce0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_ce0;
    end else begin
        col_inbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        col_inbuf_ce1 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce1;
    end else begin
        col_inbuf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        col_inbuf_ce2 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce2;
    end else begin
        col_inbuf_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        col_inbuf_ce3 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce3;
    end else begin
        col_inbuf_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        col_inbuf_ce4 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce4;
    end else begin
        col_inbuf_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        col_inbuf_ce5 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce5;
    end else begin
        col_inbuf_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        col_inbuf_ce6 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce6;
    end else begin
        col_inbuf_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        col_inbuf_ce7 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_inbuf_ce7;
    end else begin
        col_inbuf_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        col_inbuf_we0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_col_inbuf_we0;
    end else begin
        col_inbuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        col_outbuf_address0 = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_col_outbuf_address0;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        col_outbuf_address0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_address0;
    end else begin
        col_outbuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        col_outbuf_ce0 = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_col_outbuf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        col_outbuf_ce0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_ce0;
    end else begin
        col_outbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        col_outbuf_we0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_col_outbuf_we0;
    end else begin
        col_outbuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        dct_coeff_table_0_address0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        dct_coeff_table_0_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_0_address0;
    end else begin
        dct_coeff_table_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        dct_coeff_table_0_ce0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        dct_coeff_table_0_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_0_ce0;
    end else begin
        dct_coeff_table_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        dct_coeff_table_1_address0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        dct_coeff_table_1_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_1_address0;
    end else begin
        dct_coeff_table_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        dct_coeff_table_1_ce0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        dct_coeff_table_1_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_1_ce0;
    end else begin
        dct_coeff_table_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        dct_coeff_table_2_address0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        dct_coeff_table_2_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_2_address0;
    end else begin
        dct_coeff_table_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        dct_coeff_table_2_ce0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        dct_coeff_table_2_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_2_ce0;
    end else begin
        dct_coeff_table_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        dct_coeff_table_3_address0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        dct_coeff_table_3_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_3_address0;
    end else begin
        dct_coeff_table_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        dct_coeff_table_3_ce0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        dct_coeff_table_3_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_3_ce0;
    end else begin
        dct_coeff_table_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        dct_coeff_table_4_address0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        dct_coeff_table_4_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_4_address0;
    end else begin
        dct_coeff_table_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        dct_coeff_table_4_ce0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        dct_coeff_table_4_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_4_ce0;
    end else begin
        dct_coeff_table_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        dct_coeff_table_5_address0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        dct_coeff_table_5_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_5_address0;
    end else begin
        dct_coeff_table_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        dct_coeff_table_5_ce0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        dct_coeff_table_5_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_5_ce0;
    end else begin
        dct_coeff_table_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        dct_coeff_table_6_address0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        dct_coeff_table_6_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_6_address0;
    end else begin
        dct_coeff_table_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        dct_coeff_table_6_ce0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        dct_coeff_table_6_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_6_ce0;
    end else begin
        dct_coeff_table_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        dct_coeff_table_7_address0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        dct_coeff_table_7_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_7_address0;
    end else begin
        dct_coeff_table_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        dct_coeff_table_7_ce0 = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_dct_coeff_table_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        dct_coeff_table_7_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_dct_coeff_table_7_ce0;
    end else begin
        dct_coeff_table_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem_ARADDR = sext_ln74_fu_271_p1;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        gmem_ARADDR = grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARADDR;
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem_ARLEN = 32'd2;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        gmem_ARLEN = grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARLEN;
    end else begin
        gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        gmem_ARVALID = grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((gmem_AWREADY == 1'b0) | (grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state81))) begin
        gmem_AWADDR = sext_ln87_fu_281_p1;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        gmem_AWADDR = grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWADDR;
    end else begin
        gmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((~((gmem_AWREADY == 1'b0) | (grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state81))) begin
        gmem_AWLEN = 32'd2;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        gmem_AWLEN = grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWLEN;
    end else begin
        gmem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if ((~((gmem_AWREADY == 1'b0) | (grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state81))) begin
        gmem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        gmem_AWVALID = grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_AWVALID;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state151))) begin
        gmem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        gmem_BREADY = grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_BREADY;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        gmem_RREADY = grp_dct_Pipeline_RD_Loop_Row_fu_165_m_axi_gmem_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        gmem_WVALID = grp_dct_Pipeline_WR_Loop_Row_fu_243_m_axi_gmem_WVALID;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        row_outbuf_address0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_row_outbuf_address0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        row_outbuf_address0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_address0;
    end else begin
        row_outbuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        row_outbuf_ce0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_row_outbuf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        row_outbuf_ce0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_ce0;
    end else begin
        row_outbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        row_outbuf_we0 = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_row_outbuf_we0;
    end else begin
        row_outbuf_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            if (((grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            if (((grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state75))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            if (((grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state77))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            if (((grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state79))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            if ((~((gmem_AWREADY == 1'b0) | (grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state81))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            if (((grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state83))) begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            ap_NS_fsm = ap_ST_fsm_state138;
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state140;
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state142 : begin
            ap_NS_fsm = ap_ST_fsm_state143;
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            ap_NS_fsm = ap_ST_fsm_state145;
        end
        ap_ST_fsm_state145 : begin
            ap_NS_fsm = ap_ST_fsm_state146;
        end
        ap_ST_fsm_state146 : begin
            ap_NS_fsm = ap_ST_fsm_state147;
        end
        ap_ST_fsm_state147 : begin
            ap_NS_fsm = ap_ST_fsm_state148;
        end
        ap_ST_fsm_state148 : begin
            ap_NS_fsm = ap_ST_fsm_state149;
        end
        ap_ST_fsm_state149 : begin
            ap_NS_fsm = ap_ST_fsm_state150;
        end
        ap_ST_fsm_state150 : begin
            ap_NS_fsm = ap_ST_fsm_state151;
        end
        ap_ST_fsm_state151 : begin
            if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state151))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state151;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state151 = ap_CS_fsm[32'd150];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_start = grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215_ap_start_reg;

assign grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_start = grp_dct_Pipeline_RD_Loop_Row_fu_165_ap_start_reg;

assign grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_start = grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180_ap_start_reg;

assign grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_start = grp_dct_Pipeline_WR_Loop_Row_fu_243_ap_start_reg;

assign grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_start = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237_ap_start_reg;

assign grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_start = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209_ap_start_reg;

assign sext_ln74_fu_271_p1 = $signed(trunc_ln_reg_291);

assign sext_ln87_fu_281_p1 = $signed(trunc_ln3_reg_297);

endmodule //dct
